
Zahoreni_zdroju.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cf44  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000270  0800d004  0800d004  0001d004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d274  0800d274  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800d274  0800d274  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d274  0800d274  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d274  0800d274  0001d274  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d278  0800d278  0001d278  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800d27c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000148c  200001e0  0800d45c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000166c  0800d45c  0002166c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a2d1  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e2d  00000000  00000000  0004a4d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016f0  00000000  00000000  0004f308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001518  00000000  00000000  000509f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fb27  00000000  00000000  00051f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fbb3  00000000  00000000  00071a37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a42b2  00000000  00000000  000915ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013589c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005540  00000000  00000000  001358f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001e0 	.word	0x200001e0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800cfec 	.word	0x0800cfec

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e4 	.word	0x200001e4
 8000104:	0800cfec 	.word	0x0800cfec

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <comHandler>:
 *
 * Při přijmutí instrukce nedochází k zpracování, ale pouze k nastavení adekvátního flagu.
 * Vykonání instrukce musí být zařízeno v jiné části hlavního programu.
 */
void comHandler(void)
{
 8000418:	b5f0      	push	{r4, r5, r6, r7, lr}
 800041a:	b0a1      	sub	sp, #132	; 0x84
 800041c:	af00      	add	r7, sp, #0
	//___Příjem dat___//
	if(flags.data_received)
 800041e:	4b96      	ldr	r3, [pc, #600]	; (8000678 <comHandler+0x260>)
 8000420:	7a1b      	ldrb	r3, [r3, #8]
 8000422:	2201      	movs	r2, #1
 8000424:	4013      	ands	r3, r2
 8000426:	b2db      	uxtb	r3, r3
 8000428:	2b00      	cmp	r3, #0
 800042a:	d042      	beq.n	80004b2 <comHandler+0x9a>
	{
		char instruction;
		while(pop(USB_Rx_Buffer, &instruction) != BUFFER_EMPTY)
 800042c:	e02e      	b.n	800048c <comHandler+0x74>
		{
#ifdef __DEBUG_INST__
			uint8_t txt[30];
#endif

			switch(instruction)
 800042e:	234b      	movs	r3, #75	; 0x4b
 8000430:	2220      	movs	r2, #32
 8000432:	4694      	mov	ip, r2
 8000434:	44bc      	add	ip, r7
 8000436:	4463      	add	r3, ip
 8000438:	781b      	ldrb	r3, [r3, #0]
 800043a:	2b73      	cmp	r3, #115	; 0x73
 800043c:	d008      	beq.n	8000450 <comHandler+0x38>
 800043e:	dc1f      	bgt.n	8000480 <comHandler+0x68>
 8000440:	2b70      	cmp	r3, #112	; 0x70
 8000442:	d011      	beq.n	8000468 <comHandler+0x50>
 8000444:	dc1c      	bgt.n	8000480 <comHandler+0x68>
 8000446:	2b63      	cmp	r3, #99	; 0x63
 8000448:	d008      	beq.n	800045c <comHandler+0x44>
 800044a:	2b6b      	cmp	r3, #107	; 0x6b
 800044c:	d012      	beq.n	8000474 <comHandler+0x5c>
 800044e:	e017      	b.n	8000480 <comHandler+0x68>
			{
			case 's': ;
				//___Start testu___//
				flags.instructions.startRequest = 1;
 8000450:	4b89      	ldr	r3, [pc, #548]	; (8000678 <comHandler+0x260>)
 8000452:	7b1a      	ldrb	r2, [r3, #12]
 8000454:	2101      	movs	r1, #1
 8000456:	430a      	orrs	r2, r1
 8000458:	731a      	strb	r2, [r3, #12]
#ifdef __DEBUG_INST__
				sprintf(txt, "Start\n");
				pushStr(USB_Tx_Buffer, txt, strlen(txt));
#endif
				break;
 800045a:	e017      	b.n	800048c <comHandler+0x74>

			case'c': ;
				//___Ukončení___//
				flags.instructions.stopRequest = 1;
 800045c:	4b86      	ldr	r3, [pc, #536]	; (8000678 <comHandler+0x260>)
 800045e:	7b1a      	ldrb	r2, [r3, #12]
 8000460:	2102      	movs	r1, #2
 8000462:	430a      	orrs	r2, r1
 8000464:	731a      	strb	r2, [r3, #12]
#ifdef __DEBUG_INST__
				sprintf(txt, "Ukonceni\n");
				pushStr(USB_Tx_Buffer, txt, strlen(txt));
#endif
				break;
 8000466:	e011      	b.n	800048c <comHandler+0x74>

			case'p': ;
				//___Pauza___//
				flags.instructions.pauseRequest = 1;
 8000468:	4b83      	ldr	r3, [pc, #524]	; (8000678 <comHandler+0x260>)
 800046a:	7b1a      	ldrb	r2, [r3, #12]
 800046c:	2104      	movs	r1, #4
 800046e:	430a      	orrs	r2, r1
 8000470:	731a      	strb	r2, [r3, #12]
#ifdef __DEBUG_INST__
				sprintf(txt, "Pauza\n");
				pushStr(USB_Tx_Buffer, txt, strlen(txt));
#endif
				break;
 8000472:	e00b      	b.n	800048c <comHandler+0x74>

			case'k': ;
				//___Kalibrace___//
				flags.instructions.calibRequest = 1;
 8000474:	4b80      	ldr	r3, [pc, #512]	; (8000678 <comHandler+0x260>)
 8000476:	7b1a      	ldrb	r2, [r3, #12]
 8000478:	2108      	movs	r1, #8
 800047a:	430a      	orrs	r2, r1
 800047c:	731a      	strb	r2, [r3, #12]
#ifdef __DEBUG_INST__
				sprintf(txt, "Kalibrace\n");
				pushStr(USB_Tx_Buffer, txt, strlen(txt));
#endif
				break;
 800047e:	e005      	b.n	800048c <comHandler+0x74>

			default: ;
				//___Neplatný příkaz___//
				flags.instructions.unknownInst = 1;
 8000480:	4b7d      	ldr	r3, [pc, #500]	; (8000678 <comHandler+0x260>)
 8000482:	7b1a      	ldrb	r2, [r3, #12]
 8000484:	2110      	movs	r1, #16
 8000486:	430a      	orrs	r2, r1
 8000488:	731a      	strb	r2, [r3, #12]
#ifdef __DEBUG_INST__
				sprintf(txt, "Neplatna instrukce\n");
				pushStr(USB_Tx_Buffer, txt, strlen(txt));
#endif
				break;
 800048a:	46c0      	nop			; (mov r8, r8)
		while(pop(USB_Rx_Buffer, &instruction) != BUFFER_EMPTY)
 800048c:	4b7b      	ldr	r3, [pc, #492]	; (800067c <comHandler+0x264>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	224b      	movs	r2, #75	; 0x4b
 8000492:	2120      	movs	r1, #32
 8000494:	468c      	mov	ip, r1
 8000496:	44bc      	add	ip, r7
 8000498:	4462      	add	r2, ip
 800049a:	0011      	movs	r1, r2
 800049c:	0018      	movs	r0, r3
 800049e:	f001 f910 	bl	80016c2 <pop>
 80004a2:	0003      	movs	r3, r0
 80004a4:	2b01      	cmp	r3, #1
 80004a6:	d1c2      	bne.n	800042e <comHandler+0x16>
			}
		}
		flags.data_received = 0;
 80004a8:	4b73      	ldr	r3, [pc, #460]	; (8000678 <comHandler+0x260>)
 80004aa:	7a1a      	ldrb	r2, [r3, #8]
 80004ac:	2101      	movs	r1, #1
 80004ae:	438a      	bics	r2, r1
 80004b0:	721a      	strb	r2, [r3, #8]
	}

	if(flags.testProgress)
 80004b2:	4b71      	ldr	r3, [pc, #452]	; (8000678 <comHandler+0x260>)
 80004b4:	7e1b      	ldrb	r3, [r3, #24]
 80004b6:	2202      	movs	r2, #2
 80004b8:	4013      	ands	r3, r2
 80004ba:	b2db      	uxtb	r3, r3
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d01d      	beq.n	80004fc <comHandler+0xe4>
	{
		char txt[] = {"Test progress\n"};
 80004c0:	203c      	movs	r0, #60	; 0x3c
 80004c2:	2320      	movs	r3, #32
 80004c4:	18fb      	adds	r3, r7, r3
 80004c6:	181b      	adds	r3, r3, r0
 80004c8:	4a6d      	ldr	r2, [pc, #436]	; (8000680 <comHandler+0x268>)
 80004ca:	ca32      	ldmia	r2!, {r1, r4, r5}
 80004cc:	c332      	stmia	r3!, {r1, r4, r5}
 80004ce:	8811      	ldrh	r1, [r2, #0]
 80004d0:	8019      	strh	r1, [r3, #0]
 80004d2:	7892      	ldrb	r2, [r2, #2]
 80004d4:	709a      	strb	r2, [r3, #2]
		pushStr(USB_Tx_Buffer, txt, strlen(txt));
 80004d6:	4b6b      	ldr	r3, [pc, #428]	; (8000684 <comHandler+0x26c>)
 80004d8:	681e      	ldr	r6, [r3, #0]
 80004da:	0004      	movs	r4, r0
 80004dc:	2320      	movs	r3, #32
 80004de:	18fb      	adds	r3, r7, r3
 80004e0:	181b      	adds	r3, r3, r0
 80004e2:	0018      	movs	r0, r3
 80004e4:	f7ff fe10 	bl	8000108 <strlen>
 80004e8:	0003      	movs	r3, r0
 80004ea:	001a      	movs	r2, r3
 80004ec:	0020      	movs	r0, r4
 80004ee:	2320      	movs	r3, #32
 80004f0:	18fb      	adds	r3, r7, r3
 80004f2:	181b      	adds	r3, r3, r0
 80004f4:	0019      	movs	r1, r3
 80004f6:	0030      	movs	r0, r6
 80004f8:	f001 f8bb 	bl	8001672 <pushStr>
	}

	if(flags.meas.measComplete)
 80004fc:	4b5e      	ldr	r3, [pc, #376]	; (8000678 <comHandler+0x260>)
 80004fe:	7d1b      	ldrb	r3, [r3, #20]
 8000500:	2202      	movs	r2, #2
 8000502:	4013      	ands	r3, r2
 8000504:	b2db      	uxtb	r3, r3
 8000506:	2b00      	cmp	r3, #0
 8000508:	d042      	beq.n	8000590 <comHandler+0x178>
	{
		char txt[] = {"Measure\n"};
 800050a:	2130      	movs	r1, #48	; 0x30
 800050c:	2320      	movs	r3, #32
 800050e:	18fb      	adds	r3, r7, r3
 8000510:	185b      	adds	r3, r3, r1
 8000512:	4a5d      	ldr	r2, [pc, #372]	; (8000688 <comHandler+0x270>)
 8000514:	ca11      	ldmia	r2!, {r0, r4}
 8000516:	c311      	stmia	r3!, {r0, r4}
 8000518:	7812      	ldrb	r2, [r2, #0]
 800051a:	701a      	strb	r2, [r3, #0]
		pushStr(USB_Tx_Buffer, txt, strlen(txt));
 800051c:	4b59      	ldr	r3, [pc, #356]	; (8000684 <comHandler+0x26c>)
 800051e:	681e      	ldr	r6, [r3, #0]
 8000520:	000c      	movs	r4, r1
 8000522:	2320      	movs	r3, #32
 8000524:	18fb      	adds	r3, r7, r3
 8000526:	185b      	adds	r3, r3, r1
 8000528:	0018      	movs	r0, r3
 800052a:	f7ff fded 	bl	8000108 <strlen>
 800052e:	0003      	movs	r3, r0
 8000530:	001a      	movs	r2, r3
 8000532:	0021      	movs	r1, r4
 8000534:	2320      	movs	r3, #32
 8000536:	18fb      	adds	r3, r7, r3
 8000538:	185b      	adds	r3, r3, r1
 800053a:	0019      	movs	r1, r3
 800053c:	0030      	movs	r0, r6
 800053e:	f001 f898 	bl	8001672 <pushStr>

		uint8_t measResult[32];
		for(int i = 0; i < 16; i++)
 8000542:	2300      	movs	r3, #0
 8000544:	67bb      	str	r3, [r7, #120]	; 0x78
 8000546:	e018      	b.n	800057a <comHandler+0x162>
		{
			measResult[2*i] = ADC_Results[i] & 0x00FF;
 8000548:	4b50      	ldr	r3, [pc, #320]	; (800068c <comHandler+0x274>)
 800054a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800054c:	0092      	lsls	r2, r2, #2
 800054e:	58d2      	ldr	r2, [r2, r3]
 8000550:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000552:	005b      	lsls	r3, r3, #1
 8000554:	b2d1      	uxtb	r1, r2
 8000556:	2220      	movs	r2, #32
 8000558:	18ba      	adds	r2, r7, r2
 800055a:	54d1      	strb	r1, [r2, r3]
			measResult[2*i + 1] = (ADC_Results[i] & 0xFF00) >> 8;
 800055c:	4b4b      	ldr	r3, [pc, #300]	; (800068c <comHandler+0x274>)
 800055e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8000560:	0092      	lsls	r2, r2, #2
 8000562:	58d3      	ldr	r3, [r2, r3]
 8000564:	0a1a      	lsrs	r2, r3, #8
 8000566:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000568:	005b      	lsls	r3, r3, #1
 800056a:	3301      	adds	r3, #1
 800056c:	b2d1      	uxtb	r1, r2
 800056e:	2220      	movs	r2, #32
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	54d1      	strb	r1, [r2, r3]
		for(int i = 0; i < 16; i++)
 8000574:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000576:	3301      	adds	r3, #1
 8000578:	67bb      	str	r3, [r7, #120]	; 0x78
 800057a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800057c:	2b0f      	cmp	r3, #15
 800057e:	dde3      	ble.n	8000548 <comHandler+0x130>
		}
		pushStr(USB_Tx_Buffer, measResult, 32);
 8000580:	4b40      	ldr	r3, [pc, #256]	; (8000684 <comHandler+0x26c>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	2220      	movs	r2, #32
 8000586:	18b9      	adds	r1, r7, r2
 8000588:	2220      	movs	r2, #32
 800058a:	0018      	movs	r0, r3
 800058c:	f001 f871 	bl	8001672 <pushStr>
	}

	//___Odesílání dat___//
	//_Ošetření plného bufferu_//
	if(USB_Tx_Buffer->status == BUFFER_FULL)
 8000590:	4b3c      	ldr	r3, [pc, #240]	; (8000684 <comHandler+0x26c>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	7d1b      	ldrb	r3, [r3, #20]
 8000596:	2b02      	cmp	r3, #2
 8000598:	d117      	bne.n	80005ca <comHandler+0x1b2>
	{
		char msg[] = {"Buffer full\n"};
 800059a:	2120      	movs	r1, #32
 800059c:	2320      	movs	r3, #32
 800059e:	18fb      	adds	r3, r7, r3
 80005a0:	185b      	adds	r3, r3, r1
 80005a2:	4a3b      	ldr	r2, [pc, #236]	; (8000690 <comHandler+0x278>)
 80005a4:	ca31      	ldmia	r2!, {r0, r4, r5}
 80005a6:	c331      	stmia	r3!, {r0, r4, r5}
 80005a8:	7812      	ldrb	r2, [r2, #0]
 80005aa:	701a      	strb	r2, [r3, #0]
		CDC_Transmit_FS(msg, strlen(msg));
 80005ac:	000e      	movs	r6, r1
 80005ae:	2320      	movs	r3, #32
 80005b0:	18fb      	adds	r3, r7, r3
 80005b2:	185b      	adds	r3, r3, r1
 80005b4:	0018      	movs	r0, r3
 80005b6:	f7ff fda7 	bl	8000108 <strlen>
 80005ba:	0002      	movs	r2, r0
 80005bc:	2320      	movs	r3, #32
 80005be:	18fb      	adds	r3, r7, r3
 80005c0:	199b      	adds	r3, r3, r6
 80005c2:	0011      	movs	r1, r2
 80005c4:	0018      	movs	r0, r3
 80005c6:	f00b fbe9 	bl	800bd9c <CDC_Transmit_FS>
	}
	//_Samotné odesílání_//
	if(USB_Tx_Buffer->filled)
 80005ca:	4b2e      	ldr	r3, [pc, #184]	; (8000684 <comHandler+0x26c>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	689b      	ldr	r3, [r3, #8]
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d04c      	beq.n	800066e <comHandler+0x256>
	{
 80005d4:	466b      	mov	r3, sp
 80005d6:	001e      	movs	r6, r3
		int size = USB_Tx_Buffer->filled;
 80005d8:	4b2a      	ldr	r3, [pc, #168]	; (8000684 <comHandler+0x26c>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	689b      	ldr	r3, [r3, #8]
 80005de:	677b      	str	r3, [r7, #116]	; 0x74
		char tmpStr[size];
 80005e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80005e2:	1e5a      	subs	r2, r3, #1
 80005e4:	673a      	str	r2, [r7, #112]	; 0x70
 80005e6:	001a      	movs	r2, r3
 80005e8:	60ba      	str	r2, [r7, #8]
 80005ea:	2200      	movs	r2, #0
 80005ec:	60fa      	str	r2, [r7, #12]
 80005ee:	68b8      	ldr	r0, [r7, #8]
 80005f0:	68f9      	ldr	r1, [r7, #12]
 80005f2:	0002      	movs	r2, r0
 80005f4:	0f52      	lsrs	r2, r2, #29
 80005f6:	000c      	movs	r4, r1
 80005f8:	00e4      	lsls	r4, r4, #3
 80005fa:	61fc      	str	r4, [r7, #28]
 80005fc:	69fc      	ldr	r4, [r7, #28]
 80005fe:	4314      	orrs	r4, r2
 8000600:	61fc      	str	r4, [r7, #28]
 8000602:	0002      	movs	r2, r0
 8000604:	00d2      	lsls	r2, r2, #3
 8000606:	61ba      	str	r2, [r7, #24]
 8000608:	001a      	movs	r2, r3
 800060a:	603a      	str	r2, [r7, #0]
 800060c:	2200      	movs	r2, #0
 800060e:	607a      	str	r2, [r7, #4]
 8000610:	6838      	ldr	r0, [r7, #0]
 8000612:	6879      	ldr	r1, [r7, #4]
 8000614:	0002      	movs	r2, r0
 8000616:	0f52      	lsrs	r2, r2, #29
 8000618:	000c      	movs	r4, r1
 800061a:	00e4      	lsls	r4, r4, #3
 800061c:	617c      	str	r4, [r7, #20]
 800061e:	697c      	ldr	r4, [r7, #20]
 8000620:	4314      	orrs	r4, r2
 8000622:	617c      	str	r4, [r7, #20]
 8000624:	0002      	movs	r2, r0
 8000626:	00d2      	lsls	r2, r2, #3
 8000628:	613a      	str	r2, [r7, #16]
 800062a:	3307      	adds	r3, #7
 800062c:	08db      	lsrs	r3, r3, #3
 800062e:	00db      	lsls	r3, r3, #3
 8000630:	466a      	mov	r2, sp
 8000632:	1ad3      	subs	r3, r2, r3
 8000634:	469d      	mov	sp, r3
 8000636:	466b      	mov	r3, sp
 8000638:	3300      	adds	r3, #0
 800063a:	66fb      	str	r3, [r7, #108]	; 0x6c
		for(int i = 0; i < size; i++)
 800063c:	2300      	movs	r3, #0
 800063e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000640:	e00a      	b.n	8000658 <comHandler+0x240>
		{
			pop(USB_Tx_Buffer, &tmpStr[i]);
 8000642:	4b10      	ldr	r3, [pc, #64]	; (8000684 <comHandler+0x26c>)
 8000644:	6818      	ldr	r0, [r3, #0]
 8000646:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000648:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800064a:	18d3      	adds	r3, r2, r3
 800064c:	0019      	movs	r1, r3
 800064e:	f001 f838 	bl	80016c2 <pop>
		for(int i = 0; i < size; i++)
 8000652:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000654:	3301      	adds	r3, #1
 8000656:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000658:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800065a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800065c:	429a      	cmp	r2, r3
 800065e:	dbf0      	blt.n	8000642 <comHandler+0x22a>
		}
		CDC_Transmit_FS(tmpStr, size);
 8000660:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000662:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8000664:	0011      	movs	r1, r2
 8000666:	0018      	movs	r0, r3
 8000668:	f00b fb98 	bl	800bd9c <CDC_Transmit_FS>
 800066c:	46b5      	mov	sp, r6
	}

}
 800066e:	46c0      	nop			; (mov r8, r8)
 8000670:	46bd      	mov	sp, r7
 8000672:	b021      	add	sp, #132	; 0x84
 8000674:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000676:	46c0      	nop			; (mov r8, r8)
 8000678:	20000618 	.word	0x20000618
 800067c:	20001164 	.word	0x20001164
 8000680:	0800d004 	.word	0x0800d004
 8000684:	20000488 	.word	0x20000488
 8000688:	0800d014 	.word	0x0800d014
 800068c:	200001fc 	.word	0x200001fc
 8000690:	0800d020 	.word	0x0800d020

08000694 <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//_____Buttons interrupt callback_____//
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	0002      	movs	r2, r0
 800069c:	1dbb      	adds	r3, r7, #6
 800069e:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin == BUTTON_0_Pin)
 80006a0:	1dbb      	adds	r3, r7, #6
 80006a2:	881a      	ldrh	r2, [r3, #0]
 80006a4:	2380      	movs	r3, #128	; 0x80
 80006a6:	009b      	lsls	r3, r3, #2
 80006a8:	429a      	cmp	r2, r3
 80006aa:	d104      	bne.n	80006b6 <HAL_GPIO_EXTI_Callback+0x22>
	{
		flags.buttons.butt0_int = 1;
 80006ac:	4b09      	ldr	r3, [pc, #36]	; (80006d4 <HAL_GPIO_EXTI_Callback+0x40>)
 80006ae:	791a      	ldrb	r2, [r3, #4]
 80006b0:	2101      	movs	r1, #1
 80006b2:	430a      	orrs	r2, r1
 80006b4:	711a      	strb	r2, [r3, #4]
	}
	if(GPIO_Pin == BUTTON_1_Pin)
 80006b6:	1dbb      	adds	r3, r7, #6
 80006b8:	881a      	ldrh	r2, [r3, #0]
 80006ba:	2380      	movs	r3, #128	; 0x80
 80006bc:	005b      	lsls	r3, r3, #1
 80006be:	429a      	cmp	r2, r3
 80006c0:	d104      	bne.n	80006cc <HAL_GPIO_EXTI_Callback+0x38>
	{
		flags.buttons.butt1_int = 1;
 80006c2:	4b04      	ldr	r3, [pc, #16]	; (80006d4 <HAL_GPIO_EXTI_Callback+0x40>)
 80006c4:	791a      	ldrb	r2, [r3, #4]
 80006c6:	2104      	movs	r1, #4
 80006c8:	430a      	orrs	r2, r1
 80006ca:	711a      	strb	r2, [r3, #4]
	}
}
 80006cc:	46c0      	nop			; (mov r8, r8)
 80006ce:	46bd      	mov	sp, r7
 80006d0:	b002      	add	sp, #8
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	20000618 	.word	0x20000618

080006d8 <HAL_TIM_PeriodElapsedCallback>:

//_____Timer interrupt callback_____//
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
	if(htim == &htim14)	//Timer 14 -> každých 10 ms
 80006e0:	687a      	ldr	r2, [r7, #4]
 80006e2:	4b06      	ldr	r3, [pc, #24]	; (80006fc <HAL_TIM_PeriodElapsedCallback+0x24>)
 80006e4:	429a      	cmp	r2, r3
 80006e6:	d104      	bne.n	80006f2 <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		flags.time.ten_ms = 1;
 80006e8:	4b05      	ldr	r3, [pc, #20]	; (8000700 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80006ea:	781a      	ldrb	r2, [r3, #0]
 80006ec:	2101      	movs	r1, #1
 80006ee:	430a      	orrs	r2, r1
 80006f0:	701a      	strb	r2, [r3, #0]
	}
}
 80006f2:	46c0      	nop			; (mov r8, r8)
 80006f4:	46bd      	mov	sp, r7
 80006f6:	b002      	add	sp, #8
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	46c0      	nop			; (mov r8, r8)
 80006fc:	200005d0 	.word	0x200005d0
 8000700:	20000618 	.word	0x20000618

08000704 <HAL_ADC_ConvCpltCallback>:

//_____ADC data ready callback_____//
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
	flags.meas.measDataReady = 1;
 800070c:	4b04      	ldr	r3, [pc, #16]	; (8000720 <HAL_ADC_ConvCpltCallback+0x1c>)
 800070e:	7d1a      	ldrb	r2, [r3, #20]
 8000710:	2104      	movs	r1, #4
 8000712:	430a      	orrs	r2, r1
 8000714:	751a      	strb	r2, [r3, #20]
}
 8000716:	46c0      	nop			; (mov r8, r8)
 8000718:	46bd      	mov	sp, r7
 800071a:	b002      	add	sp, #8
 800071c:	bd80      	pop	{r7, pc}
 800071e:	46c0      	nop			; (mov r8, r8)
 8000720:	20000618 	.word	0x20000618

08000724 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000728:	f001 fdc0 	bl	80022ac <HAL_Init>

  /* USER CODE BEGIN Init */

  //__Buffery___//
  dispBuffer = createBuffer(100);
 800072c:	2064      	movs	r0, #100	; 0x64
 800072e:	f000 ff34 	bl	800159a <createBuffer>
 8000732:	0002      	movs	r2, r0
 8000734:	4b2c      	ldr	r3, [pc, #176]	; (80007e8 <main+0xc4>)
 8000736:	601a      	str	r2, [r3, #0]
  regBuffer = createBuffer(100);
 8000738:	2064      	movs	r0, #100	; 0x64
 800073a:	f000 ff2e 	bl	800159a <createBuffer>
 800073e:	0002      	movs	r2, r0
 8000740:	4b2a      	ldr	r3, [pc, #168]	; (80007ec <main+0xc8>)
 8000742:	601a      	str	r2, [r3, #0]
  USB_Rx_Buffer = createBuffer(500);
 8000744:	23fa      	movs	r3, #250	; 0xfa
 8000746:	005b      	lsls	r3, r3, #1
 8000748:	0018      	movs	r0, r3
 800074a:	f000 ff26 	bl	800159a <createBuffer>
 800074e:	0002      	movs	r2, r0
 8000750:	4b27      	ldr	r3, [pc, #156]	; (80007f0 <main+0xcc>)
 8000752:	601a      	str	r2, [r3, #0]
  USB_Tx_Buffer = createBuffer(500);
 8000754:	23fa      	movs	r3, #250	; 0xfa
 8000756:	005b      	lsls	r3, r3, #1
 8000758:	0018      	movs	r0, r3
 800075a:	f000 ff1e 	bl	800159a <createBuffer>
 800075e:	0002      	movs	r2, r0
 8000760:	4b24      	ldr	r3, [pc, #144]	; (80007f4 <main+0xd0>)
 8000762:	601a      	str	r2, [r3, #0]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000764:	f000 f84e 	bl	8000804 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000768:	f000 fab6 	bl	8000cd8 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 800076c:	f00b fa6c 	bl	800bc48 <MX_USB_DEVICE_Init>
  MX_DMA_Init();
 8000770:	f000 fa94 	bl	8000c9c <MX_DMA_Init>
  MX_ADC_Init();
 8000774:	f000 f8b2 	bl	80008dc <MX_ADC_Init>
  MX_SPI1_Init();
 8000778:	f000 f9ce 	bl	8000b18 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 800077c:	f000 fa5e 	bl	8000c3c <MX_USART3_UART_Init>
  MX_TIM14_Init();
 8000780:	f000 fa10 	bl	8000ba4 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  //___Inicializace displeje___//
  //dispInit();
  //writeChar('a', 1, 5);

  LOAD_MIN_OFF;
 8000784:	4b1c      	ldr	r3, [pc, #112]	; (80007f8 <main+0xd4>)
 8000786:	2200      	movs	r2, #0
 8000788:	2180      	movs	r1, #128	; 0x80
 800078a:	0018      	movs	r0, r3
 800078c:	f002 fe87 	bl	800349e <HAL_GPIO_WritePin>
  LOAD_MAX_OFF;
 8000790:	4b19      	ldr	r3, [pc, #100]	; (80007f8 <main+0xd4>)
 8000792:	2200      	movs	r2, #0
 8000794:	2140      	movs	r1, #64	; 0x40
 8000796:	0018      	movs	r0, r3
 8000798:	f002 fe81 	bl	800349e <HAL_GPIO_WritePin>

  if(regInit() != REG_OK)	//inicializace shift registrů
 800079c:	f001 f808 	bl	80017b0 <regInit>
 80007a0:	1e03      	subs	r3, r0, #0
 80007a2:	d004      	beq.n	80007ae <main+0x8a>
  {
	  flags.conErr = 1;
 80007a4:	4b15      	ldr	r3, [pc, #84]	; (80007fc <main+0xd8>)
 80007a6:	7e1a      	ldrb	r2, [r3, #24]
 80007a8:	2104      	movs	r1, #4
 80007aa:	430a      	orrs	r2, r1
 80007ac:	761a      	strb	r2, [r3, #24]
	  //Odešli zprávu do PC
  }

  // Start timer
  HAL_TIM_Base_Start_IT(&htim14);
 80007ae:	4b14      	ldr	r3, [pc, #80]	; (8000800 <main+0xdc>)
 80007b0:	0018      	movs	r0, r3
 80007b2:	f006 f8e3 	bl	800697c <HAL_TIM_Base_Start_IT>

  flags.ui.longBeep = 1;
 80007b6:	4b11      	ldr	r3, [pc, #68]	; (80007fc <main+0xd8>)
 80007b8:	7c1a      	ldrb	r2, [r3, #16]
 80007ba:	2102      	movs	r1, #2
 80007bc:	430a      	orrs	r2, r1
 80007be:	741a      	strb	r2, [r3, #16]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(flags.time.ten_ms)	// 10 ms
 80007c0:	4b0e      	ldr	r3, [pc, #56]	; (80007fc <main+0xd8>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	2201      	movs	r2, #1
 80007c6:	4013      	ands	r3, r2
 80007c8:	b2db      	uxtb	r3, r3
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d0f8      	beq.n	80007c0 <main+0x9c>
	  {
		  clkHandler();
 80007ce:	f000 fb6f 	bl	8000eb0 <clkHandler>
		  buttonDebounce();
 80007d2:	f000 fbeb 	bl	8000fac <buttonDebounce>
		  comHandler();
 80007d6:	f7ff fe1f 	bl	8000418 <comHandler>
		  UI_Handler();
 80007da:	f000 fc67 	bl	80010ac <UI_Handler>
		  testHandler();
 80007de:	f001 fac5 	bl	8001d6c <testHandler>
		  measHandler();
 80007e2:	f000 fd9f 	bl	8001324 <measHandler>
	  if(flags.time.ten_ms)	// 10 ms
 80007e6:	e7eb      	b.n	80007c0 <main+0x9c>
 80007e8:	2000048c 	.word	0x2000048c
 80007ec:	200006c0 	.word	0x200006c0
 80007f0:	20001164 	.word	0x20001164
 80007f4:	20000488 	.word	0x20000488
 80007f8:	48000800 	.word	0x48000800
 80007fc:	20000618 	.word	0x20000618
 8000800:	200005d0 	.word	0x200005d0

08000804 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000804:	b590      	push	{r4, r7, lr}
 8000806:	b099      	sub	sp, #100	; 0x64
 8000808:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800080a:	242c      	movs	r4, #44	; 0x2c
 800080c:	193b      	adds	r3, r7, r4
 800080e:	0018      	movs	r0, r3
 8000810:	2334      	movs	r3, #52	; 0x34
 8000812:	001a      	movs	r2, r3
 8000814:	2100      	movs	r1, #0
 8000816:	f00b ffbb 	bl	800c790 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800081a:	231c      	movs	r3, #28
 800081c:	18fb      	adds	r3, r7, r3
 800081e:	0018      	movs	r0, r3
 8000820:	2310      	movs	r3, #16
 8000822:	001a      	movs	r2, r3
 8000824:	2100      	movs	r1, #0
 8000826:	f00b ffb3 	bl	800c790 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800082a:	003b      	movs	r3, r7
 800082c:	0018      	movs	r0, r3
 800082e:	231c      	movs	r3, #28
 8000830:	001a      	movs	r2, r3
 8000832:	2100      	movs	r1, #0
 8000834:	f00b ffac 	bl	800c790 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 8000838:	0021      	movs	r1, r4
 800083a:	187b      	adds	r3, r7, r1
 800083c:	2232      	movs	r2, #50	; 0x32
 800083e:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000840:	187b      	adds	r3, r7, r1
 8000842:	2201      	movs	r2, #1
 8000844:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000846:	187b      	adds	r3, r7, r1
 8000848:	2201      	movs	r2, #1
 800084a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800084c:	187b      	adds	r3, r7, r1
 800084e:	2201      	movs	r2, #1
 8000850:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000852:	187b      	adds	r3, r7, r1
 8000854:	2210      	movs	r2, #16
 8000856:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000858:	187b      	adds	r3, r7, r1
 800085a:	2210      	movs	r2, #16
 800085c:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800085e:	187b      	adds	r3, r7, r1
 8000860:	2202      	movs	r2, #2
 8000862:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000864:	187b      	adds	r3, r7, r1
 8000866:	2280      	movs	r2, #128	; 0x80
 8000868:	0212      	lsls	r2, r2, #8
 800086a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800086c:	187b      	adds	r3, r7, r1
 800086e:	2280      	movs	r2, #128	; 0x80
 8000870:	0352      	lsls	r2, r2, #13
 8000872:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000874:	187b      	adds	r3, r7, r1
 8000876:	2200      	movs	r2, #0
 8000878:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800087a:	187b      	adds	r3, r7, r1
 800087c:	0018      	movs	r0, r3
 800087e:	f004 fcd5 	bl	800522c <HAL_RCC_OscConfig>
 8000882:	1e03      	subs	r3, r0, #0
 8000884:	d001      	beq.n	800088a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000886:	f000 fe83 	bl	8001590 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800088a:	211c      	movs	r1, #28
 800088c:	187b      	adds	r3, r7, r1
 800088e:	2207      	movs	r2, #7
 8000890:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000892:	187b      	adds	r3, r7, r1
 8000894:	2202      	movs	r2, #2
 8000896:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000898:	187b      	adds	r3, r7, r1
 800089a:	2200      	movs	r2, #0
 800089c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800089e:	187b      	adds	r3, r7, r1
 80008a0:	2200      	movs	r2, #0
 80008a2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80008a4:	187b      	adds	r3, r7, r1
 80008a6:	2101      	movs	r1, #1
 80008a8:	0018      	movs	r0, r3
 80008aa:	f005 f845 	bl	8005938 <HAL_RCC_ClockConfig>
 80008ae:	1e03      	subs	r3, r0, #0
 80008b0:	d001      	beq.n	80008b6 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80008b2:	f000 fe6d 	bl	8001590 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80008b6:	003b      	movs	r3, r7
 80008b8:	2280      	movs	r2, #128	; 0x80
 80008ba:	0292      	lsls	r2, r2, #10
 80008bc:	601a      	str	r2, [r3, #0]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80008be:	003b      	movs	r3, r7
 80008c0:	2200      	movs	r2, #0
 80008c2:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008c4:	003b      	movs	r3, r7
 80008c6:	0018      	movs	r0, r3
 80008c8:	f005 f9b2 	bl	8005c30 <HAL_RCCEx_PeriphCLKConfig>
 80008cc:	1e03      	subs	r3, r0, #0
 80008ce:	d001      	beq.n	80008d4 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80008d0:	f000 fe5e 	bl	8001590 <Error_Handler>
  }
}
 80008d4:	46c0      	nop			; (mov r8, r8)
 80008d6:	46bd      	mov	sp, r7
 80008d8:	b019      	add	sp, #100	; 0x64
 80008da:	bd90      	pop	{r4, r7, pc}

080008dc <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b084      	sub	sp, #16
 80008e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008e2:	1d3b      	adds	r3, r7, #4
 80008e4:	0018      	movs	r0, r3
 80008e6:	230c      	movs	r3, #12
 80008e8:	001a      	movs	r2, r3
 80008ea:	2100      	movs	r1, #0
 80008ec:	f00b ff50 	bl	800c790 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80008f0:	4b87      	ldr	r3, [pc, #540]	; (8000b10 <MX_ADC_Init+0x234>)
 80008f2:	4a88      	ldr	r2, [pc, #544]	; (8000b14 <MX_ADC_Init+0x238>)
 80008f4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80008f6:	4b86      	ldr	r3, [pc, #536]	; (8000b10 <MX_ADC_Init+0x234>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80008fc:	4b84      	ldr	r3, [pc, #528]	; (8000b10 <MX_ADC_Init+0x234>)
 80008fe:	2200      	movs	r2, #0
 8000900:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000902:	4b83      	ldr	r3, [pc, #524]	; (8000b10 <MX_ADC_Init+0x234>)
 8000904:	2200      	movs	r2, #0
 8000906:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000908:	4b81      	ldr	r3, [pc, #516]	; (8000b10 <MX_ADC_Init+0x234>)
 800090a:	2201      	movs	r2, #1
 800090c:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800090e:	4b80      	ldr	r3, [pc, #512]	; (8000b10 <MX_ADC_Init+0x234>)
 8000910:	2204      	movs	r2, #4
 8000912:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000914:	4b7e      	ldr	r3, [pc, #504]	; (8000b10 <MX_ADC_Init+0x234>)
 8000916:	2200      	movs	r2, #0
 8000918:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800091a:	4b7d      	ldr	r3, [pc, #500]	; (8000b10 <MX_ADC_Init+0x234>)
 800091c:	2200      	movs	r2, #0
 800091e:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000920:	4b7b      	ldr	r3, [pc, #492]	; (8000b10 <MX_ADC_Init+0x234>)
 8000922:	2201      	movs	r2, #1
 8000924:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000926:	4b7a      	ldr	r3, [pc, #488]	; (8000b10 <MX_ADC_Init+0x234>)
 8000928:	2200      	movs	r2, #0
 800092a:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800092c:	4b78      	ldr	r3, [pc, #480]	; (8000b10 <MX_ADC_Init+0x234>)
 800092e:	22c2      	movs	r2, #194	; 0xc2
 8000930:	32ff      	adds	r2, #255	; 0xff
 8000932:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000934:	4b76      	ldr	r3, [pc, #472]	; (8000b10 <MX_ADC_Init+0x234>)
 8000936:	2200      	movs	r2, #0
 8000938:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800093a:	4b75      	ldr	r3, [pc, #468]	; (8000b10 <MX_ADC_Init+0x234>)
 800093c:	2224      	movs	r2, #36	; 0x24
 800093e:	2100      	movs	r1, #0
 8000940:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000942:	4b73      	ldr	r3, [pc, #460]	; (8000b10 <MX_ADC_Init+0x234>)
 8000944:	2201      	movs	r2, #1
 8000946:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000948:	4b71      	ldr	r3, [pc, #452]	; (8000b10 <MX_ADC_Init+0x234>)
 800094a:	0018      	movs	r0, r3
 800094c:	f001 fd36 	bl	80023bc <HAL_ADC_Init>
 8000950:	1e03      	subs	r3, r0, #0
 8000952:	d001      	beq.n	8000958 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000954:	f000 fe1c 	bl	8001590 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000958:	1d3b      	adds	r3, r7, #4
 800095a:	2200      	movs	r2, #0
 800095c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800095e:	1d3b      	adds	r3, r7, #4
 8000960:	2280      	movs	r2, #128	; 0x80
 8000962:	0152      	lsls	r2, r2, #5
 8000964:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000966:	1d3b      	adds	r3, r7, #4
 8000968:	2280      	movs	r2, #128	; 0x80
 800096a:	0552      	lsls	r2, r2, #21
 800096c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800096e:	1d3a      	adds	r2, r7, #4
 8000970:	4b67      	ldr	r3, [pc, #412]	; (8000b10 <MX_ADC_Init+0x234>)
 8000972:	0011      	movs	r1, r2
 8000974:	0018      	movs	r0, r3
 8000976:	f001 fef3 	bl	8002760 <HAL_ADC_ConfigChannel>
 800097a:	1e03      	subs	r3, r0, #0
 800097c:	d001      	beq.n	8000982 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 800097e:	f000 fe07 	bl	8001590 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000982:	1d3b      	adds	r3, r7, #4
 8000984:	2201      	movs	r2, #1
 8000986:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000988:	1d3a      	adds	r2, r7, #4
 800098a:	4b61      	ldr	r3, [pc, #388]	; (8000b10 <MX_ADC_Init+0x234>)
 800098c:	0011      	movs	r1, r2
 800098e:	0018      	movs	r0, r3
 8000990:	f001 fee6 	bl	8002760 <HAL_ADC_ConfigChannel>
 8000994:	1e03      	subs	r3, r0, #0
 8000996:	d001      	beq.n	800099c <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 8000998:	f000 fdfa 	bl	8001590 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800099c:	1d3b      	adds	r3, r7, #4
 800099e:	2202      	movs	r2, #2
 80009a0:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80009a2:	1d3a      	adds	r2, r7, #4
 80009a4:	4b5a      	ldr	r3, [pc, #360]	; (8000b10 <MX_ADC_Init+0x234>)
 80009a6:	0011      	movs	r1, r2
 80009a8:	0018      	movs	r0, r3
 80009aa:	f001 fed9 	bl	8002760 <HAL_ADC_ConfigChannel>
 80009ae:	1e03      	subs	r3, r0, #0
 80009b0:	d001      	beq.n	80009b6 <MX_ADC_Init+0xda>
  {
    Error_Handler();
 80009b2:	f000 fded 	bl	8001590 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80009b6:	1d3b      	adds	r3, r7, #4
 80009b8:	2203      	movs	r2, #3
 80009ba:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80009bc:	1d3a      	adds	r2, r7, #4
 80009be:	4b54      	ldr	r3, [pc, #336]	; (8000b10 <MX_ADC_Init+0x234>)
 80009c0:	0011      	movs	r1, r2
 80009c2:	0018      	movs	r0, r3
 80009c4:	f001 fecc 	bl	8002760 <HAL_ADC_ConfigChannel>
 80009c8:	1e03      	subs	r3, r0, #0
 80009ca:	d001      	beq.n	80009d0 <MX_ADC_Init+0xf4>
  {
    Error_Handler();
 80009cc:	f000 fde0 	bl	8001590 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80009d0:	1d3b      	adds	r3, r7, #4
 80009d2:	2204      	movs	r2, #4
 80009d4:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80009d6:	1d3a      	adds	r2, r7, #4
 80009d8:	4b4d      	ldr	r3, [pc, #308]	; (8000b10 <MX_ADC_Init+0x234>)
 80009da:	0011      	movs	r1, r2
 80009dc:	0018      	movs	r0, r3
 80009de:	f001 febf 	bl	8002760 <HAL_ADC_ConfigChannel>
 80009e2:	1e03      	subs	r3, r0, #0
 80009e4:	d001      	beq.n	80009ea <MX_ADC_Init+0x10e>
  {
    Error_Handler();
 80009e6:	f000 fdd3 	bl	8001590 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80009ea:	1d3b      	adds	r3, r7, #4
 80009ec:	2205      	movs	r2, #5
 80009ee:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80009f0:	1d3a      	adds	r2, r7, #4
 80009f2:	4b47      	ldr	r3, [pc, #284]	; (8000b10 <MX_ADC_Init+0x234>)
 80009f4:	0011      	movs	r1, r2
 80009f6:	0018      	movs	r0, r3
 80009f8:	f001 feb2 	bl	8002760 <HAL_ADC_ConfigChannel>
 80009fc:	1e03      	subs	r3, r0, #0
 80009fe:	d001      	beq.n	8000a04 <MX_ADC_Init+0x128>
  {
    Error_Handler();
 8000a00:	f000 fdc6 	bl	8001590 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000a04:	1d3b      	adds	r3, r7, #4
 8000a06:	2206      	movs	r2, #6
 8000a08:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a0a:	1d3a      	adds	r2, r7, #4
 8000a0c:	4b40      	ldr	r3, [pc, #256]	; (8000b10 <MX_ADC_Init+0x234>)
 8000a0e:	0011      	movs	r1, r2
 8000a10:	0018      	movs	r0, r3
 8000a12:	f001 fea5 	bl	8002760 <HAL_ADC_ConfigChannel>
 8000a16:	1e03      	subs	r3, r0, #0
 8000a18:	d001      	beq.n	8000a1e <MX_ADC_Init+0x142>
  {
    Error_Handler();
 8000a1a:	f000 fdb9 	bl	8001590 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000a1e:	1d3b      	adds	r3, r7, #4
 8000a20:	2207      	movs	r2, #7
 8000a22:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a24:	1d3a      	adds	r2, r7, #4
 8000a26:	4b3a      	ldr	r3, [pc, #232]	; (8000b10 <MX_ADC_Init+0x234>)
 8000a28:	0011      	movs	r1, r2
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	f001 fe98 	bl	8002760 <HAL_ADC_ConfigChannel>
 8000a30:	1e03      	subs	r3, r0, #0
 8000a32:	d001      	beq.n	8000a38 <MX_ADC_Init+0x15c>
  {
    Error_Handler();
 8000a34:	f000 fdac 	bl	8001590 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000a38:	1d3b      	adds	r3, r7, #4
 8000a3a:	2208      	movs	r2, #8
 8000a3c:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a3e:	1d3a      	adds	r2, r7, #4
 8000a40:	4b33      	ldr	r3, [pc, #204]	; (8000b10 <MX_ADC_Init+0x234>)
 8000a42:	0011      	movs	r1, r2
 8000a44:	0018      	movs	r0, r3
 8000a46:	f001 fe8b 	bl	8002760 <HAL_ADC_ConfigChannel>
 8000a4a:	1e03      	subs	r3, r0, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_ADC_Init+0x176>
  {
    Error_Handler();
 8000a4e:	f000 fd9f 	bl	8001590 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000a52:	1d3b      	adds	r3, r7, #4
 8000a54:	2209      	movs	r2, #9
 8000a56:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a58:	1d3a      	adds	r2, r7, #4
 8000a5a:	4b2d      	ldr	r3, [pc, #180]	; (8000b10 <MX_ADC_Init+0x234>)
 8000a5c:	0011      	movs	r1, r2
 8000a5e:	0018      	movs	r0, r3
 8000a60:	f001 fe7e 	bl	8002760 <HAL_ADC_ConfigChannel>
 8000a64:	1e03      	subs	r3, r0, #0
 8000a66:	d001      	beq.n	8000a6c <MX_ADC_Init+0x190>
  {
    Error_Handler();
 8000a68:	f000 fd92 	bl	8001590 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000a6c:	1d3b      	adds	r3, r7, #4
 8000a6e:	220a      	movs	r2, #10
 8000a70:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a72:	1d3a      	adds	r2, r7, #4
 8000a74:	4b26      	ldr	r3, [pc, #152]	; (8000b10 <MX_ADC_Init+0x234>)
 8000a76:	0011      	movs	r1, r2
 8000a78:	0018      	movs	r0, r3
 8000a7a:	f001 fe71 	bl	8002760 <HAL_ADC_ConfigChannel>
 8000a7e:	1e03      	subs	r3, r0, #0
 8000a80:	d001      	beq.n	8000a86 <MX_ADC_Init+0x1aa>
  {
    Error_Handler();
 8000a82:	f000 fd85 	bl	8001590 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000a86:	1d3b      	adds	r3, r7, #4
 8000a88:	220b      	movs	r2, #11
 8000a8a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a8c:	1d3a      	adds	r2, r7, #4
 8000a8e:	4b20      	ldr	r3, [pc, #128]	; (8000b10 <MX_ADC_Init+0x234>)
 8000a90:	0011      	movs	r1, r2
 8000a92:	0018      	movs	r0, r3
 8000a94:	f001 fe64 	bl	8002760 <HAL_ADC_ConfigChannel>
 8000a98:	1e03      	subs	r3, r0, #0
 8000a9a:	d001      	beq.n	8000aa0 <MX_ADC_Init+0x1c4>
  {
    Error_Handler();
 8000a9c:	f000 fd78 	bl	8001590 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000aa0:	1d3b      	adds	r3, r7, #4
 8000aa2:	220c      	movs	r2, #12
 8000aa4:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000aa6:	1d3a      	adds	r2, r7, #4
 8000aa8:	4b19      	ldr	r3, [pc, #100]	; (8000b10 <MX_ADC_Init+0x234>)
 8000aaa:	0011      	movs	r1, r2
 8000aac:	0018      	movs	r0, r3
 8000aae:	f001 fe57 	bl	8002760 <HAL_ADC_ConfigChannel>
 8000ab2:	1e03      	subs	r3, r0, #0
 8000ab4:	d001      	beq.n	8000aba <MX_ADC_Init+0x1de>
  {
    Error_Handler();
 8000ab6:	f000 fd6b 	bl	8001590 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000aba:	1d3b      	adds	r3, r7, #4
 8000abc:	220d      	movs	r2, #13
 8000abe:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ac0:	1d3a      	adds	r2, r7, #4
 8000ac2:	4b13      	ldr	r3, [pc, #76]	; (8000b10 <MX_ADC_Init+0x234>)
 8000ac4:	0011      	movs	r1, r2
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f001 fe4a 	bl	8002760 <HAL_ADC_ConfigChannel>
 8000acc:	1e03      	subs	r3, r0, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_ADC_Init+0x1f8>
  {
    Error_Handler();
 8000ad0:	f000 fd5e 	bl	8001590 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000ad4:	1d3b      	adds	r3, r7, #4
 8000ad6:	220e      	movs	r2, #14
 8000ad8:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ada:	1d3a      	adds	r2, r7, #4
 8000adc:	4b0c      	ldr	r3, [pc, #48]	; (8000b10 <MX_ADC_Init+0x234>)
 8000ade:	0011      	movs	r1, r2
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	f001 fe3d 	bl	8002760 <HAL_ADC_ConfigChannel>
 8000ae6:	1e03      	subs	r3, r0, #0
 8000ae8:	d001      	beq.n	8000aee <MX_ADC_Init+0x212>
  {
    Error_Handler();
 8000aea:	f000 fd51 	bl	8001590 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000aee:	1d3b      	adds	r3, r7, #4
 8000af0:	220f      	movs	r2, #15
 8000af2:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000af4:	1d3a      	adds	r2, r7, #4
 8000af6:	4b06      	ldr	r3, [pc, #24]	; (8000b10 <MX_ADC_Init+0x234>)
 8000af8:	0011      	movs	r1, r2
 8000afa:	0018      	movs	r0, r3
 8000afc:	f001 fe30 	bl	8002760 <HAL_ADC_ConfigChannel>
 8000b00:	1e03      	subs	r3, r0, #0
 8000b02:	d001      	beq.n	8000b08 <MX_ADC_Init+0x22c>
  {
    Error_Handler();
 8000b04:	f000 fd44 	bl	8001590 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000b08:	46c0      	nop			; (mov r8, r8)
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	b004      	add	sp, #16
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	20000678 	.word	0x20000678
 8000b14:	40012400 	.word	0x40012400

08000b18 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000b1c:	4b1e      	ldr	r3, [pc, #120]	; (8000b98 <MX_SPI1_Init+0x80>)
 8000b1e:	4a1f      	ldr	r2, [pc, #124]	; (8000b9c <MX_SPI1_Init+0x84>)
 8000b20:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b22:	4b1d      	ldr	r3, [pc, #116]	; (8000b98 <MX_SPI1_Init+0x80>)
 8000b24:	2282      	movs	r2, #130	; 0x82
 8000b26:	0052      	lsls	r2, r2, #1
 8000b28:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b2a:	4b1b      	ldr	r3, [pc, #108]	; (8000b98 <MX_SPI1_Init+0x80>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b30:	4b19      	ldr	r3, [pc, #100]	; (8000b98 <MX_SPI1_Init+0x80>)
 8000b32:	22e0      	movs	r2, #224	; 0xe0
 8000b34:	00d2      	lsls	r2, r2, #3
 8000b36:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b38:	4b17      	ldr	r3, [pc, #92]	; (8000b98 <MX_SPI1_Init+0x80>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b3e:	4b16      	ldr	r3, [pc, #88]	; (8000b98 <MX_SPI1_Init+0x80>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b44:	4b14      	ldr	r3, [pc, #80]	; (8000b98 <MX_SPI1_Init+0x80>)
 8000b46:	2280      	movs	r2, #128	; 0x80
 8000b48:	0092      	lsls	r2, r2, #2
 8000b4a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000b4c:	4b12      	ldr	r3, [pc, #72]	; (8000b98 <MX_SPI1_Init+0x80>)
 8000b4e:	2238      	movs	r2, #56	; 0x38
 8000b50:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b52:	4b11      	ldr	r3, [pc, #68]	; (8000b98 <MX_SPI1_Init+0x80>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b58:	4b0f      	ldr	r3, [pc, #60]	; (8000b98 <MX_SPI1_Init+0x80>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b5e:	4b0e      	ldr	r3, [pc, #56]	; (8000b98 <MX_SPI1_Init+0x80>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000b64:	4b0c      	ldr	r3, [pc, #48]	; (8000b98 <MX_SPI1_Init+0x80>)
 8000b66:	2207      	movs	r2, #7
 8000b68:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b6a:	4b0b      	ldr	r3, [pc, #44]	; (8000b98 <MX_SPI1_Init+0x80>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b70:	4b09      	ldr	r3, [pc, #36]	; (8000b98 <MX_SPI1_Init+0x80>)
 8000b72:	2208      	movs	r2, #8
 8000b74:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b76:	4b08      	ldr	r3, [pc, #32]	; (8000b98 <MX_SPI1_Init+0x80>)
 8000b78:	0018      	movs	r0, r3
 8000b7a:	f005 f957 	bl	8005e2c <HAL_SPI_Init>
 8000b7e:	1e03      	subs	r3, r0, #0
 8000b80:	d001      	beq.n	8000b86 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000b82:	f000 fd05 	bl	8001590 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  DISP_CS_OFF;
 8000b86:	4b06      	ldr	r3, [pc, #24]	; (8000ba0 <MX_SPI1_Init+0x88>)
 8000b88:	2201      	movs	r2, #1
 8000b8a:	2140      	movs	r1, #64	; 0x40
 8000b8c:	0018      	movs	r0, r3
 8000b8e:	f002 fc86 	bl	800349e <HAL_GPIO_WritePin>
  /* USER CODE END SPI1_Init 2 */

}
 8000b92:	46c0      	nop			; (mov r8, r8)
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	2000056c 	.word	0x2000056c
 8000b9c:	40013000 	.word	0x40013000
 8000ba0:	48000400 	.word	0x48000400

08000ba4 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b088      	sub	sp, #32
 8000ba8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000baa:	1d3b      	adds	r3, r7, #4
 8000bac:	0018      	movs	r0, r3
 8000bae:	231c      	movs	r3, #28
 8000bb0:	001a      	movs	r2, r3
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	f00b fdec 	bl	800c790 <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000bb8:	4b1d      	ldr	r3, [pc, #116]	; (8000c30 <MX_TIM14_Init+0x8c>)
 8000bba:	4a1e      	ldr	r2, [pc, #120]	; (8000c34 <MX_TIM14_Init+0x90>)
 8000bbc:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 48-1;
 8000bbe:	4b1c      	ldr	r3, [pc, #112]	; (8000c30 <MX_TIM14_Init+0x8c>)
 8000bc0:	222f      	movs	r2, #47	; 0x2f
 8000bc2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bc4:	4b1a      	ldr	r3, [pc, #104]	; (8000c30 <MX_TIM14_Init+0x8c>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 10000-1;
 8000bca:	4b19      	ldr	r3, [pc, #100]	; (8000c30 <MX_TIM14_Init+0x8c>)
 8000bcc:	4a1a      	ldr	r2, [pc, #104]	; (8000c38 <MX_TIM14_Init+0x94>)
 8000bce:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bd0:	4b17      	ldr	r3, [pc, #92]	; (8000c30 <MX_TIM14_Init+0x8c>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bd6:	4b16      	ldr	r3, [pc, #88]	; (8000c30 <MX_TIM14_Init+0x8c>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000bdc:	4b14      	ldr	r3, [pc, #80]	; (8000c30 <MX_TIM14_Init+0x8c>)
 8000bde:	0018      	movs	r0, r3
 8000be0:	f005 fe7c 	bl	80068dc <HAL_TIM_Base_Init>
 8000be4:	1e03      	subs	r3, r0, #0
 8000be6:	d001      	beq.n	8000bec <MX_TIM14_Init+0x48>
  {
    Error_Handler();
 8000be8:	f000 fcd2 	bl	8001590 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim14) != HAL_OK)
 8000bec:	4b10      	ldr	r3, [pc, #64]	; (8000c30 <MX_TIM14_Init+0x8c>)
 8000bee:	0018      	movs	r0, r3
 8000bf0:	f005 ff16 	bl	8006a20 <HAL_TIM_OC_Init>
 8000bf4:	1e03      	subs	r3, r0, #0
 8000bf6:	d001      	beq.n	8000bfc <MX_TIM14_Init+0x58>
  {
    Error_Handler();
 8000bf8:	f000 fcca 	bl	8001590 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000bfc:	1d3b      	adds	r3, r7, #4
 8000bfe:	2200      	movs	r2, #0
 8000c00:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000c02:	1d3b      	adds	r3, r7, #4
 8000c04:	2200      	movs	r2, #0
 8000c06:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c08:	1d3b      	adds	r3, r7, #4
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c0e:	1d3b      	adds	r3, r7, #4
 8000c10:	2200      	movs	r2, #0
 8000c12:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c14:	1d39      	adds	r1, r7, #4
 8000c16:	4b06      	ldr	r3, [pc, #24]	; (8000c30 <MX_TIM14_Init+0x8c>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	0018      	movs	r0, r3
 8000c1c:	f006 f86e 	bl	8006cfc <HAL_TIM_OC_ConfigChannel>
 8000c20:	1e03      	subs	r3, r0, #0
 8000c22:	d001      	beq.n	8000c28 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8000c24:	f000 fcb4 	bl	8001590 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000c28:	46c0      	nop			; (mov r8, r8)
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	b008      	add	sp, #32
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	200005d0 	.word	0x200005d0
 8000c34:	40002000 	.word	0x40002000
 8000c38:	0000270f 	.word	0x0000270f

08000c3c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000c40:	4b14      	ldr	r3, [pc, #80]	; (8000c94 <MX_USART3_UART_Init+0x58>)
 8000c42:	4a15      	ldr	r2, [pc, #84]	; (8000c98 <MX_USART3_UART_Init+0x5c>)
 8000c44:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 8000c46:	4b13      	ldr	r3, [pc, #76]	; (8000c94 <MX_USART3_UART_Init+0x58>)
 8000c48:	2296      	movs	r2, #150	; 0x96
 8000c4a:	0212      	lsls	r2, r2, #8
 8000c4c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c4e:	4b11      	ldr	r3, [pc, #68]	; (8000c94 <MX_USART3_UART_Init+0x58>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000c54:	4b0f      	ldr	r3, [pc, #60]	; (8000c94 <MX_USART3_UART_Init+0x58>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000c5a:	4b0e      	ldr	r3, [pc, #56]	; (8000c94 <MX_USART3_UART_Init+0x58>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000c60:	4b0c      	ldr	r3, [pc, #48]	; (8000c94 <MX_USART3_UART_Init+0x58>)
 8000c62:	220c      	movs	r2, #12
 8000c64:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c66:	4b0b      	ldr	r3, [pc, #44]	; (8000c94 <MX_USART3_UART_Init+0x58>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c6c:	4b09      	ldr	r3, [pc, #36]	; (8000c94 <MX_USART3_UART_Init+0x58>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c72:	4b08      	ldr	r3, [pc, #32]	; (8000c94 <MX_USART3_UART_Init+0x58>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c78:	4b06      	ldr	r3, [pc, #24]	; (8000c94 <MX_USART3_UART_Init+0x58>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000c7e:	4b05      	ldr	r3, [pc, #20]	; (8000c94 <MX_USART3_UART_Init+0x58>)
 8000c80:	0018      	movs	r0, r3
 8000c82:	f006 fb3f 	bl	8007304 <HAL_UART_Init>
 8000c86:	1e03      	subs	r3, r0, #0
 8000c88:	d001      	beq.n	8000c8e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000c8a:	f000 fc81 	bl	8001590 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000c8e:	46c0      	nop			; (mov r8, r8)
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	200004e8 	.word	0x200004e8
 8000c98:	40004800 	.word	0x40004800

08000c9c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ca2:	4b0c      	ldr	r3, [pc, #48]	; (8000cd4 <MX_DMA_Init+0x38>)
 8000ca4:	695a      	ldr	r2, [r3, #20]
 8000ca6:	4b0b      	ldr	r3, [pc, #44]	; (8000cd4 <MX_DMA_Init+0x38>)
 8000ca8:	2101      	movs	r1, #1
 8000caa:	430a      	orrs	r2, r1
 8000cac:	615a      	str	r2, [r3, #20]
 8000cae:	4b09      	ldr	r3, [pc, #36]	; (8000cd4 <MX_DMA_Init+0x38>)
 8000cb0:	695b      	ldr	r3, [r3, #20]
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	607b      	str	r3, [r7, #4]
 8000cb8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	2009      	movs	r0, #9
 8000cc0:	f002 f810 	bl	8002ce4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000cc4:	2009      	movs	r0, #9
 8000cc6:	f002 f822 	bl	8002d0e <HAL_NVIC_EnableIRQ>

}
 8000cca:	46c0      	nop			; (mov r8, r8)
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	b002      	add	sp, #8
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	46c0      	nop			; (mov r8, r8)
 8000cd4:	40021000 	.word	0x40021000

08000cd8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cd8:	b590      	push	{r4, r7, lr}
 8000cda:	b08b      	sub	sp, #44	; 0x2c
 8000cdc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cde:	2414      	movs	r4, #20
 8000ce0:	193b      	adds	r3, r7, r4
 8000ce2:	0018      	movs	r0, r3
 8000ce4:	2314      	movs	r3, #20
 8000ce6:	001a      	movs	r2, r3
 8000ce8:	2100      	movs	r1, #0
 8000cea:	f00b fd51 	bl	800c790 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cee:	4b6b      	ldr	r3, [pc, #428]	; (8000e9c <MX_GPIO_Init+0x1c4>)
 8000cf0:	695a      	ldr	r2, [r3, #20]
 8000cf2:	4b6a      	ldr	r3, [pc, #424]	; (8000e9c <MX_GPIO_Init+0x1c4>)
 8000cf4:	2180      	movs	r1, #128	; 0x80
 8000cf6:	03c9      	lsls	r1, r1, #15
 8000cf8:	430a      	orrs	r2, r1
 8000cfa:	615a      	str	r2, [r3, #20]
 8000cfc:	4b67      	ldr	r3, [pc, #412]	; (8000e9c <MX_GPIO_Init+0x1c4>)
 8000cfe:	695a      	ldr	r2, [r3, #20]
 8000d00:	2380      	movs	r3, #128	; 0x80
 8000d02:	03db      	lsls	r3, r3, #15
 8000d04:	4013      	ands	r3, r2
 8000d06:	613b      	str	r3, [r7, #16]
 8000d08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d0a:	4b64      	ldr	r3, [pc, #400]	; (8000e9c <MX_GPIO_Init+0x1c4>)
 8000d0c:	695a      	ldr	r2, [r3, #20]
 8000d0e:	4b63      	ldr	r3, [pc, #396]	; (8000e9c <MX_GPIO_Init+0x1c4>)
 8000d10:	2180      	movs	r1, #128	; 0x80
 8000d12:	0309      	lsls	r1, r1, #12
 8000d14:	430a      	orrs	r2, r1
 8000d16:	615a      	str	r2, [r3, #20]
 8000d18:	4b60      	ldr	r3, [pc, #384]	; (8000e9c <MX_GPIO_Init+0x1c4>)
 8000d1a:	695a      	ldr	r2, [r3, #20]
 8000d1c:	2380      	movs	r3, #128	; 0x80
 8000d1e:	031b      	lsls	r3, r3, #12
 8000d20:	4013      	ands	r3, r2
 8000d22:	60fb      	str	r3, [r7, #12]
 8000d24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d26:	4b5d      	ldr	r3, [pc, #372]	; (8000e9c <MX_GPIO_Init+0x1c4>)
 8000d28:	695a      	ldr	r2, [r3, #20]
 8000d2a:	4b5c      	ldr	r3, [pc, #368]	; (8000e9c <MX_GPIO_Init+0x1c4>)
 8000d2c:	2180      	movs	r1, #128	; 0x80
 8000d2e:	0289      	lsls	r1, r1, #10
 8000d30:	430a      	orrs	r2, r1
 8000d32:	615a      	str	r2, [r3, #20]
 8000d34:	4b59      	ldr	r3, [pc, #356]	; (8000e9c <MX_GPIO_Init+0x1c4>)
 8000d36:	695a      	ldr	r2, [r3, #20]
 8000d38:	2380      	movs	r3, #128	; 0x80
 8000d3a:	029b      	lsls	r3, r3, #10
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	60bb      	str	r3, [r7, #8]
 8000d40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d42:	4b56      	ldr	r3, [pc, #344]	; (8000e9c <MX_GPIO_Init+0x1c4>)
 8000d44:	695a      	ldr	r2, [r3, #20]
 8000d46:	4b55      	ldr	r3, [pc, #340]	; (8000e9c <MX_GPIO_Init+0x1c4>)
 8000d48:	2180      	movs	r1, #128	; 0x80
 8000d4a:	02c9      	lsls	r1, r1, #11
 8000d4c:	430a      	orrs	r2, r1
 8000d4e:	615a      	str	r2, [r3, #20]
 8000d50:	4b52      	ldr	r3, [pc, #328]	; (8000e9c <MX_GPIO_Init+0x1c4>)
 8000d52:	695a      	ldr	r2, [r3, #20]
 8000d54:	2380      	movs	r3, #128	; 0x80
 8000d56:	02db      	lsls	r3, r3, #11
 8000d58:	4013      	ands	r3, r2
 8000d5a:	607b      	str	r3, [r7, #4]
 8000d5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d5e:	4b4f      	ldr	r3, [pc, #316]	; (8000e9c <MX_GPIO_Init+0x1c4>)
 8000d60:	695a      	ldr	r2, [r3, #20]
 8000d62:	4b4e      	ldr	r3, [pc, #312]	; (8000e9c <MX_GPIO_Init+0x1c4>)
 8000d64:	2180      	movs	r1, #128	; 0x80
 8000d66:	0349      	lsls	r1, r1, #13
 8000d68:	430a      	orrs	r2, r1
 8000d6a:	615a      	str	r2, [r3, #20]
 8000d6c:	4b4b      	ldr	r3, [pc, #300]	; (8000e9c <MX_GPIO_Init+0x1c4>)
 8000d6e:	695a      	ldr	r2, [r3, #20]
 8000d70:	2380      	movs	r3, #128	; 0x80
 8000d72:	035b      	lsls	r3, r3, #13
 8000d74:	4013      	ands	r3, r2
 8000d76:	603b      	str	r3, [r7, #0]
 8000d78:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, _5V_BAT_OFF_Pin|DEBUG_Pin|SR_CLR_Pin|SR_RCLK_Pin
 8000d7a:	4949      	ldr	r1, [pc, #292]	; (8000ea0 <MX_GPIO_Init+0x1c8>)
 8000d7c:	4b49      	ldr	r3, [pc, #292]	; (8000ea4 <MX_GPIO_Init+0x1cc>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	0018      	movs	r0, r3
 8000d82:	f002 fb8c 	bl	800349e <HAL_GPIO_WritePin>
                          |SR_OE_Pin|DISP_CS_Pin|DISP_RST_Pin|BACKLIGHT_GREEN_Pin
                          |BACKLIGHT_WHITE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LOAD_MAX_Pin|LOAD_MIN_Pin|EM_HEATER_CTRL_Pin|HEATER_CTRL_Pin
 8000d86:	239e      	movs	r3, #158	; 0x9e
 8000d88:	015b      	lsls	r3, r3, #5
 8000d8a:	4847      	ldr	r0, [pc, #284]	; (8000ea8 <MX_GPIO_Init+0x1d0>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	0019      	movs	r1, r3
 8000d90:	f002 fb85 	bl	800349e <HAL_GPIO_WritePin>
                          |BUZZER_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BACKLIGHT_RED_GPIO_Port, BACKLIGHT_RED_Pin, GPIO_PIN_RESET);
 8000d94:	2380      	movs	r3, #128	; 0x80
 8000d96:	0219      	lsls	r1, r3, #8
 8000d98:	2390      	movs	r3, #144	; 0x90
 8000d9a:	05db      	lsls	r3, r3, #23
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	0018      	movs	r0, r3
 8000da0:	f002 fb7d 	bl	800349e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : _5V_BAT_OFF_Pin DEBUG_Pin SR_CLR_Pin SR_RCLK_Pin
                           SR_OE_Pin DISP_CS_Pin DISP_RST_Pin BACKLIGHT_GREEN_Pin
                           BACKLIGHT_WHITE_Pin */
  GPIO_InitStruct.Pin = _5V_BAT_OFF_Pin|DEBUG_Pin|SR_CLR_Pin|SR_RCLK_Pin
 8000da4:	193b      	adds	r3, r7, r4
 8000da6:	4a3e      	ldr	r2, [pc, #248]	; (8000ea0 <MX_GPIO_Init+0x1c8>)
 8000da8:	601a      	str	r2, [r3, #0]
                          |SR_OE_Pin|DISP_CS_Pin|DISP_RST_Pin|BACKLIGHT_GREEN_Pin
                          |BACKLIGHT_WHITE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000daa:	193b      	adds	r3, r7, r4
 8000dac:	2201      	movs	r2, #1
 8000dae:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db0:	193b      	adds	r3, r7, r4
 8000db2:	2200      	movs	r2, #0
 8000db4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db6:	193b      	adds	r3, r7, r4
 8000db8:	2200      	movs	r2, #0
 8000dba:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dbc:	193b      	adds	r3, r7, r4
 8000dbe:	4a39      	ldr	r2, [pc, #228]	; (8000ea4 <MX_GPIO_Init+0x1cc>)
 8000dc0:	0019      	movs	r1, r3
 8000dc2:	0010      	movs	r0, r2
 8000dc4:	f002 f9d6 	bl	8003174 <HAL_GPIO_Init>

  /*Configure GPIO pins : LOAD_MAX_Pin LOAD_MIN_Pin EM_HEATER_CTRL_Pin HEATER_CTRL_Pin
                           BUZZER_Pin */
  GPIO_InitStruct.Pin = LOAD_MAX_Pin|LOAD_MIN_Pin|EM_HEATER_CTRL_Pin|HEATER_CTRL_Pin
 8000dc8:	0021      	movs	r1, r4
 8000dca:	187b      	adds	r3, r7, r1
 8000dcc:	229e      	movs	r2, #158	; 0x9e
 8000dce:	0152      	lsls	r2, r2, #5
 8000dd0:	601a      	str	r2, [r3, #0]
                          |BUZZER_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd2:	000c      	movs	r4, r1
 8000dd4:	193b      	adds	r3, r7, r4
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dda:	193b      	adds	r3, r7, r4
 8000ddc:	2200      	movs	r2, #0
 8000dde:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de0:	193b      	adds	r3, r7, r4
 8000de2:	2200      	movs	r2, #0
 8000de4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000de6:	193b      	adds	r3, r7, r4
 8000de8:	4a2f      	ldr	r2, [pc, #188]	; (8000ea8 <MX_GPIO_Init+0x1d0>)
 8000dea:	0019      	movs	r1, r3
 8000dec:	0010      	movs	r0, r2
 8000dee:	f002 f9c1 	bl	8003174 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_0_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_0_Pin;
 8000df2:	193b      	adds	r3, r7, r4
 8000df4:	22c0      	movs	r2, #192	; 0xc0
 8000df6:	0092      	lsls	r2, r2, #2
 8000df8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dfa:	193b      	adds	r3, r7, r4
 8000dfc:	2288      	movs	r2, #136	; 0x88
 8000dfe:	0352      	lsls	r2, r2, #13
 8000e00:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000e02:	193b      	adds	r3, r7, r4
 8000e04:	2202      	movs	r2, #2
 8000e06:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e08:	193a      	adds	r2, r7, r4
 8000e0a:	2390      	movs	r3, #144	; 0x90
 8000e0c:	05db      	lsls	r3, r3, #23
 8000e0e:	0011      	movs	r1, r2
 8000e10:	0018      	movs	r0, r3
 8000e12:	f002 f9af 	bl	8003174 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000e16:	193b      	adds	r3, r7, r4
 8000e18:	2280      	movs	r2, #128	; 0x80
 8000e1a:	00d2      	lsls	r2, r2, #3
 8000e1c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e1e:	193b      	adds	r3, r7, r4
 8000e20:	2200      	movs	r2, #0
 8000e22:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e24:	193b      	adds	r3, r7, r4
 8000e26:	2200      	movs	r2, #0
 8000e28:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000e2a:	193a      	adds	r2, r7, r4
 8000e2c:	2390      	movs	r3, #144	; 0x90
 8000e2e:	05db      	lsls	r3, r3, #23
 8000e30:	0011      	movs	r1, r2
 8000e32:	0018      	movs	r0, r3
 8000e34:	f002 f99e 	bl	8003174 <HAL_GPIO_Init>

  /*Configure GPIO pin : BACKLIGHT_RED_Pin */
  GPIO_InitStruct.Pin = BACKLIGHT_RED_Pin;
 8000e38:	0021      	movs	r1, r4
 8000e3a:	187b      	adds	r3, r7, r1
 8000e3c:	2280      	movs	r2, #128	; 0x80
 8000e3e:	0212      	lsls	r2, r2, #8
 8000e40:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e42:	000c      	movs	r4, r1
 8000e44:	193b      	adds	r3, r7, r4
 8000e46:	2201      	movs	r2, #1
 8000e48:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4a:	193b      	adds	r3, r7, r4
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e50:	193b      	adds	r3, r7, r4
 8000e52:	2200      	movs	r2, #0
 8000e54:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BACKLIGHT_RED_GPIO_Port, &GPIO_InitStruct);
 8000e56:	193a      	adds	r2, r7, r4
 8000e58:	2390      	movs	r3, #144	; 0x90
 8000e5a:	05db      	lsls	r3, r3, #23
 8000e5c:	0011      	movs	r1, r2
 8000e5e:	0018      	movs	r0, r3
 8000e60:	f002 f988 	bl	8003174 <HAL_GPIO_Init>

  /*Configure GPIO pin : CONNECTION_ERR_Pin */
  GPIO_InitStruct.Pin = CONNECTION_ERR_Pin;
 8000e64:	193b      	adds	r3, r7, r4
 8000e66:	2204      	movs	r2, #4
 8000e68:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e6a:	193b      	adds	r3, r7, r4
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e70:	193b      	adds	r3, r7, r4
 8000e72:	2200      	movs	r2, #0
 8000e74:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(CONNECTION_ERR_GPIO_Port, &GPIO_InitStruct);
 8000e76:	193b      	adds	r3, r7, r4
 8000e78:	4a0c      	ldr	r2, [pc, #48]	; (8000eac <MX_GPIO_Init+0x1d4>)
 8000e7a:	0019      	movs	r1, r3
 8000e7c:	0010      	movs	r0, r2
 8000e7e:	f002 f979 	bl	8003174 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000e82:	2200      	movs	r2, #0
 8000e84:	2100      	movs	r1, #0
 8000e86:	2007      	movs	r0, #7
 8000e88:	f001 ff2c 	bl	8002ce4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000e8c:	2007      	movs	r0, #7
 8000e8e:	f001 ff3e 	bl	8002d0e <HAL_NVIC_EnableIRQ>

}
 8000e92:	46c0      	nop			; (mov r8, r8)
 8000e94:	46bd      	mov	sp, r7
 8000e96:	b00b      	add	sp, #44	; 0x2c
 8000e98:	bd90      	pop	{r4, r7, pc}
 8000e9a:	46c0      	nop			; (mov r8, r8)
 8000e9c:	40021000 	.word	0x40021000
 8000ea0:	0000f3c4 	.word	0x0000f3c4
 8000ea4:	48000400 	.word	0x48000400
 8000ea8:	48000800 	.word	0x48000800
 8000eac:	48000c00 	.word	0x48000c00

08000eb0 <clkHandler>:

/* USER CODE BEGIN 4 */

void clkHandler(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
	flags.time.ten_ms = 0;
 8000eb4:	4b3b      	ldr	r3, [pc, #236]	; (8000fa4 <clkHandler+0xf4>)
 8000eb6:	781a      	ldrb	r2, [r3, #0]
 8000eb8:	2101      	movs	r1, #1
 8000eba:	438a      	bics	r2, r1
 8000ebc:	701a      	strb	r2, [r3, #0]
	flags.time.sec	= 0;
 8000ebe:	4b39      	ldr	r3, [pc, #228]	; (8000fa4 <clkHandler+0xf4>)
 8000ec0:	781a      	ldrb	r2, [r3, #0]
 8000ec2:	2102      	movs	r1, #2
 8000ec4:	438a      	bics	r2, r1
 8000ec6:	701a      	strb	r2, [r3, #0]
	flags.time.min	= 0;
 8000ec8:	4b36      	ldr	r3, [pc, #216]	; (8000fa4 <clkHandler+0xf4>)
 8000eca:	781a      	ldrb	r2, [r3, #0]
 8000ecc:	2104      	movs	r1, #4
 8000ece:	438a      	bics	r2, r1
 8000ed0:	701a      	strb	r2, [r3, #0]
	flags.time.hour	= 0;
 8000ed2:	4b34      	ldr	r3, [pc, #208]	; (8000fa4 <clkHandler+0xf4>)
 8000ed4:	781a      	ldrb	r2, [r3, #0]
 8000ed6:	2108      	movs	r1, #8
 8000ed8:	438a      	bics	r2, r1
 8000eda:	701a      	strb	r2, [r3, #0]
	sysTime[SYSTIME_TEN_MS]++;
 8000edc:	4b32      	ldr	r3, [pc, #200]	; (8000fa8 <clkHandler+0xf8>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	1c5a      	adds	r2, r3, #1
 8000ee2:	4b31      	ldr	r3, [pc, #196]	; (8000fa8 <clkHandler+0xf8>)
 8000ee4:	601a      	str	r2, [r3, #0]
	if((sysTime[SYSTIME_TEN_MS] % 10) == 0)	//1 s
 8000ee6:	4b30      	ldr	r3, [pc, #192]	; (8000fa8 <clkHandler+0xf8>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	210a      	movs	r1, #10
 8000eec:	0018      	movs	r0, r3
 8000eee:	f7ff f9a3 	bl	8000238 <__aeabi_uidivmod>
 8000ef2:	1e0b      	subs	r3, r1, #0
 8000ef4:	d109      	bne.n	8000f0a <clkHandler+0x5a>
	{
		sysTime[SYSTIME_SEC]++;
 8000ef6:	4b2c      	ldr	r3, [pc, #176]	; (8000fa8 <clkHandler+0xf8>)
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	1c5a      	adds	r2, r3, #1
 8000efc:	4b2a      	ldr	r3, [pc, #168]	; (8000fa8 <clkHandler+0xf8>)
 8000efe:	605a      	str	r2, [r3, #4]
		flags.time.sec = 1;
 8000f00:	4b28      	ldr	r3, [pc, #160]	; (8000fa4 <clkHandler+0xf4>)
 8000f02:	781a      	ldrb	r2, [r3, #0]
 8000f04:	2102      	movs	r1, #2
 8000f06:	430a      	orrs	r2, r1
 8000f08:	701a      	strb	r2, [r3, #0]
	}

	if(flags.time.sec)
 8000f0a:	4b26      	ldr	r3, [pc, #152]	; (8000fa4 <clkHandler+0xf4>)
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	2202      	movs	r2, #2
 8000f10:	4013      	ands	r3, r2
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d042      	beq.n	8000f9e <clkHandler+0xee>
	{
		if((sysTime[SYSTIME_SEC] % 60) == 0 && sysTime[SYSTIME_TEN_MS] != 0)	//1 min
 8000f18:	4b23      	ldr	r3, [pc, #140]	; (8000fa8 <clkHandler+0xf8>)
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	213c      	movs	r1, #60	; 0x3c
 8000f1e:	0018      	movs	r0, r3
 8000f20:	f7ff f98a 	bl	8000238 <__aeabi_uidivmod>
 8000f24:	1e0b      	subs	r3, r1, #0
 8000f26:	d110      	bne.n	8000f4a <clkHandler+0x9a>
 8000f28:	4b1f      	ldr	r3, [pc, #124]	; (8000fa8 <clkHandler+0xf8>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d00c      	beq.n	8000f4a <clkHandler+0x9a>
		{
			sysTime[SYSTIME_SEC] = 0;
 8000f30:	4b1d      	ldr	r3, [pc, #116]	; (8000fa8 <clkHandler+0xf8>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	605a      	str	r2, [r3, #4]
			sysTime[SYSTIME_MIN]++;
 8000f36:	4b1c      	ldr	r3, [pc, #112]	; (8000fa8 <clkHandler+0xf8>)
 8000f38:	689b      	ldr	r3, [r3, #8]
 8000f3a:	1c5a      	adds	r2, r3, #1
 8000f3c:	4b1a      	ldr	r3, [pc, #104]	; (8000fa8 <clkHandler+0xf8>)
 8000f3e:	609a      	str	r2, [r3, #8]
			flags.time.min = 1;
 8000f40:	4b18      	ldr	r3, [pc, #96]	; (8000fa4 <clkHandler+0xf4>)
 8000f42:	781a      	ldrb	r2, [r3, #0]
 8000f44:	2104      	movs	r1, #4
 8000f46:	430a      	orrs	r2, r1
 8000f48:	701a      	strb	r2, [r3, #0]
		}

		if(flags.time.min)
 8000f4a:	4b16      	ldr	r3, [pc, #88]	; (8000fa4 <clkHandler+0xf4>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	2204      	movs	r2, #4
 8000f50:	4013      	ands	r3, r2
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d022      	beq.n	8000f9e <clkHandler+0xee>
		{
			if((sysTime[SYSTIME_MIN] % 60) == 0 && sysTime[SYSTIME_TEN_MS] != 0)	//1 min
 8000f58:	4b13      	ldr	r3, [pc, #76]	; (8000fa8 <clkHandler+0xf8>)
 8000f5a:	689b      	ldr	r3, [r3, #8]
 8000f5c:	213c      	movs	r1, #60	; 0x3c
 8000f5e:	0018      	movs	r0, r3
 8000f60:	f7ff f96a 	bl	8000238 <__aeabi_uidivmod>
 8000f64:	1e0b      	subs	r3, r1, #0
 8000f66:	d11a      	bne.n	8000f9e <clkHandler+0xee>
 8000f68:	4b0f      	ldr	r3, [pc, #60]	; (8000fa8 <clkHandler+0xf8>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d016      	beq.n	8000f9e <clkHandler+0xee>
			{

				sysTime[SYSTIME_SEC] = 0;
 8000f70:	4b0d      	ldr	r3, [pc, #52]	; (8000fa8 <clkHandler+0xf8>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	605a      	str	r2, [r3, #4]
				sysTime[SYSTIME_MIN] = 0;
 8000f76:	4b0c      	ldr	r3, [pc, #48]	; (8000fa8 <clkHandler+0xf8>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	609a      	str	r2, [r3, #8]
				sysTime[SYSTIME_HOUR]++;
 8000f7c:	4b0a      	ldr	r3, [pc, #40]	; (8000fa8 <clkHandler+0xf8>)
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	1c5a      	adds	r2, r3, #1
 8000f82:	4b09      	ldr	r3, [pc, #36]	; (8000fa8 <clkHandler+0xf8>)
 8000f84:	60da      	str	r2, [r3, #12]
				flags.time.hour = 1;
 8000f86:	4b07      	ldr	r3, [pc, #28]	; (8000fa4 <clkHandler+0xf4>)
 8000f88:	781a      	ldrb	r2, [r3, #0]
 8000f8a:	2108      	movs	r1, #8
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	701a      	strb	r2, [r3, #0]
				if(sysTime[SYSTIME_HOUR] >= 23)
 8000f90:	4b05      	ldr	r3, [pc, #20]	; (8000fa8 <clkHandler+0xf8>)
 8000f92:	68db      	ldr	r3, [r3, #12]
 8000f94:	2b16      	cmp	r3, #22
 8000f96:	d902      	bls.n	8000f9e <clkHandler+0xee>
					sysTime[SYSTIME_HOUR] = 0;
 8000f98:	4b03      	ldr	r3, [pc, #12]	; (8000fa8 <clkHandler+0xf8>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	60da      	str	r2, [r3, #12]
		char timeStamp[30];
		sprintf(timeStamp, "%d : %d : %d\n", sysTime[SYSTIME_HOUR], sysTime[SYSTIME_MIN], sysTime[SYSTIME_SEC]);
		pushStr(USB_Tx_Buffer, timeStamp, strlen(timeStamp));	//odešli čas
	}
#endif
}
 8000f9e:	46c0      	nop			; (mov r8, r8)
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	20000618 	.word	0x20000618
 8000fa8:	2000023c 	.word	0x2000023c

08000fac <buttonDebounce>:

void buttonDebounce(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
	if(flags.buttons.butt0_int)
 8000fb0:	4b3a      	ldr	r3, [pc, #232]	; (800109c <buttonDebounce+0xf0>)
 8000fb2:	791b      	ldrb	r3, [r3, #4]
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d031      	beq.n	8001022 <buttonDebounce+0x76>
	{
		if(HAL_GPIO_ReadPin(BUTTON_0_GPIO_Port,BUTTON_0_Pin) == GPIO_PIN_SET)
 8000fbe:	2380      	movs	r3, #128	; 0x80
 8000fc0:	009a      	lsls	r2, r3, #2
 8000fc2:	2390      	movs	r3, #144	; 0x90
 8000fc4:	05db      	lsls	r3, r3, #23
 8000fc6:	0011      	movs	r1, r2
 8000fc8:	0018      	movs	r0, r3
 8000fca:	f002 fa4b 	bl	8003464 <HAL_GPIO_ReadPin>
 8000fce:	0003      	movs	r3, r0
 8000fd0:	2b01      	cmp	r3, #1
 8000fd2:	d106      	bne.n	8000fe2 <buttonDebounce+0x36>
		{
			button0_Debounce++;
 8000fd4:	4b32      	ldr	r3, [pc, #200]	; (80010a0 <buttonDebounce+0xf4>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	3301      	adds	r3, #1
 8000fda:	b2da      	uxtb	r2, r3
 8000fdc:	4b30      	ldr	r3, [pc, #192]	; (80010a0 <buttonDebounce+0xf4>)
 8000fde:	701a      	strb	r2, [r3, #0]
 8000fe0:	e007      	b.n	8000ff2 <buttonDebounce+0x46>
		}
		else
		{
			button0_Debounce = 0;
 8000fe2:	4b2f      	ldr	r3, [pc, #188]	; (80010a0 <buttonDebounce+0xf4>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	701a      	strb	r2, [r3, #0]
			flags.buttons.butt0_int = 0;
 8000fe8:	4b2c      	ldr	r3, [pc, #176]	; (800109c <buttonDebounce+0xf0>)
 8000fea:	791a      	ldrb	r2, [r3, #4]
 8000fec:	2101      	movs	r1, #1
 8000fee:	438a      	bics	r2, r1
 8000ff0:	711a      	strb	r2, [r3, #4]
		}
		if(button0_Debounce >= 5)
 8000ff2:	4b2b      	ldr	r3, [pc, #172]	; (80010a0 <buttonDebounce+0xf4>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	2b04      	cmp	r3, #4
 8000ff8:	d913      	bls.n	8001022 <buttonDebounce+0x76>
		{
			flags.buttons.butt0_ver = 1;
 8000ffa:	4b28      	ldr	r3, [pc, #160]	; (800109c <buttonDebounce+0xf0>)
 8000ffc:	791a      	ldrb	r2, [r3, #4]
 8000ffe:	2102      	movs	r1, #2
 8001000:	430a      	orrs	r2, r1
 8001002:	711a      	strb	r2, [r3, #4]
			flags.buttons.butt0_int = 0;
 8001004:	4b25      	ldr	r3, [pc, #148]	; (800109c <buttonDebounce+0xf0>)
 8001006:	791a      	ldrb	r2, [r3, #4]
 8001008:	2101      	movs	r1, #1
 800100a:	438a      	bics	r2, r1
 800100c:	711a      	strb	r2, [r3, #4]
			button0_Debounce = 0;
 800100e:	4b24      	ldr	r3, [pc, #144]	; (80010a0 <buttonDebounce+0xf4>)
 8001010:	2200      	movs	r2, #0
 8001012:	701a      	strb	r2, [r3, #0]

#ifdef __DEBUG_BUTT__
			HAL_GPIO_TogglePin(BACKLIGHT_GREEN_GPIO_Port, BACKLIGHT_GREEN_Pin);
 8001014:	2380      	movs	r3, #128	; 0x80
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	4a22      	ldr	r2, [pc, #136]	; (80010a4 <buttonDebounce+0xf8>)
 800101a:	0019      	movs	r1, r3
 800101c:	0010      	movs	r0, r2
 800101e:	f002 fa5b 	bl	80034d8 <HAL_GPIO_TogglePin>
			//writeChar('a', 1, 5);
#endif
		}
	}

	if(flags.buttons.butt1_int)
 8001022:	4b1e      	ldr	r3, [pc, #120]	; (800109c <buttonDebounce+0xf0>)
 8001024:	791b      	ldrb	r3, [r3, #4]
 8001026:	2204      	movs	r2, #4
 8001028:	4013      	ands	r3, r2
 800102a:	b2db      	uxtb	r3, r3
 800102c:	2b00      	cmp	r3, #0
 800102e:	d032      	beq.n	8001096 <buttonDebounce+0xea>
	{
		if(HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port,BUTTON_1_Pin) == GPIO_PIN_SET)
 8001030:	2380      	movs	r3, #128	; 0x80
 8001032:	005a      	lsls	r2, r3, #1
 8001034:	2390      	movs	r3, #144	; 0x90
 8001036:	05db      	lsls	r3, r3, #23
 8001038:	0011      	movs	r1, r2
 800103a:	0018      	movs	r0, r3
 800103c:	f002 fa12 	bl	8003464 <HAL_GPIO_ReadPin>
 8001040:	0003      	movs	r3, r0
 8001042:	2b01      	cmp	r3, #1
 8001044:	d106      	bne.n	8001054 <buttonDebounce+0xa8>
		{
			button1_Debounce++;
 8001046:	4b18      	ldr	r3, [pc, #96]	; (80010a8 <buttonDebounce+0xfc>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	3301      	adds	r3, #1
 800104c:	b2da      	uxtb	r2, r3
 800104e:	4b16      	ldr	r3, [pc, #88]	; (80010a8 <buttonDebounce+0xfc>)
 8001050:	701a      	strb	r2, [r3, #0]
 8001052:	e007      	b.n	8001064 <buttonDebounce+0xb8>
		}
		else
		{
			button1_Debounce = 0;
 8001054:	4b14      	ldr	r3, [pc, #80]	; (80010a8 <buttonDebounce+0xfc>)
 8001056:	2200      	movs	r2, #0
 8001058:	701a      	strb	r2, [r3, #0]
			flags.buttons.butt1_int = 0;
 800105a:	4b10      	ldr	r3, [pc, #64]	; (800109c <buttonDebounce+0xf0>)
 800105c:	791a      	ldrb	r2, [r3, #4]
 800105e:	2104      	movs	r1, #4
 8001060:	438a      	bics	r2, r1
 8001062:	711a      	strb	r2, [r3, #4]
		}
		if(button1_Debounce >= 5)
 8001064:	4b10      	ldr	r3, [pc, #64]	; (80010a8 <buttonDebounce+0xfc>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	2b04      	cmp	r3, #4
 800106a:	d914      	bls.n	8001096 <buttonDebounce+0xea>
		{
			flags.buttons.butt1_ver = 1;
 800106c:	4b0b      	ldr	r3, [pc, #44]	; (800109c <buttonDebounce+0xf0>)
 800106e:	791a      	ldrb	r2, [r3, #4]
 8001070:	2108      	movs	r1, #8
 8001072:	430a      	orrs	r2, r1
 8001074:	711a      	strb	r2, [r3, #4]
			flags.buttons.butt1_int = 0;
 8001076:	4b09      	ldr	r3, [pc, #36]	; (800109c <buttonDebounce+0xf0>)
 8001078:	791a      	ldrb	r2, [r3, #4]
 800107a:	2104      	movs	r1, #4
 800107c:	438a      	bics	r2, r1
 800107e:	711a      	strb	r2, [r3, #4]
			button1_Debounce = 0;
 8001080:	4b09      	ldr	r3, [pc, #36]	; (80010a8 <buttonDebounce+0xfc>)
 8001082:	2200      	movs	r2, #0
 8001084:	701a      	strb	r2, [r3, #0]

#ifdef __DEBUG_BUTT__
			HAL_GPIO_TogglePin(BACKLIGHT_RED_GPIO_Port, BACKLIGHT_RED_Pin);
 8001086:	2380      	movs	r3, #128	; 0x80
 8001088:	021a      	lsls	r2, r3, #8
 800108a:	2390      	movs	r3, #144	; 0x90
 800108c:	05db      	lsls	r3, r3, #23
 800108e:	0011      	movs	r1, r2
 8001090:	0018      	movs	r0, r3
 8001092:	f002 fa21 	bl	80034d8 <HAL_GPIO_TogglePin>
#endif
		}
	}
}
 8001096:	46c0      	nop			; (mov r8, r8)
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	20000618 	.word	0x20000618
 80010a0:	2000024c 	.word	0x2000024c
 80010a4:	48000400 	.word	0x48000400
 80010a8:	2000024d 	.word	0x2000024d

080010ac <UI_Handler>:

//_____Obsluha piezo + podsvícení displeje_____//
void UI_Handler(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
		DONE,
	}UI_State;

	static uint32_t startTime;

	if(flags.ui.error && (UI_State != ERROR))
 80010b0:	4b95      	ldr	r3, [pc, #596]	; (8001308 <UI_Handler+0x25c>)
 80010b2:	7c1b      	ldrb	r3, [r3, #16]
 80010b4:	2204      	movs	r2, #4
 80010b6:	4013      	ands	r3, r2
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d00b      	beq.n	80010d6 <UI_Handler+0x2a>
 80010be:	4b93      	ldr	r3, [pc, #588]	; (800130c <UI_Handler+0x260>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	2b03      	cmp	r3, #3
 80010c4:	d007      	beq.n	80010d6 <UI_Handler+0x2a>
	{
		UI_State = ERROR;
 80010c6:	4b91      	ldr	r3, [pc, #580]	; (800130c <UI_Handler+0x260>)
 80010c8:	2203      	movs	r2, #3
 80010ca:	701a      	strb	r2, [r3, #0]
		startTime = sysTime[SYSTIME_TEN_MS];
 80010cc:	4b90      	ldr	r3, [pc, #576]	; (8001310 <UI_Handler+0x264>)
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	4b90      	ldr	r3, [pc, #576]	; (8001314 <UI_Handler+0x268>)
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	e05e      	b.n	8001194 <UI_Handler+0xe8>
	}
	else if(flags.ui.notice && (UI_State == OFF))
 80010d6:	4b8c      	ldr	r3, [pc, #560]	; (8001308 <UI_Handler+0x25c>)
 80010d8:	7c1b      	ldrb	r3, [r3, #16]
 80010da:	2208      	movs	r2, #8
 80010dc:	4013      	ands	r3, r2
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d010      	beq.n	8001106 <UI_Handler+0x5a>
 80010e4:	4b89      	ldr	r3, [pc, #548]	; (800130c <UI_Handler+0x260>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d10c      	bne.n	8001106 <UI_Handler+0x5a>
	{
		UI_State = NOTICE;
 80010ec:	4b87      	ldr	r3, [pc, #540]	; (800130c <UI_Handler+0x260>)
 80010ee:	2204      	movs	r2, #4
 80010f0:	701a      	strb	r2, [r3, #0]
		startTime = sysTime[SYSTIME_TEN_MS];
 80010f2:	4b87      	ldr	r3, [pc, #540]	; (8001310 <UI_Handler+0x264>)
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	4b87      	ldr	r3, [pc, #540]	; (8001314 <UI_Handler+0x268>)
 80010f8:	601a      	str	r2, [r3, #0]
		flags.ui.notice = 0;
 80010fa:	4b83      	ldr	r3, [pc, #524]	; (8001308 <UI_Handler+0x25c>)
 80010fc:	7c1a      	ldrb	r2, [r3, #16]
 80010fe:	2108      	movs	r1, #8
 8001100:	438a      	bics	r2, r1
 8001102:	741a      	strb	r2, [r3, #16]
 8001104:	e046      	b.n	8001194 <UI_Handler+0xe8>
	}
	else if(flags.ui.done && (UI_State == OFF))
 8001106:	4b80      	ldr	r3, [pc, #512]	; (8001308 <UI_Handler+0x25c>)
 8001108:	7c1b      	ldrb	r3, [r3, #16]
 800110a:	2210      	movs	r2, #16
 800110c:	4013      	ands	r3, r2
 800110e:	b2db      	uxtb	r3, r3
 8001110:	2b00      	cmp	r3, #0
 8001112:	d010      	beq.n	8001136 <UI_Handler+0x8a>
 8001114:	4b7d      	ldr	r3, [pc, #500]	; (800130c <UI_Handler+0x260>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d10c      	bne.n	8001136 <UI_Handler+0x8a>
	{
		UI_State = DONE;
 800111c:	4b7b      	ldr	r3, [pc, #492]	; (800130c <UI_Handler+0x260>)
 800111e:	2205      	movs	r2, #5
 8001120:	701a      	strb	r2, [r3, #0]
		startTime = sysTime[SYSTIME_TEN_MS];
 8001122:	4b7b      	ldr	r3, [pc, #492]	; (8001310 <UI_Handler+0x264>)
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	4b7b      	ldr	r3, [pc, #492]	; (8001314 <UI_Handler+0x268>)
 8001128:	601a      	str	r2, [r3, #0]
		flags.ui.done = 0;
 800112a:	4b77      	ldr	r3, [pc, #476]	; (8001308 <UI_Handler+0x25c>)
 800112c:	7c1a      	ldrb	r2, [r3, #16]
 800112e:	2110      	movs	r1, #16
 8001130:	438a      	bics	r2, r1
 8001132:	741a      	strb	r2, [r3, #16]
 8001134:	e02e      	b.n	8001194 <UI_Handler+0xe8>
	}
	else if(flags.ui.longBeep && (UI_State == OFF))
 8001136:	4b74      	ldr	r3, [pc, #464]	; (8001308 <UI_Handler+0x25c>)
 8001138:	7c1b      	ldrb	r3, [r3, #16]
 800113a:	2202      	movs	r2, #2
 800113c:	4013      	ands	r3, r2
 800113e:	b2db      	uxtb	r3, r3
 8001140:	2b00      	cmp	r3, #0
 8001142:	d010      	beq.n	8001166 <UI_Handler+0xba>
 8001144:	4b71      	ldr	r3, [pc, #452]	; (800130c <UI_Handler+0x260>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d10c      	bne.n	8001166 <UI_Handler+0xba>
	{
		UI_State = LONG_BEEP;
 800114c:	4b6f      	ldr	r3, [pc, #444]	; (800130c <UI_Handler+0x260>)
 800114e:	2202      	movs	r2, #2
 8001150:	701a      	strb	r2, [r3, #0]
		startTime = sysTime[SYSTIME_TEN_MS];
 8001152:	4b6f      	ldr	r3, [pc, #444]	; (8001310 <UI_Handler+0x264>)
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	4b6f      	ldr	r3, [pc, #444]	; (8001314 <UI_Handler+0x268>)
 8001158:	601a      	str	r2, [r3, #0]
		flags.ui.longBeep = 0;
 800115a:	4b6b      	ldr	r3, [pc, #428]	; (8001308 <UI_Handler+0x25c>)
 800115c:	7c1a      	ldrb	r2, [r3, #16]
 800115e:	2102      	movs	r1, #2
 8001160:	438a      	bics	r2, r1
 8001162:	741a      	strb	r2, [r3, #16]
 8001164:	e016      	b.n	8001194 <UI_Handler+0xe8>
	}
	else if(flags.ui.shortBeep && (UI_State == OFF))
 8001166:	4b68      	ldr	r3, [pc, #416]	; (8001308 <UI_Handler+0x25c>)
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2201      	movs	r2, #1
 800116c:	4013      	ands	r3, r2
 800116e:	b2db      	uxtb	r3, r3
 8001170:	2b00      	cmp	r3, #0
 8001172:	d00f      	beq.n	8001194 <UI_Handler+0xe8>
 8001174:	4b65      	ldr	r3, [pc, #404]	; (800130c <UI_Handler+0x260>)
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d10b      	bne.n	8001194 <UI_Handler+0xe8>
	{
		UI_State = SHORT_BEEP;
 800117c:	4b63      	ldr	r3, [pc, #396]	; (800130c <UI_Handler+0x260>)
 800117e:	2201      	movs	r2, #1
 8001180:	701a      	strb	r2, [r3, #0]
		startTime = sysTime[SYSTIME_TEN_MS];
 8001182:	4b63      	ldr	r3, [pc, #396]	; (8001310 <UI_Handler+0x264>)
 8001184:	681a      	ldr	r2, [r3, #0]
 8001186:	4b63      	ldr	r3, [pc, #396]	; (8001314 <UI_Handler+0x268>)
 8001188:	601a      	str	r2, [r3, #0]
		flags.ui.shortBeep = 0;
 800118a:	4b5f      	ldr	r3, [pc, #380]	; (8001308 <UI_Handler+0x25c>)
 800118c:	7c1a      	ldrb	r2, [r3, #16]
 800118e:	2101      	movs	r1, #1
 8001190:	438a      	bics	r2, r1
 8001192:	741a      	strb	r2, [r3, #16]
	}

	switch(UI_State)
 8001194:	4b5d      	ldr	r3, [pc, #372]	; (800130c <UI_Handler+0x260>)
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	2b05      	cmp	r3, #5
 800119a:	d900      	bls.n	800119e <UI_Handler+0xf2>
 800119c:	e0a0      	b.n	80012e0 <UI_Handler+0x234>
 800119e:	009a      	lsls	r2, r3, #2
 80011a0:	4b5d      	ldr	r3, [pc, #372]	; (8001318 <UI_Handler+0x26c>)
 80011a2:	18d3      	adds	r3, r2, r3
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	469f      	mov	pc, r3
	{
	case SHORT_BEEP:
#ifndef __SILENT__
			BUZZER_ON;
 80011a8:	2380      	movs	r3, #128	; 0x80
 80011aa:	015b      	lsls	r3, r3, #5
 80011ac:	485b      	ldr	r0, [pc, #364]	; (800131c <UI_Handler+0x270>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	0019      	movs	r1, r3
 80011b2:	f002 f974 	bl	800349e <HAL_GPIO_WritePin>
#endif
		if((sysTime[SYSTIME_TEN_MS] - startTime) >= 50)
 80011b6:	4b56      	ldr	r3, [pc, #344]	; (8001310 <UI_Handler+0x264>)
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	4b56      	ldr	r3, [pc, #344]	; (8001314 <UI_Handler+0x268>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	1ad3      	subs	r3, r2, r3
 80011c0:	2b31      	cmp	r3, #49	; 0x31
 80011c2:	d800      	bhi.n	80011c6 <UI_Handler+0x11a>
 80011c4:	e094      	b.n	80012f0 <UI_Handler+0x244>
		{
			UI_State = OFF;
 80011c6:	4b51      	ldr	r3, [pc, #324]	; (800130c <UI_Handler+0x260>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	701a      	strb	r2, [r3, #0]
			BUZZER_OFF;
 80011cc:	2380      	movs	r3, #128	; 0x80
 80011ce:	015b      	lsls	r3, r3, #5
 80011d0:	4852      	ldr	r0, [pc, #328]	; (800131c <UI_Handler+0x270>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	0019      	movs	r1, r3
 80011d6:	f002 f962 	bl	800349e <HAL_GPIO_WritePin>
		}
		break;
 80011da:	e089      	b.n	80012f0 <UI_Handler+0x244>

	case LONG_BEEP:
#ifndef __SILENT__
			BUZZER_ON;
 80011dc:	2380      	movs	r3, #128	; 0x80
 80011de:	015b      	lsls	r3, r3, #5
 80011e0:	484e      	ldr	r0, [pc, #312]	; (800131c <UI_Handler+0x270>)
 80011e2:	2201      	movs	r2, #1
 80011e4:	0019      	movs	r1, r3
 80011e6:	f002 f95a 	bl	800349e <HAL_GPIO_WritePin>
#endif
		if((sysTime[SYSTIME_TEN_MS] - startTime) >= 100)
 80011ea:	4b49      	ldr	r3, [pc, #292]	; (8001310 <UI_Handler+0x264>)
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	4b49      	ldr	r3, [pc, #292]	; (8001314 <UI_Handler+0x268>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	1ad3      	subs	r3, r2, r3
 80011f4:	2b63      	cmp	r3, #99	; 0x63
 80011f6:	d800      	bhi.n	80011fa <UI_Handler+0x14e>
 80011f8:	e07c      	b.n	80012f4 <UI_Handler+0x248>
		{
			UI_State = OFF;
 80011fa:	4b44      	ldr	r3, [pc, #272]	; (800130c <UI_Handler+0x260>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	701a      	strb	r2, [r3, #0]
			BUZZER_OFF;
 8001200:	2380      	movs	r3, #128	; 0x80
 8001202:	015b      	lsls	r3, r3, #5
 8001204:	4845      	ldr	r0, [pc, #276]	; (800131c <UI_Handler+0x270>)
 8001206:	2200      	movs	r2, #0
 8001208:	0019      	movs	r1, r3
 800120a:	f002 f948 	bl	800349e <HAL_GPIO_WritePin>
		}
		break;
 800120e:	e071      	b.n	80012f4 <UI_Handler+0x248>

	case ERROR:
		if(!flags.ui.error)
 8001210:	4b3d      	ldr	r3, [pc, #244]	; (8001308 <UI_Handler+0x25c>)
 8001212:	7c1b      	ldrb	r3, [r3, #16]
 8001214:	2204      	movs	r2, #4
 8001216:	4013      	ands	r3, r2
 8001218:	b2db      	uxtb	r3, r3
 800121a:	2b00      	cmp	r3, #0
 800121c:	d102      	bne.n	8001224 <UI_Handler+0x178>
			UI_State = OFF;
 800121e:	4b3b      	ldr	r3, [pc, #236]	; (800130c <UI_Handler+0x260>)
 8001220:	2200      	movs	r2, #0
 8001222:	701a      	strb	r2, [r3, #0]
		if(!((sysTime[SYSTIME_TEN_MS] - startTime) % 50))
 8001224:	4b3a      	ldr	r3, [pc, #232]	; (8001310 <UI_Handler+0x264>)
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	4b3a      	ldr	r3, [pc, #232]	; (8001314 <UI_Handler+0x268>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	2132      	movs	r1, #50	; 0x32
 8001230:	0018      	movs	r0, r3
 8001232:	f7ff f801 	bl	8000238 <__aeabi_uidivmod>
 8001236:	1e0b      	subs	r3, r1, #0
 8001238:	d15e      	bne.n	80012f8 <UI_Handler+0x24c>
		{
#ifndef __SILENT__
			BUZZER_Toggle;
 800123a:	2380      	movs	r3, #128	; 0x80
 800123c:	015b      	lsls	r3, r3, #5
 800123e:	4a37      	ldr	r2, [pc, #220]	; (800131c <UI_Handler+0x270>)
 8001240:	0019      	movs	r1, r3
 8001242:	0010      	movs	r0, r2
 8001244:	f002 f948 	bl	80034d8 <HAL_GPIO_TogglePin>
#endif
			BACKLIGHT_RED_Toggle;
 8001248:	2380      	movs	r3, #128	; 0x80
 800124a:	021a      	lsls	r2, r3, #8
 800124c:	2390      	movs	r3, #144	; 0x90
 800124e:	05db      	lsls	r3, r3, #23
 8001250:	0011      	movs	r1, r2
 8001252:	0018      	movs	r0, r3
 8001254:	f002 f940 	bl	80034d8 <HAL_GPIO_TogglePin>
		}
		break;
 8001258:	e04e      	b.n	80012f8 <UI_Handler+0x24c>

	case NOTICE:
		if(!((sysTime[SYSTIME_TEN_MS] - startTime) % 35))
 800125a:	4b2d      	ldr	r3, [pc, #180]	; (8001310 <UI_Handler+0x264>)
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	4b2d      	ldr	r3, [pc, #180]	; (8001314 <UI_Handler+0x268>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	1ad3      	subs	r3, r2, r3
 8001264:	2123      	movs	r1, #35	; 0x23
 8001266:	0018      	movs	r0, r3
 8001268:	f7fe ffe6 	bl	8000238 <__aeabi_uidivmod>
 800126c:	1e0b      	subs	r3, r1, #0
 800126e:	d106      	bne.n	800127e <UI_Handler+0x1d2>
		{
#ifndef __SILENT__
			BUZZER_Toggle;
 8001270:	2380      	movs	r3, #128	; 0x80
 8001272:	015b      	lsls	r3, r3, #5
 8001274:	4a29      	ldr	r2, [pc, #164]	; (800131c <UI_Handler+0x270>)
 8001276:	0019      	movs	r1, r3
 8001278:	0010      	movs	r0, r2
 800127a:	f002 f92d 	bl	80034d8 <HAL_GPIO_TogglePin>
#endif
		}
		if((sysTime[SYSTIME_TEN_MS] - startTime) >= 209)
 800127e:	4b24      	ldr	r3, [pc, #144]	; (8001310 <UI_Handler+0x264>)
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	4b24      	ldr	r3, [pc, #144]	; (8001314 <UI_Handler+0x268>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	2bd0      	cmp	r3, #208	; 0xd0
 800128a:	d937      	bls.n	80012fc <UI_Handler+0x250>
			UI_State = OFF;
 800128c:	4b1f      	ldr	r3, [pc, #124]	; (800130c <UI_Handler+0x260>)
 800128e:	2200      	movs	r2, #0
 8001290:	701a      	strb	r2, [r3, #0]
		break;
 8001292:	e033      	b.n	80012fc <UI_Handler+0x250>

	case DONE:
		if(!((sysTime[SYSTIME_TEN_MS] - startTime) % 50))
 8001294:	4b1e      	ldr	r3, [pc, #120]	; (8001310 <UI_Handler+0x264>)
 8001296:	681a      	ldr	r2, [r3, #0]
 8001298:	4b1e      	ldr	r3, [pc, #120]	; (8001314 <UI_Handler+0x268>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	2132      	movs	r1, #50	; 0x32
 80012a0:	0018      	movs	r0, r3
 80012a2:	f7fe ffc9 	bl	8000238 <__aeabi_uidivmod>
 80012a6:	1e0b      	subs	r3, r1, #0
 80012a8:	d10d      	bne.n	80012c6 <UI_Handler+0x21a>
		{
#ifndef __SILENT__
			BUZZER_Toggle;
 80012aa:	2380      	movs	r3, #128	; 0x80
 80012ac:	015b      	lsls	r3, r3, #5
 80012ae:	4a1b      	ldr	r2, [pc, #108]	; (800131c <UI_Handler+0x270>)
 80012b0:	0019      	movs	r1, r3
 80012b2:	0010      	movs	r0, r2
 80012b4:	f002 f910 	bl	80034d8 <HAL_GPIO_TogglePin>
#endif
			BACKLIGHT_GREEN_Toggle;
 80012b8:	2380      	movs	r3, #128	; 0x80
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	4a18      	ldr	r2, [pc, #96]	; (8001320 <UI_Handler+0x274>)
 80012be:	0019      	movs	r1, r3
 80012c0:	0010      	movs	r0, r2
 80012c2:	f002 f909 	bl	80034d8 <HAL_GPIO_TogglePin>
		}
		if((sysTime[SYSTIME_TEN_MS] - startTime) >= 299)
 80012c6:	4b12      	ldr	r3, [pc, #72]	; (8001310 <UI_Handler+0x264>)
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	4b12      	ldr	r3, [pc, #72]	; (8001314 <UI_Handler+0x268>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	1ad2      	subs	r2, r2, r3
 80012d0:	2395      	movs	r3, #149	; 0x95
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	429a      	cmp	r2, r3
 80012d6:	d913      	bls.n	8001300 <UI_Handler+0x254>
			UI_State = OFF;
 80012d8:	4b0c      	ldr	r3, [pc, #48]	; (800130c <UI_Handler+0x260>)
 80012da:	2200      	movs	r2, #0
 80012dc:	701a      	strb	r2, [r3, #0]
		break;
 80012de:	e00f      	b.n	8001300 <UI_Handler+0x254>

	default:	//Ošetřuje i UI_State == OFF
		BUZZER_OFF;
 80012e0:	2380      	movs	r3, #128	; 0x80
 80012e2:	015b      	lsls	r3, r3, #5
 80012e4:	480d      	ldr	r0, [pc, #52]	; (800131c <UI_Handler+0x270>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	0019      	movs	r1, r3
 80012ea:	f002 f8d8 	bl	800349e <HAL_GPIO_WritePin>
#ifndef __DEBUG_BUTT__
		setColour(BACKLIGHT_OFF);
#endif
		break;
 80012ee:	e008      	b.n	8001302 <UI_Handler+0x256>
		break;
 80012f0:	46c0      	nop			; (mov r8, r8)
 80012f2:	e006      	b.n	8001302 <UI_Handler+0x256>
		break;
 80012f4:	46c0      	nop			; (mov r8, r8)
 80012f6:	e004      	b.n	8001302 <UI_Handler+0x256>
		break;
 80012f8:	46c0      	nop			; (mov r8, r8)
 80012fa:	e002      	b.n	8001302 <UI_Handler+0x256>
		break;
 80012fc:	46c0      	nop			; (mov r8, r8)
 80012fe:	e000      	b.n	8001302 <UI_Handler+0x256>
		break;
 8001300:	46c0      	nop			; (mov r8, r8)

	}
}
 8001302:	46c0      	nop			; (mov r8, r8)
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	20000618 	.word	0x20000618
 800130c:	2000024e 	.word	0x2000024e
 8001310:	2000023c 	.word	0x2000023c
 8001314:	20000250 	.word	0x20000250
 8001318:	0800d0c0 	.word	0x0800d0c0
 800131c:	48000800 	.word	0x48000800
 8001320:	48000400 	.word	0x48000400

08001324 <measHandler>:

//_____Osluha AD převodníků_____//
void measHandler(void)
{
 8001324:	b5b0      	push	{r4, r5, r7, lr}
 8001326:	af00      	add	r7, sp, #0
		U_BAT,					//kanál 6
		PAD9, PAD15,			//kanál 4, 13
		U48V_CURRENT			//kanál 3
	}ADC_State;

	flags.meas.measComplete = 0;
 8001328:	4b6d      	ldr	r3, [pc, #436]	; (80014e0 <measHandler+0x1bc>)
 800132a:	7d1a      	ldrb	r2, [r3, #20]
 800132c:	2102      	movs	r1, #2
 800132e:	438a      	bics	r2, r1
 8001330:	751a      	strb	r2, [r3, #20]
	flags.meas.measConflict = 0;
 8001332:	4b6b      	ldr	r3, [pc, #428]	; (80014e0 <measHandler+0x1bc>)
 8001334:	7d1a      	ldrb	r2, [r3, #20]
 8001336:	2110      	movs	r1, #16
 8001338:	438a      	bics	r2, r1
 800133a:	751a      	strb	r2, [r3, #20]

	if(flags.meas.measRequest)
 800133c:	4b68      	ldr	r3, [pc, #416]	; (80014e0 <measHandler+0x1bc>)
 800133e:	7d1b      	ldrb	r3, [r3, #20]
 8001340:	2201      	movs	r2, #1
 8001342:	4013      	ands	r3, r2
 8001344:	b2db      	uxtb	r3, r3
 8001346:	2b00      	cmp	r3, #0
 8001348:	d03b      	beq.n	80013c2 <measHandler+0x9e>
	{
		if(ADC_State == WAITING)
 800134a:	4b66      	ldr	r3, [pc, #408]	; (80014e4 <measHandler+0x1c0>)
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d12d      	bne.n	80013ae <measHandler+0x8a>
		{
			flags.meas.measRunning = 1;
 8001352:	4b63      	ldr	r3, [pc, #396]	; (80014e0 <measHandler+0x1bc>)
 8001354:	7d1a      	ldrb	r2, [r3, #20]
 8001356:	2108      	movs	r1, #8
 8001358:	430a      	orrs	r2, r1
 800135a:	751a      	strb	r2, [r3, #20]
			if(currentPhase() == BATTERY_TEST)	//probíhá battery test
 800135c:	f000 fcfc 	bl	8001d58 <currentPhase>
 8001360:	0003      	movs	r3, r0
 8001362:	2b05      	cmp	r3, #5
 8001364:	d111      	bne.n	800138a <measHandler+0x66>
			{
				flags.meas.onlyBattery = 1;
 8001366:	4b5e      	ldr	r3, [pc, #376]	; (80014e0 <measHandler+0x1bc>)
 8001368:	7d1a      	ldrb	r2, [r3, #20]
 800136a:	2120      	movs	r1, #32
 800136c:	430a      	orrs	r2, r1
 800136e:	751a      	strb	r2, [r3, #20]
				ADC_State = U_BAT;
 8001370:	4b5c      	ldr	r3, [pc, #368]	; (80014e4 <measHandler+0x1c0>)
 8001372:	220d      	movs	r2, #13
 8001374:	701a      	strb	r2, [r3, #0]
				changeChannel(ADC_CHANNEL_6);
 8001376:	2006      	movs	r0, #6
 8001378:	f000 f8be 	bl	80014f8 <changeChannel>
				HAL_ADC_Start_DMA(&hadc, ADC_Buffer, 20);
 800137c:	495a      	ldr	r1, [pc, #360]	; (80014e8 <measHandler+0x1c4>)
 800137e:	4b5b      	ldr	r3, [pc, #364]	; (80014ec <measHandler+0x1c8>)
 8001380:	2214      	movs	r2, #20
 8001382:	0018      	movs	r0, r3
 8001384:	f001 f95a 	bl	800263c <HAL_ADC_Start_DMA>
 8001388:	e016      	b.n	80013b8 <measHandler+0x94>
			}
			else
			{
				flags.meas.onlyBattery = 0;
 800138a:	4b55      	ldr	r3, [pc, #340]	; (80014e0 <measHandler+0x1bc>)
 800138c:	7d1a      	ldrb	r2, [r3, #20]
 800138e:	2120      	movs	r1, #32
 8001390:	438a      	bics	r2, r1
 8001392:	751a      	strb	r2, [r3, #20]
				ADC_State = U15V;
 8001394:	4b53      	ldr	r3, [pc, #332]	; (80014e4 <measHandler+0x1c0>)
 8001396:	2201      	movs	r2, #1
 8001398:	701a      	strb	r2, [r3, #0]
				changeChannel(ADC_CHANNEL_7);
 800139a:	2007      	movs	r0, #7
 800139c:	f000 f8ac 	bl	80014f8 <changeChannel>
				HAL_ADC_Start_DMA(&hadc, ADC_Buffer, 20);
 80013a0:	4951      	ldr	r1, [pc, #324]	; (80014e8 <measHandler+0x1c4>)
 80013a2:	4b52      	ldr	r3, [pc, #328]	; (80014ec <measHandler+0x1c8>)
 80013a4:	2214      	movs	r2, #20
 80013a6:	0018      	movs	r0, r3
 80013a8:	f001 f948 	bl	800263c <HAL_ADC_Start_DMA>
 80013ac:	e004      	b.n	80013b8 <measHandler+0x94>
			}
		}
		else
		{
			flags.meas.measConflict = 1;
 80013ae:	4b4c      	ldr	r3, [pc, #304]	; (80014e0 <measHandler+0x1bc>)
 80013b0:	7d1a      	ldrb	r2, [r3, #20]
 80013b2:	2110      	movs	r1, #16
 80013b4:	430a      	orrs	r2, r1
 80013b6:	751a      	strb	r2, [r3, #20]
		}
		flags.meas.measRequest = 0;
 80013b8:	4b49      	ldr	r3, [pc, #292]	; (80014e0 <measHandler+0x1bc>)
 80013ba:	7d1a      	ldrb	r2, [r3, #20]
 80013bc:	2101      	movs	r1, #1
 80013be:	438a      	bics	r2, r1
 80013c0:	751a      	strb	r2, [r3, #20]
	}

	if(ADC_State != WAITING)
 80013c2:	4b48      	ldr	r3, [pc, #288]	; (80014e4 <measHandler+0x1c0>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d100      	bne.n	80013cc <measHandler+0xa8>
 80013ca:	e086      	b.n	80014da <measHandler+0x1b6>
	{
		if(flags.meas.measDataReady)
 80013cc:	4b44      	ldr	r3, [pc, #272]	; (80014e0 <measHandler+0x1bc>)
 80013ce:	7d1b      	ldrb	r3, [r3, #20]
 80013d0:	2204      	movs	r2, #4
 80013d2:	4013      	ands	r3, r2
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d100      	bne.n	80013dc <measHandler+0xb8>
 80013da:	e07e      	b.n	80014da <measHandler+0x1b6>
		{
			flags.meas.measDataReady = 0;
 80013dc:	4b40      	ldr	r3, [pc, #256]	; (80014e0 <measHandler+0x1bc>)
 80013de:	7d1a      	ldrb	r2, [r3, #20]
 80013e0:	2104      	movs	r1, #4
 80013e2:	438a      	bics	r2, r1
 80013e4:	751a      	strb	r2, [r3, #20]

			if(ADC_State == U_BAT)	//U_BAT je vždy měřeno jako poslední
 80013e6:	4b3f      	ldr	r3, [pc, #252]	; (80014e4 <measHandler+0x1c0>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	2b0d      	cmp	r3, #13
 80013ec:	d116      	bne.n	800141c <measHandler+0xf8>
			{
				ADC_Results[ADC_State-1] = ADC_dataProcessing();
 80013ee:	4b3d      	ldr	r3, [pc, #244]	; (80014e4 <measHandler+0x1c0>)
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	1e5c      	subs	r4, r3, #1
 80013f4:	f000 f8a8 	bl	8001548 <ADC_dataProcessing>
 80013f8:	0001      	movs	r1, r0
 80013fa:	4b3d      	ldr	r3, [pc, #244]	; (80014f0 <measHandler+0x1cc>)
 80013fc:	00a2      	lsls	r2, r4, #2
 80013fe:	50d1      	str	r1, [r2, r3]
				flags.meas.measComplete = 1;
 8001400:	4b37      	ldr	r3, [pc, #220]	; (80014e0 <measHandler+0x1bc>)
 8001402:	7d1a      	ldrb	r2, [r3, #20]
 8001404:	2102      	movs	r1, #2
 8001406:	430a      	orrs	r2, r1
 8001408:	751a      	strb	r2, [r3, #20]
				flags.meas.measRunning = 0;
 800140a:	4b35      	ldr	r3, [pc, #212]	; (80014e0 <measHandler+0x1bc>)
 800140c:	7d1a      	ldrb	r2, [r3, #20]
 800140e:	2108      	movs	r1, #8
 8001410:	438a      	bics	r2, r1
 8001412:	751a      	strb	r2, [r3, #20]
				ADC_State = WAITING;
 8001414:	4b33      	ldr	r3, [pc, #204]	; (80014e4 <measHandler+0x1c0>)
 8001416:	2200      	movs	r2, #0
 8001418:	701a      	strb	r2, [r3, #0]

				HAL_ADC_Start_DMA(&hadc, ADC_Buffer, 20);
			}
		}
	}
}
 800141a:	e05e      	b.n	80014da <measHandler+0x1b6>
				ADC_Results[ADC_State-1] = ADC_dataProcessing();
 800141c:	4b31      	ldr	r3, [pc, #196]	; (80014e4 <measHandler+0x1c0>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	1e5c      	subs	r4, r3, #1
 8001422:	f000 f891 	bl	8001548 <ADC_dataProcessing>
 8001426:	0001      	movs	r1, r0
 8001428:	4b31      	ldr	r3, [pc, #196]	; (80014f0 <measHandler+0x1cc>)
 800142a:	00a2      	lsls	r2, r4, #2
 800142c:	50d1      	str	r1, [r2, r3]
				ADC_State += 2;
 800142e:	4b2d      	ldr	r3, [pc, #180]	; (80014e4 <measHandler+0x1c0>)
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	3302      	adds	r3, #2
 8001434:	b2da      	uxtb	r2, r3
 8001436:	4b2b      	ldr	r3, [pc, #172]	; (80014e4 <measHandler+0x1c0>)
 8001438:	701a      	strb	r2, [r3, #0]
				switch(ADC_State)
 800143a:	4b2a      	ldr	r3, [pc, #168]	; (80014e4 <measHandler+0x1c0>)
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	2b10      	cmp	r3, #16
 8001440:	d844      	bhi.n	80014cc <measHandler+0x1a8>
 8001442:	009a      	lsls	r2, r3, #2
 8001444:	4b2b      	ldr	r3, [pc, #172]	; (80014f4 <measHandler+0x1d0>)
 8001446:	18d3      	adds	r3, r2, r3
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	469f      	mov	pc, r3
					changeChannel(ADC_CHANNEL_7);
 800144c:	2007      	movs	r0, #7
 800144e:	f000 f853 	bl	80014f8 <changeChannel>
					break;
 8001452:	e03c      	b.n	80014ce <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_10);
 8001454:	200a      	movs	r0, #10
 8001456:	f000 f84f 	bl	80014f8 <changeChannel>
					break;
 800145a:	e038      	b.n	80014ce <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_14);
 800145c:	200e      	movs	r0, #14
 800145e:	f000 f84b 	bl	80014f8 <changeChannel>
					break;
 8001462:	e034      	b.n	80014ce <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_12);
 8001464:	200c      	movs	r0, #12
 8001466:	f000 f847 	bl	80014f8 <changeChannel>
					break;
 800146a:	e030      	b.n	80014ce <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_5);
 800146c:	2005      	movs	r0, #5
 800146e:	f000 f843 	bl	80014f8 <changeChannel>
					break;
 8001472:	e02c      	b.n	80014ce <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_11);
 8001474:	200b      	movs	r0, #11
 8001476:	f000 f83f 	bl	80014f8 <changeChannel>
					break;
 800147a:	e028      	b.n	80014ce <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_9);
 800147c:	2009      	movs	r0, #9
 800147e:	f000 f83b 	bl	80014f8 <changeChannel>
					break;
 8001482:	e024      	b.n	80014ce <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_2);
 8001484:	2002      	movs	r0, #2
 8001486:	f000 f837 	bl	80014f8 <changeChannel>
					break;
 800148a:	e020      	b.n	80014ce <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_15);
 800148c:	200f      	movs	r0, #15
 800148e:	f000 f833 	bl	80014f8 <changeChannel>
					break;
 8001492:	e01c      	b.n	80014ce <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_0);
 8001494:	2000      	movs	r0, #0
 8001496:	f000 f82f 	bl	80014f8 <changeChannel>
					break;
 800149a:	e018      	b.n	80014ce <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_8);
 800149c:	2008      	movs	r0, #8
 800149e:	f000 f82b 	bl	80014f8 <changeChannel>
					break;
 80014a2:	e014      	b.n	80014ce <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_1);
 80014a4:	2001      	movs	r0, #1
 80014a6:	f000 f827 	bl	80014f8 <changeChannel>
					break;
 80014aa:	e010      	b.n	80014ce <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_6);
 80014ac:	2006      	movs	r0, #6
 80014ae:	f000 f823 	bl	80014f8 <changeChannel>
					break;
 80014b2:	e00c      	b.n	80014ce <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_4);
 80014b4:	2004      	movs	r0, #4
 80014b6:	f000 f81f 	bl	80014f8 <changeChannel>
					break;
 80014ba:	e008      	b.n	80014ce <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_13);
 80014bc:	200d      	movs	r0, #13
 80014be:	f000 f81b 	bl	80014f8 <changeChannel>
					break;
 80014c2:	e004      	b.n	80014ce <measHandler+0x1aa>
					changeChannel(ADC_CHANNEL_3);
 80014c4:	2003      	movs	r0, #3
 80014c6:	f000 f817 	bl	80014f8 <changeChannel>
					break;
 80014ca:	e000      	b.n	80014ce <measHandler+0x1aa>
					break;
 80014cc:	46c0      	nop			; (mov r8, r8)
				HAL_ADC_Start_DMA(&hadc, ADC_Buffer, 20);
 80014ce:	4906      	ldr	r1, [pc, #24]	; (80014e8 <measHandler+0x1c4>)
 80014d0:	4b06      	ldr	r3, [pc, #24]	; (80014ec <measHandler+0x1c8>)
 80014d2:	2214      	movs	r2, #20
 80014d4:	0018      	movs	r0, r3
 80014d6:	f001 f8b1 	bl	800263c <HAL_ADC_Start_DMA>
}
 80014da:	46c0      	nop			; (mov r8, r8)
 80014dc:	46bd      	mov	sp, r7
 80014de:	bdb0      	pop	{r4, r5, r7, pc}
 80014e0:	20000618 	.word	0x20000618
 80014e4:	20000254 	.word	0x20000254
 80014e8:	20000498 	.word	0x20000498
 80014ec:	20000678 	.word	0x20000678
 80014f0:	200001fc 	.word	0x200001fc
 80014f4:	0800d0d8 	.word	0x0800d0d8

080014f8 <changeChannel>:

//_____Změna lanálu ADC_____//
static void changeChannel(unsigned int channel)
{
 80014f8:	b590      	push	{r4, r7, lr}
 80014fa:	b087      	sub	sp, #28
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8001500:	240c      	movs	r4, #12
 8001502:	193b      	adds	r3, r7, r4
 8001504:	0018      	movs	r0, r3
 8001506:	230c      	movs	r3, #12
 8001508:	001a      	movs	r2, r3
 800150a:	2100      	movs	r1, #0
 800150c:	f00b f940 	bl	800c790 <memset>
	sConfig.Channel = channel;
 8001510:	0021      	movs	r1, r4
 8001512:	187b      	adds	r3, r7, r1
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8001518:	187b      	adds	r3, r7, r1
 800151a:	2280      	movs	r2, #128	; 0x80
 800151c:	0152      	lsls	r2, r2, #5
 800151e:	605a      	str	r2, [r3, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001520:	187b      	adds	r3, r7, r1
 8001522:	2280      	movs	r2, #128	; 0x80
 8001524:	0552      	lsls	r2, r2, #21
 8001526:	609a      	str	r2, [r3, #8]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001528:	187a      	adds	r2, r7, r1
 800152a:	4b06      	ldr	r3, [pc, #24]	; (8001544 <changeChannel+0x4c>)
 800152c:	0011      	movs	r1, r2
 800152e:	0018      	movs	r0, r3
 8001530:	f001 f916 	bl	8002760 <HAL_ADC_ConfigChannel>
 8001534:	1e03      	subs	r3, r0, #0
 8001536:	d001      	beq.n	800153c <changeChannel+0x44>
	{
		Error_Handler();
 8001538:	f000 f82a 	bl	8001590 <Error_Handler>
	}
}
 800153c:	46c0      	nop			; (mov r8, r8)
 800153e:	46bd      	mov	sp, r7
 8001540:	b007      	add	sp, #28
 8001542:	bd90      	pop	{r4, r7, pc}
 8001544:	20000678 	.word	0x20000678

08001548 <ADC_dataProcessing>:

//_____Zpracování naměřených dat_____//
static uint32_t ADC_dataProcessing()
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
	uint32_t mean = 0;
 800154e:	2300      	movs	r3, #0
 8001550:	607b      	str	r3, [r7, #4]
	for(int i = 0; i < 20; i++)
 8001552:	2300      	movs	r3, #0
 8001554:	603b      	str	r3, [r7, #0]
 8001556:	e009      	b.n	800156c <ADC_dataProcessing+0x24>
	{
		mean += ADC_Buffer[i];
 8001558:	4b0c      	ldr	r3, [pc, #48]	; (800158c <ADC_dataProcessing+0x44>)
 800155a:	683a      	ldr	r2, [r7, #0]
 800155c:	0092      	lsls	r2, r2, #2
 800155e:	58d3      	ldr	r3, [r2, r3]
 8001560:	687a      	ldr	r2, [r7, #4]
 8001562:	18d3      	adds	r3, r2, r3
 8001564:	607b      	str	r3, [r7, #4]
	for(int i = 0; i < 20; i++)
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	3301      	adds	r3, #1
 800156a:	603b      	str	r3, [r7, #0]
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	2b13      	cmp	r3, #19
 8001570:	ddf2      	ble.n	8001558 <ADC_dataProcessing+0x10>
	}
	mean = mean/20;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2114      	movs	r1, #20
 8001576:	0018      	movs	r0, r3
 8001578:	f7fe fdd8 	bl	800012c <__udivsi3>
 800157c:	0003      	movs	r3, r0
 800157e:	607b      	str	r3, [r7, #4]

	return mean;
 8001580:	687b      	ldr	r3, [r7, #4]
}
 8001582:	0018      	movs	r0, r3
 8001584:	46bd      	mov	sp, r7
 8001586:	b002      	add	sp, #8
 8001588:	bd80      	pop	{r7, pc}
 800158a:	46c0      	nop			; (mov r8, r8)
 800158c:	20000498 	.word	0x20000498

08001590 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001594:	b672      	cpsid	i
}
 8001596:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001598:	e7fe      	b.n	8001598 <Error_Handler+0x8>

0800159a <createBuffer>:

//_____Vytvoří buffer v dynamické paměti_____//
//Návratová hodnota - ukazatel na vytvořený buffer (NULL = chyba)
//Argument - velikost bufferu
RING_BUFFER* createBuffer(int size)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	b084      	sub	sp, #16
 800159e:	af00      	add	r7, sp, #0
 80015a0:	6078      	str	r0, [r7, #4]
	RING_BUFFER* buffer = (RING_BUFFER*) malloc(sizeof(RING_BUFFER));
 80015a2:	2018      	movs	r0, #24
 80015a4:	f00b f8e0 	bl	800c768 <malloc>
 80015a8:	0003      	movs	r3, r0
 80015aa:	60fb      	str	r3, [r7, #12]
	if(buffer == NULL)			//Nepodařilo se alokovat paměť
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d101      	bne.n	80015b6 <createBuffer+0x1c>
	{
		return NULL;
 80015b2:	2300      	movs	r3, #0
 80015b4:	e022      	b.n	80015fc <createBuffer+0x62>
	}
	buffer->buffer = (char*) malloc(size * sizeof(char));
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	0018      	movs	r0, r3
 80015ba:	f00b f8d5 	bl	800c768 <malloc>
 80015be:	0003      	movs	r3, r0
 80015c0:	001a      	movs	r2, r3
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	601a      	str	r2, [r3, #0]
	if(buffer->buffer == NULL)	//Nepodařilo se alokovat paměť
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d105      	bne.n	80015da <createBuffer+0x40>
	{
		free(buffer);
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	0018      	movs	r0, r3
 80015d2:	f00b f8d3 	bl	800c77c <free>
		return NULL;
 80015d6:	2300      	movs	r3, #0
 80015d8:	e010      	b.n	80015fc <createBuffer+0x62>
	}

	buffer->bufferSize = size;
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	605a      	str	r2, [r3, #4]
	buffer->filled = 0;
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	2200      	movs	r2, #0
 80015e4:	609a      	str	r2, [r3, #8]
	buffer->first = 0;
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	2200      	movs	r2, #0
 80015ea:	60da      	str	r2, [r3, #12]
	buffer->last = size-1;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	1e5a      	subs	r2, r3, #1
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	611a      	str	r2, [r3, #16]
	buffer->status = BUFFER_EMPTY;
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	2201      	movs	r2, #1
 80015f8:	751a      	strb	r2, [r3, #20]

	return buffer;
 80015fa:	68fb      	ldr	r3, [r7, #12]
}
 80015fc:	0018      	movs	r0, r3
 80015fe:	46bd      	mov	sp, r7
 8001600:	b004      	add	sp, #16
 8001602:	bd80      	pop	{r7, pc}

08001604 <push>:
	return buffer->status;
}

//_____Uloží znak do bufferu_____//
BUFFER_STATE push(RING_BUFFER* buffer, char character)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	000a      	movs	r2, r1
 800160e:	1cfb      	adds	r3, r7, #3
 8001610:	701a      	strb	r2, [r3, #0]
	if(buffer->status == BUFFER_FULL)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	7d1b      	ldrb	r3, [r3, #20]
 8001616:	2b02      	cmp	r3, #2
 8001618:	d101      	bne.n	800161e <push+0x1a>
		return BUFFER_FULL;
 800161a:	2302      	movs	r3, #2
 800161c:	e025      	b.n	800166a <push+0x66>

	buffer->last = (buffer->last + 1) % (buffer->bufferSize);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	691b      	ldr	r3, [r3, #16]
 8001622:	1c5a      	adds	r2, r3, #1
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	0019      	movs	r1, r3
 800162a:	0010      	movs	r0, r2
 800162c:	f7fe feee 	bl	800040c <__aeabi_idivmod>
 8001630:	000b      	movs	r3, r1
 8001632:	001a      	movs	r2, r3
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	611a      	str	r2, [r3, #16]
	buffer->filled++;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	1c5a      	adds	r2, r3, #1
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	609a      	str	r2, [r3, #8]
	buffer->buffer[buffer->last] = character;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	691b      	ldr	r3, [r3, #16]
 800164a:	18d3      	adds	r3, r2, r3
 800164c:	1cfa      	adds	r2, r7, #3
 800164e:	7812      	ldrb	r2, [r2, #0]
 8001650:	701a      	strb	r2, [r3, #0]
	buffer->status = (buffer->filled >= buffer->bufferSize)? BUFFER_FULL : BUFFER_OK;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	689a      	ldr	r2, [r3, #8]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	429a      	cmp	r2, r3
 800165c:	db01      	blt.n	8001662 <push+0x5e>
 800165e:	2202      	movs	r2, #2
 8001660:	e000      	b.n	8001664 <push+0x60>
 8001662:	2200      	movs	r2, #0
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	751a      	strb	r2, [r3, #20]

	return BUFFER_OK;
 8001668:	2300      	movs	r3, #0
}
 800166a:	0018      	movs	r0, r3
 800166c:	46bd      	mov	sp, r7
 800166e:	b002      	add	sp, #8
 8001670:	bd80      	pop	{r7, pc}

08001672 <pushStr>:

//_____Uloží řetězec do bufferu_____//
BUFFER_STATE pushStr(RING_BUFFER* buffer, char* str, int len)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	b086      	sub	sp, #24
 8001676:	af00      	add	r7, sp, #0
 8001678:	60f8      	str	r0, [r7, #12]
 800167a:	60b9      	str	r1, [r7, #8]
 800167c:	607a      	str	r2, [r7, #4]
	if(buffer->bufferSize < (buffer->filled + len))
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	685a      	ldr	r2, [r3, #4]
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	6899      	ldr	r1, [r3, #8]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	18cb      	adds	r3, r1, r3
 800168a:	429a      	cmp	r2, r3
 800168c:	da01      	bge.n	8001692 <pushStr+0x20>
		return BUFFER_FULL;
 800168e:	2302      	movs	r3, #2
 8001690:	e013      	b.n	80016ba <pushStr+0x48>

	for(int i = 0; i < len; i++)
 8001692:	2300      	movs	r3, #0
 8001694:	617b      	str	r3, [r7, #20]
 8001696:	e00b      	b.n	80016b0 <pushStr+0x3e>
	{
		push(buffer, str[i]);
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	68ba      	ldr	r2, [r7, #8]
 800169c:	18d3      	adds	r3, r2, r3
 800169e:	781a      	ldrb	r2, [r3, #0]
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	0011      	movs	r1, r2
 80016a4:	0018      	movs	r0, r3
 80016a6:	f7ff ffad 	bl	8001604 <push>
	for(int i = 0; i < len; i++)
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	3301      	adds	r3, #1
 80016ae:	617b      	str	r3, [r7, #20]
 80016b0:	697a      	ldr	r2, [r7, #20]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	dbef      	blt.n	8001698 <pushStr+0x26>
	}

	return BUFFER_OK;
 80016b8:	2300      	movs	r3, #0
}
 80016ba:	0018      	movs	r0, r3
 80016bc:	46bd      	mov	sp, r7
 80016be:	b006      	add	sp, #24
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <pop>:

//_____Přečte a odstraní poslední znak z bufferu_____//
//Znak bude uložen na adresu v argumentu
BUFFER_STATE pop(RING_BUFFER* buffer, char* character)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b082      	sub	sp, #8
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
 80016ca:	6039      	str	r1, [r7, #0]
	if(buffer->status == BUFFER_EMPTY)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	7d1b      	ldrb	r3, [r3, #20]
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d101      	bne.n	80016d8 <pop+0x16>
		return BUFFER_EMPTY;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e023      	b.n	8001720 <pop+0x5e>

	*character = buffer->buffer[buffer->first];
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	68db      	ldr	r3, [r3, #12]
 80016e0:	18d3      	adds	r3, r2, r3
 80016e2:	781a      	ldrb	r2, [r3, #0]
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	701a      	strb	r2, [r3, #0]
	buffer->first = (buffer->first + 1) % (buffer->bufferSize);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	1c5a      	adds	r2, r3, #1
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	0019      	movs	r1, r3
 80016f4:	0010      	movs	r0, r2
 80016f6:	f7fe fe89 	bl	800040c <__aeabi_idivmod>
 80016fa:	000b      	movs	r3, r1
 80016fc:	001a      	movs	r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	60da      	str	r2, [r3, #12]
	buffer->filled--;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	1e5a      	subs	r2, r3, #1
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	609a      	str	r2, [r3, #8]
	buffer->status = (buffer->filled <= 0)? BUFFER_EMPTY : BUFFER_OK;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	1e5a      	subs	r2, r3, #1
 8001712:	4313      	orrs	r3, r2
 8001714:	0fdb      	lsrs	r3, r3, #31
 8001716:	b2db      	uxtb	r3, r3
 8001718:	001a      	movs	r2, r3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	751a      	strb	r2, [r3, #20]

	return BUFFER_OK;
 800171e:	2300      	movs	r3, #0
}
 8001720:	0018      	movs	r0, r3
 8001722:	46bd      	mov	sp, r7
 8001724:	b002      	add	sp, #8
 8001726:	bd80      	pop	{r7, pc}

08001728 <getCount>:



//_____Zjistí počet registrů_____//
static uint8_t getCount(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af02      	add	r7, sp, #8
	uint8_t question;
	uint8_t answer;
	regCount = 0;
 800172e:	4b1d      	ldr	r3, [pc, #116]	; (80017a4 <getCount+0x7c>)
 8001730:	2200      	movs	r2, #0
 8001732:	701a      	strb	r2, [r3, #0]

	do
	{
		question = 42;
 8001734:	1dfb      	adds	r3, r7, #7
 8001736:	222a      	movs	r2, #42	; 0x2a
 8001738:	701a      	strb	r2, [r3, #0]
		answer = 0;
 800173a:	1dbb      	adds	r3, r7, #6
 800173c:	2200      	movs	r2, #0
 800173e:	701a      	strb	r2, [r3, #0]
		if(HAL_SPI_TransmitReceive(&hspi1, &question, &answer, 1, 100) != HAL_OK)
 8001740:	1dba      	adds	r2, r7, #6
 8001742:	1df9      	adds	r1, r7, #7
 8001744:	4818      	ldr	r0, [pc, #96]	; (80017a8 <getCount+0x80>)
 8001746:	2364      	movs	r3, #100	; 0x64
 8001748:	9300      	str	r3, [sp, #0]
 800174a:	2301      	movs	r3, #1
 800174c:	f004 fd7e 	bl	800624c <HAL_SPI_TransmitReceive>
 8001750:	1e03      	subs	r3, r0, #0
 8001752:	d001      	beq.n	8001758 <getCount+0x30>
			return 0;
 8001754:	2300      	movs	r3, #0
 8001756:	e021      	b.n	800179c <getCount+0x74>
		regCount++;
 8001758:	4b12      	ldr	r3, [pc, #72]	; (80017a4 <getCount+0x7c>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	3301      	adds	r3, #1
 800175e:	b2da      	uxtb	r2, r3
 8001760:	4b10      	ldr	r3, [pc, #64]	; (80017a4 <getCount+0x7c>)
 8001762:	701a      	strb	r2, [r3, #0]

		HAL_Delay(1);
 8001764:	2001      	movs	r0, #1
 8001766:	f000 fe05 	bl	8002374 <HAL_Delay>

		if(regCount >= 100)	//Ošetření nepřipojených relé desek
 800176a:	4b0e      	ldr	r3, [pc, #56]	; (80017a4 <getCount+0x7c>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	2b63      	cmp	r3, #99	; 0x63
 8001770:	d906      	bls.n	8001780 <getCount+0x58>
		{
			flags.conErr = 1;
 8001772:	4b0e      	ldr	r3, [pc, #56]	; (80017ac <getCount+0x84>)
 8001774:	7e1a      	ldrb	r2, [r3, #24]
 8001776:	2104      	movs	r1, #4
 8001778:	430a      	orrs	r2, r1
 800177a:	761a      	strb	r2, [r3, #24]
			return 0;
 800177c:	2300      	movs	r3, #0
 800177e:	e00d      	b.n	800179c <getCount+0x74>
		}
	}
	while(answer != question);
 8001780:	1dbb      	adds	r3, r7, #6
 8001782:	781a      	ldrb	r2, [r3, #0]
 8001784:	1dfb      	adds	r3, r7, #7
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	429a      	cmp	r2, r3
 800178a:	d1d3      	bne.n	8001734 <getCount+0xc>

	regCount--;
 800178c:	4b05      	ldr	r3, [pc, #20]	; (80017a4 <getCount+0x7c>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	3b01      	subs	r3, #1
 8001792:	b2da      	uxtb	r2, r3
 8001794:	4b03      	ldr	r3, [pc, #12]	; (80017a4 <getCount+0x7c>)
 8001796:	701a      	strb	r2, [r3, #0]

	return regCount;
 8001798:	4b02      	ldr	r3, [pc, #8]	; (80017a4 <getCount+0x7c>)
 800179a:	781b      	ldrb	r3, [r3, #0]
}
 800179c:	0018      	movs	r0, r3
 800179e:	46bd      	mov	sp, r7
 80017a0:	b002      	add	sp, #8
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	200006bd 	.word	0x200006bd
 80017a8:	2000056c 	.word	0x2000056c
 80017ac:	20000618 	.word	0x20000618

080017b0 <regInit>:

//_____Inicializuje registry_____//
REG_STATE regInit(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
	REG_CLR_ACTIVE;
 80017b6:	2380      	movs	r3, #128	; 0x80
 80017b8:	019b      	lsls	r3, r3, #6
 80017ba:	482f      	ldr	r0, [pc, #188]	; (8001878 <regInit+0xc8>)
 80017bc:	2200      	movs	r2, #0
 80017be:	0019      	movs	r1, r3
 80017c0:	f001 fe6d 	bl	800349e <HAL_GPIO_WritePin>
	HAL_Delay(5);
 80017c4:	2005      	movs	r0, #5
 80017c6:	f000 fdd5 	bl	8002374 <HAL_Delay>
	REG_CLR_INACTIVE;
 80017ca:	2380      	movs	r3, #128	; 0x80
 80017cc:	019b      	lsls	r3, r3, #6
 80017ce:	482a      	ldr	r0, [pc, #168]	; (8001878 <regInit+0xc8>)
 80017d0:	2201      	movs	r2, #1
 80017d2:	0019      	movs	r1, r3
 80017d4:	f001 fe63 	bl	800349e <HAL_GPIO_WritePin>

	REG_DISABLE;
 80017d8:	2380      	movs	r3, #128	; 0x80
 80017da:	021b      	lsls	r3, r3, #8
 80017dc:	4826      	ldr	r0, [pc, #152]	; (8001878 <regInit+0xc8>)
 80017de:	2201      	movs	r2, #1
 80017e0:	0019      	movs	r1, r3
 80017e2:	f001 fe5c 	bl	800349e <HAL_GPIO_WritePin>

	if(getCount() == 0)
 80017e6:	f7ff ff9f 	bl	8001728 <getCount>
 80017ea:	1e03      	subs	r3, r0, #0
 80017ec:	d101      	bne.n	80017f2 <regInit+0x42>
	{
		return REG_CON_ERR;	//Connection error
 80017ee:	2301      	movs	r3, #1
 80017f0:	e03e      	b.n	8001870 <regInit+0xc0>
	}

	regValues = (uint8_t*) malloc(regCount * sizeof(uint8_t));
 80017f2:	4b22      	ldr	r3, [pc, #136]	; (800187c <regInit+0xcc>)
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	0018      	movs	r0, r3
 80017f8:	f00a ffb6 	bl	800c768 <malloc>
 80017fc:	0003      	movs	r3, r0
 80017fe:	001a      	movs	r2, r3
 8001800:	4b1f      	ldr	r3, [pc, #124]	; (8001880 <regInit+0xd0>)
 8001802:	601a      	str	r2, [r3, #0]
	if(regValues == NULL)
 8001804:	4b1e      	ldr	r3, [pc, #120]	; (8001880 <regInit+0xd0>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d104      	bne.n	8001816 <regInit+0x66>
	{
		regState = REG_ERR;
 800180c:	4b1d      	ldr	r3, [pc, #116]	; (8001884 <regInit+0xd4>)
 800180e:	2202      	movs	r2, #2
 8001810:	701a      	strb	r2, [r3, #0]
		return REG_ERR;
 8001812:	2302      	movs	r3, #2
 8001814:	e02c      	b.n	8001870 <regInit+0xc0>
	}

	for(int i = 0; i < regCount; i++)
 8001816:	2300      	movs	r3, #0
 8001818:	607b      	str	r3, [r7, #4]
 800181a:	e008      	b.n	800182e <regInit+0x7e>
	{
		regValues[i] = 0;
 800181c:	4b18      	ldr	r3, [pc, #96]	; (8001880 <regInit+0xd0>)
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	18d3      	adds	r3, r2, r3
 8001824:	2200      	movs	r2, #0
 8001826:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < regCount; i++)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	3301      	adds	r3, #1
 800182c:	607b      	str	r3, [r7, #4]
 800182e:	4b13      	ldr	r3, [pc, #76]	; (800187c <regInit+0xcc>)
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	001a      	movs	r2, r3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	4293      	cmp	r3, r2
 8001838:	dbf0      	blt.n	800181c <regInit+0x6c>
	}

	sendData();
 800183a:	f000 f827 	bl	800188c <sendData>

	REG_ENABLE;
 800183e:	2380      	movs	r3, #128	; 0x80
 8001840:	021b      	lsls	r3, r3, #8
 8001842:	480d      	ldr	r0, [pc, #52]	; (8001878 <regInit+0xc8>)
 8001844:	2200      	movs	r2, #0
 8001846:	0019      	movs	r1, r3
 8001848:	f001 fe29 	bl	800349e <HAL_GPIO_WritePin>

	regState = (HAL_SPI_Transmit(&hspi1, &regValues[0], regCount, 100) == HAL_OK)? REG_OK : REG_ERR;
 800184c:	4b0c      	ldr	r3, [pc, #48]	; (8001880 <regInit+0xd0>)
 800184e:	6819      	ldr	r1, [r3, #0]
 8001850:	4b0a      	ldr	r3, [pc, #40]	; (800187c <regInit+0xcc>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	b29a      	uxth	r2, r3
 8001856:	480c      	ldr	r0, [pc, #48]	; (8001888 <regInit+0xd8>)
 8001858:	2364      	movs	r3, #100	; 0x64
 800185a:	f004 fb9f 	bl	8005f9c <HAL_SPI_Transmit>
 800185e:	1e03      	subs	r3, r0, #0
 8001860:	d101      	bne.n	8001866 <regInit+0xb6>
 8001862:	2200      	movs	r2, #0
 8001864:	e000      	b.n	8001868 <regInit+0xb8>
 8001866:	2202      	movs	r2, #2
 8001868:	4b06      	ldr	r3, [pc, #24]	; (8001884 <regInit+0xd4>)
 800186a:	701a      	strb	r2, [r3, #0]
	return regState;
 800186c:	4b05      	ldr	r3, [pc, #20]	; (8001884 <regInit+0xd4>)
 800186e:	781b      	ldrb	r3, [r3, #0]
}
 8001870:	0018      	movs	r0, r3
 8001872:	46bd      	mov	sp, r7
 8001874:	b002      	add	sp, #8
 8001876:	bd80      	pop	{r7, pc}
 8001878:	48000400 	.word	0x48000400
 800187c:	200006bd 	.word	0x200006bd
 8001880:	200006b8 	.word	0x200006b8
 8001884:	200006bc 	.word	0x200006bc
 8001888:	2000056c 	.word	0x2000056c

0800188c <sendData>:

//_____Pošle data z regValues do registrů_____//
REG_STATE sendData(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
	if(HAL_SPI_Transmit(&hspi1, &regValues[0], regCount, 100) == HAL_OK)
 8001890:	4b13      	ldr	r3, [pc, #76]	; (80018e0 <sendData+0x54>)
 8001892:	6819      	ldr	r1, [r3, #0]
 8001894:	4b13      	ldr	r3, [pc, #76]	; (80018e4 <sendData+0x58>)
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	b29a      	uxth	r2, r3
 800189a:	4813      	ldr	r0, [pc, #76]	; (80018e8 <sendData+0x5c>)
 800189c:	2364      	movs	r3, #100	; 0x64
 800189e:	f004 fb7d 	bl	8005f9c <HAL_SPI_Transmit>
 80018a2:	1e03      	subs	r3, r0, #0
 80018a4:	d114      	bne.n	80018d0 <sendData+0x44>
	{
		//vytvoř pulz na RCLK¨
		REG_RCLK_HIGH;
 80018a6:	2380      	movs	r3, #128	; 0x80
 80018a8:	01db      	lsls	r3, r3, #7
 80018aa:	4810      	ldr	r0, [pc, #64]	; (80018ec <sendData+0x60>)
 80018ac:	2201      	movs	r2, #1
 80018ae:	0019      	movs	r1, r3
 80018b0:	f001 fdf5 	bl	800349e <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80018b4:	2001      	movs	r0, #1
 80018b6:	f000 fd5d 	bl	8002374 <HAL_Delay>
		REG_RCLK_LOW;
 80018ba:	2380      	movs	r3, #128	; 0x80
 80018bc:	01db      	lsls	r3, r3, #7
 80018be:	480b      	ldr	r0, [pc, #44]	; (80018ec <sendData+0x60>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	0019      	movs	r1, r3
 80018c4:	f001 fdeb 	bl	800349e <HAL_GPIO_WritePin>

		regState = REG_OK;
 80018c8:	4b09      	ldr	r3, [pc, #36]	; (80018f0 <sendData+0x64>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	701a      	strb	r2, [r3, #0]
 80018ce:	e002      	b.n	80018d6 <sendData+0x4a>
	}
	else
	{
		regState = REG_ERR;
 80018d0:	4b07      	ldr	r3, [pc, #28]	; (80018f0 <sendData+0x64>)
 80018d2:	2202      	movs	r2, #2
 80018d4:	701a      	strb	r2, [r3, #0]
	}

	return regState;
 80018d6:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <sendData+0x64>)
 80018d8:	781b      	ldrb	r3, [r3, #0]
}
 80018da:	0018      	movs	r0, r3
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	200006b8 	.word	0x200006b8
 80018e4:	200006bd 	.word	0x200006bd
 80018e8:	2000056c 	.word	0x2000056c
 80018ec:	48000400 	.word	0x48000400
 80018f0:	200006bc 	.word	0x200006bc

080018f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018fa:	4b0f      	ldr	r3, [pc, #60]	; (8001938 <HAL_MspInit+0x44>)
 80018fc:	699a      	ldr	r2, [r3, #24]
 80018fe:	4b0e      	ldr	r3, [pc, #56]	; (8001938 <HAL_MspInit+0x44>)
 8001900:	2101      	movs	r1, #1
 8001902:	430a      	orrs	r2, r1
 8001904:	619a      	str	r2, [r3, #24]
 8001906:	4b0c      	ldr	r3, [pc, #48]	; (8001938 <HAL_MspInit+0x44>)
 8001908:	699b      	ldr	r3, [r3, #24]
 800190a:	2201      	movs	r2, #1
 800190c:	4013      	ands	r3, r2
 800190e:	607b      	str	r3, [r7, #4]
 8001910:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001912:	4b09      	ldr	r3, [pc, #36]	; (8001938 <HAL_MspInit+0x44>)
 8001914:	69da      	ldr	r2, [r3, #28]
 8001916:	4b08      	ldr	r3, [pc, #32]	; (8001938 <HAL_MspInit+0x44>)
 8001918:	2180      	movs	r1, #128	; 0x80
 800191a:	0549      	lsls	r1, r1, #21
 800191c:	430a      	orrs	r2, r1
 800191e:	61da      	str	r2, [r3, #28]
 8001920:	4b05      	ldr	r3, [pc, #20]	; (8001938 <HAL_MspInit+0x44>)
 8001922:	69da      	ldr	r2, [r3, #28]
 8001924:	2380      	movs	r3, #128	; 0x80
 8001926:	055b      	lsls	r3, r3, #21
 8001928:	4013      	ands	r3, r2
 800192a:	603b      	str	r3, [r7, #0]
 800192c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800192e:	46c0      	nop			; (mov r8, r8)
 8001930:	46bd      	mov	sp, r7
 8001932:	b002      	add	sp, #8
 8001934:	bd80      	pop	{r7, pc}
 8001936:	46c0      	nop			; (mov r8, r8)
 8001938:	40021000 	.word	0x40021000

0800193c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800193c:	b590      	push	{r4, r7, lr}
 800193e:	b08d      	sub	sp, #52	; 0x34
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001944:	241c      	movs	r4, #28
 8001946:	193b      	adds	r3, r7, r4
 8001948:	0018      	movs	r0, r3
 800194a:	2314      	movs	r3, #20
 800194c:	001a      	movs	r2, r3
 800194e:	2100      	movs	r1, #0
 8001950:	f00a ff1e 	bl	800c790 <memset>
  if(hadc->Instance==ADC1)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a4a      	ldr	r2, [pc, #296]	; (8001a84 <HAL_ADC_MspInit+0x148>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d000      	beq.n	8001960 <HAL_ADC_MspInit+0x24>
 800195e:	e08d      	b.n	8001a7c <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001960:	4b49      	ldr	r3, [pc, #292]	; (8001a88 <HAL_ADC_MspInit+0x14c>)
 8001962:	699a      	ldr	r2, [r3, #24]
 8001964:	4b48      	ldr	r3, [pc, #288]	; (8001a88 <HAL_ADC_MspInit+0x14c>)
 8001966:	2180      	movs	r1, #128	; 0x80
 8001968:	0089      	lsls	r1, r1, #2
 800196a:	430a      	orrs	r2, r1
 800196c:	619a      	str	r2, [r3, #24]
 800196e:	4b46      	ldr	r3, [pc, #280]	; (8001a88 <HAL_ADC_MspInit+0x14c>)
 8001970:	699a      	ldr	r2, [r3, #24]
 8001972:	2380      	movs	r3, #128	; 0x80
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	4013      	ands	r3, r2
 8001978:	61bb      	str	r3, [r7, #24]
 800197a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800197c:	4b42      	ldr	r3, [pc, #264]	; (8001a88 <HAL_ADC_MspInit+0x14c>)
 800197e:	695a      	ldr	r2, [r3, #20]
 8001980:	4b41      	ldr	r3, [pc, #260]	; (8001a88 <HAL_ADC_MspInit+0x14c>)
 8001982:	2180      	movs	r1, #128	; 0x80
 8001984:	0309      	lsls	r1, r1, #12
 8001986:	430a      	orrs	r2, r1
 8001988:	615a      	str	r2, [r3, #20]
 800198a:	4b3f      	ldr	r3, [pc, #252]	; (8001a88 <HAL_ADC_MspInit+0x14c>)
 800198c:	695a      	ldr	r2, [r3, #20]
 800198e:	2380      	movs	r3, #128	; 0x80
 8001990:	031b      	lsls	r3, r3, #12
 8001992:	4013      	ands	r3, r2
 8001994:	617b      	str	r3, [r7, #20]
 8001996:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001998:	4b3b      	ldr	r3, [pc, #236]	; (8001a88 <HAL_ADC_MspInit+0x14c>)
 800199a:	695a      	ldr	r2, [r3, #20]
 800199c:	4b3a      	ldr	r3, [pc, #232]	; (8001a88 <HAL_ADC_MspInit+0x14c>)
 800199e:	2180      	movs	r1, #128	; 0x80
 80019a0:	0289      	lsls	r1, r1, #10
 80019a2:	430a      	orrs	r2, r1
 80019a4:	615a      	str	r2, [r3, #20]
 80019a6:	4b38      	ldr	r3, [pc, #224]	; (8001a88 <HAL_ADC_MspInit+0x14c>)
 80019a8:	695a      	ldr	r2, [r3, #20]
 80019aa:	2380      	movs	r3, #128	; 0x80
 80019ac:	029b      	lsls	r3, r3, #10
 80019ae:	4013      	ands	r3, r2
 80019b0:	613b      	str	r3, [r7, #16]
 80019b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019b4:	4b34      	ldr	r3, [pc, #208]	; (8001a88 <HAL_ADC_MspInit+0x14c>)
 80019b6:	695a      	ldr	r2, [r3, #20]
 80019b8:	4b33      	ldr	r3, [pc, #204]	; (8001a88 <HAL_ADC_MspInit+0x14c>)
 80019ba:	2180      	movs	r1, #128	; 0x80
 80019bc:	02c9      	lsls	r1, r1, #11
 80019be:	430a      	orrs	r2, r1
 80019c0:	615a      	str	r2, [r3, #20]
 80019c2:	4b31      	ldr	r3, [pc, #196]	; (8001a88 <HAL_ADC_MspInit+0x14c>)
 80019c4:	695a      	ldr	r2, [r3, #20]
 80019c6:	2380      	movs	r3, #128	; 0x80
 80019c8:	02db      	lsls	r3, r3, #11
 80019ca:	4013      	ands	r3, r2
 80019cc:	60fb      	str	r3, [r7, #12]
 80019ce:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC_IN14
    PC5     ------> ADC_IN15
    PB0     ------> ADC_IN8
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80019d0:	193b      	adds	r3, r7, r4
 80019d2:	223f      	movs	r2, #63	; 0x3f
 80019d4:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019d6:	193b      	adds	r3, r7, r4
 80019d8:	2203      	movs	r2, #3
 80019da:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019dc:	193b      	adds	r3, r7, r4
 80019de:	2200      	movs	r2, #0
 80019e0:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019e2:	193b      	adds	r3, r7, r4
 80019e4:	4a29      	ldr	r2, [pc, #164]	; (8001a8c <HAL_ADC_MspInit+0x150>)
 80019e6:	0019      	movs	r1, r3
 80019e8:	0010      	movs	r0, r2
 80019ea:	f001 fbc3 	bl	8003174 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80019ee:	193b      	adds	r3, r7, r4
 80019f0:	22ff      	movs	r2, #255	; 0xff
 80019f2:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019f4:	193b      	adds	r3, r7, r4
 80019f6:	2203      	movs	r2, #3
 80019f8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fa:	193b      	adds	r3, r7, r4
 80019fc:	2200      	movs	r2, #0
 80019fe:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a00:	193a      	adds	r2, r7, r4
 8001a02:	2390      	movs	r3, #144	; 0x90
 8001a04:	05db      	lsls	r3, r3, #23
 8001a06:	0011      	movs	r1, r2
 8001a08:	0018      	movs	r0, r3
 8001a0a:	f001 fbb3 	bl	8003174 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a0e:	193b      	adds	r3, r7, r4
 8001a10:	2203      	movs	r2, #3
 8001a12:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a14:	193b      	adds	r3, r7, r4
 8001a16:	2203      	movs	r2, #3
 8001a18:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1a:	193b      	adds	r3, r7, r4
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a20:	193b      	adds	r3, r7, r4
 8001a22:	4a1b      	ldr	r2, [pc, #108]	; (8001a90 <HAL_ADC_MspInit+0x154>)
 8001a24:	0019      	movs	r1, r3
 8001a26:	0010      	movs	r0, r2
 8001a28:	f001 fba4 	bl	8003174 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8001a2c:	4b19      	ldr	r3, [pc, #100]	; (8001a94 <HAL_ADC_MspInit+0x158>)
 8001a2e:	4a1a      	ldr	r2, [pc, #104]	; (8001a98 <HAL_ADC_MspInit+0x15c>)
 8001a30:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a32:	4b18      	ldr	r3, [pc, #96]	; (8001a94 <HAL_ADC_MspInit+0x158>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a38:	4b16      	ldr	r3, [pc, #88]	; (8001a94 <HAL_ADC_MspInit+0x158>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8001a3e:	4b15      	ldr	r3, [pc, #84]	; (8001a94 <HAL_ADC_MspInit+0x158>)
 8001a40:	2280      	movs	r2, #128	; 0x80
 8001a42:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a44:	4b13      	ldr	r3, [pc, #76]	; (8001a94 <HAL_ADC_MspInit+0x158>)
 8001a46:	2280      	movs	r2, #128	; 0x80
 8001a48:	0052      	lsls	r2, r2, #1
 8001a4a:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a4c:	4b11      	ldr	r3, [pc, #68]	; (8001a94 <HAL_ADC_MspInit+0x158>)
 8001a4e:	2280      	movs	r2, #128	; 0x80
 8001a50:	00d2      	lsls	r2, r2, #3
 8001a52:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 8001a54:	4b0f      	ldr	r3, [pc, #60]	; (8001a94 <HAL_ADC_MspInit+0x158>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8001a5a:	4b0e      	ldr	r3, [pc, #56]	; (8001a94 <HAL_ADC_MspInit+0x158>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8001a60:	4b0c      	ldr	r3, [pc, #48]	; (8001a94 <HAL_ADC_MspInit+0x158>)
 8001a62:	0018      	movs	r0, r3
 8001a64:	f001 f970 	bl	8002d48 <HAL_DMA_Init>
 8001a68:	1e03      	subs	r3, r0, #0
 8001a6a:	d001      	beq.n	8001a70 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8001a6c:	f7ff fd90 	bl	8001590 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	4a08      	ldr	r2, [pc, #32]	; (8001a94 <HAL_ADC_MspInit+0x158>)
 8001a74:	631a      	str	r2, [r3, #48]	; 0x30
 8001a76:	4b07      	ldr	r3, [pc, #28]	; (8001a94 <HAL_ADC_MspInit+0x158>)
 8001a78:	687a      	ldr	r2, [r7, #4]
 8001a7a:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a7c:	46c0      	nop			; (mov r8, r8)
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	b00d      	add	sp, #52	; 0x34
 8001a82:	bd90      	pop	{r4, r7, pc}
 8001a84:	40012400 	.word	0x40012400
 8001a88:	40021000 	.word	0x40021000
 8001a8c:	48000800 	.word	0x48000800
 8001a90:	48000400 	.word	0x48000400
 8001a94:	20000634 	.word	0x20000634
 8001a98:	40020008 	.word	0x40020008

08001a9c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a9c:	b590      	push	{r4, r7, lr}
 8001a9e:	b08b      	sub	sp, #44	; 0x2c
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa4:	2414      	movs	r4, #20
 8001aa6:	193b      	adds	r3, r7, r4
 8001aa8:	0018      	movs	r0, r3
 8001aaa:	2314      	movs	r3, #20
 8001aac:	001a      	movs	r2, r3
 8001aae:	2100      	movs	r1, #0
 8001ab0:	f00a fe6e 	bl	800c790 <memset>
  if(hspi->Instance==SPI1)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a1c      	ldr	r2, [pc, #112]	; (8001b2c <HAL_SPI_MspInit+0x90>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d131      	bne.n	8001b22 <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001abe:	4b1c      	ldr	r3, [pc, #112]	; (8001b30 <HAL_SPI_MspInit+0x94>)
 8001ac0:	699a      	ldr	r2, [r3, #24]
 8001ac2:	4b1b      	ldr	r3, [pc, #108]	; (8001b30 <HAL_SPI_MspInit+0x94>)
 8001ac4:	2180      	movs	r1, #128	; 0x80
 8001ac6:	0149      	lsls	r1, r1, #5
 8001ac8:	430a      	orrs	r2, r1
 8001aca:	619a      	str	r2, [r3, #24]
 8001acc:	4b18      	ldr	r3, [pc, #96]	; (8001b30 <HAL_SPI_MspInit+0x94>)
 8001ace:	699a      	ldr	r2, [r3, #24]
 8001ad0:	2380      	movs	r3, #128	; 0x80
 8001ad2:	015b      	lsls	r3, r3, #5
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	613b      	str	r3, [r7, #16]
 8001ad8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ada:	4b15      	ldr	r3, [pc, #84]	; (8001b30 <HAL_SPI_MspInit+0x94>)
 8001adc:	695a      	ldr	r2, [r3, #20]
 8001ade:	4b14      	ldr	r3, [pc, #80]	; (8001b30 <HAL_SPI_MspInit+0x94>)
 8001ae0:	2180      	movs	r1, #128	; 0x80
 8001ae2:	02c9      	lsls	r1, r1, #11
 8001ae4:	430a      	orrs	r2, r1
 8001ae6:	615a      	str	r2, [r3, #20]
 8001ae8:	4b11      	ldr	r3, [pc, #68]	; (8001b30 <HAL_SPI_MspInit+0x94>)
 8001aea:	695a      	ldr	r2, [r3, #20]
 8001aec:	2380      	movs	r3, #128	; 0x80
 8001aee:	02db      	lsls	r3, r3, #11
 8001af0:	4013      	ands	r3, r2
 8001af2:	60fb      	str	r3, [r7, #12]
 8001af4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001af6:	0021      	movs	r1, r4
 8001af8:	187b      	adds	r3, r7, r1
 8001afa:	2238      	movs	r2, #56	; 0x38
 8001afc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001afe:	187b      	adds	r3, r7, r1
 8001b00:	2202      	movs	r2, #2
 8001b02:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b04:	187b      	adds	r3, r7, r1
 8001b06:	2200      	movs	r2, #0
 8001b08:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b0a:	187b      	adds	r3, r7, r1
 8001b0c:	2203      	movs	r2, #3
 8001b0e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001b10:	187b      	adds	r3, r7, r1
 8001b12:	2200      	movs	r2, #0
 8001b14:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b16:	187b      	adds	r3, r7, r1
 8001b18:	4a06      	ldr	r2, [pc, #24]	; (8001b34 <HAL_SPI_MspInit+0x98>)
 8001b1a:	0019      	movs	r1, r3
 8001b1c:	0010      	movs	r0, r2
 8001b1e:	f001 fb29 	bl	8003174 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001b22:	46c0      	nop			; (mov r8, r8)
 8001b24:	46bd      	mov	sp, r7
 8001b26:	b00b      	add	sp, #44	; 0x2c
 8001b28:	bd90      	pop	{r4, r7, pc}
 8001b2a:	46c0      	nop			; (mov r8, r8)
 8001b2c:	40013000 	.word	0x40013000
 8001b30:	40021000 	.word	0x40021000
 8001b34:	48000400 	.word	0x48000400

08001b38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a0e      	ldr	r2, [pc, #56]	; (8001b80 <HAL_TIM_Base_MspInit+0x48>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d115      	bne.n	8001b76 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001b4a:	4b0e      	ldr	r3, [pc, #56]	; (8001b84 <HAL_TIM_Base_MspInit+0x4c>)
 8001b4c:	69da      	ldr	r2, [r3, #28]
 8001b4e:	4b0d      	ldr	r3, [pc, #52]	; (8001b84 <HAL_TIM_Base_MspInit+0x4c>)
 8001b50:	2180      	movs	r1, #128	; 0x80
 8001b52:	0049      	lsls	r1, r1, #1
 8001b54:	430a      	orrs	r2, r1
 8001b56:	61da      	str	r2, [r3, #28]
 8001b58:	4b0a      	ldr	r3, [pc, #40]	; (8001b84 <HAL_TIM_Base_MspInit+0x4c>)
 8001b5a:	69da      	ldr	r2, [r3, #28]
 8001b5c:	2380      	movs	r3, #128	; 0x80
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	4013      	ands	r3, r2
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8001b66:	2200      	movs	r2, #0
 8001b68:	2100      	movs	r1, #0
 8001b6a:	2013      	movs	r0, #19
 8001b6c:	f001 f8ba 	bl	8002ce4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8001b70:	2013      	movs	r0, #19
 8001b72:	f001 f8cc 	bl	8002d0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001b76:	46c0      	nop			; (mov r8, r8)
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	b004      	add	sp, #16
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	46c0      	nop			; (mov r8, r8)
 8001b80:	40002000 	.word	0x40002000
 8001b84:	40021000 	.word	0x40021000

08001b88 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b88:	b590      	push	{r4, r7, lr}
 8001b8a:	b08b      	sub	sp, #44	; 0x2c
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b90:	2414      	movs	r4, #20
 8001b92:	193b      	adds	r3, r7, r4
 8001b94:	0018      	movs	r0, r3
 8001b96:	2314      	movs	r3, #20
 8001b98:	001a      	movs	r2, r3
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	f00a fdf8 	bl	800c790 <memset>
  if(huart->Instance==USART3)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a20      	ldr	r2, [pc, #128]	; (8001c28 <HAL_UART_MspInit+0xa0>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d13a      	bne.n	8001c20 <HAL_UART_MspInit+0x98>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001baa:	4b20      	ldr	r3, [pc, #128]	; (8001c2c <HAL_UART_MspInit+0xa4>)
 8001bac:	69da      	ldr	r2, [r3, #28]
 8001bae:	4b1f      	ldr	r3, [pc, #124]	; (8001c2c <HAL_UART_MspInit+0xa4>)
 8001bb0:	2180      	movs	r1, #128	; 0x80
 8001bb2:	02c9      	lsls	r1, r1, #11
 8001bb4:	430a      	orrs	r2, r1
 8001bb6:	61da      	str	r2, [r3, #28]
 8001bb8:	4b1c      	ldr	r3, [pc, #112]	; (8001c2c <HAL_UART_MspInit+0xa4>)
 8001bba:	69da      	ldr	r2, [r3, #28]
 8001bbc:	2380      	movs	r3, #128	; 0x80
 8001bbe:	02db      	lsls	r3, r3, #11
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	613b      	str	r3, [r7, #16]
 8001bc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bc6:	4b19      	ldr	r3, [pc, #100]	; (8001c2c <HAL_UART_MspInit+0xa4>)
 8001bc8:	695a      	ldr	r2, [r3, #20]
 8001bca:	4b18      	ldr	r3, [pc, #96]	; (8001c2c <HAL_UART_MspInit+0xa4>)
 8001bcc:	2180      	movs	r1, #128	; 0x80
 8001bce:	0309      	lsls	r1, r1, #12
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	615a      	str	r2, [r3, #20]
 8001bd4:	4b15      	ldr	r3, [pc, #84]	; (8001c2c <HAL_UART_MspInit+0xa4>)
 8001bd6:	695a      	ldr	r2, [r3, #20]
 8001bd8:	2380      	movs	r3, #128	; 0x80
 8001bda:	031b      	lsls	r3, r3, #12
 8001bdc:	4013      	ands	r3, r2
 8001bde:	60fb      	str	r3, [r7, #12]
 8001be0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001be2:	193b      	adds	r3, r7, r4
 8001be4:	22c0      	movs	r2, #192	; 0xc0
 8001be6:	0112      	lsls	r2, r2, #4
 8001be8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bea:	0021      	movs	r1, r4
 8001bec:	187b      	adds	r3, r7, r1
 8001bee:	2202      	movs	r2, #2
 8001bf0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf2:	187b      	adds	r3, r7, r1
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bf8:	187b      	adds	r3, r7, r1
 8001bfa:	2203      	movs	r2, #3
 8001bfc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART3;
 8001bfe:	187b      	adds	r3, r7, r1
 8001c00:	2201      	movs	r2, #1
 8001c02:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c04:	187b      	adds	r3, r7, r1
 8001c06:	4a0a      	ldr	r2, [pc, #40]	; (8001c30 <HAL_UART_MspInit+0xa8>)
 8001c08:	0019      	movs	r1, r3
 8001c0a:	0010      	movs	r0, r2
 8001c0c:	f001 fab2 	bl	8003174 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_4_IRQn, 0, 0);
 8001c10:	2200      	movs	r2, #0
 8001c12:	2100      	movs	r1, #0
 8001c14:	201d      	movs	r0, #29
 8001c16:	f001 f865 	bl	8002ce4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 8001c1a:	201d      	movs	r0, #29
 8001c1c:	f001 f877 	bl	8002d0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001c20:	46c0      	nop			; (mov r8, r8)
 8001c22:	46bd      	mov	sp, r7
 8001c24:	b00b      	add	sp, #44	; 0x2c
 8001c26:	bd90      	pop	{r4, r7, pc}
 8001c28:	40004800 	.word	0x40004800
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	48000800 	.word	0x48000800

08001c34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c38:	e7fe      	b.n	8001c38 <NMI_Handler+0x4>

08001c3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c3e:	e7fe      	b.n	8001c3e <HardFault_Handler+0x4>

08001c40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001c44:	46c0      	nop			; (mov r8, r8)
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}

08001c4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c4a:	b580      	push	{r7, lr}
 8001c4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c4e:	46c0      	nop			; (mov r8, r8)
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}

08001c54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c58:	f000 fb70 	bl	800233c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c5c:	46c0      	nop			; (mov r8, r8)
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001c66:	2380      	movs	r3, #128	; 0x80
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	0018      	movs	r0, r3
 8001c6c:	f001 fc50 	bl	8003510 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001c70:	2380      	movs	r3, #128	; 0x80
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	0018      	movs	r0, r3
 8001c76:	f001 fc4b 	bl	8003510 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001c7a:	46c0      	nop			; (mov r8, r8)
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8001c84:	4b03      	ldr	r3, [pc, #12]	; (8001c94 <DMA1_Channel1_IRQHandler+0x14>)
 8001c86:	0018      	movs	r0, r3
 8001c88:	f001 f989 	bl	8002f9e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001c8c:	46c0      	nop			; (mov r8, r8)
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	46c0      	nop			; (mov r8, r8)
 8001c94:	20000634 	.word	0x20000634

08001c98 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001c9c:	4b03      	ldr	r3, [pc, #12]	; (8001cac <TIM14_IRQHandler+0x14>)
 8001c9e:	0018      	movs	r0, r3
 8001ca0:	f004 ff16 	bl	8006ad0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8001ca4:	46c0      	nop			; (mov r8, r8)
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	46c0      	nop			; (mov r8, r8)
 8001cac:	200005d0 	.word	0x200005d0

08001cb0 <USART3_4_IRQHandler>:

/**
  * @brief This function handles USART3 and USART4 global interrupts.
  */
void USART3_4_IRQHandler(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_IRQn 0 */

  /* USER CODE END USART3_4_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001cb4:	4b03      	ldr	r3, [pc, #12]	; (8001cc4 <USART3_4_IRQHandler+0x14>)
 8001cb6:	0018      	movs	r0, r3
 8001cb8:	f005 fb78 	bl	80073ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_IRQn 1 */

  /* USER CODE END USART3_4_IRQn 1 */
}
 8001cbc:	46c0      	nop			; (mov r8, r8)
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	46c0      	nop			; (mov r8, r8)
 8001cc4:	200004e8 	.word	0x200004e8

08001cc8 <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001ccc:	4b03      	ldr	r3, [pc, #12]	; (8001cdc <USB_IRQHandler+0x14>)
 8001cce:	0018      	movs	r0, r3
 8001cd0:	f001 fd70 	bl	80037b4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8001cd4:	46c0      	nop			; (mov r8, r8)
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	46c0      	nop			; (mov r8, r8)
 8001cdc:	20001368 	.word	0x20001368

08001ce0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b086      	sub	sp, #24
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ce8:	4a14      	ldr	r2, [pc, #80]	; (8001d3c <_sbrk+0x5c>)
 8001cea:	4b15      	ldr	r3, [pc, #84]	; (8001d40 <_sbrk+0x60>)
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cf4:	4b13      	ldr	r3, [pc, #76]	; (8001d44 <_sbrk+0x64>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d102      	bne.n	8001d02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cfc:	4b11      	ldr	r3, [pc, #68]	; (8001d44 <_sbrk+0x64>)
 8001cfe:	4a12      	ldr	r2, [pc, #72]	; (8001d48 <_sbrk+0x68>)
 8001d00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d02:	4b10      	ldr	r3, [pc, #64]	; (8001d44 <_sbrk+0x64>)
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	18d3      	adds	r3, r2, r3
 8001d0a:	693a      	ldr	r2, [r7, #16]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d207      	bcs.n	8001d20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d10:	f00a fd00 	bl	800c714 <__errno>
 8001d14:	0003      	movs	r3, r0
 8001d16:	220c      	movs	r2, #12
 8001d18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	425b      	negs	r3, r3
 8001d1e:	e009      	b.n	8001d34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d20:	4b08      	ldr	r3, [pc, #32]	; (8001d44 <_sbrk+0x64>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d26:	4b07      	ldr	r3, [pc, #28]	; (8001d44 <_sbrk+0x64>)
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	18d2      	adds	r2, r2, r3
 8001d2e:	4b05      	ldr	r3, [pc, #20]	; (8001d44 <_sbrk+0x64>)
 8001d30:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001d32:	68fb      	ldr	r3, [r7, #12]
}
 8001d34:	0018      	movs	r0, r3
 8001d36:	46bd      	mov	sp, r7
 8001d38:	b006      	add	sp, #24
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	20004000 	.word	0x20004000
 8001d40:	00000400 	.word	0x00000400
 8001d44:	20000258 	.word	0x20000258
 8001d48:	20001670 	.word	0x20001670

08001d4c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001d50:	46c0      	nop			; (mov r8, r8)
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
	...

08001d58 <currentPhase>:
static void startTest();
static void stopTest();

//_____Dotaz na aktuální fázi testu_____//
TEST_PHASE currentPhase()
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
	return testPhase;
 8001d5c:	4b02      	ldr	r3, [pc, #8]	; (8001d68 <currentPhase+0x10>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
}
 8001d60:	0018      	movs	r0, r3
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	46c0      	nop			; (mov r8, r8)
 8001d68:	2000025c 	.word	0x2000025c

08001d6c <testHandler>:

//_____Funkce pro řízení testu_____//
void testHandler()
{
 8001d6c:	b5b0      	push	{r4, r5, r7, lr}
 8001d6e:	b092      	sub	sp, #72	; 0x48
 8001d70:	af02      	add	r7, sp, #8
	flags.testProgress = 0;
 8001d72:	4be2      	ldr	r3, [pc, #904]	; (80020fc <testHandler+0x390>)
 8001d74:	7e1a      	ldrb	r2, [r3, #24]
 8001d76:	2102      	movs	r1, #2
 8001d78:	438a      	bics	r2, r1
 8001d7a:	761a      	strb	r2, [r3, #24]

	if(flags.instructions.startRequest)
 8001d7c:	4bdf      	ldr	r3, [pc, #892]	; (80020fc <testHandler+0x390>)
 8001d7e:	7b1b      	ldrb	r3, [r3, #12]
 8001d80:	2201      	movs	r2, #1
 8001d82:	4013      	ands	r3, r2
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d02f      	beq.n	8001dea <testHandler+0x7e>
	{
		if(testPhase == WAITING)
 8001d8a:	4bdd      	ldr	r3, [pc, #884]	; (8002100 <testHandler+0x394>)
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d126      	bne.n	8001de0 <testHandler+0x74>
		{
			if(flags.conErr)
 8001d92:	4bda      	ldr	r3, [pc, #872]	; (80020fc <testHandler+0x390>)
 8001d94:	7e1b      	ldrb	r3, [r3, #24]
 8001d96:	2204      	movs	r2, #4
 8001d98:	4013      	ands	r3, r2
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d01c      	beq.n	8001dda <testHandler+0x6e>
			{
				char txt[] = {"Relay PCB connection error\n"};
 8001da0:	211c      	movs	r1, #28
 8001da2:	187b      	adds	r3, r7, r1
 8001da4:	4ad7      	ldr	r2, [pc, #860]	; (8002104 <testHandler+0x398>)
 8001da6:	ca31      	ldmia	r2!, {r0, r4, r5}
 8001da8:	c331      	stmia	r3!, {r0, r4, r5}
 8001daa:	ca31      	ldmia	r2!, {r0, r4, r5}
 8001dac:	c331      	stmia	r3!, {r0, r4, r5}
 8001dae:	6812      	ldr	r2, [r2, #0]
 8001db0:	601a      	str	r2, [r3, #0]
				pushStr(USB_Tx_Buffer, txt, strlen(txt));
 8001db2:	4bd5      	ldr	r3, [pc, #852]	; (8002108 <testHandler+0x39c>)
 8001db4:	681c      	ldr	r4, [r3, #0]
 8001db6:	000d      	movs	r5, r1
 8001db8:	187b      	adds	r3, r7, r1
 8001dba:	0018      	movs	r0, r3
 8001dbc:	f7fe f9a4 	bl	8000108 <strlen>
 8001dc0:	0003      	movs	r3, r0
 8001dc2:	001a      	movs	r2, r3
 8001dc4:	197b      	adds	r3, r7, r5
 8001dc6:	0019      	movs	r1, r3
 8001dc8:	0020      	movs	r0, r4
 8001dca:	f7ff fc52 	bl	8001672 <pushStr>
				flags.instructions.startRequest = 0;
 8001dce:	4bcb      	ldr	r3, [pc, #812]	; (80020fc <testHandler+0x390>)
 8001dd0:	7b1a      	ldrb	r2, [r3, #12]
 8001dd2:	2101      	movs	r1, #1
 8001dd4:	438a      	bics	r2, r1
 8001dd6:	731a      	strb	r2, [r3, #12]
 8001dd8:	e007      	b.n	8001dea <testHandler+0x7e>
			}
			else
			{
				startTest();
 8001dda:	f000 f9a9 	bl	8002130 <startTest>
 8001dde:	e004      	b.n	8001dea <testHandler+0x7e>
			}
		}
		else
		{
			flags.startConflict = 1;
 8001de0:	4bc6      	ldr	r3, [pc, #792]	; (80020fc <testHandler+0x390>)
 8001de2:	7e1a      	ldrb	r2, [r3, #24]
 8001de4:	2101      	movs	r1, #1
 8001de6:	430a      	orrs	r2, r1
 8001de8:	761a      	strb	r2, [r3, #24]
		}
	}
	if(flags.instructions.stopRequest)
 8001dea:	4bc4      	ldr	r3, [pc, #784]	; (80020fc <testHandler+0x390>)
 8001dec:	7b1b      	ldrb	r3, [r3, #12]
 8001dee:	2202      	movs	r2, #2
 8001df0:	4013      	ands	r3, r2
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <testHandler+0x90>
	{
		stopTest();
 8001df8:	f000 f9f8 	bl	80021ec <stopTest>
	}

	switch(testPhase)
 8001dfc:	4bc0      	ldr	r3, [pc, #768]	; (8002100 <testHandler+0x394>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	2b06      	cmp	r3, #6
 8001e02:	d900      	bls.n	8001e06 <testHandler+0x9a>
 8001e04:	e18f      	b.n	8002126 <testHandler+0x3ba>
 8001e06:	009a      	lsls	r2, r3, #2
 8001e08:	4bc0      	ldr	r3, [pc, #768]	; (800210c <testHandler+0x3a0>)
 8001e0a:	18d3      	adds	r3, r2, r3
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	469f      	mov	pc, r3
	{
	case WAITING:
		flags.testProgress = 0;
 8001e10:	4bba      	ldr	r3, [pc, #744]	; (80020fc <testHandler+0x390>)
 8001e12:	7e1a      	ldrb	r2, [r3, #24]
 8001e14:	2102      	movs	r1, #2
 8001e16:	438a      	bics	r2, r1
 8001e18:	761a      	strb	r2, [r3, #24]
		flags.meas.measRequest = 0;
 8001e1a:	4bb8      	ldr	r3, [pc, #736]	; (80020fc <testHandler+0x390>)
 8001e1c:	7d1a      	ldrb	r2, [r3, #20]
 8001e1e:	2101      	movs	r1, #1
 8001e20:	438a      	bics	r2, r1
 8001e22:	751a      	strb	r2, [r3, #20]
		break;
 8001e24:	e17f      	b.n	8002126 <testHandler+0x3ba>
	case START:

		//___Pokud je dokončeno měření napětí naprázdno...____//
		if(flags.meas.measComplete)
 8001e26:	4bb5      	ldr	r3, [pc, #724]	; (80020fc <testHandler+0x390>)
 8001e28:	7d1b      	ldrb	r3, [r3, #20]
 8001e2a:	2202      	movs	r2, #2
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d006      	beq.n	8001e42 <testHandler+0xd6>
		{
			testPhase++;
 8001e34:	4bb2      	ldr	r3, [pc, #712]	; (8002100 <testHandler+0x394>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	b2da      	uxtb	r2, r3
 8001e3c:	4bb0      	ldr	r3, [pc, #704]	; (8002100 <testHandler+0x394>)
 8001e3e:	701a      	strb	r2, [r3, #0]
		}
		else if(sysTime[SYSTIME_SEC] == 1)	//Pauza pro ustálení po sepnutí relé
		{
			flags.meas.measRequest = 1;
		}
		break;
 8001e40:	e156      	b.n	80020f0 <testHandler+0x384>
		else if(sysTime[SYSTIME_SEC] == 1)	//Pauza pro ustálení po sepnutí relé
 8001e42:	4bb3      	ldr	r3, [pc, #716]	; (8002110 <testHandler+0x3a4>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d000      	beq.n	8001e4c <testHandler+0xe0>
 8001e4a:	e151      	b.n	80020f0 <testHandler+0x384>
			flags.meas.measRequest = 1;
 8001e4c:	4bab      	ldr	r3, [pc, #684]	; (80020fc <testHandler+0x390>)
 8001e4e:	7d1a      	ldrb	r2, [r3, #20]
 8001e50:	2101      	movs	r1, #1
 8001e52:	430a      	orrs	r2, r1
 8001e54:	751a      	strb	r2, [r3, #20]
		break;
 8001e56:	e14b      	b.n	80020f0 <testHandler+0x384>
	case START_DONE:
		//___Připojení zátěže___//
		LOAD_MIN_ON;
 8001e58:	4bae      	ldr	r3, [pc, #696]	; (8002114 <testHandler+0x3a8>)
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	2180      	movs	r1, #128	; 0x80
 8001e5e:	0018      	movs	r0, r3
 8001e60:	f001 fb1d 	bl	800349e <HAL_GPIO_WritePin>
		LOAD_MAX_ON;
 8001e64:	4bab      	ldr	r3, [pc, #684]	; (8002114 <testHandler+0x3a8>)
 8001e66:	2201      	movs	r2, #1
 8001e68:	2140      	movs	r1, #64	; 0x40
 8001e6a:	0018      	movs	r0, r3
 8001e6c:	f001 fb17 	bl	800349e <HAL_GPIO_WritePin>

		testPhase++;
 8001e70:	4ba3      	ldr	r3, [pc, #652]	; (8002100 <testHandler+0x394>)
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	3301      	adds	r3, #1
 8001e76:	b2da      	uxtb	r2, r3
 8001e78:	4ba1      	ldr	r3, [pc, #644]	; (8002100 <testHandler+0x394>)
 8001e7a:	701a      	strb	r2, [r3, #0]
		flags.testProgress = 1;
 8001e7c:	4b9f      	ldr	r3, [pc, #636]	; (80020fc <testHandler+0x390>)
 8001e7e:	7e1a      	ldrb	r2, [r3, #24]
 8001e80:	2102      	movs	r1, #2
 8001e82:	430a      	orrs	r2, r1
 8001e84:	761a      	strb	r2, [r3, #24]
		//flags.ui.shortBeep = 1;

		PROGRESS_ON(*sourceInTesting, PROGRESS_LED1);	//blikání druhé progress led
 8001e86:	4ba4      	ldr	r3, [pc, #656]	; (8002118 <testHandler+0x3ac>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	781a      	ldrb	r2, [r3, #0]
 8001e8c:	4ba2      	ldr	r3, [pc, #648]	; (8002118 <testHandler+0x3ac>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	2120      	movs	r1, #32
 8001e92:	430a      	orrs	r2, r1
 8001e94:	b2d2      	uxtb	r2, r2
 8001e96:	701a      	strb	r2, [r3, #0]
		sendData();
 8001e98:	f7ff fcf8 	bl	800188c <sendData>

		//___Nulování času___//
		for(int i = 1; i < 4; i++)
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ea0:	e007      	b.n	8001eb2 <testHandler+0x146>
		{
			sysTime[i] = 0;
 8001ea2:	4b9b      	ldr	r3, [pc, #620]	; (8002110 <testHandler+0x3a4>)
 8001ea4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001ea6:	0092      	lsls	r2, r2, #2
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	50d1      	str	r1, [r2, r3]
		for(int i = 1; i < 4; i++)
 8001eac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001eae:	3301      	adds	r3, #1
 8001eb0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001eb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001eb4:	2b03      	cmp	r3, #3
 8001eb6:	ddf4      	ble.n	8001ea2 <testHandler+0x136>
		}
		break;
 8001eb8:	e135      	b.n	8002126 <testHandler+0x3ba>
	case MAIN_TEST:
		if(flags.time.sec)	//___Změna času___//
 8001eba:	4b90      	ldr	r3, [pc, #576]	; (80020fc <testHandler+0x390>)
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	b2db      	uxtb	r3, r3
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d026      	beq.n	8001f16 <testHandler+0x1aa>
		{
			char time[9] = {0};
 8001ec8:	2510      	movs	r5, #16
 8001eca:	197b      	adds	r3, r7, r5
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	3304      	adds	r3, #4
 8001ed2:	2205      	movs	r2, #5
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	0018      	movs	r0, r3
 8001ed8:	f00a fc5a 	bl	800c790 <memset>
			sprintf(time, "%d:%d:%d", 60-sysTime[SYSTIME_SEC], 60-sysTime[SYSTIME_MIN], 3-sysTime[SYSTIME_HOUR]);
 8001edc:	4b8c      	ldr	r3, [pc, #560]	; (8002110 <testHandler+0x3a4>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	223c      	movs	r2, #60	; 0x3c
 8001ee2:	1ad2      	subs	r2, r2, r3
 8001ee4:	4b8a      	ldr	r3, [pc, #552]	; (8002110 <testHandler+0x3a4>)
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	213c      	movs	r1, #60	; 0x3c
 8001eea:	1acc      	subs	r4, r1, r3
 8001eec:	4b88      	ldr	r3, [pc, #544]	; (8002110 <testHandler+0x3a4>)
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	2103      	movs	r1, #3
 8001ef2:	1acb      	subs	r3, r1, r3
 8001ef4:	4989      	ldr	r1, [pc, #548]	; (800211c <testHandler+0x3b0>)
 8001ef6:	1978      	adds	r0, r7, r5
 8001ef8:	9300      	str	r3, [sp, #0]
 8001efa:	0023      	movs	r3, r4
 8001efc:	f00a fd0a 	bl	800c914 <siprintf>
			//writeRow(time, strlen(time), 0, LEFT);

			PROGRESS_RUNNING(*sourceInTesting, PROGRESS_LED2);	//blikání druhé progress led
 8001f00:	4b85      	ldr	r3, [pc, #532]	; (8002118 <testHandler+0x3ac>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	781a      	ldrb	r2, [r3, #0]
 8001f06:	4b84      	ldr	r3, [pc, #528]	; (8002118 <testHandler+0x3ac>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	2110      	movs	r1, #16
 8001f0c:	404a      	eors	r2, r1
 8001f0e:	b2d2      	uxtb	r2, r2
 8001f10:	701a      	strb	r2, [r3, #0]
			sendData();
 8001f12:	f7ff fcbb 	bl	800188c <sendData>
		}
#ifdef __DEBUG_TEST__
		if(!(sysTime[SYSTIME_MIN] % 10) && sysTime[SYSTIME_MIN] != 0 && flags.time.min)	//___Měření napětí každých deset minut___//
 8001f16:	4b7e      	ldr	r3, [pc, #504]	; (8002110 <testHandler+0x3a4>)
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	210a      	movs	r1, #10
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	f7fe fa75 	bl	800040c <__aeabi_idivmod>
 8001f22:	1e0b      	subs	r3, r1, #0
 8001f24:	d10f      	bne.n	8001f46 <testHandler+0x1da>
 8001f26:	4b7a      	ldr	r3, [pc, #488]	; (8002110 <testHandler+0x3a4>)
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d00b      	beq.n	8001f46 <testHandler+0x1da>
 8001f2e:	4b73      	ldr	r3, [pc, #460]	; (80020fc <testHandler+0x390>)
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	2204      	movs	r2, #4
 8001f34:	4013      	ands	r3, r2
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d004      	beq.n	8001f46 <testHandler+0x1da>
#else
		if(!(sysTime[SYSTIME_MIN] % 10) && sysTime[SYSTIME_MIN] != 0 && flags.time.min)	//___Měření napětí každých deset minut___//
#endif
		{
			flags.meas.measRequest = 1;
 8001f3c:	4b6f      	ldr	r3, [pc, #444]	; (80020fc <testHandler+0x390>)
 8001f3e:	7d1a      	ldrb	r2, [r3, #20]
 8001f40:	2101      	movs	r1, #1
 8001f42:	430a      	orrs	r2, r1
 8001f44:	751a      	strb	r2, [r3, #20]
		}
#ifdef __DEBUG_TEST__
		if(sysTime[SYSTIME_MIN] >= 30)	//___Po jedné hodině je měření u konce___//
 8001f46:	4b72      	ldr	r3, [pc, #456]	; (8002110 <testHandler+0x3a4>)
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	2b1d      	cmp	r3, #29
 8001f4c:	dc00      	bgt.n	8001f50 <testHandler+0x1e4>
 8001f4e:	e0d1      	b.n	80020f4 <testHandler+0x388>
#else
		if(sysTime[SYSTIME_HOUR] >= 3)	//___Po třech hodinách je měření u konce___//
#endif
		{
			testPhase++;
 8001f50:	4b6b      	ldr	r3, [pc, #428]	; (8002100 <testHandler+0x394>)
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	3301      	adds	r3, #1
 8001f56:	b2da      	uxtb	r2, r3
 8001f58:	4b69      	ldr	r3, [pc, #420]	; (8002100 <testHandler+0x394>)
 8001f5a:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001f5c:	e0ca      	b.n	80020f4 <testHandler+0x388>
	case MAIN_TEST_DONE:
		if(!flags.meas.measRunning)
 8001f5e:	4b67      	ldr	r3, [pc, #412]	; (80020fc <testHandler+0x390>)
 8001f60:	7d1b      	ldrb	r3, [r3, #20]
 8001f62:	2208      	movs	r2, #8
 8001f64:	4013      	ands	r3, r2
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d000      	beq.n	8001f6e <testHandler+0x202>
 8001f6c:	e0c4      	b.n	80020f8 <testHandler+0x38c>
		{
			flags.ui.notice = 1;
 8001f6e:	4b63      	ldr	r3, [pc, #396]	; (80020fc <testHandler+0x390>)
 8001f70:	7c1a      	ldrb	r2, [r3, #16]
 8001f72:	2108      	movs	r1, #8
 8001f74:	430a      	orrs	r2, r1
 8001f76:	741a      	strb	r2, [r3, #16]
			flags.testProgress = 1;
 8001f78:	4b60      	ldr	r3, [pc, #384]	; (80020fc <testHandler+0x390>)
 8001f7a:	7e1a      	ldrb	r2, [r3, #24]
 8001f7c:	2102      	movs	r1, #2
 8001f7e:	430a      	orrs	r2, r1
 8001f80:	761a      	strb	r2, [r3, #24]

			testPhase++;
 8001f82:	4b5f      	ldr	r3, [pc, #380]	; (8002100 <testHandler+0x394>)
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	3301      	adds	r3, #1
 8001f88:	b2da      	uxtb	r2, r3
 8001f8a:	4b5d      	ldr	r3, [pc, #372]	; (8002100 <testHandler+0x394>)
 8001f8c:	701a      	strb	r2, [r3, #0]

			LOAD_MIN_OFF;
 8001f8e:	4b61      	ldr	r3, [pc, #388]	; (8002114 <testHandler+0x3a8>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	2180      	movs	r1, #128	; 0x80
 8001f94:	0018      	movs	r0, r3
 8001f96:	f001 fa82 	bl	800349e <HAL_GPIO_WritePin>
			LOAD_MAX_OFF;
 8001f9a:	4b5e      	ldr	r3, [pc, #376]	; (8002114 <testHandler+0x3a8>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	2140      	movs	r1, #64	; 0x40
 8001fa0:	0018      	movs	r0, r3
 8001fa2:	f001 fa7c 	bl	800349e <HAL_GPIO_WritePin>

			PROGRESS_ON(*sourceInTesting, PROGRESS_LED2);
 8001fa6:	4b5c      	ldr	r3, [pc, #368]	; (8002118 <testHandler+0x3ac>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	781a      	ldrb	r2, [r3, #0]
 8001fac:	4b5a      	ldr	r3, [pc, #360]	; (8002118 <testHandler+0x3ac>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2110      	movs	r1, #16
 8001fb2:	430a      	orrs	r2, r1
 8001fb4:	b2d2      	uxtb	r2, r2
 8001fb6:	701a      	strb	r2, [r3, #0]
			PWR_OFF(*sourceInTesting);
 8001fb8:	4b57      	ldr	r3, [pc, #348]	; (8002118 <testHandler+0x3ac>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	781a      	ldrb	r2, [r3, #0]
 8001fbe:	4b56      	ldr	r3, [pc, #344]	; (8002118 <testHandler+0x3ac>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2101      	movs	r1, #1
 8001fc4:	430a      	orrs	r2, r1
 8001fc6:	b2d2      	uxtb	r2, r2
 8001fc8:	701a      	strb	r2, [r3, #0]
			sendData();
 8001fca:	f7ff fc5f 	bl	800188c <sendData>

			//___Nulování času___//
			for(int i = 1; i < 4; i++)
 8001fce:	2301      	movs	r3, #1
 8001fd0:	63bb      	str	r3, [r7, #56]	; 0x38
 8001fd2:	e007      	b.n	8001fe4 <testHandler+0x278>
			{
				sysTime[i] = 0;
 8001fd4:	4b4e      	ldr	r3, [pc, #312]	; (8002110 <testHandler+0x3a4>)
 8001fd6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001fd8:	0092      	lsls	r2, r2, #2
 8001fda:	2100      	movs	r1, #0
 8001fdc:	50d1      	str	r1, [r2, r3]
			for(int i = 1; i < 4; i++)
 8001fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	63bb      	str	r3, [r7, #56]	; 0x38
 8001fe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fe6:	2b03      	cmp	r3, #3
 8001fe8:	ddf4      	ble.n	8001fd4 <testHandler+0x268>
			}
		}
		break;
 8001fea:	e085      	b.n	80020f8 <testHandler+0x38c>
	case BATTERY_TEST:
		if(flags.time.sec)	//___Změna času___//
 8001fec:	4b43      	ldr	r3, [pc, #268]	; (80020fc <testHandler+0x390>)
 8001fee:	781b      	ldrb	r3, [r3, #0]
 8001ff0:	2202      	movs	r2, #2
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d025      	beq.n	8002046 <testHandler+0x2da>
		{
			char time[9] = {0};
 8001ffa:	1d3b      	adds	r3, r7, #4
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	3304      	adds	r3, #4
 8002002:	2205      	movs	r2, #5
 8002004:	2100      	movs	r1, #0
 8002006:	0018      	movs	r0, r3
 8002008:	f00a fbc2 	bl	800c790 <memset>
			sprintf(time, "%d:%d:%d", 60-sysTime[SYSTIME_SEC], 60-sysTime[SYSTIME_MIN], 3-sysTime[SYSTIME_HOUR]);
 800200c:	4b40      	ldr	r3, [pc, #256]	; (8002110 <testHandler+0x3a4>)
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	223c      	movs	r2, #60	; 0x3c
 8002012:	1ad2      	subs	r2, r2, r3
 8002014:	4b3e      	ldr	r3, [pc, #248]	; (8002110 <testHandler+0x3a4>)
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	213c      	movs	r1, #60	; 0x3c
 800201a:	1acc      	subs	r4, r1, r3
 800201c:	4b3c      	ldr	r3, [pc, #240]	; (8002110 <testHandler+0x3a4>)
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	2103      	movs	r1, #3
 8002022:	1acb      	subs	r3, r1, r3
 8002024:	493d      	ldr	r1, [pc, #244]	; (800211c <testHandler+0x3b0>)
 8002026:	1d38      	adds	r0, r7, #4
 8002028:	9300      	str	r3, [sp, #0]
 800202a:	0023      	movs	r3, r4
 800202c:	f00a fc72 	bl	800c914 <siprintf>
			//writeRow(time, strlen(time), 0, LEFT);

			PROGRESS_RUNNING(*sourceInTesting, PROGRESS_LED3);	//blikání třetí progress led
 8002030:	4b39      	ldr	r3, [pc, #228]	; (8002118 <testHandler+0x3ac>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	781a      	ldrb	r2, [r3, #0]
 8002036:	4b38      	ldr	r3, [pc, #224]	; (8002118 <testHandler+0x3ac>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2108      	movs	r1, #8
 800203c:	404a      	eors	r2, r1
 800203e:	b2d2      	uxtb	r2, r2
 8002040:	701a      	strb	r2, [r3, #0]
			sendData();
 8002042:	f7ff fc23 	bl	800188c <sendData>
		}
		if(!(sysTime[SYSTIME_MIN] % 5) && sysTime[SYSTIME_MIN] != 0 && flags.time.min)	//___Měření napětí každých pět minut___//
 8002046:	4b32      	ldr	r3, [pc, #200]	; (8002110 <testHandler+0x3a4>)
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	2105      	movs	r1, #5
 800204c:	0018      	movs	r0, r3
 800204e:	f7fe f9dd 	bl	800040c <__aeabi_idivmod>
 8002052:	1e0b      	subs	r3, r1, #0
 8002054:	d10f      	bne.n	8002076 <testHandler+0x30a>
 8002056:	4b2e      	ldr	r3, [pc, #184]	; (8002110 <testHandler+0x3a4>)
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d00b      	beq.n	8002076 <testHandler+0x30a>
 800205e:	4b27      	ldr	r3, [pc, #156]	; (80020fc <testHandler+0x390>)
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	2204      	movs	r2, #4
 8002064:	4013      	ands	r3, r2
 8002066:	b2db      	uxtb	r3, r3
 8002068:	2b00      	cmp	r3, #0
 800206a:	d004      	beq.n	8002076 <testHandler+0x30a>
		{
			flags.meas.measRequest = 1;
 800206c:	4b23      	ldr	r3, [pc, #140]	; (80020fc <testHandler+0x390>)
 800206e:	7d1a      	ldrb	r2, [r3, #20]
 8002070:	2101      	movs	r1, #1
 8002072:	430a      	orrs	r2, r1
 8002074:	751a      	strb	r2, [r3, #20]
		}
		if(sysTime[SYSTIME_MIN] >= 15)	//___Po třech hodinách je měření u konce___//
 8002076:	4b26      	ldr	r3, [pc, #152]	; (8002110 <testHandler+0x3a4>)
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	2b0e      	cmp	r3, #14
 800207c:	dd50      	ble.n	8002120 <testHandler+0x3b4>
		{
			testPhase++;
 800207e:	4b20      	ldr	r3, [pc, #128]	; (8002100 <testHandler+0x394>)
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	3301      	adds	r3, #1
 8002084:	b2da      	uxtb	r2, r3
 8002086:	4b1e      	ldr	r3, [pc, #120]	; (8002100 <testHandler+0x394>)
 8002088:	701a      	strb	r2, [r3, #0]
		}
		break;
 800208a:	e049      	b.n	8002120 <testHandler+0x3b4>
	case BATTERY_TEST_DONE:
		if(!flags.meas.measRunning)
 800208c:	4b1b      	ldr	r3, [pc, #108]	; (80020fc <testHandler+0x390>)
 800208e:	7d1b      	ldrb	r3, [r3, #20]
 8002090:	2208      	movs	r2, #8
 8002092:	4013      	ands	r3, r2
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b00      	cmp	r3, #0
 8002098:	d144      	bne.n	8002124 <testHandler+0x3b8>
		{
			flags.ui.done = 1;
 800209a:	4b18      	ldr	r3, [pc, #96]	; (80020fc <testHandler+0x390>)
 800209c:	7c1a      	ldrb	r2, [r3, #16]
 800209e:	2110      	movs	r1, #16
 80020a0:	430a      	orrs	r2, r1
 80020a2:	741a      	strb	r2, [r3, #16]
			flags.testProgress = 1;
 80020a4:	4b15      	ldr	r3, [pc, #84]	; (80020fc <testHandler+0x390>)
 80020a6:	7e1a      	ldrb	r2, [r3, #24]
 80020a8:	2102      	movs	r1, #2
 80020aa:	430a      	orrs	r2, r1
 80020ac:	761a      	strb	r2, [r3, #24]

			//Zobrazit text na displej

			PROGRESS_ON(*sourceInTesting, PROGRESS_LED3);
 80020ae:	4b1a      	ldr	r3, [pc, #104]	; (8002118 <testHandler+0x3ac>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	781a      	ldrb	r2, [r3, #0]
 80020b4:	4b18      	ldr	r3, [pc, #96]	; (8002118 <testHandler+0x3ac>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2108      	movs	r1, #8
 80020ba:	430a      	orrs	r2, r1
 80020bc:	b2d2      	uxtb	r2, r2
 80020be:	701a      	strb	r2, [r3, #0]
			RELAY_OFF(*sourceInTesting);
 80020c0:	4b15      	ldr	r3, [pc, #84]	; (8002118 <testHandler+0x3ac>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	781a      	ldrb	r2, [r3, #0]
 80020c6:	4b14      	ldr	r3, [pc, #80]	; (8002118 <testHandler+0x3ac>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	2102      	movs	r1, #2
 80020cc:	438a      	bics	r2, r1
 80020ce:	b2d2      	uxtb	r2, r2
 80020d0:	701a      	strb	r2, [r3, #0]
			PWR_ON(*sourceInTesting);
 80020d2:	4b11      	ldr	r3, [pc, #68]	; (8002118 <testHandler+0x3ac>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	781a      	ldrb	r2, [r3, #0]
 80020d8:	4b0f      	ldr	r3, [pc, #60]	; (8002118 <testHandler+0x3ac>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2101      	movs	r1, #1
 80020de:	438a      	bics	r2, r1
 80020e0:	b2d2      	uxtb	r2, r2
 80020e2:	701a      	strb	r2, [r3, #0]
			sendData();
 80020e4:	f7ff fbd2 	bl	800188c <sendData>

			testPhase = WAITING;
 80020e8:	4b05      	ldr	r3, [pc, #20]	; (8002100 <testHandler+0x394>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	701a      	strb	r2, [r3, #0]
		}
		break;
 80020ee:	e019      	b.n	8002124 <testHandler+0x3b8>
		break;
 80020f0:	46c0      	nop			; (mov r8, r8)
 80020f2:	e018      	b.n	8002126 <testHandler+0x3ba>
		break;
 80020f4:	46c0      	nop			; (mov r8, r8)
 80020f6:	e016      	b.n	8002126 <testHandler+0x3ba>
		break;
 80020f8:	46c0      	nop			; (mov r8, r8)
 80020fa:	e014      	b.n	8002126 <testHandler+0x3ba>
 80020fc:	20000618 	.word	0x20000618
 8002100:	2000025c 	.word	0x2000025c
 8002104:	0800d03c 	.word	0x0800d03c
 8002108:	20000488 	.word	0x20000488
 800210c:	0800d134 	.word	0x0800d134
 8002110:	2000023c 	.word	0x2000023c
 8002114:	48000800 	.word	0x48000800
 8002118:	200006c8 	.word	0x200006c8
 800211c:	0800d030 	.word	0x0800d030
		break;
 8002120:	46c0      	nop			; (mov r8, r8)
 8002122:	e000      	b.n	8002126 <testHandler+0x3ba>
		break;
 8002124:	46c0      	nop			; (mov r8, r8)

	}
}
 8002126:	46c0      	nop			; (mov r8, r8)
 8002128:	46bd      	mov	sp, r7
 800212a:	b010      	add	sp, #64	; 0x40
 800212c:	bdb0      	pop	{r4, r5, r7, pc}
 800212e:	46c0      	nop			; (mov r8, r8)

08002130 <startTest>:

//_____Funkce pro zahájení testu_____//
static void startTest(/*ukazatel na zdroj*/)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
	flags.ui.shortBeep = 1;
 8002136:	4b27      	ldr	r3, [pc, #156]	; (80021d4 <startTest+0xa4>)
 8002138:	7c1a      	ldrb	r2, [r3, #16]
 800213a:	2101      	movs	r1, #1
 800213c:	430a      	orrs	r2, r1
 800213e:	741a      	strb	r2, [r3, #16]
	testPhase = START;
 8002140:	4b25      	ldr	r3, [pc, #148]	; (80021d8 <startTest+0xa8>)
 8002142:	2201      	movs	r2, #1
 8002144:	701a      	strb	r2, [r3, #0]
	flags.testProgress = 1;
 8002146:	4b23      	ldr	r3, [pc, #140]	; (80021d4 <startTest+0xa4>)
 8002148:	7e1a      	ldrb	r2, [r3, #24]
 800214a:	2102      	movs	r1, #2
 800214c:	430a      	orrs	r2, r1
 800214e:	761a      	strb	r2, [r3, #24]

	sourceInTesting = &regValues[0/*ukazatel na zdroj*/];
 8002150:	4b22      	ldr	r3, [pc, #136]	; (80021dc <startTest+0xac>)
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	4b22      	ldr	r3, [pc, #136]	; (80021e0 <startTest+0xb0>)
 8002156:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < regCount; i++)
 8002158:	2300      	movs	r3, #0
 800215a:	607b      	str	r3, [r7, #4]
 800215c:	e008      	b.n	8002170 <startTest+0x40>
	{
		regValues[i] = 0;
 800215e:	4b1f      	ldr	r3, [pc, #124]	; (80021dc <startTest+0xac>)
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	18d3      	adds	r3, r2, r3
 8002166:	2200      	movs	r2, #0
 8002168:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < regCount; i++)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	3301      	adds	r3, #1
 800216e:	607b      	str	r3, [r7, #4]
 8002170:	4b1c      	ldr	r3, [pc, #112]	; (80021e4 <startTest+0xb4>)
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	001a      	movs	r2, r3
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4293      	cmp	r3, r2
 800217a:	dbf0      	blt.n	800215e <startTest+0x2e>
	}
	PROGRESS_ON(*sourceInTesting, PROGRESS_LED1);	//rozsvítit první ledku progress
 800217c:	4b18      	ldr	r3, [pc, #96]	; (80021e0 <startTest+0xb0>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	781a      	ldrb	r2, [r3, #0]
 8002182:	4b17      	ldr	r3, [pc, #92]	; (80021e0 <startTest+0xb0>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	2120      	movs	r1, #32
 8002188:	430a      	orrs	r2, r1
 800218a:	b2d2      	uxtb	r2, r2
 800218c:	701a      	strb	r2, [r3, #0]
	RELAY_ON(*sourceInTesting);	//připojit relé
 800218e:	4b14      	ldr	r3, [pc, #80]	; (80021e0 <startTest+0xb0>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	781a      	ldrb	r2, [r3, #0]
 8002194:	4b12      	ldr	r3, [pc, #72]	; (80021e0 <startTest+0xb0>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	2102      	movs	r1, #2
 800219a:	430a      	orrs	r2, r1
 800219c:	b2d2      	uxtb	r2, r2
 800219e:	701a      	strb	r2, [r3, #0]

	sendData();	//poslat konfiguraci shift registrům
 80021a0:	f7ff fb74 	bl	800188c <sendData>
	//Zobrazit text na displej

	//___Nulování času___//
	for(int i = 1; i < 4; i++)
 80021a4:	2301      	movs	r3, #1
 80021a6:	603b      	str	r3, [r7, #0]
 80021a8:	e007      	b.n	80021ba <startTest+0x8a>
	{
		sysTime[i] = 0;
 80021aa:	4b0f      	ldr	r3, [pc, #60]	; (80021e8 <startTest+0xb8>)
 80021ac:	683a      	ldr	r2, [r7, #0]
 80021ae:	0092      	lsls	r2, r2, #2
 80021b0:	2100      	movs	r1, #0
 80021b2:	50d1      	str	r1, [r2, r3]
	for(int i = 1; i < 4; i++)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	3301      	adds	r3, #1
 80021b8:	603b      	str	r3, [r7, #0]
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	2b03      	cmp	r3, #3
 80021be:	ddf4      	ble.n	80021aa <startTest+0x7a>
	}

	flags.instructions.startRequest = 0;
 80021c0:	4b04      	ldr	r3, [pc, #16]	; (80021d4 <startTest+0xa4>)
 80021c2:	7b1a      	ldrb	r2, [r3, #12]
 80021c4:	2101      	movs	r1, #1
 80021c6:	438a      	bics	r2, r1
 80021c8:	731a      	strb	r2, [r3, #12]
}
 80021ca:	46c0      	nop			; (mov r8, r8)
 80021cc:	46bd      	mov	sp, r7
 80021ce:	b002      	add	sp, #8
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	46c0      	nop			; (mov r8, r8)
 80021d4:	20000618 	.word	0x20000618
 80021d8:	2000025c 	.word	0x2000025c
 80021dc:	200006b8 	.word	0x200006b8
 80021e0:	200006c8 	.word	0x200006c8
 80021e4:	200006bd 	.word	0x200006bd
 80021e8:	2000023c 	.word	0x2000023c

080021ec <stopTest>:

//_____Funkce pro ukončení testu_____//
static void stopTest()
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
	flags.ui.longBeep = 1;
 80021f0:	4b15      	ldr	r3, [pc, #84]	; (8002248 <stopTest+0x5c>)
 80021f2:	7c1a      	ldrb	r2, [r3, #16]
 80021f4:	2102      	movs	r1, #2
 80021f6:	430a      	orrs	r2, r1
 80021f8:	741a      	strb	r2, [r3, #16]
	testPhase = WAITING;
 80021fa:	4b14      	ldr	r3, [pc, #80]	; (800224c <stopTest+0x60>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	701a      	strb	r2, [r3, #0]

	//Zobrazit text na displej
	LOAD_MIN_OFF;
 8002200:	4b13      	ldr	r3, [pc, #76]	; (8002250 <stopTest+0x64>)
 8002202:	2200      	movs	r2, #0
 8002204:	2180      	movs	r1, #128	; 0x80
 8002206:	0018      	movs	r0, r3
 8002208:	f001 f949 	bl	800349e <HAL_GPIO_WritePin>
	LOAD_MAX_OFF;
 800220c:	4b10      	ldr	r3, [pc, #64]	; (8002250 <stopTest+0x64>)
 800220e:	2200      	movs	r2, #0
 8002210:	2140      	movs	r1, #64	; 0x40
 8002212:	0018      	movs	r0, r3
 8002214:	f001 f943 	bl	800349e <HAL_GPIO_WritePin>

	*sourceInTesting = 0;
 8002218:	4b0e      	ldr	r3, [pc, #56]	; (8002254 <stopTest+0x68>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2200      	movs	r2, #0
 800221e:	701a      	strb	r2, [r3, #0]
	ERROR_ON(*sourceInTesting);
 8002220:	4b0c      	ldr	r3, [pc, #48]	; (8002254 <stopTest+0x68>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	781a      	ldrb	r2, [r3, #0]
 8002226:	4b0b      	ldr	r3, [pc, #44]	; (8002254 <stopTest+0x68>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	2104      	movs	r1, #4
 800222c:	430a      	orrs	r2, r1
 800222e:	b2d2      	uxtb	r2, r2
 8002230:	701a      	strb	r2, [r3, #0]
	sendData();
 8002232:	f7ff fb2b 	bl	800188c <sendData>

	flags.instructions.stopRequest = 0;
 8002236:	4b04      	ldr	r3, [pc, #16]	; (8002248 <stopTest+0x5c>)
 8002238:	7b1a      	ldrb	r2, [r3, #12]
 800223a:	2102      	movs	r1, #2
 800223c:	438a      	bics	r2, r1
 800223e:	731a      	strb	r2, [r3, #12]
}
 8002240:	46c0      	nop			; (mov r8, r8)
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	46c0      	nop			; (mov r8, r8)
 8002248:	20000618 	.word	0x20000618
 800224c:	2000025c 	.word	0x2000025c
 8002250:	48000800 	.word	0x48000800
 8002254:	200006c8 	.word	0x200006c8

08002258 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002258:	480d      	ldr	r0, [pc, #52]	; (8002290 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800225a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800225c:	480d      	ldr	r0, [pc, #52]	; (8002294 <LoopForever+0x6>)
  ldr r1, =_edata
 800225e:	490e      	ldr	r1, [pc, #56]	; (8002298 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002260:	4a0e      	ldr	r2, [pc, #56]	; (800229c <LoopForever+0xe>)
  movs r3, #0
 8002262:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002264:	e002      	b.n	800226c <LoopCopyDataInit>

08002266 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002266:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002268:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800226a:	3304      	adds	r3, #4

0800226c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800226c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800226e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002270:	d3f9      	bcc.n	8002266 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002272:	4a0b      	ldr	r2, [pc, #44]	; (80022a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002274:	4c0b      	ldr	r4, [pc, #44]	; (80022a4 <LoopForever+0x16>)
  movs r3, #0
 8002276:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002278:	e001      	b.n	800227e <LoopFillZerobss>

0800227a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800227a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800227c:	3204      	adds	r2, #4

0800227e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800227e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002280:	d3fb      	bcc.n	800227a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002282:	f7ff fd63 	bl	8001d4c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002286:	f00a fa4b 	bl	800c720 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800228a:	f7fe fa4b 	bl	8000724 <main>

0800228e <LoopForever>:

LoopForever:
    b LoopForever
 800228e:	e7fe      	b.n	800228e <LoopForever>
  ldr   r0, =_estack
 8002290:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8002294:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002298:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 800229c:	0800d27c 	.word	0x0800d27c
  ldr r2, =_sbss
 80022a0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80022a4:	2000166c 	.word	0x2000166c

080022a8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80022a8:	e7fe      	b.n	80022a8 <ADC1_COMP_IRQHandler>
	...

080022ac <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022b0:	4b07      	ldr	r3, [pc, #28]	; (80022d0 <HAL_Init+0x24>)
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <HAL_Init+0x24>)
 80022b6:	2110      	movs	r1, #16
 80022b8:	430a      	orrs	r2, r1
 80022ba:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80022bc:	2003      	movs	r0, #3
 80022be:	f000 f809 	bl	80022d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022c2:	f7ff fb17 	bl	80018f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022c6:	2300      	movs	r3, #0
}
 80022c8:	0018      	movs	r0, r3
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	46c0      	nop			; (mov r8, r8)
 80022d0:	40022000 	.word	0x40022000

080022d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022d4:	b590      	push	{r4, r7, lr}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022dc:	4b14      	ldr	r3, [pc, #80]	; (8002330 <HAL_InitTick+0x5c>)
 80022de:	681c      	ldr	r4, [r3, #0]
 80022e0:	4b14      	ldr	r3, [pc, #80]	; (8002334 <HAL_InitTick+0x60>)
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	0019      	movs	r1, r3
 80022e6:	23fa      	movs	r3, #250	; 0xfa
 80022e8:	0098      	lsls	r0, r3, #2
 80022ea:	f7fd ff1f 	bl	800012c <__udivsi3>
 80022ee:	0003      	movs	r3, r0
 80022f0:	0019      	movs	r1, r3
 80022f2:	0020      	movs	r0, r4
 80022f4:	f7fd ff1a 	bl	800012c <__udivsi3>
 80022f8:	0003      	movs	r3, r0
 80022fa:	0018      	movs	r0, r3
 80022fc:	f000 fd17 	bl	8002d2e <HAL_SYSTICK_Config>
 8002300:	1e03      	subs	r3, r0, #0
 8002302:	d001      	beq.n	8002308 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e00f      	b.n	8002328 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2b03      	cmp	r3, #3
 800230c:	d80b      	bhi.n	8002326 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800230e:	6879      	ldr	r1, [r7, #4]
 8002310:	2301      	movs	r3, #1
 8002312:	425b      	negs	r3, r3
 8002314:	2200      	movs	r2, #0
 8002316:	0018      	movs	r0, r3
 8002318:	f000 fce4 	bl	8002ce4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800231c:	4b06      	ldr	r3, [pc, #24]	; (8002338 <HAL_InitTick+0x64>)
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002322:	2300      	movs	r3, #0
 8002324:	e000      	b.n	8002328 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
}
 8002328:	0018      	movs	r0, r3
 800232a:	46bd      	mov	sp, r7
 800232c:	b003      	add	sp, #12
 800232e:	bd90      	pop	{r4, r7, pc}
 8002330:	20000000 	.word	0x20000000
 8002334:	20000008 	.word	0x20000008
 8002338:	20000004 	.word	0x20000004

0800233c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002340:	4b05      	ldr	r3, [pc, #20]	; (8002358 <HAL_IncTick+0x1c>)
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	001a      	movs	r2, r3
 8002346:	4b05      	ldr	r3, [pc, #20]	; (800235c <HAL_IncTick+0x20>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	18d2      	adds	r2, r2, r3
 800234c:	4b03      	ldr	r3, [pc, #12]	; (800235c <HAL_IncTick+0x20>)
 800234e:	601a      	str	r2, [r3, #0]
}
 8002350:	46c0      	nop			; (mov r8, r8)
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	46c0      	nop			; (mov r8, r8)
 8002358:	20000008 	.word	0x20000008
 800235c:	200006cc 	.word	0x200006cc

08002360 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
  return uwTick;
 8002364:	4b02      	ldr	r3, [pc, #8]	; (8002370 <HAL_GetTick+0x10>)
 8002366:	681b      	ldr	r3, [r3, #0]
}
 8002368:	0018      	movs	r0, r3
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	46c0      	nop			; (mov r8, r8)
 8002370:	200006cc 	.word	0x200006cc

08002374 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b084      	sub	sp, #16
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800237c:	f7ff fff0 	bl	8002360 <HAL_GetTick>
 8002380:	0003      	movs	r3, r0
 8002382:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	3301      	adds	r3, #1
 800238c:	d005      	beq.n	800239a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800238e:	4b0a      	ldr	r3, [pc, #40]	; (80023b8 <HAL_Delay+0x44>)
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	001a      	movs	r2, r3
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	189b      	adds	r3, r3, r2
 8002398:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800239a:	46c0      	nop			; (mov r8, r8)
 800239c:	f7ff ffe0 	bl	8002360 <HAL_GetTick>
 80023a0:	0002      	movs	r2, r0
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d8f7      	bhi.n	800239c <HAL_Delay+0x28>
  {
  }
}
 80023ac:	46c0      	nop			; (mov r8, r8)
 80023ae:	46c0      	nop			; (mov r8, r8)
 80023b0:	46bd      	mov	sp, r7
 80023b2:	b004      	add	sp, #16
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	46c0      	nop			; (mov r8, r8)
 80023b8:	20000008 	.word	0x20000008

080023bc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023c4:	230f      	movs	r3, #15
 80023c6:	18fb      	adds	r3, r7, r3
 80023c8:	2200      	movs	r2, #0
 80023ca:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80023cc:	2300      	movs	r3, #0
 80023ce:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d101      	bne.n	80023da <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e125      	b.n	8002626 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d10a      	bne.n	80023f8 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2234      	movs	r2, #52	; 0x34
 80023ec:	2100      	movs	r1, #0
 80023ee:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	0018      	movs	r0, r3
 80023f4:	f7ff faa2 	bl	800193c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023fc:	2210      	movs	r2, #16
 80023fe:	4013      	ands	r3, r2
 8002400:	d000      	beq.n	8002404 <HAL_ADC_Init+0x48>
 8002402:	e103      	b.n	800260c <HAL_ADC_Init+0x250>
 8002404:	230f      	movs	r3, #15
 8002406:	18fb      	adds	r3, r7, r3
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d000      	beq.n	8002410 <HAL_ADC_Init+0x54>
 800240e:	e0fd      	b.n	800260c <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	2204      	movs	r2, #4
 8002418:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 800241a:	d000      	beq.n	800241e <HAL_ADC_Init+0x62>
 800241c:	e0f6      	b.n	800260c <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002422:	4a83      	ldr	r2, [pc, #524]	; (8002630 <HAL_ADC_Init+0x274>)
 8002424:	4013      	ands	r3, r2
 8002426:	2202      	movs	r2, #2
 8002428:	431a      	orrs	r2, r3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	2203      	movs	r2, #3
 8002436:	4013      	ands	r3, r2
 8002438:	2b01      	cmp	r3, #1
 800243a:	d112      	bne.n	8002462 <HAL_ADC_Init+0xa6>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2201      	movs	r2, #1
 8002444:	4013      	ands	r3, r2
 8002446:	2b01      	cmp	r3, #1
 8002448:	d009      	beq.n	800245e <HAL_ADC_Init+0xa2>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	68da      	ldr	r2, [r3, #12]
 8002450:	2380      	movs	r3, #128	; 0x80
 8002452:	021b      	lsls	r3, r3, #8
 8002454:	401a      	ands	r2, r3
 8002456:	2380      	movs	r3, #128	; 0x80
 8002458:	021b      	lsls	r3, r3, #8
 800245a:	429a      	cmp	r2, r3
 800245c:	d101      	bne.n	8002462 <HAL_ADC_Init+0xa6>
 800245e:	2301      	movs	r3, #1
 8002460:	e000      	b.n	8002464 <HAL_ADC_Init+0xa8>
 8002462:	2300      	movs	r3, #0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d116      	bne.n	8002496 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	68db      	ldr	r3, [r3, #12]
 800246e:	2218      	movs	r2, #24
 8002470:	4393      	bics	r3, r2
 8002472:	0019      	movs	r1, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	689a      	ldr	r2, [r3, #8]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	430a      	orrs	r2, r1
 800247e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	691b      	ldr	r3, [r3, #16]
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	0899      	lsrs	r1, r3, #2
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	685a      	ldr	r2, [r3, #4]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	430a      	orrs	r2, r1
 8002494:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	68da      	ldr	r2, [r3, #12]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4964      	ldr	r1, [pc, #400]	; (8002634 <HAL_ADC_Init+0x278>)
 80024a2:	400a      	ands	r2, r1
 80024a4:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	7e1b      	ldrb	r3, [r3, #24]
 80024aa:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	7e5b      	ldrb	r3, [r3, #25]
 80024b0:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80024b2:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	7e9b      	ldrb	r3, [r3, #26]
 80024b8:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80024ba:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d002      	beq.n	80024ca <HAL_ADC_Init+0x10e>
 80024c4:	2380      	movs	r3, #128	; 0x80
 80024c6:	015b      	lsls	r3, r3, #5
 80024c8:	e000      	b.n	80024cc <HAL_ADC_Init+0x110>
 80024ca:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80024cc:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80024d2:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	691b      	ldr	r3, [r3, #16]
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d101      	bne.n	80024e0 <HAL_ADC_Init+0x124>
 80024dc:	2304      	movs	r3, #4
 80024de:	e000      	b.n	80024e2 <HAL_ADC_Init+0x126>
 80024e0:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80024e2:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2124      	movs	r1, #36	; 0x24
 80024e8:	5c5b      	ldrb	r3, [r3, r1]
 80024ea:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80024ec:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80024ee:	68ba      	ldr	r2, [r7, #8]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	7edb      	ldrb	r3, [r3, #27]
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d115      	bne.n	8002528 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	7e9b      	ldrb	r3, [r3, #26]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d105      	bne.n	8002510 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	2280      	movs	r2, #128	; 0x80
 8002508:	0252      	lsls	r2, r2, #9
 800250a:	4313      	orrs	r3, r2
 800250c:	60bb      	str	r3, [r7, #8]
 800250e:	e00b      	b.n	8002528 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002514:	2220      	movs	r2, #32
 8002516:	431a      	orrs	r2, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002520:	2201      	movs	r2, #1
 8002522:	431a      	orrs	r2, r3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	69da      	ldr	r2, [r3, #28]
 800252c:	23c2      	movs	r3, #194	; 0xc2
 800252e:	33ff      	adds	r3, #255	; 0xff
 8002530:	429a      	cmp	r2, r3
 8002532:	d007      	beq.n	8002544 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 800253c:	4313      	orrs	r3, r2
 800253e:	68ba      	ldr	r2, [r7, #8]
 8002540:	4313      	orrs	r3, r2
 8002542:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	68d9      	ldr	r1, [r3, #12]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	68ba      	ldr	r2, [r7, #8]
 8002550:	430a      	orrs	r2, r1
 8002552:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002558:	2380      	movs	r3, #128	; 0x80
 800255a:	055b      	lsls	r3, r3, #21
 800255c:	429a      	cmp	r2, r3
 800255e:	d01b      	beq.n	8002598 <HAL_ADC_Init+0x1dc>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002564:	2b01      	cmp	r3, #1
 8002566:	d017      	beq.n	8002598 <HAL_ADC_Init+0x1dc>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800256c:	2b02      	cmp	r3, #2
 800256e:	d013      	beq.n	8002598 <HAL_ADC_Init+0x1dc>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002574:	2b03      	cmp	r3, #3
 8002576:	d00f      	beq.n	8002598 <HAL_ADC_Init+0x1dc>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800257c:	2b04      	cmp	r3, #4
 800257e:	d00b      	beq.n	8002598 <HAL_ADC_Init+0x1dc>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002584:	2b05      	cmp	r3, #5
 8002586:	d007      	beq.n	8002598 <HAL_ADC_Init+0x1dc>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800258c:	2b06      	cmp	r3, #6
 800258e:	d003      	beq.n	8002598 <HAL_ADC_Init+0x1dc>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002594:	2b07      	cmp	r3, #7
 8002596:	d112      	bne.n	80025be <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	695a      	ldr	r2, [r3, #20]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	2107      	movs	r1, #7
 80025a4:	438a      	bics	r2, r1
 80025a6:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	6959      	ldr	r1, [r3, #20]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b2:	2207      	movs	r2, #7
 80025b4:	401a      	ands	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	430a      	orrs	r2, r1
 80025bc:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	4a1c      	ldr	r2, [pc, #112]	; (8002638 <HAL_ADC_Init+0x27c>)
 80025c6:	4013      	ands	r3, r2
 80025c8:	68ba      	ldr	r2, [r7, #8]
 80025ca:	429a      	cmp	r2, r3
 80025cc:	d10b      	bne.n	80025e6 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2200      	movs	r2, #0
 80025d2:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025d8:	2203      	movs	r2, #3
 80025da:	4393      	bics	r3, r2
 80025dc:	2201      	movs	r2, #1
 80025de:	431a      	orrs	r2, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80025e4:	e01c      	b.n	8002620 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025ea:	2212      	movs	r2, #18
 80025ec:	4393      	bics	r3, r2
 80025ee:	2210      	movs	r2, #16
 80025f0:	431a      	orrs	r2, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025fa:	2201      	movs	r2, #1
 80025fc:	431a      	orrs	r2, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8002602:	230f      	movs	r3, #15
 8002604:	18fb      	adds	r3, r7, r3
 8002606:	2201      	movs	r2, #1
 8002608:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800260a:	e009      	b.n	8002620 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002610:	2210      	movs	r2, #16
 8002612:	431a      	orrs	r2, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8002618:	230f      	movs	r3, #15
 800261a:	18fb      	adds	r3, r7, r3
 800261c:	2201      	movs	r2, #1
 800261e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002620:	230f      	movs	r3, #15
 8002622:	18fb      	adds	r3, r7, r3
 8002624:	781b      	ldrb	r3, [r3, #0]
}
 8002626:	0018      	movs	r0, r3
 8002628:	46bd      	mov	sp, r7
 800262a:	b004      	add	sp, #16
 800262c:	bd80      	pop	{r7, pc}
 800262e:	46c0      	nop			; (mov r8, r8)
 8002630:	fffffefd 	.word	0xfffffefd
 8002634:	fffe0219 	.word	0xfffe0219
 8002638:	833fffe7 	.word	0x833fffe7

0800263c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800263c:	b590      	push	{r4, r7, lr}
 800263e:	b087      	sub	sp, #28
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002648:	2317      	movs	r3, #23
 800264a:	18fb      	adds	r3, r7, r3
 800264c:	2200      	movs	r2, #0
 800264e:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	2204      	movs	r2, #4
 8002658:	4013      	ands	r3, r2
 800265a:	d15e      	bne.n	800271a <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2234      	movs	r2, #52	; 0x34
 8002660:	5c9b      	ldrb	r3, [r3, r2]
 8002662:	2b01      	cmp	r3, #1
 8002664:	d101      	bne.n	800266a <HAL_ADC_Start_DMA+0x2e>
 8002666:	2302      	movs	r3, #2
 8002668:	e05e      	b.n	8002728 <HAL_ADC_Start_DMA+0xec>
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2234      	movs	r2, #52	; 0x34
 800266e:	2101      	movs	r1, #1
 8002670:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	7e5b      	ldrb	r3, [r3, #25]
 8002676:	2b01      	cmp	r3, #1
 8002678:	d007      	beq.n	800268a <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800267a:	2317      	movs	r3, #23
 800267c:	18fc      	adds	r4, r7, r3
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	0018      	movs	r0, r3
 8002682:	f000 f97b 	bl	800297c <ADC_Enable>
 8002686:	0003      	movs	r3, r0
 8002688:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800268a:	2317      	movs	r3, #23
 800268c:	18fb      	adds	r3, r7, r3
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d146      	bne.n	8002722 <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002698:	4a25      	ldr	r2, [pc, #148]	; (8002730 <HAL_ADC_Start_DMA+0xf4>)
 800269a:	4013      	ands	r3, r2
 800269c:	2280      	movs	r2, #128	; 0x80
 800269e:	0052      	lsls	r2, r2, #1
 80026a0:	431a      	orrs	r2, r3
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2200      	movs	r2, #0
 80026aa:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2234      	movs	r2, #52	; 0x34
 80026b0:	2100      	movs	r1, #0
 80026b2:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b8:	4a1e      	ldr	r2, [pc, #120]	; (8002734 <HAL_ADC_Start_DMA+0xf8>)
 80026ba:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c0:	4a1d      	ldr	r2, [pc, #116]	; (8002738 <HAL_ADC_Start_DMA+0xfc>)
 80026c2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c8:	4a1c      	ldr	r2, [pc, #112]	; (800273c <HAL_ADC_Start_DMA+0x100>)
 80026ca:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	221c      	movs	r2, #28
 80026d2:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	685a      	ldr	r2, [r3, #4]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2110      	movs	r1, #16
 80026e0:	430a      	orrs	r2, r1
 80026e2:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	68da      	ldr	r2, [r3, #12]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	2101      	movs	r1, #1
 80026f0:	430a      	orrs	r2, r1
 80026f2:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	3340      	adds	r3, #64	; 0x40
 80026fe:	0019      	movs	r1, r3
 8002700:	68ba      	ldr	r2, [r7, #8]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	f000 fb68 	bl	8002dd8 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	689a      	ldr	r2, [r3, #8]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2104      	movs	r1, #4
 8002714:	430a      	orrs	r2, r1
 8002716:	609a      	str	r2, [r3, #8]
 8002718:	e003      	b.n	8002722 <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800271a:	2317      	movs	r3, #23
 800271c:	18fb      	adds	r3, r7, r3
 800271e:	2202      	movs	r2, #2
 8002720:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002722:	2317      	movs	r3, #23
 8002724:	18fb      	adds	r3, r7, r3
 8002726:	781b      	ldrb	r3, [r3, #0]
}
 8002728:	0018      	movs	r0, r3
 800272a:	46bd      	mov	sp, r7
 800272c:	b007      	add	sp, #28
 800272e:	bd90      	pop	{r4, r7, pc}
 8002730:	fffff0fe 	.word	0xfffff0fe
 8002734:	08002a85 	.word	0x08002a85
 8002738:	08002b39 	.word	0x08002b39
 800273c:	08002b57 	.word	0x08002b57

08002740 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002748:	46c0      	nop			; (mov r8, r8)
 800274a:	46bd      	mov	sp, r7
 800274c:	b002      	add	sp, #8
 800274e:	bd80      	pop	{r7, pc}

08002750 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002758:	46c0      	nop			; (mov r8, r8)
 800275a:	46bd      	mov	sp, r7
 800275c:	b002      	add	sp, #8
 800275e:	bd80      	pop	{r7, pc}

08002760 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b084      	sub	sp, #16
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800276a:	230f      	movs	r3, #15
 800276c:	18fb      	adds	r3, r7, r3
 800276e:	2200      	movs	r2, #0
 8002770:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8002772:	2300      	movs	r3, #0
 8002774:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800277a:	2380      	movs	r3, #128	; 0x80
 800277c:	055b      	lsls	r3, r3, #21
 800277e:	429a      	cmp	r2, r3
 8002780:	d011      	beq.n	80027a6 <HAL_ADC_ConfigChannel+0x46>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002786:	2b01      	cmp	r3, #1
 8002788:	d00d      	beq.n	80027a6 <HAL_ADC_ConfigChannel+0x46>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800278e:	2b02      	cmp	r3, #2
 8002790:	d009      	beq.n	80027a6 <HAL_ADC_ConfigChannel+0x46>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002796:	2b03      	cmp	r3, #3
 8002798:	d005      	beq.n	80027a6 <HAL_ADC_ConfigChannel+0x46>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800279e:	2b04      	cmp	r3, #4
 80027a0:	d001      	beq.n	80027a6 <HAL_ADC_ConfigChannel+0x46>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2234      	movs	r2, #52	; 0x34
 80027aa:	5c9b      	ldrb	r3, [r3, r2]
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d101      	bne.n	80027b4 <HAL_ADC_ConfigChannel+0x54>
 80027b0:	2302      	movs	r3, #2
 80027b2:	e0d0      	b.n	8002956 <HAL_ADC_ConfigChannel+0x1f6>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2234      	movs	r2, #52	; 0x34
 80027b8:	2101      	movs	r1, #1
 80027ba:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	2204      	movs	r2, #4
 80027c4:	4013      	ands	r3, r2
 80027c6:	d000      	beq.n	80027ca <HAL_ADC_ConfigChannel+0x6a>
 80027c8:	e0b4      	b.n	8002934 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	4a64      	ldr	r2, [pc, #400]	; (8002960 <HAL_ADC_ConfigChannel+0x200>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d100      	bne.n	80027d6 <HAL_ADC_ConfigChannel+0x76>
 80027d4:	e082      	b.n	80028dc <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2201      	movs	r2, #1
 80027e2:	409a      	lsls	r2, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	430a      	orrs	r2, r1
 80027ea:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027f0:	2380      	movs	r3, #128	; 0x80
 80027f2:	055b      	lsls	r3, r3, #21
 80027f4:	429a      	cmp	r2, r3
 80027f6:	d037      	beq.n	8002868 <HAL_ADC_ConfigChannel+0x108>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d033      	beq.n	8002868 <HAL_ADC_ConfigChannel+0x108>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002804:	2b02      	cmp	r3, #2
 8002806:	d02f      	beq.n	8002868 <HAL_ADC_ConfigChannel+0x108>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800280c:	2b03      	cmp	r3, #3
 800280e:	d02b      	beq.n	8002868 <HAL_ADC_ConfigChannel+0x108>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002814:	2b04      	cmp	r3, #4
 8002816:	d027      	beq.n	8002868 <HAL_ADC_ConfigChannel+0x108>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800281c:	2b05      	cmp	r3, #5
 800281e:	d023      	beq.n	8002868 <HAL_ADC_ConfigChannel+0x108>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002824:	2b06      	cmp	r3, #6
 8002826:	d01f      	beq.n	8002868 <HAL_ADC_ConfigChannel+0x108>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800282c:	2b07      	cmp	r3, #7
 800282e:	d01b      	beq.n	8002868 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	695b      	ldr	r3, [r3, #20]
 800283a:	2107      	movs	r1, #7
 800283c:	400b      	ands	r3, r1
 800283e:	429a      	cmp	r2, r3
 8002840:	d012      	beq.n	8002868 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	695a      	ldr	r2, [r3, #20]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2107      	movs	r1, #7
 800284e:	438a      	bics	r2, r1
 8002850:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	6959      	ldr	r1, [r3, #20]
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	2207      	movs	r2, #7
 800285e:	401a      	ands	r2, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	430a      	orrs	r2, r1
 8002866:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2b10      	cmp	r3, #16
 800286e:	d007      	beq.n	8002880 <HAL_ADC_ConfigChannel+0x120>
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	2b11      	cmp	r3, #17
 8002876:	d003      	beq.n	8002880 <HAL_ADC_ConfigChannel+0x120>
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2b12      	cmp	r3, #18
 800287e:	d163      	bne.n	8002948 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002880:	4b38      	ldr	r3, [pc, #224]	; (8002964 <HAL_ADC_ConfigChannel+0x204>)
 8002882:	6819      	ldr	r1, [r3, #0]
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2b10      	cmp	r3, #16
 800288a:	d009      	beq.n	80028a0 <HAL_ADC_ConfigChannel+0x140>
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	2b11      	cmp	r3, #17
 8002892:	d102      	bne.n	800289a <HAL_ADC_ConfigChannel+0x13a>
 8002894:	2380      	movs	r3, #128	; 0x80
 8002896:	03db      	lsls	r3, r3, #15
 8002898:	e004      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x144>
 800289a:	2380      	movs	r3, #128	; 0x80
 800289c:	045b      	lsls	r3, r3, #17
 800289e:	e001      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x144>
 80028a0:	2380      	movs	r3, #128	; 0x80
 80028a2:	041b      	lsls	r3, r3, #16
 80028a4:	4a2f      	ldr	r2, [pc, #188]	; (8002964 <HAL_ADC_ConfigChannel+0x204>)
 80028a6:	430b      	orrs	r3, r1
 80028a8:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2b10      	cmp	r3, #16
 80028b0:	d14a      	bne.n	8002948 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028b2:	4b2d      	ldr	r3, [pc, #180]	; (8002968 <HAL_ADC_ConfigChannel+0x208>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	492d      	ldr	r1, [pc, #180]	; (800296c <HAL_ADC_ConfigChannel+0x20c>)
 80028b8:	0018      	movs	r0, r3
 80028ba:	f7fd fc37 	bl	800012c <__udivsi3>
 80028be:	0003      	movs	r3, r0
 80028c0:	001a      	movs	r2, r3
 80028c2:	0013      	movs	r3, r2
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	189b      	adds	r3, r3, r2
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028cc:	e002      	b.n	80028d4 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	3b01      	subs	r3, #1
 80028d2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d1f9      	bne.n	80028ce <HAL_ADC_ConfigChannel+0x16e>
 80028da:	e035      	b.n	8002948 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	2101      	movs	r1, #1
 80028e8:	4099      	lsls	r1, r3
 80028ea:	000b      	movs	r3, r1
 80028ec:	43d9      	mvns	r1, r3
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	400a      	ands	r2, r1
 80028f4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2b10      	cmp	r3, #16
 80028fc:	d007      	beq.n	800290e <HAL_ADC_ConfigChannel+0x1ae>
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2b11      	cmp	r3, #17
 8002904:	d003      	beq.n	800290e <HAL_ADC_ConfigChannel+0x1ae>
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2b12      	cmp	r3, #18
 800290c:	d11c      	bne.n	8002948 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800290e:	4b15      	ldr	r3, [pc, #84]	; (8002964 <HAL_ADC_ConfigChannel+0x204>)
 8002910:	6819      	ldr	r1, [r3, #0]
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	2b10      	cmp	r3, #16
 8002918:	d007      	beq.n	800292a <HAL_ADC_ConfigChannel+0x1ca>
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2b11      	cmp	r3, #17
 8002920:	d101      	bne.n	8002926 <HAL_ADC_ConfigChannel+0x1c6>
 8002922:	4b13      	ldr	r3, [pc, #76]	; (8002970 <HAL_ADC_ConfigChannel+0x210>)
 8002924:	e002      	b.n	800292c <HAL_ADC_ConfigChannel+0x1cc>
 8002926:	4b13      	ldr	r3, [pc, #76]	; (8002974 <HAL_ADC_ConfigChannel+0x214>)
 8002928:	e000      	b.n	800292c <HAL_ADC_ConfigChannel+0x1cc>
 800292a:	4b13      	ldr	r3, [pc, #76]	; (8002978 <HAL_ADC_ConfigChannel+0x218>)
 800292c:	4a0d      	ldr	r2, [pc, #52]	; (8002964 <HAL_ADC_ConfigChannel+0x204>)
 800292e:	400b      	ands	r3, r1
 8002930:	6013      	str	r3, [r2, #0]
 8002932:	e009      	b.n	8002948 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002938:	2220      	movs	r2, #32
 800293a:	431a      	orrs	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8002940:	230f      	movs	r3, #15
 8002942:	18fb      	adds	r3, r7, r3
 8002944:	2201      	movs	r2, #1
 8002946:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2234      	movs	r2, #52	; 0x34
 800294c:	2100      	movs	r1, #0
 800294e:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8002950:	230f      	movs	r3, #15
 8002952:	18fb      	adds	r3, r7, r3
 8002954:	781b      	ldrb	r3, [r3, #0]
}
 8002956:	0018      	movs	r0, r3
 8002958:	46bd      	mov	sp, r7
 800295a:	b004      	add	sp, #16
 800295c:	bd80      	pop	{r7, pc}
 800295e:	46c0      	nop			; (mov r8, r8)
 8002960:	00001001 	.word	0x00001001
 8002964:	40012708 	.word	0x40012708
 8002968:	20000000 	.word	0x20000000
 800296c:	000f4240 	.word	0x000f4240
 8002970:	ffbfffff 	.word	0xffbfffff
 8002974:	feffffff 	.word	0xfeffffff
 8002978:	ff7fffff 	.word	0xff7fffff

0800297c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002984:	2300      	movs	r3, #0
 8002986:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002988:	2300      	movs	r3, #0
 800298a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	2203      	movs	r2, #3
 8002994:	4013      	ands	r3, r2
 8002996:	2b01      	cmp	r3, #1
 8002998:	d112      	bne.n	80029c0 <ADC_Enable+0x44>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	2201      	movs	r2, #1
 80029a2:	4013      	ands	r3, r2
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d009      	beq.n	80029bc <ADC_Enable+0x40>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	68da      	ldr	r2, [r3, #12]
 80029ae:	2380      	movs	r3, #128	; 0x80
 80029b0:	021b      	lsls	r3, r3, #8
 80029b2:	401a      	ands	r2, r3
 80029b4:	2380      	movs	r3, #128	; 0x80
 80029b6:	021b      	lsls	r3, r3, #8
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d101      	bne.n	80029c0 <ADC_Enable+0x44>
 80029bc:	2301      	movs	r3, #1
 80029be:	e000      	b.n	80029c2 <ADC_Enable+0x46>
 80029c0:	2300      	movs	r3, #0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d152      	bne.n	8002a6c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	4a2a      	ldr	r2, [pc, #168]	; (8002a78 <ADC_Enable+0xfc>)
 80029ce:	4013      	ands	r3, r2
 80029d0:	d00d      	beq.n	80029ee <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029d6:	2210      	movs	r2, #16
 80029d8:	431a      	orrs	r2, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029e2:	2201      	movs	r2, #1
 80029e4:	431a      	orrs	r2, r3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e03f      	b.n	8002a6e <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	689a      	ldr	r2, [r3, #8]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2101      	movs	r1, #1
 80029fa:	430a      	orrs	r2, r1
 80029fc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80029fe:	4b1f      	ldr	r3, [pc, #124]	; (8002a7c <ADC_Enable+0x100>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	491f      	ldr	r1, [pc, #124]	; (8002a80 <ADC_Enable+0x104>)
 8002a04:	0018      	movs	r0, r3
 8002a06:	f7fd fb91 	bl	800012c <__udivsi3>
 8002a0a:	0003      	movs	r3, r0
 8002a0c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a0e:	e002      	b.n	8002a16 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	3b01      	subs	r3, #1
 8002a14:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002a16:	68bb      	ldr	r3, [r7, #8]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d1f9      	bne.n	8002a10 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a1c:	f7ff fca0 	bl	8002360 <HAL_GetTick>
 8002a20:	0003      	movs	r3, r0
 8002a22:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002a24:	e01b      	b.n	8002a5e <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002a26:	f7ff fc9b 	bl	8002360 <HAL_GetTick>
 8002a2a:	0002      	movs	r2, r0
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d914      	bls.n	8002a5e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d00d      	beq.n	8002a5e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a46:	2210      	movs	r2, #16
 8002a48:	431a      	orrs	r2, r3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a52:	2201      	movs	r2, #1
 8002a54:	431a      	orrs	r2, r3
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e007      	b.n	8002a6e <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	2201      	movs	r2, #1
 8002a66:	4013      	ands	r3, r2
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d1dc      	bne.n	8002a26 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002a6c:	2300      	movs	r3, #0
}
 8002a6e:	0018      	movs	r0, r3
 8002a70:	46bd      	mov	sp, r7
 8002a72:	b004      	add	sp, #16
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	46c0      	nop			; (mov r8, r8)
 8002a78:	80000017 	.word	0x80000017
 8002a7c:	20000000 	.word	0x20000000
 8002a80:	000f4240 	.word	0x000f4240

08002a84 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b084      	sub	sp, #16
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a90:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a96:	2250      	movs	r2, #80	; 0x50
 8002a98:	4013      	ands	r3, r2
 8002a9a:	d140      	bne.n	8002b1e <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aa0:	2280      	movs	r2, #128	; 0x80
 8002aa2:	0092      	lsls	r2, r2, #2
 8002aa4:	431a      	orrs	r2, r3
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	68da      	ldr	r2, [r3, #12]
 8002ab0:	23c0      	movs	r3, #192	; 0xc0
 8002ab2:	011b      	lsls	r3, r3, #4
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	d12d      	bne.n	8002b14 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d129      	bne.n	8002b14 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2208      	movs	r2, #8
 8002ac8:	4013      	ands	r3, r2
 8002aca:	2b08      	cmp	r3, #8
 8002acc:	d122      	bne.n	8002b14 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	2204      	movs	r2, #4
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	d110      	bne.n	8002afc <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	685a      	ldr	r2, [r3, #4]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	210c      	movs	r1, #12
 8002ae6:	438a      	bics	r2, r1
 8002ae8:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aee:	4a11      	ldr	r2, [pc, #68]	; (8002b34 <ADC_DMAConvCplt+0xb0>)
 8002af0:	4013      	ands	r3, r2
 8002af2:	2201      	movs	r2, #1
 8002af4:	431a      	orrs	r2, r3
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	639a      	str	r2, [r3, #56]	; 0x38
 8002afa:	e00b      	b.n	8002b14 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b00:	2220      	movs	r2, #32
 8002b02:	431a      	orrs	r2, r3
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	431a      	orrs	r2, r3
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	0018      	movs	r0, r3
 8002b18:	f7fd fdf4 	bl	8000704 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8002b1c:	e005      	b.n	8002b2a <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b24:	687a      	ldr	r2, [r7, #4]
 8002b26:	0010      	movs	r0, r2
 8002b28:	4798      	blx	r3
}
 8002b2a:	46c0      	nop			; (mov r8, r8)
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	b004      	add	sp, #16
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	46c0      	nop			; (mov r8, r8)
 8002b34:	fffffefe 	.word	0xfffffefe

08002b38 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b44:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	0018      	movs	r0, r3
 8002b4a:	f7ff fdf9 	bl	8002740 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b4e:	46c0      	nop			; (mov r8, r8)
 8002b50:	46bd      	mov	sp, r7
 8002b52:	b004      	add	sp, #16
 8002b54:	bd80      	pop	{r7, pc}

08002b56 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002b56:	b580      	push	{r7, lr}
 8002b58:	b084      	sub	sp, #16
 8002b5a:	af00      	add	r7, sp, #0
 8002b5c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b62:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b68:	2240      	movs	r2, #64	; 0x40
 8002b6a:	431a      	orrs	r2, r3
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b74:	2204      	movs	r2, #4
 8002b76:	431a      	orrs	r2, r3
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	0018      	movs	r0, r3
 8002b80:	f7ff fde6 	bl	8002750 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b84:	46c0      	nop			; (mov r8, r8)
 8002b86:	46bd      	mov	sp, r7
 8002b88:	b004      	add	sp, #16
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	0002      	movs	r2, r0
 8002b94:	1dfb      	adds	r3, r7, #7
 8002b96:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002b98:	1dfb      	adds	r3, r7, #7
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	2b7f      	cmp	r3, #127	; 0x7f
 8002b9e:	d809      	bhi.n	8002bb4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ba0:	1dfb      	adds	r3, r7, #7
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	001a      	movs	r2, r3
 8002ba6:	231f      	movs	r3, #31
 8002ba8:	401a      	ands	r2, r3
 8002baa:	4b04      	ldr	r3, [pc, #16]	; (8002bbc <__NVIC_EnableIRQ+0x30>)
 8002bac:	2101      	movs	r1, #1
 8002bae:	4091      	lsls	r1, r2
 8002bb0:	000a      	movs	r2, r1
 8002bb2:	601a      	str	r2, [r3, #0]
  }
}
 8002bb4:	46c0      	nop			; (mov r8, r8)
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	b002      	add	sp, #8
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	e000e100 	.word	0xe000e100

08002bc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bc0:	b590      	push	{r4, r7, lr}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	0002      	movs	r2, r0
 8002bc8:	6039      	str	r1, [r7, #0]
 8002bca:	1dfb      	adds	r3, r7, #7
 8002bcc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002bce:	1dfb      	adds	r3, r7, #7
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	2b7f      	cmp	r3, #127	; 0x7f
 8002bd4:	d828      	bhi.n	8002c28 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002bd6:	4a2f      	ldr	r2, [pc, #188]	; (8002c94 <__NVIC_SetPriority+0xd4>)
 8002bd8:	1dfb      	adds	r3, r7, #7
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	b25b      	sxtb	r3, r3
 8002bde:	089b      	lsrs	r3, r3, #2
 8002be0:	33c0      	adds	r3, #192	; 0xc0
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	589b      	ldr	r3, [r3, r2]
 8002be6:	1dfa      	adds	r2, r7, #7
 8002be8:	7812      	ldrb	r2, [r2, #0]
 8002bea:	0011      	movs	r1, r2
 8002bec:	2203      	movs	r2, #3
 8002bee:	400a      	ands	r2, r1
 8002bf0:	00d2      	lsls	r2, r2, #3
 8002bf2:	21ff      	movs	r1, #255	; 0xff
 8002bf4:	4091      	lsls	r1, r2
 8002bf6:	000a      	movs	r2, r1
 8002bf8:	43d2      	mvns	r2, r2
 8002bfa:	401a      	ands	r2, r3
 8002bfc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	019b      	lsls	r3, r3, #6
 8002c02:	22ff      	movs	r2, #255	; 0xff
 8002c04:	401a      	ands	r2, r3
 8002c06:	1dfb      	adds	r3, r7, #7
 8002c08:	781b      	ldrb	r3, [r3, #0]
 8002c0a:	0018      	movs	r0, r3
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	4003      	ands	r3, r0
 8002c10:	00db      	lsls	r3, r3, #3
 8002c12:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c14:	481f      	ldr	r0, [pc, #124]	; (8002c94 <__NVIC_SetPriority+0xd4>)
 8002c16:	1dfb      	adds	r3, r7, #7
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	b25b      	sxtb	r3, r3
 8002c1c:	089b      	lsrs	r3, r3, #2
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	33c0      	adds	r3, #192	; 0xc0
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002c26:	e031      	b.n	8002c8c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c28:	4a1b      	ldr	r2, [pc, #108]	; (8002c98 <__NVIC_SetPriority+0xd8>)
 8002c2a:	1dfb      	adds	r3, r7, #7
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	0019      	movs	r1, r3
 8002c30:	230f      	movs	r3, #15
 8002c32:	400b      	ands	r3, r1
 8002c34:	3b08      	subs	r3, #8
 8002c36:	089b      	lsrs	r3, r3, #2
 8002c38:	3306      	adds	r3, #6
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	18d3      	adds	r3, r2, r3
 8002c3e:	3304      	adds	r3, #4
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	1dfa      	adds	r2, r7, #7
 8002c44:	7812      	ldrb	r2, [r2, #0]
 8002c46:	0011      	movs	r1, r2
 8002c48:	2203      	movs	r2, #3
 8002c4a:	400a      	ands	r2, r1
 8002c4c:	00d2      	lsls	r2, r2, #3
 8002c4e:	21ff      	movs	r1, #255	; 0xff
 8002c50:	4091      	lsls	r1, r2
 8002c52:	000a      	movs	r2, r1
 8002c54:	43d2      	mvns	r2, r2
 8002c56:	401a      	ands	r2, r3
 8002c58:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	019b      	lsls	r3, r3, #6
 8002c5e:	22ff      	movs	r2, #255	; 0xff
 8002c60:	401a      	ands	r2, r3
 8002c62:	1dfb      	adds	r3, r7, #7
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	0018      	movs	r0, r3
 8002c68:	2303      	movs	r3, #3
 8002c6a:	4003      	ands	r3, r0
 8002c6c:	00db      	lsls	r3, r3, #3
 8002c6e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002c70:	4809      	ldr	r0, [pc, #36]	; (8002c98 <__NVIC_SetPriority+0xd8>)
 8002c72:	1dfb      	adds	r3, r7, #7
 8002c74:	781b      	ldrb	r3, [r3, #0]
 8002c76:	001c      	movs	r4, r3
 8002c78:	230f      	movs	r3, #15
 8002c7a:	4023      	ands	r3, r4
 8002c7c:	3b08      	subs	r3, #8
 8002c7e:	089b      	lsrs	r3, r3, #2
 8002c80:	430a      	orrs	r2, r1
 8002c82:	3306      	adds	r3, #6
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	18c3      	adds	r3, r0, r3
 8002c88:	3304      	adds	r3, #4
 8002c8a:	601a      	str	r2, [r3, #0]
}
 8002c8c:	46c0      	nop			; (mov r8, r8)
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	b003      	add	sp, #12
 8002c92:	bd90      	pop	{r4, r7, pc}
 8002c94:	e000e100 	.word	0xe000e100
 8002c98:	e000ed00 	.word	0xe000ed00

08002c9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	1e5a      	subs	r2, r3, #1
 8002ca8:	2380      	movs	r3, #128	; 0x80
 8002caa:	045b      	lsls	r3, r3, #17
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d301      	bcc.n	8002cb4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e010      	b.n	8002cd6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cb4:	4b0a      	ldr	r3, [pc, #40]	; (8002ce0 <SysTick_Config+0x44>)
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	3a01      	subs	r2, #1
 8002cba:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	425b      	negs	r3, r3
 8002cc0:	2103      	movs	r1, #3
 8002cc2:	0018      	movs	r0, r3
 8002cc4:	f7ff ff7c 	bl	8002bc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cc8:	4b05      	ldr	r3, [pc, #20]	; (8002ce0 <SysTick_Config+0x44>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cce:	4b04      	ldr	r3, [pc, #16]	; (8002ce0 <SysTick_Config+0x44>)
 8002cd0:	2207      	movs	r2, #7
 8002cd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	0018      	movs	r0, r3
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	b002      	add	sp, #8
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	46c0      	nop			; (mov r8, r8)
 8002ce0:	e000e010 	.word	0xe000e010

08002ce4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	60b9      	str	r1, [r7, #8]
 8002cec:	607a      	str	r2, [r7, #4]
 8002cee:	210f      	movs	r1, #15
 8002cf0:	187b      	adds	r3, r7, r1
 8002cf2:	1c02      	adds	r2, r0, #0
 8002cf4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002cf6:	68ba      	ldr	r2, [r7, #8]
 8002cf8:	187b      	adds	r3, r7, r1
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	b25b      	sxtb	r3, r3
 8002cfe:	0011      	movs	r1, r2
 8002d00:	0018      	movs	r0, r3
 8002d02:	f7ff ff5d 	bl	8002bc0 <__NVIC_SetPriority>
}
 8002d06:	46c0      	nop			; (mov r8, r8)
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	b004      	add	sp, #16
 8002d0c:	bd80      	pop	{r7, pc}

08002d0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d0e:	b580      	push	{r7, lr}
 8002d10:	b082      	sub	sp, #8
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	0002      	movs	r2, r0
 8002d16:	1dfb      	adds	r3, r7, #7
 8002d18:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d1a:	1dfb      	adds	r3, r7, #7
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	b25b      	sxtb	r3, r3
 8002d20:	0018      	movs	r0, r3
 8002d22:	f7ff ff33 	bl	8002b8c <__NVIC_EnableIRQ>
}
 8002d26:	46c0      	nop			; (mov r8, r8)
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	b002      	add	sp, #8
 8002d2c:	bd80      	pop	{r7, pc}

08002d2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d2e:	b580      	push	{r7, lr}
 8002d30:	b082      	sub	sp, #8
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	0018      	movs	r0, r3
 8002d3a:	f7ff ffaf 	bl	8002c9c <SysTick_Config>
 8002d3e:	0003      	movs	r3, r0
}
 8002d40:	0018      	movs	r0, r3
 8002d42:	46bd      	mov	sp, r7
 8002d44:	b002      	add	sp, #8
 8002d46:	bd80      	pop	{r7, pc}

08002d48 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d50:	2300      	movs	r3, #0
 8002d52:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d101      	bne.n	8002d5e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e036      	b.n	8002dcc <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2221      	movs	r2, #33	; 0x21
 8002d62:	2102      	movs	r1, #2
 8002d64:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	4a18      	ldr	r2, [pc, #96]	; (8002dd4 <HAL_DMA_Init+0x8c>)
 8002d72:	4013      	ands	r3, r2
 8002d74:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002d7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	695b      	ldr	r3, [r3, #20]
 8002d90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	69db      	ldr	r3, [r3, #28]
 8002d9c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002d9e:	68fa      	ldr	r2, [r7, #12]
 8002da0:	4313      	orrs	r3, r2
 8002da2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	68fa      	ldr	r2, [r7, #12]
 8002daa:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	0018      	movs	r0, r3
 8002db0:	f000 f9c4 	bl	800313c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2221      	movs	r2, #33	; 0x21
 8002dbe:	2101      	movs	r1, #1
 8002dc0:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2220      	movs	r2, #32
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8002dca:	2300      	movs	r3, #0
}  
 8002dcc:	0018      	movs	r0, r3
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	b004      	add	sp, #16
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	ffffc00f 	.word	0xffffc00f

08002dd8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b086      	sub	sp, #24
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	60b9      	str	r1, [r7, #8]
 8002de2:	607a      	str	r2, [r7, #4]
 8002de4:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8002de6:	2317      	movs	r3, #23
 8002de8:	18fb      	adds	r3, r7, r3
 8002dea:	2200      	movs	r2, #0
 8002dec:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2220      	movs	r2, #32
 8002df2:	5c9b      	ldrb	r3, [r3, r2]
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d101      	bne.n	8002dfc <HAL_DMA_Start_IT+0x24>
 8002df8:	2302      	movs	r3, #2
 8002dfa:	e04f      	b.n	8002e9c <HAL_DMA_Start_IT+0xc4>
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2220      	movs	r2, #32
 8002e00:	2101      	movs	r1, #1
 8002e02:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2221      	movs	r2, #33	; 0x21
 8002e08:	5c9b      	ldrb	r3, [r3, r2]
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d13a      	bne.n	8002e86 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2221      	movs	r2, #33	; 0x21
 8002e14:	2102      	movs	r1, #2
 8002e16:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2101      	movs	r1, #1
 8002e2a:	438a      	bics	r2, r1
 8002e2c:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	68b9      	ldr	r1, [r7, #8]
 8002e34:	68f8      	ldr	r0, [r7, #12]
 8002e36:	f000 f954 	bl	80030e2 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d008      	beq.n	8002e54 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	210e      	movs	r1, #14
 8002e4e:	430a      	orrs	r2, r1
 8002e50:	601a      	str	r2, [r3, #0]
 8002e52:	e00f      	b.n	8002e74 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	210a      	movs	r1, #10
 8002e60:	430a      	orrs	r2, r1
 8002e62:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	2104      	movs	r1, #4
 8002e70:	438a      	bics	r2, r1
 8002e72:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2101      	movs	r1, #1
 8002e80:	430a      	orrs	r2, r1
 8002e82:	601a      	str	r2, [r3, #0]
 8002e84:	e007      	b.n	8002e96 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2220      	movs	r2, #32
 8002e8a:	2100      	movs	r1, #0
 8002e8c:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8002e8e:	2317      	movs	r3, #23
 8002e90:	18fb      	adds	r3, r7, r3
 8002e92:	2202      	movs	r2, #2
 8002e94:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8002e96:	2317      	movs	r3, #23
 8002e98:	18fb      	adds	r3, r7, r3
 8002e9a:	781b      	ldrb	r3, [r3, #0]
} 
 8002e9c:	0018      	movs	r0, r3
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	b006      	add	sp, #24
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2221      	movs	r2, #33	; 0x21
 8002eb0:	5c9b      	ldrb	r3, [r3, r2]
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d008      	beq.n	8002eca <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2204      	movs	r2, #4
 8002ebc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2220      	movs	r2, #32
 8002ec2:	2100      	movs	r1, #0
 8002ec4:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e020      	b.n	8002f0c <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	210e      	movs	r1, #14
 8002ed6:	438a      	bics	r2, r1
 8002ed8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	2101      	movs	r1, #1
 8002ee6:	438a      	bics	r2, r1
 8002ee8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ef2:	2101      	movs	r1, #1
 8002ef4:	4091      	lsls	r1, r2
 8002ef6:	000a      	movs	r2, r1
 8002ef8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2221      	movs	r2, #33	; 0x21
 8002efe:	2101      	movs	r1, #1
 8002f00:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2220      	movs	r2, #32
 8002f06:	2100      	movs	r1, #0
 8002f08:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8002f0a:	2300      	movs	r3, #0
}
 8002f0c:	0018      	movs	r0, r3
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	b002      	add	sp, #8
 8002f12:	bd80      	pop	{r7, pc}

08002f14 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f1c:	210f      	movs	r1, #15
 8002f1e:	187b      	adds	r3, r7, r1
 8002f20:	2200      	movs	r2, #0
 8002f22:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2221      	movs	r2, #33	; 0x21
 8002f28:	5c9b      	ldrb	r3, [r3, r2]
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	2b02      	cmp	r3, #2
 8002f2e:	d006      	beq.n	8002f3e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2204      	movs	r2, #4
 8002f34:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002f36:	187b      	adds	r3, r7, r1
 8002f38:	2201      	movs	r2, #1
 8002f3a:	701a      	strb	r2, [r3, #0]
 8002f3c:	e028      	b.n	8002f90 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	210e      	movs	r1, #14
 8002f4a:	438a      	bics	r2, r1
 8002f4c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2101      	movs	r1, #1
 8002f5a:	438a      	bics	r2, r1
 8002f5c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f66:	2101      	movs	r1, #1
 8002f68:	4091      	lsls	r1, r2
 8002f6a:	000a      	movs	r2, r1
 8002f6c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2221      	movs	r2, #33	; 0x21
 8002f72:	2101      	movs	r1, #1
 8002f74:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2220      	movs	r2, #32
 8002f7a:	2100      	movs	r1, #0
 8002f7c:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d004      	beq.n	8002f90 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f8a:	687a      	ldr	r2, [r7, #4]
 8002f8c:	0010      	movs	r0, r2
 8002f8e:	4798      	blx	r3
    } 
  }
  return status;
 8002f90:	230f      	movs	r3, #15
 8002f92:	18fb      	adds	r3, r7, r3
 8002f94:	781b      	ldrb	r3, [r3, #0]
}
 8002f96:	0018      	movs	r0, r3
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	b004      	add	sp, #16
 8002f9c:	bd80      	pop	{r7, pc}

08002f9e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f9e:	b580      	push	{r7, lr}
 8002fa0:	b084      	sub	sp, #16
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fba:	2204      	movs	r2, #4
 8002fbc:	409a      	lsls	r2, r3
 8002fbe:	0013      	movs	r3, r2
 8002fc0:	68fa      	ldr	r2, [r7, #12]
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	d024      	beq.n	8003010 <HAL_DMA_IRQHandler+0x72>
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	2204      	movs	r2, #4
 8002fca:	4013      	ands	r3, r2
 8002fcc:	d020      	beq.n	8003010 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2220      	movs	r2, #32
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	d107      	bne.n	8002fea <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2104      	movs	r1, #4
 8002fe6:	438a      	bics	r2, r1
 8002fe8:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ff2:	2104      	movs	r1, #4
 8002ff4:	4091      	lsls	r1, r2
 8002ff6:	000a      	movs	r2, r1
 8002ff8:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d100      	bne.n	8003004 <HAL_DMA_IRQHandler+0x66>
 8003002:	e06a      	b.n	80030da <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	0010      	movs	r0, r2
 800300c:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 800300e:	e064      	b.n	80030da <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003014:	2202      	movs	r2, #2
 8003016:	409a      	lsls	r2, r3
 8003018:	0013      	movs	r3, r2
 800301a:	68fa      	ldr	r2, [r7, #12]
 800301c:	4013      	ands	r3, r2
 800301e:	d02b      	beq.n	8003078 <HAL_DMA_IRQHandler+0xda>
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	2202      	movs	r2, #2
 8003024:	4013      	ands	r3, r2
 8003026:	d027      	beq.n	8003078 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	2220      	movs	r2, #32
 8003030:	4013      	ands	r3, r2
 8003032:	d10b      	bne.n	800304c <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	210a      	movs	r1, #10
 8003040:	438a      	bics	r2, r1
 8003042:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2221      	movs	r2, #33	; 0x21
 8003048:	2101      	movs	r1, #1
 800304a:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003054:	2102      	movs	r1, #2
 8003056:	4091      	lsls	r1, r2
 8003058:	000a      	movs	r2, r1
 800305a:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2220      	movs	r2, #32
 8003060:	2100      	movs	r1, #0
 8003062:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003068:	2b00      	cmp	r3, #0
 800306a:	d036      	beq.n	80030da <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	0010      	movs	r0, r2
 8003074:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003076:	e030      	b.n	80030da <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307c:	2208      	movs	r2, #8
 800307e:	409a      	lsls	r2, r3
 8003080:	0013      	movs	r3, r2
 8003082:	68fa      	ldr	r2, [r7, #12]
 8003084:	4013      	ands	r3, r2
 8003086:	d028      	beq.n	80030da <HAL_DMA_IRQHandler+0x13c>
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	2208      	movs	r2, #8
 800308c:	4013      	ands	r3, r2
 800308e:	d024      	beq.n	80030da <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	210e      	movs	r1, #14
 800309c:	438a      	bics	r2, r1
 800309e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030a8:	2101      	movs	r1, #1
 80030aa:	4091      	lsls	r1, r2
 80030ac:	000a      	movs	r2, r1
 80030ae:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2221      	movs	r2, #33	; 0x21
 80030ba:	2101      	movs	r1, #1
 80030bc:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2220      	movs	r2, #32
 80030c2:	2100      	movs	r1, #0
 80030c4:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d005      	beq.n	80030da <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	0010      	movs	r0, r2
 80030d6:	4798      	blx	r3
    }
   }
}  
 80030d8:	e7ff      	b.n	80030da <HAL_DMA_IRQHandler+0x13c>
 80030da:	46c0      	nop			; (mov r8, r8)
 80030dc:	46bd      	mov	sp, r7
 80030de:	b004      	add	sp, #16
 80030e0:	bd80      	pop	{r7, pc}

080030e2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030e2:	b580      	push	{r7, lr}
 80030e4:	b084      	sub	sp, #16
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	60f8      	str	r0, [r7, #12]
 80030ea:	60b9      	str	r1, [r7, #8]
 80030ec:	607a      	str	r2, [r7, #4]
 80030ee:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030f8:	2101      	movs	r1, #1
 80030fa:	4091      	lsls	r1, r2
 80030fc:	000a      	movs	r2, r1
 80030fe:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	683a      	ldr	r2, [r7, #0]
 8003106:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	2b10      	cmp	r3, #16
 800310e:	d108      	bne.n	8003122 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	68ba      	ldr	r2, [r7, #8]
 800311e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003120:	e007      	b.n	8003132 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	68ba      	ldr	r2, [r7, #8]
 8003128:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	60da      	str	r2, [r3, #12]
}
 8003132:	46c0      	nop			; (mov r8, r8)
 8003134:	46bd      	mov	sp, r7
 8003136:	b004      	add	sp, #16
 8003138:	bd80      	pop	{r7, pc}
	...

0800313c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a08      	ldr	r2, [pc, #32]	; (800316c <DMA_CalcBaseAndBitshift+0x30>)
 800314a:	4694      	mov	ip, r2
 800314c:	4463      	add	r3, ip
 800314e:	2114      	movs	r1, #20
 8003150:	0018      	movs	r0, r3
 8003152:	f7fc ffeb 	bl	800012c <__udivsi3>
 8003156:	0003      	movs	r3, r0
 8003158:	009a      	lsls	r2, r3, #2
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4a03      	ldr	r2, [pc, #12]	; (8003170 <DMA_CalcBaseAndBitshift+0x34>)
 8003162:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8003164:	46c0      	nop			; (mov r8, r8)
 8003166:	46bd      	mov	sp, r7
 8003168:	b002      	add	sp, #8
 800316a:	bd80      	pop	{r7, pc}
 800316c:	bffdfff8 	.word	0xbffdfff8
 8003170:	40020000 	.word	0x40020000

08003174 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b086      	sub	sp, #24
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800317e:	2300      	movs	r3, #0
 8003180:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003182:	e155      	b.n	8003430 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2101      	movs	r1, #1
 800318a:	697a      	ldr	r2, [r7, #20]
 800318c:	4091      	lsls	r1, r2
 800318e:	000a      	movs	r2, r1
 8003190:	4013      	ands	r3, r2
 8003192:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d100      	bne.n	800319c <HAL_GPIO_Init+0x28>
 800319a:	e146      	b.n	800342a <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	2203      	movs	r2, #3
 80031a2:	4013      	ands	r3, r2
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d005      	beq.n	80031b4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	2203      	movs	r2, #3
 80031ae:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80031b0:	2b02      	cmp	r3, #2
 80031b2:	d130      	bne.n	8003216 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	2203      	movs	r2, #3
 80031c0:	409a      	lsls	r2, r3
 80031c2:	0013      	movs	r3, r2
 80031c4:	43da      	mvns	r2, r3
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	4013      	ands	r3, r2
 80031ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	68da      	ldr	r2, [r3, #12]
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	005b      	lsls	r3, r3, #1
 80031d4:	409a      	lsls	r2, r3
 80031d6:	0013      	movs	r3, r2
 80031d8:	693a      	ldr	r2, [r7, #16]
 80031da:	4313      	orrs	r3, r2
 80031dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	693a      	ldr	r2, [r7, #16]
 80031e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031ea:	2201      	movs	r2, #1
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	409a      	lsls	r2, r3
 80031f0:	0013      	movs	r3, r2
 80031f2:	43da      	mvns	r2, r3
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	4013      	ands	r3, r2
 80031f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	091b      	lsrs	r3, r3, #4
 8003200:	2201      	movs	r2, #1
 8003202:	401a      	ands	r2, r3
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	409a      	lsls	r2, r3
 8003208:	0013      	movs	r3, r2
 800320a:	693a      	ldr	r2, [r7, #16]
 800320c:	4313      	orrs	r3, r2
 800320e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	693a      	ldr	r2, [r7, #16]
 8003214:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	2203      	movs	r2, #3
 800321c:	4013      	ands	r3, r2
 800321e:	2b03      	cmp	r3, #3
 8003220:	d017      	beq.n	8003252 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	68db      	ldr	r3, [r3, #12]
 8003226:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	005b      	lsls	r3, r3, #1
 800322c:	2203      	movs	r2, #3
 800322e:	409a      	lsls	r2, r3
 8003230:	0013      	movs	r3, r2
 8003232:	43da      	mvns	r2, r3
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	4013      	ands	r3, r2
 8003238:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	689a      	ldr	r2, [r3, #8]
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	005b      	lsls	r3, r3, #1
 8003242:	409a      	lsls	r2, r3
 8003244:	0013      	movs	r3, r2
 8003246:	693a      	ldr	r2, [r7, #16]
 8003248:	4313      	orrs	r3, r2
 800324a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	693a      	ldr	r2, [r7, #16]
 8003250:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	2203      	movs	r2, #3
 8003258:	4013      	ands	r3, r2
 800325a:	2b02      	cmp	r3, #2
 800325c:	d123      	bne.n	80032a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	08da      	lsrs	r2, r3, #3
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	3208      	adds	r2, #8
 8003266:	0092      	lsls	r2, r2, #2
 8003268:	58d3      	ldr	r3, [r2, r3]
 800326a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	2207      	movs	r2, #7
 8003270:	4013      	ands	r3, r2
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	220f      	movs	r2, #15
 8003276:	409a      	lsls	r2, r3
 8003278:	0013      	movs	r3, r2
 800327a:	43da      	mvns	r2, r3
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	4013      	ands	r3, r2
 8003280:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	691a      	ldr	r2, [r3, #16]
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	2107      	movs	r1, #7
 800328a:	400b      	ands	r3, r1
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	409a      	lsls	r2, r3
 8003290:	0013      	movs	r3, r2
 8003292:	693a      	ldr	r2, [r7, #16]
 8003294:	4313      	orrs	r3, r2
 8003296:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	08da      	lsrs	r2, r3, #3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	3208      	adds	r2, #8
 80032a0:	0092      	lsls	r2, r2, #2
 80032a2:	6939      	ldr	r1, [r7, #16]
 80032a4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	005b      	lsls	r3, r3, #1
 80032b0:	2203      	movs	r2, #3
 80032b2:	409a      	lsls	r2, r3
 80032b4:	0013      	movs	r3, r2
 80032b6:	43da      	mvns	r2, r3
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	4013      	ands	r3, r2
 80032bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	2203      	movs	r2, #3
 80032c4:	401a      	ands	r2, r3
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	005b      	lsls	r3, r3, #1
 80032ca:	409a      	lsls	r2, r3
 80032cc:	0013      	movs	r3, r2
 80032ce:	693a      	ldr	r2, [r7, #16]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	693a      	ldr	r2, [r7, #16]
 80032d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	685a      	ldr	r2, [r3, #4]
 80032de:	23c0      	movs	r3, #192	; 0xc0
 80032e0:	029b      	lsls	r3, r3, #10
 80032e2:	4013      	ands	r3, r2
 80032e4:	d100      	bne.n	80032e8 <HAL_GPIO_Init+0x174>
 80032e6:	e0a0      	b.n	800342a <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032e8:	4b57      	ldr	r3, [pc, #348]	; (8003448 <HAL_GPIO_Init+0x2d4>)
 80032ea:	699a      	ldr	r2, [r3, #24]
 80032ec:	4b56      	ldr	r3, [pc, #344]	; (8003448 <HAL_GPIO_Init+0x2d4>)
 80032ee:	2101      	movs	r1, #1
 80032f0:	430a      	orrs	r2, r1
 80032f2:	619a      	str	r2, [r3, #24]
 80032f4:	4b54      	ldr	r3, [pc, #336]	; (8003448 <HAL_GPIO_Init+0x2d4>)
 80032f6:	699b      	ldr	r3, [r3, #24]
 80032f8:	2201      	movs	r2, #1
 80032fa:	4013      	ands	r3, r2
 80032fc:	60bb      	str	r3, [r7, #8]
 80032fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003300:	4a52      	ldr	r2, [pc, #328]	; (800344c <HAL_GPIO_Init+0x2d8>)
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	089b      	lsrs	r3, r3, #2
 8003306:	3302      	adds	r3, #2
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	589b      	ldr	r3, [r3, r2]
 800330c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	2203      	movs	r2, #3
 8003312:	4013      	ands	r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	220f      	movs	r2, #15
 8003318:	409a      	lsls	r2, r3
 800331a:	0013      	movs	r3, r2
 800331c:	43da      	mvns	r2, r3
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	4013      	ands	r3, r2
 8003322:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003324:	687a      	ldr	r2, [r7, #4]
 8003326:	2390      	movs	r3, #144	; 0x90
 8003328:	05db      	lsls	r3, r3, #23
 800332a:	429a      	cmp	r2, r3
 800332c:	d019      	beq.n	8003362 <HAL_GPIO_Init+0x1ee>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4a47      	ldr	r2, [pc, #284]	; (8003450 <HAL_GPIO_Init+0x2dc>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d013      	beq.n	800335e <HAL_GPIO_Init+0x1ea>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	4a46      	ldr	r2, [pc, #280]	; (8003454 <HAL_GPIO_Init+0x2e0>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d00d      	beq.n	800335a <HAL_GPIO_Init+0x1e6>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	4a45      	ldr	r2, [pc, #276]	; (8003458 <HAL_GPIO_Init+0x2e4>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d007      	beq.n	8003356 <HAL_GPIO_Init+0x1e2>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4a44      	ldr	r2, [pc, #272]	; (800345c <HAL_GPIO_Init+0x2e8>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d101      	bne.n	8003352 <HAL_GPIO_Init+0x1de>
 800334e:	2304      	movs	r3, #4
 8003350:	e008      	b.n	8003364 <HAL_GPIO_Init+0x1f0>
 8003352:	2305      	movs	r3, #5
 8003354:	e006      	b.n	8003364 <HAL_GPIO_Init+0x1f0>
 8003356:	2303      	movs	r3, #3
 8003358:	e004      	b.n	8003364 <HAL_GPIO_Init+0x1f0>
 800335a:	2302      	movs	r3, #2
 800335c:	e002      	b.n	8003364 <HAL_GPIO_Init+0x1f0>
 800335e:	2301      	movs	r3, #1
 8003360:	e000      	b.n	8003364 <HAL_GPIO_Init+0x1f0>
 8003362:	2300      	movs	r3, #0
 8003364:	697a      	ldr	r2, [r7, #20]
 8003366:	2103      	movs	r1, #3
 8003368:	400a      	ands	r2, r1
 800336a:	0092      	lsls	r2, r2, #2
 800336c:	4093      	lsls	r3, r2
 800336e:	693a      	ldr	r2, [r7, #16]
 8003370:	4313      	orrs	r3, r2
 8003372:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003374:	4935      	ldr	r1, [pc, #212]	; (800344c <HAL_GPIO_Init+0x2d8>)
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	089b      	lsrs	r3, r3, #2
 800337a:	3302      	adds	r3, #2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	693a      	ldr	r2, [r7, #16]
 8003380:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003382:	4b37      	ldr	r3, [pc, #220]	; (8003460 <HAL_GPIO_Init+0x2ec>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	43da      	mvns	r2, r3
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	4013      	ands	r3, r2
 8003390:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	685a      	ldr	r2, [r3, #4]
 8003396:	2380      	movs	r3, #128	; 0x80
 8003398:	025b      	lsls	r3, r3, #9
 800339a:	4013      	ands	r3, r2
 800339c:	d003      	beq.n	80033a6 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 800339e:	693a      	ldr	r2, [r7, #16]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	4313      	orrs	r3, r2
 80033a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80033a6:	4b2e      	ldr	r3, [pc, #184]	; (8003460 <HAL_GPIO_Init+0x2ec>)
 80033a8:	693a      	ldr	r2, [r7, #16]
 80033aa:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80033ac:	4b2c      	ldr	r3, [pc, #176]	; (8003460 <HAL_GPIO_Init+0x2ec>)
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	43da      	mvns	r2, r3
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	4013      	ands	r3, r2
 80033ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	685a      	ldr	r2, [r3, #4]
 80033c0:	2380      	movs	r3, #128	; 0x80
 80033c2:	029b      	lsls	r3, r3, #10
 80033c4:	4013      	ands	r3, r2
 80033c6:	d003      	beq.n	80033d0 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80033c8:	693a      	ldr	r2, [r7, #16]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80033d0:	4b23      	ldr	r3, [pc, #140]	; (8003460 <HAL_GPIO_Init+0x2ec>)
 80033d2:	693a      	ldr	r2, [r7, #16]
 80033d4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033d6:	4b22      	ldr	r3, [pc, #136]	; (8003460 <HAL_GPIO_Init+0x2ec>)
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	43da      	mvns	r2, r3
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	4013      	ands	r3, r2
 80033e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	685a      	ldr	r2, [r3, #4]
 80033ea:	2380      	movs	r3, #128	; 0x80
 80033ec:	035b      	lsls	r3, r3, #13
 80033ee:	4013      	ands	r3, r2
 80033f0:	d003      	beq.n	80033fa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80033fa:	4b19      	ldr	r3, [pc, #100]	; (8003460 <HAL_GPIO_Init+0x2ec>)
 80033fc:	693a      	ldr	r2, [r7, #16]
 80033fe:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003400:	4b17      	ldr	r3, [pc, #92]	; (8003460 <HAL_GPIO_Init+0x2ec>)
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	43da      	mvns	r2, r3
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	4013      	ands	r3, r2
 800340e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	685a      	ldr	r2, [r3, #4]
 8003414:	2380      	movs	r3, #128	; 0x80
 8003416:	039b      	lsls	r3, r3, #14
 8003418:	4013      	ands	r3, r2
 800341a:	d003      	beq.n	8003424 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800341c:	693a      	ldr	r2, [r7, #16]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	4313      	orrs	r3, r2
 8003422:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003424:	4b0e      	ldr	r3, [pc, #56]	; (8003460 <HAL_GPIO_Init+0x2ec>)
 8003426:	693a      	ldr	r2, [r7, #16]
 8003428:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	3301      	adds	r3, #1
 800342e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	40da      	lsrs	r2, r3
 8003438:	1e13      	subs	r3, r2, #0
 800343a:	d000      	beq.n	800343e <HAL_GPIO_Init+0x2ca>
 800343c:	e6a2      	b.n	8003184 <HAL_GPIO_Init+0x10>
  } 
}
 800343e:	46c0      	nop			; (mov r8, r8)
 8003440:	46c0      	nop			; (mov r8, r8)
 8003442:	46bd      	mov	sp, r7
 8003444:	b006      	add	sp, #24
 8003446:	bd80      	pop	{r7, pc}
 8003448:	40021000 	.word	0x40021000
 800344c:	40010000 	.word	0x40010000
 8003450:	48000400 	.word	0x48000400
 8003454:	48000800 	.word	0x48000800
 8003458:	48000c00 	.word	0x48000c00
 800345c:	48001000 	.word	0x48001000
 8003460:	40010400 	.word	0x40010400

08003464 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b084      	sub	sp, #16
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	000a      	movs	r2, r1
 800346e:	1cbb      	adds	r3, r7, #2
 8003470:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	691b      	ldr	r3, [r3, #16]
 8003476:	1cba      	adds	r2, r7, #2
 8003478:	8812      	ldrh	r2, [r2, #0]
 800347a:	4013      	ands	r3, r2
 800347c:	d004      	beq.n	8003488 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800347e:	230f      	movs	r3, #15
 8003480:	18fb      	adds	r3, r7, r3
 8003482:	2201      	movs	r2, #1
 8003484:	701a      	strb	r2, [r3, #0]
 8003486:	e003      	b.n	8003490 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003488:	230f      	movs	r3, #15
 800348a:	18fb      	adds	r3, r7, r3
 800348c:	2200      	movs	r2, #0
 800348e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003490:	230f      	movs	r3, #15
 8003492:	18fb      	adds	r3, r7, r3
 8003494:	781b      	ldrb	r3, [r3, #0]
  }
 8003496:	0018      	movs	r0, r3
 8003498:	46bd      	mov	sp, r7
 800349a:	b004      	add	sp, #16
 800349c:	bd80      	pop	{r7, pc}

0800349e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800349e:	b580      	push	{r7, lr}
 80034a0:	b082      	sub	sp, #8
 80034a2:	af00      	add	r7, sp, #0
 80034a4:	6078      	str	r0, [r7, #4]
 80034a6:	0008      	movs	r0, r1
 80034a8:	0011      	movs	r1, r2
 80034aa:	1cbb      	adds	r3, r7, #2
 80034ac:	1c02      	adds	r2, r0, #0
 80034ae:	801a      	strh	r2, [r3, #0]
 80034b0:	1c7b      	adds	r3, r7, #1
 80034b2:	1c0a      	adds	r2, r1, #0
 80034b4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80034b6:	1c7b      	adds	r3, r7, #1
 80034b8:	781b      	ldrb	r3, [r3, #0]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d004      	beq.n	80034c8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80034be:	1cbb      	adds	r3, r7, #2
 80034c0:	881a      	ldrh	r2, [r3, #0]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80034c6:	e003      	b.n	80034d0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80034c8:	1cbb      	adds	r3, r7, #2
 80034ca:	881a      	ldrh	r2, [r3, #0]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	629a      	str	r2, [r3, #40]	; 0x28
}
 80034d0:	46c0      	nop			; (mov r8, r8)
 80034d2:	46bd      	mov	sp, r7
 80034d4:	b002      	add	sp, #8
 80034d6:	bd80      	pop	{r7, pc}

080034d8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b084      	sub	sp, #16
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	000a      	movs	r2, r1
 80034e2:	1cbb      	adds	r3, r7, #2
 80034e4:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	695b      	ldr	r3, [r3, #20]
 80034ea:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80034ec:	1cbb      	adds	r3, r7, #2
 80034ee:	881b      	ldrh	r3, [r3, #0]
 80034f0:	68fa      	ldr	r2, [r7, #12]
 80034f2:	4013      	ands	r3, r2
 80034f4:	041a      	lsls	r2, r3, #16
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	43db      	mvns	r3, r3
 80034fa:	1cb9      	adds	r1, r7, #2
 80034fc:	8809      	ldrh	r1, [r1, #0]
 80034fe:	400b      	ands	r3, r1
 8003500:	431a      	orrs	r2, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	619a      	str	r2, [r3, #24]
}
 8003506:	46c0      	nop			; (mov r8, r8)
 8003508:	46bd      	mov	sp, r7
 800350a:	b004      	add	sp, #16
 800350c:	bd80      	pop	{r7, pc}
	...

08003510 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b082      	sub	sp, #8
 8003514:	af00      	add	r7, sp, #0
 8003516:	0002      	movs	r2, r0
 8003518:	1dbb      	adds	r3, r7, #6
 800351a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800351c:	4b09      	ldr	r3, [pc, #36]	; (8003544 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800351e:	695b      	ldr	r3, [r3, #20]
 8003520:	1dba      	adds	r2, r7, #6
 8003522:	8812      	ldrh	r2, [r2, #0]
 8003524:	4013      	ands	r3, r2
 8003526:	d008      	beq.n	800353a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003528:	4b06      	ldr	r3, [pc, #24]	; (8003544 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800352a:	1dba      	adds	r2, r7, #6
 800352c:	8812      	ldrh	r2, [r2, #0]
 800352e:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003530:	1dbb      	adds	r3, r7, #6
 8003532:	881b      	ldrh	r3, [r3, #0]
 8003534:	0018      	movs	r0, r3
 8003536:	f7fd f8ad 	bl	8000694 <HAL_GPIO_EXTI_Callback>
  }
}
 800353a:	46c0      	nop			; (mov r8, r8)
 800353c:	46bd      	mov	sp, r7
 800353e:	b002      	add	sp, #8
 8003540:	bd80      	pop	{r7, pc}
 8003542:	46c0      	nop			; (mov r8, r8)
 8003544:	40010400 	.word	0x40010400

08003548 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800354a:	b08b      	sub	sp, #44	; 0x2c
 800354c:	af06      	add	r7, sp, #24
 800354e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d101      	bne.n	800355a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e0ff      	b.n	800375a <HAL_PCD_Init+0x212>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4a81      	ldr	r2, [pc, #516]	; (8003764 <HAL_PCD_Init+0x21c>)
 800355e:	5c9b      	ldrb	r3, [r3, r2]
 8003560:	b2db      	uxtb	r3, r3
 8003562:	2b00      	cmp	r3, #0
 8003564:	d108      	bne.n	8003578 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	23aa      	movs	r3, #170	; 0xaa
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	2100      	movs	r1, #0
 800356e:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	0018      	movs	r0, r3
 8003574:	f008 fd70 	bl	800c058 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	4a7a      	ldr	r2, [pc, #488]	; (8003764 <HAL_PCD_Init+0x21c>)
 800357c:	2103      	movs	r1, #3
 800357e:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	0018      	movs	r0, r3
 8003586:	f004 fe0f 	bl	80081a8 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800358a:	230f      	movs	r3, #15
 800358c:	18fb      	adds	r3, r7, r3
 800358e:	2200      	movs	r2, #0
 8003590:	701a      	strb	r2, [r3, #0]
 8003592:	e058      	b.n	8003646 <HAL_PCD_Init+0xfe>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003594:	200f      	movs	r0, #15
 8003596:	183b      	adds	r3, r7, r0
 8003598:	781b      	ldrb	r3, [r3, #0]
 800359a:	6879      	ldr	r1, [r7, #4]
 800359c:	1c5a      	adds	r2, r3, #1
 800359e:	0013      	movs	r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	189b      	adds	r3, r3, r2
 80035a4:	00db      	lsls	r3, r3, #3
 80035a6:	18cb      	adds	r3, r1, r3
 80035a8:	3301      	adds	r3, #1
 80035aa:	2201      	movs	r2, #1
 80035ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80035ae:	183b      	adds	r3, r7, r0
 80035b0:	781b      	ldrb	r3, [r3, #0]
 80035b2:	6879      	ldr	r1, [r7, #4]
 80035b4:	1c5a      	adds	r2, r3, #1
 80035b6:	0013      	movs	r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	189b      	adds	r3, r3, r2
 80035bc:	00db      	lsls	r3, r3, #3
 80035be:	183a      	adds	r2, r7, r0
 80035c0:	7812      	ldrb	r2, [r2, #0]
 80035c2:	545a      	strb	r2, [r3, r1]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80035c4:	0004      	movs	r4, r0
 80035c6:	183b      	adds	r3, r7, r0
 80035c8:	781a      	ldrb	r2, [r3, #0]
 80035ca:	193b      	adds	r3, r7, r4
 80035cc:	781b      	ldrb	r3, [r3, #0]
 80035ce:	b298      	uxth	r0, r3
 80035d0:	6879      	ldr	r1, [r7, #4]
 80035d2:	0013      	movs	r3, r2
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	189b      	adds	r3, r3, r2
 80035d8:	00db      	lsls	r3, r3, #3
 80035da:	18cb      	adds	r3, r1, r3
 80035dc:	3336      	adds	r3, #54	; 0x36
 80035de:	1c02      	adds	r2, r0, #0
 80035e0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80035e2:	193b      	adds	r3, r7, r4
 80035e4:	781b      	ldrb	r3, [r3, #0]
 80035e6:	6879      	ldr	r1, [r7, #4]
 80035e8:	1c5a      	adds	r2, r3, #1
 80035ea:	0013      	movs	r3, r2
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	189b      	adds	r3, r3, r2
 80035f0:	00db      	lsls	r3, r3, #3
 80035f2:	18cb      	adds	r3, r1, r3
 80035f4:	3303      	adds	r3, #3
 80035f6:	2200      	movs	r2, #0
 80035f8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80035fa:	193b      	adds	r3, r7, r4
 80035fc:	781a      	ldrb	r2, [r3, #0]
 80035fe:	6879      	ldr	r1, [r7, #4]
 8003600:	0013      	movs	r3, r2
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	189b      	adds	r3, r3, r2
 8003606:	00db      	lsls	r3, r3, #3
 8003608:	18cb      	adds	r3, r1, r3
 800360a:	3338      	adds	r3, #56	; 0x38
 800360c:	2200      	movs	r2, #0
 800360e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003610:	193b      	adds	r3, r7, r4
 8003612:	781a      	ldrb	r2, [r3, #0]
 8003614:	6879      	ldr	r1, [r7, #4]
 8003616:	0013      	movs	r3, r2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	189b      	adds	r3, r3, r2
 800361c:	00db      	lsls	r3, r3, #3
 800361e:	18cb      	adds	r3, r1, r3
 8003620:	333c      	adds	r3, #60	; 0x3c
 8003622:	2200      	movs	r2, #0
 8003624:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003626:	193b      	adds	r3, r7, r4
 8003628:	781a      	ldrb	r2, [r3, #0]
 800362a:	6879      	ldr	r1, [r7, #4]
 800362c:	0013      	movs	r3, r2
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	189b      	adds	r3, r3, r2
 8003632:	00db      	lsls	r3, r3, #3
 8003634:	18cb      	adds	r3, r1, r3
 8003636:	3340      	adds	r3, #64	; 0x40
 8003638:	2200      	movs	r2, #0
 800363a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800363c:	193b      	adds	r3, r7, r4
 800363e:	781a      	ldrb	r2, [r3, #0]
 8003640:	193b      	adds	r3, r7, r4
 8003642:	3201      	adds	r2, #1
 8003644:	701a      	strb	r2, [r3, #0]
 8003646:	210f      	movs	r1, #15
 8003648:	187b      	adds	r3, r7, r1
 800364a:	781a      	ldrb	r2, [r3, #0]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	429a      	cmp	r2, r3
 8003652:	d39f      	bcc.n	8003594 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003654:	187b      	adds	r3, r7, r1
 8003656:	2200      	movs	r2, #0
 8003658:	701a      	strb	r2, [r3, #0]
 800365a:	e056      	b.n	800370a <HAL_PCD_Init+0x1c2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800365c:	240f      	movs	r4, #15
 800365e:	193b      	adds	r3, r7, r4
 8003660:	781a      	ldrb	r2, [r3, #0]
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	236a      	movs	r3, #106	; 0x6a
 8003666:	33ff      	adds	r3, #255	; 0xff
 8003668:	0019      	movs	r1, r3
 800366a:	0013      	movs	r3, r2
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	189b      	adds	r3, r3, r2
 8003670:	00db      	lsls	r3, r3, #3
 8003672:	18c3      	adds	r3, r0, r3
 8003674:	185b      	adds	r3, r3, r1
 8003676:	2200      	movs	r2, #0
 8003678:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800367a:	193b      	adds	r3, r7, r4
 800367c:	781a      	ldrb	r2, [r3, #0]
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	23b4      	movs	r3, #180	; 0xb4
 8003682:	0059      	lsls	r1, r3, #1
 8003684:	0013      	movs	r3, r2
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	189b      	adds	r3, r3, r2
 800368a:	00db      	lsls	r3, r3, #3
 800368c:	18c3      	adds	r3, r0, r3
 800368e:	185b      	adds	r3, r3, r1
 8003690:	193a      	adds	r2, r7, r4
 8003692:	7812      	ldrb	r2, [r2, #0]
 8003694:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003696:	193b      	adds	r3, r7, r4
 8003698:	781a      	ldrb	r2, [r3, #0]
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	236c      	movs	r3, #108	; 0x6c
 800369e:	33ff      	adds	r3, #255	; 0xff
 80036a0:	0019      	movs	r1, r3
 80036a2:	0013      	movs	r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	189b      	adds	r3, r3, r2
 80036a8:	00db      	lsls	r3, r3, #3
 80036aa:	18c3      	adds	r3, r0, r3
 80036ac:	185b      	adds	r3, r3, r1
 80036ae:	2200      	movs	r2, #0
 80036b0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80036b2:	193b      	adds	r3, r7, r4
 80036b4:	781a      	ldrb	r2, [r3, #0]
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	23bc      	movs	r3, #188	; 0xbc
 80036ba:	0059      	lsls	r1, r3, #1
 80036bc:	0013      	movs	r3, r2
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	189b      	adds	r3, r3, r2
 80036c2:	00db      	lsls	r3, r3, #3
 80036c4:	18c3      	adds	r3, r0, r3
 80036c6:	185b      	adds	r3, r3, r1
 80036c8:	2200      	movs	r2, #0
 80036ca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80036cc:	193b      	adds	r3, r7, r4
 80036ce:	781a      	ldrb	r2, [r3, #0]
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	23be      	movs	r3, #190	; 0xbe
 80036d4:	0059      	lsls	r1, r3, #1
 80036d6:	0013      	movs	r3, r2
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	189b      	adds	r3, r3, r2
 80036dc:	00db      	lsls	r3, r3, #3
 80036de:	18c3      	adds	r3, r0, r3
 80036e0:	185b      	adds	r3, r3, r1
 80036e2:	2200      	movs	r2, #0
 80036e4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80036e6:	193b      	adds	r3, r7, r4
 80036e8:	781a      	ldrb	r2, [r3, #0]
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	23c0      	movs	r3, #192	; 0xc0
 80036ee:	0059      	lsls	r1, r3, #1
 80036f0:	0013      	movs	r3, r2
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	189b      	adds	r3, r3, r2
 80036f6:	00db      	lsls	r3, r3, #3
 80036f8:	18c3      	adds	r3, r0, r3
 80036fa:	185b      	adds	r3, r3, r1
 80036fc:	2200      	movs	r2, #0
 80036fe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003700:	193b      	adds	r3, r7, r4
 8003702:	781a      	ldrb	r2, [r3, #0]
 8003704:	193b      	adds	r3, r7, r4
 8003706:	3201      	adds	r2, #1
 8003708:	701a      	strb	r2, [r3, #0]
 800370a:	230f      	movs	r3, #15
 800370c:	18fb      	adds	r3, r7, r3
 800370e:	781a      	ldrb	r2, [r3, #0]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	429a      	cmp	r2, r3
 8003716:	d3a1      	bcc.n	800365c <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6818      	ldr	r0, [r3, #0]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	466a      	mov	r2, sp
 8003720:	0011      	movs	r1, r2
 8003722:	001a      	movs	r2, r3
 8003724:	3210      	adds	r2, #16
 8003726:	ca70      	ldmia	r2!, {r4, r5, r6}
 8003728:	c170      	stmia	r1!, {r4, r5, r6}
 800372a:	ca30      	ldmia	r2!, {r4, r5}
 800372c:	c130      	stmia	r1!, {r4, r5}
 800372e:	6859      	ldr	r1, [r3, #4]
 8003730:	689a      	ldr	r2, [r3, #8]
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	f004 fd52 	bl	80081dc <USB_DevInit>

  hpcd->USB_Address = 0U;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2224      	movs	r2, #36	; 0x24
 800373c:	2100      	movs	r1, #0
 800373e:	5499      	strb	r1, [r3, r2]
  hpcd->State = HAL_PCD_STATE_READY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	4a08      	ldr	r2, [pc, #32]	; (8003764 <HAL_PCD_Init+0x21c>)
 8003744:	2101      	movs	r1, #1
 8003746:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	69db      	ldr	r3, [r3, #28]
 800374c:	2b01      	cmp	r3, #1
 800374e:	d103      	bne.n	8003758 <HAL_PCD_Init+0x210>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	0018      	movs	r0, r3
 8003754:	f001 fd34 	bl	80051c0 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8003758:	2300      	movs	r3, #0
}
 800375a:	0018      	movs	r0, r3
 800375c:	46bd      	mov	sp, r7
 800375e:	b005      	add	sp, #20
 8003760:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003762:	46c0      	nop			; (mov r8, r8)
 8003764:	000002a9 	.word	0x000002a9

08003768 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	23aa      	movs	r3, #170	; 0xaa
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	5cd3      	ldrb	r3, [r2, r3]
 8003778:	2b01      	cmp	r3, #1
 800377a:	d101      	bne.n	8003780 <HAL_PCD_Start+0x18>
 800377c:	2302      	movs	r3, #2
 800377e:	e014      	b.n	80037aa <HAL_PCD_Start+0x42>
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	23aa      	movs	r3, #170	; 0xaa
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	2101      	movs	r1, #1
 8003788:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	0018      	movs	r0, r3
 8003790:	f004 fcf4 	bl	800817c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	0018      	movs	r0, r3
 800379a:	f006 fc4f 	bl	800a03c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	23aa      	movs	r3, #170	; 0xaa
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	2100      	movs	r1, #0
 80037a6:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	0018      	movs	r0, r3
 80037ac:	46bd      	mov	sp, r7
 80037ae:	b002      	add	sp, #8
 80037b0:	bd80      	pop	{r7, pc}
	...

080037b4 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	0018      	movs	r0, r3
 80037c2:	f006 fc51 	bl	800a068 <USB_ReadInterrupts>
 80037c6:	0002      	movs	r2, r0
 80037c8:	2380      	movs	r3, #128	; 0x80
 80037ca:	021b      	lsls	r3, r3, #8
 80037cc:	401a      	ands	r2, r3
 80037ce:	2380      	movs	r3, #128	; 0x80
 80037d0:	021b      	lsls	r3, r3, #8
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d103      	bne.n	80037de <HAL_PCD_IRQHandler+0x2a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	0018      	movs	r0, r3
 80037da:	f000 fbbb 	bl	8003f54 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	0018      	movs	r0, r3
 80037e4:	f006 fc40 	bl	800a068 <USB_ReadInterrupts>
 80037e8:	0002      	movs	r2, r0
 80037ea:	2380      	movs	r3, #128	; 0x80
 80037ec:	00db      	lsls	r3, r3, #3
 80037ee:	401a      	ands	r2, r3
 80037f0:	2380      	movs	r3, #128	; 0x80
 80037f2:	00db      	lsls	r3, r3, #3
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d114      	bne.n	8003822 <HAL_PCD_IRQHandler+0x6e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	2244      	movs	r2, #68	; 0x44
 80037fe:	5a9b      	ldrh	r3, [r3, r2]
 8003800:	b29a      	uxth	r2, r3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	49a2      	ldr	r1, [pc, #648]	; (8003a90 <HAL_PCD_IRQHandler+0x2dc>)
 8003808:	400a      	ands	r2, r1
 800380a:	b291      	uxth	r1, r2
 800380c:	2244      	movs	r2, #68	; 0x44
 800380e:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	0018      	movs	r0, r3
 8003814:	f008 fcab 	bl	800c16e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2100      	movs	r1, #0
 800381c:	0018      	movs	r0, r3
 800381e:	f000 f945 	bl	8003aac <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	0018      	movs	r0, r3
 8003828:	f006 fc1e 	bl	800a068 <USB_ReadInterrupts>
 800382c:	0002      	movs	r2, r0
 800382e:	2380      	movs	r3, #128	; 0x80
 8003830:	01db      	lsls	r3, r3, #7
 8003832:	401a      	ands	r2, r3
 8003834:	2380      	movs	r3, #128	; 0x80
 8003836:	01db      	lsls	r3, r3, #7
 8003838:	429a      	cmp	r2, r3
 800383a:	d10b      	bne.n	8003854 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	2244      	movs	r2, #68	; 0x44
 8003842:	5a9b      	ldrh	r3, [r3, r2]
 8003844:	b29a      	uxth	r2, r3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4992      	ldr	r1, [pc, #584]	; (8003a94 <HAL_PCD_IRQHandler+0x2e0>)
 800384c:	400a      	ands	r2, r1
 800384e:	b291      	uxth	r1, r2
 8003850:	2244      	movs	r2, #68	; 0x44
 8003852:	5299      	strh	r1, [r3, r2]
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	0018      	movs	r0, r3
 800385a:	f006 fc05 	bl	800a068 <USB_ReadInterrupts>
 800385e:	0002      	movs	r2, r0
 8003860:	2380      	movs	r3, #128	; 0x80
 8003862:	019b      	lsls	r3, r3, #6
 8003864:	401a      	ands	r2, r3
 8003866:	2380      	movs	r3, #128	; 0x80
 8003868:	019b      	lsls	r3, r3, #6
 800386a:	429a      	cmp	r2, r3
 800386c:	d10b      	bne.n	8003886 <HAL_PCD_IRQHandler+0xd2>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	2244      	movs	r2, #68	; 0x44
 8003874:	5a9b      	ldrh	r3, [r3, r2]
 8003876:	b29a      	uxth	r2, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4986      	ldr	r1, [pc, #536]	; (8003a98 <HAL_PCD_IRQHandler+0x2e4>)
 800387e:	400a      	ands	r2, r1
 8003880:	b291      	uxth	r1, r2
 8003882:	2244      	movs	r2, #68	; 0x44
 8003884:	5299      	strh	r1, [r3, r2]
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	0018      	movs	r0, r3
 800388c:	f006 fbec 	bl	800a068 <USB_ReadInterrupts>
 8003890:	0002      	movs	r2, r0
 8003892:	2380      	movs	r3, #128	; 0x80
 8003894:	015b      	lsls	r3, r3, #5
 8003896:	401a      	ands	r2, r3
 8003898:	2380      	movs	r3, #128	; 0x80
 800389a:	015b      	lsls	r3, r3, #5
 800389c:	429a      	cmp	r2, r3
 800389e:	d137      	bne.n	8003910 <HAL_PCD_IRQHandler+0x15c>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2240      	movs	r2, #64	; 0x40
 80038a6:	5a9b      	ldrh	r3, [r3, r2]
 80038a8:	b29a      	uxth	r2, r3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	2104      	movs	r1, #4
 80038b0:	438a      	bics	r2, r1
 80038b2:	b291      	uxth	r1, r2
 80038b4:	2240      	movs	r2, #64	; 0x40
 80038b6:	5299      	strh	r1, [r3, r2]
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2240      	movs	r2, #64	; 0x40
 80038be:	5a9b      	ldrh	r3, [r3, r2]
 80038c0:	b29a      	uxth	r2, r3
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	2108      	movs	r1, #8
 80038c8:	438a      	bics	r2, r1
 80038ca:	b291      	uxth	r1, r2
 80038cc:	2240      	movs	r2, #64	; 0x40
 80038ce:	5299      	strh	r1, [r3, r2]

    if (hpcd->LPM_State == LPM_L1)
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	23b8      	movs	r3, #184	; 0xb8
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	5cd3      	ldrb	r3, [r2, r3]
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d109      	bne.n	80038f0 <HAL_PCD_IRQHandler+0x13c>
    {
      hpcd->LPM_State = LPM_L0;
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	23b8      	movs	r3, #184	; 0xb8
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	2100      	movs	r1, #0
 80038e4:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2100      	movs	r1, #0
 80038ea:	0018      	movs	r0, r3
 80038ec:	f001 fc92 	bl	8005214 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	0018      	movs	r0, r3
 80038f4:	f008 fc7c 	bl	800c1f0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2244      	movs	r2, #68	; 0x44
 80038fe:	5a9b      	ldrh	r3, [r3, r2]
 8003900:	b29a      	uxth	r2, r3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4965      	ldr	r1, [pc, #404]	; (8003a9c <HAL_PCD_IRQHandler+0x2e8>)
 8003908:	400a      	ands	r2, r1
 800390a:	b291      	uxth	r1, r2
 800390c:	2244      	movs	r2, #68	; 0x44
 800390e:	5299      	strh	r1, [r3, r2]
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	0018      	movs	r0, r3
 8003916:	f006 fba7 	bl	800a068 <USB_ReadInterrupts>
 800391a:	0002      	movs	r2, r0
 800391c:	2380      	movs	r3, #128	; 0x80
 800391e:	011b      	lsls	r3, r3, #4
 8003920:	401a      	ands	r2, r3
 8003922:	2380      	movs	r3, #128	; 0x80
 8003924:	011b      	lsls	r3, r3, #4
 8003926:	429a      	cmp	r2, r3
 8003928:	d127      	bne.n	800397a <HAL_PCD_IRQHandler+0x1c6>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	2240      	movs	r2, #64	; 0x40
 8003930:	5a9b      	ldrh	r3, [r3, r2]
 8003932:	b29a      	uxth	r2, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	2108      	movs	r1, #8
 800393a:	430a      	orrs	r2, r1
 800393c:	b291      	uxth	r1, r2
 800393e:	2240      	movs	r2, #64	; 0x40
 8003940:	5299      	strh	r1, [r3, r2]

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	2244      	movs	r2, #68	; 0x44
 8003948:	5a9b      	ldrh	r3, [r3, r2]
 800394a:	b29a      	uxth	r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4953      	ldr	r1, [pc, #332]	; (8003aa0 <HAL_PCD_IRQHandler+0x2ec>)
 8003952:	400a      	ands	r2, r1
 8003954:	b291      	uxth	r1, r2
 8003956:	2244      	movs	r2, #68	; 0x44
 8003958:	5299      	strh	r1, [r3, r2]

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	2240      	movs	r2, #64	; 0x40
 8003960:	5a9b      	ldrh	r3, [r3, r2]
 8003962:	b29a      	uxth	r2, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2104      	movs	r1, #4
 800396a:	430a      	orrs	r2, r1
 800396c:	b291      	uxth	r1, r2
 800396e:	2240      	movs	r2, #64	; 0x40
 8003970:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	0018      	movs	r0, r3
 8003976:	f008 fc1f 	bl	800c1b8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  /* Handle LPM Interrupt */
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_L1REQ))
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	0018      	movs	r0, r3
 8003980:	f006 fb72 	bl	800a068 <USB_ReadInterrupts>
 8003984:	0003      	movs	r3, r0
 8003986:	2280      	movs	r2, #128	; 0x80
 8003988:	4013      	ands	r3, r2
 800398a:	2b80      	cmp	r3, #128	; 0x80
 800398c:	d145      	bne.n	8003a1a <HAL_PCD_IRQHandler+0x266>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2244      	movs	r2, #68	; 0x44
 8003994:	5a9b      	ldrh	r3, [r3, r2]
 8003996:	b29a      	uxth	r2, r3
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	2180      	movs	r1, #128	; 0x80
 800399e:	438a      	bics	r2, r1
 80039a0:	b291      	uxth	r1, r2
 80039a2:	2244      	movs	r2, #68	; 0x44
 80039a4:	5299      	strh	r1, [r3, r2]
    if (hpcd->LPM_State == LPM_L0)
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	23b8      	movs	r3, #184	; 0xb8
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	5cd3      	ldrb	r3, [r2, r3]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d12f      	bne.n	8003a12 <HAL_PCD_IRQHandler+0x25e>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2240      	movs	r2, #64	; 0x40
 80039b8:	5a9b      	ldrh	r3, [r3, r2]
 80039ba:	b29a      	uxth	r2, r3
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2104      	movs	r1, #4
 80039c2:	430a      	orrs	r2, r1
 80039c4:	b291      	uxth	r1, r2
 80039c6:	2240      	movs	r2, #64	; 0x40
 80039c8:	5299      	strh	r1, [r3, r2]
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	2240      	movs	r2, #64	; 0x40
 80039d0:	5a9b      	ldrh	r3, [r3, r2]
 80039d2:	b29a      	uxth	r2, r3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2108      	movs	r1, #8
 80039da:	430a      	orrs	r2, r1
 80039dc:	b291      	uxth	r1, r2
 80039de:	2240      	movs	r2, #64	; 0x40
 80039e0:	5299      	strh	r1, [r3, r2]

      hpcd->LPM_State = LPM_L1;
 80039e2:	687a      	ldr	r2, [r7, #4]
 80039e4:	23b8      	movs	r3, #184	; 0xb8
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	2101      	movs	r1, #1
 80039ea:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2254      	movs	r2, #84	; 0x54
 80039f2:	5a9b      	ldrh	r3, [r3, r2]
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	089b      	lsrs	r3, r3, #2
 80039f8:	223c      	movs	r2, #60	; 0x3c
 80039fa:	4013      	ands	r3, r2
 80039fc:	0019      	movs	r1, r3
 80039fe:	687a      	ldr	r2, [r7, #4]
 8003a00:	23b9      	movs	r3, #185	; 0xb9
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2101      	movs	r1, #1
 8003a0a:	0018      	movs	r0, r3
 8003a0c:	f001 fc02 	bl	8005214 <HAL_PCDEx_LPM_Callback>
 8003a10:	e003      	b.n	8003a1a <HAL_PCD_IRQHandler+0x266>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	0018      	movs	r0, r3
 8003a16:	f008 fbcf 	bl	800c1b8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	0018      	movs	r0, r3
 8003a20:	f006 fb22 	bl	800a068 <USB_ReadInterrupts>
 8003a24:	0002      	movs	r2, r0
 8003a26:	2380      	movs	r3, #128	; 0x80
 8003a28:	009b      	lsls	r3, r3, #2
 8003a2a:	401a      	ands	r2, r3
 8003a2c:	2380      	movs	r3, #128	; 0x80
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d10f      	bne.n	8003a54 <HAL_PCD_IRQHandler+0x2a0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2244      	movs	r2, #68	; 0x44
 8003a3a:	5a9b      	ldrh	r3, [r3, r2]
 8003a3c:	b29a      	uxth	r2, r3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4918      	ldr	r1, [pc, #96]	; (8003aa4 <HAL_PCD_IRQHandler+0x2f0>)
 8003a44:	400a      	ands	r2, r1
 8003a46:	b291      	uxth	r1, r2
 8003a48:	2244      	movs	r2, #68	; 0x44
 8003a4a:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	0018      	movs	r0, r3
 8003a50:	f008 fb7e 	bl	800c150 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	0018      	movs	r0, r3
 8003a5a:	f006 fb05 	bl	800a068 <USB_ReadInterrupts>
 8003a5e:	0002      	movs	r2, r0
 8003a60:	2380      	movs	r3, #128	; 0x80
 8003a62:	005b      	lsls	r3, r3, #1
 8003a64:	401a      	ands	r2, r3
 8003a66:	2380      	movs	r3, #128	; 0x80
 8003a68:	005b      	lsls	r3, r3, #1
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d10b      	bne.n	8003a86 <HAL_PCD_IRQHandler+0x2d2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	2244      	movs	r2, #68	; 0x44
 8003a74:	5a9b      	ldrh	r3, [r3, r2]
 8003a76:	b29a      	uxth	r2, r3
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	490a      	ldr	r1, [pc, #40]	; (8003aa8 <HAL_PCD_IRQHandler+0x2f4>)
 8003a7e:	400a      	ands	r2, r1
 8003a80:	b291      	uxth	r1, r2
 8003a82:	2244      	movs	r2, #68	; 0x44
 8003a84:	5299      	strh	r1, [r3, r2]
  }
}
 8003a86:	46c0      	nop			; (mov r8, r8)
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	b002      	add	sp, #8
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	46c0      	nop			; (mov r8, r8)
 8003a90:	fffffbff 	.word	0xfffffbff
 8003a94:	ffffbfff 	.word	0xffffbfff
 8003a98:	ffffdfff 	.word	0xffffdfff
 8003a9c:	ffffefff 	.word	0xffffefff
 8003aa0:	fffff7ff 	.word	0xfffff7ff
 8003aa4:	fffffdff 	.word	0xfffffdff
 8003aa8:	fffffeff 	.word	0xfffffeff

08003aac <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	000a      	movs	r2, r1
 8003ab6:	1cfb      	adds	r3, r7, #3
 8003ab8:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	23aa      	movs	r3, #170	; 0xaa
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	5cd3      	ldrb	r3, [r2, r3]
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d101      	bne.n	8003aca <HAL_PCD_SetAddress+0x1e>
 8003ac6:	2302      	movs	r3, #2
 8003ac8:	e017      	b.n	8003afa <HAL_PCD_SetAddress+0x4e>
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	23aa      	movs	r3, #170	; 0xaa
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	2101      	movs	r1, #1
 8003ad2:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	1cfa      	adds	r2, r7, #3
 8003ad8:	2124      	movs	r1, #36	; 0x24
 8003ada:	7812      	ldrb	r2, [r2, #0]
 8003adc:	545a      	strb	r2, [r3, r1]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	1cfb      	adds	r3, r7, #3
 8003ae4:	781b      	ldrb	r3, [r3, #0]
 8003ae6:	0019      	movs	r1, r3
 8003ae8:	0010      	movs	r0, r2
 8003aea:	f006 fa93 	bl	800a014 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003aee:	687a      	ldr	r2, [r7, #4]
 8003af0:	23aa      	movs	r3, #170	; 0xaa
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	2100      	movs	r1, #0
 8003af6:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8003af8:	2300      	movs	r3, #0
}
 8003afa:	0018      	movs	r0, r3
 8003afc:	46bd      	mov	sp, r7
 8003afe:	b002      	add	sp, #8
 8003b00:	bd80      	pop	{r7, pc}

08003b02 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003b02:	b590      	push	{r4, r7, lr}
 8003b04:	b085      	sub	sp, #20
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	6078      	str	r0, [r7, #4]
 8003b0a:	000c      	movs	r4, r1
 8003b0c:	0010      	movs	r0, r2
 8003b0e:	0019      	movs	r1, r3
 8003b10:	1cfb      	adds	r3, r7, #3
 8003b12:	1c22      	adds	r2, r4, #0
 8003b14:	701a      	strb	r2, [r3, #0]
 8003b16:	003b      	movs	r3, r7
 8003b18:	1c02      	adds	r2, r0, #0
 8003b1a:	801a      	strh	r2, [r3, #0]
 8003b1c:	1cbb      	adds	r3, r7, #2
 8003b1e:	1c0a      	adds	r2, r1, #0
 8003b20:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003b22:	230b      	movs	r3, #11
 8003b24:	18fb      	adds	r3, r7, r3
 8003b26:	2200      	movs	r2, #0
 8003b28:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003b2a:	1cfb      	adds	r3, r7, #3
 8003b2c:	781b      	ldrb	r3, [r3, #0]
 8003b2e:	b25b      	sxtb	r3, r3
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	da0f      	bge.n	8003b54 <HAL_PCD_EP_Open+0x52>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b34:	1cfb      	adds	r3, r7, #3
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	2207      	movs	r2, #7
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	1c5a      	adds	r2, r3, #1
 8003b3e:	0013      	movs	r3, r2
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	189b      	adds	r3, r3, r2
 8003b44:	00db      	lsls	r3, r3, #3
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	18d3      	adds	r3, r2, r3
 8003b4a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	705a      	strb	r2, [r3, #1]
 8003b52:	e00f      	b.n	8003b74 <HAL_PCD_EP_Open+0x72>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b54:	1cfb      	adds	r3, r7, #3
 8003b56:	781b      	ldrb	r3, [r3, #0]
 8003b58:	2207      	movs	r2, #7
 8003b5a:	401a      	ands	r2, r3
 8003b5c:	0013      	movs	r3, r2
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	189b      	adds	r3, r3, r2
 8003b62:	00db      	lsls	r3, r3, #3
 8003b64:	3369      	adds	r3, #105	; 0x69
 8003b66:	33ff      	adds	r3, #255	; 0xff
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	18d3      	adds	r3, r2, r3
 8003b6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003b74:	1cfb      	adds	r3, r7, #3
 8003b76:	781b      	ldrb	r3, [r3, #0]
 8003b78:	2207      	movs	r2, #7
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	b2da      	uxtb	r2, r3
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003b82:	003b      	movs	r3, r7
 8003b84:	881a      	ldrh	r2, [r3, #0]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	1cba      	adds	r2, r7, #2
 8003b8e:	7812      	ldrb	r2, [r2, #0]
 8003b90:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	785b      	ldrb	r3, [r3, #1]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d004      	beq.n	8003ba4 <HAL_PCD_EP_Open+0xa2>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	781b      	ldrb	r3, [r3, #0]
 8003b9e:	b29a      	uxth	r2, r3
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003ba4:	1cbb      	adds	r3, r7, #2
 8003ba6:	781b      	ldrb	r3, [r3, #0]
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d102      	bne.n	8003bb2 <HAL_PCD_EP_Open+0xb0>
  {
    ep->data_pid_start = 0U;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8003bb2:	687a      	ldr	r2, [r7, #4]
 8003bb4:	23aa      	movs	r3, #170	; 0xaa
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	5cd3      	ldrb	r3, [r2, r3]
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d101      	bne.n	8003bc2 <HAL_PCD_EP_Open+0xc0>
 8003bbe:	2302      	movs	r3, #2
 8003bc0:	e013      	b.n	8003bea <HAL_PCD_EP_Open+0xe8>
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	23aa      	movs	r3, #170	; 0xaa
 8003bc6:	009b      	lsls	r3, r3, #2
 8003bc8:	2101      	movs	r1, #1
 8003bca:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	68fa      	ldr	r2, [r7, #12]
 8003bd2:	0011      	movs	r1, r2
 8003bd4:	0018      	movs	r0, r3
 8003bd6:	f004 fb2d 	bl	8008234 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003bda:	687a      	ldr	r2, [r7, #4]
 8003bdc:	23aa      	movs	r3, #170	; 0xaa
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	2100      	movs	r1, #0
 8003be2:	54d1      	strb	r1, [r2, r3]

  return ret;
 8003be4:	230b      	movs	r3, #11
 8003be6:	18fb      	adds	r3, r7, r3
 8003be8:	781b      	ldrb	r3, [r3, #0]
}
 8003bea:	0018      	movs	r0, r3
 8003bec:	46bd      	mov	sp, r7
 8003bee:	b005      	add	sp, #20
 8003bf0:	bd90      	pop	{r4, r7, pc}

08003bf2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003bf2:	b580      	push	{r7, lr}
 8003bf4:	b084      	sub	sp, #16
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]
 8003bfa:	000a      	movs	r2, r1
 8003bfc:	1cfb      	adds	r3, r7, #3
 8003bfe:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003c00:	1cfb      	adds	r3, r7, #3
 8003c02:	781b      	ldrb	r3, [r3, #0]
 8003c04:	b25b      	sxtb	r3, r3
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	da0f      	bge.n	8003c2a <HAL_PCD_EP_Close+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c0a:	1cfb      	adds	r3, r7, #3
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	2207      	movs	r2, #7
 8003c10:	4013      	ands	r3, r2
 8003c12:	1c5a      	adds	r2, r3, #1
 8003c14:	0013      	movs	r3, r2
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	189b      	adds	r3, r3, r2
 8003c1a:	00db      	lsls	r3, r3, #3
 8003c1c:	687a      	ldr	r2, [r7, #4]
 8003c1e:	18d3      	adds	r3, r2, r3
 8003c20:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2201      	movs	r2, #1
 8003c26:	705a      	strb	r2, [r3, #1]
 8003c28:	e00f      	b.n	8003c4a <HAL_PCD_EP_Close+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c2a:	1cfb      	adds	r3, r7, #3
 8003c2c:	781b      	ldrb	r3, [r3, #0]
 8003c2e:	2207      	movs	r2, #7
 8003c30:	401a      	ands	r2, r3
 8003c32:	0013      	movs	r3, r2
 8003c34:	009b      	lsls	r3, r3, #2
 8003c36:	189b      	adds	r3, r3, r2
 8003c38:	00db      	lsls	r3, r3, #3
 8003c3a:	3369      	adds	r3, #105	; 0x69
 8003c3c:	33ff      	adds	r3, #255	; 0xff
 8003c3e:	687a      	ldr	r2, [r7, #4]
 8003c40:	18d3      	adds	r3, r2, r3
 8003c42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2200      	movs	r2, #0
 8003c48:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003c4a:	1cfb      	adds	r3, r7, #3
 8003c4c:	781b      	ldrb	r3, [r3, #0]
 8003c4e:	2207      	movs	r2, #7
 8003c50:	4013      	ands	r3, r2
 8003c52:	b2da      	uxtb	r2, r3
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003c58:	687a      	ldr	r2, [r7, #4]
 8003c5a:	23aa      	movs	r3, #170	; 0xaa
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	5cd3      	ldrb	r3, [r2, r3]
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d101      	bne.n	8003c68 <HAL_PCD_EP_Close+0x76>
 8003c64:	2302      	movs	r3, #2
 8003c66:	e011      	b.n	8003c8c <HAL_PCD_EP_Close+0x9a>
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	23aa      	movs	r3, #170	; 0xaa
 8003c6c:	009b      	lsls	r3, r3, #2
 8003c6e:	2101      	movs	r1, #1
 8003c70:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	68fa      	ldr	r2, [r7, #12]
 8003c78:	0011      	movs	r1, r2
 8003c7a:	0018      	movs	r0, r3
 8003c7c:	f004 fe4e 	bl	800891c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003c80:	687a      	ldr	r2, [r7, #4]
 8003c82:	23aa      	movs	r3, #170	; 0xaa
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	2100      	movs	r1, #0
 8003c88:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8003c8a:	2300      	movs	r3, #0
}
 8003c8c:	0018      	movs	r0, r3
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	b004      	add	sp, #16
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b086      	sub	sp, #24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	60f8      	str	r0, [r7, #12]
 8003c9c:	607a      	str	r2, [r7, #4]
 8003c9e:	603b      	str	r3, [r7, #0]
 8003ca0:	200b      	movs	r0, #11
 8003ca2:	183b      	adds	r3, r7, r0
 8003ca4:	1c0a      	adds	r2, r1, #0
 8003ca6:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003ca8:	0001      	movs	r1, r0
 8003caa:	187b      	adds	r3, r7, r1
 8003cac:	781b      	ldrb	r3, [r3, #0]
 8003cae:	2207      	movs	r2, #7
 8003cb0:	401a      	ands	r2, r3
 8003cb2:	0013      	movs	r3, r2
 8003cb4:	009b      	lsls	r3, r3, #2
 8003cb6:	189b      	adds	r3, r3, r2
 8003cb8:	00db      	lsls	r3, r3, #3
 8003cba:	3369      	adds	r3, #105	; 0x69
 8003cbc:	33ff      	adds	r3, #255	; 0xff
 8003cbe:	68fa      	ldr	r2, [r7, #12]
 8003cc0:	18d3      	adds	r3, r2, r3
 8003cc2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	683a      	ldr	r2, [r7, #0]
 8003cce:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003cdc:	187b      	adds	r3, r7, r1
 8003cde:	781b      	ldrb	r3, [r3, #0]
 8003ce0:	2207      	movs	r2, #7
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	b2da      	uxtb	r2, r3
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003cea:	187b      	adds	r3, r7, r1
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	2207      	movs	r2, #7
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	d107      	bne.n	8003d04 <HAL_PCD_EP_Receive+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	697a      	ldr	r2, [r7, #20]
 8003cfa:	0011      	movs	r1, r2
 8003cfc:	0018      	movs	r0, r3
 8003cfe:	f004 ffcd 	bl	8008c9c <USB_EPStartXfer>
 8003d02:	e006      	b.n	8003d12 <HAL_PCD_EP_Receive+0x7e>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	697a      	ldr	r2, [r7, #20]
 8003d0a:	0011      	movs	r1, r2
 8003d0c:	0018      	movs	r0, r3
 8003d0e:	f004 ffc5 	bl	8008c9c <USB_EPStartXfer>
  }

  return HAL_OK;
 8003d12:	2300      	movs	r3, #0
}
 8003d14:	0018      	movs	r0, r3
 8003d16:	46bd      	mov	sp, r7
 8003d18:	b006      	add	sp, #24
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	000a      	movs	r2, r1
 8003d26:	1cfb      	adds	r3, r7, #3
 8003d28:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003d2a:	1cfb      	adds	r3, r7, #3
 8003d2c:	781b      	ldrb	r3, [r3, #0]
 8003d2e:	2207      	movs	r2, #7
 8003d30:	401a      	ands	r2, r3
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	23c2      	movs	r3, #194	; 0xc2
 8003d36:	0059      	lsls	r1, r3, #1
 8003d38:	0013      	movs	r3, r2
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	189b      	adds	r3, r3, r2
 8003d3e:	00db      	lsls	r3, r3, #3
 8003d40:	18c3      	adds	r3, r0, r3
 8003d42:	185b      	adds	r3, r3, r1
 8003d44:	681b      	ldr	r3, [r3, #0]
}
 8003d46:	0018      	movs	r0, r3
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	b002      	add	sp, #8
 8003d4c:	bd80      	pop	{r7, pc}

08003d4e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003d4e:	b580      	push	{r7, lr}
 8003d50:	b086      	sub	sp, #24
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	60f8      	str	r0, [r7, #12]
 8003d56:	607a      	str	r2, [r7, #4]
 8003d58:	603b      	str	r3, [r7, #0]
 8003d5a:	200b      	movs	r0, #11
 8003d5c:	183b      	adds	r3, r7, r0
 8003d5e:	1c0a      	adds	r2, r1, #0
 8003d60:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d62:	183b      	adds	r3, r7, r0
 8003d64:	781b      	ldrb	r3, [r3, #0]
 8003d66:	2207      	movs	r2, #7
 8003d68:	4013      	ands	r3, r2
 8003d6a:	1c5a      	adds	r2, r3, #1
 8003d6c:	0013      	movs	r3, r2
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	189b      	adds	r3, r3, r2
 8003d72:	00db      	lsls	r3, r3, #3
 8003d74:	68fa      	ldr	r2, [r7, #12]
 8003d76:	18d3      	adds	r3, r2, r3
 8003d78:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	683a      	ldr	r2, [r7, #0]
 8003d84:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	2224      	movs	r2, #36	; 0x24
 8003d8a:	2101      	movs	r1, #1
 8003d8c:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	683a      	ldr	r2, [r7, #0]
 8003d92:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	2200      	movs	r2, #0
 8003d98:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003da0:	183b      	adds	r3, r7, r0
 8003da2:	781b      	ldrb	r3, [r3, #0]
 8003da4:	2207      	movs	r2, #7
 8003da6:	4013      	ands	r3, r2
 8003da8:	b2da      	uxtb	r2, r3
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003dae:	183b      	adds	r3, r7, r0
 8003db0:	781b      	ldrb	r3, [r3, #0]
 8003db2:	2207      	movs	r2, #7
 8003db4:	4013      	ands	r3, r2
 8003db6:	d107      	bne.n	8003dc8 <HAL_PCD_EP_Transmit+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	697a      	ldr	r2, [r7, #20]
 8003dbe:	0011      	movs	r1, r2
 8003dc0:	0018      	movs	r0, r3
 8003dc2:	f004 ff6b 	bl	8008c9c <USB_EPStartXfer>
 8003dc6:	e006      	b.n	8003dd6 <HAL_PCD_EP_Transmit+0x88>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	697a      	ldr	r2, [r7, #20]
 8003dce:	0011      	movs	r1, r2
 8003dd0:	0018      	movs	r0, r3
 8003dd2:	f004 ff63 	bl	8008c9c <USB_EPStartXfer>
  }

  return HAL_OK;
 8003dd6:	2300      	movs	r3, #0
}
 8003dd8:	0018      	movs	r0, r3
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	b006      	add	sp, #24
 8003dde:	bd80      	pop	{r7, pc}

08003de0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b084      	sub	sp, #16
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
 8003de8:	000a      	movs	r2, r1
 8003dea:	1cfb      	adds	r3, r7, #3
 8003dec:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003dee:	1cfb      	adds	r3, r7, #3
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	2207      	movs	r2, #7
 8003df4:	401a      	ands	r2, r3
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d901      	bls.n	8003e02 <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e046      	b.n	8003e90 <HAL_PCD_EP_SetStall+0xb0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003e02:	1cfb      	adds	r3, r7, #3
 8003e04:	781b      	ldrb	r3, [r3, #0]
 8003e06:	b25b      	sxtb	r3, r3
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	da0f      	bge.n	8003e2c <HAL_PCD_EP_SetStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003e0c:	1cfb      	adds	r3, r7, #3
 8003e0e:	781b      	ldrb	r3, [r3, #0]
 8003e10:	2207      	movs	r2, #7
 8003e12:	4013      	ands	r3, r2
 8003e14:	1c5a      	adds	r2, r3, #1
 8003e16:	0013      	movs	r3, r2
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	189b      	adds	r3, r3, r2
 8003e1c:	00db      	lsls	r3, r3, #3
 8003e1e:	687a      	ldr	r2, [r7, #4]
 8003e20:	18d3      	adds	r3, r2, r3
 8003e22:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2201      	movs	r2, #1
 8003e28:	705a      	strb	r2, [r3, #1]
 8003e2a:	e00d      	b.n	8003e48 <HAL_PCD_EP_SetStall+0x68>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003e2c:	1cfb      	adds	r3, r7, #3
 8003e2e:	781a      	ldrb	r2, [r3, #0]
 8003e30:	0013      	movs	r3, r2
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	189b      	adds	r3, r3, r2
 8003e36:	00db      	lsls	r3, r3, #3
 8003e38:	3369      	adds	r3, #105	; 0x69
 8003e3a:	33ff      	adds	r3, #255	; 0xff
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	18d3      	adds	r3, r2, r3
 8003e40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2200      	movs	r2, #0
 8003e46:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003e4e:	1cfb      	adds	r3, r7, #3
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	2207      	movs	r2, #7
 8003e54:	4013      	ands	r3, r2
 8003e56:	b2da      	uxtb	r2, r3
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	23aa      	movs	r3, #170	; 0xaa
 8003e60:	009b      	lsls	r3, r3, #2
 8003e62:	5cd3      	ldrb	r3, [r2, r3]
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d101      	bne.n	8003e6c <HAL_PCD_EP_SetStall+0x8c>
 8003e68:	2302      	movs	r3, #2
 8003e6a:	e011      	b.n	8003e90 <HAL_PCD_EP_SetStall+0xb0>
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	23aa      	movs	r3, #170	; 0xaa
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	2101      	movs	r1, #1
 8003e74:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	68fa      	ldr	r2, [r7, #12]
 8003e7c:	0011      	movs	r1, r2
 8003e7e:	0018      	movs	r0, r3
 8003e80:	f005 ffc6 	bl	8009e10 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	23aa      	movs	r3, #170	; 0xaa
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	2100      	movs	r1, #0
 8003e8c:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8003e8e:	2300      	movs	r3, #0
}
 8003e90:	0018      	movs	r0, r3
 8003e92:	46bd      	mov	sp, r7
 8003e94:	b004      	add	sp, #16
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	000a      	movs	r2, r1
 8003ea2:	1cfb      	adds	r3, r7, #3
 8003ea4:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003ea6:	1cfb      	adds	r3, r7, #3
 8003ea8:	781b      	ldrb	r3, [r3, #0]
 8003eaa:	220f      	movs	r2, #15
 8003eac:	401a      	ands	r2, r3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d901      	bls.n	8003eba <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e048      	b.n	8003f4c <HAL_PCD_EP_ClrStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003eba:	1cfb      	adds	r3, r7, #3
 8003ebc:	781b      	ldrb	r3, [r3, #0]
 8003ebe:	b25b      	sxtb	r3, r3
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	da0f      	bge.n	8003ee4 <HAL_PCD_EP_ClrStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003ec4:	1cfb      	adds	r3, r7, #3
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	2207      	movs	r2, #7
 8003eca:	4013      	ands	r3, r2
 8003ecc:	1c5a      	adds	r2, r3, #1
 8003ece:	0013      	movs	r3, r2
 8003ed0:	009b      	lsls	r3, r3, #2
 8003ed2:	189b      	adds	r3, r3, r2
 8003ed4:	00db      	lsls	r3, r3, #3
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	18d3      	adds	r3, r2, r3
 8003eda:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	705a      	strb	r2, [r3, #1]
 8003ee2:	e00f      	b.n	8003f04 <HAL_PCD_EP_ClrStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003ee4:	1cfb      	adds	r3, r7, #3
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	2207      	movs	r2, #7
 8003eea:	401a      	ands	r2, r3
 8003eec:	0013      	movs	r3, r2
 8003eee:	009b      	lsls	r3, r3, #2
 8003ef0:	189b      	adds	r3, r3, r2
 8003ef2:	00db      	lsls	r3, r3, #3
 8003ef4:	3369      	adds	r3, #105	; 0x69
 8003ef6:	33ff      	adds	r3, #255	; 0xff
 8003ef8:	687a      	ldr	r2, [r7, #4]
 8003efa:	18d3      	adds	r3, r2, r3
 8003efc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2200      	movs	r2, #0
 8003f02:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2200      	movs	r2, #0
 8003f08:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f0a:	1cfb      	adds	r3, r7, #3
 8003f0c:	781b      	ldrb	r3, [r3, #0]
 8003f0e:	2207      	movs	r2, #7
 8003f10:	4013      	ands	r3, r2
 8003f12:	b2da      	uxtb	r2, r3
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003f18:	687a      	ldr	r2, [r7, #4]
 8003f1a:	23aa      	movs	r3, #170	; 0xaa
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	5cd3      	ldrb	r3, [r2, r3]
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d101      	bne.n	8003f28 <HAL_PCD_EP_ClrStall+0x90>
 8003f24:	2302      	movs	r3, #2
 8003f26:	e011      	b.n	8003f4c <HAL_PCD_EP_ClrStall+0xb4>
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	23aa      	movs	r3, #170	; 0xaa
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	2101      	movs	r1, #1
 8003f30:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	68fa      	ldr	r2, [r7, #12]
 8003f38:	0011      	movs	r1, r2
 8003f3a:	0018      	movs	r0, r3
 8003f3c:	f005 ffb8 	bl	8009eb0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	23aa      	movs	r3, #170	; 0xaa
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	2100      	movs	r1, #0
 8003f48:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8003f4a:	2300      	movs	r3, #0
}
 8003f4c:	0018      	movs	r0, r3
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	b004      	add	sp, #16
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003f54:	b5b0      	push	{r4, r5, r7, lr}
 8003f56:	b096      	sub	sp, #88	; 0x58
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003f5c:	f000 fbd8 	bl	8004710 <PCD_EP_ISR_Handler+0x7bc>
  {
    wIstr = hpcd->Instance->ISTR;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	2056      	movs	r0, #86	; 0x56
 8003f66:	183b      	adds	r3, r7, r0
 8003f68:	2144      	movs	r1, #68	; 0x44
 8003f6a:	5a52      	ldrh	r2, [r2, r1]
 8003f6c:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003f6e:	183b      	adds	r3, r7, r0
 8003f70:	881b      	ldrh	r3, [r3, #0]
 8003f72:	b2da      	uxtb	r2, r3
 8003f74:	2455      	movs	r4, #85	; 0x55
 8003f76:	193b      	adds	r3, r7, r4
 8003f78:	210f      	movs	r1, #15
 8003f7a:	400a      	ands	r2, r1
 8003f7c:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 8003f7e:	193b      	adds	r3, r7, r4
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d000      	beq.n	8003f88 <PCD_EP_ISR_Handler+0x34>
 8003f86:	e179      	b.n	800427c <PCD_EP_ISR_Handler+0x328>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003f88:	183b      	adds	r3, r7, r0
 8003f8a:	881b      	ldrh	r3, [r3, #0]
 8003f8c:	2210      	movs	r2, #16
 8003f8e:	4013      	ands	r3, r2
 8003f90:	d154      	bne.n	800403c <PCD_EP_ISR_Handler+0xe8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	881b      	ldrh	r3, [r3, #0]
 8003f98:	b29a      	uxth	r2, r3
 8003f9a:	200e      	movs	r0, #14
 8003f9c:	183b      	adds	r3, r7, r0
 8003f9e:	49af      	ldr	r1, [pc, #700]	; (800425c <PCD_EP_ISR_Handler+0x308>)
 8003fa0:	400a      	ands	r2, r1
 8003fa2:	801a      	strh	r2, [r3, #0]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	183a      	adds	r2, r7, r0
 8003faa:	8812      	ldrh	r2, [r2, #0]
 8003fac:	49ac      	ldr	r1, [pc, #688]	; (8004260 <PCD_EP_ISR_Handler+0x30c>)
 8003fae:	430a      	orrs	r2, r1
 8003fb0:	b292      	uxth	r2, r2
 8003fb2:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	3328      	adds	r3, #40	; 0x28
 8003fb8:	64fb      	str	r3, [r7, #76]	; 0x4c

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	2250      	movs	r2, #80	; 0x50
 8003fc0:	5a9b      	ldrh	r3, [r3, r2]
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	001a      	movs	r2, r3
 8003fc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fc8:	781b      	ldrb	r3, [r3, #0]
 8003fca:	00db      	lsls	r3, r3, #3
 8003fcc:	18d2      	adds	r2, r2, r3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	18d3      	adds	r3, r2, r3
 8003fd4:	4aa3      	ldr	r2, [pc, #652]	; (8004264 <PCD_EP_ISR_Handler+0x310>)
 8003fd6:	4694      	mov	ip, r2
 8003fd8:	4463      	add	r3, ip
 8003fda:	881b      	ldrh	r3, [r3, #0]
 8003fdc:	059b      	lsls	r3, r3, #22
 8003fde:	0d9a      	lsrs	r2, r3, #22
 8003fe0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fe2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003fe4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fe6:	695a      	ldr	r2, [r3, #20]
 8003fe8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fea:	69db      	ldr	r3, [r3, #28]
 8003fec:	18d2      	adds	r2, r2, r3
 8003fee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ff0:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2100      	movs	r1, #0
 8003ff6:	0018      	movs	r0, r3
 8003ff8:	f008 f88c 	bl	800c114 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2224      	movs	r2, #36	; 0x24
 8004000:	5c9b      	ldrb	r3, [r3, r2]
 8004002:	b2db      	uxtb	r3, r3
 8004004:	2b00      	cmp	r3, #0
 8004006:	d101      	bne.n	800400c <PCD_EP_ISR_Handler+0xb8>
 8004008:	f000 fb82 	bl	8004710 <PCD_EP_ISR_Handler+0x7bc>
 800400c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800400e:	699b      	ldr	r3, [r3, #24]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d001      	beq.n	8004018 <PCD_EP_ISR_Handler+0xc4>
 8004014:	f000 fb7c 	bl	8004710 <PCD_EP_ISR_Handler+0x7bc>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2224      	movs	r2, #36	; 0x24
 800401c:	5c9b      	ldrb	r3, [r3, r2]
 800401e:	b2db      	uxtb	r3, r3
 8004020:	2280      	movs	r2, #128	; 0x80
 8004022:	4252      	negs	r2, r2
 8004024:	4313      	orrs	r3, r2
 8004026:	b2da      	uxtb	r2, r3
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	b291      	uxth	r1, r2
 800402e:	224c      	movs	r2, #76	; 0x4c
 8004030:	5299      	strh	r1, [r3, r2]
          hpcd->USB_Address = 0U;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2224      	movs	r2, #36	; 0x24
 8004036:	2100      	movs	r1, #0
 8004038:	5499      	strb	r1, [r3, r2]
 800403a:	e369      	b.n	8004710 <PCD_EP_ISR_Handler+0x7bc>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	3369      	adds	r3, #105	; 0x69
 8004040:	33ff      	adds	r3, #255	; 0xff
 8004042:	64fb      	str	r3, [r7, #76]	; 0x4c
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	2152      	movs	r1, #82	; 0x52
 800404a:	187b      	adds	r3, r7, r1
 800404c:	8812      	ldrh	r2, [r2, #0]
 800404e:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004050:	187b      	adds	r3, r7, r1
 8004052:	881a      	ldrh	r2, [r3, #0]
 8004054:	2380      	movs	r3, #128	; 0x80
 8004056:	011b      	lsls	r3, r3, #4
 8004058:	4013      	ands	r3, r2
 800405a:	d037      	beq.n	80040cc <PCD_EP_ISR_Handler+0x178>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2250      	movs	r2, #80	; 0x50
 8004062:	5a9b      	ldrh	r3, [r3, r2]
 8004064:	b29b      	uxth	r3, r3
 8004066:	001a      	movs	r2, r3
 8004068:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800406a:	781b      	ldrb	r3, [r3, #0]
 800406c:	00db      	lsls	r3, r3, #3
 800406e:	18d2      	adds	r2, r2, r3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	18d3      	adds	r3, r2, r3
 8004076:	4a7c      	ldr	r2, [pc, #496]	; (8004268 <PCD_EP_ISR_Handler+0x314>)
 8004078:	4694      	mov	ip, r2
 800407a:	4463      	add	r3, ip
 800407c:	881b      	ldrh	r3, [r3, #0]
 800407e:	059b      	lsls	r3, r3, #22
 8004080:	0d9a      	lsrs	r2, r3, #22
 8004082:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004084:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6818      	ldr	r0, [r3, #0]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	22ac      	movs	r2, #172	; 0xac
 800408e:	0092      	lsls	r2, r2, #2
 8004090:	1899      	adds	r1, r3, r2
 8004092:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004094:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004096:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004098:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800409a:	b29b      	uxth	r3, r3
 800409c:	f006 f836 	bl	800a10c <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	881b      	ldrh	r3, [r3, #0]
 80040a6:	b29a      	uxth	r2, r3
 80040a8:	2010      	movs	r0, #16
 80040aa:	183b      	adds	r3, r7, r0
 80040ac:	496f      	ldr	r1, [pc, #444]	; (800426c <PCD_EP_ISR_Handler+0x318>)
 80040ae:	400a      	ands	r2, r1
 80040b0:	801a      	strh	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	183a      	adds	r2, r7, r0
 80040b8:	8812      	ldrh	r2, [r2, #0]
 80040ba:	2180      	movs	r1, #128	; 0x80
 80040bc:	430a      	orrs	r2, r1
 80040be:	b292      	uxth	r2, r2
 80040c0:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	0018      	movs	r0, r3
 80040c6:	f007 ffef 	bl	800c0a8 <HAL_PCD_SetupStageCallback>
 80040ca:	e321      	b.n	8004710 <PCD_EP_ISR_Handler+0x7bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80040cc:	2352      	movs	r3, #82	; 0x52
 80040ce:	18fb      	adds	r3, r7, r3
 80040d0:	2200      	movs	r2, #0
 80040d2:	5e9b      	ldrsh	r3, [r3, r2]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	db00      	blt.n	80040da <PCD_EP_ISR_Handler+0x186>
 80040d8:	e31a      	b.n	8004710 <PCD_EP_ISR_Handler+0x7bc>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	881b      	ldrh	r3, [r3, #0]
 80040e0:	b29a      	uxth	r2, r3
 80040e2:	201e      	movs	r0, #30
 80040e4:	183b      	adds	r3, r7, r0
 80040e6:	4961      	ldr	r1, [pc, #388]	; (800426c <PCD_EP_ISR_Handler+0x318>)
 80040e8:	400a      	ands	r2, r1
 80040ea:	801a      	strh	r2, [r3, #0]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	183a      	adds	r2, r7, r0
 80040f2:	8812      	ldrh	r2, [r2, #0]
 80040f4:	2180      	movs	r1, #128	; 0x80
 80040f6:	430a      	orrs	r2, r1
 80040f8:	b292      	uxth	r2, r2
 80040fa:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2250      	movs	r2, #80	; 0x50
 8004102:	5a9b      	ldrh	r3, [r3, r2]
 8004104:	b29b      	uxth	r3, r3
 8004106:	001a      	movs	r2, r3
 8004108:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800410a:	781b      	ldrb	r3, [r3, #0]
 800410c:	00db      	lsls	r3, r3, #3
 800410e:	18d2      	adds	r2, r2, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	18d3      	adds	r3, r2, r3
 8004116:	4a54      	ldr	r2, [pc, #336]	; (8004268 <PCD_EP_ISR_Handler+0x314>)
 8004118:	4694      	mov	ip, r2
 800411a:	4463      	add	r3, ip
 800411c:	881b      	ldrh	r3, [r3, #0]
 800411e:	059b      	lsls	r3, r3, #22
 8004120:	0d9a      	lsrs	r2, r3, #22
 8004122:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004124:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004126:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004128:	69db      	ldr	r3, [r3, #28]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d01a      	beq.n	8004164 <PCD_EP_ISR_Handler+0x210>
 800412e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004130:	695b      	ldr	r3, [r3, #20]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d016      	beq.n	8004164 <PCD_EP_ISR_Handler+0x210>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6818      	ldr	r0, [r3, #0]
 800413a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800413c:	6959      	ldr	r1, [r3, #20]
 800413e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004140:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8004142:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004144:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004146:	b29b      	uxth	r3, r3
 8004148:	f005 ffe0 	bl	800a10c <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800414c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800414e:	695a      	ldr	r2, [r3, #20]
 8004150:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004152:	69db      	ldr	r3, [r3, #28]
 8004154:	18d2      	adds	r2, r2, r3
 8004156:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004158:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2100      	movs	r1, #0
 800415e:	0018      	movs	r0, r3
 8004160:	f007 ffb7 	bl	800c0d2 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	881b      	ldrh	r3, [r3, #0]
 800416a:	b29b      	uxth	r3, r3
 800416c:	001a      	movs	r2, r3
 800416e:	2380      	movs	r3, #128	; 0x80
 8004170:	011b      	lsls	r3, r3, #4
 8004172:	4013      	ands	r3, r2
 8004174:	d000      	beq.n	8004178 <PCD_EP_ISR_Handler+0x224>
 8004176:	e2cb      	b.n	8004710 <PCD_EP_ISR_Handler+0x7bc>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	61bb      	str	r3, [r7, #24]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	2250      	movs	r2, #80	; 0x50
 8004184:	5a9b      	ldrh	r3, [r3, r2]
 8004186:	b29b      	uxth	r3, r3
 8004188:	001a      	movs	r2, r3
 800418a:	69bb      	ldr	r3, [r7, #24]
 800418c:	189b      	adds	r3, r3, r2
 800418e:	61bb      	str	r3, [r7, #24]
 8004190:	69bb      	ldr	r3, [r7, #24]
 8004192:	4a35      	ldr	r2, [pc, #212]	; (8004268 <PCD_EP_ISR_Handler+0x314>)
 8004194:	4694      	mov	ip, r2
 8004196:	4463      	add	r3, ip
 8004198:	617b      	str	r3, [r7, #20]
 800419a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800419c:	691b      	ldr	r3, [r3, #16]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d110      	bne.n	80041c4 <PCD_EP_ISR_Handler+0x270>
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	881b      	ldrh	r3, [r3, #0]
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	4a31      	ldr	r2, [pc, #196]	; (8004270 <PCD_EP_ISR_Handler+0x31c>)
 80041aa:	4013      	ands	r3, r2
 80041ac:	b29a      	uxth	r2, r3
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	801a      	strh	r2, [r3, #0]
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	881b      	ldrh	r3, [r3, #0]
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	4a29      	ldr	r2, [pc, #164]	; (8004260 <PCD_EP_ISR_Handler+0x30c>)
 80041ba:	4313      	orrs	r3, r2
 80041bc:	b29a      	uxth	r2, r3
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	801a      	strh	r2, [r3, #0]
 80041c2:	e02b      	b.n	800421c <PCD_EP_ISR_Handler+0x2c8>
 80041c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041c6:	691b      	ldr	r3, [r3, #16]
 80041c8:	2b3e      	cmp	r3, #62	; 0x3e
 80041ca:	d812      	bhi.n	80041f2 <PCD_EP_ISR_Handler+0x29e>
 80041cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041ce:	691b      	ldr	r3, [r3, #16]
 80041d0:	085b      	lsrs	r3, r3, #1
 80041d2:	647b      	str	r3, [r7, #68]	; 0x44
 80041d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041d6:	691b      	ldr	r3, [r3, #16]
 80041d8:	2201      	movs	r2, #1
 80041da:	4013      	ands	r3, r2
 80041dc:	d002      	beq.n	80041e4 <PCD_EP_ISR_Handler+0x290>
 80041de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041e0:	3301      	adds	r3, #1
 80041e2:	647b      	str	r3, [r7, #68]	; 0x44
 80041e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	029b      	lsls	r3, r3, #10
 80041ea:	b29a      	uxth	r2, r3
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	801a      	strh	r2, [r3, #0]
 80041f0:	e014      	b.n	800421c <PCD_EP_ISR_Handler+0x2c8>
 80041f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041f4:	691b      	ldr	r3, [r3, #16]
 80041f6:	095b      	lsrs	r3, r3, #5
 80041f8:	647b      	str	r3, [r7, #68]	; 0x44
 80041fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041fc:	691b      	ldr	r3, [r3, #16]
 80041fe:	221f      	movs	r2, #31
 8004200:	4013      	ands	r3, r2
 8004202:	d102      	bne.n	800420a <PCD_EP_ISR_Handler+0x2b6>
 8004204:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004206:	3b01      	subs	r3, #1
 8004208:	647b      	str	r3, [r7, #68]	; 0x44
 800420a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800420c:	b29b      	uxth	r3, r3
 800420e:	029b      	lsls	r3, r3, #10
 8004210:	b29b      	uxth	r3, r3
 8004212:	4a13      	ldr	r2, [pc, #76]	; (8004260 <PCD_EP_ISR_Handler+0x30c>)
 8004214:	4313      	orrs	r3, r2
 8004216:	b29a      	uxth	r2, r3
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	881b      	ldrh	r3, [r3, #0]
 8004222:	b29a      	uxth	r2, r3
 8004224:	2012      	movs	r0, #18
 8004226:	183b      	adds	r3, r7, r0
 8004228:	4912      	ldr	r1, [pc, #72]	; (8004274 <PCD_EP_ISR_Handler+0x320>)
 800422a:	400a      	ands	r2, r1
 800422c:	801a      	strh	r2, [r3, #0]
 800422e:	183b      	adds	r3, r7, r0
 8004230:	183a      	adds	r2, r7, r0
 8004232:	8812      	ldrh	r2, [r2, #0]
 8004234:	2180      	movs	r1, #128	; 0x80
 8004236:	0149      	lsls	r1, r1, #5
 8004238:	404a      	eors	r2, r1
 800423a:	801a      	strh	r2, [r3, #0]
 800423c:	183b      	adds	r3, r7, r0
 800423e:	183a      	adds	r2, r7, r0
 8004240:	8812      	ldrh	r2, [r2, #0]
 8004242:	2180      	movs	r1, #128	; 0x80
 8004244:	0189      	lsls	r1, r1, #6
 8004246:	404a      	eors	r2, r1
 8004248:	801a      	strh	r2, [r3, #0]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	183a      	adds	r2, r7, r0
 8004250:	8812      	ldrh	r2, [r2, #0]
 8004252:	4909      	ldr	r1, [pc, #36]	; (8004278 <PCD_EP_ISR_Handler+0x324>)
 8004254:	430a      	orrs	r2, r1
 8004256:	b292      	uxth	r2, r2
 8004258:	801a      	strh	r2, [r3, #0]
 800425a:	e259      	b.n	8004710 <PCD_EP_ISR_Handler+0x7bc>
 800425c:	ffff8f0f 	.word	0xffff8f0f
 8004260:	ffff8000 	.word	0xffff8000
 8004264:	00000402 	.word	0x00000402
 8004268:	00000406 	.word	0x00000406
 800426c:	00000f8f 	.word	0x00000f8f
 8004270:	ffff83ff 	.word	0xffff83ff
 8004274:	ffffbf8f 	.word	0xffffbf8f
 8004278:	ffff8080 	.word	0xffff8080
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	001a      	movs	r2, r3
 8004282:	2055      	movs	r0, #85	; 0x55
 8004284:	183b      	adds	r3, r7, r0
 8004286:	781b      	ldrb	r3, [r3, #0]
 8004288:	009b      	lsls	r3, r3, #2
 800428a:	18d2      	adds	r2, r2, r3
 800428c:	2152      	movs	r1, #82	; 0x52
 800428e:	187b      	adds	r3, r7, r1
 8004290:	8812      	ldrh	r2, [r2, #0]
 8004292:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004294:	187b      	adds	r3, r7, r1
 8004296:	2200      	movs	r2, #0
 8004298:	5e9b      	ldrsh	r3, [r3, r2]
 800429a:	2b00      	cmp	r3, #0
 800429c:	db00      	blt.n	80042a0 <PCD_EP_ISR_Handler+0x34c>
 800429e:	e0fa      	b.n	8004496 <PCD_EP_ISR_Handler+0x542>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	001a      	movs	r2, r3
 80042a6:	183b      	adds	r3, r7, r0
 80042a8:	781b      	ldrb	r3, [r3, #0]
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	18d3      	adds	r3, r2, r3
 80042ae:	881b      	ldrh	r3, [r3, #0]
 80042b0:	b29a      	uxth	r2, r3
 80042b2:	2450      	movs	r4, #80	; 0x50
 80042b4:	193b      	adds	r3, r7, r4
 80042b6:	49cf      	ldr	r1, [pc, #828]	; (80045f4 <PCD_EP_ISR_Handler+0x6a0>)
 80042b8:	400a      	ands	r2, r1
 80042ba:	801a      	strh	r2, [r3, #0]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	001a      	movs	r2, r3
 80042c2:	183b      	adds	r3, r7, r0
 80042c4:	781b      	ldrb	r3, [r3, #0]
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	18d3      	adds	r3, r2, r3
 80042ca:	193a      	adds	r2, r7, r4
 80042cc:	8812      	ldrh	r2, [r2, #0]
 80042ce:	2180      	movs	r1, #128	; 0x80
 80042d0:	430a      	orrs	r2, r1
 80042d2:	b292      	uxth	r2, r2
 80042d4:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80042d6:	183b      	adds	r3, r7, r0
 80042d8:	781a      	ldrb	r2, [r3, #0]
 80042da:	0013      	movs	r3, r2
 80042dc:	009b      	lsls	r3, r3, #2
 80042de:	189b      	adds	r3, r3, r2
 80042e0:	00db      	lsls	r3, r3, #3
 80042e2:	3369      	adds	r3, #105	; 0x69
 80042e4:	33ff      	adds	r3, #255	; 0xff
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	18d3      	adds	r3, r2, r3
 80042ea:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80042ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042ee:	7b1b      	ldrb	r3, [r3, #12]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d125      	bne.n	8004340 <PCD_EP_ISR_Handler+0x3ec>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2250      	movs	r2, #80	; 0x50
 80042fa:	5a9b      	ldrh	r3, [r3, r2]
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	001a      	movs	r2, r3
 8004300:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004302:	781b      	ldrb	r3, [r3, #0]
 8004304:	00db      	lsls	r3, r3, #3
 8004306:	18d2      	adds	r2, r2, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	18d3      	adds	r3, r2, r3
 800430e:	4aba      	ldr	r2, [pc, #744]	; (80045f8 <PCD_EP_ISR_Handler+0x6a4>)
 8004310:	4694      	mov	ip, r2
 8004312:	4463      	add	r3, ip
 8004314:	881a      	ldrh	r2, [r3, #0]
 8004316:	2448      	movs	r4, #72	; 0x48
 8004318:	193b      	adds	r3, r7, r4
 800431a:	0592      	lsls	r2, r2, #22
 800431c:	0d92      	lsrs	r2, r2, #22
 800431e:	801a      	strh	r2, [r3, #0]

          if (count != 0U)
 8004320:	193b      	adds	r3, r7, r4
 8004322:	881b      	ldrh	r3, [r3, #0]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d100      	bne.n	800432a <PCD_EP_ISR_Handler+0x3d6>
 8004328:	e08d      	b.n	8004446 <PCD_EP_ISR_Handler+0x4f2>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6818      	ldr	r0, [r3, #0]
 800432e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004330:	6959      	ldr	r1, [r3, #20]
 8004332:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004334:	88da      	ldrh	r2, [r3, #6]
 8004336:	193b      	adds	r3, r7, r4
 8004338:	881b      	ldrh	r3, [r3, #0]
 800433a:	f005 fee7 	bl	800a10c <USB_ReadPMA>
 800433e:	e082      	b.n	8004446 <PCD_EP_ISR_Handler+0x4f2>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8004340:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004342:	78db      	ldrb	r3, [r3, #3]
 8004344:	2b02      	cmp	r3, #2
 8004346:	d10c      	bne.n	8004362 <PCD_EP_ISR_Handler+0x40e>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8004348:	2348      	movs	r3, #72	; 0x48
 800434a:	18fc      	adds	r4, r7, r3
 800434c:	2352      	movs	r3, #82	; 0x52
 800434e:	18fb      	adds	r3, r7, r3
 8004350:	881a      	ldrh	r2, [r3, #0]
 8004352:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	0018      	movs	r0, r3
 8004358:	f000 f9ee 	bl	8004738 <HAL_PCD_EP_DB_Receive>
 800435c:	0003      	movs	r3, r0
 800435e:	8023      	strh	r3, [r4, #0]
 8004360:	e071      	b.n	8004446 <PCD_EP_ISR_Handler+0x4f2>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	001a      	movs	r2, r3
 8004368:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800436a:	781b      	ldrb	r3, [r3, #0]
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	18d3      	adds	r3, r2, r3
 8004370:	881b      	ldrh	r3, [r3, #0]
 8004372:	b29a      	uxth	r2, r3
 8004374:	204a      	movs	r0, #74	; 0x4a
 8004376:	183b      	adds	r3, r7, r0
 8004378:	49a0      	ldr	r1, [pc, #640]	; (80045fc <PCD_EP_ISR_Handler+0x6a8>)
 800437a:	400a      	ands	r2, r1
 800437c:	801a      	strh	r2, [r3, #0]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	001a      	movs	r2, r3
 8004384:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	18d3      	adds	r3, r2, r3
 800438c:	183a      	adds	r2, r7, r0
 800438e:	8812      	ldrh	r2, [r2, #0]
 8004390:	499b      	ldr	r1, [pc, #620]	; (8004600 <PCD_EP_ISR_Handler+0x6ac>)
 8004392:	430a      	orrs	r2, r1
 8004394:	b292      	uxth	r2, r2
 8004396:	801a      	strh	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	001a      	movs	r2, r3
 800439e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043a0:	781b      	ldrb	r3, [r3, #0]
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	18d3      	adds	r3, r2, r3
 80043a6:	881b      	ldrh	r3, [r3, #0]
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	001a      	movs	r2, r3
 80043ac:	2380      	movs	r3, #128	; 0x80
 80043ae:	01db      	lsls	r3, r3, #7
 80043b0:	4013      	ands	r3, r2
 80043b2:	d024      	beq.n	80043fe <PCD_EP_ISR_Handler+0x4aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2250      	movs	r2, #80	; 0x50
 80043ba:	5a9b      	ldrh	r3, [r3, r2]
 80043bc:	b29b      	uxth	r3, r3
 80043be:	001a      	movs	r2, r3
 80043c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043c2:	781b      	ldrb	r3, [r3, #0]
 80043c4:	00db      	lsls	r3, r3, #3
 80043c6:	18d2      	adds	r2, r2, r3
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	18d3      	adds	r3, r2, r3
 80043ce:	4a8d      	ldr	r2, [pc, #564]	; (8004604 <PCD_EP_ISR_Handler+0x6b0>)
 80043d0:	4694      	mov	ip, r2
 80043d2:	4463      	add	r3, ip
 80043d4:	881a      	ldrh	r2, [r3, #0]
 80043d6:	2448      	movs	r4, #72	; 0x48
 80043d8:	193b      	adds	r3, r7, r4
 80043da:	0592      	lsls	r2, r2, #22
 80043dc:	0d92      	lsrs	r2, r2, #22
 80043de:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 80043e0:	193b      	adds	r3, r7, r4
 80043e2:	881b      	ldrh	r3, [r3, #0]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d02e      	beq.n	8004446 <PCD_EP_ISR_Handler+0x4f2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6818      	ldr	r0, [r3, #0]
 80043ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043ee:	6959      	ldr	r1, [r3, #20]
 80043f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043f2:	891a      	ldrh	r2, [r3, #8]
 80043f4:	193b      	adds	r3, r7, r4
 80043f6:	881b      	ldrh	r3, [r3, #0]
 80043f8:	f005 fe88 	bl	800a10c <USB_ReadPMA>
 80043fc:	e023      	b.n	8004446 <PCD_EP_ISR_Handler+0x4f2>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	2250      	movs	r2, #80	; 0x50
 8004404:	5a9b      	ldrh	r3, [r3, r2]
 8004406:	b29b      	uxth	r3, r3
 8004408:	001a      	movs	r2, r3
 800440a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800440c:	781b      	ldrb	r3, [r3, #0]
 800440e:	00db      	lsls	r3, r3, #3
 8004410:	18d2      	adds	r2, r2, r3
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	18d3      	adds	r3, r2, r3
 8004418:	4a77      	ldr	r2, [pc, #476]	; (80045f8 <PCD_EP_ISR_Handler+0x6a4>)
 800441a:	4694      	mov	ip, r2
 800441c:	4463      	add	r3, ip
 800441e:	881a      	ldrh	r2, [r3, #0]
 8004420:	2448      	movs	r4, #72	; 0x48
 8004422:	193b      	adds	r3, r7, r4
 8004424:	0592      	lsls	r2, r2, #22
 8004426:	0d92      	lsrs	r2, r2, #22
 8004428:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 800442a:	193b      	adds	r3, r7, r4
 800442c:	881b      	ldrh	r3, [r3, #0]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d009      	beq.n	8004446 <PCD_EP_ISR_Handler+0x4f2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6818      	ldr	r0, [r3, #0]
 8004436:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004438:	6959      	ldr	r1, [r3, #20]
 800443a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800443c:	895a      	ldrh	r2, [r3, #10]
 800443e:	193b      	adds	r3, r7, r4
 8004440:	881b      	ldrh	r3, [r3, #0]
 8004442:	f005 fe63 	bl	800a10c <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8004446:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004448:	69da      	ldr	r2, [r3, #28]
 800444a:	2148      	movs	r1, #72	; 0x48
 800444c:	187b      	adds	r3, r7, r1
 800444e:	881b      	ldrh	r3, [r3, #0]
 8004450:	18d2      	adds	r2, r2, r3
 8004452:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004454:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8004456:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004458:	695a      	ldr	r2, [r3, #20]
 800445a:	187b      	adds	r3, r7, r1
 800445c:	881b      	ldrh	r3, [r3, #0]
 800445e:	18d2      	adds	r2, r2, r3
 8004460:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004462:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004464:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004466:	699b      	ldr	r3, [r3, #24]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d005      	beq.n	8004478 <PCD_EP_ISR_Handler+0x524>
 800446c:	187b      	adds	r3, r7, r1
 800446e:	881a      	ldrh	r2, [r3, #0]
 8004470:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004472:	691b      	ldr	r3, [r3, #16]
 8004474:	429a      	cmp	r2, r3
 8004476:	d207      	bcs.n	8004488 <PCD_EP_ISR_Handler+0x534>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004478:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800447a:	781a      	ldrb	r2, [r3, #0]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	0011      	movs	r1, r2
 8004480:	0018      	movs	r0, r3
 8004482:	f007 fe26 	bl	800c0d2 <HAL_PCD_DataOutStageCallback>
 8004486:	e006      	b.n	8004496 <PCD_EP_ISR_Handler+0x542>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800448e:	0011      	movs	r1, r2
 8004490:	0018      	movs	r0, r3
 8004492:	f004 fc03 	bl	8008c9c <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8004496:	2452      	movs	r4, #82	; 0x52
 8004498:	193b      	adds	r3, r7, r4
 800449a:	881b      	ldrh	r3, [r3, #0]
 800449c:	2280      	movs	r2, #128	; 0x80
 800449e:	4013      	ands	r3, r2
 80044a0:	d100      	bne.n	80044a4 <PCD_EP_ISR_Handler+0x550>
 80044a2:	e135      	b.n	8004710 <PCD_EP_ISR_Handler+0x7bc>
      {
        ep = &hpcd->IN_ep[epindex];
 80044a4:	2055      	movs	r0, #85	; 0x55
 80044a6:	183b      	adds	r3, r7, r0
 80044a8:	781b      	ldrb	r3, [r3, #0]
 80044aa:	1c5a      	adds	r2, r3, #1
 80044ac:	0013      	movs	r3, r2
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	189b      	adds	r3, r3, r2
 80044b2:	00db      	lsls	r3, r3, #3
 80044b4:	687a      	ldr	r2, [r7, #4]
 80044b6:	18d3      	adds	r3, r2, r3
 80044b8:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	001a      	movs	r2, r3
 80044c0:	183b      	adds	r3, r7, r0
 80044c2:	781b      	ldrb	r3, [r3, #0]
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	18d3      	adds	r3, r2, r3
 80044c8:	881b      	ldrh	r3, [r3, #0]
 80044ca:	b29a      	uxth	r2, r3
 80044cc:	2542      	movs	r5, #66	; 0x42
 80044ce:	197b      	adds	r3, r7, r5
 80044d0:	494d      	ldr	r1, [pc, #308]	; (8004608 <PCD_EP_ISR_Handler+0x6b4>)
 80044d2:	400a      	ands	r2, r1
 80044d4:	801a      	strh	r2, [r3, #0]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	001a      	movs	r2, r3
 80044dc:	183b      	adds	r3, r7, r0
 80044de:	781b      	ldrb	r3, [r3, #0]
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	18d3      	adds	r3, r2, r3
 80044e4:	197a      	adds	r2, r7, r5
 80044e6:	8812      	ldrh	r2, [r2, #0]
 80044e8:	4948      	ldr	r1, [pc, #288]	; (800460c <PCD_EP_ISR_Handler+0x6b8>)
 80044ea:	430a      	orrs	r2, r1
 80044ec:	b292      	uxth	r2, r2
 80044ee:	801a      	strh	r2, [r3, #0]

        if (ep->type != EP_TYPE_BULK)
 80044f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044f2:	78db      	ldrb	r3, [r3, #3]
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	d100      	bne.n	80044fa <PCD_EP_ISR_Handler+0x5a6>
 80044f8:	e0ad      	b.n	8004656 <PCD_EP_ISR_Handler+0x702>
        {
          ep->xfer_len = 0U;
 80044fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044fc:	2200      	movs	r2, #0
 80044fe:	619a      	str	r2, [r3, #24]

          if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004500:	193b      	adds	r3, r7, r4
 8004502:	881b      	ldrh	r3, [r3, #0]
 8004504:	2240      	movs	r2, #64	; 0x40
 8004506:	4013      	ands	r3, r2
 8004508:	d046      	beq.n	8004598 <PCD_EP_ISR_Handler+0x644>
          {
            PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800450a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800450c:	785b      	ldrb	r3, [r3, #1]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d125      	bne.n	800455e <PCD_EP_ISR_Handler+0x60a>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	627b      	str	r3, [r7, #36]	; 0x24
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2250      	movs	r2, #80	; 0x50
 800451e:	5a9b      	ldrh	r3, [r3, r2]
 8004520:	b29b      	uxth	r3, r3
 8004522:	001a      	movs	r2, r3
 8004524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004526:	189b      	adds	r3, r3, r2
 8004528:	627b      	str	r3, [r7, #36]	; 0x24
 800452a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	00da      	lsls	r2, r3, #3
 8004530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004532:	18d3      	adds	r3, r2, r3
 8004534:	4a33      	ldr	r2, [pc, #204]	; (8004604 <PCD_EP_ISR_Handler+0x6b0>)
 8004536:	4694      	mov	ip, r2
 8004538:	4463      	add	r3, ip
 800453a:	623b      	str	r3, [r7, #32]
 800453c:	6a3b      	ldr	r3, [r7, #32]
 800453e:	881b      	ldrh	r3, [r3, #0]
 8004540:	b29b      	uxth	r3, r3
 8004542:	4a33      	ldr	r2, [pc, #204]	; (8004610 <PCD_EP_ISR_Handler+0x6bc>)
 8004544:	4013      	ands	r3, r2
 8004546:	b29a      	uxth	r2, r3
 8004548:	6a3b      	ldr	r3, [r7, #32]
 800454a:	801a      	strh	r2, [r3, #0]
 800454c:	6a3b      	ldr	r3, [r7, #32]
 800454e:	881b      	ldrh	r3, [r3, #0]
 8004550:	b29b      	uxth	r3, r3
 8004552:	4a2e      	ldr	r2, [pc, #184]	; (800460c <PCD_EP_ISR_Handler+0x6b8>)
 8004554:	4313      	orrs	r3, r2
 8004556:	b29a      	uxth	r2, r3
 8004558:	6a3b      	ldr	r3, [r7, #32]
 800455a:	801a      	strh	r2, [r3, #0]
 800455c:	e073      	b.n	8004646 <PCD_EP_ISR_Handler+0x6f2>
 800455e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004560:	785b      	ldrb	r3, [r3, #1]
 8004562:	2b01      	cmp	r3, #1
 8004564:	d16f      	bne.n	8004646 <PCD_EP_ISR_Handler+0x6f2>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	2250      	movs	r2, #80	; 0x50
 8004572:	5a9b      	ldrh	r3, [r3, r2]
 8004574:	b29b      	uxth	r3, r3
 8004576:	001a      	movs	r2, r3
 8004578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800457a:	189b      	adds	r3, r3, r2
 800457c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800457e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	00da      	lsls	r2, r3, #3
 8004584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004586:	18d3      	adds	r3, r2, r3
 8004588:	4a1e      	ldr	r2, [pc, #120]	; (8004604 <PCD_EP_ISR_Handler+0x6b0>)
 800458a:	4694      	mov	ip, r2
 800458c:	4463      	add	r3, ip
 800458e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004592:	2200      	movs	r2, #0
 8004594:	801a      	strh	r2, [r3, #0]
 8004596:	e056      	b.n	8004646 <PCD_EP_ISR_Handler+0x6f2>
          }
          else
          {
            PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800459e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045a0:	785b      	ldrb	r3, [r3, #1]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d136      	bne.n	8004614 <PCD_EP_ISR_Handler+0x6c0>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	637b      	str	r3, [r7, #52]	; 0x34
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	2250      	movs	r2, #80	; 0x50
 80045b2:	5a9b      	ldrh	r3, [r3, r2]
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	001a      	movs	r2, r3
 80045b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045ba:	189b      	adds	r3, r3, r2
 80045bc:	637b      	str	r3, [r7, #52]	; 0x34
 80045be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045c0:	781b      	ldrb	r3, [r3, #0]
 80045c2:	00da      	lsls	r2, r3, #3
 80045c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045c6:	18d3      	adds	r3, r2, r3
 80045c8:	4a0b      	ldr	r2, [pc, #44]	; (80045f8 <PCD_EP_ISR_Handler+0x6a4>)
 80045ca:	4694      	mov	ip, r2
 80045cc:	4463      	add	r3, ip
 80045ce:	633b      	str	r3, [r7, #48]	; 0x30
 80045d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045d2:	881b      	ldrh	r3, [r3, #0]
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	4a0e      	ldr	r2, [pc, #56]	; (8004610 <PCD_EP_ISR_Handler+0x6bc>)
 80045d8:	4013      	ands	r3, r2
 80045da:	b29a      	uxth	r2, r3
 80045dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045de:	801a      	strh	r2, [r3, #0]
 80045e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045e2:	881b      	ldrh	r3, [r3, #0]
 80045e4:	b29b      	uxth	r3, r3
 80045e6:	4a09      	ldr	r2, [pc, #36]	; (800460c <PCD_EP_ISR_Handler+0x6b8>)
 80045e8:	4313      	orrs	r3, r2
 80045ea:	b29a      	uxth	r2, r3
 80045ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ee:	801a      	strh	r2, [r3, #0]
 80045f0:	e029      	b.n	8004646 <PCD_EP_ISR_Handler+0x6f2>
 80045f2:	46c0      	nop			; (mov r8, r8)
 80045f4:	00000f8f 	.word	0x00000f8f
 80045f8:	00000406 	.word	0x00000406
 80045fc:	ffff8f8f 	.word	0xffff8f8f
 8004600:	ffff80c0 	.word	0xffff80c0
 8004604:	00000402 	.word	0x00000402
 8004608:	ffff8f0f 	.word	0xffff8f0f
 800460c:	ffff8000 	.word	0xffff8000
 8004610:	ffff83ff 	.word	0xffff83ff
 8004614:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004616:	785b      	ldrb	r3, [r3, #1]
 8004618:	2b01      	cmp	r3, #1
 800461a:	d114      	bne.n	8004646 <PCD_EP_ISR_Handler+0x6f2>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	2250      	movs	r2, #80	; 0x50
 8004622:	5a9b      	ldrh	r3, [r3, r2]
 8004624:	b29b      	uxth	r3, r3
 8004626:	001a      	movs	r2, r3
 8004628:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800462a:	189b      	adds	r3, r3, r2
 800462c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800462e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004630:	781b      	ldrb	r3, [r3, #0]
 8004632:	00da      	lsls	r2, r3, #3
 8004634:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004636:	18d3      	adds	r3, r2, r3
 8004638:	4a3d      	ldr	r2, [pc, #244]	; (8004730 <PCD_EP_ISR_Handler+0x7dc>)
 800463a:	4694      	mov	ip, r2
 800463c:	4463      	add	r3, ip
 800463e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004642:	2200      	movs	r2, #0
 8004644:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004646:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004648:	781a      	ldrb	r2, [r3, #0]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	0011      	movs	r1, r2
 800464e:	0018      	movs	r0, r3
 8004650:	f007 fd60 	bl	800c114 <HAL_PCD_DataInStageCallback>
 8004654:	e05c      	b.n	8004710 <PCD_EP_ISR_Handler+0x7bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        /* Manage Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U))
 8004656:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004658:	78db      	ldrb	r3, [r3, #3]
 800465a:	2b02      	cmp	r3, #2
 800465c:	d150      	bne.n	8004700 <PCD_EP_ISR_Handler+0x7ac>
 800465e:	2352      	movs	r3, #82	; 0x52
 8004660:	18fb      	adds	r3, r7, r3
 8004662:	881a      	ldrh	r2, [r3, #0]
 8004664:	2380      	movs	r3, #128	; 0x80
 8004666:	005b      	lsls	r3, r3, #1
 8004668:	4013      	ands	r3, r2
 800466a:	d149      	bne.n	8004700 <PCD_EP_ISR_Handler+0x7ac>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	2250      	movs	r2, #80	; 0x50
 8004672:	5a9b      	ldrh	r3, [r3, r2]
 8004674:	b29b      	uxth	r3, r3
 8004676:	001a      	movs	r2, r3
 8004678:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800467a:	781b      	ldrb	r3, [r3, #0]
 800467c:	00db      	lsls	r3, r3, #3
 800467e:	18d2      	adds	r2, r2, r3
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	18d3      	adds	r3, r2, r3
 8004686:	4a2b      	ldr	r2, [pc, #172]	; (8004734 <PCD_EP_ISR_Handler+0x7e0>)
 8004688:	4694      	mov	ip, r2
 800468a:	4463      	add	r3, ip
 800468c:	881a      	ldrh	r2, [r3, #0]
 800468e:	2140      	movs	r1, #64	; 0x40
 8004690:	187b      	adds	r3, r7, r1
 8004692:	0592      	lsls	r2, r2, #22
 8004694:	0d92      	lsrs	r2, r2, #22
 8004696:	801a      	strh	r2, [r3, #0]

          if (ep->xfer_len > TxByteNbre)
 8004698:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800469a:	699a      	ldr	r2, [r3, #24]
 800469c:	187b      	adds	r3, r7, r1
 800469e:	881b      	ldrh	r3, [r3, #0]
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d907      	bls.n	80046b4 <PCD_EP_ISR_Handler+0x760>
          {
            ep->xfer_len -= TxByteNbre;
 80046a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046a6:	699a      	ldr	r2, [r3, #24]
 80046a8:	187b      	adds	r3, r7, r1
 80046aa:	881b      	ldrh	r3, [r3, #0]
 80046ac:	1ad2      	subs	r2, r2, r3
 80046ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046b0:	619a      	str	r2, [r3, #24]
 80046b2:	e002      	b.n	80046ba <PCD_EP_ISR_Handler+0x766>
          }
          else
          {
            ep->xfer_len = 0U;
 80046b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046b6:	2200      	movs	r2, #0
 80046b8:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 80046ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046bc:	699b      	ldr	r3, [r3, #24]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d107      	bne.n	80046d2 <PCD_EP_ISR_Handler+0x77e>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80046c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046c4:	781a      	ldrb	r2, [r3, #0]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	0011      	movs	r1, r2
 80046ca:	0018      	movs	r0, r3
 80046cc:	f007 fd22 	bl	800c114 <HAL_PCD_DataInStageCallback>
 80046d0:	e01e      	b.n	8004710 <PCD_EP_ISR_Handler+0x7bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 80046d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046d4:	695a      	ldr	r2, [r3, #20]
 80046d6:	2140      	movs	r1, #64	; 0x40
 80046d8:	187b      	adds	r3, r7, r1
 80046da:	881b      	ldrh	r3, [r3, #0]
 80046dc:	18d2      	adds	r2, r2, r3
 80046de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046e0:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 80046e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046e4:	69da      	ldr	r2, [r3, #28]
 80046e6:	187b      	adds	r3, r7, r1
 80046e8:	881b      	ldrh	r3, [r3, #0]
 80046ea:	18d2      	adds	r2, r2, r3
 80046ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046ee:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80046f6:	0011      	movs	r1, r2
 80046f8:	0018      	movs	r0, r3
 80046fa:	f004 facf 	bl	8008c9c <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 80046fe:	e007      	b.n	8004710 <PCD_EP_ISR_Handler+0x7bc>
          }
        }
        /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004700:	2352      	movs	r3, #82	; 0x52
 8004702:	18fb      	adds	r3, r7, r3
 8004704:	881a      	ldrh	r2, [r3, #0]
 8004706:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	0018      	movs	r0, r3
 800470c:	f000 f930 	bl	8004970 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	2244      	movs	r2, #68	; 0x44
 8004716:	5a9b      	ldrh	r3, [r3, r2]
 8004718:	b29b      	uxth	r3, r3
 800471a:	b21b      	sxth	r3, r3
 800471c:	2b00      	cmp	r3, #0
 800471e:	da01      	bge.n	8004724 <PCD_EP_ISR_Handler+0x7d0>
 8004720:	f7ff fc1e 	bl	8003f60 <PCD_EP_ISR_Handler+0xc>
        }
      }
    }
  }

  return HAL_OK;
 8004724:	2300      	movs	r3, #0
}
 8004726:	0018      	movs	r0, r3
 8004728:	46bd      	mov	sp, r7
 800472a:	b016      	add	sp, #88	; 0x58
 800472c:	bdb0      	pop	{r4, r5, r7, pc}
 800472e:	46c0      	nop			; (mov r8, r8)
 8004730:	00000406 	.word	0x00000406
 8004734:	00000402 	.word	0x00000402

08004738 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004738:	b590      	push	{r4, r7, lr}
 800473a:	b089      	sub	sp, #36	; 0x24
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	1dbb      	adds	r3, r7, #6
 8004744:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004746:	1dbb      	adds	r3, r7, #6
 8004748:	881a      	ldrh	r2, [r3, #0]
 800474a:	2380      	movs	r3, #128	; 0x80
 800474c:	01db      	lsls	r3, r3, #7
 800474e:	4013      	ands	r3, r2
 8004750:	d100      	bne.n	8004754 <HAL_PCD_EP_DB_Receive+0x1c>
 8004752:	e07d      	b.n	8004850 <HAL_PCD_EP_DB_Receive+0x118>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	2250      	movs	r2, #80	; 0x50
 800475a:	5a9b      	ldrh	r3, [r3, r2]
 800475c:	b29b      	uxth	r3, r3
 800475e:	001a      	movs	r2, r3
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	781b      	ldrb	r3, [r3, #0]
 8004764:	00db      	lsls	r3, r3, #3
 8004766:	18d2      	adds	r2, r2, r3
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	18d3      	adds	r3, r2, r3
 800476e:	4a7a      	ldr	r2, [pc, #488]	; (8004958 <HAL_PCD_EP_DB_Receive+0x220>)
 8004770:	4694      	mov	ip, r2
 8004772:	4463      	add	r3, ip
 8004774:	881a      	ldrh	r2, [r3, #0]
 8004776:	211a      	movs	r1, #26
 8004778:	187b      	adds	r3, r7, r1
 800477a:	0592      	lsls	r2, r2, #22
 800477c:	0d92      	lsrs	r2, r2, #22
 800477e:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	699a      	ldr	r2, [r3, #24]
 8004784:	187b      	adds	r3, r7, r1
 8004786:	881b      	ldrh	r3, [r3, #0]
 8004788:	429a      	cmp	r2, r3
 800478a:	d307      	bcc.n	800479c <HAL_PCD_EP_DB_Receive+0x64>
    {
      ep->xfer_len -= count;
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	699a      	ldr	r2, [r3, #24]
 8004790:	187b      	adds	r3, r7, r1
 8004792:	881b      	ldrh	r3, [r3, #0]
 8004794:	1ad2      	subs	r2, r2, r3
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	619a      	str	r2, [r3, #24]
 800479a:	e002      	b.n	80047a2 <HAL_PCD_EP_DB_Receive+0x6a>
    }
    else
    {
      ep->xfer_len = 0U;
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	2200      	movs	r2, #0
 80047a0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	699b      	ldr	r3, [r3, #24]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d121      	bne.n	80047ee <HAL_PCD_EP_DB_Receive+0xb6>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	001a      	movs	r2, r3
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	781b      	ldrb	r3, [r3, #0]
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	18d3      	adds	r3, r2, r3
 80047b8:	881b      	ldrh	r3, [r3, #0]
 80047ba:	b29a      	uxth	r2, r3
 80047bc:	2018      	movs	r0, #24
 80047be:	183b      	adds	r3, r7, r0
 80047c0:	4966      	ldr	r1, [pc, #408]	; (800495c <HAL_PCD_EP_DB_Receive+0x224>)
 80047c2:	400a      	ands	r2, r1
 80047c4:	801a      	strh	r2, [r3, #0]
 80047c6:	183b      	adds	r3, r7, r0
 80047c8:	183a      	adds	r2, r7, r0
 80047ca:	8812      	ldrh	r2, [r2, #0]
 80047cc:	2180      	movs	r1, #128	; 0x80
 80047ce:	0189      	lsls	r1, r1, #6
 80047d0:	404a      	eors	r2, r1
 80047d2:	801a      	strh	r2, [r3, #0]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	001a      	movs	r2, r3
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	781b      	ldrb	r3, [r3, #0]
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	18d3      	adds	r3, r2, r3
 80047e2:	183a      	adds	r2, r7, r0
 80047e4:	8812      	ldrh	r2, [r2, #0]
 80047e6:	495e      	ldr	r1, [pc, #376]	; (8004960 <HAL_PCD_EP_DB_Receive+0x228>)
 80047e8:	430a      	orrs	r2, r1
 80047ea:	b292      	uxth	r2, r2
 80047ec:	801a      	strh	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80047ee:	1dbb      	adds	r3, r7, #6
 80047f0:	881b      	ldrh	r3, [r3, #0]
 80047f2:	2240      	movs	r2, #64	; 0x40
 80047f4:	4013      	ands	r3, r2
 80047f6:	d01a      	beq.n	800482e <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	001a      	movs	r2, r3
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	781b      	ldrb	r3, [r3, #0]
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	18d3      	adds	r3, r2, r3
 8004806:	881b      	ldrh	r3, [r3, #0]
 8004808:	b29a      	uxth	r2, r3
 800480a:	2016      	movs	r0, #22
 800480c:	183b      	adds	r3, r7, r0
 800480e:	4955      	ldr	r1, [pc, #340]	; (8004964 <HAL_PCD_EP_DB_Receive+0x22c>)
 8004810:	400a      	ands	r2, r1
 8004812:	801a      	strh	r2, [r3, #0]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	001a      	movs	r2, r3
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	781b      	ldrb	r3, [r3, #0]
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	18d3      	adds	r3, r2, r3
 8004822:	183a      	adds	r2, r7, r0
 8004824:	8812      	ldrh	r2, [r2, #0]
 8004826:	4950      	ldr	r1, [pc, #320]	; (8004968 <HAL_PCD_EP_DB_Receive+0x230>)
 8004828:	430a      	orrs	r2, r1
 800482a:	b292      	uxth	r2, r2
 800482c:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 800482e:	241a      	movs	r4, #26
 8004830:	193b      	adds	r3, r7, r4
 8004832:	881b      	ldrh	r3, [r3, #0]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d100      	bne.n	800483a <HAL_PCD_EP_DB_Receive+0x102>
 8004838:	e086      	b.n	8004948 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6818      	ldr	r0, [r3, #0]
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	6959      	ldr	r1, [r3, #20]
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	891a      	ldrh	r2, [r3, #8]
 8004846:	193b      	adds	r3, r7, r4
 8004848:	881b      	ldrh	r3, [r3, #0]
 800484a:	f005 fc5f 	bl	800a10c <USB_ReadPMA>
 800484e:	e07b      	b.n	8004948 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2250      	movs	r2, #80	; 0x50
 8004856:	5a9b      	ldrh	r3, [r3, r2]
 8004858:	b29b      	uxth	r3, r3
 800485a:	001a      	movs	r2, r3
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	781b      	ldrb	r3, [r3, #0]
 8004860:	00db      	lsls	r3, r3, #3
 8004862:	18d2      	adds	r2, r2, r3
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	18d3      	adds	r3, r2, r3
 800486a:	4a40      	ldr	r2, [pc, #256]	; (800496c <HAL_PCD_EP_DB_Receive+0x234>)
 800486c:	4694      	mov	ip, r2
 800486e:	4463      	add	r3, ip
 8004870:	881a      	ldrh	r2, [r3, #0]
 8004872:	211a      	movs	r1, #26
 8004874:	187b      	adds	r3, r7, r1
 8004876:	0592      	lsls	r2, r2, #22
 8004878:	0d92      	lsrs	r2, r2, #22
 800487a:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	699a      	ldr	r2, [r3, #24]
 8004880:	187b      	adds	r3, r7, r1
 8004882:	881b      	ldrh	r3, [r3, #0]
 8004884:	429a      	cmp	r2, r3
 8004886:	d307      	bcc.n	8004898 <HAL_PCD_EP_DB_Receive+0x160>
    {
      ep->xfer_len -= count;
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	699a      	ldr	r2, [r3, #24]
 800488c:	187b      	adds	r3, r7, r1
 800488e:	881b      	ldrh	r3, [r3, #0]
 8004890:	1ad2      	subs	r2, r2, r3
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	619a      	str	r2, [r3, #24]
 8004896:	e002      	b.n	800489e <HAL_PCD_EP_DB_Receive+0x166>
    }
    else
    {
      ep->xfer_len = 0U;
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	2200      	movs	r2, #0
 800489c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	699b      	ldr	r3, [r3, #24]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d121      	bne.n	80048ea <HAL_PCD_EP_DB_Receive+0x1b2>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	001a      	movs	r2, r3
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	009b      	lsls	r3, r3, #2
 80048b2:	18d3      	adds	r3, r2, r3
 80048b4:	881b      	ldrh	r3, [r3, #0]
 80048b6:	b29a      	uxth	r2, r3
 80048b8:	201e      	movs	r0, #30
 80048ba:	183b      	adds	r3, r7, r0
 80048bc:	4927      	ldr	r1, [pc, #156]	; (800495c <HAL_PCD_EP_DB_Receive+0x224>)
 80048be:	400a      	ands	r2, r1
 80048c0:	801a      	strh	r2, [r3, #0]
 80048c2:	183b      	adds	r3, r7, r0
 80048c4:	183a      	adds	r2, r7, r0
 80048c6:	8812      	ldrh	r2, [r2, #0]
 80048c8:	2180      	movs	r1, #128	; 0x80
 80048ca:	0189      	lsls	r1, r1, #6
 80048cc:	404a      	eors	r2, r1
 80048ce:	801a      	strh	r2, [r3, #0]
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	001a      	movs	r2, r3
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	781b      	ldrb	r3, [r3, #0]
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	18d3      	adds	r3, r2, r3
 80048de:	183a      	adds	r2, r7, r0
 80048e0:	8812      	ldrh	r2, [r2, #0]
 80048e2:	491f      	ldr	r1, [pc, #124]	; (8004960 <HAL_PCD_EP_DB_Receive+0x228>)
 80048e4:	430a      	orrs	r2, r1
 80048e6:	b292      	uxth	r2, r2
 80048e8:	801a      	strh	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80048ea:	1dbb      	adds	r3, r7, #6
 80048ec:	881b      	ldrh	r3, [r3, #0]
 80048ee:	2240      	movs	r2, #64	; 0x40
 80048f0:	4013      	ands	r3, r2
 80048f2:	d11a      	bne.n	800492a <HAL_PCD_EP_DB_Receive+0x1f2>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	001a      	movs	r2, r3
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	781b      	ldrb	r3, [r3, #0]
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	18d3      	adds	r3, r2, r3
 8004902:	881b      	ldrh	r3, [r3, #0]
 8004904:	b29a      	uxth	r2, r3
 8004906:	201c      	movs	r0, #28
 8004908:	183b      	adds	r3, r7, r0
 800490a:	4916      	ldr	r1, [pc, #88]	; (8004964 <HAL_PCD_EP_DB_Receive+0x22c>)
 800490c:	400a      	ands	r2, r1
 800490e:	801a      	strh	r2, [r3, #0]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	001a      	movs	r2, r3
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	781b      	ldrb	r3, [r3, #0]
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	18d3      	adds	r3, r2, r3
 800491e:	183a      	adds	r2, r7, r0
 8004920:	8812      	ldrh	r2, [r2, #0]
 8004922:	4911      	ldr	r1, [pc, #68]	; (8004968 <HAL_PCD_EP_DB_Receive+0x230>)
 8004924:	430a      	orrs	r2, r1
 8004926:	b292      	uxth	r2, r2
 8004928:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 800492a:	241a      	movs	r4, #26
 800492c:	193b      	adds	r3, r7, r4
 800492e:	881b      	ldrh	r3, [r3, #0]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d009      	beq.n	8004948 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6818      	ldr	r0, [r3, #0]
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	6959      	ldr	r1, [r3, #20]
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	895a      	ldrh	r2, [r3, #10]
 8004940:	193b      	adds	r3, r7, r4
 8004942:	881b      	ldrh	r3, [r3, #0]
 8004944:	f005 fbe2 	bl	800a10c <USB_ReadPMA>
    }
  }

  return count;
 8004948:	231a      	movs	r3, #26
 800494a:	18fb      	adds	r3, r7, r3
 800494c:	881b      	ldrh	r3, [r3, #0]
}
 800494e:	0018      	movs	r0, r3
 8004950:	46bd      	mov	sp, r7
 8004952:	b009      	add	sp, #36	; 0x24
 8004954:	bd90      	pop	{r4, r7, pc}
 8004956:	46c0      	nop			; (mov r8, r8)
 8004958:	00000402 	.word	0x00000402
 800495c:	ffffbf8f 	.word	0xffffbf8f
 8004960:	ffff8080 	.word	0xffff8080
 8004964:	ffff8f8f 	.word	0xffff8f8f
 8004968:	ffff80c0 	.word	0xffff80c0
 800496c:	00000406 	.word	0x00000406

08004970 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b0a2      	sub	sp, #136	; 0x88
 8004974:	af00      	add	r7, sp, #0
 8004976:	60f8      	str	r0, [r7, #12]
 8004978:	60b9      	str	r1, [r7, #8]
 800497a:	1dbb      	adds	r3, r7, #6
 800497c:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800497e:	1dbb      	adds	r3, r7, #6
 8004980:	881b      	ldrh	r3, [r3, #0]
 8004982:	2240      	movs	r2, #64	; 0x40
 8004984:	4013      	ands	r3, r2
 8004986:	d100      	bne.n	800498a <HAL_PCD_EP_DB_Transmit+0x1a>
 8004988:	e1c8      	b.n	8004d1c <HAL_PCD_EP_DB_Transmit+0x3ac>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	2250      	movs	r2, #80	; 0x50
 8004990:	5a9b      	ldrh	r3, [r3, r2]
 8004992:	b29b      	uxth	r3, r3
 8004994:	001a      	movs	r2, r3
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	781b      	ldrb	r3, [r3, #0]
 800499a:	00db      	lsls	r3, r3, #3
 800499c:	18d2      	adds	r2, r2, r3
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	18d3      	adds	r3, r2, r3
 80049a4:	4ad7      	ldr	r2, [pc, #860]	; (8004d04 <HAL_PCD_EP_DB_Transmit+0x394>)
 80049a6:	4694      	mov	ip, r2
 80049a8:	4463      	add	r3, ip
 80049aa:	881a      	ldrh	r2, [r3, #0]
 80049ac:	214e      	movs	r1, #78	; 0x4e
 80049ae:	187b      	adds	r3, r7, r1
 80049b0:	0592      	lsls	r2, r2, #22
 80049b2:	0d92      	lsrs	r2, r2, #22
 80049b4:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len > TxByteNbre)
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	699a      	ldr	r2, [r3, #24]
 80049ba:	187b      	adds	r3, r7, r1
 80049bc:	881b      	ldrh	r3, [r3, #0]
 80049be:	429a      	cmp	r2, r3
 80049c0:	d907      	bls.n	80049d2 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	699a      	ldr	r2, [r3, #24]
 80049c6:	187b      	adds	r3, r7, r1
 80049c8:	881b      	ldrh	r3, [r3, #0]
 80049ca:	1ad2      	subs	r2, r2, r3
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	619a      	str	r2, [r3, #24]
 80049d0:	e002      	b.n	80049d8 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	2200      	movs	r2, #0
 80049d6:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	699b      	ldr	r3, [r3, #24]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d000      	beq.n	80049e2 <HAL_PCD_EP_DB_Transmit+0x72>
 80049e0:	e0b5      	b.n	8004b4e <HAL_PCD_EP_DB_Transmit+0x1de>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	785b      	ldrb	r3, [r3, #1]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d125      	bne.n	8004a36 <HAL_PCD_EP_DB_Transmit+0xc6>
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2250      	movs	r2, #80	; 0x50
 80049f6:	5a9b      	ldrh	r3, [r3, r2]
 80049f8:	b29b      	uxth	r3, r3
 80049fa:	001a      	movs	r2, r3
 80049fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049fe:	189b      	adds	r3, r3, r2
 8004a00:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	781b      	ldrb	r3, [r3, #0]
 8004a06:	00da      	lsls	r2, r3, #3
 8004a08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a0a:	18d3      	adds	r3, r2, r3
 8004a0c:	4abd      	ldr	r2, [pc, #756]	; (8004d04 <HAL_PCD_EP_DB_Transmit+0x394>)
 8004a0e:	4694      	mov	ip, r2
 8004a10:	4463      	add	r3, ip
 8004a12:	627b      	str	r3, [r7, #36]	; 0x24
 8004a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a16:	881b      	ldrh	r3, [r3, #0]
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	4abb      	ldr	r2, [pc, #748]	; (8004d08 <HAL_PCD_EP_DB_Transmit+0x398>)
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	b29a      	uxth	r2, r3
 8004a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a22:	801a      	strh	r2, [r3, #0]
 8004a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a26:	881b      	ldrh	r3, [r3, #0]
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	4ab8      	ldr	r2, [pc, #736]	; (8004d0c <HAL_PCD_EP_DB_Transmit+0x39c>)
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	b29a      	uxth	r2, r3
 8004a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a32:	801a      	strh	r2, [r3, #0]
 8004a34:	e01b      	b.n	8004a6e <HAL_PCD_EP_DB_Transmit+0xfe>
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	785b      	ldrb	r3, [r3, #1]
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d117      	bne.n	8004a6e <HAL_PCD_EP_DB_Transmit+0xfe>
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	633b      	str	r3, [r7, #48]	; 0x30
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2250      	movs	r2, #80	; 0x50
 8004a4a:	5a9b      	ldrh	r3, [r3, r2]
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	001a      	movs	r2, r3
 8004a50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a52:	189b      	adds	r3, r3, r2
 8004a54:	633b      	str	r3, [r7, #48]	; 0x30
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	781b      	ldrb	r3, [r3, #0]
 8004a5a:	00da      	lsls	r2, r3, #3
 8004a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a5e:	18d3      	adds	r3, r2, r3
 8004a60:	4aa8      	ldr	r2, [pc, #672]	; (8004d04 <HAL_PCD_EP_DB_Transmit+0x394>)
 8004a62:	4694      	mov	ip, r2
 8004a64:	4463      	add	r3, ip
 8004a66:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	623b      	str	r3, [r7, #32]
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	785b      	ldrb	r3, [r3, #1]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d125      	bne.n	8004ac8 <HAL_PCD_EP_DB_Transmit+0x158>
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	61bb      	str	r3, [r7, #24]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	2250      	movs	r2, #80	; 0x50
 8004a88:	5a9b      	ldrh	r3, [r3, r2]
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	001a      	movs	r2, r3
 8004a8e:	69bb      	ldr	r3, [r7, #24]
 8004a90:	189b      	adds	r3, r3, r2
 8004a92:	61bb      	str	r3, [r7, #24]
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	781b      	ldrb	r3, [r3, #0]
 8004a98:	00da      	lsls	r2, r3, #3
 8004a9a:	69bb      	ldr	r3, [r7, #24]
 8004a9c:	18d3      	adds	r3, r2, r3
 8004a9e:	4a9c      	ldr	r2, [pc, #624]	; (8004d10 <HAL_PCD_EP_DB_Transmit+0x3a0>)
 8004aa0:	4694      	mov	ip, r2
 8004aa2:	4463      	add	r3, ip
 8004aa4:	617b      	str	r3, [r7, #20]
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	881b      	ldrh	r3, [r3, #0]
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	4a96      	ldr	r2, [pc, #600]	; (8004d08 <HAL_PCD_EP_DB_Transmit+0x398>)
 8004aae:	4013      	ands	r3, r2
 8004ab0:	b29a      	uxth	r2, r3
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	801a      	strh	r2, [r3, #0]
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	881b      	ldrh	r3, [r3, #0]
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	4a93      	ldr	r2, [pc, #588]	; (8004d0c <HAL_PCD_EP_DB_Transmit+0x39c>)
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	b29a      	uxth	r2, r3
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	801a      	strh	r2, [r3, #0]
 8004ac6:	e018      	b.n	8004afa <HAL_PCD_EP_DB_Transmit+0x18a>
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	785b      	ldrb	r3, [r3, #1]
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d114      	bne.n	8004afa <HAL_PCD_EP_DB_Transmit+0x18a>
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	2250      	movs	r2, #80	; 0x50
 8004ad6:	5a9b      	ldrh	r3, [r3, r2]
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	001a      	movs	r2, r3
 8004adc:	6a3b      	ldr	r3, [r7, #32]
 8004ade:	189b      	adds	r3, r3, r2
 8004ae0:	623b      	str	r3, [r7, #32]
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	00da      	lsls	r2, r3, #3
 8004ae8:	6a3b      	ldr	r3, [r7, #32]
 8004aea:	18d3      	adds	r3, r2, r3
 8004aec:	4a88      	ldr	r2, [pc, #544]	; (8004d10 <HAL_PCD_EP_DB_Transmit+0x3a0>)
 8004aee:	4694      	mov	ip, r2
 8004af0:	4463      	add	r3, ip
 8004af2:	61fb      	str	r3, [r7, #28]
 8004af4:	69fb      	ldr	r3, [r7, #28]
 8004af6:	2200      	movs	r2, #0
 8004af8:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	781a      	ldrb	r2, [r3, #0]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	0011      	movs	r1, r2
 8004b02:	0018      	movs	r0, r3
 8004b04:	f007 fb06 	bl	800c114 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004b08:	1dbb      	adds	r3, r7, #6
 8004b0a:	881a      	ldrh	r2, [r3, #0]
 8004b0c:	2380      	movs	r3, #128	; 0x80
 8004b0e:	01db      	lsls	r3, r3, #7
 8004b10:	4013      	ands	r3, r2
 8004b12:	d100      	bne.n	8004b16 <HAL_PCD_EP_DB_Transmit+0x1a6>
 8004b14:	e2d4      	b.n	80050c0 <HAL_PCD_EP_DB_Transmit+0x750>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	001a      	movs	r2, r3
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	781b      	ldrb	r3, [r3, #0]
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	18d3      	adds	r3, r2, r3
 8004b24:	881b      	ldrh	r3, [r3, #0]
 8004b26:	b29a      	uxth	r2, r3
 8004b28:	2012      	movs	r0, #18
 8004b2a:	183b      	adds	r3, r7, r0
 8004b2c:	4979      	ldr	r1, [pc, #484]	; (8004d14 <HAL_PCD_EP_DB_Transmit+0x3a4>)
 8004b2e:	400a      	ands	r2, r1
 8004b30:	801a      	strh	r2, [r3, #0]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	001a      	movs	r2, r3
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	781b      	ldrb	r3, [r3, #0]
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	18d3      	adds	r3, r2, r3
 8004b40:	183a      	adds	r2, r7, r0
 8004b42:	8812      	ldrh	r2, [r2, #0]
 8004b44:	4974      	ldr	r1, [pc, #464]	; (8004d18 <HAL_PCD_EP_DB_Transmit+0x3a8>)
 8004b46:	430a      	orrs	r2, r1
 8004b48:	b292      	uxth	r2, r2
 8004b4a:	801a      	strh	r2, [r3, #0]
 8004b4c:	e2b8      	b.n	80050c0 <HAL_PCD_EP_DB_Transmit+0x750>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004b4e:	1dbb      	adds	r3, r7, #6
 8004b50:	881a      	ldrh	r2, [r3, #0]
 8004b52:	2380      	movs	r3, #128	; 0x80
 8004b54:	01db      	lsls	r3, r3, #7
 8004b56:	4013      	ands	r3, r2
 8004b58:	d01a      	beq.n	8004b90 <HAL_PCD_EP_DB_Transmit+0x220>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	001a      	movs	r2, r3
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	781b      	ldrb	r3, [r3, #0]
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	18d3      	adds	r3, r2, r3
 8004b68:	881b      	ldrh	r3, [r3, #0]
 8004b6a:	b29a      	uxth	r2, r3
 8004b6c:	2044      	movs	r0, #68	; 0x44
 8004b6e:	183b      	adds	r3, r7, r0
 8004b70:	4968      	ldr	r1, [pc, #416]	; (8004d14 <HAL_PCD_EP_DB_Transmit+0x3a4>)
 8004b72:	400a      	ands	r2, r1
 8004b74:	801a      	strh	r2, [r3, #0]
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	001a      	movs	r2, r3
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	781b      	ldrb	r3, [r3, #0]
 8004b80:	009b      	lsls	r3, r3, #2
 8004b82:	18d3      	adds	r3, r2, r3
 8004b84:	183a      	adds	r2, r7, r0
 8004b86:	8812      	ldrh	r2, [r2, #0]
 8004b88:	4963      	ldr	r1, [pc, #396]	; (8004d18 <HAL_PCD_EP_DB_Transmit+0x3a8>)
 8004b8a:	430a      	orrs	r2, r1
 8004b8c:	b292      	uxth	r2, r2
 8004b8e:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	2224      	movs	r2, #36	; 0x24
 8004b94:	5c9b      	ldrb	r3, [r3, r2]
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d000      	beq.n	8004b9c <HAL_PCD_EP_DB_Transmit+0x22c>
 8004b9a:	e291      	b.n	80050c0 <HAL_PCD_EP_DB_Transmit+0x750>
      {
        ep->xfer_buff += TxByteNbre;
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	695a      	ldr	r2, [r3, #20]
 8004ba0:	214e      	movs	r1, #78	; 0x4e
 8004ba2:	187b      	adds	r3, r7, r1
 8004ba4:	881b      	ldrh	r3, [r3, #0]
 8004ba6:	18d2      	adds	r2, r2, r3
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	69da      	ldr	r2, [r3, #28]
 8004bb0:	187b      	adds	r3, r7, r1
 8004bb2:	881b      	ldrh	r3, [r3, #0]
 8004bb4:	18d2      	adds	r2, r2, r3
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	6a1a      	ldr	r2, [r3, #32]
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	691b      	ldr	r3, [r3, #16]
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d309      	bcc.n	8004bda <HAL_PCD_EP_DB_Transmit+0x26a>
        {
          len = ep->maxpacket;
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	6a1a      	ldr	r2, [r3, #32]
 8004bd0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004bd2:	1ad2      	subs	r2, r2, r3
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	621a      	str	r2, [r3, #32]
 8004bd8:	e016      	b.n	8004c08 <HAL_PCD_EP_DB_Transmit+0x298>
        }
        else if (ep->xfer_len_db == 0U)
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	6a1b      	ldr	r3, [r3, #32]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d108      	bne.n	8004bf4 <HAL_PCD_EP_DB_Transmit+0x284>
        {
          len = TxByteNbre;
 8004be2:	234e      	movs	r3, #78	; 0x4e
 8004be4:	18fb      	adds	r3, r7, r3
 8004be6:	881b      	ldrh	r3, [r3, #0]
 8004be8:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	2224      	movs	r2, #36	; 0x24
 8004bee:	2100      	movs	r1, #0
 8004bf0:	5499      	strb	r1, [r3, r2]
 8004bf2:	e009      	b.n	8004c08 <HAL_PCD_EP_DB_Transmit+0x298>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	2224      	movs	r2, #36	; 0x24
 8004bf8:	2100      	movs	r1, #0
 8004bfa:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	6a1b      	ldr	r3, [r3, #32]
 8004c00:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	2200      	movs	r2, #0
 8004c06:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	785b      	ldrb	r3, [r3, #1]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d150      	bne.n	8004cb2 <HAL_PCD_EP_DB_Transmit+0x342>
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2250      	movs	r2, #80	; 0x50
 8004c1c:	5a9b      	ldrh	r3, [r3, r2]
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	001a      	movs	r2, r3
 8004c22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c24:	189b      	adds	r3, r3, r2
 8004c26:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	781b      	ldrb	r3, [r3, #0]
 8004c2c:	00da      	lsls	r2, r3, #3
 8004c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c30:	18d3      	adds	r3, r2, r3
 8004c32:	4a34      	ldr	r2, [pc, #208]	; (8004d04 <HAL_PCD_EP_DB_Transmit+0x394>)
 8004c34:	4694      	mov	ip, r2
 8004c36:	4463      	add	r3, ip
 8004c38:	637b      	str	r3, [r7, #52]	; 0x34
 8004c3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d110      	bne.n	8004c62 <HAL_PCD_EP_DB_Transmit+0x2f2>
 8004c40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c42:	881b      	ldrh	r3, [r3, #0]
 8004c44:	b29b      	uxth	r3, r3
 8004c46:	4a30      	ldr	r2, [pc, #192]	; (8004d08 <HAL_PCD_EP_DB_Transmit+0x398>)
 8004c48:	4013      	ands	r3, r2
 8004c4a:	b29a      	uxth	r2, r3
 8004c4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c4e:	801a      	strh	r2, [r3, #0]
 8004c50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c52:	881b      	ldrh	r3, [r3, #0]
 8004c54:	b29b      	uxth	r3, r3
 8004c56:	4a2d      	ldr	r2, [pc, #180]	; (8004d0c <HAL_PCD_EP_DB_Transmit+0x39c>)
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	b29a      	uxth	r2, r3
 8004c5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c5e:	801a      	strh	r2, [r3, #0]
 8004c60:	e044      	b.n	8004cec <HAL_PCD_EP_DB_Transmit+0x37c>
 8004c62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c64:	2b3e      	cmp	r3, #62	; 0x3e
 8004c66:	d810      	bhi.n	8004c8a <HAL_PCD_EP_DB_Transmit+0x31a>
 8004c68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c6a:	085b      	lsrs	r3, r3, #1
 8004c6c:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c70:	2201      	movs	r2, #1
 8004c72:	4013      	ands	r3, r2
 8004c74:	d002      	beq.n	8004c7c <HAL_PCD_EP_DB_Transmit+0x30c>
 8004c76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c78:	3301      	adds	r3, #1
 8004c7a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c7e:	b29b      	uxth	r3, r3
 8004c80:	029b      	lsls	r3, r3, #10
 8004c82:	b29a      	uxth	r2, r3
 8004c84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c86:	801a      	strh	r2, [r3, #0]
 8004c88:	e030      	b.n	8004cec <HAL_PCD_EP_DB_Transmit+0x37c>
 8004c8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c8c:	095b      	lsrs	r3, r3, #5
 8004c8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c92:	221f      	movs	r2, #31
 8004c94:	4013      	ands	r3, r2
 8004c96:	d102      	bne.n	8004c9e <HAL_PCD_EP_DB_Transmit+0x32e>
 8004c98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c9a:	3b01      	subs	r3, #1
 8004c9c:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ca0:	b29b      	uxth	r3, r3
 8004ca2:	029b      	lsls	r3, r3, #10
 8004ca4:	b29b      	uxth	r3, r3
 8004ca6:	4a19      	ldr	r2, [pc, #100]	; (8004d0c <HAL_PCD_EP_DB_Transmit+0x39c>)
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	b29a      	uxth	r2, r3
 8004cac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cae:	801a      	strh	r2, [r3, #0]
 8004cb0:	e01c      	b.n	8004cec <HAL_PCD_EP_DB_Transmit+0x37c>
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	785b      	ldrb	r3, [r3, #1]
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d118      	bne.n	8004cec <HAL_PCD_EP_DB_Transmit+0x37c>
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	643b      	str	r3, [r7, #64]	; 0x40
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	2250      	movs	r2, #80	; 0x50
 8004cc6:	5a9b      	ldrh	r3, [r3, r2]
 8004cc8:	b29b      	uxth	r3, r3
 8004cca:	001a      	movs	r2, r3
 8004ccc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cce:	189b      	adds	r3, r3, r2
 8004cd0:	643b      	str	r3, [r7, #64]	; 0x40
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	781b      	ldrb	r3, [r3, #0]
 8004cd6:	00da      	lsls	r2, r3, #3
 8004cd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cda:	18d3      	adds	r3, r2, r3
 8004cdc:	4a09      	ldr	r2, [pc, #36]	; (8004d04 <HAL_PCD_EP_DB_Transmit+0x394>)
 8004cde:	4694      	mov	ip, r2
 8004ce0:	4463      	add	r3, ip
 8004ce2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ce4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ce6:	b29a      	uxth	r2, r3
 8004ce8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cea:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6818      	ldr	r0, [r3, #0]
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	6959      	ldr	r1, [r3, #20]
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	891a      	ldrh	r2, [r3, #8]
 8004cf8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	f005 f9c2 	bl	800a084 <USB_WritePMA>
 8004d00:	e1de      	b.n	80050c0 <HAL_PCD_EP_DB_Transmit+0x750>
 8004d02:	46c0      	nop			; (mov r8, r8)
 8004d04:	00000402 	.word	0x00000402
 8004d08:	ffff83ff 	.word	0xffff83ff
 8004d0c:	ffff8000 	.word	0xffff8000
 8004d10:	00000406 	.word	0x00000406
 8004d14:	ffff8f8f 	.word	0xffff8f8f
 8004d18:	ffffc080 	.word	0xffffc080
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2250      	movs	r2, #80	; 0x50
 8004d22:	5a9b      	ldrh	r3, [r3, r2]
 8004d24:	b29b      	uxth	r3, r3
 8004d26:	001a      	movs	r2, r3
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	781b      	ldrb	r3, [r3, #0]
 8004d2c:	00db      	lsls	r3, r3, #3
 8004d2e:	18d2      	adds	r2, r2, r3
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	18d3      	adds	r3, r2, r3
 8004d36:	4aca      	ldr	r2, [pc, #808]	; (8005060 <HAL_PCD_EP_DB_Transmit+0x6f0>)
 8004d38:	4694      	mov	ip, r2
 8004d3a:	4463      	add	r3, ip
 8004d3c:	881a      	ldrh	r2, [r3, #0]
 8004d3e:	214e      	movs	r1, #78	; 0x4e
 8004d40:	187b      	adds	r3, r7, r1
 8004d42:	0592      	lsls	r2, r2, #22
 8004d44:	0d92      	lsrs	r2, r2, #22
 8004d46:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= TxByteNbre)
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	699a      	ldr	r2, [r3, #24]
 8004d4c:	187b      	adds	r3, r7, r1
 8004d4e:	881b      	ldrh	r3, [r3, #0]
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d307      	bcc.n	8004d64 <HAL_PCD_EP_DB_Transmit+0x3f4>
    {
      ep->xfer_len -= TxByteNbre;
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	699a      	ldr	r2, [r3, #24]
 8004d58:	187b      	adds	r3, r7, r1
 8004d5a:	881b      	ldrh	r3, [r3, #0]
 8004d5c:	1ad2      	subs	r2, r2, r3
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	619a      	str	r2, [r3, #24]
 8004d62:	e002      	b.n	8004d6a <HAL_PCD_EP_DB_Transmit+0x3fa>
    }
    else
    {
      ep->xfer_len = 0U;
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	2200      	movs	r2, #0
 8004d68:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	699b      	ldr	r3, [r3, #24]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d000      	beq.n	8004d74 <HAL_PCD_EP_DB_Transmit+0x404>
 8004d72:	e0c0      	b.n	8004ef6 <HAL_PCD_EP_DB_Transmit+0x586>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	785b      	ldrb	r3, [r3, #1]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d125      	bne.n	8004dc8 <HAL_PCD_EP_DB_Transmit+0x458>
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	2250      	movs	r2, #80	; 0x50
 8004d88:	5a9b      	ldrh	r3, [r3, r2]
 8004d8a:	b29b      	uxth	r3, r3
 8004d8c:	001a      	movs	r2, r3
 8004d8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d90:	189b      	adds	r3, r3, r2
 8004d92:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	781b      	ldrb	r3, [r3, #0]
 8004d98:	00da      	lsls	r2, r3, #3
 8004d9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d9c:	18d3      	adds	r3, r2, r3
 8004d9e:	4ab1      	ldr	r2, [pc, #708]	; (8005064 <HAL_PCD_EP_DB_Transmit+0x6f4>)
 8004da0:	4694      	mov	ip, r2
 8004da2:	4463      	add	r3, ip
 8004da4:	66bb      	str	r3, [r7, #104]	; 0x68
 8004da6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004da8:	881b      	ldrh	r3, [r3, #0]
 8004daa:	b29b      	uxth	r3, r3
 8004dac:	4aae      	ldr	r2, [pc, #696]	; (8005068 <HAL_PCD_EP_DB_Transmit+0x6f8>)
 8004dae:	4013      	ands	r3, r2
 8004db0:	b29a      	uxth	r2, r3
 8004db2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004db4:	801a      	strh	r2, [r3, #0]
 8004db6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004db8:	881b      	ldrh	r3, [r3, #0]
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	4aab      	ldr	r2, [pc, #684]	; (800506c <HAL_PCD_EP_DB_Transmit+0x6fc>)
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	b29a      	uxth	r2, r3
 8004dc2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004dc4:	801a      	strh	r2, [r3, #0]
 8004dc6:	e01b      	b.n	8004e00 <HAL_PCD_EP_DB_Transmit+0x490>
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	785b      	ldrb	r3, [r3, #1]
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d117      	bne.n	8004e00 <HAL_PCD_EP_DB_Transmit+0x490>
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	677b      	str	r3, [r7, #116]	; 0x74
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	2250      	movs	r2, #80	; 0x50
 8004ddc:	5a9b      	ldrh	r3, [r3, r2]
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	001a      	movs	r2, r3
 8004de2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004de4:	189b      	adds	r3, r3, r2
 8004de6:	677b      	str	r3, [r7, #116]	; 0x74
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	781b      	ldrb	r3, [r3, #0]
 8004dec:	00da      	lsls	r2, r3, #3
 8004dee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004df0:	18d3      	adds	r3, r2, r3
 8004df2:	4a9c      	ldr	r2, [pc, #624]	; (8005064 <HAL_PCD_EP_DB_Transmit+0x6f4>)
 8004df4:	4694      	mov	ip, r2
 8004df6:	4463      	add	r3, ip
 8004df8:	673b      	str	r3, [r7, #112]	; 0x70
 8004dfa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	67bb      	str	r3, [r7, #120]	; 0x78
 8004e06:	68bb      	ldr	r3, [r7, #8]
 8004e08:	785b      	ldrb	r3, [r3, #1]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d130      	bne.n	8004e70 <HAL_PCD_EP_DB_Transmit+0x500>
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	2180      	movs	r1, #128	; 0x80
 8004e14:	187a      	adds	r2, r7, r1
 8004e16:	6013      	str	r3, [r2, #0]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	2250      	movs	r2, #80	; 0x50
 8004e1e:	5a9b      	ldrh	r3, [r3, r2]
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	001a      	movs	r2, r3
 8004e24:	187b      	adds	r3, r7, r1
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	189b      	adds	r3, r3, r2
 8004e2a:	187a      	adds	r2, r7, r1
 8004e2c:	6013      	str	r3, [r2, #0]
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	781b      	ldrb	r3, [r3, #0]
 8004e32:	00da      	lsls	r2, r3, #3
 8004e34:	187b      	adds	r3, r7, r1
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	18d3      	adds	r3, r2, r3
 8004e3a:	4a89      	ldr	r2, [pc, #548]	; (8005060 <HAL_PCD_EP_DB_Transmit+0x6f0>)
 8004e3c:	4694      	mov	ip, r2
 8004e3e:	4463      	add	r3, ip
 8004e40:	2184      	movs	r1, #132	; 0x84
 8004e42:	187a      	adds	r2, r7, r1
 8004e44:	6013      	str	r3, [r2, #0]
 8004e46:	187b      	adds	r3, r7, r1
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	881b      	ldrh	r3, [r3, #0]
 8004e4c:	b29b      	uxth	r3, r3
 8004e4e:	4a86      	ldr	r2, [pc, #536]	; (8005068 <HAL_PCD_EP_DB_Transmit+0x6f8>)
 8004e50:	4013      	ands	r3, r2
 8004e52:	b29a      	uxth	r2, r3
 8004e54:	187b      	adds	r3, r7, r1
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	801a      	strh	r2, [r3, #0]
 8004e5a:	187b      	adds	r3, r7, r1
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	881b      	ldrh	r3, [r3, #0]
 8004e60:	b29b      	uxth	r3, r3
 8004e62:	4a82      	ldr	r2, [pc, #520]	; (800506c <HAL_PCD_EP_DB_Transmit+0x6fc>)
 8004e64:	4313      	orrs	r3, r2
 8004e66:	b29a      	uxth	r2, r3
 8004e68:	187b      	adds	r3, r7, r1
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	801a      	strh	r2, [r3, #0]
 8004e6e:	e018      	b.n	8004ea2 <HAL_PCD_EP_DB_Transmit+0x532>
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	785b      	ldrb	r3, [r3, #1]
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d114      	bne.n	8004ea2 <HAL_PCD_EP_DB_Transmit+0x532>
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	2250      	movs	r2, #80	; 0x50
 8004e7e:	5a9b      	ldrh	r3, [r3, r2]
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	001a      	movs	r2, r3
 8004e84:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e86:	189b      	adds	r3, r3, r2
 8004e88:	67bb      	str	r3, [r7, #120]	; 0x78
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	00da      	lsls	r2, r3, #3
 8004e90:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e92:	18d3      	adds	r3, r2, r3
 8004e94:	4a72      	ldr	r2, [pc, #456]	; (8005060 <HAL_PCD_EP_DB_Transmit+0x6f0>)
 8004e96:	4694      	mov	ip, r2
 8004e98:	4463      	add	r3, ip
 8004e9a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004e9c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	781a      	ldrb	r2, [r3, #0]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	0011      	movs	r1, r2
 8004eaa:	0018      	movs	r0, r3
 8004eac:	f007 f932 	bl	800c114 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004eb0:	1dbb      	adds	r3, r7, #6
 8004eb2:	881a      	ldrh	r2, [r3, #0]
 8004eb4:	2380      	movs	r3, #128	; 0x80
 8004eb6:	01db      	lsls	r3, r3, #7
 8004eb8:	4013      	ands	r3, r2
 8004eba:	d000      	beq.n	8004ebe <HAL_PCD_EP_DB_Transmit+0x54e>
 8004ebc:	e100      	b.n	80050c0 <HAL_PCD_EP_DB_Transmit+0x750>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	001a      	movs	r2, r3
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	781b      	ldrb	r3, [r3, #0]
 8004ec8:	009b      	lsls	r3, r3, #2
 8004eca:	18d3      	adds	r3, r2, r3
 8004ecc:	881b      	ldrh	r3, [r3, #0]
 8004ece:	b29a      	uxth	r2, r3
 8004ed0:	2046      	movs	r0, #70	; 0x46
 8004ed2:	183b      	adds	r3, r7, r0
 8004ed4:	4966      	ldr	r1, [pc, #408]	; (8005070 <HAL_PCD_EP_DB_Transmit+0x700>)
 8004ed6:	400a      	ands	r2, r1
 8004ed8:	801a      	strh	r2, [r3, #0]
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	001a      	movs	r2, r3
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	781b      	ldrb	r3, [r3, #0]
 8004ee4:	009b      	lsls	r3, r3, #2
 8004ee6:	18d3      	adds	r3, r2, r3
 8004ee8:	183a      	adds	r2, r7, r0
 8004eea:	8812      	ldrh	r2, [r2, #0]
 8004eec:	4961      	ldr	r1, [pc, #388]	; (8005074 <HAL_PCD_EP_DB_Transmit+0x704>)
 8004eee:	430a      	orrs	r2, r1
 8004ef0:	b292      	uxth	r2, r2
 8004ef2:	801a      	strh	r2, [r3, #0]
 8004ef4:	e0e4      	b.n	80050c0 <HAL_PCD_EP_DB_Transmit+0x750>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004ef6:	1dbb      	adds	r3, r7, #6
 8004ef8:	881a      	ldrh	r2, [r3, #0]
 8004efa:	2380      	movs	r3, #128	; 0x80
 8004efc:	01db      	lsls	r3, r3, #7
 8004efe:	4013      	ands	r3, r2
 8004f00:	d11a      	bne.n	8004f38 <HAL_PCD_EP_DB_Transmit+0x5c8>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	001a      	movs	r2, r3
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	009b      	lsls	r3, r3, #2
 8004f0e:	18d3      	adds	r3, r2, r3
 8004f10:	881b      	ldrh	r3, [r3, #0]
 8004f12:	b29a      	uxth	r2, r3
 8004f14:	204c      	movs	r0, #76	; 0x4c
 8004f16:	183b      	adds	r3, r7, r0
 8004f18:	4955      	ldr	r1, [pc, #340]	; (8005070 <HAL_PCD_EP_DB_Transmit+0x700>)
 8004f1a:	400a      	ands	r2, r1
 8004f1c:	801a      	strh	r2, [r3, #0]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	001a      	movs	r2, r3
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	781b      	ldrb	r3, [r3, #0]
 8004f28:	009b      	lsls	r3, r3, #2
 8004f2a:	18d3      	adds	r3, r2, r3
 8004f2c:	183a      	adds	r2, r7, r0
 8004f2e:	8812      	ldrh	r2, [r2, #0]
 8004f30:	4950      	ldr	r1, [pc, #320]	; (8005074 <HAL_PCD_EP_DB_Transmit+0x704>)
 8004f32:	430a      	orrs	r2, r1
 8004f34:	b292      	uxth	r2, r2
 8004f36:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	2224      	movs	r2, #36	; 0x24
 8004f3c:	5c9b      	ldrb	r3, [r3, r2]
 8004f3e:	2b01      	cmp	r3, #1
 8004f40:	d000      	beq.n	8004f44 <HAL_PCD_EP_DB_Transmit+0x5d4>
 8004f42:	e0bd      	b.n	80050c0 <HAL_PCD_EP_DB_Transmit+0x750>
      {
        ep->xfer_buff += TxByteNbre;
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	695a      	ldr	r2, [r3, #20]
 8004f48:	214e      	movs	r1, #78	; 0x4e
 8004f4a:	187b      	adds	r3, r7, r1
 8004f4c:	881b      	ldrh	r3, [r3, #0]
 8004f4e:	18d2      	adds	r2, r2, r3
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	69da      	ldr	r2, [r3, #28]
 8004f58:	187b      	adds	r3, r7, r1
 8004f5a:	881b      	ldrh	r3, [r3, #0]
 8004f5c:	18d2      	adds	r2, r2, r3
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	6a1a      	ldr	r2, [r3, #32]
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	691b      	ldr	r3, [r3, #16]
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d309      	bcc.n	8004f82 <HAL_PCD_EP_DB_Transmit+0x612>
        {
          len = ep->maxpacket;
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	691b      	ldr	r3, [r3, #16]
 8004f72:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	6a1a      	ldr	r2, [r3, #32]
 8004f78:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f7a:	1ad2      	subs	r2, r2, r3
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	621a      	str	r2, [r3, #32]
 8004f80:	e016      	b.n	8004fb0 <HAL_PCD_EP_DB_Transmit+0x640>
        }
        else if (ep->xfer_len_db == 0U)
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	6a1b      	ldr	r3, [r3, #32]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d108      	bne.n	8004f9c <HAL_PCD_EP_DB_Transmit+0x62c>
        {
          len = TxByteNbre;
 8004f8a:	234e      	movs	r3, #78	; 0x4e
 8004f8c:	18fb      	adds	r3, r7, r3
 8004f8e:	881b      	ldrh	r3, [r3, #0]
 8004f90:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	2224      	movs	r2, #36	; 0x24
 8004f96:	2100      	movs	r1, #0
 8004f98:	5499      	strb	r1, [r3, r2]
 8004f9a:	e009      	b.n	8004fb0 <HAL_PCD_EP_DB_Transmit+0x640>
        }
        else
        {
          len = ep->xfer_len_db;
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	6a1b      	ldr	r3, [r3, #32]
 8004fa0:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	2224      	movs	r2, #36	; 0x24
 8004fac:	2100      	movs	r1, #0
 8004fae:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	667b      	str	r3, [r7, #100]	; 0x64
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	785b      	ldrb	r3, [r3, #1]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d15c      	bne.n	8005078 <HAL_PCD_EP_DB_Transmit+0x708>
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	2250      	movs	r2, #80	; 0x50
 8004fca:	5a9b      	ldrh	r3, [r3, r2]
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	001a      	movs	r2, r3
 8004fd0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004fd2:	189b      	adds	r3, r3, r2
 8004fd4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	781b      	ldrb	r3, [r3, #0]
 8004fda:	00da      	lsls	r2, r3, #3
 8004fdc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004fde:	18d3      	adds	r3, r2, r3
 8004fe0:	4a1f      	ldr	r2, [pc, #124]	; (8005060 <HAL_PCD_EP_DB_Transmit+0x6f0>)
 8004fe2:	4694      	mov	ip, r2
 8004fe4:	4463      	add	r3, ip
 8004fe6:	65bb      	str	r3, [r7, #88]	; 0x58
 8004fe8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d110      	bne.n	8005010 <HAL_PCD_EP_DB_Transmit+0x6a0>
 8004fee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004ff0:	881b      	ldrh	r3, [r3, #0]
 8004ff2:	b29b      	uxth	r3, r3
 8004ff4:	4a1c      	ldr	r2, [pc, #112]	; (8005068 <HAL_PCD_EP_DB_Transmit+0x6f8>)
 8004ff6:	4013      	ands	r3, r2
 8004ff8:	b29a      	uxth	r2, r3
 8004ffa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004ffc:	801a      	strh	r2, [r3, #0]
 8004ffe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005000:	881b      	ldrh	r3, [r3, #0]
 8005002:	b29b      	uxth	r3, r3
 8005004:	4a19      	ldr	r2, [pc, #100]	; (800506c <HAL_PCD_EP_DB_Transmit+0x6fc>)
 8005006:	4313      	orrs	r3, r2
 8005008:	b29a      	uxth	r2, r3
 800500a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800500c:	801a      	strh	r2, [r3, #0]
 800500e:	e04d      	b.n	80050ac <HAL_PCD_EP_DB_Transmit+0x73c>
 8005010:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005012:	2b3e      	cmp	r3, #62	; 0x3e
 8005014:	d810      	bhi.n	8005038 <HAL_PCD_EP_DB_Transmit+0x6c8>
 8005016:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005018:	085b      	lsrs	r3, r3, #1
 800501a:	657b      	str	r3, [r7, #84]	; 0x54
 800501c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800501e:	2201      	movs	r2, #1
 8005020:	4013      	ands	r3, r2
 8005022:	d002      	beq.n	800502a <HAL_PCD_EP_DB_Transmit+0x6ba>
 8005024:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005026:	3301      	adds	r3, #1
 8005028:	657b      	str	r3, [r7, #84]	; 0x54
 800502a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800502c:	b29b      	uxth	r3, r3
 800502e:	029b      	lsls	r3, r3, #10
 8005030:	b29a      	uxth	r2, r3
 8005032:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005034:	801a      	strh	r2, [r3, #0]
 8005036:	e039      	b.n	80050ac <HAL_PCD_EP_DB_Transmit+0x73c>
 8005038:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800503a:	095b      	lsrs	r3, r3, #5
 800503c:	657b      	str	r3, [r7, #84]	; 0x54
 800503e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005040:	221f      	movs	r2, #31
 8005042:	4013      	ands	r3, r2
 8005044:	d102      	bne.n	800504c <HAL_PCD_EP_DB_Transmit+0x6dc>
 8005046:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005048:	3b01      	subs	r3, #1
 800504a:	657b      	str	r3, [r7, #84]	; 0x54
 800504c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800504e:	b29b      	uxth	r3, r3
 8005050:	029b      	lsls	r3, r3, #10
 8005052:	b29b      	uxth	r3, r3
 8005054:	4a05      	ldr	r2, [pc, #20]	; (800506c <HAL_PCD_EP_DB_Transmit+0x6fc>)
 8005056:	4313      	orrs	r3, r2
 8005058:	b29a      	uxth	r2, r3
 800505a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800505c:	801a      	strh	r2, [r3, #0]
 800505e:	e025      	b.n	80050ac <HAL_PCD_EP_DB_Transmit+0x73c>
 8005060:	00000406 	.word	0x00000406
 8005064:	00000402 	.word	0x00000402
 8005068:	ffff83ff 	.word	0xffff83ff
 800506c:	ffff8000 	.word	0xffff8000
 8005070:	ffff8f8f 	.word	0xffff8f8f
 8005074:	ffffc080 	.word	0xffffc080
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	785b      	ldrb	r3, [r3, #1]
 800507c:	2b01      	cmp	r3, #1
 800507e:	d115      	bne.n	80050ac <HAL_PCD_EP_DB_Transmit+0x73c>
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	2250      	movs	r2, #80	; 0x50
 8005086:	5a9b      	ldrh	r3, [r3, r2]
 8005088:	b29b      	uxth	r3, r3
 800508a:	001a      	movs	r2, r3
 800508c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800508e:	189b      	adds	r3, r3, r2
 8005090:	667b      	str	r3, [r7, #100]	; 0x64
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	781b      	ldrb	r3, [r3, #0]
 8005096:	00da      	lsls	r2, r3, #3
 8005098:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800509a:	18d3      	adds	r3, r2, r3
 800509c:	4a1e      	ldr	r2, [pc, #120]	; (8005118 <HAL_PCD_EP_DB_Transmit+0x7a8>)
 800509e:	4694      	mov	ip, r2
 80050a0:	4463      	add	r3, ip
 80050a2:	663b      	str	r3, [r7, #96]	; 0x60
 80050a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80050a6:	b29a      	uxth	r2, r3
 80050a8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80050aa:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	6818      	ldr	r0, [r3, #0]
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	6959      	ldr	r1, [r3, #20]
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	895a      	ldrh	r2, [r3, #10]
 80050b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80050ba:	b29b      	uxth	r3, r3
 80050bc:	f004 ffe2 	bl	800a084 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	001a      	movs	r2, r3
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	781b      	ldrb	r3, [r3, #0]
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	18d3      	adds	r3, r2, r3
 80050ce:	881b      	ldrh	r3, [r3, #0]
 80050d0:	b29a      	uxth	r2, r3
 80050d2:	2010      	movs	r0, #16
 80050d4:	183b      	adds	r3, r7, r0
 80050d6:	4911      	ldr	r1, [pc, #68]	; (800511c <HAL_PCD_EP_DB_Transmit+0x7ac>)
 80050d8:	400a      	ands	r2, r1
 80050da:	801a      	strh	r2, [r3, #0]
 80050dc:	183b      	adds	r3, r7, r0
 80050de:	183a      	adds	r2, r7, r0
 80050e0:	8812      	ldrh	r2, [r2, #0]
 80050e2:	2110      	movs	r1, #16
 80050e4:	404a      	eors	r2, r1
 80050e6:	801a      	strh	r2, [r3, #0]
 80050e8:	183b      	adds	r3, r7, r0
 80050ea:	183a      	adds	r2, r7, r0
 80050ec:	8812      	ldrh	r2, [r2, #0]
 80050ee:	2120      	movs	r1, #32
 80050f0:	404a      	eors	r2, r1
 80050f2:	801a      	strh	r2, [r3, #0]
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	001a      	movs	r2, r3
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	781b      	ldrb	r3, [r3, #0]
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	18d3      	adds	r3, r2, r3
 8005102:	183a      	adds	r2, r7, r0
 8005104:	8812      	ldrh	r2, [r2, #0]
 8005106:	4906      	ldr	r1, [pc, #24]	; (8005120 <HAL_PCD_EP_DB_Transmit+0x7b0>)
 8005108:	430a      	orrs	r2, r1
 800510a:	b292      	uxth	r2, r2
 800510c:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 800510e:	2300      	movs	r3, #0
}
 8005110:	0018      	movs	r0, r3
 8005112:	46bd      	mov	sp, r7
 8005114:	b022      	add	sp, #136	; 0x88
 8005116:	bd80      	pop	{r7, pc}
 8005118:	00000406 	.word	0x00000406
 800511c:	ffff8fbf 	.word	0xffff8fbf
 8005120:	ffff8080 	.word	0xffff8080

08005124 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8005124:	b590      	push	{r4, r7, lr}
 8005126:	b087      	sub	sp, #28
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	0008      	movs	r0, r1
 800512e:	0011      	movs	r1, r2
 8005130:	607b      	str	r3, [r7, #4]
 8005132:	240a      	movs	r4, #10
 8005134:	193b      	adds	r3, r7, r4
 8005136:	1c02      	adds	r2, r0, #0
 8005138:	801a      	strh	r2, [r3, #0]
 800513a:	2308      	movs	r3, #8
 800513c:	18fb      	adds	r3, r7, r3
 800513e:	1c0a      	adds	r2, r1, #0
 8005140:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8005142:	0021      	movs	r1, r4
 8005144:	187b      	adds	r3, r7, r1
 8005146:	881b      	ldrh	r3, [r3, #0]
 8005148:	2280      	movs	r2, #128	; 0x80
 800514a:	4013      	ands	r3, r2
 800514c:	b29b      	uxth	r3, r3
 800514e:	2b00      	cmp	r3, #0
 8005150:	d00c      	beq.n	800516c <HAL_PCDEx_PMAConfig+0x48>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005152:	187b      	adds	r3, r7, r1
 8005154:	881b      	ldrh	r3, [r3, #0]
 8005156:	2207      	movs	r2, #7
 8005158:	4013      	ands	r3, r2
 800515a:	1c5a      	adds	r2, r3, #1
 800515c:	0013      	movs	r3, r2
 800515e:	009b      	lsls	r3, r3, #2
 8005160:	189b      	adds	r3, r3, r2
 8005162:	00db      	lsls	r3, r3, #3
 8005164:	68fa      	ldr	r2, [r7, #12]
 8005166:	18d3      	adds	r3, r2, r3
 8005168:	617b      	str	r3, [r7, #20]
 800516a:	e00b      	b.n	8005184 <HAL_PCDEx_PMAConfig+0x60>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800516c:	230a      	movs	r3, #10
 800516e:	18fb      	adds	r3, r7, r3
 8005170:	881a      	ldrh	r2, [r3, #0]
 8005172:	0013      	movs	r3, r2
 8005174:	009b      	lsls	r3, r3, #2
 8005176:	189b      	adds	r3, r3, r2
 8005178:	00db      	lsls	r3, r3, #3
 800517a:	3369      	adds	r3, #105	; 0x69
 800517c:	33ff      	adds	r3, #255	; 0xff
 800517e:	68fa      	ldr	r2, [r7, #12]
 8005180:	18d3      	adds	r3, r2, r3
 8005182:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8005184:	2308      	movs	r3, #8
 8005186:	18fb      	adds	r3, r7, r3
 8005188:	881b      	ldrh	r3, [r3, #0]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d107      	bne.n	800519e <HAL_PCDEx_PMAConfig+0x7a>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	2200      	movs	r2, #0
 8005192:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	b29a      	uxth	r2, r3
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	80da      	strh	r2, [r3, #6]
 800519c:	e00b      	b.n	80051b6 <HAL_PCDEx_PMAConfig+0x92>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	2201      	movs	r2, #1
 80051a2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	b29a      	uxth	r2, r3
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	0c1b      	lsrs	r3, r3, #16
 80051b0:	b29a      	uxth	r2, r3
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80051b6:	2300      	movs	r3, #0
}
 80051b8:	0018      	movs	r0, r3
 80051ba:	46bd      	mov	sp, r7
 80051bc:	b007      	add	sp, #28
 80051be:	bd90      	pop	{r4, r7, pc}

080051c0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b084      	sub	sp, #16
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80051ce:	687a      	ldr	r2, [r7, #4]
 80051d0:	23ba      	movs	r3, #186	; 0xba
 80051d2:	009b      	lsls	r3, r3, #2
 80051d4:	2101      	movs	r1, #1
 80051d6:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 80051d8:	687a      	ldr	r2, [r7, #4]
 80051da:	23b8      	movs	r3, #184	; 0xb8
 80051dc:	009b      	lsls	r3, r3, #2
 80051de:	2100      	movs	r1, #0
 80051e0:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2254      	movs	r2, #84	; 0x54
 80051e6:	5a9b      	ldrh	r3, [r3, r2]
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	2201      	movs	r2, #1
 80051ec:	4313      	orrs	r3, r2
 80051ee:	b299      	uxth	r1, r3
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2254      	movs	r2, #84	; 0x54
 80051f4:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2254      	movs	r2, #84	; 0x54
 80051fa:	5a9b      	ldrh	r3, [r3, r2]
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	2202      	movs	r2, #2
 8005200:	4313      	orrs	r3, r2
 8005202:	b299      	uxth	r1, r3
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2254      	movs	r2, #84	; 0x54
 8005208:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800520a:	2300      	movs	r3, #0
}
 800520c:	0018      	movs	r0, r3
 800520e:	46bd      	mov	sp, r7
 8005210:	b004      	add	sp, #16
 8005212:	bd80      	pop	{r7, pc}

08005214 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b082      	sub	sp, #8
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	000a      	movs	r2, r1
 800521e:	1cfb      	adds	r3, r7, #3
 8005220:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005222:	46c0      	nop			; (mov r8, r8)
 8005224:	46bd      	mov	sp, r7
 8005226:	b002      	add	sp, #8
 8005228:	bd80      	pop	{r7, pc}
	...

0800522c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	b088      	sub	sp, #32
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d102      	bne.n	8005240 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	f000 fb76 	bl	800592c <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	2201      	movs	r2, #1
 8005246:	4013      	ands	r3, r2
 8005248:	d100      	bne.n	800524c <HAL_RCC_OscConfig+0x20>
 800524a:	e08e      	b.n	800536a <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800524c:	4bc5      	ldr	r3, [pc, #788]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	220c      	movs	r2, #12
 8005252:	4013      	ands	r3, r2
 8005254:	2b04      	cmp	r3, #4
 8005256:	d00e      	beq.n	8005276 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005258:	4bc2      	ldr	r3, [pc, #776]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	220c      	movs	r2, #12
 800525e:	4013      	ands	r3, r2
 8005260:	2b08      	cmp	r3, #8
 8005262:	d117      	bne.n	8005294 <HAL_RCC_OscConfig+0x68>
 8005264:	4bbf      	ldr	r3, [pc, #764]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 8005266:	685a      	ldr	r2, [r3, #4]
 8005268:	23c0      	movs	r3, #192	; 0xc0
 800526a:	025b      	lsls	r3, r3, #9
 800526c:	401a      	ands	r2, r3
 800526e:	2380      	movs	r3, #128	; 0x80
 8005270:	025b      	lsls	r3, r3, #9
 8005272:	429a      	cmp	r2, r3
 8005274:	d10e      	bne.n	8005294 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005276:	4bbb      	ldr	r3, [pc, #748]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	2380      	movs	r3, #128	; 0x80
 800527c:	029b      	lsls	r3, r3, #10
 800527e:	4013      	ands	r3, r2
 8005280:	d100      	bne.n	8005284 <HAL_RCC_OscConfig+0x58>
 8005282:	e071      	b.n	8005368 <HAL_RCC_OscConfig+0x13c>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d000      	beq.n	800528e <HAL_RCC_OscConfig+0x62>
 800528c:	e06c      	b.n	8005368 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	f000 fb4c 	bl	800592c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	2b01      	cmp	r3, #1
 800529a:	d107      	bne.n	80052ac <HAL_RCC_OscConfig+0x80>
 800529c:	4bb1      	ldr	r3, [pc, #708]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 800529e:	681a      	ldr	r2, [r3, #0]
 80052a0:	4bb0      	ldr	r3, [pc, #704]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80052a2:	2180      	movs	r1, #128	; 0x80
 80052a4:	0249      	lsls	r1, r1, #9
 80052a6:	430a      	orrs	r2, r1
 80052a8:	601a      	str	r2, [r3, #0]
 80052aa:	e02f      	b.n	800530c <HAL_RCC_OscConfig+0xe0>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d10c      	bne.n	80052ce <HAL_RCC_OscConfig+0xa2>
 80052b4:	4bab      	ldr	r3, [pc, #684]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	4baa      	ldr	r3, [pc, #680]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80052ba:	49ab      	ldr	r1, [pc, #684]	; (8005568 <HAL_RCC_OscConfig+0x33c>)
 80052bc:	400a      	ands	r2, r1
 80052be:	601a      	str	r2, [r3, #0]
 80052c0:	4ba8      	ldr	r3, [pc, #672]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	4ba7      	ldr	r3, [pc, #668]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80052c6:	49a9      	ldr	r1, [pc, #676]	; (800556c <HAL_RCC_OscConfig+0x340>)
 80052c8:	400a      	ands	r2, r1
 80052ca:	601a      	str	r2, [r3, #0]
 80052cc:	e01e      	b.n	800530c <HAL_RCC_OscConfig+0xe0>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	2b05      	cmp	r3, #5
 80052d4:	d10e      	bne.n	80052f4 <HAL_RCC_OscConfig+0xc8>
 80052d6:	4ba3      	ldr	r3, [pc, #652]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	4ba2      	ldr	r3, [pc, #648]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80052dc:	2180      	movs	r1, #128	; 0x80
 80052de:	02c9      	lsls	r1, r1, #11
 80052e0:	430a      	orrs	r2, r1
 80052e2:	601a      	str	r2, [r3, #0]
 80052e4:	4b9f      	ldr	r3, [pc, #636]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	4b9e      	ldr	r3, [pc, #632]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80052ea:	2180      	movs	r1, #128	; 0x80
 80052ec:	0249      	lsls	r1, r1, #9
 80052ee:	430a      	orrs	r2, r1
 80052f0:	601a      	str	r2, [r3, #0]
 80052f2:	e00b      	b.n	800530c <HAL_RCC_OscConfig+0xe0>
 80052f4:	4b9b      	ldr	r3, [pc, #620]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	4b9a      	ldr	r3, [pc, #616]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80052fa:	499b      	ldr	r1, [pc, #620]	; (8005568 <HAL_RCC_OscConfig+0x33c>)
 80052fc:	400a      	ands	r2, r1
 80052fe:	601a      	str	r2, [r3, #0]
 8005300:	4b98      	ldr	r3, [pc, #608]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	4b97      	ldr	r3, [pc, #604]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 8005306:	4999      	ldr	r1, [pc, #612]	; (800556c <HAL_RCC_OscConfig+0x340>)
 8005308:	400a      	ands	r2, r1
 800530a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d014      	beq.n	800533e <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005314:	f7fd f824 	bl	8002360 <HAL_GetTick>
 8005318:	0003      	movs	r3, r0
 800531a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800531c:	e008      	b.n	8005330 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800531e:	f7fd f81f 	bl	8002360 <HAL_GetTick>
 8005322:	0002      	movs	r2, r0
 8005324:	69bb      	ldr	r3, [r7, #24]
 8005326:	1ad3      	subs	r3, r2, r3
 8005328:	2b64      	cmp	r3, #100	; 0x64
 800532a:	d901      	bls.n	8005330 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e2fd      	b.n	800592c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005330:	4b8c      	ldr	r3, [pc, #560]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	2380      	movs	r3, #128	; 0x80
 8005336:	029b      	lsls	r3, r3, #10
 8005338:	4013      	ands	r3, r2
 800533a:	d0f0      	beq.n	800531e <HAL_RCC_OscConfig+0xf2>
 800533c:	e015      	b.n	800536a <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800533e:	f7fd f80f 	bl	8002360 <HAL_GetTick>
 8005342:	0003      	movs	r3, r0
 8005344:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005346:	e008      	b.n	800535a <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005348:	f7fd f80a 	bl	8002360 <HAL_GetTick>
 800534c:	0002      	movs	r2, r0
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	1ad3      	subs	r3, r2, r3
 8005352:	2b64      	cmp	r3, #100	; 0x64
 8005354:	d901      	bls.n	800535a <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8005356:	2303      	movs	r3, #3
 8005358:	e2e8      	b.n	800592c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800535a:	4b82      	ldr	r3, [pc, #520]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	2380      	movs	r3, #128	; 0x80
 8005360:	029b      	lsls	r3, r3, #10
 8005362:	4013      	ands	r3, r2
 8005364:	d1f0      	bne.n	8005348 <HAL_RCC_OscConfig+0x11c>
 8005366:	e000      	b.n	800536a <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005368:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	2202      	movs	r2, #2
 8005370:	4013      	ands	r3, r2
 8005372:	d100      	bne.n	8005376 <HAL_RCC_OscConfig+0x14a>
 8005374:	e06c      	b.n	8005450 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005376:	4b7b      	ldr	r3, [pc, #492]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	220c      	movs	r2, #12
 800537c:	4013      	ands	r3, r2
 800537e:	d00e      	beq.n	800539e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005380:	4b78      	ldr	r3, [pc, #480]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	220c      	movs	r2, #12
 8005386:	4013      	ands	r3, r2
 8005388:	2b08      	cmp	r3, #8
 800538a:	d11f      	bne.n	80053cc <HAL_RCC_OscConfig+0x1a0>
 800538c:	4b75      	ldr	r3, [pc, #468]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 800538e:	685a      	ldr	r2, [r3, #4]
 8005390:	23c0      	movs	r3, #192	; 0xc0
 8005392:	025b      	lsls	r3, r3, #9
 8005394:	401a      	ands	r2, r3
 8005396:	2380      	movs	r3, #128	; 0x80
 8005398:	021b      	lsls	r3, r3, #8
 800539a:	429a      	cmp	r2, r3
 800539c:	d116      	bne.n	80053cc <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800539e:	4b71      	ldr	r3, [pc, #452]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	2202      	movs	r2, #2
 80053a4:	4013      	ands	r3, r2
 80053a6:	d005      	beq.n	80053b4 <HAL_RCC_OscConfig+0x188>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d001      	beq.n	80053b4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80053b0:	2301      	movs	r3, #1
 80053b2:	e2bb      	b.n	800592c <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053b4:	4b6b      	ldr	r3, [pc, #428]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	22f8      	movs	r2, #248	; 0xf8
 80053ba:	4393      	bics	r3, r2
 80053bc:	0019      	movs	r1, r3
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	691b      	ldr	r3, [r3, #16]
 80053c2:	00da      	lsls	r2, r3, #3
 80053c4:	4b67      	ldr	r3, [pc, #412]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80053c6:	430a      	orrs	r2, r1
 80053c8:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053ca:	e041      	b.n	8005450 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	68db      	ldr	r3, [r3, #12]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d024      	beq.n	800541e <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053d4:	4b63      	ldr	r3, [pc, #396]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80053d6:	681a      	ldr	r2, [r3, #0]
 80053d8:	4b62      	ldr	r3, [pc, #392]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80053da:	2101      	movs	r1, #1
 80053dc:	430a      	orrs	r2, r1
 80053de:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053e0:	f7fc ffbe 	bl	8002360 <HAL_GetTick>
 80053e4:	0003      	movs	r3, r0
 80053e6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053e8:	e008      	b.n	80053fc <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053ea:	f7fc ffb9 	bl	8002360 <HAL_GetTick>
 80053ee:	0002      	movs	r2, r0
 80053f0:	69bb      	ldr	r3, [r7, #24]
 80053f2:	1ad3      	subs	r3, r2, r3
 80053f4:	2b02      	cmp	r3, #2
 80053f6:	d901      	bls.n	80053fc <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80053f8:	2303      	movs	r3, #3
 80053fa:	e297      	b.n	800592c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053fc:	4b59      	ldr	r3, [pc, #356]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2202      	movs	r2, #2
 8005402:	4013      	ands	r3, r2
 8005404:	d0f1      	beq.n	80053ea <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005406:	4b57      	ldr	r3, [pc, #348]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	22f8      	movs	r2, #248	; 0xf8
 800540c:	4393      	bics	r3, r2
 800540e:	0019      	movs	r1, r3
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	691b      	ldr	r3, [r3, #16]
 8005414:	00da      	lsls	r2, r3, #3
 8005416:	4b53      	ldr	r3, [pc, #332]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 8005418:	430a      	orrs	r2, r1
 800541a:	601a      	str	r2, [r3, #0]
 800541c:	e018      	b.n	8005450 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800541e:	4b51      	ldr	r3, [pc, #324]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	4b50      	ldr	r3, [pc, #320]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 8005424:	2101      	movs	r1, #1
 8005426:	438a      	bics	r2, r1
 8005428:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800542a:	f7fc ff99 	bl	8002360 <HAL_GetTick>
 800542e:	0003      	movs	r3, r0
 8005430:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005432:	e008      	b.n	8005446 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005434:	f7fc ff94 	bl	8002360 <HAL_GetTick>
 8005438:	0002      	movs	r2, r0
 800543a:	69bb      	ldr	r3, [r7, #24]
 800543c:	1ad3      	subs	r3, r2, r3
 800543e:	2b02      	cmp	r3, #2
 8005440:	d901      	bls.n	8005446 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8005442:	2303      	movs	r3, #3
 8005444:	e272      	b.n	800592c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005446:	4b47      	ldr	r3, [pc, #284]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	2202      	movs	r2, #2
 800544c:	4013      	ands	r3, r2
 800544e:	d1f1      	bne.n	8005434 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2208      	movs	r2, #8
 8005456:	4013      	ands	r3, r2
 8005458:	d036      	beq.n	80054c8 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	69db      	ldr	r3, [r3, #28]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d019      	beq.n	8005496 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005462:	4b40      	ldr	r3, [pc, #256]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 8005464:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005466:	4b3f      	ldr	r3, [pc, #252]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 8005468:	2101      	movs	r1, #1
 800546a:	430a      	orrs	r2, r1
 800546c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800546e:	f7fc ff77 	bl	8002360 <HAL_GetTick>
 8005472:	0003      	movs	r3, r0
 8005474:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005476:	e008      	b.n	800548a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005478:	f7fc ff72 	bl	8002360 <HAL_GetTick>
 800547c:	0002      	movs	r2, r0
 800547e:	69bb      	ldr	r3, [r7, #24]
 8005480:	1ad3      	subs	r3, r2, r3
 8005482:	2b02      	cmp	r3, #2
 8005484:	d901      	bls.n	800548a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8005486:	2303      	movs	r3, #3
 8005488:	e250      	b.n	800592c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800548a:	4b36      	ldr	r3, [pc, #216]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 800548c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800548e:	2202      	movs	r2, #2
 8005490:	4013      	ands	r3, r2
 8005492:	d0f1      	beq.n	8005478 <HAL_RCC_OscConfig+0x24c>
 8005494:	e018      	b.n	80054c8 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005496:	4b33      	ldr	r3, [pc, #204]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 8005498:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800549a:	4b32      	ldr	r3, [pc, #200]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 800549c:	2101      	movs	r1, #1
 800549e:	438a      	bics	r2, r1
 80054a0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054a2:	f7fc ff5d 	bl	8002360 <HAL_GetTick>
 80054a6:	0003      	movs	r3, r0
 80054a8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054aa:	e008      	b.n	80054be <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054ac:	f7fc ff58 	bl	8002360 <HAL_GetTick>
 80054b0:	0002      	movs	r2, r0
 80054b2:	69bb      	ldr	r3, [r7, #24]
 80054b4:	1ad3      	subs	r3, r2, r3
 80054b6:	2b02      	cmp	r3, #2
 80054b8:	d901      	bls.n	80054be <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80054ba:	2303      	movs	r3, #3
 80054bc:	e236      	b.n	800592c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054be:	4b29      	ldr	r3, [pc, #164]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80054c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c2:	2202      	movs	r2, #2
 80054c4:	4013      	ands	r3, r2
 80054c6:	d1f1      	bne.n	80054ac <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	2204      	movs	r2, #4
 80054ce:	4013      	ands	r3, r2
 80054d0:	d100      	bne.n	80054d4 <HAL_RCC_OscConfig+0x2a8>
 80054d2:	e0b5      	b.n	8005640 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054d4:	201f      	movs	r0, #31
 80054d6:	183b      	adds	r3, r7, r0
 80054d8:	2200      	movs	r2, #0
 80054da:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054dc:	4b21      	ldr	r3, [pc, #132]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80054de:	69da      	ldr	r2, [r3, #28]
 80054e0:	2380      	movs	r3, #128	; 0x80
 80054e2:	055b      	lsls	r3, r3, #21
 80054e4:	4013      	ands	r3, r2
 80054e6:	d110      	bne.n	800550a <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054e8:	4b1e      	ldr	r3, [pc, #120]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80054ea:	69da      	ldr	r2, [r3, #28]
 80054ec:	4b1d      	ldr	r3, [pc, #116]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80054ee:	2180      	movs	r1, #128	; 0x80
 80054f0:	0549      	lsls	r1, r1, #21
 80054f2:	430a      	orrs	r2, r1
 80054f4:	61da      	str	r2, [r3, #28]
 80054f6:	4b1b      	ldr	r3, [pc, #108]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 80054f8:	69da      	ldr	r2, [r3, #28]
 80054fa:	2380      	movs	r3, #128	; 0x80
 80054fc:	055b      	lsls	r3, r3, #21
 80054fe:	4013      	ands	r3, r2
 8005500:	60fb      	str	r3, [r7, #12]
 8005502:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005504:	183b      	adds	r3, r7, r0
 8005506:	2201      	movs	r2, #1
 8005508:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800550a:	4b19      	ldr	r3, [pc, #100]	; (8005570 <HAL_RCC_OscConfig+0x344>)
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	2380      	movs	r3, #128	; 0x80
 8005510:	005b      	lsls	r3, r3, #1
 8005512:	4013      	ands	r3, r2
 8005514:	d11a      	bne.n	800554c <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005516:	4b16      	ldr	r3, [pc, #88]	; (8005570 <HAL_RCC_OscConfig+0x344>)
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	4b15      	ldr	r3, [pc, #84]	; (8005570 <HAL_RCC_OscConfig+0x344>)
 800551c:	2180      	movs	r1, #128	; 0x80
 800551e:	0049      	lsls	r1, r1, #1
 8005520:	430a      	orrs	r2, r1
 8005522:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005524:	f7fc ff1c 	bl	8002360 <HAL_GetTick>
 8005528:	0003      	movs	r3, r0
 800552a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800552c:	e008      	b.n	8005540 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800552e:	f7fc ff17 	bl	8002360 <HAL_GetTick>
 8005532:	0002      	movs	r2, r0
 8005534:	69bb      	ldr	r3, [r7, #24]
 8005536:	1ad3      	subs	r3, r2, r3
 8005538:	2b64      	cmp	r3, #100	; 0x64
 800553a:	d901      	bls.n	8005540 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 800553c:	2303      	movs	r3, #3
 800553e:	e1f5      	b.n	800592c <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005540:	4b0b      	ldr	r3, [pc, #44]	; (8005570 <HAL_RCC_OscConfig+0x344>)
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	2380      	movs	r3, #128	; 0x80
 8005546:	005b      	lsls	r3, r3, #1
 8005548:	4013      	ands	r3, r2
 800554a:	d0f0      	beq.n	800552e <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	2b01      	cmp	r3, #1
 8005552:	d10f      	bne.n	8005574 <HAL_RCC_OscConfig+0x348>
 8005554:	4b03      	ldr	r3, [pc, #12]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 8005556:	6a1a      	ldr	r2, [r3, #32]
 8005558:	4b02      	ldr	r3, [pc, #8]	; (8005564 <HAL_RCC_OscConfig+0x338>)
 800555a:	2101      	movs	r1, #1
 800555c:	430a      	orrs	r2, r1
 800555e:	621a      	str	r2, [r3, #32]
 8005560:	e036      	b.n	80055d0 <HAL_RCC_OscConfig+0x3a4>
 8005562:	46c0      	nop			; (mov r8, r8)
 8005564:	40021000 	.word	0x40021000
 8005568:	fffeffff 	.word	0xfffeffff
 800556c:	fffbffff 	.word	0xfffbffff
 8005570:	40007000 	.word	0x40007000
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d10c      	bne.n	8005596 <HAL_RCC_OscConfig+0x36a>
 800557c:	4bca      	ldr	r3, [pc, #808]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 800557e:	6a1a      	ldr	r2, [r3, #32]
 8005580:	4bc9      	ldr	r3, [pc, #804]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 8005582:	2101      	movs	r1, #1
 8005584:	438a      	bics	r2, r1
 8005586:	621a      	str	r2, [r3, #32]
 8005588:	4bc7      	ldr	r3, [pc, #796]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 800558a:	6a1a      	ldr	r2, [r3, #32]
 800558c:	4bc6      	ldr	r3, [pc, #792]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 800558e:	2104      	movs	r1, #4
 8005590:	438a      	bics	r2, r1
 8005592:	621a      	str	r2, [r3, #32]
 8005594:	e01c      	b.n	80055d0 <HAL_RCC_OscConfig+0x3a4>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	2b05      	cmp	r3, #5
 800559c:	d10c      	bne.n	80055b8 <HAL_RCC_OscConfig+0x38c>
 800559e:	4bc2      	ldr	r3, [pc, #776]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80055a0:	6a1a      	ldr	r2, [r3, #32]
 80055a2:	4bc1      	ldr	r3, [pc, #772]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80055a4:	2104      	movs	r1, #4
 80055a6:	430a      	orrs	r2, r1
 80055a8:	621a      	str	r2, [r3, #32]
 80055aa:	4bbf      	ldr	r3, [pc, #764]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80055ac:	6a1a      	ldr	r2, [r3, #32]
 80055ae:	4bbe      	ldr	r3, [pc, #760]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80055b0:	2101      	movs	r1, #1
 80055b2:	430a      	orrs	r2, r1
 80055b4:	621a      	str	r2, [r3, #32]
 80055b6:	e00b      	b.n	80055d0 <HAL_RCC_OscConfig+0x3a4>
 80055b8:	4bbb      	ldr	r3, [pc, #748]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80055ba:	6a1a      	ldr	r2, [r3, #32]
 80055bc:	4bba      	ldr	r3, [pc, #744]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80055be:	2101      	movs	r1, #1
 80055c0:	438a      	bics	r2, r1
 80055c2:	621a      	str	r2, [r3, #32]
 80055c4:	4bb8      	ldr	r3, [pc, #736]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80055c6:	6a1a      	ldr	r2, [r3, #32]
 80055c8:	4bb7      	ldr	r3, [pc, #732]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80055ca:	2104      	movs	r1, #4
 80055cc:	438a      	bics	r2, r1
 80055ce:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d014      	beq.n	8005602 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055d8:	f7fc fec2 	bl	8002360 <HAL_GetTick>
 80055dc:	0003      	movs	r3, r0
 80055de:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055e0:	e009      	b.n	80055f6 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055e2:	f7fc febd 	bl	8002360 <HAL_GetTick>
 80055e6:	0002      	movs	r2, r0
 80055e8:	69bb      	ldr	r3, [r7, #24]
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	4aaf      	ldr	r2, [pc, #700]	; (80058ac <HAL_RCC_OscConfig+0x680>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d901      	bls.n	80055f6 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e19a      	b.n	800592c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055f6:	4bac      	ldr	r3, [pc, #688]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80055f8:	6a1b      	ldr	r3, [r3, #32]
 80055fa:	2202      	movs	r2, #2
 80055fc:	4013      	ands	r3, r2
 80055fe:	d0f0      	beq.n	80055e2 <HAL_RCC_OscConfig+0x3b6>
 8005600:	e013      	b.n	800562a <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005602:	f7fc fead 	bl	8002360 <HAL_GetTick>
 8005606:	0003      	movs	r3, r0
 8005608:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800560a:	e009      	b.n	8005620 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800560c:	f7fc fea8 	bl	8002360 <HAL_GetTick>
 8005610:	0002      	movs	r2, r0
 8005612:	69bb      	ldr	r3, [r7, #24]
 8005614:	1ad3      	subs	r3, r2, r3
 8005616:	4aa5      	ldr	r2, [pc, #660]	; (80058ac <HAL_RCC_OscConfig+0x680>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d901      	bls.n	8005620 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 800561c:	2303      	movs	r3, #3
 800561e:	e185      	b.n	800592c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005620:	4ba1      	ldr	r3, [pc, #644]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 8005622:	6a1b      	ldr	r3, [r3, #32]
 8005624:	2202      	movs	r2, #2
 8005626:	4013      	ands	r3, r2
 8005628:	d1f0      	bne.n	800560c <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800562a:	231f      	movs	r3, #31
 800562c:	18fb      	adds	r3, r7, r3
 800562e:	781b      	ldrb	r3, [r3, #0]
 8005630:	2b01      	cmp	r3, #1
 8005632:	d105      	bne.n	8005640 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005634:	4b9c      	ldr	r3, [pc, #624]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 8005636:	69da      	ldr	r2, [r3, #28]
 8005638:	4b9b      	ldr	r3, [pc, #620]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 800563a:	499d      	ldr	r1, [pc, #628]	; (80058b0 <HAL_RCC_OscConfig+0x684>)
 800563c:	400a      	ands	r2, r1
 800563e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	2210      	movs	r2, #16
 8005646:	4013      	ands	r3, r2
 8005648:	d063      	beq.n	8005712 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	695b      	ldr	r3, [r3, #20]
 800564e:	2b01      	cmp	r3, #1
 8005650:	d12a      	bne.n	80056a8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005652:	4b95      	ldr	r3, [pc, #596]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 8005654:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005656:	4b94      	ldr	r3, [pc, #592]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 8005658:	2104      	movs	r1, #4
 800565a:	430a      	orrs	r2, r1
 800565c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800565e:	4b92      	ldr	r3, [pc, #584]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 8005660:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005662:	4b91      	ldr	r3, [pc, #580]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 8005664:	2101      	movs	r1, #1
 8005666:	430a      	orrs	r2, r1
 8005668:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800566a:	f7fc fe79 	bl	8002360 <HAL_GetTick>
 800566e:	0003      	movs	r3, r0
 8005670:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005672:	e008      	b.n	8005686 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005674:	f7fc fe74 	bl	8002360 <HAL_GetTick>
 8005678:	0002      	movs	r2, r0
 800567a:	69bb      	ldr	r3, [r7, #24]
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	2b02      	cmp	r3, #2
 8005680:	d901      	bls.n	8005686 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8005682:	2303      	movs	r3, #3
 8005684:	e152      	b.n	800592c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005686:	4b88      	ldr	r3, [pc, #544]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 8005688:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800568a:	2202      	movs	r2, #2
 800568c:	4013      	ands	r3, r2
 800568e:	d0f1      	beq.n	8005674 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005690:	4b85      	ldr	r3, [pc, #532]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 8005692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005694:	22f8      	movs	r2, #248	; 0xf8
 8005696:	4393      	bics	r3, r2
 8005698:	0019      	movs	r1, r3
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	699b      	ldr	r3, [r3, #24]
 800569e:	00da      	lsls	r2, r3, #3
 80056a0:	4b81      	ldr	r3, [pc, #516]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80056a2:	430a      	orrs	r2, r1
 80056a4:	635a      	str	r2, [r3, #52]	; 0x34
 80056a6:	e034      	b.n	8005712 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	695b      	ldr	r3, [r3, #20]
 80056ac:	3305      	adds	r3, #5
 80056ae:	d111      	bne.n	80056d4 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80056b0:	4b7d      	ldr	r3, [pc, #500]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80056b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056b4:	4b7c      	ldr	r3, [pc, #496]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80056b6:	2104      	movs	r1, #4
 80056b8:	438a      	bics	r2, r1
 80056ba:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80056bc:	4b7a      	ldr	r3, [pc, #488]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80056be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056c0:	22f8      	movs	r2, #248	; 0xf8
 80056c2:	4393      	bics	r3, r2
 80056c4:	0019      	movs	r1, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	699b      	ldr	r3, [r3, #24]
 80056ca:	00da      	lsls	r2, r3, #3
 80056cc:	4b76      	ldr	r3, [pc, #472]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80056ce:	430a      	orrs	r2, r1
 80056d0:	635a      	str	r2, [r3, #52]	; 0x34
 80056d2:	e01e      	b.n	8005712 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80056d4:	4b74      	ldr	r3, [pc, #464]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80056d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056d8:	4b73      	ldr	r3, [pc, #460]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80056da:	2104      	movs	r1, #4
 80056dc:	430a      	orrs	r2, r1
 80056de:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80056e0:	4b71      	ldr	r3, [pc, #452]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80056e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056e4:	4b70      	ldr	r3, [pc, #448]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80056e6:	2101      	movs	r1, #1
 80056e8:	438a      	bics	r2, r1
 80056ea:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056ec:	f7fc fe38 	bl	8002360 <HAL_GetTick>
 80056f0:	0003      	movs	r3, r0
 80056f2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80056f4:	e008      	b.n	8005708 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80056f6:	f7fc fe33 	bl	8002360 <HAL_GetTick>
 80056fa:	0002      	movs	r2, r0
 80056fc:	69bb      	ldr	r3, [r7, #24]
 80056fe:	1ad3      	subs	r3, r2, r3
 8005700:	2b02      	cmp	r3, #2
 8005702:	d901      	bls.n	8005708 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8005704:	2303      	movs	r3, #3
 8005706:	e111      	b.n	800592c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005708:	4b67      	ldr	r3, [pc, #412]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 800570a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800570c:	2202      	movs	r2, #2
 800570e:	4013      	ands	r3, r2
 8005710:	d1f1      	bne.n	80056f6 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	2220      	movs	r2, #32
 8005718:	4013      	ands	r3, r2
 800571a:	d05c      	beq.n	80057d6 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800571c:	4b62      	ldr	r3, [pc, #392]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	220c      	movs	r2, #12
 8005722:	4013      	ands	r3, r2
 8005724:	2b0c      	cmp	r3, #12
 8005726:	d00e      	beq.n	8005746 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8005728:	4b5f      	ldr	r3, [pc, #380]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	220c      	movs	r2, #12
 800572e:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8005730:	2b08      	cmp	r3, #8
 8005732:	d114      	bne.n	800575e <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8005734:	4b5c      	ldr	r3, [pc, #368]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 8005736:	685a      	ldr	r2, [r3, #4]
 8005738:	23c0      	movs	r3, #192	; 0xc0
 800573a:	025b      	lsls	r3, r3, #9
 800573c:	401a      	ands	r2, r3
 800573e:	23c0      	movs	r3, #192	; 0xc0
 8005740:	025b      	lsls	r3, r3, #9
 8005742:	429a      	cmp	r2, r3
 8005744:	d10b      	bne.n	800575e <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8005746:	4b58      	ldr	r3, [pc, #352]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 8005748:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800574a:	2380      	movs	r3, #128	; 0x80
 800574c:	025b      	lsls	r3, r3, #9
 800574e:	4013      	ands	r3, r2
 8005750:	d040      	beq.n	80057d4 <HAL_RCC_OscConfig+0x5a8>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6a1b      	ldr	r3, [r3, #32]
 8005756:	2b01      	cmp	r3, #1
 8005758:	d03c      	beq.n	80057d4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e0e6      	b.n	800592c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a1b      	ldr	r3, [r3, #32]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d01b      	beq.n	800579e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8005766:	4b50      	ldr	r3, [pc, #320]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 8005768:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800576a:	4b4f      	ldr	r3, [pc, #316]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 800576c:	2180      	movs	r1, #128	; 0x80
 800576e:	0249      	lsls	r1, r1, #9
 8005770:	430a      	orrs	r2, r1
 8005772:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005774:	f7fc fdf4 	bl	8002360 <HAL_GetTick>
 8005778:	0003      	movs	r3, r0
 800577a:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800577c:	e008      	b.n	8005790 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800577e:	f7fc fdef 	bl	8002360 <HAL_GetTick>
 8005782:	0002      	movs	r2, r0
 8005784:	69bb      	ldr	r3, [r7, #24]
 8005786:	1ad3      	subs	r3, r2, r3
 8005788:	2b02      	cmp	r3, #2
 800578a:	d901      	bls.n	8005790 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 800578c:	2303      	movs	r3, #3
 800578e:	e0cd      	b.n	800592c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8005790:	4b45      	ldr	r3, [pc, #276]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 8005792:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005794:	2380      	movs	r3, #128	; 0x80
 8005796:	025b      	lsls	r3, r3, #9
 8005798:	4013      	ands	r3, r2
 800579a:	d0f0      	beq.n	800577e <HAL_RCC_OscConfig+0x552>
 800579c:	e01b      	b.n	80057d6 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800579e:	4b42      	ldr	r3, [pc, #264]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80057a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80057a2:	4b41      	ldr	r3, [pc, #260]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80057a4:	4943      	ldr	r1, [pc, #268]	; (80058b4 <HAL_RCC_OscConfig+0x688>)
 80057a6:	400a      	ands	r2, r1
 80057a8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057aa:	f7fc fdd9 	bl	8002360 <HAL_GetTick>
 80057ae:	0003      	movs	r3, r0
 80057b0:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80057b2:	e008      	b.n	80057c6 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80057b4:	f7fc fdd4 	bl	8002360 <HAL_GetTick>
 80057b8:	0002      	movs	r2, r0
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	2b02      	cmp	r3, #2
 80057c0:	d901      	bls.n	80057c6 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e0b2      	b.n	800592c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80057c6:	4b38      	ldr	r3, [pc, #224]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80057c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80057ca:	2380      	movs	r3, #128	; 0x80
 80057cc:	025b      	lsls	r3, r3, #9
 80057ce:	4013      	ands	r3, r2
 80057d0:	d1f0      	bne.n	80057b4 <HAL_RCC_OscConfig+0x588>
 80057d2:	e000      	b.n	80057d6 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80057d4:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d100      	bne.n	80057e0 <HAL_RCC_OscConfig+0x5b4>
 80057de:	e0a4      	b.n	800592a <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80057e0:	4b31      	ldr	r3, [pc, #196]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	220c      	movs	r2, #12
 80057e6:	4013      	ands	r3, r2
 80057e8:	2b08      	cmp	r3, #8
 80057ea:	d100      	bne.n	80057ee <HAL_RCC_OscConfig+0x5c2>
 80057ec:	e078      	b.n	80058e0 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f2:	2b02      	cmp	r3, #2
 80057f4:	d14c      	bne.n	8005890 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057f6:	4b2c      	ldr	r3, [pc, #176]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	4b2b      	ldr	r3, [pc, #172]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 80057fc:	492e      	ldr	r1, [pc, #184]	; (80058b8 <HAL_RCC_OscConfig+0x68c>)
 80057fe:	400a      	ands	r2, r1
 8005800:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005802:	f7fc fdad 	bl	8002360 <HAL_GetTick>
 8005806:	0003      	movs	r3, r0
 8005808:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800580a:	e008      	b.n	800581e <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800580c:	f7fc fda8 	bl	8002360 <HAL_GetTick>
 8005810:	0002      	movs	r2, r0
 8005812:	69bb      	ldr	r3, [r7, #24]
 8005814:	1ad3      	subs	r3, r2, r3
 8005816:	2b02      	cmp	r3, #2
 8005818:	d901      	bls.n	800581e <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e086      	b.n	800592c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800581e:	4b22      	ldr	r3, [pc, #136]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	2380      	movs	r3, #128	; 0x80
 8005824:	049b      	lsls	r3, r3, #18
 8005826:	4013      	ands	r3, r2
 8005828:	d1f0      	bne.n	800580c <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800582a:	4b1f      	ldr	r3, [pc, #124]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 800582c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800582e:	220f      	movs	r2, #15
 8005830:	4393      	bics	r3, r2
 8005832:	0019      	movs	r1, r3
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005838:	4b1b      	ldr	r3, [pc, #108]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 800583a:	430a      	orrs	r2, r1
 800583c:	62da      	str	r2, [r3, #44]	; 0x2c
 800583e:	4b1a      	ldr	r3, [pc, #104]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	4a1e      	ldr	r2, [pc, #120]	; (80058bc <HAL_RCC_OscConfig+0x690>)
 8005844:	4013      	ands	r3, r2
 8005846:	0019      	movs	r1, r3
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005850:	431a      	orrs	r2, r3
 8005852:	4b15      	ldr	r3, [pc, #84]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 8005854:	430a      	orrs	r2, r1
 8005856:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005858:	4b13      	ldr	r3, [pc, #76]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	4b12      	ldr	r3, [pc, #72]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 800585e:	2180      	movs	r1, #128	; 0x80
 8005860:	0449      	lsls	r1, r1, #17
 8005862:	430a      	orrs	r2, r1
 8005864:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005866:	f7fc fd7b 	bl	8002360 <HAL_GetTick>
 800586a:	0003      	movs	r3, r0
 800586c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800586e:	e008      	b.n	8005882 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005870:	f7fc fd76 	bl	8002360 <HAL_GetTick>
 8005874:	0002      	movs	r2, r0
 8005876:	69bb      	ldr	r3, [r7, #24]
 8005878:	1ad3      	subs	r3, r2, r3
 800587a:	2b02      	cmp	r3, #2
 800587c:	d901      	bls.n	8005882 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800587e:	2303      	movs	r3, #3
 8005880:	e054      	b.n	800592c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005882:	4b09      	ldr	r3, [pc, #36]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	2380      	movs	r3, #128	; 0x80
 8005888:	049b      	lsls	r3, r3, #18
 800588a:	4013      	ands	r3, r2
 800588c:	d0f0      	beq.n	8005870 <HAL_RCC_OscConfig+0x644>
 800588e:	e04c      	b.n	800592a <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005890:	4b05      	ldr	r3, [pc, #20]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	4b04      	ldr	r3, [pc, #16]	; (80058a8 <HAL_RCC_OscConfig+0x67c>)
 8005896:	4908      	ldr	r1, [pc, #32]	; (80058b8 <HAL_RCC_OscConfig+0x68c>)
 8005898:	400a      	ands	r2, r1
 800589a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800589c:	f7fc fd60 	bl	8002360 <HAL_GetTick>
 80058a0:	0003      	movs	r3, r0
 80058a2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80058a4:	e015      	b.n	80058d2 <HAL_RCC_OscConfig+0x6a6>
 80058a6:	46c0      	nop			; (mov r8, r8)
 80058a8:	40021000 	.word	0x40021000
 80058ac:	00001388 	.word	0x00001388
 80058b0:	efffffff 	.word	0xefffffff
 80058b4:	fffeffff 	.word	0xfffeffff
 80058b8:	feffffff 	.word	0xfeffffff
 80058bc:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058c0:	f7fc fd4e 	bl	8002360 <HAL_GetTick>
 80058c4:	0002      	movs	r2, r0
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	1ad3      	subs	r3, r2, r3
 80058ca:	2b02      	cmp	r3, #2
 80058cc:	d901      	bls.n	80058d2 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80058ce:	2303      	movs	r3, #3
 80058d0:	e02c      	b.n	800592c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80058d2:	4b18      	ldr	r3, [pc, #96]	; (8005934 <HAL_RCC_OscConfig+0x708>)
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	2380      	movs	r3, #128	; 0x80
 80058d8:	049b      	lsls	r3, r3, #18
 80058da:	4013      	ands	r3, r2
 80058dc:	d1f0      	bne.n	80058c0 <HAL_RCC_OscConfig+0x694>
 80058de:	e024      	b.n	800592a <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d101      	bne.n	80058ec <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80058e8:	2301      	movs	r3, #1
 80058ea:	e01f      	b.n	800592c <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80058ec:	4b11      	ldr	r3, [pc, #68]	; (8005934 <HAL_RCC_OscConfig+0x708>)
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80058f2:	4b10      	ldr	r3, [pc, #64]	; (8005934 <HAL_RCC_OscConfig+0x708>)
 80058f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058f6:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80058f8:	697a      	ldr	r2, [r7, #20]
 80058fa:	23c0      	movs	r3, #192	; 0xc0
 80058fc:	025b      	lsls	r3, r3, #9
 80058fe:	401a      	ands	r2, r3
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005904:	429a      	cmp	r2, r3
 8005906:	d10e      	bne.n	8005926 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	220f      	movs	r2, #15
 800590c:	401a      	ands	r2, r3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005912:	429a      	cmp	r2, r3
 8005914:	d107      	bne.n	8005926 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8005916:	697a      	ldr	r2, [r7, #20]
 8005918:	23f0      	movs	r3, #240	; 0xf0
 800591a:	039b      	lsls	r3, r3, #14
 800591c:	401a      	ands	r2, r3
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005922:	429a      	cmp	r2, r3
 8005924:	d001      	beq.n	800592a <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	e000      	b.n	800592c <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 800592a:	2300      	movs	r3, #0
}
 800592c:	0018      	movs	r0, r3
 800592e:	46bd      	mov	sp, r7
 8005930:	b008      	add	sp, #32
 8005932:	bd80      	pop	{r7, pc}
 8005934:	40021000 	.word	0x40021000

08005938 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
 8005940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d101      	bne.n	800594c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	e0bf      	b.n	8005acc <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800594c:	4b61      	ldr	r3, [pc, #388]	; (8005ad4 <HAL_RCC_ClockConfig+0x19c>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	2201      	movs	r2, #1
 8005952:	4013      	ands	r3, r2
 8005954:	683a      	ldr	r2, [r7, #0]
 8005956:	429a      	cmp	r2, r3
 8005958:	d911      	bls.n	800597e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800595a:	4b5e      	ldr	r3, [pc, #376]	; (8005ad4 <HAL_RCC_ClockConfig+0x19c>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	2201      	movs	r2, #1
 8005960:	4393      	bics	r3, r2
 8005962:	0019      	movs	r1, r3
 8005964:	4b5b      	ldr	r3, [pc, #364]	; (8005ad4 <HAL_RCC_ClockConfig+0x19c>)
 8005966:	683a      	ldr	r2, [r7, #0]
 8005968:	430a      	orrs	r2, r1
 800596a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800596c:	4b59      	ldr	r3, [pc, #356]	; (8005ad4 <HAL_RCC_ClockConfig+0x19c>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	2201      	movs	r2, #1
 8005972:	4013      	ands	r3, r2
 8005974:	683a      	ldr	r2, [r7, #0]
 8005976:	429a      	cmp	r2, r3
 8005978:	d001      	beq.n	800597e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	e0a6      	b.n	8005acc <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2202      	movs	r2, #2
 8005984:	4013      	ands	r3, r2
 8005986:	d015      	beq.n	80059b4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	2204      	movs	r2, #4
 800598e:	4013      	ands	r3, r2
 8005990:	d006      	beq.n	80059a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005992:	4b51      	ldr	r3, [pc, #324]	; (8005ad8 <HAL_RCC_ClockConfig+0x1a0>)
 8005994:	685a      	ldr	r2, [r3, #4]
 8005996:	4b50      	ldr	r3, [pc, #320]	; (8005ad8 <HAL_RCC_ClockConfig+0x1a0>)
 8005998:	21e0      	movs	r1, #224	; 0xe0
 800599a:	00c9      	lsls	r1, r1, #3
 800599c:	430a      	orrs	r2, r1
 800599e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059a0:	4b4d      	ldr	r3, [pc, #308]	; (8005ad8 <HAL_RCC_ClockConfig+0x1a0>)
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	22f0      	movs	r2, #240	; 0xf0
 80059a6:	4393      	bics	r3, r2
 80059a8:	0019      	movs	r1, r3
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	689a      	ldr	r2, [r3, #8]
 80059ae:	4b4a      	ldr	r3, [pc, #296]	; (8005ad8 <HAL_RCC_ClockConfig+0x1a0>)
 80059b0:	430a      	orrs	r2, r1
 80059b2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2201      	movs	r2, #1
 80059ba:	4013      	ands	r3, r2
 80059bc:	d04c      	beq.n	8005a58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d107      	bne.n	80059d6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059c6:	4b44      	ldr	r3, [pc, #272]	; (8005ad8 <HAL_RCC_ClockConfig+0x1a0>)
 80059c8:	681a      	ldr	r2, [r3, #0]
 80059ca:	2380      	movs	r3, #128	; 0x80
 80059cc:	029b      	lsls	r3, r3, #10
 80059ce:	4013      	ands	r3, r2
 80059d0:	d120      	bne.n	8005a14 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e07a      	b.n	8005acc <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	2b02      	cmp	r3, #2
 80059dc:	d107      	bne.n	80059ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059de:	4b3e      	ldr	r3, [pc, #248]	; (8005ad8 <HAL_RCC_ClockConfig+0x1a0>)
 80059e0:	681a      	ldr	r2, [r3, #0]
 80059e2:	2380      	movs	r3, #128	; 0x80
 80059e4:	049b      	lsls	r3, r3, #18
 80059e6:	4013      	ands	r3, r2
 80059e8:	d114      	bne.n	8005a14 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e06e      	b.n	8005acc <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	2b03      	cmp	r3, #3
 80059f4:	d107      	bne.n	8005a06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80059f6:	4b38      	ldr	r3, [pc, #224]	; (8005ad8 <HAL_RCC_ClockConfig+0x1a0>)
 80059f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059fa:	2380      	movs	r3, #128	; 0x80
 80059fc:	025b      	lsls	r3, r3, #9
 80059fe:	4013      	ands	r3, r2
 8005a00:	d108      	bne.n	8005a14 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e062      	b.n	8005acc <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a06:	4b34      	ldr	r3, [pc, #208]	; (8005ad8 <HAL_RCC_ClockConfig+0x1a0>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	2202      	movs	r2, #2
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	d101      	bne.n	8005a14 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8005a10:	2301      	movs	r3, #1
 8005a12:	e05b      	b.n	8005acc <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a14:	4b30      	ldr	r3, [pc, #192]	; (8005ad8 <HAL_RCC_ClockConfig+0x1a0>)
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	2203      	movs	r2, #3
 8005a1a:	4393      	bics	r3, r2
 8005a1c:	0019      	movs	r1, r3
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	685a      	ldr	r2, [r3, #4]
 8005a22:	4b2d      	ldr	r3, [pc, #180]	; (8005ad8 <HAL_RCC_ClockConfig+0x1a0>)
 8005a24:	430a      	orrs	r2, r1
 8005a26:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005a28:	f7fc fc9a 	bl	8002360 <HAL_GetTick>
 8005a2c:	0003      	movs	r3, r0
 8005a2e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a30:	e009      	b.n	8005a46 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a32:	f7fc fc95 	bl	8002360 <HAL_GetTick>
 8005a36:	0002      	movs	r2, r0
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	1ad3      	subs	r3, r2, r3
 8005a3c:	4a27      	ldr	r2, [pc, #156]	; (8005adc <HAL_RCC_ClockConfig+0x1a4>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d901      	bls.n	8005a46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e042      	b.n	8005acc <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a46:	4b24      	ldr	r3, [pc, #144]	; (8005ad8 <HAL_RCC_ClockConfig+0x1a0>)
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	220c      	movs	r2, #12
 8005a4c:	401a      	ands	r2, r3
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	009b      	lsls	r3, r3, #2
 8005a54:	429a      	cmp	r2, r3
 8005a56:	d1ec      	bne.n	8005a32 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005a58:	4b1e      	ldr	r3, [pc, #120]	; (8005ad4 <HAL_RCC_ClockConfig+0x19c>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	4013      	ands	r3, r2
 8005a60:	683a      	ldr	r2, [r7, #0]
 8005a62:	429a      	cmp	r2, r3
 8005a64:	d211      	bcs.n	8005a8a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a66:	4b1b      	ldr	r3, [pc, #108]	; (8005ad4 <HAL_RCC_ClockConfig+0x19c>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	4393      	bics	r3, r2
 8005a6e:	0019      	movs	r1, r3
 8005a70:	4b18      	ldr	r3, [pc, #96]	; (8005ad4 <HAL_RCC_ClockConfig+0x19c>)
 8005a72:	683a      	ldr	r2, [r7, #0]
 8005a74:	430a      	orrs	r2, r1
 8005a76:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a78:	4b16      	ldr	r3, [pc, #88]	; (8005ad4 <HAL_RCC_ClockConfig+0x19c>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	4013      	ands	r3, r2
 8005a80:	683a      	ldr	r2, [r7, #0]
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d001      	beq.n	8005a8a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	e020      	b.n	8005acc <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	2204      	movs	r2, #4
 8005a90:	4013      	ands	r3, r2
 8005a92:	d009      	beq.n	8005aa8 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005a94:	4b10      	ldr	r3, [pc, #64]	; (8005ad8 <HAL_RCC_ClockConfig+0x1a0>)
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	4a11      	ldr	r2, [pc, #68]	; (8005ae0 <HAL_RCC_ClockConfig+0x1a8>)
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	0019      	movs	r1, r3
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	68da      	ldr	r2, [r3, #12]
 8005aa2:	4b0d      	ldr	r3, [pc, #52]	; (8005ad8 <HAL_RCC_ClockConfig+0x1a0>)
 8005aa4:	430a      	orrs	r2, r1
 8005aa6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005aa8:	f000 f820 	bl	8005aec <HAL_RCC_GetSysClockFreq>
 8005aac:	0001      	movs	r1, r0
 8005aae:	4b0a      	ldr	r3, [pc, #40]	; (8005ad8 <HAL_RCC_ClockConfig+0x1a0>)
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	091b      	lsrs	r3, r3, #4
 8005ab4:	220f      	movs	r2, #15
 8005ab6:	4013      	ands	r3, r2
 8005ab8:	4a0a      	ldr	r2, [pc, #40]	; (8005ae4 <HAL_RCC_ClockConfig+0x1ac>)
 8005aba:	5cd3      	ldrb	r3, [r2, r3]
 8005abc:	000a      	movs	r2, r1
 8005abe:	40da      	lsrs	r2, r3
 8005ac0:	4b09      	ldr	r3, [pc, #36]	; (8005ae8 <HAL_RCC_ClockConfig+0x1b0>)
 8005ac2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005ac4:	2003      	movs	r0, #3
 8005ac6:	f7fc fc05 	bl	80022d4 <HAL_InitTick>
  
  return HAL_OK;
 8005aca:	2300      	movs	r3, #0
}
 8005acc:	0018      	movs	r0, r3
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	b004      	add	sp, #16
 8005ad2:	bd80      	pop	{r7, pc}
 8005ad4:	40022000 	.word	0x40022000
 8005ad8:	40021000 	.word	0x40021000
 8005adc:	00001388 	.word	0x00001388
 8005ae0:	fffff8ff 	.word	0xfffff8ff
 8005ae4:	0800d11c 	.word	0x0800d11c
 8005ae8:	20000000 	.word	0x20000000

08005aec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005aec:	b590      	push	{r4, r7, lr}
 8005aee:	b08f      	sub	sp, #60	; 0x3c
 8005af0:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8005af2:	2314      	movs	r3, #20
 8005af4:	18fb      	adds	r3, r7, r3
 8005af6:	4a38      	ldr	r2, [pc, #224]	; (8005bd8 <HAL_RCC_GetSysClockFreq+0xec>)
 8005af8:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005afa:	c313      	stmia	r3!, {r0, r1, r4}
 8005afc:	6812      	ldr	r2, [r2, #0]
 8005afe:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8005b00:	1d3b      	adds	r3, r7, #4
 8005b02:	4a36      	ldr	r2, [pc, #216]	; (8005bdc <HAL_RCC_GetSysClockFreq+0xf0>)
 8005b04:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005b06:	c313      	stmia	r3!, {r0, r1, r4}
 8005b08:	6812      	ldr	r2, [r2, #0]
 8005b0a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b10:	2300      	movs	r3, #0
 8005b12:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b14:	2300      	movs	r3, #0
 8005b16:	637b      	str	r3, [r7, #52]	; 0x34
 8005b18:	2300      	movs	r3, #0
 8005b1a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8005b20:	4b2f      	ldr	r3, [pc, #188]	; (8005be0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b28:	220c      	movs	r2, #12
 8005b2a:	4013      	ands	r3, r2
 8005b2c:	2b0c      	cmp	r3, #12
 8005b2e:	d047      	beq.n	8005bc0 <HAL_RCC_GetSysClockFreq+0xd4>
 8005b30:	d849      	bhi.n	8005bc6 <HAL_RCC_GetSysClockFreq+0xda>
 8005b32:	2b04      	cmp	r3, #4
 8005b34:	d002      	beq.n	8005b3c <HAL_RCC_GetSysClockFreq+0x50>
 8005b36:	2b08      	cmp	r3, #8
 8005b38:	d003      	beq.n	8005b42 <HAL_RCC_GetSysClockFreq+0x56>
 8005b3a:	e044      	b.n	8005bc6 <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005b3c:	4b29      	ldr	r3, [pc, #164]	; (8005be4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005b3e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005b40:	e044      	b.n	8005bcc <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8005b42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b44:	0c9b      	lsrs	r3, r3, #18
 8005b46:	220f      	movs	r2, #15
 8005b48:	4013      	ands	r3, r2
 8005b4a:	2214      	movs	r2, #20
 8005b4c:	18ba      	adds	r2, r7, r2
 8005b4e:	5cd3      	ldrb	r3, [r2, r3]
 8005b50:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8005b52:	4b23      	ldr	r3, [pc, #140]	; (8005be0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8005b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b56:	220f      	movs	r2, #15
 8005b58:	4013      	ands	r3, r2
 8005b5a:	1d3a      	adds	r2, r7, #4
 8005b5c:	5cd3      	ldrb	r3, [r2, r3]
 8005b5e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005b60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b62:	23c0      	movs	r3, #192	; 0xc0
 8005b64:	025b      	lsls	r3, r3, #9
 8005b66:	401a      	ands	r2, r3
 8005b68:	2380      	movs	r3, #128	; 0x80
 8005b6a:	025b      	lsls	r3, r3, #9
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d109      	bne.n	8005b84 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005b70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b72:	481c      	ldr	r0, [pc, #112]	; (8005be4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005b74:	f7fa fada 	bl	800012c <__udivsi3>
 8005b78:	0003      	movs	r3, r0
 8005b7a:	001a      	movs	r2, r3
 8005b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b7e:	4353      	muls	r3, r2
 8005b80:	637b      	str	r3, [r7, #52]	; 0x34
 8005b82:	e01a      	b.n	8005bba <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8005b84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b86:	23c0      	movs	r3, #192	; 0xc0
 8005b88:	025b      	lsls	r3, r3, #9
 8005b8a:	401a      	ands	r2, r3
 8005b8c:	23c0      	movs	r3, #192	; 0xc0
 8005b8e:	025b      	lsls	r3, r3, #9
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d109      	bne.n	8005ba8 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005b94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b96:	4814      	ldr	r0, [pc, #80]	; (8005be8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005b98:	f7fa fac8 	bl	800012c <__udivsi3>
 8005b9c:	0003      	movs	r3, r0
 8005b9e:	001a      	movs	r2, r3
 8005ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ba2:	4353      	muls	r3, r2
 8005ba4:	637b      	str	r3, [r7, #52]	; 0x34
 8005ba6:	e008      	b.n	8005bba <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005ba8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005baa:	4810      	ldr	r0, [pc, #64]	; (8005bec <HAL_RCC_GetSysClockFreq+0x100>)
 8005bac:	f7fa fabe 	bl	800012c <__udivsi3>
 8005bb0:	0003      	movs	r3, r0
 8005bb2:	001a      	movs	r2, r3
 8005bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bb6:	4353      	muls	r3, r2
 8005bb8:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8005bba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bbc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005bbe:	e005      	b.n	8005bcc <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8005bc0:	4b09      	ldr	r3, [pc, #36]	; (8005be8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005bc2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005bc4:	e002      	b.n	8005bcc <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005bc6:	4b09      	ldr	r3, [pc, #36]	; (8005bec <HAL_RCC_GetSysClockFreq+0x100>)
 8005bc8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005bca:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8005bce:	0018      	movs	r0, r3
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	b00f      	add	sp, #60	; 0x3c
 8005bd4:	bd90      	pop	{r4, r7, pc}
 8005bd6:	46c0      	nop			; (mov r8, r8)
 8005bd8:	0800d058 	.word	0x0800d058
 8005bdc:	0800d068 	.word	0x0800d068
 8005be0:	40021000 	.word	0x40021000
 8005be4:	00f42400 	.word	0x00f42400
 8005be8:	02dc6c00 	.word	0x02dc6c00
 8005bec:	007a1200 	.word	0x007a1200

08005bf0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005bf4:	4b02      	ldr	r3, [pc, #8]	; (8005c00 <HAL_RCC_GetHCLKFreq+0x10>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
}
 8005bf8:	0018      	movs	r0, r3
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
 8005bfe:	46c0      	nop			; (mov r8, r8)
 8005c00:	20000000 	.word	0x20000000

08005c04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8005c08:	f7ff fff2 	bl	8005bf0 <HAL_RCC_GetHCLKFreq>
 8005c0c:	0001      	movs	r1, r0
 8005c0e:	4b06      	ldr	r3, [pc, #24]	; (8005c28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	0a1b      	lsrs	r3, r3, #8
 8005c14:	2207      	movs	r2, #7
 8005c16:	4013      	ands	r3, r2
 8005c18:	4a04      	ldr	r2, [pc, #16]	; (8005c2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8005c1a:	5cd3      	ldrb	r3, [r2, r3]
 8005c1c:	40d9      	lsrs	r1, r3
 8005c1e:	000b      	movs	r3, r1
}    
 8005c20:	0018      	movs	r0, r3
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}
 8005c26:	46c0      	nop			; (mov r8, r8)
 8005c28:	40021000 	.word	0x40021000
 8005c2c:	0800d12c 	.word	0x0800d12c

08005c30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b086      	sub	sp, #24
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	2380      	movs	r3, #128	; 0x80
 8005c46:	025b      	lsls	r3, r3, #9
 8005c48:	4013      	ands	r3, r2
 8005c4a:	d100      	bne.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8005c4c:	e08e      	b.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8005c4e:	2017      	movs	r0, #23
 8005c50:	183b      	adds	r3, r7, r0
 8005c52:	2200      	movs	r2, #0
 8005c54:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c56:	4b6e      	ldr	r3, [pc, #440]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005c58:	69da      	ldr	r2, [r3, #28]
 8005c5a:	2380      	movs	r3, #128	; 0x80
 8005c5c:	055b      	lsls	r3, r3, #21
 8005c5e:	4013      	ands	r3, r2
 8005c60:	d110      	bne.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005c62:	4b6b      	ldr	r3, [pc, #428]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005c64:	69da      	ldr	r2, [r3, #28]
 8005c66:	4b6a      	ldr	r3, [pc, #424]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005c68:	2180      	movs	r1, #128	; 0x80
 8005c6a:	0549      	lsls	r1, r1, #21
 8005c6c:	430a      	orrs	r2, r1
 8005c6e:	61da      	str	r2, [r3, #28]
 8005c70:	4b67      	ldr	r3, [pc, #412]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005c72:	69da      	ldr	r2, [r3, #28]
 8005c74:	2380      	movs	r3, #128	; 0x80
 8005c76:	055b      	lsls	r3, r3, #21
 8005c78:	4013      	ands	r3, r2
 8005c7a:	60bb      	str	r3, [r7, #8]
 8005c7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c7e:	183b      	adds	r3, r7, r0
 8005c80:	2201      	movs	r2, #1
 8005c82:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c84:	4b63      	ldr	r3, [pc, #396]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	2380      	movs	r3, #128	; 0x80
 8005c8a:	005b      	lsls	r3, r3, #1
 8005c8c:	4013      	ands	r3, r2
 8005c8e:	d11a      	bne.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c90:	4b60      	ldr	r3, [pc, #384]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	4b5f      	ldr	r3, [pc, #380]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005c96:	2180      	movs	r1, #128	; 0x80
 8005c98:	0049      	lsls	r1, r1, #1
 8005c9a:	430a      	orrs	r2, r1
 8005c9c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c9e:	f7fc fb5f 	bl	8002360 <HAL_GetTick>
 8005ca2:	0003      	movs	r3, r0
 8005ca4:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ca6:	e008      	b.n	8005cba <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ca8:	f7fc fb5a 	bl	8002360 <HAL_GetTick>
 8005cac:	0002      	movs	r2, r0
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	1ad3      	subs	r3, r2, r3
 8005cb2:	2b64      	cmp	r3, #100	; 0x64
 8005cb4:	d901      	bls.n	8005cba <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8005cb6:	2303      	movs	r3, #3
 8005cb8:	e0a6      	b.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cba:	4b56      	ldr	r3, [pc, #344]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	2380      	movs	r3, #128	; 0x80
 8005cc0:	005b      	lsls	r3, r3, #1
 8005cc2:	4013      	ands	r3, r2
 8005cc4:	d0f0      	beq.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005cc6:	4b52      	ldr	r3, [pc, #328]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005cc8:	6a1a      	ldr	r2, [r3, #32]
 8005cca:	23c0      	movs	r3, #192	; 0xc0
 8005ccc:	009b      	lsls	r3, r3, #2
 8005cce:	4013      	ands	r3, r2
 8005cd0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d034      	beq.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	685a      	ldr	r2, [r3, #4]
 8005cdc:	23c0      	movs	r3, #192	; 0xc0
 8005cde:	009b      	lsls	r3, r3, #2
 8005ce0:	4013      	ands	r3, r2
 8005ce2:	68fa      	ldr	r2, [r7, #12]
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d02c      	beq.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ce8:	4b49      	ldr	r3, [pc, #292]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005cea:	6a1b      	ldr	r3, [r3, #32]
 8005cec:	4a4a      	ldr	r2, [pc, #296]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8005cee:	4013      	ands	r3, r2
 8005cf0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005cf2:	4b47      	ldr	r3, [pc, #284]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005cf4:	6a1a      	ldr	r2, [r3, #32]
 8005cf6:	4b46      	ldr	r3, [pc, #280]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005cf8:	2180      	movs	r1, #128	; 0x80
 8005cfa:	0249      	lsls	r1, r1, #9
 8005cfc:	430a      	orrs	r2, r1
 8005cfe:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005d00:	4b43      	ldr	r3, [pc, #268]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d02:	6a1a      	ldr	r2, [r3, #32]
 8005d04:	4b42      	ldr	r3, [pc, #264]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d06:	4945      	ldr	r1, [pc, #276]	; (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8005d08:	400a      	ands	r2, r1
 8005d0a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005d0c:	4b40      	ldr	r3, [pc, #256]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d0e:	68fa      	ldr	r2, [r7, #12]
 8005d10:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2201      	movs	r2, #1
 8005d16:	4013      	ands	r3, r2
 8005d18:	d013      	beq.n	8005d42 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d1a:	f7fc fb21 	bl	8002360 <HAL_GetTick>
 8005d1e:	0003      	movs	r3, r0
 8005d20:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d22:	e009      	b.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d24:	f7fc fb1c 	bl	8002360 <HAL_GetTick>
 8005d28:	0002      	movs	r2, r0
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	1ad3      	subs	r3, r2, r3
 8005d2e:	4a3c      	ldr	r2, [pc, #240]	; (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d901      	bls.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005d34:	2303      	movs	r3, #3
 8005d36:	e067      	b.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d38:	4b35      	ldr	r3, [pc, #212]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d3a:	6a1b      	ldr	r3, [r3, #32]
 8005d3c:	2202      	movs	r2, #2
 8005d3e:	4013      	ands	r3, r2
 8005d40:	d0f0      	beq.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005d42:	4b33      	ldr	r3, [pc, #204]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d44:	6a1b      	ldr	r3, [r3, #32]
 8005d46:	4a34      	ldr	r2, [pc, #208]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8005d48:	4013      	ands	r3, r2
 8005d4a:	0019      	movs	r1, r3
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	685a      	ldr	r2, [r3, #4]
 8005d50:	4b2f      	ldr	r3, [pc, #188]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d52:	430a      	orrs	r2, r1
 8005d54:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005d56:	2317      	movs	r3, #23
 8005d58:	18fb      	adds	r3, r7, r3
 8005d5a:	781b      	ldrb	r3, [r3, #0]
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d105      	bne.n	8005d6c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d60:	4b2b      	ldr	r3, [pc, #172]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d62:	69da      	ldr	r2, [r3, #28]
 8005d64:	4b2a      	ldr	r3, [pc, #168]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d66:	492f      	ldr	r1, [pc, #188]	; (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8005d68:	400a      	ands	r2, r1
 8005d6a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	2201      	movs	r2, #1
 8005d72:	4013      	ands	r3, r2
 8005d74:	d009      	beq.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005d76:	4b26      	ldr	r3, [pc, #152]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d7a:	2203      	movs	r2, #3
 8005d7c:	4393      	bics	r3, r2
 8005d7e:	0019      	movs	r1, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	689a      	ldr	r2, [r3, #8]
 8005d84:	4b22      	ldr	r3, [pc, #136]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d86:	430a      	orrs	r2, r1
 8005d88:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	2202      	movs	r2, #2
 8005d90:	4013      	ands	r3, r2
 8005d92:	d009      	beq.n	8005da8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005d94:	4b1e      	ldr	r3, [pc, #120]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d98:	4a23      	ldr	r2, [pc, #140]	; (8005e28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005d9a:	4013      	ands	r3, r2
 8005d9c:	0019      	movs	r1, r3
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	68da      	ldr	r2, [r3, #12]
 8005da2:	4b1b      	ldr	r3, [pc, #108]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005da4:	430a      	orrs	r2, r1
 8005da6:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	2220      	movs	r2, #32
 8005dae:	4013      	ands	r3, r2
 8005db0:	d009      	beq.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005db2:	4b17      	ldr	r3, [pc, #92]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db6:	2210      	movs	r2, #16
 8005db8:	4393      	bics	r3, r2
 8005dba:	0019      	movs	r1, r3
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	691a      	ldr	r2, [r3, #16]
 8005dc0:	4b13      	ldr	r3, [pc, #76]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005dc2:	430a      	orrs	r2, r1
 8005dc4:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	2380      	movs	r3, #128	; 0x80
 8005dcc:	029b      	lsls	r3, r3, #10
 8005dce:	4013      	ands	r3, r2
 8005dd0:	d009      	beq.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005dd2:	4b0f      	ldr	r3, [pc, #60]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dd6:	2280      	movs	r2, #128	; 0x80
 8005dd8:	4393      	bics	r3, r2
 8005dda:	0019      	movs	r1, r3
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	699a      	ldr	r2, [r3, #24]
 8005de0:	4b0b      	ldr	r3, [pc, #44]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005de2:	430a      	orrs	r2, r1
 8005de4:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681a      	ldr	r2, [r3, #0]
 8005dea:	2380      	movs	r3, #128	; 0x80
 8005dec:	00db      	lsls	r3, r3, #3
 8005dee:	4013      	ands	r3, r2
 8005df0:	d009      	beq.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005df2:	4b07      	ldr	r3, [pc, #28]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005df6:	2240      	movs	r2, #64	; 0x40
 8005df8:	4393      	bics	r3, r2
 8005dfa:	0019      	movs	r1, r3
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	695a      	ldr	r2, [r3, #20]
 8005e00:	4b03      	ldr	r3, [pc, #12]	; (8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005e02:	430a      	orrs	r2, r1
 8005e04:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8005e06:	2300      	movs	r3, #0
}
 8005e08:	0018      	movs	r0, r3
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	b006      	add	sp, #24
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	40021000 	.word	0x40021000
 8005e14:	40007000 	.word	0x40007000
 8005e18:	fffffcff 	.word	0xfffffcff
 8005e1c:	fffeffff 	.word	0xfffeffff
 8005e20:	00001388 	.word	0x00001388
 8005e24:	efffffff 	.word	0xefffffff
 8005e28:	fffcffff 	.word	0xfffcffff

08005e2c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b084      	sub	sp, #16
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d101      	bne.n	8005e3e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	e0a8      	b.n	8005f90 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d109      	bne.n	8005e5a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	685a      	ldr	r2, [r3, #4]
 8005e4a:	2382      	movs	r3, #130	; 0x82
 8005e4c:	005b      	lsls	r3, r3, #1
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d009      	beq.n	8005e66 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	61da      	str	r2, [r3, #28]
 8005e58:	e005      	b.n	8005e66 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2200      	movs	r2, #0
 8005e64:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	225d      	movs	r2, #93	; 0x5d
 8005e70:	5c9b      	ldrb	r3, [r3, r2]
 8005e72:	b2db      	uxtb	r3, r3
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d107      	bne.n	8005e88 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	225c      	movs	r2, #92	; 0x5c
 8005e7c:	2100      	movs	r1, #0
 8005e7e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	0018      	movs	r0, r3
 8005e84:	f7fb fe0a 	bl	8001a9c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	225d      	movs	r2, #93	; 0x5d
 8005e8c:	2102      	movs	r1, #2
 8005e8e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	2140      	movs	r1, #64	; 0x40
 8005e9c:	438a      	bics	r2, r1
 8005e9e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	68da      	ldr	r2, [r3, #12]
 8005ea4:	23e0      	movs	r3, #224	; 0xe0
 8005ea6:	00db      	lsls	r3, r3, #3
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d902      	bls.n	8005eb2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005eac:	2300      	movs	r3, #0
 8005eae:	60fb      	str	r3, [r7, #12]
 8005eb0:	e002      	b.n	8005eb8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005eb2:	2380      	movs	r3, #128	; 0x80
 8005eb4:	015b      	lsls	r3, r3, #5
 8005eb6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	68da      	ldr	r2, [r3, #12]
 8005ebc:	23f0      	movs	r3, #240	; 0xf0
 8005ebe:	011b      	lsls	r3, r3, #4
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d008      	beq.n	8005ed6 <HAL_SPI_Init+0xaa>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	68da      	ldr	r2, [r3, #12]
 8005ec8:	23e0      	movs	r3, #224	; 0xe0
 8005eca:	00db      	lsls	r3, r3, #3
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d002      	beq.n	8005ed6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	685a      	ldr	r2, [r3, #4]
 8005eda:	2382      	movs	r3, #130	; 0x82
 8005edc:	005b      	lsls	r3, r3, #1
 8005ede:	401a      	ands	r2, r3
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6899      	ldr	r1, [r3, #8]
 8005ee4:	2384      	movs	r3, #132	; 0x84
 8005ee6:	021b      	lsls	r3, r3, #8
 8005ee8:	400b      	ands	r3, r1
 8005eea:	431a      	orrs	r2, r3
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	691b      	ldr	r3, [r3, #16]
 8005ef0:	2102      	movs	r1, #2
 8005ef2:	400b      	ands	r3, r1
 8005ef4:	431a      	orrs	r2, r3
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	695b      	ldr	r3, [r3, #20]
 8005efa:	2101      	movs	r1, #1
 8005efc:	400b      	ands	r3, r1
 8005efe:	431a      	orrs	r2, r3
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6999      	ldr	r1, [r3, #24]
 8005f04:	2380      	movs	r3, #128	; 0x80
 8005f06:	009b      	lsls	r3, r3, #2
 8005f08:	400b      	ands	r3, r1
 8005f0a:	431a      	orrs	r2, r3
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	69db      	ldr	r3, [r3, #28]
 8005f10:	2138      	movs	r1, #56	; 0x38
 8005f12:	400b      	ands	r3, r1
 8005f14:	431a      	orrs	r2, r3
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a1b      	ldr	r3, [r3, #32]
 8005f1a:	2180      	movs	r1, #128	; 0x80
 8005f1c:	400b      	ands	r3, r1
 8005f1e:	431a      	orrs	r2, r3
 8005f20:	0011      	movs	r1, r2
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f26:	2380      	movs	r3, #128	; 0x80
 8005f28:	019b      	lsls	r3, r3, #6
 8005f2a:	401a      	ands	r2, r3
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	430a      	orrs	r2, r1
 8005f32:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	699b      	ldr	r3, [r3, #24]
 8005f38:	0c1b      	lsrs	r3, r3, #16
 8005f3a:	2204      	movs	r2, #4
 8005f3c:	401a      	ands	r2, r3
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f42:	2110      	movs	r1, #16
 8005f44:	400b      	ands	r3, r1
 8005f46:	431a      	orrs	r2, r3
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f4c:	2108      	movs	r1, #8
 8005f4e:	400b      	ands	r3, r1
 8005f50:	431a      	orrs	r2, r3
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	68d9      	ldr	r1, [r3, #12]
 8005f56:	23f0      	movs	r3, #240	; 0xf0
 8005f58:	011b      	lsls	r3, r3, #4
 8005f5a:	400b      	ands	r3, r1
 8005f5c:	431a      	orrs	r2, r3
 8005f5e:	0011      	movs	r1, r2
 8005f60:	68fa      	ldr	r2, [r7, #12]
 8005f62:	2380      	movs	r3, #128	; 0x80
 8005f64:	015b      	lsls	r3, r3, #5
 8005f66:	401a      	ands	r2, r3
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	430a      	orrs	r2, r1
 8005f6e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	69da      	ldr	r2, [r3, #28]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4907      	ldr	r1, [pc, #28]	; (8005f98 <HAL_SPI_Init+0x16c>)
 8005f7c:	400a      	ands	r2, r1
 8005f7e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2200      	movs	r2, #0
 8005f84:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	225d      	movs	r2, #93	; 0x5d
 8005f8a:	2101      	movs	r1, #1
 8005f8c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005f8e:	2300      	movs	r3, #0
}
 8005f90:	0018      	movs	r0, r3
 8005f92:	46bd      	mov	sp, r7
 8005f94:	b004      	add	sp, #16
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	fffff7ff 	.word	0xfffff7ff

08005f9c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b088      	sub	sp, #32
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	60b9      	str	r1, [r7, #8]
 8005fa6:	603b      	str	r3, [r7, #0]
 8005fa8:	1dbb      	adds	r3, r7, #6
 8005faa:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005fac:	231f      	movs	r3, #31
 8005fae:	18fb      	adds	r3, r7, r3
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	225c      	movs	r2, #92	; 0x5c
 8005fb8:	5c9b      	ldrb	r3, [r3, r2]
 8005fba:	2b01      	cmp	r3, #1
 8005fbc:	d101      	bne.n	8005fc2 <HAL_SPI_Transmit+0x26>
 8005fbe:	2302      	movs	r3, #2
 8005fc0:	e140      	b.n	8006244 <HAL_SPI_Transmit+0x2a8>
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	225c      	movs	r2, #92	; 0x5c
 8005fc6:	2101      	movs	r1, #1
 8005fc8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005fca:	f7fc f9c9 	bl	8002360 <HAL_GetTick>
 8005fce:	0003      	movs	r3, r0
 8005fd0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005fd2:	2316      	movs	r3, #22
 8005fd4:	18fb      	adds	r3, r7, r3
 8005fd6:	1dba      	adds	r2, r7, #6
 8005fd8:	8812      	ldrh	r2, [r2, #0]
 8005fda:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	225d      	movs	r2, #93	; 0x5d
 8005fe0:	5c9b      	ldrb	r3, [r3, r2]
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d004      	beq.n	8005ff2 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8005fe8:	231f      	movs	r3, #31
 8005fea:	18fb      	adds	r3, r7, r3
 8005fec:	2202      	movs	r2, #2
 8005fee:	701a      	strb	r2, [r3, #0]
    goto error;
 8005ff0:	e11d      	b.n	800622e <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d003      	beq.n	8006000 <HAL_SPI_Transmit+0x64>
 8005ff8:	1dbb      	adds	r3, r7, #6
 8005ffa:	881b      	ldrh	r3, [r3, #0]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d104      	bne.n	800600a <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8006000:	231f      	movs	r3, #31
 8006002:	18fb      	adds	r3, r7, r3
 8006004:	2201      	movs	r2, #1
 8006006:	701a      	strb	r2, [r3, #0]
    goto error;
 8006008:	e111      	b.n	800622e <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	225d      	movs	r2, #93	; 0x5d
 800600e:	2103      	movs	r1, #3
 8006010:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	2200      	movs	r2, #0
 8006016:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	68ba      	ldr	r2, [r7, #8]
 800601c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	1dba      	adds	r2, r7, #6
 8006022:	8812      	ldrh	r2, [r2, #0]
 8006024:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	1dba      	adds	r2, r7, #6
 800602a:	8812      	ldrh	r2, [r2, #0]
 800602c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2200      	movs	r2, #0
 8006032:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2244      	movs	r2, #68	; 0x44
 8006038:	2100      	movs	r1, #0
 800603a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2246      	movs	r2, #70	; 0x46
 8006040:	2100      	movs	r1, #0
 8006042:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	2200      	movs	r2, #0
 8006048:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2200      	movs	r2, #0
 800604e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	689a      	ldr	r2, [r3, #8]
 8006054:	2380      	movs	r3, #128	; 0x80
 8006056:	021b      	lsls	r3, r3, #8
 8006058:	429a      	cmp	r2, r3
 800605a:	d110      	bne.n	800607e <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	2140      	movs	r1, #64	; 0x40
 8006068:	438a      	bics	r2, r1
 800606a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	2180      	movs	r1, #128	; 0x80
 8006078:	01c9      	lsls	r1, r1, #7
 800607a:	430a      	orrs	r2, r1
 800607c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	2240      	movs	r2, #64	; 0x40
 8006086:	4013      	ands	r3, r2
 8006088:	2b40      	cmp	r3, #64	; 0x40
 800608a:	d007      	beq.n	800609c <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	681a      	ldr	r2, [r3, #0]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	2140      	movs	r1, #64	; 0x40
 8006098:	430a      	orrs	r2, r1
 800609a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	68da      	ldr	r2, [r3, #12]
 80060a0:	23e0      	movs	r3, #224	; 0xe0
 80060a2:	00db      	lsls	r3, r3, #3
 80060a4:	429a      	cmp	r2, r3
 80060a6:	d94e      	bls.n	8006146 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d004      	beq.n	80060ba <HAL_SPI_Transmit+0x11e>
 80060b0:	2316      	movs	r3, #22
 80060b2:	18fb      	adds	r3, r7, r3
 80060b4:	881b      	ldrh	r3, [r3, #0]
 80060b6:	2b01      	cmp	r3, #1
 80060b8:	d13f      	bne.n	800613a <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060be:	881a      	ldrh	r2, [r3, #0]
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ca:	1c9a      	adds	r2, r3, #2
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	3b01      	subs	r3, #1
 80060d8:	b29a      	uxth	r2, r3
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80060de:	e02c      	b.n	800613a <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	2202      	movs	r2, #2
 80060e8:	4013      	ands	r3, r2
 80060ea:	2b02      	cmp	r3, #2
 80060ec:	d112      	bne.n	8006114 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060f2:	881a      	ldrh	r2, [r3, #0]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060fe:	1c9a      	adds	r2, r3, #2
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006108:	b29b      	uxth	r3, r3
 800610a:	3b01      	subs	r3, #1
 800610c:	b29a      	uxth	r2, r3
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006112:	e012      	b.n	800613a <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006114:	f7fc f924 	bl	8002360 <HAL_GetTick>
 8006118:	0002      	movs	r2, r0
 800611a:	69bb      	ldr	r3, [r7, #24]
 800611c:	1ad3      	subs	r3, r2, r3
 800611e:	683a      	ldr	r2, [r7, #0]
 8006120:	429a      	cmp	r2, r3
 8006122:	d802      	bhi.n	800612a <HAL_SPI_Transmit+0x18e>
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	3301      	adds	r3, #1
 8006128:	d102      	bne.n	8006130 <HAL_SPI_Transmit+0x194>
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d104      	bne.n	800613a <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8006130:	231f      	movs	r3, #31
 8006132:	18fb      	adds	r3, r7, r3
 8006134:	2203      	movs	r2, #3
 8006136:	701a      	strb	r2, [r3, #0]
          goto error;
 8006138:	e079      	b.n	800622e <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800613e:	b29b      	uxth	r3, r3
 8006140:	2b00      	cmp	r3, #0
 8006142:	d1cd      	bne.n	80060e0 <HAL_SPI_Transmit+0x144>
 8006144:	e04f      	b.n	80061e6 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d004      	beq.n	8006158 <HAL_SPI_Transmit+0x1bc>
 800614e:	2316      	movs	r3, #22
 8006150:	18fb      	adds	r3, r7, r3
 8006152:	881b      	ldrh	r3, [r3, #0]
 8006154:	2b01      	cmp	r3, #1
 8006156:	d141      	bne.n	80061dc <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	330c      	adds	r3, #12
 8006162:	7812      	ldrb	r2, [r2, #0]
 8006164:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800616a:	1c5a      	adds	r2, r3, #1
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006174:	b29b      	uxth	r3, r3
 8006176:	3b01      	subs	r3, #1
 8006178:	b29a      	uxth	r2, r3
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800617e:	e02d      	b.n	80061dc <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	2202      	movs	r2, #2
 8006188:	4013      	ands	r3, r2
 800618a:	2b02      	cmp	r3, #2
 800618c:	d113      	bne.n	80061b6 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	330c      	adds	r3, #12
 8006198:	7812      	ldrb	r2, [r2, #0]
 800619a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061a0:	1c5a      	adds	r2, r3, #1
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061aa:	b29b      	uxth	r3, r3
 80061ac:	3b01      	subs	r3, #1
 80061ae:	b29a      	uxth	r2, r3
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80061b4:	e012      	b.n	80061dc <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061b6:	f7fc f8d3 	bl	8002360 <HAL_GetTick>
 80061ba:	0002      	movs	r2, r0
 80061bc:	69bb      	ldr	r3, [r7, #24]
 80061be:	1ad3      	subs	r3, r2, r3
 80061c0:	683a      	ldr	r2, [r7, #0]
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d802      	bhi.n	80061cc <HAL_SPI_Transmit+0x230>
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	3301      	adds	r3, #1
 80061ca:	d102      	bne.n	80061d2 <HAL_SPI_Transmit+0x236>
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d104      	bne.n	80061dc <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 80061d2:	231f      	movs	r3, #31
 80061d4:	18fb      	adds	r3, r7, r3
 80061d6:	2203      	movs	r2, #3
 80061d8:	701a      	strb	r2, [r3, #0]
          goto error;
 80061da:	e028      	b.n	800622e <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061e0:	b29b      	uxth	r3, r3
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d1cc      	bne.n	8006180 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80061e6:	69ba      	ldr	r2, [r7, #24]
 80061e8:	6839      	ldr	r1, [r7, #0]
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	0018      	movs	r0, r3
 80061ee:	f000 fb2f 	bl	8006850 <SPI_EndRxTxTransaction>
 80061f2:	1e03      	subs	r3, r0, #0
 80061f4:	d002      	beq.n	80061fc <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2220      	movs	r2, #32
 80061fa:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d10a      	bne.n	800621a <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006204:	2300      	movs	r3, #0
 8006206:	613b      	str	r3, [r7, #16]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	613b      	str	r3, [r7, #16]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	613b      	str	r3, [r7, #16]
 8006218:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800621e:	2b00      	cmp	r3, #0
 8006220:	d004      	beq.n	800622c <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8006222:	231f      	movs	r3, #31
 8006224:	18fb      	adds	r3, r7, r3
 8006226:	2201      	movs	r2, #1
 8006228:	701a      	strb	r2, [r3, #0]
 800622a:	e000      	b.n	800622e <HAL_SPI_Transmit+0x292>
  }

error:
 800622c:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	225d      	movs	r2, #93	; 0x5d
 8006232:	2101      	movs	r1, #1
 8006234:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	225c      	movs	r2, #92	; 0x5c
 800623a:	2100      	movs	r1, #0
 800623c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800623e:	231f      	movs	r3, #31
 8006240:	18fb      	adds	r3, r7, r3
 8006242:	781b      	ldrb	r3, [r3, #0]
}
 8006244:	0018      	movs	r0, r3
 8006246:	46bd      	mov	sp, r7
 8006248:	b008      	add	sp, #32
 800624a:	bd80      	pop	{r7, pc}

0800624c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b08a      	sub	sp, #40	; 0x28
 8006250:	af00      	add	r7, sp, #0
 8006252:	60f8      	str	r0, [r7, #12]
 8006254:	60b9      	str	r1, [r7, #8]
 8006256:	607a      	str	r2, [r7, #4]
 8006258:	001a      	movs	r2, r3
 800625a:	1cbb      	adds	r3, r7, #2
 800625c:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800625e:	2301      	movs	r3, #1
 8006260:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006262:	2323      	movs	r3, #35	; 0x23
 8006264:	18fb      	adds	r3, r7, r3
 8006266:	2200      	movs	r2, #0
 8006268:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	225c      	movs	r2, #92	; 0x5c
 800626e:	5c9b      	ldrb	r3, [r3, r2]
 8006270:	2b01      	cmp	r3, #1
 8006272:	d101      	bne.n	8006278 <HAL_SPI_TransmitReceive+0x2c>
 8006274:	2302      	movs	r3, #2
 8006276:	e1b5      	b.n	80065e4 <HAL_SPI_TransmitReceive+0x398>
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	225c      	movs	r2, #92	; 0x5c
 800627c:	2101      	movs	r1, #1
 800627e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006280:	f7fc f86e 	bl	8002360 <HAL_GetTick>
 8006284:	0003      	movs	r3, r0
 8006286:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006288:	201b      	movs	r0, #27
 800628a:	183b      	adds	r3, r7, r0
 800628c:	68fa      	ldr	r2, [r7, #12]
 800628e:	215d      	movs	r1, #93	; 0x5d
 8006290:	5c52      	ldrb	r2, [r2, r1]
 8006292:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	685b      	ldr	r3, [r3, #4]
 8006298:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800629a:	2312      	movs	r3, #18
 800629c:	18fb      	adds	r3, r7, r3
 800629e:	1cba      	adds	r2, r7, #2
 80062a0:	8812      	ldrh	r2, [r2, #0]
 80062a2:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80062a4:	183b      	adds	r3, r7, r0
 80062a6:	781b      	ldrb	r3, [r3, #0]
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d011      	beq.n	80062d0 <HAL_SPI_TransmitReceive+0x84>
 80062ac:	697a      	ldr	r2, [r7, #20]
 80062ae:	2382      	movs	r3, #130	; 0x82
 80062b0:	005b      	lsls	r3, r3, #1
 80062b2:	429a      	cmp	r2, r3
 80062b4:	d107      	bne.n	80062c6 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d103      	bne.n	80062c6 <HAL_SPI_TransmitReceive+0x7a>
 80062be:	183b      	adds	r3, r7, r0
 80062c0:	781b      	ldrb	r3, [r3, #0]
 80062c2:	2b04      	cmp	r3, #4
 80062c4:	d004      	beq.n	80062d0 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 80062c6:	2323      	movs	r3, #35	; 0x23
 80062c8:	18fb      	adds	r3, r7, r3
 80062ca:	2202      	movs	r2, #2
 80062cc:	701a      	strb	r2, [r3, #0]
    goto error;
 80062ce:	e17e      	b.n	80065ce <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d006      	beq.n	80062e4 <HAL_SPI_TransmitReceive+0x98>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d003      	beq.n	80062e4 <HAL_SPI_TransmitReceive+0x98>
 80062dc:	1cbb      	adds	r3, r7, #2
 80062de:	881b      	ldrh	r3, [r3, #0]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d104      	bne.n	80062ee <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80062e4:	2323      	movs	r3, #35	; 0x23
 80062e6:	18fb      	adds	r3, r7, r3
 80062e8:	2201      	movs	r2, #1
 80062ea:	701a      	strb	r2, [r3, #0]
    goto error;
 80062ec:	e16f      	b.n	80065ce <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	225d      	movs	r2, #93	; 0x5d
 80062f2:	5c9b      	ldrb	r3, [r3, r2]
 80062f4:	b2db      	uxtb	r3, r3
 80062f6:	2b04      	cmp	r3, #4
 80062f8:	d003      	beq.n	8006302 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	225d      	movs	r2, #93	; 0x5d
 80062fe:	2105      	movs	r1, #5
 8006300:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2200      	movs	r2, #0
 8006306:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	1cba      	adds	r2, r7, #2
 8006312:	2146      	movs	r1, #70	; 0x46
 8006314:	8812      	ldrh	r2, [r2, #0]
 8006316:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	1cba      	adds	r2, r7, #2
 800631c:	2144      	movs	r1, #68	; 0x44
 800631e:	8812      	ldrh	r2, [r2, #0]
 8006320:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	68ba      	ldr	r2, [r7, #8]
 8006326:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	1cba      	adds	r2, r7, #2
 800632c:	8812      	ldrh	r2, [r2, #0]
 800632e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	1cba      	adds	r2, r7, #2
 8006334:	8812      	ldrh	r2, [r2, #0]
 8006336:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2200      	movs	r2, #0
 800633c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2200      	movs	r2, #0
 8006342:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	68da      	ldr	r2, [r3, #12]
 8006348:	23e0      	movs	r3, #224	; 0xe0
 800634a:	00db      	lsls	r3, r3, #3
 800634c:	429a      	cmp	r2, r3
 800634e:	d908      	bls.n	8006362 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	685a      	ldr	r2, [r3, #4]
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	49a4      	ldr	r1, [pc, #656]	; (80065ec <HAL_SPI_TransmitReceive+0x3a0>)
 800635c:	400a      	ands	r2, r1
 800635e:	605a      	str	r2, [r3, #4]
 8006360:	e008      	b.n	8006374 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	685a      	ldr	r2, [r3, #4]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	2180      	movs	r1, #128	; 0x80
 800636e:	0149      	lsls	r1, r1, #5
 8006370:	430a      	orrs	r2, r1
 8006372:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	2240      	movs	r2, #64	; 0x40
 800637c:	4013      	ands	r3, r2
 800637e:	2b40      	cmp	r3, #64	; 0x40
 8006380:	d007      	beq.n	8006392 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	2140      	movs	r1, #64	; 0x40
 800638e:	430a      	orrs	r2, r1
 8006390:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	68da      	ldr	r2, [r3, #12]
 8006396:	23e0      	movs	r3, #224	; 0xe0
 8006398:	00db      	lsls	r3, r3, #3
 800639a:	429a      	cmp	r2, r3
 800639c:	d800      	bhi.n	80063a0 <HAL_SPI_TransmitReceive+0x154>
 800639e:	e07f      	b.n	80064a0 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d005      	beq.n	80063b4 <HAL_SPI_TransmitReceive+0x168>
 80063a8:	2312      	movs	r3, #18
 80063aa:	18fb      	adds	r3, r7, r3
 80063ac:	881b      	ldrh	r3, [r3, #0]
 80063ae:	2b01      	cmp	r3, #1
 80063b0:	d000      	beq.n	80063b4 <HAL_SPI_TransmitReceive+0x168>
 80063b2:	e069      	b.n	8006488 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063b8:	881a      	ldrh	r2, [r3, #0]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063c4:	1c9a      	adds	r2, r3, #2
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	3b01      	subs	r3, #1
 80063d2:	b29a      	uxth	r2, r3
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80063d8:	e056      	b.n	8006488 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	2202      	movs	r2, #2
 80063e2:	4013      	ands	r3, r2
 80063e4:	2b02      	cmp	r3, #2
 80063e6:	d11b      	bne.n	8006420 <HAL_SPI_TransmitReceive+0x1d4>
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063ec:	b29b      	uxth	r3, r3
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d016      	beq.n	8006420 <HAL_SPI_TransmitReceive+0x1d4>
 80063f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d113      	bne.n	8006420 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063fc:	881a      	ldrh	r2, [r3, #0]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006408:	1c9a      	adds	r2, r3, #2
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006412:	b29b      	uxth	r3, r3
 8006414:	3b01      	subs	r3, #1
 8006416:	b29a      	uxth	r2, r3
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800641c:	2300      	movs	r3, #0
 800641e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	689b      	ldr	r3, [r3, #8]
 8006426:	2201      	movs	r2, #1
 8006428:	4013      	ands	r3, r2
 800642a:	2b01      	cmp	r3, #1
 800642c:	d11c      	bne.n	8006468 <HAL_SPI_TransmitReceive+0x21c>
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2246      	movs	r2, #70	; 0x46
 8006432:	5a9b      	ldrh	r3, [r3, r2]
 8006434:	b29b      	uxth	r3, r3
 8006436:	2b00      	cmp	r3, #0
 8006438:	d016      	beq.n	8006468 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	68da      	ldr	r2, [r3, #12]
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006444:	b292      	uxth	r2, r2
 8006446:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800644c:	1c9a      	adds	r2, r3, #2
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	2246      	movs	r2, #70	; 0x46
 8006456:	5a9b      	ldrh	r3, [r3, r2]
 8006458:	b29b      	uxth	r3, r3
 800645a:	3b01      	subs	r3, #1
 800645c:	b299      	uxth	r1, r3
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2246      	movs	r2, #70	; 0x46
 8006462:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006464:	2301      	movs	r3, #1
 8006466:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006468:	f7fb ff7a 	bl	8002360 <HAL_GetTick>
 800646c:	0002      	movs	r2, r0
 800646e:	69fb      	ldr	r3, [r7, #28]
 8006470:	1ad3      	subs	r3, r2, r3
 8006472:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006474:	429a      	cmp	r2, r3
 8006476:	d807      	bhi.n	8006488 <HAL_SPI_TransmitReceive+0x23c>
 8006478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800647a:	3301      	adds	r3, #1
 800647c:	d004      	beq.n	8006488 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 800647e:	2323      	movs	r3, #35	; 0x23
 8006480:	18fb      	adds	r3, r7, r3
 8006482:	2203      	movs	r2, #3
 8006484:	701a      	strb	r2, [r3, #0]
        goto error;
 8006486:	e0a2      	b.n	80065ce <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800648c:	b29b      	uxth	r3, r3
 800648e:	2b00      	cmp	r3, #0
 8006490:	d1a3      	bne.n	80063da <HAL_SPI_TransmitReceive+0x18e>
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2246      	movs	r2, #70	; 0x46
 8006496:	5a9b      	ldrh	r3, [r3, r2]
 8006498:	b29b      	uxth	r3, r3
 800649a:	2b00      	cmp	r3, #0
 800649c:	d19d      	bne.n	80063da <HAL_SPI_TransmitReceive+0x18e>
 800649e:	e085      	b.n	80065ac <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	685b      	ldr	r3, [r3, #4]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d005      	beq.n	80064b4 <HAL_SPI_TransmitReceive+0x268>
 80064a8:	2312      	movs	r3, #18
 80064aa:	18fb      	adds	r3, r7, r3
 80064ac:	881b      	ldrh	r3, [r3, #0]
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d000      	beq.n	80064b4 <HAL_SPI_TransmitReceive+0x268>
 80064b2:	e070      	b.n	8006596 <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	330c      	adds	r3, #12
 80064be:	7812      	ldrb	r2, [r2, #0]
 80064c0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064c6:	1c5a      	adds	r2, r3, #1
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064d0:	b29b      	uxth	r3, r3
 80064d2:	3b01      	subs	r3, #1
 80064d4:	b29a      	uxth	r2, r3
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80064da:	e05c      	b.n	8006596 <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	2202      	movs	r2, #2
 80064e4:	4013      	ands	r3, r2
 80064e6:	2b02      	cmp	r3, #2
 80064e8:	d11c      	bne.n	8006524 <HAL_SPI_TransmitReceive+0x2d8>
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064ee:	b29b      	uxth	r3, r3
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d017      	beq.n	8006524 <HAL_SPI_TransmitReceive+0x2d8>
 80064f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f6:	2b01      	cmp	r3, #1
 80064f8:	d114      	bne.n	8006524 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	330c      	adds	r3, #12
 8006504:	7812      	ldrb	r2, [r2, #0]
 8006506:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800650c:	1c5a      	adds	r2, r3, #1
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006516:	b29b      	uxth	r3, r3
 8006518:	3b01      	subs	r3, #1
 800651a:	b29a      	uxth	r2, r3
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006520:	2300      	movs	r3, #0
 8006522:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	2201      	movs	r2, #1
 800652c:	4013      	ands	r3, r2
 800652e:	2b01      	cmp	r3, #1
 8006530:	d11e      	bne.n	8006570 <HAL_SPI_TransmitReceive+0x324>
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2246      	movs	r2, #70	; 0x46
 8006536:	5a9b      	ldrh	r3, [r3, r2]
 8006538:	b29b      	uxth	r3, r3
 800653a:	2b00      	cmp	r3, #0
 800653c:	d018      	beq.n	8006570 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	330c      	adds	r3, #12
 8006544:	001a      	movs	r2, r3
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800654a:	7812      	ldrb	r2, [r2, #0]
 800654c:	b2d2      	uxtb	r2, r2
 800654e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006554:	1c5a      	adds	r2, r3, #1
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2246      	movs	r2, #70	; 0x46
 800655e:	5a9b      	ldrh	r3, [r3, r2]
 8006560:	b29b      	uxth	r3, r3
 8006562:	3b01      	subs	r3, #1
 8006564:	b299      	uxth	r1, r3
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2246      	movs	r2, #70	; 0x46
 800656a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800656c:	2301      	movs	r3, #1
 800656e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006570:	f7fb fef6 	bl	8002360 <HAL_GetTick>
 8006574:	0002      	movs	r2, r0
 8006576:	69fb      	ldr	r3, [r7, #28]
 8006578:	1ad3      	subs	r3, r2, r3
 800657a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800657c:	429a      	cmp	r2, r3
 800657e:	d802      	bhi.n	8006586 <HAL_SPI_TransmitReceive+0x33a>
 8006580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006582:	3301      	adds	r3, #1
 8006584:	d102      	bne.n	800658c <HAL_SPI_TransmitReceive+0x340>
 8006586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006588:	2b00      	cmp	r3, #0
 800658a:	d104      	bne.n	8006596 <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 800658c:	2323      	movs	r3, #35	; 0x23
 800658e:	18fb      	adds	r3, r7, r3
 8006590:	2203      	movs	r2, #3
 8006592:	701a      	strb	r2, [r3, #0]
        goto error;
 8006594:	e01b      	b.n	80065ce <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800659a:	b29b      	uxth	r3, r3
 800659c:	2b00      	cmp	r3, #0
 800659e:	d19d      	bne.n	80064dc <HAL_SPI_TransmitReceive+0x290>
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2246      	movs	r2, #70	; 0x46
 80065a4:	5a9b      	ldrh	r3, [r3, r2]
 80065a6:	b29b      	uxth	r3, r3
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d197      	bne.n	80064dc <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80065ac:	69fa      	ldr	r2, [r7, #28]
 80065ae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	0018      	movs	r0, r3
 80065b4:	f000 f94c 	bl	8006850 <SPI_EndRxTxTransaction>
 80065b8:	1e03      	subs	r3, r0, #0
 80065ba:	d007      	beq.n	80065cc <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 80065bc:	2323      	movs	r3, #35	; 0x23
 80065be:	18fb      	adds	r3, r7, r3
 80065c0:	2201      	movs	r2, #1
 80065c2:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2220      	movs	r2, #32
 80065c8:	661a      	str	r2, [r3, #96]	; 0x60
 80065ca:	e000      	b.n	80065ce <HAL_SPI_TransmitReceive+0x382>
  }

error :
 80065cc:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	225d      	movs	r2, #93	; 0x5d
 80065d2:	2101      	movs	r1, #1
 80065d4:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	225c      	movs	r2, #92	; 0x5c
 80065da:	2100      	movs	r1, #0
 80065dc:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80065de:	2323      	movs	r3, #35	; 0x23
 80065e0:	18fb      	adds	r3, r7, r3
 80065e2:	781b      	ldrb	r3, [r3, #0]
}
 80065e4:	0018      	movs	r0, r3
 80065e6:	46bd      	mov	sp, r7
 80065e8:	b00a      	add	sp, #40	; 0x28
 80065ea:	bd80      	pop	{r7, pc}
 80065ec:	ffffefff 	.word	0xffffefff

080065f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b088      	sub	sp, #32
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	60f8      	str	r0, [r7, #12]
 80065f8:	60b9      	str	r1, [r7, #8]
 80065fa:	603b      	str	r3, [r7, #0]
 80065fc:	1dfb      	adds	r3, r7, #7
 80065fe:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006600:	f7fb feae 	bl	8002360 <HAL_GetTick>
 8006604:	0002      	movs	r2, r0
 8006606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006608:	1a9b      	subs	r3, r3, r2
 800660a:	683a      	ldr	r2, [r7, #0]
 800660c:	18d3      	adds	r3, r2, r3
 800660e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006610:	f7fb fea6 	bl	8002360 <HAL_GetTick>
 8006614:	0003      	movs	r3, r0
 8006616:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006618:	4b3a      	ldr	r3, [pc, #232]	; (8006704 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	015b      	lsls	r3, r3, #5
 800661e:	0d1b      	lsrs	r3, r3, #20
 8006620:	69fa      	ldr	r2, [r7, #28]
 8006622:	4353      	muls	r3, r2
 8006624:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006626:	e058      	b.n	80066da <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	3301      	adds	r3, #1
 800662c:	d055      	beq.n	80066da <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800662e:	f7fb fe97 	bl	8002360 <HAL_GetTick>
 8006632:	0002      	movs	r2, r0
 8006634:	69bb      	ldr	r3, [r7, #24]
 8006636:	1ad3      	subs	r3, r2, r3
 8006638:	69fa      	ldr	r2, [r7, #28]
 800663a:	429a      	cmp	r2, r3
 800663c:	d902      	bls.n	8006644 <SPI_WaitFlagStateUntilTimeout+0x54>
 800663e:	69fb      	ldr	r3, [r7, #28]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d142      	bne.n	80066ca <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	685a      	ldr	r2, [r3, #4]
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	21e0      	movs	r1, #224	; 0xe0
 8006650:	438a      	bics	r2, r1
 8006652:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	685a      	ldr	r2, [r3, #4]
 8006658:	2382      	movs	r3, #130	; 0x82
 800665a:	005b      	lsls	r3, r3, #1
 800665c:	429a      	cmp	r2, r3
 800665e:	d113      	bne.n	8006688 <SPI_WaitFlagStateUntilTimeout+0x98>
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	689a      	ldr	r2, [r3, #8]
 8006664:	2380      	movs	r3, #128	; 0x80
 8006666:	021b      	lsls	r3, r3, #8
 8006668:	429a      	cmp	r2, r3
 800666a:	d005      	beq.n	8006678 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	689a      	ldr	r2, [r3, #8]
 8006670:	2380      	movs	r3, #128	; 0x80
 8006672:	00db      	lsls	r3, r3, #3
 8006674:	429a      	cmp	r2, r3
 8006676:	d107      	bne.n	8006688 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	681a      	ldr	r2, [r3, #0]
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	2140      	movs	r1, #64	; 0x40
 8006684:	438a      	bics	r2, r1
 8006686:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800668c:	2380      	movs	r3, #128	; 0x80
 800668e:	019b      	lsls	r3, r3, #6
 8006690:	429a      	cmp	r2, r3
 8006692:	d110      	bne.n	80066b6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	491a      	ldr	r1, [pc, #104]	; (8006708 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80066a0:	400a      	ands	r2, r1
 80066a2:	601a      	str	r2, [r3, #0]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	2180      	movs	r1, #128	; 0x80
 80066b0:	0189      	lsls	r1, r1, #6
 80066b2:	430a      	orrs	r2, r1
 80066b4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	225d      	movs	r2, #93	; 0x5d
 80066ba:	2101      	movs	r1, #1
 80066bc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	225c      	movs	r2, #92	; 0x5c
 80066c2:	2100      	movs	r1, #0
 80066c4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80066c6:	2303      	movs	r3, #3
 80066c8:	e017      	b.n	80066fa <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80066ca:	697b      	ldr	r3, [r7, #20]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d101      	bne.n	80066d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80066d0:	2300      	movs	r3, #0
 80066d2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	3b01      	subs	r3, #1
 80066d8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	68ba      	ldr	r2, [r7, #8]
 80066e2:	4013      	ands	r3, r2
 80066e4:	68ba      	ldr	r2, [r7, #8]
 80066e6:	1ad3      	subs	r3, r2, r3
 80066e8:	425a      	negs	r2, r3
 80066ea:	4153      	adcs	r3, r2
 80066ec:	b2db      	uxtb	r3, r3
 80066ee:	001a      	movs	r2, r3
 80066f0:	1dfb      	adds	r3, r7, #7
 80066f2:	781b      	ldrb	r3, [r3, #0]
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d197      	bne.n	8006628 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80066f8:	2300      	movs	r3, #0
}
 80066fa:	0018      	movs	r0, r3
 80066fc:	46bd      	mov	sp, r7
 80066fe:	b008      	add	sp, #32
 8006700:	bd80      	pop	{r7, pc}
 8006702:	46c0      	nop			; (mov r8, r8)
 8006704:	20000000 	.word	0x20000000
 8006708:	ffffdfff 	.word	0xffffdfff

0800670c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b08a      	sub	sp, #40	; 0x28
 8006710:	af00      	add	r7, sp, #0
 8006712:	60f8      	str	r0, [r7, #12]
 8006714:	60b9      	str	r1, [r7, #8]
 8006716:	607a      	str	r2, [r7, #4]
 8006718:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800671a:	2317      	movs	r3, #23
 800671c:	18fb      	adds	r3, r7, r3
 800671e:	2200      	movs	r2, #0
 8006720:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006722:	f7fb fe1d 	bl	8002360 <HAL_GetTick>
 8006726:	0002      	movs	r2, r0
 8006728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800672a:	1a9b      	subs	r3, r3, r2
 800672c:	683a      	ldr	r2, [r7, #0]
 800672e:	18d3      	adds	r3, r2, r3
 8006730:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006732:	f7fb fe15 	bl	8002360 <HAL_GetTick>
 8006736:	0003      	movs	r3, r0
 8006738:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	330c      	adds	r3, #12
 8006740:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006742:	4b41      	ldr	r3, [pc, #260]	; (8006848 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	0013      	movs	r3, r2
 8006748:	009b      	lsls	r3, r3, #2
 800674a:	189b      	adds	r3, r3, r2
 800674c:	00da      	lsls	r2, r3, #3
 800674e:	1ad3      	subs	r3, r2, r3
 8006750:	0d1b      	lsrs	r3, r3, #20
 8006752:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006754:	4353      	muls	r3, r2
 8006756:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006758:	e068      	b.n	800682c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800675a:	68ba      	ldr	r2, [r7, #8]
 800675c:	23c0      	movs	r3, #192	; 0xc0
 800675e:	00db      	lsls	r3, r3, #3
 8006760:	429a      	cmp	r2, r3
 8006762:	d10a      	bne.n	800677a <SPI_WaitFifoStateUntilTimeout+0x6e>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d107      	bne.n	800677a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800676a:	69fb      	ldr	r3, [r7, #28]
 800676c:	781b      	ldrb	r3, [r3, #0]
 800676e:	b2da      	uxtb	r2, r3
 8006770:	2117      	movs	r1, #23
 8006772:	187b      	adds	r3, r7, r1
 8006774:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006776:	187b      	adds	r3, r7, r1
 8006778:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	3301      	adds	r3, #1
 800677e:	d055      	beq.n	800682c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006780:	f7fb fdee 	bl	8002360 <HAL_GetTick>
 8006784:	0002      	movs	r2, r0
 8006786:	6a3b      	ldr	r3, [r7, #32]
 8006788:	1ad3      	subs	r3, r2, r3
 800678a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800678c:	429a      	cmp	r2, r3
 800678e:	d902      	bls.n	8006796 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8006790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006792:	2b00      	cmp	r3, #0
 8006794:	d142      	bne.n	800681c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	685a      	ldr	r2, [r3, #4]
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	21e0      	movs	r1, #224	; 0xe0
 80067a2:	438a      	bics	r2, r1
 80067a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	685a      	ldr	r2, [r3, #4]
 80067aa:	2382      	movs	r3, #130	; 0x82
 80067ac:	005b      	lsls	r3, r3, #1
 80067ae:	429a      	cmp	r2, r3
 80067b0:	d113      	bne.n	80067da <SPI_WaitFifoStateUntilTimeout+0xce>
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	689a      	ldr	r2, [r3, #8]
 80067b6:	2380      	movs	r3, #128	; 0x80
 80067b8:	021b      	lsls	r3, r3, #8
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d005      	beq.n	80067ca <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	689a      	ldr	r2, [r3, #8]
 80067c2:	2380      	movs	r3, #128	; 0x80
 80067c4:	00db      	lsls	r3, r3, #3
 80067c6:	429a      	cmp	r2, r3
 80067c8:	d107      	bne.n	80067da <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	681a      	ldr	r2, [r3, #0]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	2140      	movs	r1, #64	; 0x40
 80067d6:	438a      	bics	r2, r1
 80067d8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80067de:	2380      	movs	r3, #128	; 0x80
 80067e0:	019b      	lsls	r3, r3, #6
 80067e2:	429a      	cmp	r2, r3
 80067e4:	d110      	bne.n	8006808 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	681a      	ldr	r2, [r3, #0]
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4916      	ldr	r1, [pc, #88]	; (800684c <SPI_WaitFifoStateUntilTimeout+0x140>)
 80067f2:	400a      	ands	r2, r1
 80067f4:	601a      	str	r2, [r3, #0]
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	681a      	ldr	r2, [r3, #0]
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	2180      	movs	r1, #128	; 0x80
 8006802:	0189      	lsls	r1, r1, #6
 8006804:	430a      	orrs	r2, r1
 8006806:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	225d      	movs	r2, #93	; 0x5d
 800680c:	2101      	movs	r1, #1
 800680e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	225c      	movs	r2, #92	; 0x5c
 8006814:	2100      	movs	r1, #0
 8006816:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	e010      	b.n	800683e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800681c:	69bb      	ldr	r3, [r7, #24]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d101      	bne.n	8006826 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8006822:	2300      	movs	r3, #0
 8006824:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8006826:	69bb      	ldr	r3, [r7, #24]
 8006828:	3b01      	subs	r3, #1
 800682a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	689b      	ldr	r3, [r3, #8]
 8006832:	68ba      	ldr	r2, [r7, #8]
 8006834:	4013      	ands	r3, r2
 8006836:	687a      	ldr	r2, [r7, #4]
 8006838:	429a      	cmp	r2, r3
 800683a:	d18e      	bne.n	800675a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800683c:	2300      	movs	r3, #0
}
 800683e:	0018      	movs	r0, r3
 8006840:	46bd      	mov	sp, r7
 8006842:	b00a      	add	sp, #40	; 0x28
 8006844:	bd80      	pop	{r7, pc}
 8006846:	46c0      	nop			; (mov r8, r8)
 8006848:	20000000 	.word	0x20000000
 800684c:	ffffdfff 	.word	0xffffdfff

08006850 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b086      	sub	sp, #24
 8006854:	af02      	add	r7, sp, #8
 8006856:	60f8      	str	r0, [r7, #12]
 8006858:	60b9      	str	r1, [r7, #8]
 800685a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800685c:	68ba      	ldr	r2, [r7, #8]
 800685e:	23c0      	movs	r3, #192	; 0xc0
 8006860:	0159      	lsls	r1, r3, #5
 8006862:	68f8      	ldr	r0, [r7, #12]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	9300      	str	r3, [sp, #0]
 8006868:	0013      	movs	r3, r2
 800686a:	2200      	movs	r2, #0
 800686c:	f7ff ff4e 	bl	800670c <SPI_WaitFifoStateUntilTimeout>
 8006870:	1e03      	subs	r3, r0, #0
 8006872:	d007      	beq.n	8006884 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006878:	2220      	movs	r2, #32
 800687a:	431a      	orrs	r2, r3
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006880:	2303      	movs	r3, #3
 8006882:	e027      	b.n	80068d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006884:	68ba      	ldr	r2, [r7, #8]
 8006886:	68f8      	ldr	r0, [r7, #12]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	9300      	str	r3, [sp, #0]
 800688c:	0013      	movs	r3, r2
 800688e:	2200      	movs	r2, #0
 8006890:	2180      	movs	r1, #128	; 0x80
 8006892:	f7ff fead 	bl	80065f0 <SPI_WaitFlagStateUntilTimeout>
 8006896:	1e03      	subs	r3, r0, #0
 8006898:	d007      	beq.n	80068aa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800689e:	2220      	movs	r2, #32
 80068a0:	431a      	orrs	r2, r3
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80068a6:	2303      	movs	r3, #3
 80068a8:	e014      	b.n	80068d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80068aa:	68ba      	ldr	r2, [r7, #8]
 80068ac:	23c0      	movs	r3, #192	; 0xc0
 80068ae:	00d9      	lsls	r1, r3, #3
 80068b0:	68f8      	ldr	r0, [r7, #12]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	9300      	str	r3, [sp, #0]
 80068b6:	0013      	movs	r3, r2
 80068b8:	2200      	movs	r2, #0
 80068ba:	f7ff ff27 	bl	800670c <SPI_WaitFifoStateUntilTimeout>
 80068be:	1e03      	subs	r3, r0, #0
 80068c0:	d007      	beq.n	80068d2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80068c6:	2220      	movs	r2, #32
 80068c8:	431a      	orrs	r2, r3
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80068ce:	2303      	movs	r3, #3
 80068d0:	e000      	b.n	80068d4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80068d2:	2300      	movs	r3, #0
}
 80068d4:	0018      	movs	r0, r3
 80068d6:	46bd      	mov	sp, r7
 80068d8:	b004      	add	sp, #16
 80068da:	bd80      	pop	{r7, pc}

080068dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b082      	sub	sp, #8
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d101      	bne.n	80068ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	e042      	b.n	8006974 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	223d      	movs	r2, #61	; 0x3d
 80068f2:	5c9b      	ldrb	r3, [r3, r2]
 80068f4:	b2db      	uxtb	r3, r3
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d107      	bne.n	800690a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	223c      	movs	r2, #60	; 0x3c
 80068fe:	2100      	movs	r1, #0
 8006900:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	0018      	movs	r0, r3
 8006906:	f7fb f917 	bl	8001b38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	223d      	movs	r2, #61	; 0x3d
 800690e:	2102      	movs	r1, #2
 8006910:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681a      	ldr	r2, [r3, #0]
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	3304      	adds	r3, #4
 800691a:	0019      	movs	r1, r3
 800691c:	0010      	movs	r0, r2
 800691e:	f000 fa65 	bl	8006dec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2246      	movs	r2, #70	; 0x46
 8006926:	2101      	movs	r1, #1
 8006928:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	223e      	movs	r2, #62	; 0x3e
 800692e:	2101      	movs	r1, #1
 8006930:	5499      	strb	r1, [r3, r2]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	223f      	movs	r2, #63	; 0x3f
 8006936:	2101      	movs	r1, #1
 8006938:	5499      	strb	r1, [r3, r2]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2240      	movs	r2, #64	; 0x40
 800693e:	2101      	movs	r1, #1
 8006940:	5499      	strb	r1, [r3, r2]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2241      	movs	r2, #65	; 0x41
 8006946:	2101      	movs	r1, #1
 8006948:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2242      	movs	r2, #66	; 0x42
 800694e:	2101      	movs	r1, #1
 8006950:	5499      	strb	r1, [r3, r2]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2243      	movs	r2, #67	; 0x43
 8006956:	2101      	movs	r1, #1
 8006958:	5499      	strb	r1, [r3, r2]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2244      	movs	r2, #68	; 0x44
 800695e:	2101      	movs	r1, #1
 8006960:	5499      	strb	r1, [r3, r2]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2245      	movs	r2, #69	; 0x45
 8006966:	2101      	movs	r1, #1
 8006968:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	223d      	movs	r2, #61	; 0x3d
 800696e:	2101      	movs	r1, #1
 8006970:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006972:	2300      	movs	r3, #0
}
 8006974:	0018      	movs	r0, r3
 8006976:	46bd      	mov	sp, r7
 8006978:	b002      	add	sp, #8
 800697a:	bd80      	pop	{r7, pc}

0800697c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b084      	sub	sp, #16
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	223d      	movs	r2, #61	; 0x3d
 8006988:	5c9b      	ldrb	r3, [r3, r2]
 800698a:	b2db      	uxtb	r3, r3
 800698c:	2b01      	cmp	r3, #1
 800698e:	d001      	beq.n	8006994 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006990:	2301      	movs	r3, #1
 8006992:	e03b      	b.n	8006a0c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	223d      	movs	r2, #61	; 0x3d
 8006998:	2102      	movs	r1, #2
 800699a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	68da      	ldr	r2, [r3, #12]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	2101      	movs	r1, #1
 80069a8:	430a      	orrs	r2, r1
 80069aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a18      	ldr	r2, [pc, #96]	; (8006a14 <HAL_TIM_Base_Start_IT+0x98>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d00f      	beq.n	80069d6 <HAL_TIM_Base_Start_IT+0x5a>
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681a      	ldr	r2, [r3, #0]
 80069ba:	2380      	movs	r3, #128	; 0x80
 80069bc:	05db      	lsls	r3, r3, #23
 80069be:	429a      	cmp	r2, r3
 80069c0:	d009      	beq.n	80069d6 <HAL_TIM_Base_Start_IT+0x5a>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	4a14      	ldr	r2, [pc, #80]	; (8006a18 <HAL_TIM_Base_Start_IT+0x9c>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d004      	beq.n	80069d6 <HAL_TIM_Base_Start_IT+0x5a>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4a12      	ldr	r2, [pc, #72]	; (8006a1c <HAL_TIM_Base_Start_IT+0xa0>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d111      	bne.n	80069fa <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	2207      	movs	r2, #7
 80069de:	4013      	ands	r3, r2
 80069e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	2b06      	cmp	r3, #6
 80069e6:	d010      	beq.n	8006a0a <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	681a      	ldr	r2, [r3, #0]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	2101      	movs	r1, #1
 80069f4:	430a      	orrs	r2, r1
 80069f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069f8:	e007      	b.n	8006a0a <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	681a      	ldr	r2, [r3, #0]
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	2101      	movs	r1, #1
 8006a06:	430a      	orrs	r2, r1
 8006a08:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006a0a:	2300      	movs	r3, #0
}
 8006a0c:	0018      	movs	r0, r3
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	b004      	add	sp, #16
 8006a12:	bd80      	pop	{r7, pc}
 8006a14:	40012c00 	.word	0x40012c00
 8006a18:	40000400 	.word	0x40000400
 8006a1c:	40014000 	.word	0x40014000

08006a20 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b082      	sub	sp, #8
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d101      	bne.n	8006a32 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006a2e:	2301      	movs	r3, #1
 8006a30:	e042      	b.n	8006ab8 <HAL_TIM_OC_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	223d      	movs	r2, #61	; 0x3d
 8006a36:	5c9b      	ldrb	r3, [r3, r2]
 8006a38:	b2db      	uxtb	r3, r3
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d107      	bne.n	8006a4e <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	223c      	movs	r2, #60	; 0x3c
 8006a42:	2100      	movs	r1, #0
 8006a44:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	0018      	movs	r0, r3
 8006a4a:	f000 f839 	bl	8006ac0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	223d      	movs	r2, #61	; 0x3d
 8006a52:	2102      	movs	r1, #2
 8006a54:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	3304      	adds	r3, #4
 8006a5e:	0019      	movs	r1, r3
 8006a60:	0010      	movs	r0, r2
 8006a62:	f000 f9c3 	bl	8006dec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2246      	movs	r2, #70	; 0x46
 8006a6a:	2101      	movs	r1, #1
 8006a6c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	223e      	movs	r2, #62	; 0x3e
 8006a72:	2101      	movs	r1, #1
 8006a74:	5499      	strb	r1, [r3, r2]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	223f      	movs	r2, #63	; 0x3f
 8006a7a:	2101      	movs	r1, #1
 8006a7c:	5499      	strb	r1, [r3, r2]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2240      	movs	r2, #64	; 0x40
 8006a82:	2101      	movs	r1, #1
 8006a84:	5499      	strb	r1, [r3, r2]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2241      	movs	r2, #65	; 0x41
 8006a8a:	2101      	movs	r1, #1
 8006a8c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2242      	movs	r2, #66	; 0x42
 8006a92:	2101      	movs	r1, #1
 8006a94:	5499      	strb	r1, [r3, r2]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2243      	movs	r2, #67	; 0x43
 8006a9a:	2101      	movs	r1, #1
 8006a9c:	5499      	strb	r1, [r3, r2]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2244      	movs	r2, #68	; 0x44
 8006aa2:	2101      	movs	r1, #1
 8006aa4:	5499      	strb	r1, [r3, r2]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2245      	movs	r2, #69	; 0x45
 8006aaa:	2101      	movs	r1, #1
 8006aac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	223d      	movs	r2, #61	; 0x3d
 8006ab2:	2101      	movs	r1, #1
 8006ab4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006ab6:	2300      	movs	r3, #0
}
 8006ab8:	0018      	movs	r0, r3
 8006aba:	46bd      	mov	sp, r7
 8006abc:	b002      	add	sp, #8
 8006abe:	bd80      	pop	{r7, pc}

08006ac0 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b082      	sub	sp, #8
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006ac8:	46c0      	nop			; (mov r8, r8)
 8006aca:	46bd      	mov	sp, r7
 8006acc:	b002      	add	sp, #8
 8006ace:	bd80      	pop	{r7, pc}

08006ad0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b082      	sub	sp, #8
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	691b      	ldr	r3, [r3, #16]
 8006ade:	2202      	movs	r2, #2
 8006ae0:	4013      	ands	r3, r2
 8006ae2:	2b02      	cmp	r3, #2
 8006ae4:	d124      	bne.n	8006b30 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	68db      	ldr	r3, [r3, #12]
 8006aec:	2202      	movs	r2, #2
 8006aee:	4013      	ands	r3, r2
 8006af0:	2b02      	cmp	r3, #2
 8006af2:	d11d      	bne.n	8006b30 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	2203      	movs	r2, #3
 8006afa:	4252      	negs	r2, r2
 8006afc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2201      	movs	r2, #1
 8006b02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	699b      	ldr	r3, [r3, #24]
 8006b0a:	2203      	movs	r2, #3
 8006b0c:	4013      	ands	r3, r2
 8006b0e:	d004      	beq.n	8006b1a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	0018      	movs	r0, r3
 8006b14:	f000 f952 	bl	8006dbc <HAL_TIM_IC_CaptureCallback>
 8006b18:	e007      	b.n	8006b2a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	0018      	movs	r0, r3
 8006b1e:	f000 f945 	bl	8006dac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	0018      	movs	r0, r3
 8006b26:	f000 f951 	bl	8006dcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	691b      	ldr	r3, [r3, #16]
 8006b36:	2204      	movs	r2, #4
 8006b38:	4013      	ands	r3, r2
 8006b3a:	2b04      	cmp	r3, #4
 8006b3c:	d125      	bne.n	8006b8a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	68db      	ldr	r3, [r3, #12]
 8006b44:	2204      	movs	r2, #4
 8006b46:	4013      	ands	r3, r2
 8006b48:	2b04      	cmp	r3, #4
 8006b4a:	d11e      	bne.n	8006b8a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	2205      	movs	r2, #5
 8006b52:	4252      	negs	r2, r2
 8006b54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2202      	movs	r2, #2
 8006b5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	699a      	ldr	r2, [r3, #24]
 8006b62:	23c0      	movs	r3, #192	; 0xc0
 8006b64:	009b      	lsls	r3, r3, #2
 8006b66:	4013      	ands	r3, r2
 8006b68:	d004      	beq.n	8006b74 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	0018      	movs	r0, r3
 8006b6e:	f000 f925 	bl	8006dbc <HAL_TIM_IC_CaptureCallback>
 8006b72:	e007      	b.n	8006b84 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	0018      	movs	r0, r3
 8006b78:	f000 f918 	bl	8006dac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	0018      	movs	r0, r3
 8006b80:	f000 f924 	bl	8006dcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2200      	movs	r2, #0
 8006b88:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	691b      	ldr	r3, [r3, #16]
 8006b90:	2208      	movs	r2, #8
 8006b92:	4013      	ands	r3, r2
 8006b94:	2b08      	cmp	r3, #8
 8006b96:	d124      	bne.n	8006be2 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	68db      	ldr	r3, [r3, #12]
 8006b9e:	2208      	movs	r2, #8
 8006ba0:	4013      	ands	r3, r2
 8006ba2:	2b08      	cmp	r3, #8
 8006ba4:	d11d      	bne.n	8006be2 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	2209      	movs	r2, #9
 8006bac:	4252      	negs	r2, r2
 8006bae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2204      	movs	r2, #4
 8006bb4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	69db      	ldr	r3, [r3, #28]
 8006bbc:	2203      	movs	r2, #3
 8006bbe:	4013      	ands	r3, r2
 8006bc0:	d004      	beq.n	8006bcc <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	0018      	movs	r0, r3
 8006bc6:	f000 f8f9 	bl	8006dbc <HAL_TIM_IC_CaptureCallback>
 8006bca:	e007      	b.n	8006bdc <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	0018      	movs	r0, r3
 8006bd0:	f000 f8ec 	bl	8006dac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	0018      	movs	r0, r3
 8006bd8:	f000 f8f8 	bl	8006dcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2200      	movs	r2, #0
 8006be0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	691b      	ldr	r3, [r3, #16]
 8006be8:	2210      	movs	r2, #16
 8006bea:	4013      	ands	r3, r2
 8006bec:	2b10      	cmp	r3, #16
 8006bee:	d125      	bne.n	8006c3c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	68db      	ldr	r3, [r3, #12]
 8006bf6:	2210      	movs	r2, #16
 8006bf8:	4013      	ands	r3, r2
 8006bfa:	2b10      	cmp	r3, #16
 8006bfc:	d11e      	bne.n	8006c3c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	2211      	movs	r2, #17
 8006c04:	4252      	negs	r2, r2
 8006c06:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2208      	movs	r2, #8
 8006c0c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	69da      	ldr	r2, [r3, #28]
 8006c14:	23c0      	movs	r3, #192	; 0xc0
 8006c16:	009b      	lsls	r3, r3, #2
 8006c18:	4013      	ands	r3, r2
 8006c1a:	d004      	beq.n	8006c26 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	0018      	movs	r0, r3
 8006c20:	f000 f8cc 	bl	8006dbc <HAL_TIM_IC_CaptureCallback>
 8006c24:	e007      	b.n	8006c36 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	0018      	movs	r0, r3
 8006c2a:	f000 f8bf 	bl	8006dac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	0018      	movs	r0, r3
 8006c32:	f000 f8cb 	bl	8006dcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	691b      	ldr	r3, [r3, #16]
 8006c42:	2201      	movs	r2, #1
 8006c44:	4013      	ands	r3, r2
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d10f      	bne.n	8006c6a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	68db      	ldr	r3, [r3, #12]
 8006c50:	2201      	movs	r2, #1
 8006c52:	4013      	ands	r3, r2
 8006c54:	2b01      	cmp	r3, #1
 8006c56:	d108      	bne.n	8006c6a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	2202      	movs	r2, #2
 8006c5e:	4252      	negs	r2, r2
 8006c60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	0018      	movs	r0, r3
 8006c66:	f7f9 fd37 	bl	80006d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	691b      	ldr	r3, [r3, #16]
 8006c70:	2280      	movs	r2, #128	; 0x80
 8006c72:	4013      	ands	r3, r2
 8006c74:	2b80      	cmp	r3, #128	; 0x80
 8006c76:	d10f      	bne.n	8006c98 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	68db      	ldr	r3, [r3, #12]
 8006c7e:	2280      	movs	r2, #128	; 0x80
 8006c80:	4013      	ands	r3, r2
 8006c82:	2b80      	cmp	r3, #128	; 0x80
 8006c84:	d108      	bne.n	8006c98 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	2281      	movs	r2, #129	; 0x81
 8006c8c:	4252      	negs	r2, r2
 8006c8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	0018      	movs	r0, r3
 8006c94:	f000 fb2e 	bl	80072f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	691b      	ldr	r3, [r3, #16]
 8006c9e:	2240      	movs	r2, #64	; 0x40
 8006ca0:	4013      	ands	r3, r2
 8006ca2:	2b40      	cmp	r3, #64	; 0x40
 8006ca4:	d10f      	bne.n	8006cc6 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	68db      	ldr	r3, [r3, #12]
 8006cac:	2240      	movs	r2, #64	; 0x40
 8006cae:	4013      	ands	r3, r2
 8006cb0:	2b40      	cmp	r3, #64	; 0x40
 8006cb2:	d108      	bne.n	8006cc6 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	2241      	movs	r2, #65	; 0x41
 8006cba:	4252      	negs	r2, r2
 8006cbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	0018      	movs	r0, r3
 8006cc2:	f000 f88b 	bl	8006ddc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	691b      	ldr	r3, [r3, #16]
 8006ccc:	2220      	movs	r2, #32
 8006cce:	4013      	ands	r3, r2
 8006cd0:	2b20      	cmp	r3, #32
 8006cd2:	d10f      	bne.n	8006cf4 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	68db      	ldr	r3, [r3, #12]
 8006cda:	2220      	movs	r2, #32
 8006cdc:	4013      	ands	r3, r2
 8006cde:	2b20      	cmp	r3, #32
 8006ce0:	d108      	bne.n	8006cf4 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	2221      	movs	r2, #33	; 0x21
 8006ce8:	4252      	negs	r2, r2
 8006cea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	0018      	movs	r0, r3
 8006cf0:	f000 faf8 	bl	80072e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006cf4:	46c0      	nop			; (mov r8, r8)
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	b002      	add	sp, #8
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b086      	sub	sp, #24
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	60f8      	str	r0, [r7, #12]
 8006d04:	60b9      	str	r1, [r7, #8]
 8006d06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d08:	2317      	movs	r3, #23
 8006d0a:	18fb      	adds	r3, r7, r3
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	223c      	movs	r2, #60	; 0x3c
 8006d14:	5c9b      	ldrb	r3, [r3, r2]
 8006d16:	2b01      	cmp	r3, #1
 8006d18:	d101      	bne.n	8006d1e <HAL_TIM_OC_ConfigChannel+0x22>
 8006d1a:	2302      	movs	r3, #2
 8006d1c:	e042      	b.n	8006da4 <HAL_TIM_OC_ConfigChannel+0xa8>
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	223c      	movs	r2, #60	; 0x3c
 8006d22:	2101      	movs	r1, #1
 8006d24:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2b0c      	cmp	r3, #12
 8006d2a:	d027      	beq.n	8006d7c <HAL_TIM_OC_ConfigChannel+0x80>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2b0c      	cmp	r3, #12
 8006d30:	d82c      	bhi.n	8006d8c <HAL_TIM_OC_ConfigChannel+0x90>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2b08      	cmp	r3, #8
 8006d36:	d019      	beq.n	8006d6c <HAL_TIM_OC_ConfigChannel+0x70>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2b08      	cmp	r3, #8
 8006d3c:	d826      	bhi.n	8006d8c <HAL_TIM_OC_ConfigChannel+0x90>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d003      	beq.n	8006d4c <HAL_TIM_OC_ConfigChannel+0x50>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2b04      	cmp	r3, #4
 8006d48:	d008      	beq.n	8006d5c <HAL_TIM_OC_ConfigChannel+0x60>
 8006d4a:	e01f      	b.n	8006d8c <HAL_TIM_OC_ConfigChannel+0x90>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	68ba      	ldr	r2, [r7, #8]
 8006d52:	0011      	movs	r1, r2
 8006d54:	0018      	movs	r0, r3
 8006d56:	f000 f8c9 	bl	8006eec <TIM_OC1_SetConfig>
      break;
 8006d5a:	e01c      	b.n	8006d96 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	68ba      	ldr	r2, [r7, #8]
 8006d62:	0011      	movs	r1, r2
 8006d64:	0018      	movs	r0, r3
 8006d66:	f000 f949 	bl	8006ffc <TIM_OC2_SetConfig>
      break;
 8006d6a:	e014      	b.n	8006d96 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	68ba      	ldr	r2, [r7, #8]
 8006d72:	0011      	movs	r1, r2
 8006d74:	0018      	movs	r0, r3
 8006d76:	f000 f9c5 	bl	8007104 <TIM_OC3_SetConfig>
      break;
 8006d7a:	e00c      	b.n	8006d96 <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	68ba      	ldr	r2, [r7, #8]
 8006d82:	0011      	movs	r1, r2
 8006d84:	0018      	movs	r0, r3
 8006d86:	f000 fa43 	bl	8007210 <TIM_OC4_SetConfig>
      break;
 8006d8a:	e004      	b.n	8006d96 <HAL_TIM_OC_ConfigChannel+0x9a>
    }

    default:
      status = HAL_ERROR;
 8006d8c:	2317      	movs	r3, #23
 8006d8e:	18fb      	adds	r3, r7, r3
 8006d90:	2201      	movs	r2, #1
 8006d92:	701a      	strb	r2, [r3, #0]
      break;
 8006d94:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	223c      	movs	r2, #60	; 0x3c
 8006d9a:	2100      	movs	r1, #0
 8006d9c:	5499      	strb	r1, [r3, r2]

  return status;
 8006d9e:	2317      	movs	r3, #23
 8006da0:	18fb      	adds	r3, r7, r3
 8006da2:	781b      	ldrb	r3, [r3, #0]
}
 8006da4:	0018      	movs	r0, r3
 8006da6:	46bd      	mov	sp, r7
 8006da8:	b006      	add	sp, #24
 8006daa:	bd80      	pop	{r7, pc}

08006dac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b082      	sub	sp, #8
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006db4:	46c0      	nop			; (mov r8, r8)
 8006db6:	46bd      	mov	sp, r7
 8006db8:	b002      	add	sp, #8
 8006dba:	bd80      	pop	{r7, pc}

08006dbc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b082      	sub	sp, #8
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006dc4:	46c0      	nop			; (mov r8, r8)
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	b002      	add	sp, #8
 8006dca:	bd80      	pop	{r7, pc}

08006dcc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b082      	sub	sp, #8
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006dd4:	46c0      	nop			; (mov r8, r8)
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	b002      	add	sp, #8
 8006dda:	bd80      	pop	{r7, pc}

08006ddc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b082      	sub	sp, #8
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006de4:	46c0      	nop			; (mov r8, r8)
 8006de6:	46bd      	mov	sp, r7
 8006de8:	b002      	add	sp, #8
 8006dea:	bd80      	pop	{r7, pc}

08006dec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b084      	sub	sp, #16
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
 8006df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	4a34      	ldr	r2, [pc, #208]	; (8006ed0 <TIM_Base_SetConfig+0xe4>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d008      	beq.n	8006e16 <TIM_Base_SetConfig+0x2a>
 8006e04:	687a      	ldr	r2, [r7, #4]
 8006e06:	2380      	movs	r3, #128	; 0x80
 8006e08:	05db      	lsls	r3, r3, #23
 8006e0a:	429a      	cmp	r2, r3
 8006e0c:	d003      	beq.n	8006e16 <TIM_Base_SetConfig+0x2a>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	4a30      	ldr	r2, [pc, #192]	; (8006ed4 <TIM_Base_SetConfig+0xe8>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d108      	bne.n	8006e28 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2270      	movs	r2, #112	; 0x70
 8006e1a:	4393      	bics	r3, r2
 8006e1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	685b      	ldr	r3, [r3, #4]
 8006e22:	68fa      	ldr	r2, [r7, #12]
 8006e24:	4313      	orrs	r3, r2
 8006e26:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a29      	ldr	r2, [pc, #164]	; (8006ed0 <TIM_Base_SetConfig+0xe4>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d018      	beq.n	8006e62 <TIM_Base_SetConfig+0x76>
 8006e30:	687a      	ldr	r2, [r7, #4]
 8006e32:	2380      	movs	r3, #128	; 0x80
 8006e34:	05db      	lsls	r3, r3, #23
 8006e36:	429a      	cmp	r2, r3
 8006e38:	d013      	beq.n	8006e62 <TIM_Base_SetConfig+0x76>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	4a25      	ldr	r2, [pc, #148]	; (8006ed4 <TIM_Base_SetConfig+0xe8>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d00f      	beq.n	8006e62 <TIM_Base_SetConfig+0x76>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	4a24      	ldr	r2, [pc, #144]	; (8006ed8 <TIM_Base_SetConfig+0xec>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d00b      	beq.n	8006e62 <TIM_Base_SetConfig+0x76>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	4a23      	ldr	r2, [pc, #140]	; (8006edc <TIM_Base_SetConfig+0xf0>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d007      	beq.n	8006e62 <TIM_Base_SetConfig+0x76>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	4a22      	ldr	r2, [pc, #136]	; (8006ee0 <TIM_Base_SetConfig+0xf4>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d003      	beq.n	8006e62 <TIM_Base_SetConfig+0x76>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	4a21      	ldr	r2, [pc, #132]	; (8006ee4 <TIM_Base_SetConfig+0xf8>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d108      	bne.n	8006e74 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	4a20      	ldr	r2, [pc, #128]	; (8006ee8 <TIM_Base_SetConfig+0xfc>)
 8006e66:	4013      	ands	r3, r2
 8006e68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	68fa      	ldr	r2, [r7, #12]
 8006e70:	4313      	orrs	r3, r2
 8006e72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2280      	movs	r2, #128	; 0x80
 8006e78:	4393      	bics	r3, r2
 8006e7a:	001a      	movs	r2, r3
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	695b      	ldr	r3, [r3, #20]
 8006e80:	4313      	orrs	r3, r2
 8006e82:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	68fa      	ldr	r2, [r7, #12]
 8006e88:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	689a      	ldr	r2, [r3, #8]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	681a      	ldr	r2, [r3, #0]
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	4a0c      	ldr	r2, [pc, #48]	; (8006ed0 <TIM_Base_SetConfig+0xe4>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d00b      	beq.n	8006eba <TIM_Base_SetConfig+0xce>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	4a0d      	ldr	r2, [pc, #52]	; (8006edc <TIM_Base_SetConfig+0xf0>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d007      	beq.n	8006eba <TIM_Base_SetConfig+0xce>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	4a0c      	ldr	r2, [pc, #48]	; (8006ee0 <TIM_Base_SetConfig+0xf4>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d003      	beq.n	8006eba <TIM_Base_SetConfig+0xce>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	4a0b      	ldr	r2, [pc, #44]	; (8006ee4 <TIM_Base_SetConfig+0xf8>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d103      	bne.n	8006ec2 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	691a      	ldr	r2, [r3, #16]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	615a      	str	r2, [r3, #20]
}
 8006ec8:	46c0      	nop			; (mov r8, r8)
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	b004      	add	sp, #16
 8006ece:	bd80      	pop	{r7, pc}
 8006ed0:	40012c00 	.word	0x40012c00
 8006ed4:	40000400 	.word	0x40000400
 8006ed8:	40002000 	.word	0x40002000
 8006edc:	40014000 	.word	0x40014000
 8006ee0:	40014400 	.word	0x40014400
 8006ee4:	40014800 	.word	0x40014800
 8006ee8:	fffffcff 	.word	0xfffffcff

08006eec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b086      	sub	sp, #24
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
 8006ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6a1b      	ldr	r3, [r3, #32]
 8006efa:	2201      	movs	r2, #1
 8006efc:	4393      	bics	r3, r2
 8006efe:	001a      	movs	r2, r3
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6a1b      	ldr	r3, [r3, #32]
 8006f08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	699b      	ldr	r3, [r3, #24]
 8006f14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2270      	movs	r2, #112	; 0x70
 8006f1a:	4393      	bics	r3, r2
 8006f1c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2203      	movs	r2, #3
 8006f22:	4393      	bics	r3, r2
 8006f24:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	68fa      	ldr	r2, [r7, #12]
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	2202      	movs	r2, #2
 8006f34:	4393      	bics	r3, r2
 8006f36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	689b      	ldr	r3, [r3, #8]
 8006f3c:	697a      	ldr	r2, [r7, #20]
 8006f3e:	4313      	orrs	r3, r2
 8006f40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	4a27      	ldr	r2, [pc, #156]	; (8006fe4 <TIM_OC1_SetConfig+0xf8>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d00b      	beq.n	8006f62 <TIM_OC1_SetConfig+0x76>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	4a26      	ldr	r2, [pc, #152]	; (8006fe8 <TIM_OC1_SetConfig+0xfc>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d007      	beq.n	8006f62 <TIM_OC1_SetConfig+0x76>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	4a25      	ldr	r2, [pc, #148]	; (8006fec <TIM_OC1_SetConfig+0x100>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d003      	beq.n	8006f62 <TIM_OC1_SetConfig+0x76>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	4a24      	ldr	r2, [pc, #144]	; (8006ff0 <TIM_OC1_SetConfig+0x104>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d10c      	bne.n	8006f7c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	2208      	movs	r2, #8
 8006f66:	4393      	bics	r3, r2
 8006f68:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	68db      	ldr	r3, [r3, #12]
 8006f6e:	697a      	ldr	r2, [r7, #20]
 8006f70:	4313      	orrs	r3, r2
 8006f72:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	2204      	movs	r2, #4
 8006f78:	4393      	bics	r3, r2
 8006f7a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4a19      	ldr	r2, [pc, #100]	; (8006fe4 <TIM_OC1_SetConfig+0xf8>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d00b      	beq.n	8006f9c <TIM_OC1_SetConfig+0xb0>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a18      	ldr	r2, [pc, #96]	; (8006fe8 <TIM_OC1_SetConfig+0xfc>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d007      	beq.n	8006f9c <TIM_OC1_SetConfig+0xb0>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	4a17      	ldr	r2, [pc, #92]	; (8006fec <TIM_OC1_SetConfig+0x100>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d003      	beq.n	8006f9c <TIM_OC1_SetConfig+0xb0>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	4a16      	ldr	r2, [pc, #88]	; (8006ff0 <TIM_OC1_SetConfig+0x104>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d111      	bne.n	8006fc0 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	4a15      	ldr	r2, [pc, #84]	; (8006ff4 <TIM_OC1_SetConfig+0x108>)
 8006fa0:	4013      	ands	r3, r2
 8006fa2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	4a14      	ldr	r2, [pc, #80]	; (8006ff8 <TIM_OC1_SetConfig+0x10c>)
 8006fa8:	4013      	ands	r3, r2
 8006faa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	695b      	ldr	r3, [r3, #20]
 8006fb0:	693a      	ldr	r2, [r7, #16]
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	699b      	ldr	r3, [r3, #24]
 8006fba:	693a      	ldr	r2, [r7, #16]
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	693a      	ldr	r2, [r7, #16]
 8006fc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	68fa      	ldr	r2, [r7, #12]
 8006fca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	685a      	ldr	r2, [r3, #4]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	697a      	ldr	r2, [r7, #20]
 8006fd8:	621a      	str	r2, [r3, #32]
}
 8006fda:	46c0      	nop			; (mov r8, r8)
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	b006      	add	sp, #24
 8006fe0:	bd80      	pop	{r7, pc}
 8006fe2:	46c0      	nop			; (mov r8, r8)
 8006fe4:	40012c00 	.word	0x40012c00
 8006fe8:	40014000 	.word	0x40014000
 8006fec:	40014400 	.word	0x40014400
 8006ff0:	40014800 	.word	0x40014800
 8006ff4:	fffffeff 	.word	0xfffffeff
 8006ff8:	fffffdff 	.word	0xfffffdff

08006ffc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b086      	sub	sp, #24
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
 8007004:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6a1b      	ldr	r3, [r3, #32]
 800700a:	2210      	movs	r2, #16
 800700c:	4393      	bics	r3, r2
 800700e:	001a      	movs	r2, r3
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6a1b      	ldr	r3, [r3, #32]
 8007018:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	685b      	ldr	r3, [r3, #4]
 800701e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	699b      	ldr	r3, [r3, #24]
 8007024:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	4a2e      	ldr	r2, [pc, #184]	; (80070e4 <TIM_OC2_SetConfig+0xe8>)
 800702a:	4013      	ands	r3, r2
 800702c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	4a2d      	ldr	r2, [pc, #180]	; (80070e8 <TIM_OC2_SetConfig+0xec>)
 8007032:	4013      	ands	r3, r2
 8007034:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	021b      	lsls	r3, r3, #8
 800703c:	68fa      	ldr	r2, [r7, #12]
 800703e:	4313      	orrs	r3, r2
 8007040:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	2220      	movs	r2, #32
 8007046:	4393      	bics	r3, r2
 8007048:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	011b      	lsls	r3, r3, #4
 8007050:	697a      	ldr	r2, [r7, #20]
 8007052:	4313      	orrs	r3, r2
 8007054:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	4a24      	ldr	r2, [pc, #144]	; (80070ec <TIM_OC2_SetConfig+0xf0>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d10d      	bne.n	800707a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800705e:	697b      	ldr	r3, [r7, #20]
 8007060:	2280      	movs	r2, #128	; 0x80
 8007062:	4393      	bics	r3, r2
 8007064:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	68db      	ldr	r3, [r3, #12]
 800706a:	011b      	lsls	r3, r3, #4
 800706c:	697a      	ldr	r2, [r7, #20]
 800706e:	4313      	orrs	r3, r2
 8007070:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	2240      	movs	r2, #64	; 0x40
 8007076:	4393      	bics	r3, r2
 8007078:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	4a1b      	ldr	r2, [pc, #108]	; (80070ec <TIM_OC2_SetConfig+0xf0>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d00b      	beq.n	800709a <TIM_OC2_SetConfig+0x9e>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	4a1a      	ldr	r2, [pc, #104]	; (80070f0 <TIM_OC2_SetConfig+0xf4>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d007      	beq.n	800709a <TIM_OC2_SetConfig+0x9e>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4a19      	ldr	r2, [pc, #100]	; (80070f4 <TIM_OC2_SetConfig+0xf8>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d003      	beq.n	800709a <TIM_OC2_SetConfig+0x9e>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	4a18      	ldr	r2, [pc, #96]	; (80070f8 <TIM_OC2_SetConfig+0xfc>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d113      	bne.n	80070c2 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	4a17      	ldr	r2, [pc, #92]	; (80070fc <TIM_OC2_SetConfig+0x100>)
 800709e:	4013      	ands	r3, r2
 80070a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80070a2:	693b      	ldr	r3, [r7, #16]
 80070a4:	4a16      	ldr	r2, [pc, #88]	; (8007100 <TIM_OC2_SetConfig+0x104>)
 80070a6:	4013      	ands	r3, r2
 80070a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	695b      	ldr	r3, [r3, #20]
 80070ae:	009b      	lsls	r3, r3, #2
 80070b0:	693a      	ldr	r2, [r7, #16]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	699b      	ldr	r3, [r3, #24]
 80070ba:	009b      	lsls	r3, r3, #2
 80070bc:	693a      	ldr	r2, [r7, #16]
 80070be:	4313      	orrs	r3, r2
 80070c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	693a      	ldr	r2, [r7, #16]
 80070c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	68fa      	ldr	r2, [r7, #12]
 80070cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	685a      	ldr	r2, [r3, #4]
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	697a      	ldr	r2, [r7, #20]
 80070da:	621a      	str	r2, [r3, #32]
}
 80070dc:	46c0      	nop			; (mov r8, r8)
 80070de:	46bd      	mov	sp, r7
 80070e0:	b006      	add	sp, #24
 80070e2:	bd80      	pop	{r7, pc}
 80070e4:	ffff8fff 	.word	0xffff8fff
 80070e8:	fffffcff 	.word	0xfffffcff
 80070ec:	40012c00 	.word	0x40012c00
 80070f0:	40014000 	.word	0x40014000
 80070f4:	40014400 	.word	0x40014400
 80070f8:	40014800 	.word	0x40014800
 80070fc:	fffffbff 	.word	0xfffffbff
 8007100:	fffff7ff 	.word	0xfffff7ff

08007104 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b086      	sub	sp, #24
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a1b      	ldr	r3, [r3, #32]
 8007112:	4a35      	ldr	r2, [pc, #212]	; (80071e8 <TIM_OC3_SetConfig+0xe4>)
 8007114:	401a      	ands	r2, r3
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6a1b      	ldr	r3, [r3, #32]
 800711e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	69db      	ldr	r3, [r3, #28]
 800712a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2270      	movs	r2, #112	; 0x70
 8007130:	4393      	bics	r3, r2
 8007132:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2203      	movs	r2, #3
 8007138:	4393      	bics	r3, r2
 800713a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	68fa      	ldr	r2, [r7, #12]
 8007142:	4313      	orrs	r3, r2
 8007144:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	4a28      	ldr	r2, [pc, #160]	; (80071ec <TIM_OC3_SetConfig+0xe8>)
 800714a:	4013      	ands	r3, r2
 800714c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	689b      	ldr	r3, [r3, #8]
 8007152:	021b      	lsls	r3, r3, #8
 8007154:	697a      	ldr	r2, [r7, #20]
 8007156:	4313      	orrs	r3, r2
 8007158:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	4a24      	ldr	r2, [pc, #144]	; (80071f0 <TIM_OC3_SetConfig+0xec>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d10d      	bne.n	800717e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007162:	697b      	ldr	r3, [r7, #20]
 8007164:	4a23      	ldr	r2, [pc, #140]	; (80071f4 <TIM_OC3_SetConfig+0xf0>)
 8007166:	4013      	ands	r3, r2
 8007168:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	68db      	ldr	r3, [r3, #12]
 800716e:	021b      	lsls	r3, r3, #8
 8007170:	697a      	ldr	r2, [r7, #20]
 8007172:	4313      	orrs	r3, r2
 8007174:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	4a1f      	ldr	r2, [pc, #124]	; (80071f8 <TIM_OC3_SetConfig+0xf4>)
 800717a:	4013      	ands	r3, r2
 800717c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	4a1b      	ldr	r2, [pc, #108]	; (80071f0 <TIM_OC3_SetConfig+0xec>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d00b      	beq.n	800719e <TIM_OC3_SetConfig+0x9a>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	4a1c      	ldr	r2, [pc, #112]	; (80071fc <TIM_OC3_SetConfig+0xf8>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d007      	beq.n	800719e <TIM_OC3_SetConfig+0x9a>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	4a1b      	ldr	r2, [pc, #108]	; (8007200 <TIM_OC3_SetConfig+0xfc>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d003      	beq.n	800719e <TIM_OC3_SetConfig+0x9a>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	4a1a      	ldr	r2, [pc, #104]	; (8007204 <TIM_OC3_SetConfig+0x100>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d113      	bne.n	80071c6 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	4a19      	ldr	r2, [pc, #100]	; (8007208 <TIM_OC3_SetConfig+0x104>)
 80071a2:	4013      	ands	r3, r2
 80071a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80071a6:	693b      	ldr	r3, [r7, #16]
 80071a8:	4a18      	ldr	r2, [pc, #96]	; (800720c <TIM_OC3_SetConfig+0x108>)
 80071aa:	4013      	ands	r3, r2
 80071ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	695b      	ldr	r3, [r3, #20]
 80071b2:	011b      	lsls	r3, r3, #4
 80071b4:	693a      	ldr	r2, [r7, #16]
 80071b6:	4313      	orrs	r3, r2
 80071b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	699b      	ldr	r3, [r3, #24]
 80071be:	011b      	lsls	r3, r3, #4
 80071c0:	693a      	ldr	r2, [r7, #16]
 80071c2:	4313      	orrs	r3, r2
 80071c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	693a      	ldr	r2, [r7, #16]
 80071ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	68fa      	ldr	r2, [r7, #12]
 80071d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	685a      	ldr	r2, [r3, #4]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	697a      	ldr	r2, [r7, #20]
 80071de:	621a      	str	r2, [r3, #32]
}
 80071e0:	46c0      	nop			; (mov r8, r8)
 80071e2:	46bd      	mov	sp, r7
 80071e4:	b006      	add	sp, #24
 80071e6:	bd80      	pop	{r7, pc}
 80071e8:	fffffeff 	.word	0xfffffeff
 80071ec:	fffffdff 	.word	0xfffffdff
 80071f0:	40012c00 	.word	0x40012c00
 80071f4:	fffff7ff 	.word	0xfffff7ff
 80071f8:	fffffbff 	.word	0xfffffbff
 80071fc:	40014000 	.word	0x40014000
 8007200:	40014400 	.word	0x40014400
 8007204:	40014800 	.word	0x40014800
 8007208:	ffffefff 	.word	0xffffefff
 800720c:	ffffdfff 	.word	0xffffdfff

08007210 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b086      	sub	sp, #24
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
 8007218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6a1b      	ldr	r3, [r3, #32]
 800721e:	4a28      	ldr	r2, [pc, #160]	; (80072c0 <TIM_OC4_SetConfig+0xb0>)
 8007220:	401a      	ands	r2, r3
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6a1b      	ldr	r3, [r3, #32]
 800722a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	685b      	ldr	r3, [r3, #4]
 8007230:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	69db      	ldr	r3, [r3, #28]
 8007236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	4a22      	ldr	r2, [pc, #136]	; (80072c4 <TIM_OC4_SetConfig+0xb4>)
 800723c:	4013      	ands	r3, r2
 800723e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	4a21      	ldr	r2, [pc, #132]	; (80072c8 <TIM_OC4_SetConfig+0xb8>)
 8007244:	4013      	ands	r3, r2
 8007246:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	021b      	lsls	r3, r3, #8
 800724e:	68fa      	ldr	r2, [r7, #12]
 8007250:	4313      	orrs	r3, r2
 8007252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007254:	693b      	ldr	r3, [r7, #16]
 8007256:	4a1d      	ldr	r2, [pc, #116]	; (80072cc <TIM_OC4_SetConfig+0xbc>)
 8007258:	4013      	ands	r3, r2
 800725a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	689b      	ldr	r3, [r3, #8]
 8007260:	031b      	lsls	r3, r3, #12
 8007262:	693a      	ldr	r2, [r7, #16]
 8007264:	4313      	orrs	r3, r2
 8007266:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	4a19      	ldr	r2, [pc, #100]	; (80072d0 <TIM_OC4_SetConfig+0xc0>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d00b      	beq.n	8007288 <TIM_OC4_SetConfig+0x78>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	4a18      	ldr	r2, [pc, #96]	; (80072d4 <TIM_OC4_SetConfig+0xc4>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d007      	beq.n	8007288 <TIM_OC4_SetConfig+0x78>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	4a17      	ldr	r2, [pc, #92]	; (80072d8 <TIM_OC4_SetConfig+0xc8>)
 800727c:	4293      	cmp	r3, r2
 800727e:	d003      	beq.n	8007288 <TIM_OC4_SetConfig+0x78>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	4a16      	ldr	r2, [pc, #88]	; (80072dc <TIM_OC4_SetConfig+0xcc>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d109      	bne.n	800729c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	4a15      	ldr	r2, [pc, #84]	; (80072e0 <TIM_OC4_SetConfig+0xd0>)
 800728c:	4013      	ands	r3, r2
 800728e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	695b      	ldr	r3, [r3, #20]
 8007294:	019b      	lsls	r3, r3, #6
 8007296:	697a      	ldr	r2, [r7, #20]
 8007298:	4313      	orrs	r3, r2
 800729a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	697a      	ldr	r2, [r7, #20]
 80072a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	68fa      	ldr	r2, [r7, #12]
 80072a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	685a      	ldr	r2, [r3, #4]
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	693a      	ldr	r2, [r7, #16]
 80072b4:	621a      	str	r2, [r3, #32]
}
 80072b6:	46c0      	nop			; (mov r8, r8)
 80072b8:	46bd      	mov	sp, r7
 80072ba:	b006      	add	sp, #24
 80072bc:	bd80      	pop	{r7, pc}
 80072be:	46c0      	nop			; (mov r8, r8)
 80072c0:	ffffefff 	.word	0xffffefff
 80072c4:	ffff8fff 	.word	0xffff8fff
 80072c8:	fffffcff 	.word	0xfffffcff
 80072cc:	ffffdfff 	.word	0xffffdfff
 80072d0:	40012c00 	.word	0x40012c00
 80072d4:	40014000 	.word	0x40014000
 80072d8:	40014400 	.word	0x40014400
 80072dc:	40014800 	.word	0x40014800
 80072e0:	ffffbfff 	.word	0xffffbfff

080072e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b082      	sub	sp, #8
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80072ec:	46c0      	nop			; (mov r8, r8)
 80072ee:	46bd      	mov	sp, r7
 80072f0:	b002      	add	sp, #8
 80072f2:	bd80      	pop	{r7, pc}

080072f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b082      	sub	sp, #8
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80072fc:	46c0      	nop			; (mov r8, r8)
 80072fe:	46bd      	mov	sp, r7
 8007300:	b002      	add	sp, #8
 8007302:	bd80      	pop	{r7, pc}

08007304 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b082      	sub	sp, #8
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d101      	bne.n	8007316 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007312:	2301      	movs	r3, #1
 8007314:	e044      	b.n	80073a0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800731a:	2b00      	cmp	r3, #0
 800731c:	d107      	bne.n	800732e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2274      	movs	r2, #116	; 0x74
 8007322:	2100      	movs	r1, #0
 8007324:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	0018      	movs	r0, r3
 800732a:	f7fa fc2d 	bl	8001b88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2224      	movs	r2, #36	; 0x24
 8007332:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	2101      	movs	r1, #1
 8007340:	438a      	bics	r2, r1
 8007342:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	0018      	movs	r0, r3
 8007348:	f000 fb24 	bl	8007994 <UART_SetConfig>
 800734c:	0003      	movs	r3, r0
 800734e:	2b01      	cmp	r3, #1
 8007350:	d101      	bne.n	8007356 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	e024      	b.n	80073a0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800735a:	2b00      	cmp	r3, #0
 800735c:	d003      	beq.n	8007366 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	0018      	movs	r0, r3
 8007362:	f000 fc9f 	bl	8007ca4 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	685a      	ldr	r2, [r3, #4]
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	490d      	ldr	r1, [pc, #52]	; (80073a8 <HAL_UART_Init+0xa4>)
 8007372:	400a      	ands	r2, r1
 8007374:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	689a      	ldr	r2, [r3, #8]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	212a      	movs	r1, #42	; 0x2a
 8007382:	438a      	bics	r2, r1
 8007384:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	681a      	ldr	r2, [r3, #0]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	2101      	movs	r1, #1
 8007392:	430a      	orrs	r2, r1
 8007394:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	0018      	movs	r0, r3
 800739a:	f000 fd37 	bl	8007e0c <UART_CheckIdleState>
 800739e:	0003      	movs	r3, r0
}
 80073a0:	0018      	movs	r0, r3
 80073a2:	46bd      	mov	sp, r7
 80073a4:	b002      	add	sp, #8
 80073a6:	bd80      	pop	{r7, pc}
 80073a8:	ffffb7ff 	.word	0xffffb7ff

080073ac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80073ac:	b590      	push	{r4, r7, lr}
 80073ae:	b0ab      	sub	sp, #172	; 0xac
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	69db      	ldr	r3, [r3, #28]
 80073ba:	22a4      	movs	r2, #164	; 0xa4
 80073bc:	18b9      	adds	r1, r7, r2
 80073be:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	20a0      	movs	r0, #160	; 0xa0
 80073c8:	1839      	adds	r1, r7, r0
 80073ca:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	689b      	ldr	r3, [r3, #8]
 80073d2:	219c      	movs	r1, #156	; 0x9c
 80073d4:	1879      	adds	r1, r7, r1
 80073d6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80073d8:	0011      	movs	r1, r2
 80073da:	18bb      	adds	r3, r7, r2
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4a99      	ldr	r2, [pc, #612]	; (8007644 <HAL_UART_IRQHandler+0x298>)
 80073e0:	4013      	ands	r3, r2
 80073e2:	2298      	movs	r2, #152	; 0x98
 80073e4:	18bc      	adds	r4, r7, r2
 80073e6:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80073e8:	18bb      	adds	r3, r7, r2
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d114      	bne.n	800741a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80073f0:	187b      	adds	r3, r7, r1
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	2220      	movs	r2, #32
 80073f6:	4013      	ands	r3, r2
 80073f8:	d00f      	beq.n	800741a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80073fa:	183b      	adds	r3, r7, r0
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	2220      	movs	r2, #32
 8007400:	4013      	ands	r3, r2
 8007402:	d00a      	beq.n	800741a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007408:	2b00      	cmp	r3, #0
 800740a:	d100      	bne.n	800740e <HAL_UART_IRQHandler+0x62>
 800740c:	e296      	b.n	800793c <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007412:	687a      	ldr	r2, [r7, #4]
 8007414:	0010      	movs	r0, r2
 8007416:	4798      	blx	r3
      }
      return;
 8007418:	e290      	b.n	800793c <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800741a:	2398      	movs	r3, #152	; 0x98
 800741c:	18fb      	adds	r3, r7, r3
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d100      	bne.n	8007426 <HAL_UART_IRQHandler+0x7a>
 8007424:	e114      	b.n	8007650 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007426:	239c      	movs	r3, #156	; 0x9c
 8007428:	18fb      	adds	r3, r7, r3
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	2201      	movs	r2, #1
 800742e:	4013      	ands	r3, r2
 8007430:	d106      	bne.n	8007440 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007432:	23a0      	movs	r3, #160	; 0xa0
 8007434:	18fb      	adds	r3, r7, r3
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4a83      	ldr	r2, [pc, #524]	; (8007648 <HAL_UART_IRQHandler+0x29c>)
 800743a:	4013      	ands	r3, r2
 800743c:	d100      	bne.n	8007440 <HAL_UART_IRQHandler+0x94>
 800743e:	e107      	b.n	8007650 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007440:	23a4      	movs	r3, #164	; 0xa4
 8007442:	18fb      	adds	r3, r7, r3
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	2201      	movs	r2, #1
 8007448:	4013      	ands	r3, r2
 800744a:	d012      	beq.n	8007472 <HAL_UART_IRQHandler+0xc6>
 800744c:	23a0      	movs	r3, #160	; 0xa0
 800744e:	18fb      	adds	r3, r7, r3
 8007450:	681a      	ldr	r2, [r3, #0]
 8007452:	2380      	movs	r3, #128	; 0x80
 8007454:	005b      	lsls	r3, r3, #1
 8007456:	4013      	ands	r3, r2
 8007458:	d00b      	beq.n	8007472 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	2201      	movs	r2, #1
 8007460:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2280      	movs	r2, #128	; 0x80
 8007466:	589b      	ldr	r3, [r3, r2]
 8007468:	2201      	movs	r2, #1
 800746a:	431a      	orrs	r2, r3
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2180      	movs	r1, #128	; 0x80
 8007470:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007472:	23a4      	movs	r3, #164	; 0xa4
 8007474:	18fb      	adds	r3, r7, r3
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	2202      	movs	r2, #2
 800747a:	4013      	ands	r3, r2
 800747c:	d011      	beq.n	80074a2 <HAL_UART_IRQHandler+0xf6>
 800747e:	239c      	movs	r3, #156	; 0x9c
 8007480:	18fb      	adds	r3, r7, r3
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	2201      	movs	r2, #1
 8007486:	4013      	ands	r3, r2
 8007488:	d00b      	beq.n	80074a2 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	2202      	movs	r2, #2
 8007490:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2280      	movs	r2, #128	; 0x80
 8007496:	589b      	ldr	r3, [r3, r2]
 8007498:	2204      	movs	r2, #4
 800749a:	431a      	orrs	r2, r3
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2180      	movs	r1, #128	; 0x80
 80074a0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80074a2:	23a4      	movs	r3, #164	; 0xa4
 80074a4:	18fb      	adds	r3, r7, r3
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	2204      	movs	r2, #4
 80074aa:	4013      	ands	r3, r2
 80074ac:	d011      	beq.n	80074d2 <HAL_UART_IRQHandler+0x126>
 80074ae:	239c      	movs	r3, #156	; 0x9c
 80074b0:	18fb      	adds	r3, r7, r3
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	2201      	movs	r2, #1
 80074b6:	4013      	ands	r3, r2
 80074b8:	d00b      	beq.n	80074d2 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	2204      	movs	r2, #4
 80074c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2280      	movs	r2, #128	; 0x80
 80074c6:	589b      	ldr	r3, [r3, r2]
 80074c8:	2202      	movs	r2, #2
 80074ca:	431a      	orrs	r2, r3
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2180      	movs	r1, #128	; 0x80
 80074d0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80074d2:	23a4      	movs	r3, #164	; 0xa4
 80074d4:	18fb      	adds	r3, r7, r3
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	2208      	movs	r2, #8
 80074da:	4013      	ands	r3, r2
 80074dc:	d017      	beq.n	800750e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80074de:	23a0      	movs	r3, #160	; 0xa0
 80074e0:	18fb      	adds	r3, r7, r3
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	2220      	movs	r2, #32
 80074e6:	4013      	ands	r3, r2
 80074e8:	d105      	bne.n	80074f6 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80074ea:	239c      	movs	r3, #156	; 0x9c
 80074ec:	18fb      	adds	r3, r7, r3
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	2201      	movs	r2, #1
 80074f2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80074f4:	d00b      	beq.n	800750e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	2208      	movs	r2, #8
 80074fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2280      	movs	r2, #128	; 0x80
 8007502:	589b      	ldr	r3, [r3, r2]
 8007504:	2208      	movs	r2, #8
 8007506:	431a      	orrs	r2, r3
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2180      	movs	r1, #128	; 0x80
 800750c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800750e:	23a4      	movs	r3, #164	; 0xa4
 8007510:	18fb      	adds	r3, r7, r3
 8007512:	681a      	ldr	r2, [r3, #0]
 8007514:	2380      	movs	r3, #128	; 0x80
 8007516:	011b      	lsls	r3, r3, #4
 8007518:	4013      	ands	r3, r2
 800751a:	d013      	beq.n	8007544 <HAL_UART_IRQHandler+0x198>
 800751c:	23a0      	movs	r3, #160	; 0xa0
 800751e:	18fb      	adds	r3, r7, r3
 8007520:	681a      	ldr	r2, [r3, #0]
 8007522:	2380      	movs	r3, #128	; 0x80
 8007524:	04db      	lsls	r3, r3, #19
 8007526:	4013      	ands	r3, r2
 8007528:	d00c      	beq.n	8007544 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	2280      	movs	r2, #128	; 0x80
 8007530:	0112      	lsls	r2, r2, #4
 8007532:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2280      	movs	r2, #128	; 0x80
 8007538:	589b      	ldr	r3, [r3, r2]
 800753a:	2220      	movs	r2, #32
 800753c:	431a      	orrs	r2, r3
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2180      	movs	r1, #128	; 0x80
 8007542:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2280      	movs	r2, #128	; 0x80
 8007548:	589b      	ldr	r3, [r3, r2]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d100      	bne.n	8007550 <HAL_UART_IRQHandler+0x1a4>
 800754e:	e1f7      	b.n	8007940 <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007550:	23a4      	movs	r3, #164	; 0xa4
 8007552:	18fb      	adds	r3, r7, r3
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	2220      	movs	r2, #32
 8007558:	4013      	ands	r3, r2
 800755a:	d00e      	beq.n	800757a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800755c:	23a0      	movs	r3, #160	; 0xa0
 800755e:	18fb      	adds	r3, r7, r3
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	2220      	movs	r2, #32
 8007564:	4013      	ands	r3, r2
 8007566:	d008      	beq.n	800757a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800756c:	2b00      	cmp	r3, #0
 800756e:	d004      	beq.n	800757a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007574:	687a      	ldr	r2, [r7, #4]
 8007576:	0010      	movs	r0, r2
 8007578:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2280      	movs	r2, #128	; 0x80
 800757e:	589b      	ldr	r3, [r3, r2]
 8007580:	2194      	movs	r1, #148	; 0x94
 8007582:	187a      	adds	r2, r7, r1
 8007584:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	689b      	ldr	r3, [r3, #8]
 800758c:	2240      	movs	r2, #64	; 0x40
 800758e:	4013      	ands	r3, r2
 8007590:	2b40      	cmp	r3, #64	; 0x40
 8007592:	d004      	beq.n	800759e <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007594:	187b      	adds	r3, r7, r1
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	2228      	movs	r2, #40	; 0x28
 800759a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800759c:	d047      	beq.n	800762e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	0018      	movs	r0, r3
 80075a2:	f000 fd3f 	bl	8008024 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	689b      	ldr	r3, [r3, #8]
 80075ac:	2240      	movs	r2, #64	; 0x40
 80075ae:	4013      	ands	r3, r2
 80075b0:	2b40      	cmp	r3, #64	; 0x40
 80075b2:	d137      	bne.n	8007624 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075b4:	f3ef 8310 	mrs	r3, PRIMASK
 80075b8:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80075ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075bc:	2090      	movs	r0, #144	; 0x90
 80075be:	183a      	adds	r2, r7, r0
 80075c0:	6013      	str	r3, [r2, #0]
 80075c2:	2301      	movs	r3, #1
 80075c4:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80075c8:	f383 8810 	msr	PRIMASK, r3
}
 80075cc:	46c0      	nop			; (mov r8, r8)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	689a      	ldr	r2, [r3, #8]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	2140      	movs	r1, #64	; 0x40
 80075da:	438a      	bics	r2, r1
 80075dc:	609a      	str	r2, [r3, #8]
 80075de:	183b      	adds	r3, r7, r0
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075e4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80075e6:	f383 8810 	msr	PRIMASK, r3
}
 80075ea:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d012      	beq.n	800761a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075f8:	4a14      	ldr	r2, [pc, #80]	; (800764c <HAL_UART_IRQHandler+0x2a0>)
 80075fa:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007600:	0018      	movs	r0, r3
 8007602:	f7fb fc87 	bl	8002f14 <HAL_DMA_Abort_IT>
 8007606:	1e03      	subs	r3, r0, #0
 8007608:	d01a      	beq.n	8007640 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800760e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007614:	0018      	movs	r0, r3
 8007616:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007618:	e012      	b.n	8007640 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	0018      	movs	r0, r3
 800761e:	f000 f9a5 	bl	800796c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007622:	e00d      	b.n	8007640 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	0018      	movs	r0, r3
 8007628:	f000 f9a0 	bl	800796c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800762c:	e008      	b.n	8007640 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	0018      	movs	r0, r3
 8007632:	f000 f99b 	bl	800796c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2280      	movs	r2, #128	; 0x80
 800763a:	2100      	movs	r1, #0
 800763c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800763e:	e17f      	b.n	8007940 <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007640:	46c0      	nop			; (mov r8, r8)
    return;
 8007642:	e17d      	b.n	8007940 <HAL_UART_IRQHandler+0x594>
 8007644:	0000080f 	.word	0x0000080f
 8007648:	04000120 	.word	0x04000120
 800764c:	080080e9 	.word	0x080080e9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007654:	2b01      	cmp	r3, #1
 8007656:	d000      	beq.n	800765a <HAL_UART_IRQHandler+0x2ae>
 8007658:	e131      	b.n	80078be <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800765a:	23a4      	movs	r3, #164	; 0xa4
 800765c:	18fb      	adds	r3, r7, r3
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	2210      	movs	r2, #16
 8007662:	4013      	ands	r3, r2
 8007664:	d100      	bne.n	8007668 <HAL_UART_IRQHandler+0x2bc>
 8007666:	e12a      	b.n	80078be <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007668:	23a0      	movs	r3, #160	; 0xa0
 800766a:	18fb      	adds	r3, r7, r3
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	2210      	movs	r2, #16
 8007670:	4013      	ands	r3, r2
 8007672:	d100      	bne.n	8007676 <HAL_UART_IRQHandler+0x2ca>
 8007674:	e123      	b.n	80078be <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	2210      	movs	r2, #16
 800767c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	689b      	ldr	r3, [r3, #8]
 8007684:	2240      	movs	r2, #64	; 0x40
 8007686:	4013      	ands	r3, r2
 8007688:	2b40      	cmp	r3, #64	; 0x40
 800768a:	d000      	beq.n	800768e <HAL_UART_IRQHandler+0x2e2>
 800768c:	e09b      	b.n	80077c6 <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	685a      	ldr	r2, [r3, #4]
 8007696:	217e      	movs	r1, #126	; 0x7e
 8007698:	187b      	adds	r3, r7, r1
 800769a:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800769c:	187b      	adds	r3, r7, r1
 800769e:	881b      	ldrh	r3, [r3, #0]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d100      	bne.n	80076a6 <HAL_UART_IRQHandler+0x2fa>
 80076a4:	e14e      	b.n	8007944 <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2258      	movs	r2, #88	; 0x58
 80076aa:	5a9b      	ldrh	r3, [r3, r2]
 80076ac:	187a      	adds	r2, r7, r1
 80076ae:	8812      	ldrh	r2, [r2, #0]
 80076b0:	429a      	cmp	r2, r3
 80076b2:	d300      	bcc.n	80076b6 <HAL_UART_IRQHandler+0x30a>
 80076b4:	e146      	b.n	8007944 <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	187a      	adds	r2, r7, r1
 80076ba:	215a      	movs	r1, #90	; 0x5a
 80076bc:	8812      	ldrh	r2, [r2, #0]
 80076be:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076c4:	699b      	ldr	r3, [r3, #24]
 80076c6:	2b20      	cmp	r3, #32
 80076c8:	d06e      	beq.n	80077a8 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076ca:	f3ef 8310 	mrs	r3, PRIMASK
 80076ce:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80076d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076d2:	67bb      	str	r3, [r7, #120]	; 0x78
 80076d4:	2301      	movs	r3, #1
 80076d6:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076da:	f383 8810 	msr	PRIMASK, r3
}
 80076de:	46c0      	nop			; (mov r8, r8)
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	681a      	ldr	r2, [r3, #0]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	499a      	ldr	r1, [pc, #616]	; (8007954 <HAL_UART_IRQHandler+0x5a8>)
 80076ec:	400a      	ands	r2, r1
 80076ee:	601a      	str	r2, [r3, #0]
 80076f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80076f2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076f6:	f383 8810 	msr	PRIMASK, r3
}
 80076fa:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80076fc:	f3ef 8310 	mrs	r3, PRIMASK
 8007700:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8007702:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007704:	677b      	str	r3, [r7, #116]	; 0x74
 8007706:	2301      	movs	r3, #1
 8007708:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800770a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800770c:	f383 8810 	msr	PRIMASK, r3
}
 8007710:	46c0      	nop			; (mov r8, r8)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	689a      	ldr	r2, [r3, #8]
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	2101      	movs	r1, #1
 800771e:	438a      	bics	r2, r1
 8007720:	609a      	str	r2, [r3, #8]
 8007722:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007724:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007726:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007728:	f383 8810 	msr	PRIMASK, r3
}
 800772c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800772e:	f3ef 8310 	mrs	r3, PRIMASK
 8007732:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8007734:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007736:	673b      	str	r3, [r7, #112]	; 0x70
 8007738:	2301      	movs	r3, #1
 800773a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800773c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800773e:	f383 8810 	msr	PRIMASK, r3
}
 8007742:	46c0      	nop			; (mov r8, r8)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	689a      	ldr	r2, [r3, #8]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	2140      	movs	r1, #64	; 0x40
 8007750:	438a      	bics	r2, r1
 8007752:	609a      	str	r2, [r3, #8]
 8007754:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007756:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007758:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800775a:	f383 8810 	msr	PRIMASK, r3
}
 800775e:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2220      	movs	r2, #32
 8007764:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2200      	movs	r2, #0
 800776a:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800776c:	f3ef 8310 	mrs	r3, PRIMASK
 8007770:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8007772:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007774:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007776:	2301      	movs	r3, #1
 8007778:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800777a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800777c:	f383 8810 	msr	PRIMASK, r3
}
 8007780:	46c0      	nop			; (mov r8, r8)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	681a      	ldr	r2, [r3, #0]
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	2110      	movs	r1, #16
 800778e:	438a      	bics	r2, r1
 8007790:	601a      	str	r2, [r3, #0]
 8007792:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007794:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007796:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007798:	f383 8810 	msr	PRIMASK, r3
}
 800779c:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077a2:	0018      	movs	r0, r3
 80077a4:	f7fb fb7e 	bl	8002ea4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2258      	movs	r2, #88	; 0x58
 80077ac:	5a9a      	ldrh	r2, [r3, r2]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	215a      	movs	r1, #90	; 0x5a
 80077b2:	5a5b      	ldrh	r3, [r3, r1]
 80077b4:	b29b      	uxth	r3, r3
 80077b6:	1ad3      	subs	r3, r2, r3
 80077b8:	b29a      	uxth	r2, r3
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	0011      	movs	r1, r2
 80077be:	0018      	movs	r0, r3
 80077c0:	f000 f8dc 	bl	800797c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80077c4:	e0be      	b.n	8007944 <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2258      	movs	r2, #88	; 0x58
 80077ca:	5a99      	ldrh	r1, [r3, r2]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	225a      	movs	r2, #90	; 0x5a
 80077d0:	5a9b      	ldrh	r3, [r3, r2]
 80077d2:	b29a      	uxth	r2, r3
 80077d4:	208e      	movs	r0, #142	; 0x8e
 80077d6:	183b      	adds	r3, r7, r0
 80077d8:	1a8a      	subs	r2, r1, r2
 80077da:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	225a      	movs	r2, #90	; 0x5a
 80077e0:	5a9b      	ldrh	r3, [r3, r2]
 80077e2:	b29b      	uxth	r3, r3
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d100      	bne.n	80077ea <HAL_UART_IRQHandler+0x43e>
 80077e8:	e0ae      	b.n	8007948 <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 80077ea:	183b      	adds	r3, r7, r0
 80077ec:	881b      	ldrh	r3, [r3, #0]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d100      	bne.n	80077f4 <HAL_UART_IRQHandler+0x448>
 80077f2:	e0a9      	b.n	8007948 <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80077f4:	f3ef 8310 	mrs	r3, PRIMASK
 80077f8:	60fb      	str	r3, [r7, #12]
  return(result);
 80077fa:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077fc:	2488      	movs	r4, #136	; 0x88
 80077fe:	193a      	adds	r2, r7, r4
 8007800:	6013      	str	r3, [r2, #0]
 8007802:	2301      	movs	r3, #1
 8007804:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007806:	693b      	ldr	r3, [r7, #16]
 8007808:	f383 8810 	msr	PRIMASK, r3
}
 800780c:	46c0      	nop			; (mov r8, r8)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	681a      	ldr	r2, [r3, #0]
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	494f      	ldr	r1, [pc, #316]	; (8007958 <HAL_UART_IRQHandler+0x5ac>)
 800781a:	400a      	ands	r2, r1
 800781c:	601a      	str	r2, [r3, #0]
 800781e:	193b      	adds	r3, r7, r4
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	f383 8810 	msr	PRIMASK, r3
}
 800782a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800782c:	f3ef 8310 	mrs	r3, PRIMASK
 8007830:	61bb      	str	r3, [r7, #24]
  return(result);
 8007832:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007834:	2484      	movs	r4, #132	; 0x84
 8007836:	193a      	adds	r2, r7, r4
 8007838:	6013      	str	r3, [r2, #0]
 800783a:	2301      	movs	r3, #1
 800783c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800783e:	69fb      	ldr	r3, [r7, #28]
 8007840:	f383 8810 	msr	PRIMASK, r3
}
 8007844:	46c0      	nop			; (mov r8, r8)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	689a      	ldr	r2, [r3, #8]
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	2101      	movs	r1, #1
 8007852:	438a      	bics	r2, r1
 8007854:	609a      	str	r2, [r3, #8]
 8007856:	193b      	adds	r3, r7, r4
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800785c:	6a3b      	ldr	r3, [r7, #32]
 800785e:	f383 8810 	msr	PRIMASK, r3
}
 8007862:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2220      	movs	r2, #32
 8007868:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2200      	movs	r2, #0
 800786e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2200      	movs	r2, #0
 8007874:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007876:	f3ef 8310 	mrs	r3, PRIMASK
 800787a:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800787c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800787e:	2480      	movs	r4, #128	; 0x80
 8007880:	193a      	adds	r2, r7, r4
 8007882:	6013      	str	r3, [r2, #0]
 8007884:	2301      	movs	r3, #1
 8007886:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800788a:	f383 8810 	msr	PRIMASK, r3
}
 800788e:	46c0      	nop			; (mov r8, r8)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	681a      	ldr	r2, [r3, #0]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	2110      	movs	r1, #16
 800789c:	438a      	bics	r2, r1
 800789e:	601a      	str	r2, [r3, #0]
 80078a0:	193b      	adds	r3, r7, r4
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078a8:	f383 8810 	msr	PRIMASK, r3
}
 80078ac:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80078ae:	183b      	adds	r3, r7, r0
 80078b0:	881a      	ldrh	r2, [r3, #0]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	0011      	movs	r1, r2
 80078b6:	0018      	movs	r0, r3
 80078b8:	f000 f860 	bl	800797c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80078bc:	e044      	b.n	8007948 <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80078be:	23a4      	movs	r3, #164	; 0xa4
 80078c0:	18fb      	adds	r3, r7, r3
 80078c2:	681a      	ldr	r2, [r3, #0]
 80078c4:	2380      	movs	r3, #128	; 0x80
 80078c6:	035b      	lsls	r3, r3, #13
 80078c8:	4013      	ands	r3, r2
 80078ca:	d010      	beq.n	80078ee <HAL_UART_IRQHandler+0x542>
 80078cc:	239c      	movs	r3, #156	; 0x9c
 80078ce:	18fb      	adds	r3, r7, r3
 80078d0:	681a      	ldr	r2, [r3, #0]
 80078d2:	2380      	movs	r3, #128	; 0x80
 80078d4:	03db      	lsls	r3, r3, #15
 80078d6:	4013      	ands	r3, r2
 80078d8:	d009      	beq.n	80078ee <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	2280      	movs	r2, #128	; 0x80
 80078e0:	0352      	lsls	r2, r2, #13
 80078e2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	0018      	movs	r0, r3
 80078e8:	f000 fc40 	bl	800816c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80078ec:	e02f      	b.n	800794e <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80078ee:	23a4      	movs	r3, #164	; 0xa4
 80078f0:	18fb      	adds	r3, r7, r3
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	2280      	movs	r2, #128	; 0x80
 80078f6:	4013      	ands	r3, r2
 80078f8:	d00f      	beq.n	800791a <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80078fa:	23a0      	movs	r3, #160	; 0xa0
 80078fc:	18fb      	adds	r3, r7, r3
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	2280      	movs	r2, #128	; 0x80
 8007902:	4013      	ands	r3, r2
 8007904:	d009      	beq.n	800791a <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800790a:	2b00      	cmp	r3, #0
 800790c:	d01e      	beq.n	800794c <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007912:	687a      	ldr	r2, [r7, #4]
 8007914:	0010      	movs	r0, r2
 8007916:	4798      	blx	r3
    }
    return;
 8007918:	e018      	b.n	800794c <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800791a:	23a4      	movs	r3, #164	; 0xa4
 800791c:	18fb      	adds	r3, r7, r3
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	2240      	movs	r2, #64	; 0x40
 8007922:	4013      	ands	r3, r2
 8007924:	d013      	beq.n	800794e <HAL_UART_IRQHandler+0x5a2>
 8007926:	23a0      	movs	r3, #160	; 0xa0
 8007928:	18fb      	adds	r3, r7, r3
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	2240      	movs	r2, #64	; 0x40
 800792e:	4013      	ands	r3, r2
 8007930:	d00d      	beq.n	800794e <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	0018      	movs	r0, r3
 8007936:	f000 fbee 	bl	8008116 <UART_EndTransmit_IT>
    return;
 800793a:	e008      	b.n	800794e <HAL_UART_IRQHandler+0x5a2>
      return;
 800793c:	46c0      	nop			; (mov r8, r8)
 800793e:	e006      	b.n	800794e <HAL_UART_IRQHandler+0x5a2>
    return;
 8007940:	46c0      	nop			; (mov r8, r8)
 8007942:	e004      	b.n	800794e <HAL_UART_IRQHandler+0x5a2>
      return;
 8007944:	46c0      	nop			; (mov r8, r8)
 8007946:	e002      	b.n	800794e <HAL_UART_IRQHandler+0x5a2>
      return;
 8007948:	46c0      	nop			; (mov r8, r8)
 800794a:	e000      	b.n	800794e <HAL_UART_IRQHandler+0x5a2>
    return;
 800794c:	46c0      	nop			; (mov r8, r8)
  }

}
 800794e:	46bd      	mov	sp, r7
 8007950:	b02b      	add	sp, #172	; 0xac
 8007952:	bd90      	pop	{r4, r7, pc}
 8007954:	fffffeff 	.word	0xfffffeff
 8007958:	fffffedf 	.word	0xfffffedf

0800795c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b082      	sub	sp, #8
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007964:	46c0      	nop			; (mov r8, r8)
 8007966:	46bd      	mov	sp, r7
 8007968:	b002      	add	sp, #8
 800796a:	bd80      	pop	{r7, pc}

0800796c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b082      	sub	sp, #8
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007974:	46c0      	nop			; (mov r8, r8)
 8007976:	46bd      	mov	sp, r7
 8007978:	b002      	add	sp, #8
 800797a:	bd80      	pop	{r7, pc}

0800797c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b082      	sub	sp, #8
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
 8007984:	000a      	movs	r2, r1
 8007986:	1cbb      	adds	r3, r7, #2
 8007988:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800798a:	46c0      	nop			; (mov r8, r8)
 800798c:	46bd      	mov	sp, r7
 800798e:	b002      	add	sp, #8
 8007990:	bd80      	pop	{r7, pc}
	...

08007994 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b088      	sub	sp, #32
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800799c:	231e      	movs	r3, #30
 800799e:	18fb      	adds	r3, r7, r3
 80079a0:	2200      	movs	r2, #0
 80079a2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	689a      	ldr	r2, [r3, #8]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	691b      	ldr	r3, [r3, #16]
 80079ac:	431a      	orrs	r2, r3
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	695b      	ldr	r3, [r3, #20]
 80079b2:	431a      	orrs	r2, r3
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	69db      	ldr	r3, [r3, #28]
 80079b8:	4313      	orrs	r3, r2
 80079ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	4aaf      	ldr	r2, [pc, #700]	; (8007c80 <UART_SetConfig+0x2ec>)
 80079c4:	4013      	ands	r3, r2
 80079c6:	0019      	movs	r1, r3
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	697a      	ldr	r2, [r7, #20]
 80079ce:	430a      	orrs	r2, r1
 80079d0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	4aaa      	ldr	r2, [pc, #680]	; (8007c84 <UART_SetConfig+0x2f0>)
 80079da:	4013      	ands	r3, r2
 80079dc:	0019      	movs	r1, r3
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	68da      	ldr	r2, [r3, #12]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	430a      	orrs	r2, r1
 80079e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	699b      	ldr	r3, [r3, #24]
 80079ee:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6a1b      	ldr	r3, [r3, #32]
 80079f4:	697a      	ldr	r2, [r7, #20]
 80079f6:	4313      	orrs	r3, r2
 80079f8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	689b      	ldr	r3, [r3, #8]
 8007a00:	4aa1      	ldr	r2, [pc, #644]	; (8007c88 <UART_SetConfig+0x2f4>)
 8007a02:	4013      	ands	r3, r2
 8007a04:	0019      	movs	r1, r3
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	697a      	ldr	r2, [r7, #20]
 8007a0c:	430a      	orrs	r2, r1
 8007a0e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a9d      	ldr	r2, [pc, #628]	; (8007c8c <UART_SetConfig+0x2f8>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d127      	bne.n	8007a6a <UART_SetConfig+0xd6>
 8007a1a:	4b9d      	ldr	r3, [pc, #628]	; (8007c90 <UART_SetConfig+0x2fc>)
 8007a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a1e:	2203      	movs	r2, #3
 8007a20:	4013      	ands	r3, r2
 8007a22:	2b03      	cmp	r3, #3
 8007a24:	d00d      	beq.n	8007a42 <UART_SetConfig+0xae>
 8007a26:	d81b      	bhi.n	8007a60 <UART_SetConfig+0xcc>
 8007a28:	2b02      	cmp	r3, #2
 8007a2a:	d014      	beq.n	8007a56 <UART_SetConfig+0xc2>
 8007a2c:	d818      	bhi.n	8007a60 <UART_SetConfig+0xcc>
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d002      	beq.n	8007a38 <UART_SetConfig+0xa4>
 8007a32:	2b01      	cmp	r3, #1
 8007a34:	d00a      	beq.n	8007a4c <UART_SetConfig+0xb8>
 8007a36:	e013      	b.n	8007a60 <UART_SetConfig+0xcc>
 8007a38:	231f      	movs	r3, #31
 8007a3a:	18fb      	adds	r3, r7, r3
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	701a      	strb	r2, [r3, #0]
 8007a40:	e065      	b.n	8007b0e <UART_SetConfig+0x17a>
 8007a42:	231f      	movs	r3, #31
 8007a44:	18fb      	adds	r3, r7, r3
 8007a46:	2202      	movs	r2, #2
 8007a48:	701a      	strb	r2, [r3, #0]
 8007a4a:	e060      	b.n	8007b0e <UART_SetConfig+0x17a>
 8007a4c:	231f      	movs	r3, #31
 8007a4e:	18fb      	adds	r3, r7, r3
 8007a50:	2204      	movs	r2, #4
 8007a52:	701a      	strb	r2, [r3, #0]
 8007a54:	e05b      	b.n	8007b0e <UART_SetConfig+0x17a>
 8007a56:	231f      	movs	r3, #31
 8007a58:	18fb      	adds	r3, r7, r3
 8007a5a:	2208      	movs	r2, #8
 8007a5c:	701a      	strb	r2, [r3, #0]
 8007a5e:	e056      	b.n	8007b0e <UART_SetConfig+0x17a>
 8007a60:	231f      	movs	r3, #31
 8007a62:	18fb      	adds	r3, r7, r3
 8007a64:	2210      	movs	r2, #16
 8007a66:	701a      	strb	r2, [r3, #0]
 8007a68:	e051      	b.n	8007b0e <UART_SetConfig+0x17a>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	4a89      	ldr	r2, [pc, #548]	; (8007c94 <UART_SetConfig+0x300>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d134      	bne.n	8007ade <UART_SetConfig+0x14a>
 8007a74:	4b86      	ldr	r3, [pc, #536]	; (8007c90 <UART_SetConfig+0x2fc>)
 8007a76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a78:	23c0      	movs	r3, #192	; 0xc0
 8007a7a:	029b      	lsls	r3, r3, #10
 8007a7c:	4013      	ands	r3, r2
 8007a7e:	22c0      	movs	r2, #192	; 0xc0
 8007a80:	0292      	lsls	r2, r2, #10
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d017      	beq.n	8007ab6 <UART_SetConfig+0x122>
 8007a86:	22c0      	movs	r2, #192	; 0xc0
 8007a88:	0292      	lsls	r2, r2, #10
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d822      	bhi.n	8007ad4 <UART_SetConfig+0x140>
 8007a8e:	2280      	movs	r2, #128	; 0x80
 8007a90:	0292      	lsls	r2, r2, #10
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d019      	beq.n	8007aca <UART_SetConfig+0x136>
 8007a96:	2280      	movs	r2, #128	; 0x80
 8007a98:	0292      	lsls	r2, r2, #10
 8007a9a:	4293      	cmp	r3, r2
 8007a9c:	d81a      	bhi.n	8007ad4 <UART_SetConfig+0x140>
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d004      	beq.n	8007aac <UART_SetConfig+0x118>
 8007aa2:	2280      	movs	r2, #128	; 0x80
 8007aa4:	0252      	lsls	r2, r2, #9
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d00a      	beq.n	8007ac0 <UART_SetConfig+0x12c>
 8007aaa:	e013      	b.n	8007ad4 <UART_SetConfig+0x140>
 8007aac:	231f      	movs	r3, #31
 8007aae:	18fb      	adds	r3, r7, r3
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	701a      	strb	r2, [r3, #0]
 8007ab4:	e02b      	b.n	8007b0e <UART_SetConfig+0x17a>
 8007ab6:	231f      	movs	r3, #31
 8007ab8:	18fb      	adds	r3, r7, r3
 8007aba:	2202      	movs	r2, #2
 8007abc:	701a      	strb	r2, [r3, #0]
 8007abe:	e026      	b.n	8007b0e <UART_SetConfig+0x17a>
 8007ac0:	231f      	movs	r3, #31
 8007ac2:	18fb      	adds	r3, r7, r3
 8007ac4:	2204      	movs	r2, #4
 8007ac6:	701a      	strb	r2, [r3, #0]
 8007ac8:	e021      	b.n	8007b0e <UART_SetConfig+0x17a>
 8007aca:	231f      	movs	r3, #31
 8007acc:	18fb      	adds	r3, r7, r3
 8007ace:	2208      	movs	r2, #8
 8007ad0:	701a      	strb	r2, [r3, #0]
 8007ad2:	e01c      	b.n	8007b0e <UART_SetConfig+0x17a>
 8007ad4:	231f      	movs	r3, #31
 8007ad6:	18fb      	adds	r3, r7, r3
 8007ad8:	2210      	movs	r2, #16
 8007ada:	701a      	strb	r2, [r3, #0]
 8007adc:	e017      	b.n	8007b0e <UART_SetConfig+0x17a>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	4a6d      	ldr	r2, [pc, #436]	; (8007c98 <UART_SetConfig+0x304>)
 8007ae4:	4293      	cmp	r3, r2
 8007ae6:	d104      	bne.n	8007af2 <UART_SetConfig+0x15e>
 8007ae8:	231f      	movs	r3, #31
 8007aea:	18fb      	adds	r3, r7, r3
 8007aec:	2200      	movs	r2, #0
 8007aee:	701a      	strb	r2, [r3, #0]
 8007af0:	e00d      	b.n	8007b0e <UART_SetConfig+0x17a>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	4a69      	ldr	r2, [pc, #420]	; (8007c9c <UART_SetConfig+0x308>)
 8007af8:	4293      	cmp	r3, r2
 8007afa:	d104      	bne.n	8007b06 <UART_SetConfig+0x172>
 8007afc:	231f      	movs	r3, #31
 8007afe:	18fb      	adds	r3, r7, r3
 8007b00:	2200      	movs	r2, #0
 8007b02:	701a      	strb	r2, [r3, #0]
 8007b04:	e003      	b.n	8007b0e <UART_SetConfig+0x17a>
 8007b06:	231f      	movs	r3, #31
 8007b08:	18fb      	adds	r3, r7, r3
 8007b0a:	2210      	movs	r2, #16
 8007b0c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	69da      	ldr	r2, [r3, #28]
 8007b12:	2380      	movs	r3, #128	; 0x80
 8007b14:	021b      	lsls	r3, r3, #8
 8007b16:	429a      	cmp	r2, r3
 8007b18:	d15d      	bne.n	8007bd6 <UART_SetConfig+0x242>
  {
    switch (clocksource)
 8007b1a:	231f      	movs	r3, #31
 8007b1c:	18fb      	adds	r3, r7, r3
 8007b1e:	781b      	ldrb	r3, [r3, #0]
 8007b20:	2b08      	cmp	r3, #8
 8007b22:	d015      	beq.n	8007b50 <UART_SetConfig+0x1bc>
 8007b24:	dc18      	bgt.n	8007b58 <UART_SetConfig+0x1c4>
 8007b26:	2b04      	cmp	r3, #4
 8007b28:	d00d      	beq.n	8007b46 <UART_SetConfig+0x1b2>
 8007b2a:	dc15      	bgt.n	8007b58 <UART_SetConfig+0x1c4>
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d002      	beq.n	8007b36 <UART_SetConfig+0x1a2>
 8007b30:	2b02      	cmp	r3, #2
 8007b32:	d005      	beq.n	8007b40 <UART_SetConfig+0x1ac>
 8007b34:	e010      	b.n	8007b58 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b36:	f7fe f865 	bl	8005c04 <HAL_RCC_GetPCLK1Freq>
 8007b3a:	0003      	movs	r3, r0
 8007b3c:	61bb      	str	r3, [r7, #24]
        break;
 8007b3e:	e012      	b.n	8007b66 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b40:	4b57      	ldr	r3, [pc, #348]	; (8007ca0 <UART_SetConfig+0x30c>)
 8007b42:	61bb      	str	r3, [r7, #24]
        break;
 8007b44:	e00f      	b.n	8007b66 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b46:	f7fd ffd1 	bl	8005aec <HAL_RCC_GetSysClockFreq>
 8007b4a:	0003      	movs	r3, r0
 8007b4c:	61bb      	str	r3, [r7, #24]
        break;
 8007b4e:	e00a      	b.n	8007b66 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b50:	2380      	movs	r3, #128	; 0x80
 8007b52:	021b      	lsls	r3, r3, #8
 8007b54:	61bb      	str	r3, [r7, #24]
        break;
 8007b56:	e006      	b.n	8007b66 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007b5c:	231e      	movs	r3, #30
 8007b5e:	18fb      	adds	r3, r7, r3
 8007b60:	2201      	movs	r2, #1
 8007b62:	701a      	strb	r2, [r3, #0]
        break;
 8007b64:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b66:	69bb      	ldr	r3, [r7, #24]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d100      	bne.n	8007b6e <UART_SetConfig+0x1da>
 8007b6c:	e07b      	b.n	8007c66 <UART_SetConfig+0x2d2>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b6e:	69bb      	ldr	r3, [r7, #24]
 8007b70:	005a      	lsls	r2, r3, #1
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	685b      	ldr	r3, [r3, #4]
 8007b76:	085b      	lsrs	r3, r3, #1
 8007b78:	18d2      	adds	r2, r2, r3
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	0019      	movs	r1, r3
 8007b80:	0010      	movs	r0, r2
 8007b82:	f7f8 fad3 	bl	800012c <__udivsi3>
 8007b86:	0003      	movs	r3, r0
 8007b88:	b29b      	uxth	r3, r3
 8007b8a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b8c:	693b      	ldr	r3, [r7, #16]
 8007b8e:	2b0f      	cmp	r3, #15
 8007b90:	d91c      	bls.n	8007bcc <UART_SetConfig+0x238>
 8007b92:	693a      	ldr	r2, [r7, #16]
 8007b94:	2380      	movs	r3, #128	; 0x80
 8007b96:	025b      	lsls	r3, r3, #9
 8007b98:	429a      	cmp	r2, r3
 8007b9a:	d217      	bcs.n	8007bcc <UART_SetConfig+0x238>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	b29a      	uxth	r2, r3
 8007ba0:	200e      	movs	r0, #14
 8007ba2:	183b      	adds	r3, r7, r0
 8007ba4:	210f      	movs	r1, #15
 8007ba6:	438a      	bics	r2, r1
 8007ba8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	085b      	lsrs	r3, r3, #1
 8007bae:	b29b      	uxth	r3, r3
 8007bb0:	2207      	movs	r2, #7
 8007bb2:	4013      	ands	r3, r2
 8007bb4:	b299      	uxth	r1, r3
 8007bb6:	183b      	adds	r3, r7, r0
 8007bb8:	183a      	adds	r2, r7, r0
 8007bba:	8812      	ldrh	r2, [r2, #0]
 8007bbc:	430a      	orrs	r2, r1
 8007bbe:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	183a      	adds	r2, r7, r0
 8007bc6:	8812      	ldrh	r2, [r2, #0]
 8007bc8:	60da      	str	r2, [r3, #12]
 8007bca:	e04c      	b.n	8007c66 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 8007bcc:	231e      	movs	r3, #30
 8007bce:	18fb      	adds	r3, r7, r3
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	701a      	strb	r2, [r3, #0]
 8007bd4:	e047      	b.n	8007c66 <UART_SetConfig+0x2d2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007bd6:	231f      	movs	r3, #31
 8007bd8:	18fb      	adds	r3, r7, r3
 8007bda:	781b      	ldrb	r3, [r3, #0]
 8007bdc:	2b08      	cmp	r3, #8
 8007bde:	d015      	beq.n	8007c0c <UART_SetConfig+0x278>
 8007be0:	dc18      	bgt.n	8007c14 <UART_SetConfig+0x280>
 8007be2:	2b04      	cmp	r3, #4
 8007be4:	d00d      	beq.n	8007c02 <UART_SetConfig+0x26e>
 8007be6:	dc15      	bgt.n	8007c14 <UART_SetConfig+0x280>
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d002      	beq.n	8007bf2 <UART_SetConfig+0x25e>
 8007bec:	2b02      	cmp	r3, #2
 8007bee:	d005      	beq.n	8007bfc <UART_SetConfig+0x268>
 8007bf0:	e010      	b.n	8007c14 <UART_SetConfig+0x280>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bf2:	f7fe f807 	bl	8005c04 <HAL_RCC_GetPCLK1Freq>
 8007bf6:	0003      	movs	r3, r0
 8007bf8:	61bb      	str	r3, [r7, #24]
        break;
 8007bfa:	e012      	b.n	8007c22 <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007bfc:	4b28      	ldr	r3, [pc, #160]	; (8007ca0 <UART_SetConfig+0x30c>)
 8007bfe:	61bb      	str	r3, [r7, #24]
        break;
 8007c00:	e00f      	b.n	8007c22 <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c02:	f7fd ff73 	bl	8005aec <HAL_RCC_GetSysClockFreq>
 8007c06:	0003      	movs	r3, r0
 8007c08:	61bb      	str	r3, [r7, #24]
        break;
 8007c0a:	e00a      	b.n	8007c22 <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c0c:	2380      	movs	r3, #128	; 0x80
 8007c0e:	021b      	lsls	r3, r3, #8
 8007c10:	61bb      	str	r3, [r7, #24]
        break;
 8007c12:	e006      	b.n	8007c22 <UART_SetConfig+0x28e>
      default:
        pclk = 0U;
 8007c14:	2300      	movs	r3, #0
 8007c16:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007c18:	231e      	movs	r3, #30
 8007c1a:	18fb      	adds	r3, r7, r3
 8007c1c:	2201      	movs	r2, #1
 8007c1e:	701a      	strb	r2, [r3, #0]
        break;
 8007c20:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8007c22:	69bb      	ldr	r3, [r7, #24]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d01e      	beq.n	8007c66 <UART_SetConfig+0x2d2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	085a      	lsrs	r2, r3, #1
 8007c2e:	69bb      	ldr	r3, [r7, #24]
 8007c30:	18d2      	adds	r2, r2, r3
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	685b      	ldr	r3, [r3, #4]
 8007c36:	0019      	movs	r1, r3
 8007c38:	0010      	movs	r0, r2
 8007c3a:	f7f8 fa77 	bl	800012c <__udivsi3>
 8007c3e:	0003      	movs	r3, r0
 8007c40:	b29b      	uxth	r3, r3
 8007c42:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	2b0f      	cmp	r3, #15
 8007c48:	d909      	bls.n	8007c5e <UART_SetConfig+0x2ca>
 8007c4a:	693a      	ldr	r2, [r7, #16]
 8007c4c:	2380      	movs	r3, #128	; 0x80
 8007c4e:	025b      	lsls	r3, r3, #9
 8007c50:	429a      	cmp	r2, r3
 8007c52:	d204      	bcs.n	8007c5e <UART_SetConfig+0x2ca>
      {
        huart->Instance->BRR = usartdiv;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	693a      	ldr	r2, [r7, #16]
 8007c5a:	60da      	str	r2, [r3, #12]
 8007c5c:	e003      	b.n	8007c66 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 8007c5e:	231e      	movs	r3, #30
 8007c60:	18fb      	adds	r3, r7, r3
 8007c62:	2201      	movs	r2, #1
 8007c64:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007c72:	231e      	movs	r3, #30
 8007c74:	18fb      	adds	r3, r7, r3
 8007c76:	781b      	ldrb	r3, [r3, #0]
}
 8007c78:	0018      	movs	r0, r3
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	b008      	add	sp, #32
 8007c7e:	bd80      	pop	{r7, pc}
 8007c80:	efff69f3 	.word	0xefff69f3
 8007c84:	ffffcfff 	.word	0xffffcfff
 8007c88:	fffff4ff 	.word	0xfffff4ff
 8007c8c:	40013800 	.word	0x40013800
 8007c90:	40021000 	.word	0x40021000
 8007c94:	40004400 	.word	0x40004400
 8007c98:	40004800 	.word	0x40004800
 8007c9c:	40004c00 	.word	0x40004c00
 8007ca0:	007a1200 	.word	0x007a1200

08007ca4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b082      	sub	sp, #8
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cb0:	2201      	movs	r2, #1
 8007cb2:	4013      	ands	r3, r2
 8007cb4:	d00b      	beq.n	8007cce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	4a4a      	ldr	r2, [pc, #296]	; (8007de8 <UART_AdvFeatureConfig+0x144>)
 8007cbe:	4013      	ands	r3, r2
 8007cc0:	0019      	movs	r1, r3
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	430a      	orrs	r2, r1
 8007ccc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cd2:	2202      	movs	r2, #2
 8007cd4:	4013      	ands	r3, r2
 8007cd6:	d00b      	beq.n	8007cf0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	4a43      	ldr	r2, [pc, #268]	; (8007dec <UART_AdvFeatureConfig+0x148>)
 8007ce0:	4013      	ands	r3, r2
 8007ce2:	0019      	movs	r1, r3
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	430a      	orrs	r2, r1
 8007cee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cf4:	2204      	movs	r2, #4
 8007cf6:	4013      	ands	r3, r2
 8007cf8:	d00b      	beq.n	8007d12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	685b      	ldr	r3, [r3, #4]
 8007d00:	4a3b      	ldr	r2, [pc, #236]	; (8007df0 <UART_AdvFeatureConfig+0x14c>)
 8007d02:	4013      	ands	r3, r2
 8007d04:	0019      	movs	r1, r3
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	430a      	orrs	r2, r1
 8007d10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d16:	2208      	movs	r2, #8
 8007d18:	4013      	ands	r3, r2
 8007d1a:	d00b      	beq.n	8007d34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	4a34      	ldr	r2, [pc, #208]	; (8007df4 <UART_AdvFeatureConfig+0x150>)
 8007d24:	4013      	ands	r3, r2
 8007d26:	0019      	movs	r1, r3
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	430a      	orrs	r2, r1
 8007d32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d38:	2210      	movs	r2, #16
 8007d3a:	4013      	ands	r3, r2
 8007d3c:	d00b      	beq.n	8007d56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	689b      	ldr	r3, [r3, #8]
 8007d44:	4a2c      	ldr	r2, [pc, #176]	; (8007df8 <UART_AdvFeatureConfig+0x154>)
 8007d46:	4013      	ands	r3, r2
 8007d48:	0019      	movs	r1, r3
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	430a      	orrs	r2, r1
 8007d54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d5a:	2220      	movs	r2, #32
 8007d5c:	4013      	ands	r3, r2
 8007d5e:	d00b      	beq.n	8007d78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	689b      	ldr	r3, [r3, #8]
 8007d66:	4a25      	ldr	r2, [pc, #148]	; (8007dfc <UART_AdvFeatureConfig+0x158>)
 8007d68:	4013      	ands	r3, r2
 8007d6a:	0019      	movs	r1, r3
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	430a      	orrs	r2, r1
 8007d76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d7c:	2240      	movs	r2, #64	; 0x40
 8007d7e:	4013      	ands	r3, r2
 8007d80:	d01d      	beq.n	8007dbe <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	4a1d      	ldr	r2, [pc, #116]	; (8007e00 <UART_AdvFeatureConfig+0x15c>)
 8007d8a:	4013      	ands	r3, r2
 8007d8c:	0019      	movs	r1, r3
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	430a      	orrs	r2, r1
 8007d98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d9e:	2380      	movs	r3, #128	; 0x80
 8007da0:	035b      	lsls	r3, r3, #13
 8007da2:	429a      	cmp	r2, r3
 8007da4:	d10b      	bne.n	8007dbe <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	4a15      	ldr	r2, [pc, #84]	; (8007e04 <UART_AdvFeatureConfig+0x160>)
 8007dae:	4013      	ands	r3, r2
 8007db0:	0019      	movs	r1, r3
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	430a      	orrs	r2, r1
 8007dbc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc2:	2280      	movs	r2, #128	; 0x80
 8007dc4:	4013      	ands	r3, r2
 8007dc6:	d00b      	beq.n	8007de0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	685b      	ldr	r3, [r3, #4]
 8007dce:	4a0e      	ldr	r2, [pc, #56]	; (8007e08 <UART_AdvFeatureConfig+0x164>)
 8007dd0:	4013      	ands	r3, r2
 8007dd2:	0019      	movs	r1, r3
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	430a      	orrs	r2, r1
 8007dde:	605a      	str	r2, [r3, #4]
  }
}
 8007de0:	46c0      	nop			; (mov r8, r8)
 8007de2:	46bd      	mov	sp, r7
 8007de4:	b002      	add	sp, #8
 8007de6:	bd80      	pop	{r7, pc}
 8007de8:	fffdffff 	.word	0xfffdffff
 8007dec:	fffeffff 	.word	0xfffeffff
 8007df0:	fffbffff 	.word	0xfffbffff
 8007df4:	ffff7fff 	.word	0xffff7fff
 8007df8:	ffffefff 	.word	0xffffefff
 8007dfc:	ffffdfff 	.word	0xffffdfff
 8007e00:	ffefffff 	.word	0xffefffff
 8007e04:	ff9fffff 	.word	0xff9fffff
 8007e08:	fff7ffff 	.word	0xfff7ffff

08007e0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007e0c:	b580      	push	{r7, lr}
 8007e0e:	b086      	sub	sp, #24
 8007e10:	af02      	add	r7, sp, #8
 8007e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2280      	movs	r2, #128	; 0x80
 8007e18:	2100      	movs	r1, #0
 8007e1a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007e1c:	f7fa faa0 	bl	8002360 <HAL_GetTick>
 8007e20:	0003      	movs	r3, r0
 8007e22:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	2208      	movs	r2, #8
 8007e2c:	4013      	ands	r3, r2
 8007e2e:	2b08      	cmp	r3, #8
 8007e30:	d10c      	bne.n	8007e4c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2280      	movs	r2, #128	; 0x80
 8007e36:	0391      	lsls	r1, r2, #14
 8007e38:	6878      	ldr	r0, [r7, #4]
 8007e3a:	4a17      	ldr	r2, [pc, #92]	; (8007e98 <UART_CheckIdleState+0x8c>)
 8007e3c:	9200      	str	r2, [sp, #0]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	f000 f82c 	bl	8007e9c <UART_WaitOnFlagUntilTimeout>
 8007e44:	1e03      	subs	r3, r0, #0
 8007e46:	d001      	beq.n	8007e4c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e48:	2303      	movs	r3, #3
 8007e4a:	e021      	b.n	8007e90 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	2204      	movs	r2, #4
 8007e54:	4013      	ands	r3, r2
 8007e56:	2b04      	cmp	r3, #4
 8007e58:	d10c      	bne.n	8007e74 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	2280      	movs	r2, #128	; 0x80
 8007e5e:	03d1      	lsls	r1, r2, #15
 8007e60:	6878      	ldr	r0, [r7, #4]
 8007e62:	4a0d      	ldr	r2, [pc, #52]	; (8007e98 <UART_CheckIdleState+0x8c>)
 8007e64:	9200      	str	r2, [sp, #0]
 8007e66:	2200      	movs	r2, #0
 8007e68:	f000 f818 	bl	8007e9c <UART_WaitOnFlagUntilTimeout>
 8007e6c:	1e03      	subs	r3, r0, #0
 8007e6e:	d001      	beq.n	8007e74 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e70:	2303      	movs	r3, #3
 8007e72:	e00d      	b.n	8007e90 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2220      	movs	r2, #32
 8007e78:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2220      	movs	r2, #32
 8007e7e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2200      	movs	r2, #0
 8007e84:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2274      	movs	r2, #116	; 0x74
 8007e8a:	2100      	movs	r1, #0
 8007e8c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007e8e:	2300      	movs	r3, #0
}
 8007e90:	0018      	movs	r0, r3
 8007e92:	46bd      	mov	sp, r7
 8007e94:	b004      	add	sp, #16
 8007e96:	bd80      	pop	{r7, pc}
 8007e98:	01ffffff 	.word	0x01ffffff

08007e9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b094      	sub	sp, #80	; 0x50
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	60f8      	str	r0, [r7, #12]
 8007ea4:	60b9      	str	r1, [r7, #8]
 8007ea6:	603b      	str	r3, [r7, #0]
 8007ea8:	1dfb      	adds	r3, r7, #7
 8007eaa:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007eac:	e0a3      	b.n	8007ff6 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007eae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007eb0:	3301      	adds	r3, #1
 8007eb2:	d100      	bne.n	8007eb6 <UART_WaitOnFlagUntilTimeout+0x1a>
 8007eb4:	e09f      	b.n	8007ff6 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007eb6:	f7fa fa53 	bl	8002360 <HAL_GetTick>
 8007eba:	0002      	movs	r2, r0
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	1ad3      	subs	r3, r2, r3
 8007ec0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	d302      	bcc.n	8007ecc <UART_WaitOnFlagUntilTimeout+0x30>
 8007ec6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d13d      	bne.n	8007f48 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ecc:	f3ef 8310 	mrs	r3, PRIMASK
 8007ed0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8007ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007ed4:	647b      	str	r3, [r7, #68]	; 0x44
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007edc:	f383 8810 	msr	PRIMASK, r3
}
 8007ee0:	46c0      	nop			; (mov r8, r8)
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	681a      	ldr	r2, [r3, #0]
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	494c      	ldr	r1, [pc, #304]	; (8008020 <UART_WaitOnFlagUntilTimeout+0x184>)
 8007eee:	400a      	ands	r2, r1
 8007ef0:	601a      	str	r2, [r3, #0]
 8007ef2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ef4:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ef8:	f383 8810 	msr	PRIMASK, r3
}
 8007efc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007efe:	f3ef 8310 	mrs	r3, PRIMASK
 8007f02:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8007f04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f06:	643b      	str	r3, [r7, #64]	; 0x40
 8007f08:	2301      	movs	r3, #1
 8007f0a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f0e:	f383 8810 	msr	PRIMASK, r3
}
 8007f12:	46c0      	nop			; (mov r8, r8)
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	689a      	ldr	r2, [r3, #8]
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	2101      	movs	r1, #1
 8007f20:	438a      	bics	r2, r1
 8007f22:	609a      	str	r2, [r3, #8]
 8007f24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f26:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f2a:	f383 8810 	msr	PRIMASK, r3
}
 8007f2e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2220      	movs	r2, #32
 8007f34:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2220      	movs	r2, #32
 8007f3a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2274      	movs	r2, #116	; 0x74
 8007f40:	2100      	movs	r1, #0
 8007f42:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007f44:	2303      	movs	r3, #3
 8007f46:	e067      	b.n	8008018 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	2204      	movs	r2, #4
 8007f50:	4013      	ands	r3, r2
 8007f52:	d050      	beq.n	8007ff6 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	69da      	ldr	r2, [r3, #28]
 8007f5a:	2380      	movs	r3, #128	; 0x80
 8007f5c:	011b      	lsls	r3, r3, #4
 8007f5e:	401a      	ands	r2, r3
 8007f60:	2380      	movs	r3, #128	; 0x80
 8007f62:	011b      	lsls	r3, r3, #4
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d146      	bne.n	8007ff6 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	2280      	movs	r2, #128	; 0x80
 8007f6e:	0112      	lsls	r2, r2, #4
 8007f70:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f72:	f3ef 8310 	mrs	r3, PRIMASK
 8007f76:	613b      	str	r3, [r7, #16]
  return(result);
 8007f78:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007f7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	f383 8810 	msr	PRIMASK, r3
}
 8007f86:	46c0      	nop			; (mov r8, r8)
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	681a      	ldr	r2, [r3, #0]
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	4923      	ldr	r1, [pc, #140]	; (8008020 <UART_WaitOnFlagUntilTimeout+0x184>)
 8007f94:	400a      	ands	r2, r1
 8007f96:	601a      	str	r2, [r3, #0]
 8007f98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f9a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f9c:	69bb      	ldr	r3, [r7, #24]
 8007f9e:	f383 8810 	msr	PRIMASK, r3
}
 8007fa2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007fa4:	f3ef 8310 	mrs	r3, PRIMASK
 8007fa8:	61fb      	str	r3, [r7, #28]
  return(result);
 8007faa:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fac:	64bb      	str	r3, [r7, #72]	; 0x48
 8007fae:	2301      	movs	r3, #1
 8007fb0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fb2:	6a3b      	ldr	r3, [r7, #32]
 8007fb4:	f383 8810 	msr	PRIMASK, r3
}
 8007fb8:	46c0      	nop			; (mov r8, r8)
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	689a      	ldr	r2, [r3, #8]
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	2101      	movs	r1, #1
 8007fc6:	438a      	bics	r2, r1
 8007fc8:	609a      	str	r2, [r3, #8]
 8007fca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007fcc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd0:	f383 8810 	msr	PRIMASK, r3
}
 8007fd4:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	2220      	movs	r2, #32
 8007fda:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	2220      	movs	r2, #32
 8007fe0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	2280      	movs	r2, #128	; 0x80
 8007fe6:	2120      	movs	r1, #32
 8007fe8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	2274      	movs	r2, #116	; 0x74
 8007fee:	2100      	movs	r1, #0
 8007ff0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007ff2:	2303      	movs	r3, #3
 8007ff4:	e010      	b.n	8008018 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	69db      	ldr	r3, [r3, #28]
 8007ffc:	68ba      	ldr	r2, [r7, #8]
 8007ffe:	4013      	ands	r3, r2
 8008000:	68ba      	ldr	r2, [r7, #8]
 8008002:	1ad3      	subs	r3, r2, r3
 8008004:	425a      	negs	r2, r3
 8008006:	4153      	adcs	r3, r2
 8008008:	b2db      	uxtb	r3, r3
 800800a:	001a      	movs	r2, r3
 800800c:	1dfb      	adds	r3, r7, #7
 800800e:	781b      	ldrb	r3, [r3, #0]
 8008010:	429a      	cmp	r2, r3
 8008012:	d100      	bne.n	8008016 <UART_WaitOnFlagUntilTimeout+0x17a>
 8008014:	e74b      	b.n	8007eae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008016:	2300      	movs	r3, #0
}
 8008018:	0018      	movs	r0, r3
 800801a:	46bd      	mov	sp, r7
 800801c:	b014      	add	sp, #80	; 0x50
 800801e:	bd80      	pop	{r7, pc}
 8008020:	fffffe5f 	.word	0xfffffe5f

08008024 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008024:	b580      	push	{r7, lr}
 8008026:	b08e      	sub	sp, #56	; 0x38
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800802c:	f3ef 8310 	mrs	r3, PRIMASK
 8008030:	617b      	str	r3, [r7, #20]
  return(result);
 8008032:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008034:	637b      	str	r3, [r7, #52]	; 0x34
 8008036:	2301      	movs	r3, #1
 8008038:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800803a:	69bb      	ldr	r3, [r7, #24]
 800803c:	f383 8810 	msr	PRIMASK, r3
}
 8008040:	46c0      	nop			; (mov r8, r8)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	681a      	ldr	r2, [r3, #0]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4925      	ldr	r1, [pc, #148]	; (80080e4 <UART_EndRxTransfer+0xc0>)
 800804e:	400a      	ands	r2, r1
 8008050:	601a      	str	r2, [r3, #0]
 8008052:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008054:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008056:	69fb      	ldr	r3, [r7, #28]
 8008058:	f383 8810 	msr	PRIMASK, r3
}
 800805c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800805e:	f3ef 8310 	mrs	r3, PRIMASK
 8008062:	623b      	str	r3, [r7, #32]
  return(result);
 8008064:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008066:	633b      	str	r3, [r7, #48]	; 0x30
 8008068:	2301      	movs	r3, #1
 800806a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800806c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800806e:	f383 8810 	msr	PRIMASK, r3
}
 8008072:	46c0      	nop			; (mov r8, r8)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	689a      	ldr	r2, [r3, #8]
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	2101      	movs	r1, #1
 8008080:	438a      	bics	r2, r1
 8008082:	609a      	str	r2, [r3, #8]
 8008084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008086:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008088:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800808a:	f383 8810 	msr	PRIMASK, r3
}
 800808e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008094:	2b01      	cmp	r3, #1
 8008096:	d118      	bne.n	80080ca <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008098:	f3ef 8310 	mrs	r3, PRIMASK
 800809c:	60bb      	str	r3, [r7, #8]
  return(result);
 800809e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80080a2:	2301      	movs	r3, #1
 80080a4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	f383 8810 	msr	PRIMASK, r3
}
 80080ac:	46c0      	nop			; (mov r8, r8)
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	681a      	ldr	r2, [r3, #0]
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	2110      	movs	r1, #16
 80080ba:	438a      	bics	r2, r1
 80080bc:	601a      	str	r2, [r3, #0]
 80080be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080c0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080c2:	693b      	ldr	r3, [r7, #16]
 80080c4:	f383 8810 	msr	PRIMASK, r3
}
 80080c8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2220      	movs	r2, #32
 80080ce:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2200      	movs	r2, #0
 80080d4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2200      	movs	r2, #0
 80080da:	665a      	str	r2, [r3, #100]	; 0x64
}
 80080dc:	46c0      	nop			; (mov r8, r8)
 80080de:	46bd      	mov	sp, r7
 80080e0:	b00e      	add	sp, #56	; 0x38
 80080e2:	bd80      	pop	{r7, pc}
 80080e4:	fffffedf 	.word	0xfffffedf

080080e8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b084      	sub	sp, #16
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	225a      	movs	r2, #90	; 0x5a
 80080fa:	2100      	movs	r1, #0
 80080fc:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	2252      	movs	r2, #82	; 0x52
 8008102:	2100      	movs	r1, #0
 8008104:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	0018      	movs	r0, r3
 800810a:	f7ff fc2f 	bl	800796c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800810e:	46c0      	nop			; (mov r8, r8)
 8008110:	46bd      	mov	sp, r7
 8008112:	b004      	add	sp, #16
 8008114:	bd80      	pop	{r7, pc}

08008116 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008116:	b580      	push	{r7, lr}
 8008118:	b086      	sub	sp, #24
 800811a:	af00      	add	r7, sp, #0
 800811c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800811e:	f3ef 8310 	mrs	r3, PRIMASK
 8008122:	60bb      	str	r3, [r7, #8]
  return(result);
 8008124:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008126:	617b      	str	r3, [r7, #20]
 8008128:	2301      	movs	r3, #1
 800812a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	f383 8810 	msr	PRIMASK, r3
}
 8008132:	46c0      	nop			; (mov r8, r8)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	681a      	ldr	r2, [r3, #0]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	2140      	movs	r1, #64	; 0x40
 8008140:	438a      	bics	r2, r1
 8008142:	601a      	str	r2, [r3, #0]
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008148:	693b      	ldr	r3, [r7, #16]
 800814a:	f383 8810 	msr	PRIMASK, r3
}
 800814e:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2220      	movs	r2, #32
 8008154:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2200      	movs	r2, #0
 800815a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	0018      	movs	r0, r3
 8008160:	f7ff fbfc 	bl	800795c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008164:	46c0      	nop			; (mov r8, r8)
 8008166:	46bd      	mov	sp, r7
 8008168:	b006      	add	sp, #24
 800816a:	bd80      	pop	{r7, pc}

0800816c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b082      	sub	sp, #8
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008174:	46c0      	nop			; (mov r8, r8)
 8008176:	46bd      	mov	sp, r7
 8008178:	b002      	add	sp, #8
 800817a:	bd80      	pop	{r7, pc}

0800817c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b084      	sub	sp, #16
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2244      	movs	r2, #68	; 0x44
 8008188:	2100      	movs	r1, #0
 800818a:	5299      	strh	r1, [r3, r2]

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800818c:	4b05      	ldr	r3, [pc, #20]	; (80081a4 <USB_EnableGlobalInt+0x28>)
 800818e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	b299      	uxth	r1, r3
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2240      	movs	r2, #64	; 0x40
 8008198:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800819a:	2300      	movs	r3, #0
}
 800819c:	0018      	movs	r0, r3
 800819e:	46bd      	mov	sp, r7
 80081a0:	b004      	add	sp, #16
 80081a2:	bd80      	pop	{r7, pc}
 80081a4:	0000bf80 	.word	0x0000bf80

080081a8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b084      	sub	sp, #16
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80081b0:	4b09      	ldr	r3, [pc, #36]	; (80081d8 <USB_DisableGlobalInt+0x30>)
 80081b2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2240      	movs	r2, #64	; 0x40
 80081b8:	5a9b      	ldrh	r3, [r3, r2]
 80081ba:	b29b      	uxth	r3, r3
 80081bc:	68fa      	ldr	r2, [r7, #12]
 80081be:	b292      	uxth	r2, r2
 80081c0:	43d2      	mvns	r2, r2
 80081c2:	b292      	uxth	r2, r2
 80081c4:	4013      	ands	r3, r2
 80081c6:	b299      	uxth	r1, r3
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2240      	movs	r2, #64	; 0x40
 80081cc:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80081ce:	2300      	movs	r3, #0
}
 80081d0:	0018      	movs	r0, r3
 80081d2:	46bd      	mov	sp, r7
 80081d4:	b004      	add	sp, #16
 80081d6:	bd80      	pop	{r7, pc}
 80081d8:	0000bf80 	.word	0x0000bf80

080081dc <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80081dc:	b084      	sub	sp, #16
 80081de:	b590      	push	{r4, r7, lr}
 80081e0:	46c6      	mov	lr, r8
 80081e2:	b500      	push	{lr}
 80081e4:	b082      	sub	sp, #8
 80081e6:	af00      	add	r7, sp, #0
 80081e8:	6078      	str	r0, [r7, #4]
 80081ea:	2004      	movs	r0, #4
 80081ec:	2410      	movs	r4, #16
 80081ee:	46a4      	mov	ip, r4
 80081f0:	2408      	movs	r4, #8
 80081f2:	46a0      	mov	r8, r4
 80081f4:	44b8      	add	r8, r7
 80081f6:	44c4      	add	ip, r8
 80081f8:	4460      	add	r0, ip
 80081fa:	6001      	str	r1, [r0, #0]
 80081fc:	6042      	str	r2, [r0, #4]
 80081fe:	6083      	str	r3, [r0, #8]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2240      	movs	r2, #64	; 0x40
 8008204:	2101      	movs	r1, #1
 8008206:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	2240      	movs	r2, #64	; 0x40
 800820c:	2100      	movs	r1, #0
 800820e:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2244      	movs	r2, #68	; 0x44
 8008214:	2100      	movs	r1, #0
 8008216:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2250      	movs	r2, #80	; 0x50
 800821c:	2100      	movs	r1, #0
 800821e:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8008220:	2300      	movs	r3, #0
}
 8008222:	0018      	movs	r0, r3
 8008224:	46bd      	mov	sp, r7
 8008226:	b002      	add	sp, #8
 8008228:	bc80      	pop	{r7}
 800822a:	46b8      	mov	r8, r7
 800822c:	bc90      	pop	{r4, r7}
 800822e:	bc08      	pop	{r3}
 8008230:	b004      	add	sp, #16
 8008232:	4718      	bx	r3

08008234 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b09c      	sub	sp, #112	; 0x70
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
 800823c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800823e:	236f      	movs	r3, #111	; 0x6f
 8008240:	18fb      	adds	r3, r7, r3
 8008242:	2200      	movs	r2, #0
 8008244:	701a      	strb	r2, [r3, #0]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8008246:	687a      	ldr	r2, [r7, #4]
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	781b      	ldrb	r3, [r3, #0]
 800824c:	009b      	lsls	r3, r3, #2
 800824e:	18d3      	adds	r3, r2, r3
 8008250:	881b      	ldrh	r3, [r3, #0]
 8008252:	b29a      	uxth	r2, r3
 8008254:	236c      	movs	r3, #108	; 0x6c
 8008256:	18fb      	adds	r3, r7, r3
 8008258:	49cf      	ldr	r1, [pc, #828]	; (8008598 <USB_ActivateEndpoint+0x364>)
 800825a:	400a      	ands	r2, r1
 800825c:	801a      	strh	r2, [r3, #0]

  /* initialize Endpoint */
  switch (ep->type)
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	78db      	ldrb	r3, [r3, #3]
 8008262:	2b03      	cmp	r3, #3
 8008264:	d017      	beq.n	8008296 <USB_ActivateEndpoint+0x62>
 8008266:	dc28      	bgt.n	80082ba <USB_ActivateEndpoint+0x86>
 8008268:	2b02      	cmp	r3, #2
 800826a:	d00e      	beq.n	800828a <USB_ActivateEndpoint+0x56>
 800826c:	dc25      	bgt.n	80082ba <USB_ActivateEndpoint+0x86>
 800826e:	2b00      	cmp	r3, #0
 8008270:	d002      	beq.n	8008278 <USB_ActivateEndpoint+0x44>
 8008272:	2b01      	cmp	r3, #1
 8008274:	d018      	beq.n	80082a8 <USB_ActivateEndpoint+0x74>
 8008276:	e020      	b.n	80082ba <USB_ActivateEndpoint+0x86>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8008278:	226c      	movs	r2, #108	; 0x6c
 800827a:	18bb      	adds	r3, r7, r2
 800827c:	18ba      	adds	r2, r7, r2
 800827e:	8812      	ldrh	r2, [r2, #0]
 8008280:	2180      	movs	r1, #128	; 0x80
 8008282:	0089      	lsls	r1, r1, #2
 8008284:	430a      	orrs	r2, r1
 8008286:	801a      	strh	r2, [r3, #0]
      break;
 8008288:	e01c      	b.n	80082c4 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
 800828a:	226c      	movs	r2, #108	; 0x6c
 800828c:	18bb      	adds	r3, r7, r2
 800828e:	18ba      	adds	r2, r7, r2
 8008290:	8812      	ldrh	r2, [r2, #0]
 8008292:	801a      	strh	r2, [r3, #0]
      break;
 8008294:	e016      	b.n	80082c4 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8008296:	226c      	movs	r2, #108	; 0x6c
 8008298:	18bb      	adds	r3, r7, r2
 800829a:	18ba      	adds	r2, r7, r2
 800829c:	8812      	ldrh	r2, [r2, #0]
 800829e:	21c0      	movs	r1, #192	; 0xc0
 80082a0:	00c9      	lsls	r1, r1, #3
 80082a2:	430a      	orrs	r2, r1
 80082a4:	801a      	strh	r2, [r3, #0]
      break;
 80082a6:	e00d      	b.n	80082c4 <USB_ActivateEndpoint+0x90>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80082a8:	226c      	movs	r2, #108	; 0x6c
 80082aa:	18bb      	adds	r3, r7, r2
 80082ac:	18ba      	adds	r2, r7, r2
 80082ae:	8812      	ldrh	r2, [r2, #0]
 80082b0:	2180      	movs	r1, #128	; 0x80
 80082b2:	00c9      	lsls	r1, r1, #3
 80082b4:	430a      	orrs	r2, r1
 80082b6:	801a      	strh	r2, [r3, #0]
      break;
 80082b8:	e004      	b.n	80082c4 <USB_ActivateEndpoint+0x90>

    default:
      ret = HAL_ERROR;
 80082ba:	236f      	movs	r3, #111	; 0x6f
 80082bc:	18fb      	adds	r3, r7, r3
 80082be:	2201      	movs	r2, #1
 80082c0:	701a      	strb	r2, [r3, #0]
      break;
 80082c2:	46c0      	nop			; (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80082c4:	687a      	ldr	r2, [r7, #4]
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	781b      	ldrb	r3, [r3, #0]
 80082ca:	009b      	lsls	r3, r3, #2
 80082cc:	18d3      	adds	r3, r2, r3
 80082ce:	226c      	movs	r2, #108	; 0x6c
 80082d0:	18ba      	adds	r2, r7, r2
 80082d2:	8812      	ldrh	r2, [r2, #0]
 80082d4:	49b1      	ldr	r1, [pc, #708]	; (800859c <USB_ActivateEndpoint+0x368>)
 80082d6:	430a      	orrs	r2, r1
 80082d8:	b292      	uxth	r2, r2
 80082da:	801a      	strh	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80082dc:	687a      	ldr	r2, [r7, #4]
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	781b      	ldrb	r3, [r3, #0]
 80082e2:	009b      	lsls	r3, r3, #2
 80082e4:	18d3      	adds	r3, r2, r3
 80082e6:	881b      	ldrh	r3, [r3, #0]
 80082e8:	b29b      	uxth	r3, r3
 80082ea:	b21b      	sxth	r3, r3
 80082ec:	4aac      	ldr	r2, [pc, #688]	; (80085a0 <USB_ActivateEndpoint+0x36c>)
 80082ee:	4013      	ands	r3, r2
 80082f0:	b21a      	sxth	r2, r3
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	781b      	ldrb	r3, [r3, #0]
 80082f6:	b21b      	sxth	r3, r3
 80082f8:	4313      	orrs	r3, r2
 80082fa:	b21a      	sxth	r2, r3
 80082fc:	2166      	movs	r1, #102	; 0x66
 80082fe:	187b      	adds	r3, r7, r1
 8008300:	801a      	strh	r2, [r3, #0]
 8008302:	687a      	ldr	r2, [r7, #4]
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	781b      	ldrb	r3, [r3, #0]
 8008308:	009b      	lsls	r3, r3, #2
 800830a:	18d3      	adds	r3, r2, r3
 800830c:	187a      	adds	r2, r7, r1
 800830e:	8812      	ldrh	r2, [r2, #0]
 8008310:	49a2      	ldr	r1, [pc, #648]	; (800859c <USB_ActivateEndpoint+0x368>)
 8008312:	430a      	orrs	r2, r1
 8008314:	b292      	uxth	r2, r2
 8008316:	801a      	strh	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	7b1b      	ldrb	r3, [r3, #12]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d000      	beq.n	8008322 <USB_ActivateEndpoint+0xee>
 8008320:	e150      	b.n	80085c4 <USB_ActivateEndpoint+0x390>
  {
    if (ep->is_in != 0U)
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	785b      	ldrb	r3, [r3, #1]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d100      	bne.n	800832c <USB_ActivateEndpoint+0xf8>
 800832a:	e07a      	b.n	8008422 <USB_ActivateEndpoint+0x1ee>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	61bb      	str	r3, [r7, #24]
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2250      	movs	r2, #80	; 0x50
 8008334:	5a9b      	ldrh	r3, [r3, r2]
 8008336:	b29b      	uxth	r3, r3
 8008338:	001a      	movs	r2, r3
 800833a:	69bb      	ldr	r3, [r7, #24]
 800833c:	189b      	adds	r3, r3, r2
 800833e:	61bb      	str	r3, [r7, #24]
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	781b      	ldrb	r3, [r3, #0]
 8008344:	00da      	lsls	r2, r3, #3
 8008346:	69bb      	ldr	r3, [r7, #24]
 8008348:	18d3      	adds	r3, r2, r3
 800834a:	2280      	movs	r2, #128	; 0x80
 800834c:	00d2      	lsls	r2, r2, #3
 800834e:	4694      	mov	ip, r2
 8008350:	4463      	add	r3, ip
 8008352:	617b      	str	r3, [r7, #20]
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	88db      	ldrh	r3, [r3, #6]
 8008358:	085b      	lsrs	r3, r3, #1
 800835a:	b29b      	uxth	r3, r3
 800835c:	18db      	adds	r3, r3, r3
 800835e:	b29a      	uxth	r2, r3
 8008360:	697b      	ldr	r3, [r7, #20]
 8008362:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008364:	687a      	ldr	r2, [r7, #4]
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	781b      	ldrb	r3, [r3, #0]
 800836a:	009b      	lsls	r3, r3, #2
 800836c:	18d2      	adds	r2, r2, r3
 800836e:	2112      	movs	r1, #18
 8008370:	187b      	adds	r3, r7, r1
 8008372:	8812      	ldrh	r2, [r2, #0]
 8008374:	801a      	strh	r2, [r3, #0]
 8008376:	187b      	adds	r3, r7, r1
 8008378:	881b      	ldrh	r3, [r3, #0]
 800837a:	2240      	movs	r2, #64	; 0x40
 800837c:	4013      	ands	r3, r2
 800837e:	d016      	beq.n	80083ae <USB_ActivateEndpoint+0x17a>
 8008380:	687a      	ldr	r2, [r7, #4]
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	781b      	ldrb	r3, [r3, #0]
 8008386:	009b      	lsls	r3, r3, #2
 8008388:	18d3      	adds	r3, r2, r3
 800838a:	881b      	ldrh	r3, [r3, #0]
 800838c:	b29a      	uxth	r2, r3
 800838e:	2010      	movs	r0, #16
 8008390:	183b      	adds	r3, r7, r0
 8008392:	4983      	ldr	r1, [pc, #524]	; (80085a0 <USB_ActivateEndpoint+0x36c>)
 8008394:	400a      	ands	r2, r1
 8008396:	801a      	strh	r2, [r3, #0]
 8008398:	687a      	ldr	r2, [r7, #4]
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	781b      	ldrb	r3, [r3, #0]
 800839e:	009b      	lsls	r3, r3, #2
 80083a0:	18d3      	adds	r3, r2, r3
 80083a2:	183a      	adds	r2, r7, r0
 80083a4:	8812      	ldrh	r2, [r2, #0]
 80083a6:	497f      	ldr	r1, [pc, #508]	; (80085a4 <USB_ActivateEndpoint+0x370>)
 80083a8:	430a      	orrs	r2, r1
 80083aa:	b292      	uxth	r2, r2
 80083ac:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	78db      	ldrb	r3, [r3, #3]
 80083b2:	2b01      	cmp	r3, #1
 80083b4:	d01d      	beq.n	80083f2 <USB_ActivateEndpoint+0x1be>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80083b6:	687a      	ldr	r2, [r7, #4]
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	781b      	ldrb	r3, [r3, #0]
 80083bc:	009b      	lsls	r3, r3, #2
 80083be:	18d3      	adds	r3, r2, r3
 80083c0:	881b      	ldrh	r3, [r3, #0]
 80083c2:	b29a      	uxth	r2, r3
 80083c4:	200c      	movs	r0, #12
 80083c6:	183b      	adds	r3, r7, r0
 80083c8:	4977      	ldr	r1, [pc, #476]	; (80085a8 <USB_ActivateEndpoint+0x374>)
 80083ca:	400a      	ands	r2, r1
 80083cc:	801a      	strh	r2, [r3, #0]
 80083ce:	183b      	adds	r3, r7, r0
 80083d0:	183a      	adds	r2, r7, r0
 80083d2:	8812      	ldrh	r2, [r2, #0]
 80083d4:	2120      	movs	r1, #32
 80083d6:	404a      	eors	r2, r1
 80083d8:	801a      	strh	r2, [r3, #0]
 80083da:	687a      	ldr	r2, [r7, #4]
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	781b      	ldrb	r3, [r3, #0]
 80083e0:	009b      	lsls	r3, r3, #2
 80083e2:	18d3      	adds	r3, r2, r3
 80083e4:	183a      	adds	r2, r7, r0
 80083e6:	8812      	ldrh	r2, [r2, #0]
 80083e8:	496c      	ldr	r1, [pc, #432]	; (800859c <USB_ActivateEndpoint+0x368>)
 80083ea:	430a      	orrs	r2, r1
 80083ec:	b292      	uxth	r2, r2
 80083ee:	801a      	strh	r2, [r3, #0]
 80083f0:	e27a      	b.n	80088e8 <USB_ActivateEndpoint+0x6b4>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80083f2:	687a      	ldr	r2, [r7, #4]
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	781b      	ldrb	r3, [r3, #0]
 80083f8:	009b      	lsls	r3, r3, #2
 80083fa:	18d3      	adds	r3, r2, r3
 80083fc:	881b      	ldrh	r3, [r3, #0]
 80083fe:	b29a      	uxth	r2, r3
 8008400:	200e      	movs	r0, #14
 8008402:	183b      	adds	r3, r7, r0
 8008404:	4968      	ldr	r1, [pc, #416]	; (80085a8 <USB_ActivateEndpoint+0x374>)
 8008406:	400a      	ands	r2, r1
 8008408:	801a      	strh	r2, [r3, #0]
 800840a:	687a      	ldr	r2, [r7, #4]
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	781b      	ldrb	r3, [r3, #0]
 8008410:	009b      	lsls	r3, r3, #2
 8008412:	18d3      	adds	r3, r2, r3
 8008414:	183a      	adds	r2, r7, r0
 8008416:	8812      	ldrh	r2, [r2, #0]
 8008418:	4960      	ldr	r1, [pc, #384]	; (800859c <USB_ActivateEndpoint+0x368>)
 800841a:	430a      	orrs	r2, r1
 800841c:	b292      	uxth	r2, r2
 800841e:	801a      	strh	r2, [r3, #0]
 8008420:	e262      	b.n	80088e8 <USB_ActivateEndpoint+0x6b4>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	633b      	str	r3, [r7, #48]	; 0x30
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2250      	movs	r2, #80	; 0x50
 800842a:	5a9b      	ldrh	r3, [r3, r2]
 800842c:	b29b      	uxth	r3, r3
 800842e:	001a      	movs	r2, r3
 8008430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008432:	189b      	adds	r3, r3, r2
 8008434:	633b      	str	r3, [r7, #48]	; 0x30
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	781b      	ldrb	r3, [r3, #0]
 800843a:	00da      	lsls	r2, r3, #3
 800843c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800843e:	18d3      	adds	r3, r2, r3
 8008440:	4a5a      	ldr	r2, [pc, #360]	; (80085ac <USB_ActivateEndpoint+0x378>)
 8008442:	4694      	mov	ip, r2
 8008444:	4463      	add	r3, ip
 8008446:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	88db      	ldrh	r3, [r3, #6]
 800844c:	085b      	lsrs	r3, r3, #1
 800844e:	b29b      	uxth	r3, r3
 8008450:	18db      	adds	r3, r3, r3
 8008452:	b29a      	uxth	r2, r3
 8008454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008456:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	62bb      	str	r3, [r7, #40]	; 0x28
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2250      	movs	r2, #80	; 0x50
 8008460:	5a9b      	ldrh	r3, [r3, r2]
 8008462:	b29b      	uxth	r3, r3
 8008464:	001a      	movs	r2, r3
 8008466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008468:	189b      	adds	r3, r3, r2
 800846a:	62bb      	str	r3, [r7, #40]	; 0x28
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	781b      	ldrb	r3, [r3, #0]
 8008470:	00da      	lsls	r2, r3, #3
 8008472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008474:	18d3      	adds	r3, r2, r3
 8008476:	4a4e      	ldr	r2, [pc, #312]	; (80085b0 <USB_ActivateEndpoint+0x37c>)
 8008478:	4694      	mov	ip, r2
 800847a:	4463      	add	r3, ip
 800847c:	627b      	str	r3, [r7, #36]	; 0x24
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	691b      	ldr	r3, [r3, #16]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d110      	bne.n	80084a8 <USB_ActivateEndpoint+0x274>
 8008486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008488:	881b      	ldrh	r3, [r3, #0]
 800848a:	b29b      	uxth	r3, r3
 800848c:	4a49      	ldr	r2, [pc, #292]	; (80085b4 <USB_ActivateEndpoint+0x380>)
 800848e:	4013      	ands	r3, r2
 8008490:	b29a      	uxth	r2, r3
 8008492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008494:	801a      	strh	r2, [r3, #0]
 8008496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008498:	881b      	ldrh	r3, [r3, #0]
 800849a:	b29b      	uxth	r3, r3
 800849c:	4a46      	ldr	r2, [pc, #280]	; (80085b8 <USB_ActivateEndpoint+0x384>)
 800849e:	4313      	orrs	r3, r2
 80084a0:	b29a      	uxth	r2, r3
 80084a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084a4:	801a      	strh	r2, [r3, #0]
 80084a6:	e02b      	b.n	8008500 <USB_ActivateEndpoint+0x2cc>
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	691b      	ldr	r3, [r3, #16]
 80084ac:	2b3e      	cmp	r3, #62	; 0x3e
 80084ae:	d812      	bhi.n	80084d6 <USB_ActivateEndpoint+0x2a2>
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	691b      	ldr	r3, [r3, #16]
 80084b4:	085b      	lsrs	r3, r3, #1
 80084b6:	66bb      	str	r3, [r7, #104]	; 0x68
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	691b      	ldr	r3, [r3, #16]
 80084bc:	2201      	movs	r2, #1
 80084be:	4013      	ands	r3, r2
 80084c0:	d002      	beq.n	80084c8 <USB_ActivateEndpoint+0x294>
 80084c2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80084c4:	3301      	adds	r3, #1
 80084c6:	66bb      	str	r3, [r7, #104]	; 0x68
 80084c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80084ca:	b29b      	uxth	r3, r3
 80084cc:	029b      	lsls	r3, r3, #10
 80084ce:	b29a      	uxth	r2, r3
 80084d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084d2:	801a      	strh	r2, [r3, #0]
 80084d4:	e014      	b.n	8008500 <USB_ActivateEndpoint+0x2cc>
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	691b      	ldr	r3, [r3, #16]
 80084da:	095b      	lsrs	r3, r3, #5
 80084dc:	66bb      	str	r3, [r7, #104]	; 0x68
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	691b      	ldr	r3, [r3, #16]
 80084e2:	221f      	movs	r2, #31
 80084e4:	4013      	ands	r3, r2
 80084e6:	d102      	bne.n	80084ee <USB_ActivateEndpoint+0x2ba>
 80084e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80084ea:	3b01      	subs	r3, #1
 80084ec:	66bb      	str	r3, [r7, #104]	; 0x68
 80084ee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80084f0:	b29b      	uxth	r3, r3
 80084f2:	029b      	lsls	r3, r3, #10
 80084f4:	b29b      	uxth	r3, r3
 80084f6:	4a30      	ldr	r2, [pc, #192]	; (80085b8 <USB_ActivateEndpoint+0x384>)
 80084f8:	4313      	orrs	r3, r2
 80084fa:	b29a      	uxth	r2, r3
 80084fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084fe:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008500:	687a      	ldr	r2, [r7, #4]
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	781b      	ldrb	r3, [r3, #0]
 8008506:	009b      	lsls	r3, r3, #2
 8008508:	18d2      	adds	r2, r2, r3
 800850a:	2122      	movs	r1, #34	; 0x22
 800850c:	187b      	adds	r3, r7, r1
 800850e:	8812      	ldrh	r2, [r2, #0]
 8008510:	801a      	strh	r2, [r3, #0]
 8008512:	187b      	adds	r3, r7, r1
 8008514:	881a      	ldrh	r2, [r3, #0]
 8008516:	2380      	movs	r3, #128	; 0x80
 8008518:	01db      	lsls	r3, r3, #7
 800851a:	4013      	ands	r3, r2
 800851c:	d016      	beq.n	800854c <USB_ActivateEndpoint+0x318>
 800851e:	687a      	ldr	r2, [r7, #4]
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	781b      	ldrb	r3, [r3, #0]
 8008524:	009b      	lsls	r3, r3, #2
 8008526:	18d3      	adds	r3, r2, r3
 8008528:	881b      	ldrh	r3, [r3, #0]
 800852a:	b29a      	uxth	r2, r3
 800852c:	2020      	movs	r0, #32
 800852e:	183b      	adds	r3, r7, r0
 8008530:	491b      	ldr	r1, [pc, #108]	; (80085a0 <USB_ActivateEndpoint+0x36c>)
 8008532:	400a      	ands	r2, r1
 8008534:	801a      	strh	r2, [r3, #0]
 8008536:	687a      	ldr	r2, [r7, #4]
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	781b      	ldrb	r3, [r3, #0]
 800853c:	009b      	lsls	r3, r3, #2
 800853e:	18d3      	adds	r3, r2, r3
 8008540:	183a      	adds	r2, r7, r0
 8008542:	8812      	ldrh	r2, [r2, #0]
 8008544:	491d      	ldr	r1, [pc, #116]	; (80085bc <USB_ActivateEndpoint+0x388>)
 8008546:	430a      	orrs	r2, r1
 8008548:	b292      	uxth	r2, r2
 800854a:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800854c:	687a      	ldr	r2, [r7, #4]
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	781b      	ldrb	r3, [r3, #0]
 8008552:	009b      	lsls	r3, r3, #2
 8008554:	18d3      	adds	r3, r2, r3
 8008556:	881b      	ldrh	r3, [r3, #0]
 8008558:	b29a      	uxth	r2, r3
 800855a:	201e      	movs	r0, #30
 800855c:	183b      	adds	r3, r7, r0
 800855e:	4918      	ldr	r1, [pc, #96]	; (80085c0 <USB_ActivateEndpoint+0x38c>)
 8008560:	400a      	ands	r2, r1
 8008562:	801a      	strh	r2, [r3, #0]
 8008564:	183b      	adds	r3, r7, r0
 8008566:	183a      	adds	r2, r7, r0
 8008568:	8812      	ldrh	r2, [r2, #0]
 800856a:	2180      	movs	r1, #128	; 0x80
 800856c:	0149      	lsls	r1, r1, #5
 800856e:	404a      	eors	r2, r1
 8008570:	801a      	strh	r2, [r3, #0]
 8008572:	183b      	adds	r3, r7, r0
 8008574:	183a      	adds	r2, r7, r0
 8008576:	8812      	ldrh	r2, [r2, #0]
 8008578:	2180      	movs	r1, #128	; 0x80
 800857a:	0189      	lsls	r1, r1, #6
 800857c:	404a      	eors	r2, r1
 800857e:	801a      	strh	r2, [r3, #0]
 8008580:	687a      	ldr	r2, [r7, #4]
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	781b      	ldrb	r3, [r3, #0]
 8008586:	009b      	lsls	r3, r3, #2
 8008588:	18d3      	adds	r3, r2, r3
 800858a:	183a      	adds	r2, r7, r0
 800858c:	8812      	ldrh	r2, [r2, #0]
 800858e:	4903      	ldr	r1, [pc, #12]	; (800859c <USB_ActivateEndpoint+0x368>)
 8008590:	430a      	orrs	r2, r1
 8008592:	b292      	uxth	r2, r2
 8008594:	801a      	strh	r2, [r3, #0]
 8008596:	e1a7      	b.n	80088e8 <USB_ActivateEndpoint+0x6b4>
 8008598:	ffff898f 	.word	0xffff898f
 800859c:	ffff8080 	.word	0xffff8080
 80085a0:	ffff8f8f 	.word	0xffff8f8f
 80085a4:	ffff80c0 	.word	0xffff80c0
 80085a8:	ffff8fbf 	.word	0xffff8fbf
 80085ac:	00000404 	.word	0x00000404
 80085b0:	00000406 	.word	0x00000406
 80085b4:	ffff83ff 	.word	0xffff83ff
 80085b8:	ffff8000 	.word	0xffff8000
 80085bc:	ffffc080 	.word	0xffffc080
 80085c0:	ffffbf8f 	.word	0xffffbf8f
    }
  }
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	78db      	ldrb	r3, [r3, #3]
 80085c8:	2b02      	cmp	r3, #2
 80085ca:	d117      	bne.n	80085fc <USB_ActivateEndpoint+0x3c8>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80085cc:	687a      	ldr	r2, [r7, #4]
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	781b      	ldrb	r3, [r3, #0]
 80085d2:	009b      	lsls	r3, r3, #2
 80085d4:	18d3      	adds	r3, r2, r3
 80085d6:	881b      	ldrh	r3, [r3, #0]
 80085d8:	b29a      	uxth	r2, r3
 80085da:	2062      	movs	r0, #98	; 0x62
 80085dc:	183b      	adds	r3, r7, r0
 80085de:	49c6      	ldr	r1, [pc, #792]	; (80088f8 <USB_ActivateEndpoint+0x6c4>)
 80085e0:	400a      	ands	r2, r1
 80085e2:	801a      	strh	r2, [r3, #0]
 80085e4:	687a      	ldr	r2, [r7, #4]
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	781b      	ldrb	r3, [r3, #0]
 80085ea:	009b      	lsls	r3, r3, #2
 80085ec:	18d3      	adds	r3, r2, r3
 80085ee:	183a      	adds	r2, r7, r0
 80085f0:	8812      	ldrh	r2, [r2, #0]
 80085f2:	49c2      	ldr	r1, [pc, #776]	; (80088fc <USB_ActivateEndpoint+0x6c8>)
 80085f4:	430a      	orrs	r2, r1
 80085f6:	b292      	uxth	r2, r2
 80085f8:	801a      	strh	r2, [r3, #0]
 80085fa:	e016      	b.n	800862a <USB_ActivateEndpoint+0x3f6>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80085fc:	687a      	ldr	r2, [r7, #4]
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	781b      	ldrb	r3, [r3, #0]
 8008602:	009b      	lsls	r3, r3, #2
 8008604:	18d3      	adds	r3, r2, r3
 8008606:	881b      	ldrh	r3, [r3, #0]
 8008608:	b29a      	uxth	r2, r3
 800860a:	2064      	movs	r0, #100	; 0x64
 800860c:	183b      	adds	r3, r7, r0
 800860e:	49bc      	ldr	r1, [pc, #752]	; (8008900 <USB_ActivateEndpoint+0x6cc>)
 8008610:	400a      	ands	r2, r1
 8008612:	801a      	strh	r2, [r3, #0]
 8008614:	687a      	ldr	r2, [r7, #4]
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	781b      	ldrb	r3, [r3, #0]
 800861a:	009b      	lsls	r3, r3, #2
 800861c:	18d3      	adds	r3, r2, r3
 800861e:	183a      	adds	r2, r7, r0
 8008620:	8812      	ldrh	r2, [r2, #0]
 8008622:	49b8      	ldr	r1, [pc, #736]	; (8008904 <USB_ActivateEndpoint+0x6d0>)
 8008624:	430a      	orrs	r2, r1
 8008626:	b292      	uxth	r2, r2
 8008628:	801a      	strh	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2250      	movs	r2, #80	; 0x50
 8008632:	5a9b      	ldrh	r3, [r3, r2]
 8008634:	b29b      	uxth	r3, r3
 8008636:	001a      	movs	r2, r3
 8008638:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800863a:	189b      	adds	r3, r3, r2
 800863c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	781b      	ldrb	r3, [r3, #0]
 8008642:	00da      	lsls	r2, r3, #3
 8008644:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008646:	18d3      	adds	r3, r2, r3
 8008648:	2280      	movs	r2, #128	; 0x80
 800864a:	00d2      	lsls	r2, r2, #3
 800864c:	4694      	mov	ip, r2
 800864e:	4463      	add	r3, ip
 8008650:	65bb      	str	r3, [r7, #88]	; 0x58
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	891b      	ldrh	r3, [r3, #8]
 8008656:	085b      	lsrs	r3, r3, #1
 8008658:	b29b      	uxth	r3, r3
 800865a:	18db      	adds	r3, r3, r3
 800865c:	b29a      	uxth	r2, r3
 800865e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008660:	801a      	strh	r2, [r3, #0]
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	657b      	str	r3, [r7, #84]	; 0x54
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2250      	movs	r2, #80	; 0x50
 800866a:	5a9b      	ldrh	r3, [r3, r2]
 800866c:	b29b      	uxth	r3, r3
 800866e:	001a      	movs	r2, r3
 8008670:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008672:	189b      	adds	r3, r3, r2
 8008674:	657b      	str	r3, [r7, #84]	; 0x54
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	781b      	ldrb	r3, [r3, #0]
 800867a:	00da      	lsls	r2, r3, #3
 800867c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800867e:	18d3      	adds	r3, r2, r3
 8008680:	4aa1      	ldr	r2, [pc, #644]	; (8008908 <USB_ActivateEndpoint+0x6d4>)
 8008682:	4694      	mov	ip, r2
 8008684:	4463      	add	r3, ip
 8008686:	653b      	str	r3, [r7, #80]	; 0x50
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	895b      	ldrh	r3, [r3, #10]
 800868c:	085b      	lsrs	r3, r3, #1
 800868e:	b29b      	uxth	r3, r3
 8008690:	18db      	adds	r3, r3, r3
 8008692:	b29a      	uxth	r2, r3
 8008694:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008696:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	785b      	ldrb	r3, [r3, #1]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d000      	beq.n	80086a2 <USB_ActivateEndpoint+0x46e>
 80086a0:	e087      	b.n	80087b2 <USB_ActivateEndpoint+0x57e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80086a2:	687a      	ldr	r2, [r7, #4]
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	781b      	ldrb	r3, [r3, #0]
 80086a8:	009b      	lsls	r3, r3, #2
 80086aa:	18d2      	adds	r2, r2, r3
 80086ac:	2140      	movs	r1, #64	; 0x40
 80086ae:	187b      	adds	r3, r7, r1
 80086b0:	8812      	ldrh	r2, [r2, #0]
 80086b2:	801a      	strh	r2, [r3, #0]
 80086b4:	187b      	adds	r3, r7, r1
 80086b6:	881a      	ldrh	r2, [r3, #0]
 80086b8:	2380      	movs	r3, #128	; 0x80
 80086ba:	01db      	lsls	r3, r3, #7
 80086bc:	4013      	ands	r3, r2
 80086be:	d016      	beq.n	80086ee <USB_ActivateEndpoint+0x4ba>
 80086c0:	687a      	ldr	r2, [r7, #4]
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	781b      	ldrb	r3, [r3, #0]
 80086c6:	009b      	lsls	r3, r3, #2
 80086c8:	18d3      	adds	r3, r2, r3
 80086ca:	881b      	ldrh	r3, [r3, #0]
 80086cc:	b29a      	uxth	r2, r3
 80086ce:	203e      	movs	r0, #62	; 0x3e
 80086d0:	183b      	adds	r3, r7, r0
 80086d2:	4989      	ldr	r1, [pc, #548]	; (80088f8 <USB_ActivateEndpoint+0x6c4>)
 80086d4:	400a      	ands	r2, r1
 80086d6:	801a      	strh	r2, [r3, #0]
 80086d8:	687a      	ldr	r2, [r7, #4]
 80086da:	683b      	ldr	r3, [r7, #0]
 80086dc:	781b      	ldrb	r3, [r3, #0]
 80086de:	009b      	lsls	r3, r3, #2
 80086e0:	18d3      	adds	r3, r2, r3
 80086e2:	183a      	adds	r2, r7, r0
 80086e4:	8812      	ldrh	r2, [r2, #0]
 80086e6:	4989      	ldr	r1, [pc, #548]	; (800890c <USB_ActivateEndpoint+0x6d8>)
 80086e8:	430a      	orrs	r2, r1
 80086ea:	b292      	uxth	r2, r2
 80086ec:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80086ee:	687a      	ldr	r2, [r7, #4]
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	781b      	ldrb	r3, [r3, #0]
 80086f4:	009b      	lsls	r3, r3, #2
 80086f6:	18d2      	adds	r2, r2, r3
 80086f8:	213c      	movs	r1, #60	; 0x3c
 80086fa:	187b      	adds	r3, r7, r1
 80086fc:	8812      	ldrh	r2, [r2, #0]
 80086fe:	801a      	strh	r2, [r3, #0]
 8008700:	187b      	adds	r3, r7, r1
 8008702:	881b      	ldrh	r3, [r3, #0]
 8008704:	2240      	movs	r2, #64	; 0x40
 8008706:	4013      	ands	r3, r2
 8008708:	d016      	beq.n	8008738 <USB_ActivateEndpoint+0x504>
 800870a:	687a      	ldr	r2, [r7, #4]
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	781b      	ldrb	r3, [r3, #0]
 8008710:	009b      	lsls	r3, r3, #2
 8008712:	18d3      	adds	r3, r2, r3
 8008714:	881b      	ldrh	r3, [r3, #0]
 8008716:	b29a      	uxth	r2, r3
 8008718:	203a      	movs	r0, #58	; 0x3a
 800871a:	183b      	adds	r3, r7, r0
 800871c:	4976      	ldr	r1, [pc, #472]	; (80088f8 <USB_ActivateEndpoint+0x6c4>)
 800871e:	400a      	ands	r2, r1
 8008720:	801a      	strh	r2, [r3, #0]
 8008722:	687a      	ldr	r2, [r7, #4]
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	781b      	ldrb	r3, [r3, #0]
 8008728:	009b      	lsls	r3, r3, #2
 800872a:	18d3      	adds	r3, r2, r3
 800872c:	183a      	adds	r2, r7, r0
 800872e:	8812      	ldrh	r2, [r2, #0]
 8008730:	4977      	ldr	r1, [pc, #476]	; (8008910 <USB_ActivateEndpoint+0x6dc>)
 8008732:	430a      	orrs	r2, r1
 8008734:	b292      	uxth	r2, r2
 8008736:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008738:	687a      	ldr	r2, [r7, #4]
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	781b      	ldrb	r3, [r3, #0]
 800873e:	009b      	lsls	r3, r3, #2
 8008740:	18d3      	adds	r3, r2, r3
 8008742:	881b      	ldrh	r3, [r3, #0]
 8008744:	b29a      	uxth	r2, r3
 8008746:	2038      	movs	r0, #56	; 0x38
 8008748:	183b      	adds	r3, r7, r0
 800874a:	4972      	ldr	r1, [pc, #456]	; (8008914 <USB_ActivateEndpoint+0x6e0>)
 800874c:	400a      	ands	r2, r1
 800874e:	801a      	strh	r2, [r3, #0]
 8008750:	183b      	adds	r3, r7, r0
 8008752:	183a      	adds	r2, r7, r0
 8008754:	8812      	ldrh	r2, [r2, #0]
 8008756:	2180      	movs	r1, #128	; 0x80
 8008758:	0149      	lsls	r1, r1, #5
 800875a:	404a      	eors	r2, r1
 800875c:	801a      	strh	r2, [r3, #0]
 800875e:	183b      	adds	r3, r7, r0
 8008760:	183a      	adds	r2, r7, r0
 8008762:	8812      	ldrh	r2, [r2, #0]
 8008764:	2180      	movs	r1, #128	; 0x80
 8008766:	0189      	lsls	r1, r1, #6
 8008768:	404a      	eors	r2, r1
 800876a:	801a      	strh	r2, [r3, #0]
 800876c:	687a      	ldr	r2, [r7, #4]
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	781b      	ldrb	r3, [r3, #0]
 8008772:	009b      	lsls	r3, r3, #2
 8008774:	18d3      	adds	r3, r2, r3
 8008776:	183a      	adds	r2, r7, r0
 8008778:	8812      	ldrh	r2, [r2, #0]
 800877a:	4962      	ldr	r1, [pc, #392]	; (8008904 <USB_ActivateEndpoint+0x6d0>)
 800877c:	430a      	orrs	r2, r1
 800877e:	b292      	uxth	r2, r2
 8008780:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008782:	687a      	ldr	r2, [r7, #4]
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	781b      	ldrb	r3, [r3, #0]
 8008788:	009b      	lsls	r3, r3, #2
 800878a:	18d3      	adds	r3, r2, r3
 800878c:	881b      	ldrh	r3, [r3, #0]
 800878e:	b29a      	uxth	r2, r3
 8008790:	2036      	movs	r0, #54	; 0x36
 8008792:	183b      	adds	r3, r7, r0
 8008794:	4960      	ldr	r1, [pc, #384]	; (8008918 <USB_ActivateEndpoint+0x6e4>)
 8008796:	400a      	ands	r2, r1
 8008798:	801a      	strh	r2, [r3, #0]
 800879a:	687a      	ldr	r2, [r7, #4]
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	781b      	ldrb	r3, [r3, #0]
 80087a0:	009b      	lsls	r3, r3, #2
 80087a2:	18d3      	adds	r3, r2, r3
 80087a4:	183a      	adds	r2, r7, r0
 80087a6:	8812      	ldrh	r2, [r2, #0]
 80087a8:	4956      	ldr	r1, [pc, #344]	; (8008904 <USB_ActivateEndpoint+0x6d0>)
 80087aa:	430a      	orrs	r2, r1
 80087ac:	b292      	uxth	r2, r2
 80087ae:	801a      	strh	r2, [r3, #0]
 80087b0:	e09a      	b.n	80088e8 <USB_ActivateEndpoint+0x6b4>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80087b2:	687a      	ldr	r2, [r7, #4]
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	781b      	ldrb	r3, [r3, #0]
 80087b8:	009b      	lsls	r3, r3, #2
 80087ba:	18d2      	adds	r2, r2, r3
 80087bc:	214e      	movs	r1, #78	; 0x4e
 80087be:	187b      	adds	r3, r7, r1
 80087c0:	8812      	ldrh	r2, [r2, #0]
 80087c2:	801a      	strh	r2, [r3, #0]
 80087c4:	187b      	adds	r3, r7, r1
 80087c6:	881a      	ldrh	r2, [r3, #0]
 80087c8:	2380      	movs	r3, #128	; 0x80
 80087ca:	01db      	lsls	r3, r3, #7
 80087cc:	4013      	ands	r3, r2
 80087ce:	d016      	beq.n	80087fe <USB_ActivateEndpoint+0x5ca>
 80087d0:	687a      	ldr	r2, [r7, #4]
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	781b      	ldrb	r3, [r3, #0]
 80087d6:	009b      	lsls	r3, r3, #2
 80087d8:	18d3      	adds	r3, r2, r3
 80087da:	881b      	ldrh	r3, [r3, #0]
 80087dc:	b29a      	uxth	r2, r3
 80087de:	204c      	movs	r0, #76	; 0x4c
 80087e0:	183b      	adds	r3, r7, r0
 80087e2:	4945      	ldr	r1, [pc, #276]	; (80088f8 <USB_ActivateEndpoint+0x6c4>)
 80087e4:	400a      	ands	r2, r1
 80087e6:	801a      	strh	r2, [r3, #0]
 80087e8:	687a      	ldr	r2, [r7, #4]
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	781b      	ldrb	r3, [r3, #0]
 80087ee:	009b      	lsls	r3, r3, #2
 80087f0:	18d3      	adds	r3, r2, r3
 80087f2:	183a      	adds	r2, r7, r0
 80087f4:	8812      	ldrh	r2, [r2, #0]
 80087f6:	4945      	ldr	r1, [pc, #276]	; (800890c <USB_ActivateEndpoint+0x6d8>)
 80087f8:	430a      	orrs	r2, r1
 80087fa:	b292      	uxth	r2, r2
 80087fc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80087fe:	687a      	ldr	r2, [r7, #4]
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	781b      	ldrb	r3, [r3, #0]
 8008804:	009b      	lsls	r3, r3, #2
 8008806:	18d2      	adds	r2, r2, r3
 8008808:	214a      	movs	r1, #74	; 0x4a
 800880a:	187b      	adds	r3, r7, r1
 800880c:	8812      	ldrh	r2, [r2, #0]
 800880e:	801a      	strh	r2, [r3, #0]
 8008810:	187b      	adds	r3, r7, r1
 8008812:	881b      	ldrh	r3, [r3, #0]
 8008814:	2240      	movs	r2, #64	; 0x40
 8008816:	4013      	ands	r3, r2
 8008818:	d016      	beq.n	8008848 <USB_ActivateEndpoint+0x614>
 800881a:	687a      	ldr	r2, [r7, #4]
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	781b      	ldrb	r3, [r3, #0]
 8008820:	009b      	lsls	r3, r3, #2
 8008822:	18d3      	adds	r3, r2, r3
 8008824:	881b      	ldrh	r3, [r3, #0]
 8008826:	b29a      	uxth	r2, r3
 8008828:	2048      	movs	r0, #72	; 0x48
 800882a:	183b      	adds	r3, r7, r0
 800882c:	4932      	ldr	r1, [pc, #200]	; (80088f8 <USB_ActivateEndpoint+0x6c4>)
 800882e:	400a      	ands	r2, r1
 8008830:	801a      	strh	r2, [r3, #0]
 8008832:	687a      	ldr	r2, [r7, #4]
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	009b      	lsls	r3, r3, #2
 800883a:	18d3      	adds	r3, r2, r3
 800883c:	183a      	adds	r2, r7, r0
 800883e:	8812      	ldrh	r2, [r2, #0]
 8008840:	4933      	ldr	r1, [pc, #204]	; (8008910 <USB_ActivateEndpoint+0x6dc>)
 8008842:	430a      	orrs	r2, r1
 8008844:	b292      	uxth	r2, r2
 8008846:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	78db      	ldrb	r3, [r3, #3]
 800884c:	2b01      	cmp	r3, #1
 800884e:	d01d      	beq.n	800888c <USB_ActivateEndpoint+0x658>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008850:	687a      	ldr	r2, [r7, #4]
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	781b      	ldrb	r3, [r3, #0]
 8008856:	009b      	lsls	r3, r3, #2
 8008858:	18d3      	adds	r3, r2, r3
 800885a:	881b      	ldrh	r3, [r3, #0]
 800885c:	b29a      	uxth	r2, r3
 800885e:	2044      	movs	r0, #68	; 0x44
 8008860:	183b      	adds	r3, r7, r0
 8008862:	492d      	ldr	r1, [pc, #180]	; (8008918 <USB_ActivateEndpoint+0x6e4>)
 8008864:	400a      	ands	r2, r1
 8008866:	801a      	strh	r2, [r3, #0]
 8008868:	183b      	adds	r3, r7, r0
 800886a:	183a      	adds	r2, r7, r0
 800886c:	8812      	ldrh	r2, [r2, #0]
 800886e:	2120      	movs	r1, #32
 8008870:	404a      	eors	r2, r1
 8008872:	801a      	strh	r2, [r3, #0]
 8008874:	687a      	ldr	r2, [r7, #4]
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	781b      	ldrb	r3, [r3, #0]
 800887a:	009b      	lsls	r3, r3, #2
 800887c:	18d3      	adds	r3, r2, r3
 800887e:	183a      	adds	r2, r7, r0
 8008880:	8812      	ldrh	r2, [r2, #0]
 8008882:	4920      	ldr	r1, [pc, #128]	; (8008904 <USB_ActivateEndpoint+0x6d0>)
 8008884:	430a      	orrs	r2, r1
 8008886:	b292      	uxth	r2, r2
 8008888:	801a      	strh	r2, [r3, #0]
 800888a:	e016      	b.n	80088ba <USB_ActivateEndpoint+0x686>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800888c:	687a      	ldr	r2, [r7, #4]
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	781b      	ldrb	r3, [r3, #0]
 8008892:	009b      	lsls	r3, r3, #2
 8008894:	18d3      	adds	r3, r2, r3
 8008896:	881b      	ldrh	r3, [r3, #0]
 8008898:	b29a      	uxth	r2, r3
 800889a:	2046      	movs	r0, #70	; 0x46
 800889c:	183b      	adds	r3, r7, r0
 800889e:	491e      	ldr	r1, [pc, #120]	; (8008918 <USB_ActivateEndpoint+0x6e4>)
 80088a0:	400a      	ands	r2, r1
 80088a2:	801a      	strh	r2, [r3, #0]
 80088a4:	687a      	ldr	r2, [r7, #4]
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	781b      	ldrb	r3, [r3, #0]
 80088aa:	009b      	lsls	r3, r3, #2
 80088ac:	18d3      	adds	r3, r2, r3
 80088ae:	183a      	adds	r2, r7, r0
 80088b0:	8812      	ldrh	r2, [r2, #0]
 80088b2:	4914      	ldr	r1, [pc, #80]	; (8008904 <USB_ActivateEndpoint+0x6d0>)
 80088b4:	430a      	orrs	r2, r1
 80088b6:	b292      	uxth	r2, r2
 80088b8:	801a      	strh	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80088ba:	687a      	ldr	r2, [r7, #4]
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	781b      	ldrb	r3, [r3, #0]
 80088c0:	009b      	lsls	r3, r3, #2
 80088c2:	18d3      	adds	r3, r2, r3
 80088c4:	881b      	ldrh	r3, [r3, #0]
 80088c6:	b29a      	uxth	r2, r3
 80088c8:	2042      	movs	r0, #66	; 0x42
 80088ca:	183b      	adds	r3, r7, r0
 80088cc:	4911      	ldr	r1, [pc, #68]	; (8008914 <USB_ActivateEndpoint+0x6e0>)
 80088ce:	400a      	ands	r2, r1
 80088d0:	801a      	strh	r2, [r3, #0]
 80088d2:	687a      	ldr	r2, [r7, #4]
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	781b      	ldrb	r3, [r3, #0]
 80088d8:	009b      	lsls	r3, r3, #2
 80088da:	18d3      	adds	r3, r2, r3
 80088dc:	183a      	adds	r2, r7, r0
 80088de:	8812      	ldrh	r2, [r2, #0]
 80088e0:	4908      	ldr	r1, [pc, #32]	; (8008904 <USB_ActivateEndpoint+0x6d0>)
 80088e2:	430a      	orrs	r2, r1
 80088e4:	b292      	uxth	r2, r2
 80088e6:	801a      	strh	r2, [r3, #0]
    }
  }

  return ret;
 80088e8:	236f      	movs	r3, #111	; 0x6f
 80088ea:	18fb      	adds	r3, r7, r3
 80088ec:	781b      	ldrb	r3, [r3, #0]
}
 80088ee:	0018      	movs	r0, r3
 80088f0:	46bd      	mov	sp, r7
 80088f2:	b01c      	add	sp, #112	; 0x70
 80088f4:	bd80      	pop	{r7, pc}
 80088f6:	46c0      	nop			; (mov r8, r8)
 80088f8:	ffff8f8f 	.word	0xffff8f8f
 80088fc:	ffff8180 	.word	0xffff8180
 8008900:	ffff8e8f 	.word	0xffff8e8f
 8008904:	ffff8080 	.word	0xffff8080
 8008908:	00000404 	.word	0x00000404
 800890c:	ffffc080 	.word	0xffffc080
 8008910:	ffff80c0 	.word	0xffff80c0
 8008914:	ffffbf8f 	.word	0xffffbf8f
 8008918:	ffff8fbf 	.word	0xffff8fbf

0800891c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b08c      	sub	sp, #48	; 0x30
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	7b1b      	ldrb	r3, [r3, #12]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d000      	beq.n	8008930 <USB_DeactivateEndpoint+0x14>
 800892e:	e07e      	b.n	8008a2e <USB_DeactivateEndpoint+0x112>
  {
    if (ep->is_in != 0U)
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	785b      	ldrb	r3, [r3, #1]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d03c      	beq.n	80089b2 <USB_DeactivateEndpoint+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008938:	687a      	ldr	r2, [r7, #4]
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	781b      	ldrb	r3, [r3, #0]
 800893e:	009b      	lsls	r3, r3, #2
 8008940:	18d2      	adds	r2, r2, r3
 8008942:	210c      	movs	r1, #12
 8008944:	187b      	adds	r3, r7, r1
 8008946:	8812      	ldrh	r2, [r2, #0]
 8008948:	801a      	strh	r2, [r3, #0]
 800894a:	187b      	adds	r3, r7, r1
 800894c:	881b      	ldrh	r3, [r3, #0]
 800894e:	2240      	movs	r2, #64	; 0x40
 8008950:	4013      	ands	r3, r2
 8008952:	d016      	beq.n	8008982 <USB_DeactivateEndpoint+0x66>
 8008954:	687a      	ldr	r2, [r7, #4]
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	781b      	ldrb	r3, [r3, #0]
 800895a:	009b      	lsls	r3, r3, #2
 800895c:	18d3      	adds	r3, r2, r3
 800895e:	881b      	ldrh	r3, [r3, #0]
 8008960:	b29a      	uxth	r2, r3
 8008962:	200a      	movs	r0, #10
 8008964:	183b      	adds	r3, r7, r0
 8008966:	49c7      	ldr	r1, [pc, #796]	; (8008c84 <USB_DeactivateEndpoint+0x368>)
 8008968:	400a      	ands	r2, r1
 800896a:	801a      	strh	r2, [r3, #0]
 800896c:	687a      	ldr	r2, [r7, #4]
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	781b      	ldrb	r3, [r3, #0]
 8008972:	009b      	lsls	r3, r3, #2
 8008974:	18d3      	adds	r3, r2, r3
 8008976:	183a      	adds	r2, r7, r0
 8008978:	8812      	ldrh	r2, [r2, #0]
 800897a:	49c3      	ldr	r1, [pc, #780]	; (8008c88 <USB_DeactivateEndpoint+0x36c>)
 800897c:	430a      	orrs	r2, r1
 800897e:	b292      	uxth	r2, r2
 8008980:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008982:	687a      	ldr	r2, [r7, #4]
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	781b      	ldrb	r3, [r3, #0]
 8008988:	009b      	lsls	r3, r3, #2
 800898a:	18d3      	adds	r3, r2, r3
 800898c:	881b      	ldrh	r3, [r3, #0]
 800898e:	b29a      	uxth	r2, r3
 8008990:	2008      	movs	r0, #8
 8008992:	183b      	adds	r3, r7, r0
 8008994:	49bd      	ldr	r1, [pc, #756]	; (8008c8c <USB_DeactivateEndpoint+0x370>)
 8008996:	400a      	ands	r2, r1
 8008998:	801a      	strh	r2, [r3, #0]
 800899a:	687a      	ldr	r2, [r7, #4]
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	781b      	ldrb	r3, [r3, #0]
 80089a0:	009b      	lsls	r3, r3, #2
 80089a2:	18d3      	adds	r3, r2, r3
 80089a4:	183a      	adds	r2, r7, r0
 80089a6:	8812      	ldrh	r2, [r2, #0]
 80089a8:	49b9      	ldr	r1, [pc, #740]	; (8008c90 <USB_DeactivateEndpoint+0x374>)
 80089aa:	430a      	orrs	r2, r1
 80089ac:	b292      	uxth	r2, r2
 80089ae:	801a      	strh	r2, [r3, #0]
 80089b0:	e163      	b.n	8008c7a <USB_DeactivateEndpoint+0x35e>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80089b2:	687a      	ldr	r2, [r7, #4]
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	781b      	ldrb	r3, [r3, #0]
 80089b8:	009b      	lsls	r3, r3, #2
 80089ba:	18d2      	adds	r2, r2, r3
 80089bc:	2112      	movs	r1, #18
 80089be:	187b      	adds	r3, r7, r1
 80089c0:	8812      	ldrh	r2, [r2, #0]
 80089c2:	801a      	strh	r2, [r3, #0]
 80089c4:	187b      	adds	r3, r7, r1
 80089c6:	881a      	ldrh	r2, [r3, #0]
 80089c8:	2380      	movs	r3, #128	; 0x80
 80089ca:	01db      	lsls	r3, r3, #7
 80089cc:	4013      	ands	r3, r2
 80089ce:	d016      	beq.n	80089fe <USB_DeactivateEndpoint+0xe2>
 80089d0:	687a      	ldr	r2, [r7, #4]
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	781b      	ldrb	r3, [r3, #0]
 80089d6:	009b      	lsls	r3, r3, #2
 80089d8:	18d3      	adds	r3, r2, r3
 80089da:	881b      	ldrh	r3, [r3, #0]
 80089dc:	b29a      	uxth	r2, r3
 80089de:	2010      	movs	r0, #16
 80089e0:	183b      	adds	r3, r7, r0
 80089e2:	49a8      	ldr	r1, [pc, #672]	; (8008c84 <USB_DeactivateEndpoint+0x368>)
 80089e4:	400a      	ands	r2, r1
 80089e6:	801a      	strh	r2, [r3, #0]
 80089e8:	687a      	ldr	r2, [r7, #4]
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	781b      	ldrb	r3, [r3, #0]
 80089ee:	009b      	lsls	r3, r3, #2
 80089f0:	18d3      	adds	r3, r2, r3
 80089f2:	183a      	adds	r2, r7, r0
 80089f4:	8812      	ldrh	r2, [r2, #0]
 80089f6:	49a7      	ldr	r1, [pc, #668]	; (8008c94 <USB_DeactivateEndpoint+0x378>)
 80089f8:	430a      	orrs	r2, r1
 80089fa:	b292      	uxth	r2, r2
 80089fc:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80089fe:	687a      	ldr	r2, [r7, #4]
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	781b      	ldrb	r3, [r3, #0]
 8008a04:	009b      	lsls	r3, r3, #2
 8008a06:	18d3      	adds	r3, r2, r3
 8008a08:	881b      	ldrh	r3, [r3, #0]
 8008a0a:	b29a      	uxth	r2, r3
 8008a0c:	200e      	movs	r0, #14
 8008a0e:	183b      	adds	r3, r7, r0
 8008a10:	49a1      	ldr	r1, [pc, #644]	; (8008c98 <USB_DeactivateEndpoint+0x37c>)
 8008a12:	400a      	ands	r2, r1
 8008a14:	801a      	strh	r2, [r3, #0]
 8008a16:	687a      	ldr	r2, [r7, #4]
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	781b      	ldrb	r3, [r3, #0]
 8008a1c:	009b      	lsls	r3, r3, #2
 8008a1e:	18d3      	adds	r3, r2, r3
 8008a20:	183a      	adds	r2, r7, r0
 8008a22:	8812      	ldrh	r2, [r2, #0]
 8008a24:	499a      	ldr	r1, [pc, #616]	; (8008c90 <USB_DeactivateEndpoint+0x374>)
 8008a26:	430a      	orrs	r2, r1
 8008a28:	b292      	uxth	r2, r2
 8008a2a:	801a      	strh	r2, [r3, #0]
 8008a2c:	e125      	b.n	8008c7a <USB_DeactivateEndpoint+0x35e>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	785b      	ldrb	r3, [r3, #1]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d000      	beq.n	8008a38 <USB_DeactivateEndpoint+0x11c>
 8008a36:	e090      	b.n	8008b5a <USB_DeactivateEndpoint+0x23e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008a38:	687a      	ldr	r2, [r7, #4]
 8008a3a:	683b      	ldr	r3, [r7, #0]
 8008a3c:	781b      	ldrb	r3, [r3, #0]
 8008a3e:	009b      	lsls	r3, r3, #2
 8008a40:	18d2      	adds	r2, r2, r3
 8008a42:	2120      	movs	r1, #32
 8008a44:	187b      	adds	r3, r7, r1
 8008a46:	8812      	ldrh	r2, [r2, #0]
 8008a48:	801a      	strh	r2, [r3, #0]
 8008a4a:	187b      	adds	r3, r7, r1
 8008a4c:	881a      	ldrh	r2, [r3, #0]
 8008a4e:	2380      	movs	r3, #128	; 0x80
 8008a50:	01db      	lsls	r3, r3, #7
 8008a52:	4013      	ands	r3, r2
 8008a54:	d016      	beq.n	8008a84 <USB_DeactivateEndpoint+0x168>
 8008a56:	687a      	ldr	r2, [r7, #4]
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	781b      	ldrb	r3, [r3, #0]
 8008a5c:	009b      	lsls	r3, r3, #2
 8008a5e:	18d3      	adds	r3, r2, r3
 8008a60:	881b      	ldrh	r3, [r3, #0]
 8008a62:	b29a      	uxth	r2, r3
 8008a64:	201e      	movs	r0, #30
 8008a66:	183b      	adds	r3, r7, r0
 8008a68:	4986      	ldr	r1, [pc, #536]	; (8008c84 <USB_DeactivateEndpoint+0x368>)
 8008a6a:	400a      	ands	r2, r1
 8008a6c:	801a      	strh	r2, [r3, #0]
 8008a6e:	687a      	ldr	r2, [r7, #4]
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	781b      	ldrb	r3, [r3, #0]
 8008a74:	009b      	lsls	r3, r3, #2
 8008a76:	18d3      	adds	r3, r2, r3
 8008a78:	183a      	adds	r2, r7, r0
 8008a7a:	8812      	ldrh	r2, [r2, #0]
 8008a7c:	4985      	ldr	r1, [pc, #532]	; (8008c94 <USB_DeactivateEndpoint+0x378>)
 8008a7e:	430a      	orrs	r2, r1
 8008a80:	b292      	uxth	r2, r2
 8008a82:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008a84:	687a      	ldr	r2, [r7, #4]
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	781b      	ldrb	r3, [r3, #0]
 8008a8a:	009b      	lsls	r3, r3, #2
 8008a8c:	18d2      	adds	r2, r2, r3
 8008a8e:	211c      	movs	r1, #28
 8008a90:	187b      	adds	r3, r7, r1
 8008a92:	8812      	ldrh	r2, [r2, #0]
 8008a94:	801a      	strh	r2, [r3, #0]
 8008a96:	187b      	adds	r3, r7, r1
 8008a98:	881b      	ldrh	r3, [r3, #0]
 8008a9a:	2240      	movs	r2, #64	; 0x40
 8008a9c:	4013      	ands	r3, r2
 8008a9e:	d016      	beq.n	8008ace <USB_DeactivateEndpoint+0x1b2>
 8008aa0:	687a      	ldr	r2, [r7, #4]
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	781b      	ldrb	r3, [r3, #0]
 8008aa6:	009b      	lsls	r3, r3, #2
 8008aa8:	18d3      	adds	r3, r2, r3
 8008aaa:	881b      	ldrh	r3, [r3, #0]
 8008aac:	b29a      	uxth	r2, r3
 8008aae:	201a      	movs	r0, #26
 8008ab0:	183b      	adds	r3, r7, r0
 8008ab2:	4974      	ldr	r1, [pc, #464]	; (8008c84 <USB_DeactivateEndpoint+0x368>)
 8008ab4:	400a      	ands	r2, r1
 8008ab6:	801a      	strh	r2, [r3, #0]
 8008ab8:	687a      	ldr	r2, [r7, #4]
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	781b      	ldrb	r3, [r3, #0]
 8008abe:	009b      	lsls	r3, r3, #2
 8008ac0:	18d3      	adds	r3, r2, r3
 8008ac2:	183a      	adds	r2, r7, r0
 8008ac4:	8812      	ldrh	r2, [r2, #0]
 8008ac6:	4970      	ldr	r1, [pc, #448]	; (8008c88 <USB_DeactivateEndpoint+0x36c>)
 8008ac8:	430a      	orrs	r2, r1
 8008aca:	b292      	uxth	r2, r2
 8008acc:	801a      	strh	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8008ace:	687a      	ldr	r2, [r7, #4]
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	781b      	ldrb	r3, [r3, #0]
 8008ad4:	009b      	lsls	r3, r3, #2
 8008ad6:	18d3      	adds	r3, r2, r3
 8008ad8:	881b      	ldrh	r3, [r3, #0]
 8008ada:	b29a      	uxth	r2, r3
 8008adc:	2018      	movs	r0, #24
 8008ade:	183b      	adds	r3, r7, r0
 8008ae0:	4968      	ldr	r1, [pc, #416]	; (8008c84 <USB_DeactivateEndpoint+0x368>)
 8008ae2:	400a      	ands	r2, r1
 8008ae4:	801a      	strh	r2, [r3, #0]
 8008ae6:	687a      	ldr	r2, [r7, #4]
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	781b      	ldrb	r3, [r3, #0]
 8008aec:	009b      	lsls	r3, r3, #2
 8008aee:	18d3      	adds	r3, r2, r3
 8008af0:	183a      	adds	r2, r7, r0
 8008af2:	8812      	ldrh	r2, [r2, #0]
 8008af4:	4964      	ldr	r1, [pc, #400]	; (8008c88 <USB_DeactivateEndpoint+0x36c>)
 8008af6:	430a      	orrs	r2, r1
 8008af8:	b292      	uxth	r2, r2
 8008afa:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008afc:	687a      	ldr	r2, [r7, #4]
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	781b      	ldrb	r3, [r3, #0]
 8008b02:	009b      	lsls	r3, r3, #2
 8008b04:	18d3      	adds	r3, r2, r3
 8008b06:	881b      	ldrh	r3, [r3, #0]
 8008b08:	b29a      	uxth	r2, r3
 8008b0a:	2016      	movs	r0, #22
 8008b0c:	183b      	adds	r3, r7, r0
 8008b0e:	4962      	ldr	r1, [pc, #392]	; (8008c98 <USB_DeactivateEndpoint+0x37c>)
 8008b10:	400a      	ands	r2, r1
 8008b12:	801a      	strh	r2, [r3, #0]
 8008b14:	687a      	ldr	r2, [r7, #4]
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	781b      	ldrb	r3, [r3, #0]
 8008b1a:	009b      	lsls	r3, r3, #2
 8008b1c:	18d3      	adds	r3, r2, r3
 8008b1e:	183a      	adds	r2, r7, r0
 8008b20:	8812      	ldrh	r2, [r2, #0]
 8008b22:	495b      	ldr	r1, [pc, #364]	; (8008c90 <USB_DeactivateEndpoint+0x374>)
 8008b24:	430a      	orrs	r2, r1
 8008b26:	b292      	uxth	r2, r2
 8008b28:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008b2a:	687a      	ldr	r2, [r7, #4]
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	781b      	ldrb	r3, [r3, #0]
 8008b30:	009b      	lsls	r3, r3, #2
 8008b32:	18d3      	adds	r3, r2, r3
 8008b34:	881b      	ldrh	r3, [r3, #0]
 8008b36:	b29a      	uxth	r2, r3
 8008b38:	2014      	movs	r0, #20
 8008b3a:	183b      	adds	r3, r7, r0
 8008b3c:	4953      	ldr	r1, [pc, #332]	; (8008c8c <USB_DeactivateEndpoint+0x370>)
 8008b3e:	400a      	ands	r2, r1
 8008b40:	801a      	strh	r2, [r3, #0]
 8008b42:	687a      	ldr	r2, [r7, #4]
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	781b      	ldrb	r3, [r3, #0]
 8008b48:	009b      	lsls	r3, r3, #2
 8008b4a:	18d3      	adds	r3, r2, r3
 8008b4c:	183a      	adds	r2, r7, r0
 8008b4e:	8812      	ldrh	r2, [r2, #0]
 8008b50:	494f      	ldr	r1, [pc, #316]	; (8008c90 <USB_DeactivateEndpoint+0x374>)
 8008b52:	430a      	orrs	r2, r1
 8008b54:	b292      	uxth	r2, r2
 8008b56:	801a      	strh	r2, [r3, #0]
 8008b58:	e08f      	b.n	8008c7a <USB_DeactivateEndpoint+0x35e>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008b5a:	687a      	ldr	r2, [r7, #4]
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	781b      	ldrb	r3, [r3, #0]
 8008b60:	009b      	lsls	r3, r3, #2
 8008b62:	18d2      	adds	r2, r2, r3
 8008b64:	212e      	movs	r1, #46	; 0x2e
 8008b66:	187b      	adds	r3, r7, r1
 8008b68:	8812      	ldrh	r2, [r2, #0]
 8008b6a:	801a      	strh	r2, [r3, #0]
 8008b6c:	187b      	adds	r3, r7, r1
 8008b6e:	881a      	ldrh	r2, [r3, #0]
 8008b70:	2380      	movs	r3, #128	; 0x80
 8008b72:	01db      	lsls	r3, r3, #7
 8008b74:	4013      	ands	r3, r2
 8008b76:	d016      	beq.n	8008ba6 <USB_DeactivateEndpoint+0x28a>
 8008b78:	687a      	ldr	r2, [r7, #4]
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	781b      	ldrb	r3, [r3, #0]
 8008b7e:	009b      	lsls	r3, r3, #2
 8008b80:	18d3      	adds	r3, r2, r3
 8008b82:	881b      	ldrh	r3, [r3, #0]
 8008b84:	b29a      	uxth	r2, r3
 8008b86:	202c      	movs	r0, #44	; 0x2c
 8008b88:	183b      	adds	r3, r7, r0
 8008b8a:	493e      	ldr	r1, [pc, #248]	; (8008c84 <USB_DeactivateEndpoint+0x368>)
 8008b8c:	400a      	ands	r2, r1
 8008b8e:	801a      	strh	r2, [r3, #0]
 8008b90:	687a      	ldr	r2, [r7, #4]
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	781b      	ldrb	r3, [r3, #0]
 8008b96:	009b      	lsls	r3, r3, #2
 8008b98:	18d3      	adds	r3, r2, r3
 8008b9a:	183a      	adds	r2, r7, r0
 8008b9c:	8812      	ldrh	r2, [r2, #0]
 8008b9e:	493d      	ldr	r1, [pc, #244]	; (8008c94 <USB_DeactivateEndpoint+0x378>)
 8008ba0:	430a      	orrs	r2, r1
 8008ba2:	b292      	uxth	r2, r2
 8008ba4:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008ba6:	687a      	ldr	r2, [r7, #4]
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	781b      	ldrb	r3, [r3, #0]
 8008bac:	009b      	lsls	r3, r3, #2
 8008bae:	18d2      	adds	r2, r2, r3
 8008bb0:	212a      	movs	r1, #42	; 0x2a
 8008bb2:	187b      	adds	r3, r7, r1
 8008bb4:	8812      	ldrh	r2, [r2, #0]
 8008bb6:	801a      	strh	r2, [r3, #0]
 8008bb8:	187b      	adds	r3, r7, r1
 8008bba:	881b      	ldrh	r3, [r3, #0]
 8008bbc:	2240      	movs	r2, #64	; 0x40
 8008bbe:	4013      	ands	r3, r2
 8008bc0:	d016      	beq.n	8008bf0 <USB_DeactivateEndpoint+0x2d4>
 8008bc2:	687a      	ldr	r2, [r7, #4]
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	781b      	ldrb	r3, [r3, #0]
 8008bc8:	009b      	lsls	r3, r3, #2
 8008bca:	18d3      	adds	r3, r2, r3
 8008bcc:	881b      	ldrh	r3, [r3, #0]
 8008bce:	b29a      	uxth	r2, r3
 8008bd0:	2028      	movs	r0, #40	; 0x28
 8008bd2:	183b      	adds	r3, r7, r0
 8008bd4:	492b      	ldr	r1, [pc, #172]	; (8008c84 <USB_DeactivateEndpoint+0x368>)
 8008bd6:	400a      	ands	r2, r1
 8008bd8:	801a      	strh	r2, [r3, #0]
 8008bda:	687a      	ldr	r2, [r7, #4]
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	781b      	ldrb	r3, [r3, #0]
 8008be0:	009b      	lsls	r3, r3, #2
 8008be2:	18d3      	adds	r3, r2, r3
 8008be4:	183a      	adds	r2, r7, r0
 8008be6:	8812      	ldrh	r2, [r2, #0]
 8008be8:	4927      	ldr	r1, [pc, #156]	; (8008c88 <USB_DeactivateEndpoint+0x36c>)
 8008bea:	430a      	orrs	r2, r1
 8008bec:	b292      	uxth	r2, r2
 8008bee:	801a      	strh	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008bf0:	687a      	ldr	r2, [r7, #4]
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	781b      	ldrb	r3, [r3, #0]
 8008bf6:	009b      	lsls	r3, r3, #2
 8008bf8:	18d3      	adds	r3, r2, r3
 8008bfa:	881b      	ldrh	r3, [r3, #0]
 8008bfc:	b29a      	uxth	r2, r3
 8008bfe:	2026      	movs	r0, #38	; 0x26
 8008c00:	183b      	adds	r3, r7, r0
 8008c02:	4920      	ldr	r1, [pc, #128]	; (8008c84 <USB_DeactivateEndpoint+0x368>)
 8008c04:	400a      	ands	r2, r1
 8008c06:	801a      	strh	r2, [r3, #0]
 8008c08:	687a      	ldr	r2, [r7, #4]
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	781b      	ldrb	r3, [r3, #0]
 8008c0e:	009b      	lsls	r3, r3, #2
 8008c10:	18d3      	adds	r3, r2, r3
 8008c12:	183a      	adds	r2, r7, r0
 8008c14:	8812      	ldrh	r2, [r2, #0]
 8008c16:	491f      	ldr	r1, [pc, #124]	; (8008c94 <USB_DeactivateEndpoint+0x378>)
 8008c18:	430a      	orrs	r2, r1
 8008c1a:	b292      	uxth	r2, r2
 8008c1c:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008c1e:	687a      	ldr	r2, [r7, #4]
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	781b      	ldrb	r3, [r3, #0]
 8008c24:	009b      	lsls	r3, r3, #2
 8008c26:	18d3      	adds	r3, r2, r3
 8008c28:	881b      	ldrh	r3, [r3, #0]
 8008c2a:	b29a      	uxth	r2, r3
 8008c2c:	2024      	movs	r0, #36	; 0x24
 8008c2e:	183b      	adds	r3, r7, r0
 8008c30:	4916      	ldr	r1, [pc, #88]	; (8008c8c <USB_DeactivateEndpoint+0x370>)
 8008c32:	400a      	ands	r2, r1
 8008c34:	801a      	strh	r2, [r3, #0]
 8008c36:	687a      	ldr	r2, [r7, #4]
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	781b      	ldrb	r3, [r3, #0]
 8008c3c:	009b      	lsls	r3, r3, #2
 8008c3e:	18d3      	adds	r3, r2, r3
 8008c40:	183a      	adds	r2, r7, r0
 8008c42:	8812      	ldrh	r2, [r2, #0]
 8008c44:	4912      	ldr	r1, [pc, #72]	; (8008c90 <USB_DeactivateEndpoint+0x374>)
 8008c46:	430a      	orrs	r2, r1
 8008c48:	b292      	uxth	r2, r2
 8008c4a:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008c4c:	687a      	ldr	r2, [r7, #4]
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	781b      	ldrb	r3, [r3, #0]
 8008c52:	009b      	lsls	r3, r3, #2
 8008c54:	18d3      	adds	r3, r2, r3
 8008c56:	881b      	ldrh	r3, [r3, #0]
 8008c58:	b29a      	uxth	r2, r3
 8008c5a:	2022      	movs	r0, #34	; 0x22
 8008c5c:	183b      	adds	r3, r7, r0
 8008c5e:	490e      	ldr	r1, [pc, #56]	; (8008c98 <USB_DeactivateEndpoint+0x37c>)
 8008c60:	400a      	ands	r2, r1
 8008c62:	801a      	strh	r2, [r3, #0]
 8008c64:	687a      	ldr	r2, [r7, #4]
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	781b      	ldrb	r3, [r3, #0]
 8008c6a:	009b      	lsls	r3, r3, #2
 8008c6c:	18d3      	adds	r3, r2, r3
 8008c6e:	183a      	adds	r2, r7, r0
 8008c70:	8812      	ldrh	r2, [r2, #0]
 8008c72:	4907      	ldr	r1, [pc, #28]	; (8008c90 <USB_DeactivateEndpoint+0x374>)
 8008c74:	430a      	orrs	r2, r1
 8008c76:	b292      	uxth	r2, r2
 8008c78:	801a      	strh	r2, [r3, #0]
    }
  }

  return HAL_OK;
 8008c7a:	2300      	movs	r3, #0
}
 8008c7c:	0018      	movs	r0, r3
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	b00c      	add	sp, #48	; 0x30
 8008c82:	bd80      	pop	{r7, pc}
 8008c84:	ffff8f8f 	.word	0xffff8f8f
 8008c88:	ffff80c0 	.word	0xffff80c0
 8008c8c:	ffff8fbf 	.word	0xffff8fbf
 8008c90:	ffff8080 	.word	0xffff8080
 8008c94:	ffffc080 	.word	0xffffc080
 8008c98:	ffffbf8f 	.word	0xffffbf8f

08008c9c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008c9c:	b590      	push	{r4, r7, lr}
 8008c9e:	b0c3      	sub	sp, #268	; 0x10c
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
 8008ca4:	6039      	str	r1, [r7, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	785b      	ldrb	r3, [r3, #1]
 8008caa:	2b01      	cmp	r3, #1
 8008cac:	d001      	beq.n	8008cb2 <USB_EPStartXfer+0x16>
 8008cae:	f000 fcef 	bl	8009690 <USB_EPStartXfer+0x9f4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	699a      	ldr	r2, [r3, #24]
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	691b      	ldr	r3, [r3, #16]
 8008cba:	429a      	cmp	r2, r3
 8008cbc:	d905      	bls.n	8008cca <USB_EPStartXfer+0x2e>
    {
      len = ep->maxpacket;
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	691b      	ldr	r3, [r3, #16]
 8008cc2:	1d7a      	adds	r2, r7, #5
 8008cc4:	32ff      	adds	r2, #255	; 0xff
 8008cc6:	6013      	str	r3, [r2, #0]
 8008cc8:	e004      	b.n	8008cd4 <USB_EPStartXfer+0x38>
    }
    else
    {
      len = ep->xfer_len;
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	699b      	ldr	r3, [r3, #24]
 8008cce:	1d7a      	adds	r2, r7, #5
 8008cd0:	32ff      	adds	r2, #255	; 0xff
 8008cd2:	6013      	str	r3, [r2, #0]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	7b1b      	ldrb	r3, [r3, #12]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d125      	bne.n	8008d28 <USB_EPStartXfer+0x8c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	6959      	ldr	r1, [r3, #20]
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	88da      	ldrh	r2, [r3, #6]
 8008ce4:	1d7b      	adds	r3, r7, #5
 8008ce6:	33ff      	adds	r3, #255	; 0xff
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	b29b      	uxth	r3, r3
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f001 f9c9 	bl	800a084 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	613b      	str	r3, [r7, #16]
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2250      	movs	r2, #80	; 0x50
 8008cfa:	5a9b      	ldrh	r3, [r3, r2]
 8008cfc:	b29b      	uxth	r3, r3
 8008cfe:	001a      	movs	r2, r3
 8008d00:	693b      	ldr	r3, [r7, #16]
 8008d02:	189b      	adds	r3, r3, r2
 8008d04:	613b      	str	r3, [r7, #16]
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	781b      	ldrb	r3, [r3, #0]
 8008d0a:	00da      	lsls	r2, r3, #3
 8008d0c:	693b      	ldr	r3, [r7, #16]
 8008d0e:	18d3      	adds	r3, r2, r3
 8008d10:	4acc      	ldr	r2, [pc, #816]	; (8009044 <USB_EPStartXfer+0x3a8>)
 8008d12:	4694      	mov	ip, r2
 8008d14:	4463      	add	r3, ip
 8008d16:	60fb      	str	r3, [r7, #12]
 8008d18:	1d7b      	adds	r3, r7, #5
 8008d1a:	33ff      	adds	r3, #255	; 0xff
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	b29a      	uxth	r2, r3
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	801a      	strh	r2, [r3, #0]
 8008d24:	f000 fc8f 	bl	8009646 <USB_EPStartXfer+0x9aa>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	78db      	ldrb	r3, [r3, #3]
 8008d2c:	2b02      	cmp	r3, #2
 8008d2e:	d000      	beq.n	8008d32 <USB_EPStartXfer+0x96>
 8008d30:	e33a      	b.n	80093a8 <USB_EPStartXfer+0x70c>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	6a1a      	ldr	r2, [r3, #32]
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	691b      	ldr	r3, [r3, #16]
 8008d3a:	429a      	cmp	r2, r3
 8008d3c:	d800      	bhi.n	8008d40 <USB_EPStartXfer+0xa4>
 8008d3e:	e2df      	b.n	8009300 <USB_EPStartXfer+0x664>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008d40:	687a      	ldr	r2, [r7, #4]
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	781b      	ldrb	r3, [r3, #0]
 8008d46:	009b      	lsls	r3, r3, #2
 8008d48:	18d3      	adds	r3, r2, r3
 8008d4a:	881b      	ldrh	r3, [r3, #0]
 8008d4c:	b29a      	uxth	r2, r3
 8008d4e:	2056      	movs	r0, #86	; 0x56
 8008d50:	183b      	adds	r3, r7, r0
 8008d52:	49bd      	ldr	r1, [pc, #756]	; (8009048 <USB_EPStartXfer+0x3ac>)
 8008d54:	400a      	ands	r2, r1
 8008d56:	801a      	strh	r2, [r3, #0]
 8008d58:	687a      	ldr	r2, [r7, #4]
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	781b      	ldrb	r3, [r3, #0]
 8008d5e:	009b      	lsls	r3, r3, #2
 8008d60:	18d3      	adds	r3, r2, r3
 8008d62:	183a      	adds	r2, r7, r0
 8008d64:	8812      	ldrh	r2, [r2, #0]
 8008d66:	49b9      	ldr	r1, [pc, #740]	; (800904c <USB_EPStartXfer+0x3b0>)
 8008d68:	430a      	orrs	r2, r1
 8008d6a:	b292      	uxth	r2, r2
 8008d6c:	801a      	strh	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	6a1a      	ldr	r2, [r3, #32]
 8008d72:	1d7b      	adds	r3, r7, #5
 8008d74:	33ff      	adds	r3, #255	; 0xff
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	1ad2      	subs	r2, r2, r3
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008d7e:	687a      	ldr	r2, [r7, #4]
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	781b      	ldrb	r3, [r3, #0]
 8008d84:	009b      	lsls	r3, r3, #2
 8008d86:	18d3      	adds	r3, r2, r3
 8008d88:	881b      	ldrh	r3, [r3, #0]
 8008d8a:	b29b      	uxth	r3, r3
 8008d8c:	001a      	movs	r2, r3
 8008d8e:	2340      	movs	r3, #64	; 0x40
 8008d90:	4013      	ands	r3, r2
 8008d92:	d100      	bne.n	8008d96 <USB_EPStartXfer+0xfa>
 8008d94:	e162      	b.n	800905c <USB_EPStartXfer+0x3c0>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	633b      	str	r3, [r7, #48]	; 0x30
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	785b      	ldrb	r3, [r3, #1]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d16a      	bne.n	8008e78 <USB_EPStartXfer+0x1dc>
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	62bb      	str	r3, [r7, #40]	; 0x28
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	2250      	movs	r2, #80	; 0x50
 8008daa:	5a9b      	ldrh	r3, [r3, r2]
 8008dac:	b29b      	uxth	r3, r3
 8008dae:	001a      	movs	r2, r3
 8008db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008db2:	189b      	adds	r3, r3, r2
 8008db4:	62bb      	str	r3, [r7, #40]	; 0x28
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	781b      	ldrb	r3, [r3, #0]
 8008dba:	00da      	lsls	r2, r3, #3
 8008dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dbe:	18d3      	adds	r3, r2, r3
 8008dc0:	4aa3      	ldr	r2, [pc, #652]	; (8009050 <USB_EPStartXfer+0x3b4>)
 8008dc2:	4694      	mov	ip, r2
 8008dc4:	4463      	add	r3, ip
 8008dc6:	627b      	str	r3, [r7, #36]	; 0x24
 8008dc8:	1d7b      	adds	r3, r7, #5
 8008dca:	33ff      	adds	r3, #255	; 0xff
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d110      	bne.n	8008df4 <USB_EPStartXfer+0x158>
 8008dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dd4:	881b      	ldrh	r3, [r3, #0]
 8008dd6:	b29b      	uxth	r3, r3
 8008dd8:	4a9e      	ldr	r2, [pc, #632]	; (8009054 <USB_EPStartXfer+0x3b8>)
 8008dda:	4013      	ands	r3, r2
 8008ddc:	b29a      	uxth	r2, r3
 8008dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008de0:	801a      	strh	r2, [r3, #0]
 8008de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008de4:	881b      	ldrh	r3, [r3, #0]
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	4a9b      	ldr	r2, [pc, #620]	; (8009058 <USB_EPStartXfer+0x3bc>)
 8008dea:	4313      	orrs	r3, r2
 8008dec:	b29a      	uxth	r2, r3
 8008dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008df0:	801a      	strh	r2, [r3, #0]
 8008df2:	e05c      	b.n	8008eae <USB_EPStartXfer+0x212>
 8008df4:	1d7b      	adds	r3, r7, #5
 8008df6:	33ff      	adds	r3, #255	; 0xff
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	2b3e      	cmp	r3, #62	; 0x3e
 8008dfc:	d81c      	bhi.n	8008e38 <USB_EPStartXfer+0x19c>
 8008dfe:	1d7b      	adds	r3, r7, #5
 8008e00:	33ff      	adds	r3, #255	; 0xff
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	085b      	lsrs	r3, r3, #1
 8008e06:	1c7a      	adds	r2, r7, #1
 8008e08:	32ff      	adds	r2, #255	; 0xff
 8008e0a:	6013      	str	r3, [r2, #0]
 8008e0c:	1d7b      	adds	r3, r7, #5
 8008e0e:	33ff      	adds	r3, #255	; 0xff
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	2201      	movs	r2, #1
 8008e14:	4013      	ands	r3, r2
 8008e16:	d006      	beq.n	8008e26 <USB_EPStartXfer+0x18a>
 8008e18:	1c7b      	adds	r3, r7, #1
 8008e1a:	33ff      	adds	r3, #255	; 0xff
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	3301      	adds	r3, #1
 8008e20:	1c7a      	adds	r2, r7, #1
 8008e22:	32ff      	adds	r2, #255	; 0xff
 8008e24:	6013      	str	r3, [r2, #0]
 8008e26:	1c7b      	adds	r3, r7, #1
 8008e28:	33ff      	adds	r3, #255	; 0xff
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	b29b      	uxth	r3, r3
 8008e2e:	029b      	lsls	r3, r3, #10
 8008e30:	b29a      	uxth	r2, r3
 8008e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e34:	801a      	strh	r2, [r3, #0]
 8008e36:	e03a      	b.n	8008eae <USB_EPStartXfer+0x212>
 8008e38:	1d7b      	adds	r3, r7, #5
 8008e3a:	33ff      	adds	r3, #255	; 0xff
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	095b      	lsrs	r3, r3, #5
 8008e40:	1c7a      	adds	r2, r7, #1
 8008e42:	32ff      	adds	r2, #255	; 0xff
 8008e44:	6013      	str	r3, [r2, #0]
 8008e46:	1d7b      	adds	r3, r7, #5
 8008e48:	33ff      	adds	r3, #255	; 0xff
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	221f      	movs	r2, #31
 8008e4e:	4013      	ands	r3, r2
 8008e50:	d106      	bne.n	8008e60 <USB_EPStartXfer+0x1c4>
 8008e52:	1c7b      	adds	r3, r7, #1
 8008e54:	33ff      	adds	r3, #255	; 0xff
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	3b01      	subs	r3, #1
 8008e5a:	1c7a      	adds	r2, r7, #1
 8008e5c:	32ff      	adds	r2, #255	; 0xff
 8008e5e:	6013      	str	r3, [r2, #0]
 8008e60:	1c7b      	adds	r3, r7, #1
 8008e62:	33ff      	adds	r3, #255	; 0xff
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	b29b      	uxth	r3, r3
 8008e68:	029b      	lsls	r3, r3, #10
 8008e6a:	b29b      	uxth	r3, r3
 8008e6c:	4a7a      	ldr	r2, [pc, #488]	; (8009058 <USB_EPStartXfer+0x3bc>)
 8008e6e:	4313      	orrs	r3, r2
 8008e70:	b29a      	uxth	r2, r3
 8008e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e74:	801a      	strh	r2, [r3, #0]
 8008e76:	e01a      	b.n	8008eae <USB_EPStartXfer+0x212>
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	785b      	ldrb	r3, [r3, #1]
 8008e7c:	2b01      	cmp	r3, #1
 8008e7e:	d116      	bne.n	8008eae <USB_EPStartXfer+0x212>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2250      	movs	r2, #80	; 0x50
 8008e84:	5a9b      	ldrh	r3, [r3, r2]
 8008e86:	b29b      	uxth	r3, r3
 8008e88:	001a      	movs	r2, r3
 8008e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e8c:	189b      	adds	r3, r3, r2
 8008e8e:	633b      	str	r3, [r7, #48]	; 0x30
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	781b      	ldrb	r3, [r3, #0]
 8008e94:	00da      	lsls	r2, r3, #3
 8008e96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e98:	18d3      	adds	r3, r2, r3
 8008e9a:	4a6d      	ldr	r2, [pc, #436]	; (8009050 <USB_EPStartXfer+0x3b4>)
 8008e9c:	4694      	mov	ip, r2
 8008e9e:	4463      	add	r3, ip
 8008ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008ea2:	1d7b      	adds	r3, r7, #5
 8008ea4:	33ff      	adds	r3, #255	; 0xff
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	b29a      	uxth	r2, r3
 8008eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008eac:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008eae:	2076      	movs	r0, #118	; 0x76
 8008eb0:	183b      	adds	r3, r7, r0
 8008eb2:	683a      	ldr	r2, [r7, #0]
 8008eb4:	8952      	ldrh	r2, [r2, #10]
 8008eb6:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	6959      	ldr	r1, [r3, #20]
 8008ebc:	1d7b      	adds	r3, r7, #5
 8008ebe:	33ff      	adds	r3, #255	; 0xff
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	b29c      	uxth	r4, r3
 8008ec4:	183b      	adds	r3, r7, r0
 8008ec6:	881a      	ldrh	r2, [r3, #0]
 8008ec8:	6878      	ldr	r0, [r7, #4]
 8008eca:	0023      	movs	r3, r4
 8008ecc:	f001 f8da 	bl	800a084 <USB_WritePMA>
            ep->xfer_buff += len;
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	695a      	ldr	r2, [r3, #20]
 8008ed4:	1d7b      	adds	r3, r7, #5
 8008ed6:	33ff      	adds	r3, #255	; 0xff
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	18d2      	adds	r2, r2, r3
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008ee0:	683b      	ldr	r3, [r7, #0]
 8008ee2:	6a1a      	ldr	r2, [r3, #32]
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	691b      	ldr	r3, [r3, #16]
 8008ee8:	429a      	cmp	r2, r3
 8008eea:	d908      	bls.n	8008efe <USB_EPStartXfer+0x262>
            {
              ep->xfer_len_db -= len;
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	6a1a      	ldr	r2, [r3, #32]
 8008ef0:	1d7b      	adds	r3, r7, #5
 8008ef2:	33ff      	adds	r3, #255	; 0xff
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	1ad2      	subs	r2, r2, r3
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	621a      	str	r2, [r3, #32]
 8008efc:	e007      	b.n	8008f0e <USB_EPStartXfer+0x272>
            }
            else
            {
              len = ep->xfer_len_db;
 8008efe:	683b      	ldr	r3, [r7, #0]
 8008f00:	6a1b      	ldr	r3, [r3, #32]
 8008f02:	1d7a      	adds	r2, r7, #5
 8008f04:	32ff      	adds	r2, #255	; 0xff
 8008f06:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 8008f08:	683b      	ldr	r3, [r7, #0]
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	785b      	ldrb	r3, [r3, #1]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d166      	bne.n	8008fe4 <USB_EPStartXfer+0x348>
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	61bb      	str	r3, [r7, #24]
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2250      	movs	r2, #80	; 0x50
 8008f1e:	5a9b      	ldrh	r3, [r3, r2]
 8008f20:	b29b      	uxth	r3, r3
 8008f22:	001a      	movs	r2, r3
 8008f24:	69bb      	ldr	r3, [r7, #24]
 8008f26:	189b      	adds	r3, r3, r2
 8008f28:	61bb      	str	r3, [r7, #24]
 8008f2a:	683b      	ldr	r3, [r7, #0]
 8008f2c:	781b      	ldrb	r3, [r3, #0]
 8008f2e:	00da      	lsls	r2, r3, #3
 8008f30:	69bb      	ldr	r3, [r7, #24]
 8008f32:	18d3      	adds	r3, r2, r3
 8008f34:	4a43      	ldr	r2, [pc, #268]	; (8009044 <USB_EPStartXfer+0x3a8>)
 8008f36:	4694      	mov	ip, r2
 8008f38:	4463      	add	r3, ip
 8008f3a:	617b      	str	r3, [r7, #20]
 8008f3c:	1d7b      	adds	r3, r7, #5
 8008f3e:	33ff      	adds	r3, #255	; 0xff
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d110      	bne.n	8008f68 <USB_EPStartXfer+0x2cc>
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	881b      	ldrh	r3, [r3, #0]
 8008f4a:	b29b      	uxth	r3, r3
 8008f4c:	4a41      	ldr	r2, [pc, #260]	; (8009054 <USB_EPStartXfer+0x3b8>)
 8008f4e:	4013      	ands	r3, r2
 8008f50:	b29a      	uxth	r2, r3
 8008f52:	697b      	ldr	r3, [r7, #20]
 8008f54:	801a      	strh	r2, [r3, #0]
 8008f56:	697b      	ldr	r3, [r7, #20]
 8008f58:	881b      	ldrh	r3, [r3, #0]
 8008f5a:	b29b      	uxth	r3, r3
 8008f5c:	4a3e      	ldr	r2, [pc, #248]	; (8009058 <USB_EPStartXfer+0x3bc>)
 8008f5e:	4313      	orrs	r3, r2
 8008f60:	b29a      	uxth	r2, r3
 8008f62:	697b      	ldr	r3, [r7, #20]
 8008f64:	801a      	strh	r2, [r3, #0]
 8008f66:	e05a      	b.n	800901e <USB_EPStartXfer+0x382>
 8008f68:	1d7b      	adds	r3, r7, #5
 8008f6a:	33ff      	adds	r3, #255	; 0xff
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	2b3e      	cmp	r3, #62	; 0x3e
 8008f70:	d81a      	bhi.n	8008fa8 <USB_EPStartXfer+0x30c>
 8008f72:	1d7b      	adds	r3, r7, #5
 8008f74:	33ff      	adds	r3, #255	; 0xff
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	085b      	lsrs	r3, r3, #1
 8008f7a:	21fc      	movs	r1, #252	; 0xfc
 8008f7c:	187a      	adds	r2, r7, r1
 8008f7e:	6013      	str	r3, [r2, #0]
 8008f80:	1d7b      	adds	r3, r7, #5
 8008f82:	33ff      	adds	r3, #255	; 0xff
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	2201      	movs	r2, #1
 8008f88:	4013      	ands	r3, r2
 8008f8a:	d004      	beq.n	8008f96 <USB_EPStartXfer+0x2fa>
 8008f8c:	187b      	adds	r3, r7, r1
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	3301      	adds	r3, #1
 8008f92:	187a      	adds	r2, r7, r1
 8008f94:	6013      	str	r3, [r2, #0]
 8008f96:	23fc      	movs	r3, #252	; 0xfc
 8008f98:	18fb      	adds	r3, r7, r3
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	b29b      	uxth	r3, r3
 8008f9e:	029b      	lsls	r3, r3, #10
 8008fa0:	b29a      	uxth	r2, r3
 8008fa2:	697b      	ldr	r3, [r7, #20]
 8008fa4:	801a      	strh	r2, [r3, #0]
 8008fa6:	e03a      	b.n	800901e <USB_EPStartXfer+0x382>
 8008fa8:	1d7b      	adds	r3, r7, #5
 8008faa:	33ff      	adds	r3, #255	; 0xff
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	095b      	lsrs	r3, r3, #5
 8008fb0:	21fc      	movs	r1, #252	; 0xfc
 8008fb2:	187a      	adds	r2, r7, r1
 8008fb4:	6013      	str	r3, [r2, #0]
 8008fb6:	1d7b      	adds	r3, r7, #5
 8008fb8:	33ff      	adds	r3, #255	; 0xff
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	221f      	movs	r2, #31
 8008fbe:	4013      	ands	r3, r2
 8008fc0:	d104      	bne.n	8008fcc <USB_EPStartXfer+0x330>
 8008fc2:	187b      	adds	r3, r7, r1
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	3b01      	subs	r3, #1
 8008fc8:	187a      	adds	r2, r7, r1
 8008fca:	6013      	str	r3, [r2, #0]
 8008fcc:	23fc      	movs	r3, #252	; 0xfc
 8008fce:	18fb      	adds	r3, r7, r3
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	b29b      	uxth	r3, r3
 8008fd4:	029b      	lsls	r3, r3, #10
 8008fd6:	b29b      	uxth	r3, r3
 8008fd8:	4a1f      	ldr	r2, [pc, #124]	; (8009058 <USB_EPStartXfer+0x3bc>)
 8008fda:	4313      	orrs	r3, r2
 8008fdc:	b29a      	uxth	r2, r3
 8008fde:	697b      	ldr	r3, [r7, #20]
 8008fe0:	801a      	strh	r2, [r3, #0]
 8008fe2:	e01c      	b.n	800901e <USB_EPStartXfer+0x382>
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	785b      	ldrb	r3, [r3, #1]
 8008fe8:	2b01      	cmp	r3, #1
 8008fea:	d118      	bne.n	800901e <USB_EPStartXfer+0x382>
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	623b      	str	r3, [r7, #32]
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2250      	movs	r2, #80	; 0x50
 8008ff4:	5a9b      	ldrh	r3, [r3, r2]
 8008ff6:	b29b      	uxth	r3, r3
 8008ff8:	001a      	movs	r2, r3
 8008ffa:	6a3b      	ldr	r3, [r7, #32]
 8008ffc:	189b      	adds	r3, r3, r2
 8008ffe:	623b      	str	r3, [r7, #32]
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	781b      	ldrb	r3, [r3, #0]
 8009004:	00da      	lsls	r2, r3, #3
 8009006:	6a3b      	ldr	r3, [r7, #32]
 8009008:	18d3      	adds	r3, r2, r3
 800900a:	4a0e      	ldr	r2, [pc, #56]	; (8009044 <USB_EPStartXfer+0x3a8>)
 800900c:	4694      	mov	ip, r2
 800900e:	4463      	add	r3, ip
 8009010:	61fb      	str	r3, [r7, #28]
 8009012:	1d7b      	adds	r3, r7, #5
 8009014:	33ff      	adds	r3, #255	; 0xff
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	b29a      	uxth	r2, r3
 800901a:	69fb      	ldr	r3, [r7, #28]
 800901c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800901e:	2076      	movs	r0, #118	; 0x76
 8009020:	183b      	adds	r3, r7, r0
 8009022:	683a      	ldr	r2, [r7, #0]
 8009024:	8912      	ldrh	r2, [r2, #8]
 8009026:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	6959      	ldr	r1, [r3, #20]
 800902c:	1d7b      	adds	r3, r7, #5
 800902e:	33ff      	adds	r3, #255	; 0xff
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	b29c      	uxth	r4, r3
 8009034:	183b      	adds	r3, r7, r0
 8009036:	881a      	ldrh	r2, [r3, #0]
 8009038:	6878      	ldr	r0, [r7, #4]
 800903a:	0023      	movs	r3, r4
 800903c:	f001 f822 	bl	800a084 <USB_WritePMA>
 8009040:	e301      	b.n	8009646 <USB_EPStartXfer+0x9aa>
 8009042:	46c0      	nop			; (mov r8, r8)
 8009044:	00000402 	.word	0x00000402
 8009048:	ffff8f8f 	.word	0xffff8f8f
 800904c:	ffff8180 	.word	0xffff8180
 8009050:	00000406 	.word	0x00000406
 8009054:	ffff83ff 	.word	0xffff83ff
 8009058:	ffff8000 	.word	0xffff8000
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800905c:	683b      	ldr	r3, [r7, #0]
 800905e:	785b      	ldrb	r3, [r3, #1]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d166      	bne.n	8009132 <USB_EPStartXfer+0x496>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	64bb      	str	r3, [r7, #72]	; 0x48
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2250      	movs	r2, #80	; 0x50
 800906c:	5a9b      	ldrh	r3, [r3, r2]
 800906e:	b29b      	uxth	r3, r3
 8009070:	001a      	movs	r2, r3
 8009072:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009074:	189b      	adds	r3, r3, r2
 8009076:	64bb      	str	r3, [r7, #72]	; 0x48
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	781b      	ldrb	r3, [r3, #0]
 800907c:	00da      	lsls	r2, r3, #3
 800907e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009080:	18d3      	adds	r3, r2, r3
 8009082:	4ac3      	ldr	r2, [pc, #780]	; (8009390 <USB_EPStartXfer+0x6f4>)
 8009084:	4694      	mov	ip, r2
 8009086:	4463      	add	r3, ip
 8009088:	647b      	str	r3, [r7, #68]	; 0x44
 800908a:	1d7b      	adds	r3, r7, #5
 800908c:	33ff      	adds	r3, #255	; 0xff
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d110      	bne.n	80090b6 <USB_EPStartXfer+0x41a>
 8009094:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009096:	881b      	ldrh	r3, [r3, #0]
 8009098:	b29b      	uxth	r3, r3
 800909a:	4abe      	ldr	r2, [pc, #760]	; (8009394 <USB_EPStartXfer+0x6f8>)
 800909c:	4013      	ands	r3, r2
 800909e:	b29a      	uxth	r2, r3
 80090a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090a2:	801a      	strh	r2, [r3, #0]
 80090a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090a6:	881b      	ldrh	r3, [r3, #0]
 80090a8:	b29b      	uxth	r3, r3
 80090aa:	4abb      	ldr	r2, [pc, #748]	; (8009398 <USB_EPStartXfer+0x6fc>)
 80090ac:	4313      	orrs	r3, r2
 80090ae:	b29a      	uxth	r2, r3
 80090b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090b2:	801a      	strh	r2, [r3, #0]
 80090b4:	e05a      	b.n	800916c <USB_EPStartXfer+0x4d0>
 80090b6:	1d7b      	adds	r3, r7, #5
 80090b8:	33ff      	adds	r3, #255	; 0xff
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	2b3e      	cmp	r3, #62	; 0x3e
 80090be:	d81a      	bhi.n	80090f6 <USB_EPStartXfer+0x45a>
 80090c0:	1d7b      	adds	r3, r7, #5
 80090c2:	33ff      	adds	r3, #255	; 0xff
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	085b      	lsrs	r3, r3, #1
 80090c8:	21f8      	movs	r1, #248	; 0xf8
 80090ca:	187a      	adds	r2, r7, r1
 80090cc:	6013      	str	r3, [r2, #0]
 80090ce:	1d7b      	adds	r3, r7, #5
 80090d0:	33ff      	adds	r3, #255	; 0xff
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	2201      	movs	r2, #1
 80090d6:	4013      	ands	r3, r2
 80090d8:	d004      	beq.n	80090e4 <USB_EPStartXfer+0x448>
 80090da:	187b      	adds	r3, r7, r1
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	3301      	adds	r3, #1
 80090e0:	187a      	adds	r2, r7, r1
 80090e2:	6013      	str	r3, [r2, #0]
 80090e4:	23f8      	movs	r3, #248	; 0xf8
 80090e6:	18fb      	adds	r3, r7, r3
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	b29b      	uxth	r3, r3
 80090ec:	029b      	lsls	r3, r3, #10
 80090ee:	b29a      	uxth	r2, r3
 80090f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090f2:	801a      	strh	r2, [r3, #0]
 80090f4:	e03a      	b.n	800916c <USB_EPStartXfer+0x4d0>
 80090f6:	1d7b      	adds	r3, r7, #5
 80090f8:	33ff      	adds	r3, #255	; 0xff
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	095b      	lsrs	r3, r3, #5
 80090fe:	21f8      	movs	r1, #248	; 0xf8
 8009100:	187a      	adds	r2, r7, r1
 8009102:	6013      	str	r3, [r2, #0]
 8009104:	1d7b      	adds	r3, r7, #5
 8009106:	33ff      	adds	r3, #255	; 0xff
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	221f      	movs	r2, #31
 800910c:	4013      	ands	r3, r2
 800910e:	d104      	bne.n	800911a <USB_EPStartXfer+0x47e>
 8009110:	187b      	adds	r3, r7, r1
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	3b01      	subs	r3, #1
 8009116:	187a      	adds	r2, r7, r1
 8009118:	6013      	str	r3, [r2, #0]
 800911a:	23f8      	movs	r3, #248	; 0xf8
 800911c:	18fb      	adds	r3, r7, r3
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	b29b      	uxth	r3, r3
 8009122:	029b      	lsls	r3, r3, #10
 8009124:	b29b      	uxth	r3, r3
 8009126:	4a9c      	ldr	r2, [pc, #624]	; (8009398 <USB_EPStartXfer+0x6fc>)
 8009128:	4313      	orrs	r3, r2
 800912a:	b29a      	uxth	r2, r3
 800912c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800912e:	801a      	strh	r2, [r3, #0]
 8009130:	e01c      	b.n	800916c <USB_EPStartXfer+0x4d0>
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	785b      	ldrb	r3, [r3, #1]
 8009136:	2b01      	cmp	r3, #1
 8009138:	d118      	bne.n	800916c <USB_EPStartXfer+0x4d0>
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	653b      	str	r3, [r7, #80]	; 0x50
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2250      	movs	r2, #80	; 0x50
 8009142:	5a9b      	ldrh	r3, [r3, r2]
 8009144:	b29b      	uxth	r3, r3
 8009146:	001a      	movs	r2, r3
 8009148:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800914a:	189b      	adds	r3, r3, r2
 800914c:	653b      	str	r3, [r7, #80]	; 0x50
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	781b      	ldrb	r3, [r3, #0]
 8009152:	00da      	lsls	r2, r3, #3
 8009154:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009156:	18d3      	adds	r3, r2, r3
 8009158:	4a8d      	ldr	r2, [pc, #564]	; (8009390 <USB_EPStartXfer+0x6f4>)
 800915a:	4694      	mov	ip, r2
 800915c:	4463      	add	r3, ip
 800915e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009160:	1d7b      	adds	r3, r7, #5
 8009162:	33ff      	adds	r3, #255	; 0xff
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	b29a      	uxth	r2, r3
 8009168:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800916a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800916c:	2076      	movs	r0, #118	; 0x76
 800916e:	183b      	adds	r3, r7, r0
 8009170:	683a      	ldr	r2, [r7, #0]
 8009172:	8912      	ldrh	r2, [r2, #8]
 8009174:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	6959      	ldr	r1, [r3, #20]
 800917a:	1d7b      	adds	r3, r7, #5
 800917c:	33ff      	adds	r3, #255	; 0xff
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	b29c      	uxth	r4, r3
 8009182:	183b      	adds	r3, r7, r0
 8009184:	881a      	ldrh	r2, [r3, #0]
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	0023      	movs	r3, r4
 800918a:	f000 ff7b 	bl	800a084 <USB_WritePMA>
            ep->xfer_buff += len;
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	695a      	ldr	r2, [r3, #20]
 8009192:	1d7b      	adds	r3, r7, #5
 8009194:	33ff      	adds	r3, #255	; 0xff
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	18d2      	adds	r2, r2, r3
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800919e:	683b      	ldr	r3, [r7, #0]
 80091a0:	6a1a      	ldr	r2, [r3, #32]
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	691b      	ldr	r3, [r3, #16]
 80091a6:	429a      	cmp	r2, r3
 80091a8:	d908      	bls.n	80091bc <USB_EPStartXfer+0x520>
            {
              ep->xfer_len_db -= len;
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	6a1a      	ldr	r2, [r3, #32]
 80091ae:	1d7b      	adds	r3, r7, #5
 80091b0:	33ff      	adds	r3, #255	; 0xff
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	1ad2      	subs	r2, r2, r3
 80091b6:	683b      	ldr	r3, [r7, #0]
 80091b8:	621a      	str	r2, [r3, #32]
 80091ba:	e007      	b.n	80091cc <USB_EPStartXfer+0x530>
            }
            else
            {
              len = ep->xfer_len_db;
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	6a1b      	ldr	r3, [r3, #32]
 80091c0:	1d7a      	adds	r2, r7, #5
 80091c2:	32ff      	adds	r2, #255	; 0xff
 80091c4:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	2200      	movs	r2, #0
 80091ca:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	643b      	str	r3, [r7, #64]	; 0x40
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	785b      	ldrb	r3, [r3, #1]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d166      	bne.n	80092a6 <USB_EPStartXfer+0x60a>
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	63bb      	str	r3, [r7, #56]	; 0x38
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2250      	movs	r2, #80	; 0x50
 80091e0:	5a9b      	ldrh	r3, [r3, r2]
 80091e2:	b29b      	uxth	r3, r3
 80091e4:	001a      	movs	r2, r3
 80091e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091e8:	189b      	adds	r3, r3, r2
 80091ea:	63bb      	str	r3, [r7, #56]	; 0x38
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	781b      	ldrb	r3, [r3, #0]
 80091f0:	00da      	lsls	r2, r3, #3
 80091f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091f4:	18d3      	adds	r3, r2, r3
 80091f6:	4a69      	ldr	r2, [pc, #420]	; (800939c <USB_EPStartXfer+0x700>)
 80091f8:	4694      	mov	ip, r2
 80091fa:	4463      	add	r3, ip
 80091fc:	637b      	str	r3, [r7, #52]	; 0x34
 80091fe:	1d7b      	adds	r3, r7, #5
 8009200:	33ff      	adds	r3, #255	; 0xff
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d110      	bne.n	800922a <USB_EPStartXfer+0x58e>
 8009208:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800920a:	881b      	ldrh	r3, [r3, #0]
 800920c:	b29b      	uxth	r3, r3
 800920e:	4a61      	ldr	r2, [pc, #388]	; (8009394 <USB_EPStartXfer+0x6f8>)
 8009210:	4013      	ands	r3, r2
 8009212:	b29a      	uxth	r2, r3
 8009214:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009216:	801a      	strh	r2, [r3, #0]
 8009218:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800921a:	881b      	ldrh	r3, [r3, #0]
 800921c:	b29b      	uxth	r3, r3
 800921e:	4a5e      	ldr	r2, [pc, #376]	; (8009398 <USB_EPStartXfer+0x6fc>)
 8009220:	4313      	orrs	r3, r2
 8009222:	b29a      	uxth	r2, r3
 8009224:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009226:	801a      	strh	r2, [r3, #0]
 8009228:	e058      	b.n	80092dc <USB_EPStartXfer+0x640>
 800922a:	1d7b      	adds	r3, r7, #5
 800922c:	33ff      	adds	r3, #255	; 0xff
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	2b3e      	cmp	r3, #62	; 0x3e
 8009232:	d81a      	bhi.n	800926a <USB_EPStartXfer+0x5ce>
 8009234:	1d7b      	adds	r3, r7, #5
 8009236:	33ff      	adds	r3, #255	; 0xff
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	085b      	lsrs	r3, r3, #1
 800923c:	21f4      	movs	r1, #244	; 0xf4
 800923e:	187a      	adds	r2, r7, r1
 8009240:	6013      	str	r3, [r2, #0]
 8009242:	1d7b      	adds	r3, r7, #5
 8009244:	33ff      	adds	r3, #255	; 0xff
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	2201      	movs	r2, #1
 800924a:	4013      	ands	r3, r2
 800924c:	d004      	beq.n	8009258 <USB_EPStartXfer+0x5bc>
 800924e:	187b      	adds	r3, r7, r1
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	3301      	adds	r3, #1
 8009254:	187a      	adds	r2, r7, r1
 8009256:	6013      	str	r3, [r2, #0]
 8009258:	23f4      	movs	r3, #244	; 0xf4
 800925a:	18fb      	adds	r3, r7, r3
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	b29b      	uxth	r3, r3
 8009260:	029b      	lsls	r3, r3, #10
 8009262:	b29a      	uxth	r2, r3
 8009264:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009266:	801a      	strh	r2, [r3, #0]
 8009268:	e038      	b.n	80092dc <USB_EPStartXfer+0x640>
 800926a:	1d7b      	adds	r3, r7, #5
 800926c:	33ff      	adds	r3, #255	; 0xff
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	095b      	lsrs	r3, r3, #5
 8009272:	21f4      	movs	r1, #244	; 0xf4
 8009274:	187a      	adds	r2, r7, r1
 8009276:	6013      	str	r3, [r2, #0]
 8009278:	1d7b      	adds	r3, r7, #5
 800927a:	33ff      	adds	r3, #255	; 0xff
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	221f      	movs	r2, #31
 8009280:	4013      	ands	r3, r2
 8009282:	d104      	bne.n	800928e <USB_EPStartXfer+0x5f2>
 8009284:	187b      	adds	r3, r7, r1
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	3b01      	subs	r3, #1
 800928a:	187a      	adds	r2, r7, r1
 800928c:	6013      	str	r3, [r2, #0]
 800928e:	23f4      	movs	r3, #244	; 0xf4
 8009290:	18fb      	adds	r3, r7, r3
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	b29b      	uxth	r3, r3
 8009296:	029b      	lsls	r3, r3, #10
 8009298:	b29b      	uxth	r3, r3
 800929a:	4a3f      	ldr	r2, [pc, #252]	; (8009398 <USB_EPStartXfer+0x6fc>)
 800929c:	4313      	orrs	r3, r2
 800929e:	b29a      	uxth	r2, r3
 80092a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092a2:	801a      	strh	r2, [r3, #0]
 80092a4:	e01a      	b.n	80092dc <USB_EPStartXfer+0x640>
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	785b      	ldrb	r3, [r3, #1]
 80092aa:	2b01      	cmp	r3, #1
 80092ac:	d116      	bne.n	80092dc <USB_EPStartXfer+0x640>
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2250      	movs	r2, #80	; 0x50
 80092b2:	5a9b      	ldrh	r3, [r3, r2]
 80092b4:	b29b      	uxth	r3, r3
 80092b6:	001a      	movs	r2, r3
 80092b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80092ba:	189b      	adds	r3, r3, r2
 80092bc:	643b      	str	r3, [r7, #64]	; 0x40
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	781b      	ldrb	r3, [r3, #0]
 80092c2:	00da      	lsls	r2, r3, #3
 80092c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80092c6:	18d3      	adds	r3, r2, r3
 80092c8:	4a34      	ldr	r2, [pc, #208]	; (800939c <USB_EPStartXfer+0x700>)
 80092ca:	4694      	mov	ip, r2
 80092cc:	4463      	add	r3, ip
 80092ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80092d0:	1d7b      	adds	r3, r7, #5
 80092d2:	33ff      	adds	r3, #255	; 0xff
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	b29a      	uxth	r2, r3
 80092d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092da:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80092dc:	2076      	movs	r0, #118	; 0x76
 80092de:	183b      	adds	r3, r7, r0
 80092e0:	683a      	ldr	r2, [r7, #0]
 80092e2:	8952      	ldrh	r2, [r2, #10]
 80092e4:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80092e6:	683b      	ldr	r3, [r7, #0]
 80092e8:	6959      	ldr	r1, [r3, #20]
 80092ea:	1d7b      	adds	r3, r7, #5
 80092ec:	33ff      	adds	r3, #255	; 0xff
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	b29c      	uxth	r4, r3
 80092f2:	183b      	adds	r3, r7, r0
 80092f4:	881a      	ldrh	r2, [r3, #0]
 80092f6:	6878      	ldr	r0, [r7, #4]
 80092f8:	0023      	movs	r3, r4
 80092fa:	f000 fec3 	bl	800a084 <USB_WritePMA>
 80092fe:	e1a2      	b.n	8009646 <USB_EPStartXfer+0x9aa>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	6a1b      	ldr	r3, [r3, #32]
 8009304:	1d7a      	adds	r2, r7, #5
 8009306:	32ff      	adds	r2, #255	; 0xff
 8009308:	6013      	str	r3, [r2, #0]

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800930a:	687a      	ldr	r2, [r7, #4]
 800930c:	683b      	ldr	r3, [r7, #0]
 800930e:	781b      	ldrb	r3, [r3, #0]
 8009310:	009b      	lsls	r3, r3, #2
 8009312:	18d3      	adds	r3, r2, r3
 8009314:	881b      	ldrh	r3, [r3, #0]
 8009316:	b29a      	uxth	r2, r3
 8009318:	2062      	movs	r0, #98	; 0x62
 800931a:	183b      	adds	r3, r7, r0
 800931c:	4920      	ldr	r1, [pc, #128]	; (80093a0 <USB_EPStartXfer+0x704>)
 800931e:	400a      	ands	r2, r1
 8009320:	801a      	strh	r2, [r3, #0]
 8009322:	687a      	ldr	r2, [r7, #4]
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	781b      	ldrb	r3, [r3, #0]
 8009328:	009b      	lsls	r3, r3, #2
 800932a:	18d3      	adds	r3, r2, r3
 800932c:	183a      	adds	r2, r7, r0
 800932e:	8812      	ldrh	r2, [r2, #0]
 8009330:	491c      	ldr	r1, [pc, #112]	; (80093a4 <USB_EPStartXfer+0x708>)
 8009332:	430a      	orrs	r2, r1
 8009334:	b292      	uxth	r2, r2
 8009336:	801a      	strh	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2250      	movs	r2, #80	; 0x50
 8009340:	5a9b      	ldrh	r3, [r3, r2]
 8009342:	b29b      	uxth	r3, r3
 8009344:	001a      	movs	r2, r3
 8009346:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009348:	189b      	adds	r3, r3, r2
 800934a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	781b      	ldrb	r3, [r3, #0]
 8009350:	00da      	lsls	r2, r3, #3
 8009352:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009354:	18d3      	adds	r3, r2, r3
 8009356:	4a0e      	ldr	r2, [pc, #56]	; (8009390 <USB_EPStartXfer+0x6f4>)
 8009358:	4694      	mov	ip, r2
 800935a:	4463      	add	r3, ip
 800935c:	65bb      	str	r3, [r7, #88]	; 0x58
 800935e:	1d7b      	adds	r3, r7, #5
 8009360:	33ff      	adds	r3, #255	; 0xff
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	b29a      	uxth	r2, r3
 8009366:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009368:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800936a:	2076      	movs	r0, #118	; 0x76
 800936c:	183b      	adds	r3, r7, r0
 800936e:	683a      	ldr	r2, [r7, #0]
 8009370:	8912      	ldrh	r2, [r2, #8]
 8009372:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	6959      	ldr	r1, [r3, #20]
 8009378:	1d7b      	adds	r3, r7, #5
 800937a:	33ff      	adds	r3, #255	; 0xff
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	b29c      	uxth	r4, r3
 8009380:	183b      	adds	r3, r7, r0
 8009382:	881a      	ldrh	r2, [r3, #0]
 8009384:	6878      	ldr	r0, [r7, #4]
 8009386:	0023      	movs	r3, r4
 8009388:	f000 fe7c 	bl	800a084 <USB_WritePMA>
 800938c:	e15b      	b.n	8009646 <USB_EPStartXfer+0x9aa>
 800938e:	46c0      	nop			; (mov r8, r8)
 8009390:	00000402 	.word	0x00000402
 8009394:	ffff83ff 	.word	0xffff83ff
 8009398:	ffff8000 	.word	0xffff8000
 800939c:	00000406 	.word	0x00000406
 80093a0:	ffff8e8f 	.word	0xffff8e8f
 80093a4:	ffff8080 	.word	0xffff8080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	6a1a      	ldr	r2, [r3, #32]
 80093ac:	1d7b      	adds	r3, r7, #5
 80093ae:	33ff      	adds	r3, #255	; 0xff
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	1ad2      	subs	r2, r2, r3
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80093b8:	687a      	ldr	r2, [r7, #4]
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	781b      	ldrb	r3, [r3, #0]
 80093be:	009b      	lsls	r3, r3, #2
 80093c0:	18d3      	adds	r3, r2, r3
 80093c2:	881b      	ldrh	r3, [r3, #0]
 80093c4:	b29b      	uxth	r3, r3
 80093c6:	001a      	movs	r2, r3
 80093c8:	2340      	movs	r3, #64	; 0x40
 80093ca:	4013      	ands	r3, r2
 80093cc:	d100      	bne.n	80093d0 <USB_EPStartXfer+0x734>
 80093ce:	e099      	b.n	8009504 <USB_EPStartXfer+0x868>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	673b      	str	r3, [r7, #112]	; 0x70
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	785b      	ldrb	r3, [r3, #1]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d166      	bne.n	80094aa <USB_EPStartXfer+0x80e>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	66bb      	str	r3, [r7, #104]	; 0x68
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2250      	movs	r2, #80	; 0x50
 80093e4:	5a9b      	ldrh	r3, [r3, r2]
 80093e6:	b29b      	uxth	r3, r3
 80093e8:	001a      	movs	r2, r3
 80093ea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80093ec:	189b      	adds	r3, r3, r2
 80093ee:	66bb      	str	r3, [r7, #104]	; 0x68
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	781b      	ldrb	r3, [r3, #0]
 80093f4:	00da      	lsls	r2, r3, #3
 80093f6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80093f8:	18d3      	adds	r3, r2, r3
 80093fa:	4ad0      	ldr	r2, [pc, #832]	; (800973c <USB_EPStartXfer+0xaa0>)
 80093fc:	4694      	mov	ip, r2
 80093fe:	4463      	add	r3, ip
 8009400:	667b      	str	r3, [r7, #100]	; 0x64
 8009402:	1d7b      	adds	r3, r7, #5
 8009404:	33ff      	adds	r3, #255	; 0xff
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d110      	bne.n	800942e <USB_EPStartXfer+0x792>
 800940c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800940e:	881b      	ldrh	r3, [r3, #0]
 8009410:	b29b      	uxth	r3, r3
 8009412:	4acb      	ldr	r2, [pc, #812]	; (8009740 <USB_EPStartXfer+0xaa4>)
 8009414:	4013      	ands	r3, r2
 8009416:	b29a      	uxth	r2, r3
 8009418:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800941a:	801a      	strh	r2, [r3, #0]
 800941c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800941e:	881b      	ldrh	r3, [r3, #0]
 8009420:	b29b      	uxth	r3, r3
 8009422:	4ac8      	ldr	r2, [pc, #800]	; (8009744 <USB_EPStartXfer+0xaa8>)
 8009424:	4313      	orrs	r3, r2
 8009426:	b29a      	uxth	r2, r3
 8009428:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800942a:	801a      	strh	r2, [r3, #0]
 800942c:	e058      	b.n	80094e0 <USB_EPStartXfer+0x844>
 800942e:	1d7b      	adds	r3, r7, #5
 8009430:	33ff      	adds	r3, #255	; 0xff
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	2b3e      	cmp	r3, #62	; 0x3e
 8009436:	d81a      	bhi.n	800946e <USB_EPStartXfer+0x7d2>
 8009438:	1d7b      	adds	r3, r7, #5
 800943a:	33ff      	adds	r3, #255	; 0xff
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	085b      	lsrs	r3, r3, #1
 8009440:	21f0      	movs	r1, #240	; 0xf0
 8009442:	187a      	adds	r2, r7, r1
 8009444:	6013      	str	r3, [r2, #0]
 8009446:	1d7b      	adds	r3, r7, #5
 8009448:	33ff      	adds	r3, #255	; 0xff
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	2201      	movs	r2, #1
 800944e:	4013      	ands	r3, r2
 8009450:	d004      	beq.n	800945c <USB_EPStartXfer+0x7c0>
 8009452:	187b      	adds	r3, r7, r1
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	3301      	adds	r3, #1
 8009458:	187a      	adds	r2, r7, r1
 800945a:	6013      	str	r3, [r2, #0]
 800945c:	23f0      	movs	r3, #240	; 0xf0
 800945e:	18fb      	adds	r3, r7, r3
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	b29b      	uxth	r3, r3
 8009464:	029b      	lsls	r3, r3, #10
 8009466:	b29a      	uxth	r2, r3
 8009468:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800946a:	801a      	strh	r2, [r3, #0]
 800946c:	e038      	b.n	80094e0 <USB_EPStartXfer+0x844>
 800946e:	1d7b      	adds	r3, r7, #5
 8009470:	33ff      	adds	r3, #255	; 0xff
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	095b      	lsrs	r3, r3, #5
 8009476:	21f0      	movs	r1, #240	; 0xf0
 8009478:	187a      	adds	r2, r7, r1
 800947a:	6013      	str	r3, [r2, #0]
 800947c:	1d7b      	adds	r3, r7, #5
 800947e:	33ff      	adds	r3, #255	; 0xff
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	221f      	movs	r2, #31
 8009484:	4013      	ands	r3, r2
 8009486:	d104      	bne.n	8009492 <USB_EPStartXfer+0x7f6>
 8009488:	187b      	adds	r3, r7, r1
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	3b01      	subs	r3, #1
 800948e:	187a      	adds	r2, r7, r1
 8009490:	6013      	str	r3, [r2, #0]
 8009492:	23f0      	movs	r3, #240	; 0xf0
 8009494:	18fb      	adds	r3, r7, r3
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	b29b      	uxth	r3, r3
 800949a:	029b      	lsls	r3, r3, #10
 800949c:	b29b      	uxth	r3, r3
 800949e:	4aa9      	ldr	r2, [pc, #676]	; (8009744 <USB_EPStartXfer+0xaa8>)
 80094a0:	4313      	orrs	r3, r2
 80094a2:	b29a      	uxth	r2, r3
 80094a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80094a6:	801a      	strh	r2, [r3, #0]
 80094a8:	e01a      	b.n	80094e0 <USB_EPStartXfer+0x844>
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	785b      	ldrb	r3, [r3, #1]
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	d116      	bne.n	80094e0 <USB_EPStartXfer+0x844>
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2250      	movs	r2, #80	; 0x50
 80094b6:	5a9b      	ldrh	r3, [r3, r2]
 80094b8:	b29b      	uxth	r3, r3
 80094ba:	001a      	movs	r2, r3
 80094bc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80094be:	189b      	adds	r3, r3, r2
 80094c0:	673b      	str	r3, [r7, #112]	; 0x70
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	781b      	ldrb	r3, [r3, #0]
 80094c6:	00da      	lsls	r2, r3, #3
 80094c8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80094ca:	18d3      	adds	r3, r2, r3
 80094cc:	4a9b      	ldr	r2, [pc, #620]	; (800973c <USB_EPStartXfer+0xaa0>)
 80094ce:	4694      	mov	ip, r2
 80094d0:	4463      	add	r3, ip
 80094d2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80094d4:	1d7b      	adds	r3, r7, #5
 80094d6:	33ff      	adds	r3, #255	; 0xff
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	b29a      	uxth	r2, r3
 80094dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80094de:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80094e0:	2076      	movs	r0, #118	; 0x76
 80094e2:	183b      	adds	r3, r7, r0
 80094e4:	683a      	ldr	r2, [r7, #0]
 80094e6:	8952      	ldrh	r2, [r2, #10]
 80094e8:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	6959      	ldr	r1, [r3, #20]
 80094ee:	1d7b      	adds	r3, r7, #5
 80094f0:	33ff      	adds	r3, #255	; 0xff
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	b29c      	uxth	r4, r3
 80094f6:	183b      	adds	r3, r7, r0
 80094f8:	881a      	ldrh	r2, [r3, #0]
 80094fa:	6878      	ldr	r0, [r7, #4]
 80094fc:	0023      	movs	r3, r4
 80094fe:	f000 fdc1 	bl	800a084 <USB_WritePMA>
 8009502:	e0a0      	b.n	8009646 <USB_EPStartXfer+0x9aa>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	785b      	ldrb	r3, [r3, #1]
 8009508:	2b00      	cmp	r3, #0
 800950a:	d166      	bne.n	80095da <USB_EPStartXfer+0x93e>
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2250      	movs	r2, #80	; 0x50
 8009514:	5a9b      	ldrh	r3, [r3, r2]
 8009516:	b29b      	uxth	r3, r3
 8009518:	001a      	movs	r2, r3
 800951a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800951c:	189b      	adds	r3, r3, r2
 800951e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	781b      	ldrb	r3, [r3, #0]
 8009524:	00da      	lsls	r2, r3, #3
 8009526:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009528:	18d3      	adds	r3, r2, r3
 800952a:	4a87      	ldr	r2, [pc, #540]	; (8009748 <USB_EPStartXfer+0xaac>)
 800952c:	4694      	mov	ip, r2
 800952e:	4463      	add	r3, ip
 8009530:	67bb      	str	r3, [r7, #120]	; 0x78
 8009532:	1d7b      	adds	r3, r7, #5
 8009534:	33ff      	adds	r3, #255	; 0xff
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	2b00      	cmp	r3, #0
 800953a:	d110      	bne.n	800955e <USB_EPStartXfer+0x8c2>
 800953c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800953e:	881b      	ldrh	r3, [r3, #0]
 8009540:	b29b      	uxth	r3, r3
 8009542:	4a7f      	ldr	r2, [pc, #508]	; (8009740 <USB_EPStartXfer+0xaa4>)
 8009544:	4013      	ands	r3, r2
 8009546:	b29a      	uxth	r2, r3
 8009548:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800954a:	801a      	strh	r2, [r3, #0]
 800954c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800954e:	881b      	ldrh	r3, [r3, #0]
 8009550:	b29b      	uxth	r3, r3
 8009552:	4a7c      	ldr	r2, [pc, #496]	; (8009744 <USB_EPStartXfer+0xaa8>)
 8009554:	4313      	orrs	r3, r2
 8009556:	b29a      	uxth	r2, r3
 8009558:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800955a:	801a      	strh	r2, [r3, #0]
 800955c:	e062      	b.n	8009624 <USB_EPStartXfer+0x988>
 800955e:	1d7b      	adds	r3, r7, #5
 8009560:	33ff      	adds	r3, #255	; 0xff
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	2b3e      	cmp	r3, #62	; 0x3e
 8009566:	d81a      	bhi.n	800959e <USB_EPStartXfer+0x902>
 8009568:	1d7b      	adds	r3, r7, #5
 800956a:	33ff      	adds	r3, #255	; 0xff
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	085b      	lsrs	r3, r3, #1
 8009570:	21ec      	movs	r1, #236	; 0xec
 8009572:	187a      	adds	r2, r7, r1
 8009574:	6013      	str	r3, [r2, #0]
 8009576:	1d7b      	adds	r3, r7, #5
 8009578:	33ff      	adds	r3, #255	; 0xff
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	2201      	movs	r2, #1
 800957e:	4013      	ands	r3, r2
 8009580:	d004      	beq.n	800958c <USB_EPStartXfer+0x8f0>
 8009582:	187b      	adds	r3, r7, r1
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	3301      	adds	r3, #1
 8009588:	187a      	adds	r2, r7, r1
 800958a:	6013      	str	r3, [r2, #0]
 800958c:	23ec      	movs	r3, #236	; 0xec
 800958e:	18fb      	adds	r3, r7, r3
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	b29b      	uxth	r3, r3
 8009594:	029b      	lsls	r3, r3, #10
 8009596:	b29a      	uxth	r2, r3
 8009598:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800959a:	801a      	strh	r2, [r3, #0]
 800959c:	e042      	b.n	8009624 <USB_EPStartXfer+0x988>
 800959e:	1d7b      	adds	r3, r7, #5
 80095a0:	33ff      	adds	r3, #255	; 0xff
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	095b      	lsrs	r3, r3, #5
 80095a6:	21ec      	movs	r1, #236	; 0xec
 80095a8:	187a      	adds	r2, r7, r1
 80095aa:	6013      	str	r3, [r2, #0]
 80095ac:	1d7b      	adds	r3, r7, #5
 80095ae:	33ff      	adds	r3, #255	; 0xff
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	221f      	movs	r2, #31
 80095b4:	4013      	ands	r3, r2
 80095b6:	d104      	bne.n	80095c2 <USB_EPStartXfer+0x926>
 80095b8:	187b      	adds	r3, r7, r1
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	3b01      	subs	r3, #1
 80095be:	187a      	adds	r2, r7, r1
 80095c0:	6013      	str	r3, [r2, #0]
 80095c2:	23ec      	movs	r3, #236	; 0xec
 80095c4:	18fb      	adds	r3, r7, r3
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	b29b      	uxth	r3, r3
 80095ca:	029b      	lsls	r3, r3, #10
 80095cc:	b29b      	uxth	r3, r3
 80095ce:	4a5d      	ldr	r2, [pc, #372]	; (8009744 <USB_EPStartXfer+0xaa8>)
 80095d0:	4313      	orrs	r3, r2
 80095d2:	b29a      	uxth	r2, r3
 80095d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80095d6:	801a      	strh	r2, [r3, #0]
 80095d8:	e024      	b.n	8009624 <USB_EPStartXfer+0x988>
 80095da:	683b      	ldr	r3, [r7, #0]
 80095dc:	785b      	ldrb	r3, [r3, #1]
 80095de:	2b01      	cmp	r3, #1
 80095e0:	d120      	bne.n	8009624 <USB_EPStartXfer+0x988>
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2184      	movs	r1, #132	; 0x84
 80095e6:	187a      	adds	r2, r7, r1
 80095e8:	6013      	str	r3, [r2, #0]
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	2250      	movs	r2, #80	; 0x50
 80095ee:	5a9b      	ldrh	r3, [r3, r2]
 80095f0:	b29b      	uxth	r3, r3
 80095f2:	001a      	movs	r2, r3
 80095f4:	187b      	adds	r3, r7, r1
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	189b      	adds	r3, r3, r2
 80095fa:	187a      	adds	r2, r7, r1
 80095fc:	6013      	str	r3, [r2, #0]
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	781b      	ldrb	r3, [r3, #0]
 8009602:	00da      	lsls	r2, r3, #3
 8009604:	187b      	adds	r3, r7, r1
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	18d3      	adds	r3, r2, r3
 800960a:	4a4f      	ldr	r2, [pc, #316]	; (8009748 <USB_EPStartXfer+0xaac>)
 800960c:	4694      	mov	ip, r2
 800960e:	4463      	add	r3, ip
 8009610:	2180      	movs	r1, #128	; 0x80
 8009612:	187a      	adds	r2, r7, r1
 8009614:	6013      	str	r3, [r2, #0]
 8009616:	1d7b      	adds	r3, r7, #5
 8009618:	33ff      	adds	r3, #255	; 0xff
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	b29a      	uxth	r2, r3
 800961e:	187b      	adds	r3, r7, r1
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8009624:	2076      	movs	r0, #118	; 0x76
 8009626:	183b      	adds	r3, r7, r0
 8009628:	683a      	ldr	r2, [r7, #0]
 800962a:	8912      	ldrh	r2, [r2, #8]
 800962c:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	6959      	ldr	r1, [r3, #20]
 8009632:	1d7b      	adds	r3, r7, #5
 8009634:	33ff      	adds	r3, #255	; 0xff
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	b29c      	uxth	r4, r3
 800963a:	183b      	adds	r3, r7, r0
 800963c:	881a      	ldrh	r2, [r3, #0]
 800963e:	6878      	ldr	r0, [r7, #4]
 8009640:	0023      	movs	r3, r4
 8009642:	f000 fd1f 	bl	800a084 <USB_WritePMA>
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8009646:	687a      	ldr	r2, [r7, #4]
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	781b      	ldrb	r3, [r3, #0]
 800964c:	009b      	lsls	r3, r3, #2
 800964e:	18d3      	adds	r3, r2, r3
 8009650:	881b      	ldrh	r3, [r3, #0]
 8009652:	b29a      	uxth	r2, r3
 8009654:	200a      	movs	r0, #10
 8009656:	183b      	adds	r3, r7, r0
 8009658:	493c      	ldr	r1, [pc, #240]	; (800974c <USB_EPStartXfer+0xab0>)
 800965a:	400a      	ands	r2, r1
 800965c:	801a      	strh	r2, [r3, #0]
 800965e:	183b      	adds	r3, r7, r0
 8009660:	183a      	adds	r2, r7, r0
 8009662:	8812      	ldrh	r2, [r2, #0]
 8009664:	2110      	movs	r1, #16
 8009666:	404a      	eors	r2, r1
 8009668:	801a      	strh	r2, [r3, #0]
 800966a:	183b      	adds	r3, r7, r0
 800966c:	183a      	adds	r2, r7, r0
 800966e:	8812      	ldrh	r2, [r2, #0]
 8009670:	2120      	movs	r1, #32
 8009672:	404a      	eors	r2, r1
 8009674:	801a      	strh	r2, [r3, #0]
 8009676:	687a      	ldr	r2, [r7, #4]
 8009678:	683b      	ldr	r3, [r7, #0]
 800967a:	781b      	ldrb	r3, [r3, #0]
 800967c:	009b      	lsls	r3, r3, #2
 800967e:	18d3      	adds	r3, r2, r3
 8009680:	183a      	adds	r2, r7, r0
 8009682:	8812      	ldrh	r2, [r2, #0]
 8009684:	4932      	ldr	r1, [pc, #200]	; (8009750 <USB_EPStartXfer+0xab4>)
 8009686:	430a      	orrs	r2, r1
 8009688:	b292      	uxth	r2, r2
 800968a:	801a      	strh	r2, [r3, #0]
 800968c:	f000 fbaf 	bl	8009dee <USB_EPStartXfer+0x1152>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	7b1b      	ldrb	r3, [r3, #12]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d000      	beq.n	800969a <USB_EPStartXfer+0x9fe>
 8009698:	e09e      	b.n	80097d8 <USB_EPStartXfer+0xb3c>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	699a      	ldr	r2, [r3, #24]
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	691b      	ldr	r3, [r3, #16]
 80096a2:	429a      	cmp	r2, r3
 80096a4:	d90d      	bls.n	80096c2 <USB_EPStartXfer+0xa26>
      {
        len = ep->maxpacket;
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	691b      	ldr	r3, [r3, #16]
 80096aa:	1d7a      	adds	r2, r7, #5
 80096ac:	32ff      	adds	r2, #255	; 0xff
 80096ae:	6013      	str	r3, [r2, #0]
        ep->xfer_len -= len;
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	699a      	ldr	r2, [r3, #24]
 80096b4:	1d7b      	adds	r3, r7, #5
 80096b6:	33ff      	adds	r3, #255	; 0xff
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	1ad2      	subs	r2, r2, r3
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	619a      	str	r2, [r3, #24]
 80096c0:	e007      	b.n	80096d2 <USB_EPStartXfer+0xa36>
      }
      else
      {
        len = ep->xfer_len;
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	699b      	ldr	r3, [r3, #24]
 80096c6:	1d7a      	adds	r2, r7, #5
 80096c8:	32ff      	adds	r2, #255	; 0xff
 80096ca:	6013      	str	r3, [r2, #0]
        ep->xfer_len = 0U;
 80096cc:	683b      	ldr	r3, [r7, #0]
 80096ce:	2200      	movs	r2, #0
 80096d0:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2190      	movs	r1, #144	; 0x90
 80096d6:	187a      	adds	r2, r7, r1
 80096d8:	6013      	str	r3, [r2, #0]
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2250      	movs	r2, #80	; 0x50
 80096de:	5a9b      	ldrh	r3, [r3, r2]
 80096e0:	b29b      	uxth	r3, r3
 80096e2:	001a      	movs	r2, r3
 80096e4:	187b      	adds	r3, r7, r1
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	189b      	adds	r3, r3, r2
 80096ea:	187a      	adds	r2, r7, r1
 80096ec:	6013      	str	r3, [r2, #0]
 80096ee:	683b      	ldr	r3, [r7, #0]
 80096f0:	781b      	ldrb	r3, [r3, #0]
 80096f2:	00da      	lsls	r2, r3, #3
 80096f4:	187b      	adds	r3, r7, r1
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	18d3      	adds	r3, r2, r3
 80096fa:	4a10      	ldr	r2, [pc, #64]	; (800973c <USB_EPStartXfer+0xaa0>)
 80096fc:	4694      	mov	ip, r2
 80096fe:	4463      	add	r3, ip
 8009700:	218c      	movs	r1, #140	; 0x8c
 8009702:	187a      	adds	r2, r7, r1
 8009704:	6013      	str	r3, [r2, #0]
 8009706:	1d7b      	adds	r3, r7, #5
 8009708:	33ff      	adds	r3, #255	; 0xff
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d121      	bne.n	8009754 <USB_EPStartXfer+0xab8>
 8009710:	187b      	adds	r3, r7, r1
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	881b      	ldrh	r3, [r3, #0]
 8009716:	b29b      	uxth	r3, r3
 8009718:	4a09      	ldr	r2, [pc, #36]	; (8009740 <USB_EPStartXfer+0xaa4>)
 800971a:	4013      	ands	r3, r2
 800971c:	b29a      	uxth	r2, r3
 800971e:	187b      	adds	r3, r7, r1
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	801a      	strh	r2, [r3, #0]
 8009724:	187b      	adds	r3, r7, r1
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	881b      	ldrh	r3, [r3, #0]
 800972a:	b29b      	uxth	r3, r3
 800972c:	4a05      	ldr	r2, [pc, #20]	; (8009744 <USB_EPStartXfer+0xaa8>)
 800972e:	4313      	orrs	r3, r2
 8009730:	b29a      	uxth	r2, r3
 8009732:	187b      	adds	r3, r7, r1
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	801a      	strh	r2, [r3, #0]
 8009738:	e334      	b.n	8009da4 <USB_EPStartXfer+0x1108>
 800973a:	46c0      	nop			; (mov r8, r8)
 800973c:	00000406 	.word	0x00000406
 8009740:	ffff83ff 	.word	0xffff83ff
 8009744:	ffff8000 	.word	0xffff8000
 8009748:	00000402 	.word	0x00000402
 800974c:	ffff8fbf 	.word	0xffff8fbf
 8009750:	ffff8080 	.word	0xffff8080
 8009754:	1d7b      	adds	r3, r7, #5
 8009756:	33ff      	adds	r3, #255	; 0xff
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	2b3e      	cmp	r3, #62	; 0x3e
 800975c:	d81c      	bhi.n	8009798 <USB_EPStartXfer+0xafc>
 800975e:	1d7b      	adds	r3, r7, #5
 8009760:	33ff      	adds	r3, #255	; 0xff
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	085b      	lsrs	r3, r3, #1
 8009766:	21e8      	movs	r1, #232	; 0xe8
 8009768:	187a      	adds	r2, r7, r1
 800976a:	6013      	str	r3, [r2, #0]
 800976c:	1d7b      	adds	r3, r7, #5
 800976e:	33ff      	adds	r3, #255	; 0xff
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	2201      	movs	r2, #1
 8009774:	4013      	ands	r3, r2
 8009776:	d004      	beq.n	8009782 <USB_EPStartXfer+0xae6>
 8009778:	187b      	adds	r3, r7, r1
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	3301      	adds	r3, #1
 800977e:	187a      	adds	r2, r7, r1
 8009780:	6013      	str	r3, [r2, #0]
 8009782:	23e8      	movs	r3, #232	; 0xe8
 8009784:	18fb      	adds	r3, r7, r3
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	b29b      	uxth	r3, r3
 800978a:	029b      	lsls	r3, r3, #10
 800978c:	b29a      	uxth	r2, r3
 800978e:	238c      	movs	r3, #140	; 0x8c
 8009790:	18fb      	adds	r3, r7, r3
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	801a      	strh	r2, [r3, #0]
 8009796:	e305      	b.n	8009da4 <USB_EPStartXfer+0x1108>
 8009798:	1d7b      	adds	r3, r7, #5
 800979a:	33ff      	adds	r3, #255	; 0xff
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	095b      	lsrs	r3, r3, #5
 80097a0:	21e8      	movs	r1, #232	; 0xe8
 80097a2:	187a      	adds	r2, r7, r1
 80097a4:	6013      	str	r3, [r2, #0]
 80097a6:	1d7b      	adds	r3, r7, #5
 80097a8:	33ff      	adds	r3, #255	; 0xff
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	221f      	movs	r2, #31
 80097ae:	4013      	ands	r3, r2
 80097b0:	d104      	bne.n	80097bc <USB_EPStartXfer+0xb20>
 80097b2:	187b      	adds	r3, r7, r1
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	3b01      	subs	r3, #1
 80097b8:	187a      	adds	r2, r7, r1
 80097ba:	6013      	str	r3, [r2, #0]
 80097bc:	23e8      	movs	r3, #232	; 0xe8
 80097be:	18fb      	adds	r3, r7, r3
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	b29b      	uxth	r3, r3
 80097c4:	029b      	lsls	r3, r3, #10
 80097c6:	b29b      	uxth	r3, r3
 80097c8:	4aca      	ldr	r2, [pc, #808]	; (8009af4 <USB_EPStartXfer+0xe58>)
 80097ca:	4313      	orrs	r3, r2
 80097cc:	b29a      	uxth	r2, r3
 80097ce:	238c      	movs	r3, #140	; 0x8c
 80097d0:	18fb      	adds	r3, r7, r3
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	801a      	strh	r2, [r3, #0]
 80097d6:	e2e5      	b.n	8009da4 <USB_EPStartXfer+0x1108>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	78db      	ldrb	r3, [r3, #3]
 80097dc:	2b02      	cmp	r3, #2
 80097de:	d000      	beq.n	80097e2 <USB_EPStartXfer+0xb46>
 80097e0:	e16f      	b.n	8009ac2 <USB_EPStartXfer+0xe26>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80097e2:	683b      	ldr	r3, [r7, #0]
 80097e4:	785b      	ldrb	r3, [r3, #1]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d16f      	bne.n	80098ca <USB_EPStartXfer+0xc2e>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	21ac      	movs	r1, #172	; 0xac
 80097ee:	187a      	adds	r2, r7, r1
 80097f0:	6013      	str	r3, [r2, #0]
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2250      	movs	r2, #80	; 0x50
 80097f6:	5a9b      	ldrh	r3, [r3, r2]
 80097f8:	b29b      	uxth	r3, r3
 80097fa:	001a      	movs	r2, r3
 80097fc:	187b      	adds	r3, r7, r1
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	189b      	adds	r3, r3, r2
 8009802:	187a      	adds	r2, r7, r1
 8009804:	6013      	str	r3, [r2, #0]
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	781b      	ldrb	r3, [r3, #0]
 800980a:	00da      	lsls	r2, r3, #3
 800980c:	187b      	adds	r3, r7, r1
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	18d3      	adds	r3, r2, r3
 8009812:	4ab9      	ldr	r2, [pc, #740]	; (8009af8 <USB_EPStartXfer+0xe5c>)
 8009814:	4694      	mov	ip, r2
 8009816:	4463      	add	r3, ip
 8009818:	21a8      	movs	r1, #168	; 0xa8
 800981a:	187a      	adds	r2, r7, r1
 800981c:	6013      	str	r3, [r2, #0]
 800981e:	683b      	ldr	r3, [r7, #0]
 8009820:	691b      	ldr	r3, [r3, #16]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d114      	bne.n	8009850 <USB_EPStartXfer+0xbb4>
 8009826:	187b      	adds	r3, r7, r1
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	881b      	ldrh	r3, [r3, #0]
 800982c:	b29b      	uxth	r3, r3
 800982e:	4ab3      	ldr	r2, [pc, #716]	; (8009afc <USB_EPStartXfer+0xe60>)
 8009830:	4013      	ands	r3, r2
 8009832:	b29a      	uxth	r2, r3
 8009834:	187b      	adds	r3, r7, r1
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	801a      	strh	r2, [r3, #0]
 800983a:	187b      	adds	r3, r7, r1
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	881b      	ldrh	r3, [r3, #0]
 8009840:	b29b      	uxth	r3, r3
 8009842:	4aac      	ldr	r2, [pc, #688]	; (8009af4 <USB_EPStartXfer+0xe58>)
 8009844:	4313      	orrs	r3, r2
 8009846:	b29a      	uxth	r2, r3
 8009848:	187b      	adds	r3, r7, r1
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	801a      	strh	r2, [r3, #0]
 800984e:	e060      	b.n	8009912 <USB_EPStartXfer+0xc76>
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	691b      	ldr	r3, [r3, #16]
 8009854:	2b3e      	cmp	r3, #62	; 0x3e
 8009856:	d81a      	bhi.n	800988e <USB_EPStartXfer+0xbf2>
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	691b      	ldr	r3, [r3, #16]
 800985c:	085b      	lsrs	r3, r3, #1
 800985e:	21e4      	movs	r1, #228	; 0xe4
 8009860:	187a      	adds	r2, r7, r1
 8009862:	6013      	str	r3, [r2, #0]
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	691b      	ldr	r3, [r3, #16]
 8009868:	2201      	movs	r2, #1
 800986a:	4013      	ands	r3, r2
 800986c:	d004      	beq.n	8009878 <USB_EPStartXfer+0xbdc>
 800986e:	187b      	adds	r3, r7, r1
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	3301      	adds	r3, #1
 8009874:	187a      	adds	r2, r7, r1
 8009876:	6013      	str	r3, [r2, #0]
 8009878:	23e4      	movs	r3, #228	; 0xe4
 800987a:	18fb      	adds	r3, r7, r3
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	b29b      	uxth	r3, r3
 8009880:	029b      	lsls	r3, r3, #10
 8009882:	b29a      	uxth	r2, r3
 8009884:	23a8      	movs	r3, #168	; 0xa8
 8009886:	18fb      	adds	r3, r7, r3
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	801a      	strh	r2, [r3, #0]
 800988c:	e041      	b.n	8009912 <USB_EPStartXfer+0xc76>
 800988e:	683b      	ldr	r3, [r7, #0]
 8009890:	691b      	ldr	r3, [r3, #16]
 8009892:	095b      	lsrs	r3, r3, #5
 8009894:	21e4      	movs	r1, #228	; 0xe4
 8009896:	187a      	adds	r2, r7, r1
 8009898:	6013      	str	r3, [r2, #0]
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	691b      	ldr	r3, [r3, #16]
 800989e:	221f      	movs	r2, #31
 80098a0:	4013      	ands	r3, r2
 80098a2:	d104      	bne.n	80098ae <USB_EPStartXfer+0xc12>
 80098a4:	187b      	adds	r3, r7, r1
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	3b01      	subs	r3, #1
 80098aa:	187a      	adds	r2, r7, r1
 80098ac:	6013      	str	r3, [r2, #0]
 80098ae:	23e4      	movs	r3, #228	; 0xe4
 80098b0:	18fb      	adds	r3, r7, r3
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	b29b      	uxth	r3, r3
 80098b6:	029b      	lsls	r3, r3, #10
 80098b8:	b29b      	uxth	r3, r3
 80098ba:	4a8e      	ldr	r2, [pc, #568]	; (8009af4 <USB_EPStartXfer+0xe58>)
 80098bc:	4313      	orrs	r3, r2
 80098be:	b29a      	uxth	r2, r3
 80098c0:	23a8      	movs	r3, #168	; 0xa8
 80098c2:	18fb      	adds	r3, r7, r3
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	801a      	strh	r2, [r3, #0]
 80098c8:	e023      	b.n	8009912 <USB_EPStartXfer+0xc76>
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	785b      	ldrb	r3, [r3, #1]
 80098ce:	2b01      	cmp	r3, #1
 80098d0:	d11f      	bne.n	8009912 <USB_EPStartXfer+0xc76>
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	21b4      	movs	r1, #180	; 0xb4
 80098d6:	187a      	adds	r2, r7, r1
 80098d8:	6013      	str	r3, [r2, #0]
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	2250      	movs	r2, #80	; 0x50
 80098de:	5a9b      	ldrh	r3, [r3, r2]
 80098e0:	b29b      	uxth	r3, r3
 80098e2:	001a      	movs	r2, r3
 80098e4:	187b      	adds	r3, r7, r1
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	189b      	adds	r3, r3, r2
 80098ea:	187a      	adds	r2, r7, r1
 80098ec:	6013      	str	r3, [r2, #0]
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	781b      	ldrb	r3, [r3, #0]
 80098f2:	00da      	lsls	r2, r3, #3
 80098f4:	187b      	adds	r3, r7, r1
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	18d3      	adds	r3, r2, r3
 80098fa:	4a7f      	ldr	r2, [pc, #508]	; (8009af8 <USB_EPStartXfer+0xe5c>)
 80098fc:	4694      	mov	ip, r2
 80098fe:	4463      	add	r3, ip
 8009900:	21b0      	movs	r1, #176	; 0xb0
 8009902:	187a      	adds	r2, r7, r1
 8009904:	6013      	str	r3, [r2, #0]
 8009906:	683b      	ldr	r3, [r7, #0]
 8009908:	691b      	ldr	r3, [r3, #16]
 800990a:	b29a      	uxth	r2, r3
 800990c:	187b      	adds	r3, r7, r1
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	801a      	strh	r2, [r3, #0]
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	22a4      	movs	r2, #164	; 0xa4
 8009916:	18ba      	adds	r2, r7, r2
 8009918:	6013      	str	r3, [r2, #0]
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	785b      	ldrb	r3, [r3, #1]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d16f      	bne.n	8009a02 <USB_EPStartXfer+0xd66>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	219c      	movs	r1, #156	; 0x9c
 8009926:	187a      	adds	r2, r7, r1
 8009928:	6013      	str	r3, [r2, #0]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2250      	movs	r2, #80	; 0x50
 800992e:	5a9b      	ldrh	r3, [r3, r2]
 8009930:	b29b      	uxth	r3, r3
 8009932:	001a      	movs	r2, r3
 8009934:	187b      	adds	r3, r7, r1
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	189b      	adds	r3, r3, r2
 800993a:	187a      	adds	r2, r7, r1
 800993c:	6013      	str	r3, [r2, #0]
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	781b      	ldrb	r3, [r3, #0]
 8009942:	00da      	lsls	r2, r3, #3
 8009944:	187b      	adds	r3, r7, r1
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	18d3      	adds	r3, r2, r3
 800994a:	4a6d      	ldr	r2, [pc, #436]	; (8009b00 <USB_EPStartXfer+0xe64>)
 800994c:	4694      	mov	ip, r2
 800994e:	4463      	add	r3, ip
 8009950:	2198      	movs	r1, #152	; 0x98
 8009952:	187a      	adds	r2, r7, r1
 8009954:	6013      	str	r3, [r2, #0]
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	691b      	ldr	r3, [r3, #16]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d114      	bne.n	8009988 <USB_EPStartXfer+0xcec>
 800995e:	187b      	adds	r3, r7, r1
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	881b      	ldrh	r3, [r3, #0]
 8009964:	b29b      	uxth	r3, r3
 8009966:	4a65      	ldr	r2, [pc, #404]	; (8009afc <USB_EPStartXfer+0xe60>)
 8009968:	4013      	ands	r3, r2
 800996a:	b29a      	uxth	r2, r3
 800996c:	187b      	adds	r3, r7, r1
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	801a      	strh	r2, [r3, #0]
 8009972:	187b      	adds	r3, r7, r1
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	881b      	ldrh	r3, [r3, #0]
 8009978:	b29b      	uxth	r3, r3
 800997a:	4a5e      	ldr	r2, [pc, #376]	; (8009af4 <USB_EPStartXfer+0xe58>)
 800997c:	4313      	orrs	r3, r2
 800997e:	b29a      	uxth	r2, r3
 8009980:	187b      	adds	r3, r7, r1
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	801a      	strh	r2, [r3, #0]
 8009986:	e05d      	b.n	8009a44 <USB_EPStartXfer+0xda8>
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	691b      	ldr	r3, [r3, #16]
 800998c:	2b3e      	cmp	r3, #62	; 0x3e
 800998e:	d81a      	bhi.n	80099c6 <USB_EPStartXfer+0xd2a>
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	691b      	ldr	r3, [r3, #16]
 8009994:	085b      	lsrs	r3, r3, #1
 8009996:	21e0      	movs	r1, #224	; 0xe0
 8009998:	187a      	adds	r2, r7, r1
 800999a:	6013      	str	r3, [r2, #0]
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	691b      	ldr	r3, [r3, #16]
 80099a0:	2201      	movs	r2, #1
 80099a2:	4013      	ands	r3, r2
 80099a4:	d004      	beq.n	80099b0 <USB_EPStartXfer+0xd14>
 80099a6:	187b      	adds	r3, r7, r1
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	3301      	adds	r3, #1
 80099ac:	187a      	adds	r2, r7, r1
 80099ae:	6013      	str	r3, [r2, #0]
 80099b0:	23e0      	movs	r3, #224	; 0xe0
 80099b2:	18fb      	adds	r3, r7, r3
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	b29b      	uxth	r3, r3
 80099b8:	029b      	lsls	r3, r3, #10
 80099ba:	b29a      	uxth	r2, r3
 80099bc:	2398      	movs	r3, #152	; 0x98
 80099be:	18fb      	adds	r3, r7, r3
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	801a      	strh	r2, [r3, #0]
 80099c4:	e03e      	b.n	8009a44 <USB_EPStartXfer+0xda8>
 80099c6:	683b      	ldr	r3, [r7, #0]
 80099c8:	691b      	ldr	r3, [r3, #16]
 80099ca:	095b      	lsrs	r3, r3, #5
 80099cc:	21e0      	movs	r1, #224	; 0xe0
 80099ce:	187a      	adds	r2, r7, r1
 80099d0:	6013      	str	r3, [r2, #0]
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	691b      	ldr	r3, [r3, #16]
 80099d6:	221f      	movs	r2, #31
 80099d8:	4013      	ands	r3, r2
 80099da:	d104      	bne.n	80099e6 <USB_EPStartXfer+0xd4a>
 80099dc:	187b      	adds	r3, r7, r1
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	3b01      	subs	r3, #1
 80099e2:	187a      	adds	r2, r7, r1
 80099e4:	6013      	str	r3, [r2, #0]
 80099e6:	23e0      	movs	r3, #224	; 0xe0
 80099e8:	18fb      	adds	r3, r7, r3
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	b29b      	uxth	r3, r3
 80099ee:	029b      	lsls	r3, r3, #10
 80099f0:	b29b      	uxth	r3, r3
 80099f2:	4a40      	ldr	r2, [pc, #256]	; (8009af4 <USB_EPStartXfer+0xe58>)
 80099f4:	4313      	orrs	r3, r2
 80099f6:	b29a      	uxth	r2, r3
 80099f8:	2398      	movs	r3, #152	; 0x98
 80099fa:	18fb      	adds	r3, r7, r3
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	801a      	strh	r2, [r3, #0]
 8009a00:	e020      	b.n	8009a44 <USB_EPStartXfer+0xda8>
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	785b      	ldrb	r3, [r3, #1]
 8009a06:	2b01      	cmp	r3, #1
 8009a08:	d11c      	bne.n	8009a44 <USB_EPStartXfer+0xda8>
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	2250      	movs	r2, #80	; 0x50
 8009a0e:	5a9b      	ldrh	r3, [r3, r2]
 8009a10:	b29b      	uxth	r3, r3
 8009a12:	001a      	movs	r2, r3
 8009a14:	21a4      	movs	r1, #164	; 0xa4
 8009a16:	187b      	adds	r3, r7, r1
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	189b      	adds	r3, r3, r2
 8009a1c:	187a      	adds	r2, r7, r1
 8009a1e:	6013      	str	r3, [r2, #0]
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	781b      	ldrb	r3, [r3, #0]
 8009a24:	00da      	lsls	r2, r3, #3
 8009a26:	187b      	adds	r3, r7, r1
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	18d3      	adds	r3, r2, r3
 8009a2c:	4a34      	ldr	r2, [pc, #208]	; (8009b00 <USB_EPStartXfer+0xe64>)
 8009a2e:	4694      	mov	ip, r2
 8009a30:	4463      	add	r3, ip
 8009a32:	21a0      	movs	r1, #160	; 0xa0
 8009a34:	187a      	adds	r2, r7, r1
 8009a36:	6013      	str	r3, [r2, #0]
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	691b      	ldr	r3, [r3, #16]
 8009a3c:	b29a      	uxth	r2, r3
 8009a3e:	187b      	adds	r3, r7, r1
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	69db      	ldr	r3, [r3, #28]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d100      	bne.n	8009a4e <USB_EPStartXfer+0xdb2>
 8009a4c:	e1aa      	b.n	8009da4 <USB_EPStartXfer+0x1108>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8009a4e:	687a      	ldr	r2, [r7, #4]
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	781b      	ldrb	r3, [r3, #0]
 8009a54:	009b      	lsls	r3, r3, #2
 8009a56:	18d2      	adds	r2, r2, r3
 8009a58:	2196      	movs	r1, #150	; 0x96
 8009a5a:	187b      	adds	r3, r7, r1
 8009a5c:	8812      	ldrh	r2, [r2, #0]
 8009a5e:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009a60:	187b      	adds	r3, r7, r1
 8009a62:	881a      	ldrh	r2, [r3, #0]
 8009a64:	2380      	movs	r3, #128	; 0x80
 8009a66:	01db      	lsls	r3, r3, #7
 8009a68:	4013      	ands	r3, r2
 8009a6a:	d004      	beq.n	8009a76 <USB_EPStartXfer+0xdda>
 8009a6c:	187b      	adds	r3, r7, r1
 8009a6e:	881b      	ldrh	r3, [r3, #0]
 8009a70:	2240      	movs	r2, #64	; 0x40
 8009a72:	4013      	ands	r3, r2
 8009a74:	d10d      	bne.n	8009a92 <USB_EPStartXfer+0xdf6>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009a76:	2196      	movs	r1, #150	; 0x96
 8009a78:	187b      	adds	r3, r7, r1
 8009a7a:	881a      	ldrh	r2, [r3, #0]
 8009a7c:	2380      	movs	r3, #128	; 0x80
 8009a7e:	01db      	lsls	r3, r3, #7
 8009a80:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009a82:	d000      	beq.n	8009a86 <USB_EPStartXfer+0xdea>
 8009a84:	e18e      	b.n	8009da4 <USB_EPStartXfer+0x1108>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009a86:	187b      	adds	r3, r7, r1
 8009a88:	881b      	ldrh	r3, [r3, #0]
 8009a8a:	2240      	movs	r2, #64	; 0x40
 8009a8c:	4013      	ands	r3, r2
 8009a8e:	d000      	beq.n	8009a92 <USB_EPStartXfer+0xdf6>
 8009a90:	e188      	b.n	8009da4 <USB_EPStartXfer+0x1108>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8009a92:	687a      	ldr	r2, [r7, #4]
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	781b      	ldrb	r3, [r3, #0]
 8009a98:	009b      	lsls	r3, r3, #2
 8009a9a:	18d3      	adds	r3, r2, r3
 8009a9c:	881b      	ldrh	r3, [r3, #0]
 8009a9e:	b29a      	uxth	r2, r3
 8009aa0:	2094      	movs	r0, #148	; 0x94
 8009aa2:	183b      	adds	r3, r7, r0
 8009aa4:	4917      	ldr	r1, [pc, #92]	; (8009b04 <USB_EPStartXfer+0xe68>)
 8009aa6:	400a      	ands	r2, r1
 8009aa8:	801a      	strh	r2, [r3, #0]
 8009aaa:	687a      	ldr	r2, [r7, #4]
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	781b      	ldrb	r3, [r3, #0]
 8009ab0:	009b      	lsls	r3, r3, #2
 8009ab2:	18d3      	adds	r3, r2, r3
 8009ab4:	183a      	adds	r2, r7, r0
 8009ab6:	8812      	ldrh	r2, [r2, #0]
 8009ab8:	4913      	ldr	r1, [pc, #76]	; (8009b08 <USB_EPStartXfer+0xe6c>)
 8009aba:	430a      	orrs	r2, r1
 8009abc:	b292      	uxth	r2, r2
 8009abe:	801a      	strh	r2, [r3, #0]
 8009ac0:	e170      	b.n	8009da4 <USB_EPStartXfer+0x1108>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8009ac2:	683b      	ldr	r3, [r7, #0]
 8009ac4:	78db      	ldrb	r3, [r3, #3]
 8009ac6:	2b01      	cmp	r3, #1
 8009ac8:	d000      	beq.n	8009acc <USB_EPStartXfer+0xe30>
 8009aca:	e169      	b.n	8009da0 <USB_EPStartXfer+0x1104>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8009acc:	683b      	ldr	r3, [r7, #0]
 8009ace:	699a      	ldr	r2, [r3, #24]
 8009ad0:	683b      	ldr	r3, [r7, #0]
 8009ad2:	691b      	ldr	r3, [r3, #16]
 8009ad4:	429a      	cmp	r2, r3
 8009ad6:	d919      	bls.n	8009b0c <USB_EPStartXfer+0xe70>
        {
          len = ep->maxpacket;
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	691b      	ldr	r3, [r3, #16]
 8009adc:	1d7a      	adds	r2, r7, #5
 8009ade:	32ff      	adds	r2, #255	; 0xff
 8009ae0:	6013      	str	r3, [r2, #0]
          ep->xfer_len -= len;
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	699a      	ldr	r2, [r3, #24]
 8009ae6:	1d7b      	adds	r3, r7, #5
 8009ae8:	33ff      	adds	r3, #255	; 0xff
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	1ad2      	subs	r2, r2, r3
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	619a      	str	r2, [r3, #24]
 8009af2:	e013      	b.n	8009b1c <USB_EPStartXfer+0xe80>
 8009af4:	ffff8000 	.word	0xffff8000
 8009af8:	00000402 	.word	0x00000402
 8009afc:	ffff83ff 	.word	0xffff83ff
 8009b00:	00000406 	.word	0x00000406
 8009b04:	ffff8f8f 	.word	0xffff8f8f
 8009b08:	ffff80c0 	.word	0xffff80c0
        }
        else
        {
          len = ep->xfer_len;
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	699b      	ldr	r3, [r3, #24]
 8009b10:	1d7a      	adds	r2, r7, #5
 8009b12:	32ff      	adds	r2, #255	; 0xff
 8009b14:	6013      	str	r3, [r2, #0]
          ep->xfer_len = 0U;
 8009b16:	683b      	ldr	r3, [r7, #0]
 8009b18:	2200      	movs	r2, #0
 8009b1a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	785b      	ldrb	r3, [r3, #1]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d000      	beq.n	8009b26 <USB_EPStartXfer+0xe8a>
 8009b24:	e075      	b.n	8009c12 <USB_EPStartXfer+0xf76>
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	21cc      	movs	r1, #204	; 0xcc
 8009b2a:	187a      	adds	r2, r7, r1
 8009b2c:	6013      	str	r3, [r2, #0]
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2250      	movs	r2, #80	; 0x50
 8009b32:	5a9b      	ldrh	r3, [r3, r2]
 8009b34:	b29b      	uxth	r3, r3
 8009b36:	001a      	movs	r2, r3
 8009b38:	187b      	adds	r3, r7, r1
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	189b      	adds	r3, r3, r2
 8009b3e:	187a      	adds	r2, r7, r1
 8009b40:	6013      	str	r3, [r2, #0]
 8009b42:	683b      	ldr	r3, [r7, #0]
 8009b44:	781b      	ldrb	r3, [r3, #0]
 8009b46:	00da      	lsls	r2, r3, #3
 8009b48:	187b      	adds	r3, r7, r1
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	18d3      	adds	r3, r2, r3
 8009b4e:	4aaa      	ldr	r2, [pc, #680]	; (8009df8 <USB_EPStartXfer+0x115c>)
 8009b50:	4694      	mov	ip, r2
 8009b52:	4463      	add	r3, ip
 8009b54:	21c8      	movs	r1, #200	; 0xc8
 8009b56:	187a      	adds	r2, r7, r1
 8009b58:	6013      	str	r3, [r2, #0]
 8009b5a:	1d7b      	adds	r3, r7, #5
 8009b5c:	33ff      	adds	r3, #255	; 0xff
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d114      	bne.n	8009b8e <USB_EPStartXfer+0xef2>
 8009b64:	187b      	adds	r3, r7, r1
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	881b      	ldrh	r3, [r3, #0]
 8009b6a:	b29b      	uxth	r3, r3
 8009b6c:	4aa3      	ldr	r2, [pc, #652]	; (8009dfc <USB_EPStartXfer+0x1160>)
 8009b6e:	4013      	ands	r3, r2
 8009b70:	b29a      	uxth	r2, r3
 8009b72:	187b      	adds	r3, r7, r1
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	801a      	strh	r2, [r3, #0]
 8009b78:	187b      	adds	r3, r7, r1
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	881b      	ldrh	r3, [r3, #0]
 8009b7e:	b29b      	uxth	r3, r3
 8009b80:	4a9f      	ldr	r2, [pc, #636]	; (8009e00 <USB_EPStartXfer+0x1164>)
 8009b82:	4313      	orrs	r3, r2
 8009b84:	b29a      	uxth	r2, r3
 8009b86:	187b      	adds	r3, r7, r1
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	801a      	strh	r2, [r3, #0]
 8009b8c:	e066      	b.n	8009c5c <USB_EPStartXfer+0xfc0>
 8009b8e:	1d7b      	adds	r3, r7, #5
 8009b90:	33ff      	adds	r3, #255	; 0xff
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	2b3e      	cmp	r3, #62	; 0x3e
 8009b96:	d81c      	bhi.n	8009bd2 <USB_EPStartXfer+0xf36>
 8009b98:	1d7b      	adds	r3, r7, #5
 8009b9a:	33ff      	adds	r3, #255	; 0xff
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	085b      	lsrs	r3, r3, #1
 8009ba0:	21dc      	movs	r1, #220	; 0xdc
 8009ba2:	187a      	adds	r2, r7, r1
 8009ba4:	6013      	str	r3, [r2, #0]
 8009ba6:	1d7b      	adds	r3, r7, #5
 8009ba8:	33ff      	adds	r3, #255	; 0xff
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	2201      	movs	r2, #1
 8009bae:	4013      	ands	r3, r2
 8009bb0:	d004      	beq.n	8009bbc <USB_EPStartXfer+0xf20>
 8009bb2:	187b      	adds	r3, r7, r1
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	3301      	adds	r3, #1
 8009bb8:	187a      	adds	r2, r7, r1
 8009bba:	6013      	str	r3, [r2, #0]
 8009bbc:	23dc      	movs	r3, #220	; 0xdc
 8009bbe:	18fb      	adds	r3, r7, r3
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	b29b      	uxth	r3, r3
 8009bc4:	029b      	lsls	r3, r3, #10
 8009bc6:	b29a      	uxth	r2, r3
 8009bc8:	23c8      	movs	r3, #200	; 0xc8
 8009bca:	18fb      	adds	r3, r7, r3
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	801a      	strh	r2, [r3, #0]
 8009bd0:	e044      	b.n	8009c5c <USB_EPStartXfer+0xfc0>
 8009bd2:	1d7b      	adds	r3, r7, #5
 8009bd4:	33ff      	adds	r3, #255	; 0xff
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	095b      	lsrs	r3, r3, #5
 8009bda:	21dc      	movs	r1, #220	; 0xdc
 8009bdc:	187a      	adds	r2, r7, r1
 8009bde:	6013      	str	r3, [r2, #0]
 8009be0:	1d7b      	adds	r3, r7, #5
 8009be2:	33ff      	adds	r3, #255	; 0xff
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	221f      	movs	r2, #31
 8009be8:	4013      	ands	r3, r2
 8009bea:	d104      	bne.n	8009bf6 <USB_EPStartXfer+0xf5a>
 8009bec:	187b      	adds	r3, r7, r1
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	3b01      	subs	r3, #1
 8009bf2:	187a      	adds	r2, r7, r1
 8009bf4:	6013      	str	r3, [r2, #0]
 8009bf6:	23dc      	movs	r3, #220	; 0xdc
 8009bf8:	18fb      	adds	r3, r7, r3
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	b29b      	uxth	r3, r3
 8009bfe:	029b      	lsls	r3, r3, #10
 8009c00:	b29b      	uxth	r3, r3
 8009c02:	4a7f      	ldr	r2, [pc, #508]	; (8009e00 <USB_EPStartXfer+0x1164>)
 8009c04:	4313      	orrs	r3, r2
 8009c06:	b29a      	uxth	r2, r3
 8009c08:	23c8      	movs	r3, #200	; 0xc8
 8009c0a:	18fb      	adds	r3, r7, r3
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	801a      	strh	r2, [r3, #0]
 8009c10:	e024      	b.n	8009c5c <USB_EPStartXfer+0xfc0>
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	785b      	ldrb	r3, [r3, #1]
 8009c16:	2b01      	cmp	r3, #1
 8009c18:	d120      	bne.n	8009c5c <USB_EPStartXfer+0xfc0>
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	21d4      	movs	r1, #212	; 0xd4
 8009c1e:	187a      	adds	r2, r7, r1
 8009c20:	6013      	str	r3, [r2, #0]
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2250      	movs	r2, #80	; 0x50
 8009c26:	5a9b      	ldrh	r3, [r3, r2]
 8009c28:	b29b      	uxth	r3, r3
 8009c2a:	001a      	movs	r2, r3
 8009c2c:	187b      	adds	r3, r7, r1
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	189b      	adds	r3, r3, r2
 8009c32:	187a      	adds	r2, r7, r1
 8009c34:	6013      	str	r3, [r2, #0]
 8009c36:	683b      	ldr	r3, [r7, #0]
 8009c38:	781b      	ldrb	r3, [r3, #0]
 8009c3a:	00da      	lsls	r2, r3, #3
 8009c3c:	187b      	adds	r3, r7, r1
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	18d3      	adds	r3, r2, r3
 8009c42:	4a6d      	ldr	r2, [pc, #436]	; (8009df8 <USB_EPStartXfer+0x115c>)
 8009c44:	4694      	mov	ip, r2
 8009c46:	4463      	add	r3, ip
 8009c48:	21d0      	movs	r1, #208	; 0xd0
 8009c4a:	187a      	adds	r2, r7, r1
 8009c4c:	6013      	str	r3, [r2, #0]
 8009c4e:	1d7b      	adds	r3, r7, #5
 8009c50:	33ff      	adds	r3, #255	; 0xff
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	b29a      	uxth	r2, r3
 8009c56:	187b      	adds	r3, r7, r1
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	801a      	strh	r2, [r3, #0]
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	22c4      	movs	r2, #196	; 0xc4
 8009c60:	18ba      	adds	r2, r7, r2
 8009c62:	6013      	str	r3, [r2, #0]
 8009c64:	683b      	ldr	r3, [r7, #0]
 8009c66:	785b      	ldrb	r3, [r3, #1]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d000      	beq.n	8009c6e <USB_EPStartXfer+0xfd2>
 8009c6c:	e075      	b.n	8009d5a <USB_EPStartXfer+0x10be>
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	21bc      	movs	r1, #188	; 0xbc
 8009c72:	187a      	adds	r2, r7, r1
 8009c74:	6013      	str	r3, [r2, #0]
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	2250      	movs	r2, #80	; 0x50
 8009c7a:	5a9b      	ldrh	r3, [r3, r2]
 8009c7c:	b29b      	uxth	r3, r3
 8009c7e:	001a      	movs	r2, r3
 8009c80:	187b      	adds	r3, r7, r1
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	189b      	adds	r3, r3, r2
 8009c86:	187a      	adds	r2, r7, r1
 8009c88:	6013      	str	r3, [r2, #0]
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	781b      	ldrb	r3, [r3, #0]
 8009c8e:	00da      	lsls	r2, r3, #3
 8009c90:	187b      	adds	r3, r7, r1
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	18d3      	adds	r3, r2, r3
 8009c96:	4a5b      	ldr	r2, [pc, #364]	; (8009e04 <USB_EPStartXfer+0x1168>)
 8009c98:	4694      	mov	ip, r2
 8009c9a:	4463      	add	r3, ip
 8009c9c:	21b8      	movs	r1, #184	; 0xb8
 8009c9e:	187a      	adds	r2, r7, r1
 8009ca0:	6013      	str	r3, [r2, #0]
 8009ca2:	1d7b      	adds	r3, r7, #5
 8009ca4:	33ff      	adds	r3, #255	; 0xff
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d114      	bne.n	8009cd6 <USB_EPStartXfer+0x103a>
 8009cac:	187b      	adds	r3, r7, r1
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	881b      	ldrh	r3, [r3, #0]
 8009cb2:	b29b      	uxth	r3, r3
 8009cb4:	4a51      	ldr	r2, [pc, #324]	; (8009dfc <USB_EPStartXfer+0x1160>)
 8009cb6:	4013      	ands	r3, r2
 8009cb8:	b29a      	uxth	r2, r3
 8009cba:	187b      	adds	r3, r7, r1
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	801a      	strh	r2, [r3, #0]
 8009cc0:	187b      	adds	r3, r7, r1
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	881b      	ldrh	r3, [r3, #0]
 8009cc6:	b29b      	uxth	r3, r3
 8009cc8:	4a4d      	ldr	r2, [pc, #308]	; (8009e00 <USB_EPStartXfer+0x1164>)
 8009cca:	4313      	orrs	r3, r2
 8009ccc:	b29a      	uxth	r2, r3
 8009cce:	187b      	adds	r3, r7, r1
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	801a      	strh	r2, [r3, #0]
 8009cd4:	e066      	b.n	8009da4 <USB_EPStartXfer+0x1108>
 8009cd6:	1d7b      	adds	r3, r7, #5
 8009cd8:	33ff      	adds	r3, #255	; 0xff
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	2b3e      	cmp	r3, #62	; 0x3e
 8009cde:	d81c      	bhi.n	8009d1a <USB_EPStartXfer+0x107e>
 8009ce0:	1d7b      	adds	r3, r7, #5
 8009ce2:	33ff      	adds	r3, #255	; 0xff
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	085b      	lsrs	r3, r3, #1
 8009ce8:	21d8      	movs	r1, #216	; 0xd8
 8009cea:	187a      	adds	r2, r7, r1
 8009cec:	6013      	str	r3, [r2, #0]
 8009cee:	1d7b      	adds	r3, r7, #5
 8009cf0:	33ff      	adds	r3, #255	; 0xff
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	2201      	movs	r2, #1
 8009cf6:	4013      	ands	r3, r2
 8009cf8:	d004      	beq.n	8009d04 <USB_EPStartXfer+0x1068>
 8009cfa:	187b      	adds	r3, r7, r1
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	3301      	adds	r3, #1
 8009d00:	187a      	adds	r2, r7, r1
 8009d02:	6013      	str	r3, [r2, #0]
 8009d04:	23d8      	movs	r3, #216	; 0xd8
 8009d06:	18fb      	adds	r3, r7, r3
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	b29b      	uxth	r3, r3
 8009d0c:	029b      	lsls	r3, r3, #10
 8009d0e:	b29a      	uxth	r2, r3
 8009d10:	23b8      	movs	r3, #184	; 0xb8
 8009d12:	18fb      	adds	r3, r7, r3
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	801a      	strh	r2, [r3, #0]
 8009d18:	e044      	b.n	8009da4 <USB_EPStartXfer+0x1108>
 8009d1a:	1d7b      	adds	r3, r7, #5
 8009d1c:	33ff      	adds	r3, #255	; 0xff
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	095b      	lsrs	r3, r3, #5
 8009d22:	21d8      	movs	r1, #216	; 0xd8
 8009d24:	187a      	adds	r2, r7, r1
 8009d26:	6013      	str	r3, [r2, #0]
 8009d28:	1d7b      	adds	r3, r7, #5
 8009d2a:	33ff      	adds	r3, #255	; 0xff
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	221f      	movs	r2, #31
 8009d30:	4013      	ands	r3, r2
 8009d32:	d104      	bne.n	8009d3e <USB_EPStartXfer+0x10a2>
 8009d34:	187b      	adds	r3, r7, r1
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	3b01      	subs	r3, #1
 8009d3a:	187a      	adds	r2, r7, r1
 8009d3c:	6013      	str	r3, [r2, #0]
 8009d3e:	23d8      	movs	r3, #216	; 0xd8
 8009d40:	18fb      	adds	r3, r7, r3
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	b29b      	uxth	r3, r3
 8009d46:	029b      	lsls	r3, r3, #10
 8009d48:	b29b      	uxth	r3, r3
 8009d4a:	4a2d      	ldr	r2, [pc, #180]	; (8009e00 <USB_EPStartXfer+0x1164>)
 8009d4c:	4313      	orrs	r3, r2
 8009d4e:	b29a      	uxth	r2, r3
 8009d50:	23b8      	movs	r3, #184	; 0xb8
 8009d52:	18fb      	adds	r3, r7, r3
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	801a      	strh	r2, [r3, #0]
 8009d58:	e024      	b.n	8009da4 <USB_EPStartXfer+0x1108>
 8009d5a:	683b      	ldr	r3, [r7, #0]
 8009d5c:	785b      	ldrb	r3, [r3, #1]
 8009d5e:	2b01      	cmp	r3, #1
 8009d60:	d120      	bne.n	8009da4 <USB_EPStartXfer+0x1108>
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	2250      	movs	r2, #80	; 0x50
 8009d66:	5a9b      	ldrh	r3, [r3, r2]
 8009d68:	b29b      	uxth	r3, r3
 8009d6a:	001a      	movs	r2, r3
 8009d6c:	21c4      	movs	r1, #196	; 0xc4
 8009d6e:	187b      	adds	r3, r7, r1
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	189b      	adds	r3, r3, r2
 8009d74:	187a      	adds	r2, r7, r1
 8009d76:	6013      	str	r3, [r2, #0]
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	781b      	ldrb	r3, [r3, #0]
 8009d7c:	00da      	lsls	r2, r3, #3
 8009d7e:	187b      	adds	r3, r7, r1
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	18d3      	adds	r3, r2, r3
 8009d84:	4a1f      	ldr	r2, [pc, #124]	; (8009e04 <USB_EPStartXfer+0x1168>)
 8009d86:	4694      	mov	ip, r2
 8009d88:	4463      	add	r3, ip
 8009d8a:	21c0      	movs	r1, #192	; 0xc0
 8009d8c:	187a      	adds	r2, r7, r1
 8009d8e:	6013      	str	r3, [r2, #0]
 8009d90:	1d7b      	adds	r3, r7, #5
 8009d92:	33ff      	adds	r3, #255	; 0xff
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	b29a      	uxth	r2, r3
 8009d98:	187b      	adds	r3, r7, r1
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	801a      	strh	r2, [r3, #0]
 8009d9e:	e001      	b.n	8009da4 <USB_EPStartXfer+0x1108>
      }
      else
      {
        return HAL_ERROR;
 8009da0:	2301      	movs	r3, #1
 8009da2:	e025      	b.n	8009df0 <USB_EPStartXfer+0x1154>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009da4:	687a      	ldr	r2, [r7, #4]
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	781b      	ldrb	r3, [r3, #0]
 8009daa:	009b      	lsls	r3, r3, #2
 8009dac:	18d3      	adds	r3, r2, r3
 8009dae:	881b      	ldrh	r3, [r3, #0]
 8009db0:	b29a      	uxth	r2, r3
 8009db2:	208a      	movs	r0, #138	; 0x8a
 8009db4:	183b      	adds	r3, r7, r0
 8009db6:	4914      	ldr	r1, [pc, #80]	; (8009e08 <USB_EPStartXfer+0x116c>)
 8009db8:	400a      	ands	r2, r1
 8009dba:	801a      	strh	r2, [r3, #0]
 8009dbc:	183b      	adds	r3, r7, r0
 8009dbe:	183a      	adds	r2, r7, r0
 8009dc0:	8812      	ldrh	r2, [r2, #0]
 8009dc2:	2180      	movs	r1, #128	; 0x80
 8009dc4:	0149      	lsls	r1, r1, #5
 8009dc6:	404a      	eors	r2, r1
 8009dc8:	801a      	strh	r2, [r3, #0]
 8009dca:	183b      	adds	r3, r7, r0
 8009dcc:	183a      	adds	r2, r7, r0
 8009dce:	8812      	ldrh	r2, [r2, #0]
 8009dd0:	2180      	movs	r1, #128	; 0x80
 8009dd2:	0189      	lsls	r1, r1, #6
 8009dd4:	404a      	eors	r2, r1
 8009dd6:	801a      	strh	r2, [r3, #0]
 8009dd8:	687a      	ldr	r2, [r7, #4]
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	781b      	ldrb	r3, [r3, #0]
 8009dde:	009b      	lsls	r3, r3, #2
 8009de0:	18d3      	adds	r3, r2, r3
 8009de2:	183a      	adds	r2, r7, r0
 8009de4:	8812      	ldrh	r2, [r2, #0]
 8009de6:	4909      	ldr	r1, [pc, #36]	; (8009e0c <USB_EPStartXfer+0x1170>)
 8009de8:	430a      	orrs	r2, r1
 8009dea:	b292      	uxth	r2, r2
 8009dec:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 8009dee:	2300      	movs	r3, #0
}
 8009df0:	0018      	movs	r0, r3
 8009df2:	46bd      	mov	sp, r7
 8009df4:	b043      	add	sp, #268	; 0x10c
 8009df6:	bd90      	pop	{r4, r7, pc}
 8009df8:	00000402 	.word	0x00000402
 8009dfc:	ffff83ff 	.word	0xffff83ff
 8009e00:	ffff8000 	.word	0xffff8000
 8009e04:	00000406 	.word	0x00000406
 8009e08:	ffffbf8f 	.word	0xffffbf8f
 8009e0c:	ffff8080 	.word	0xffff8080

08009e10 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b084      	sub	sp, #16
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	6078      	str	r0, [r7, #4]
 8009e18:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	785b      	ldrb	r3, [r3, #1]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d01d      	beq.n	8009e5e <USB_EPSetStall+0x4e>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009e22:	687a      	ldr	r2, [r7, #4]
 8009e24:	683b      	ldr	r3, [r7, #0]
 8009e26:	781b      	ldrb	r3, [r3, #0]
 8009e28:	009b      	lsls	r3, r3, #2
 8009e2a:	18d3      	adds	r3, r2, r3
 8009e2c:	881b      	ldrh	r3, [r3, #0]
 8009e2e:	b29a      	uxth	r2, r3
 8009e30:	200c      	movs	r0, #12
 8009e32:	183b      	adds	r3, r7, r0
 8009e34:	491b      	ldr	r1, [pc, #108]	; (8009ea4 <USB_EPSetStall+0x94>)
 8009e36:	400a      	ands	r2, r1
 8009e38:	801a      	strh	r2, [r3, #0]
 8009e3a:	183b      	adds	r3, r7, r0
 8009e3c:	183a      	adds	r2, r7, r0
 8009e3e:	8812      	ldrh	r2, [r2, #0]
 8009e40:	2110      	movs	r1, #16
 8009e42:	404a      	eors	r2, r1
 8009e44:	801a      	strh	r2, [r3, #0]
 8009e46:	687a      	ldr	r2, [r7, #4]
 8009e48:	683b      	ldr	r3, [r7, #0]
 8009e4a:	781b      	ldrb	r3, [r3, #0]
 8009e4c:	009b      	lsls	r3, r3, #2
 8009e4e:	18d3      	adds	r3, r2, r3
 8009e50:	183a      	adds	r2, r7, r0
 8009e52:	8812      	ldrh	r2, [r2, #0]
 8009e54:	4914      	ldr	r1, [pc, #80]	; (8009ea8 <USB_EPSetStall+0x98>)
 8009e56:	430a      	orrs	r2, r1
 8009e58:	b292      	uxth	r2, r2
 8009e5a:	801a      	strh	r2, [r3, #0]
 8009e5c:	e01d      	b.n	8009e9a <USB_EPSetStall+0x8a>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009e5e:	687a      	ldr	r2, [r7, #4]
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	781b      	ldrb	r3, [r3, #0]
 8009e64:	009b      	lsls	r3, r3, #2
 8009e66:	18d3      	adds	r3, r2, r3
 8009e68:	881b      	ldrh	r3, [r3, #0]
 8009e6a:	b29a      	uxth	r2, r3
 8009e6c:	200e      	movs	r0, #14
 8009e6e:	183b      	adds	r3, r7, r0
 8009e70:	490e      	ldr	r1, [pc, #56]	; (8009eac <USB_EPSetStall+0x9c>)
 8009e72:	400a      	ands	r2, r1
 8009e74:	801a      	strh	r2, [r3, #0]
 8009e76:	183b      	adds	r3, r7, r0
 8009e78:	183a      	adds	r2, r7, r0
 8009e7a:	8812      	ldrh	r2, [r2, #0]
 8009e7c:	2180      	movs	r1, #128	; 0x80
 8009e7e:	0149      	lsls	r1, r1, #5
 8009e80:	404a      	eors	r2, r1
 8009e82:	801a      	strh	r2, [r3, #0]
 8009e84:	687a      	ldr	r2, [r7, #4]
 8009e86:	683b      	ldr	r3, [r7, #0]
 8009e88:	781b      	ldrb	r3, [r3, #0]
 8009e8a:	009b      	lsls	r3, r3, #2
 8009e8c:	18d3      	adds	r3, r2, r3
 8009e8e:	183a      	adds	r2, r7, r0
 8009e90:	8812      	ldrh	r2, [r2, #0]
 8009e92:	4905      	ldr	r1, [pc, #20]	; (8009ea8 <USB_EPSetStall+0x98>)
 8009e94:	430a      	orrs	r2, r1
 8009e96:	b292      	uxth	r2, r2
 8009e98:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 8009e9a:	2300      	movs	r3, #0
}
 8009e9c:	0018      	movs	r0, r3
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	b004      	add	sp, #16
 8009ea2:	bd80      	pop	{r7, pc}
 8009ea4:	ffff8fbf 	.word	0xffff8fbf
 8009ea8:	ffff8080 	.word	0xffff8080
 8009eac:	ffffbf8f 	.word	0xffffbf8f

08009eb0 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b086      	sub	sp, #24
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
 8009eb8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	7b1b      	ldrb	r3, [r3, #12]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d000      	beq.n	8009ec4 <USB_EPClearStall+0x14>
 8009ec2:	e095      	b.n	8009ff0 <USB_EPClearStall+0x140>
  {
    if (ep->is_in != 0U)
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	785b      	ldrb	r3, [r3, #1]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d046      	beq.n	8009f5a <USB_EPClearStall+0xaa>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009ecc:	687a      	ldr	r2, [r7, #4]
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	781b      	ldrb	r3, [r3, #0]
 8009ed2:	009b      	lsls	r3, r3, #2
 8009ed4:	18d2      	adds	r2, r2, r3
 8009ed6:	2110      	movs	r1, #16
 8009ed8:	187b      	adds	r3, r7, r1
 8009eda:	8812      	ldrh	r2, [r2, #0]
 8009edc:	801a      	strh	r2, [r3, #0]
 8009ede:	187b      	adds	r3, r7, r1
 8009ee0:	881b      	ldrh	r3, [r3, #0]
 8009ee2:	2240      	movs	r2, #64	; 0x40
 8009ee4:	4013      	ands	r3, r2
 8009ee6:	d016      	beq.n	8009f16 <USB_EPClearStall+0x66>
 8009ee8:	687a      	ldr	r2, [r7, #4]
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	781b      	ldrb	r3, [r3, #0]
 8009eee:	009b      	lsls	r3, r3, #2
 8009ef0:	18d3      	adds	r3, r2, r3
 8009ef2:	881b      	ldrh	r3, [r3, #0]
 8009ef4:	b29a      	uxth	r2, r3
 8009ef6:	200e      	movs	r0, #14
 8009ef8:	183b      	adds	r3, r7, r0
 8009efa:	4940      	ldr	r1, [pc, #256]	; (8009ffc <USB_EPClearStall+0x14c>)
 8009efc:	400a      	ands	r2, r1
 8009efe:	801a      	strh	r2, [r3, #0]
 8009f00:	687a      	ldr	r2, [r7, #4]
 8009f02:	683b      	ldr	r3, [r7, #0]
 8009f04:	781b      	ldrb	r3, [r3, #0]
 8009f06:	009b      	lsls	r3, r3, #2
 8009f08:	18d3      	adds	r3, r2, r3
 8009f0a:	183a      	adds	r2, r7, r0
 8009f0c:	8812      	ldrh	r2, [r2, #0]
 8009f0e:	493c      	ldr	r1, [pc, #240]	; (800a000 <USB_EPClearStall+0x150>)
 8009f10:	430a      	orrs	r2, r1
 8009f12:	b292      	uxth	r2, r2
 8009f14:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	78db      	ldrb	r3, [r3, #3]
 8009f1a:	2b01      	cmp	r3, #1
 8009f1c:	d068      	beq.n	8009ff0 <USB_EPClearStall+0x140>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009f1e:	687a      	ldr	r2, [r7, #4]
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	781b      	ldrb	r3, [r3, #0]
 8009f24:	009b      	lsls	r3, r3, #2
 8009f26:	18d3      	adds	r3, r2, r3
 8009f28:	881b      	ldrh	r3, [r3, #0]
 8009f2a:	b29a      	uxth	r2, r3
 8009f2c:	200c      	movs	r0, #12
 8009f2e:	183b      	adds	r3, r7, r0
 8009f30:	4934      	ldr	r1, [pc, #208]	; (800a004 <USB_EPClearStall+0x154>)
 8009f32:	400a      	ands	r2, r1
 8009f34:	801a      	strh	r2, [r3, #0]
 8009f36:	183b      	adds	r3, r7, r0
 8009f38:	183a      	adds	r2, r7, r0
 8009f3a:	8812      	ldrh	r2, [r2, #0]
 8009f3c:	2120      	movs	r1, #32
 8009f3e:	404a      	eors	r2, r1
 8009f40:	801a      	strh	r2, [r3, #0]
 8009f42:	687a      	ldr	r2, [r7, #4]
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	781b      	ldrb	r3, [r3, #0]
 8009f48:	009b      	lsls	r3, r3, #2
 8009f4a:	18d3      	adds	r3, r2, r3
 8009f4c:	183a      	adds	r2, r7, r0
 8009f4e:	8812      	ldrh	r2, [r2, #0]
 8009f50:	492d      	ldr	r1, [pc, #180]	; (800a008 <USB_EPClearStall+0x158>)
 8009f52:	430a      	orrs	r2, r1
 8009f54:	b292      	uxth	r2, r2
 8009f56:	801a      	strh	r2, [r3, #0]
 8009f58:	e04a      	b.n	8009ff0 <USB_EPClearStall+0x140>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009f5a:	687a      	ldr	r2, [r7, #4]
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	781b      	ldrb	r3, [r3, #0]
 8009f60:	009b      	lsls	r3, r3, #2
 8009f62:	18d2      	adds	r2, r2, r3
 8009f64:	2116      	movs	r1, #22
 8009f66:	187b      	adds	r3, r7, r1
 8009f68:	8812      	ldrh	r2, [r2, #0]
 8009f6a:	801a      	strh	r2, [r3, #0]
 8009f6c:	187b      	adds	r3, r7, r1
 8009f6e:	881a      	ldrh	r2, [r3, #0]
 8009f70:	2380      	movs	r3, #128	; 0x80
 8009f72:	01db      	lsls	r3, r3, #7
 8009f74:	4013      	ands	r3, r2
 8009f76:	d016      	beq.n	8009fa6 <USB_EPClearStall+0xf6>
 8009f78:	687a      	ldr	r2, [r7, #4]
 8009f7a:	683b      	ldr	r3, [r7, #0]
 8009f7c:	781b      	ldrb	r3, [r3, #0]
 8009f7e:	009b      	lsls	r3, r3, #2
 8009f80:	18d3      	adds	r3, r2, r3
 8009f82:	881b      	ldrh	r3, [r3, #0]
 8009f84:	b29a      	uxth	r2, r3
 8009f86:	2014      	movs	r0, #20
 8009f88:	183b      	adds	r3, r7, r0
 8009f8a:	491c      	ldr	r1, [pc, #112]	; (8009ffc <USB_EPClearStall+0x14c>)
 8009f8c:	400a      	ands	r2, r1
 8009f8e:	801a      	strh	r2, [r3, #0]
 8009f90:	687a      	ldr	r2, [r7, #4]
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	781b      	ldrb	r3, [r3, #0]
 8009f96:	009b      	lsls	r3, r3, #2
 8009f98:	18d3      	adds	r3, r2, r3
 8009f9a:	183a      	adds	r2, r7, r0
 8009f9c:	8812      	ldrh	r2, [r2, #0]
 8009f9e:	491b      	ldr	r1, [pc, #108]	; (800a00c <USB_EPClearStall+0x15c>)
 8009fa0:	430a      	orrs	r2, r1
 8009fa2:	b292      	uxth	r2, r2
 8009fa4:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009fa6:	687a      	ldr	r2, [r7, #4]
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	781b      	ldrb	r3, [r3, #0]
 8009fac:	009b      	lsls	r3, r3, #2
 8009fae:	18d3      	adds	r3, r2, r3
 8009fb0:	881b      	ldrh	r3, [r3, #0]
 8009fb2:	b29a      	uxth	r2, r3
 8009fb4:	2012      	movs	r0, #18
 8009fb6:	183b      	adds	r3, r7, r0
 8009fb8:	4915      	ldr	r1, [pc, #84]	; (800a010 <USB_EPClearStall+0x160>)
 8009fba:	400a      	ands	r2, r1
 8009fbc:	801a      	strh	r2, [r3, #0]
 8009fbe:	183b      	adds	r3, r7, r0
 8009fc0:	183a      	adds	r2, r7, r0
 8009fc2:	8812      	ldrh	r2, [r2, #0]
 8009fc4:	2180      	movs	r1, #128	; 0x80
 8009fc6:	0149      	lsls	r1, r1, #5
 8009fc8:	404a      	eors	r2, r1
 8009fca:	801a      	strh	r2, [r3, #0]
 8009fcc:	183b      	adds	r3, r7, r0
 8009fce:	183a      	adds	r2, r7, r0
 8009fd0:	8812      	ldrh	r2, [r2, #0]
 8009fd2:	2180      	movs	r1, #128	; 0x80
 8009fd4:	0189      	lsls	r1, r1, #6
 8009fd6:	404a      	eors	r2, r1
 8009fd8:	801a      	strh	r2, [r3, #0]
 8009fda:	687a      	ldr	r2, [r7, #4]
 8009fdc:	683b      	ldr	r3, [r7, #0]
 8009fde:	781b      	ldrb	r3, [r3, #0]
 8009fe0:	009b      	lsls	r3, r3, #2
 8009fe2:	18d3      	adds	r3, r2, r3
 8009fe4:	183a      	adds	r2, r7, r0
 8009fe6:	8812      	ldrh	r2, [r2, #0]
 8009fe8:	4907      	ldr	r1, [pc, #28]	; (800a008 <USB_EPClearStall+0x158>)
 8009fea:	430a      	orrs	r2, r1
 8009fec:	b292      	uxth	r2, r2
 8009fee:	801a      	strh	r2, [r3, #0]
    }
  }

  return HAL_OK;
 8009ff0:	2300      	movs	r3, #0
}
 8009ff2:	0018      	movs	r0, r3
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	b006      	add	sp, #24
 8009ff8:	bd80      	pop	{r7, pc}
 8009ffa:	46c0      	nop			; (mov r8, r8)
 8009ffc:	ffff8f8f 	.word	0xffff8f8f
 800a000:	ffff80c0 	.word	0xffff80c0
 800a004:	ffff8fbf 	.word	0xffff8fbf
 800a008:	ffff8080 	.word	0xffff8080
 800a00c:	ffffc080 	.word	0xffffc080
 800a010:	ffffbf8f 	.word	0xffffbf8f

0800a014 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b082      	sub	sp, #8
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
 800a01c:	000a      	movs	r2, r1
 800a01e:	1cfb      	adds	r3, r7, #3
 800a020:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 800a022:	1cfb      	adds	r3, r7, #3
 800a024:	781b      	ldrb	r3, [r3, #0]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d103      	bne.n	800a032 <USB_SetDevAddress+0x1e>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	224c      	movs	r2, #76	; 0x4c
 800a02e:	2180      	movs	r1, #128	; 0x80
 800a030:	5299      	strh	r1, [r3, r2]
  }

  return HAL_OK;
 800a032:	2300      	movs	r3, #0
}
 800a034:	0018      	movs	r0, r3
 800a036:	46bd      	mov	sp, r7
 800a038:	b002      	add	sp, #8
 800a03a:	bd80      	pop	{r7, pc}

0800a03c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b082      	sub	sp, #8
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2258      	movs	r2, #88	; 0x58
 800a048:	5a9b      	ldrh	r3, [r3, r2]
 800a04a:	b29b      	uxth	r3, r3
 800a04c:	4a05      	ldr	r2, [pc, #20]	; (800a064 <USB_DevConnect+0x28>)
 800a04e:	4313      	orrs	r3, r2
 800a050:	b299      	uxth	r1, r3
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2258      	movs	r2, #88	; 0x58
 800a056:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800a058:	2300      	movs	r3, #0
}
 800a05a:	0018      	movs	r0, r3
 800a05c:	46bd      	mov	sp, r7
 800a05e:	b002      	add	sp, #8
 800a060:	bd80      	pop	{r7, pc}
 800a062:	46c0      	nop			; (mov r8, r8)
 800a064:	ffff8000 	.word	0xffff8000

0800a068 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b084      	sub	sp, #16
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2244      	movs	r2, #68	; 0x44
 800a074:	5a9b      	ldrh	r3, [r3, r2]
 800a076:	b29b      	uxth	r3, r3
 800a078:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800a07a:	68fb      	ldr	r3, [r7, #12]
}
 800a07c:	0018      	movs	r0, r3
 800a07e:	46bd      	mov	sp, r7
 800a080:	b004      	add	sp, #16
 800a082:	bd80      	pop	{r7, pc}

0800a084 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b08c      	sub	sp, #48	; 0x30
 800a088:	af00      	add	r7, sp, #0
 800a08a:	60f8      	str	r0, [r7, #12]
 800a08c:	60b9      	str	r1, [r7, #8]
 800a08e:	0019      	movs	r1, r3
 800a090:	1dbb      	adds	r3, r7, #6
 800a092:	801a      	strh	r2, [r3, #0]
 800a094:	1d3b      	adds	r3, r7, #4
 800a096:	1c0a      	adds	r2, r1, #0
 800a098:	801a      	strh	r2, [r3, #0]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800a09a:	1d3b      	adds	r3, r7, #4
 800a09c:	881b      	ldrh	r3, [r3, #0]
 800a09e:	3301      	adds	r3, #1
 800a0a0:	085b      	lsrs	r3, r3, #1
 800a0a2:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a0ac:	1dbb      	adds	r3, r7, #6
 800a0ae:	881a      	ldrh	r2, [r3, #0]
 800a0b0:	69fb      	ldr	r3, [r7, #28]
 800a0b2:	18d3      	adds	r3, r2, r3
 800a0b4:	2280      	movs	r2, #128	; 0x80
 800a0b6:	00d2      	lsls	r2, r2, #3
 800a0b8:	4694      	mov	ip, r2
 800a0ba:	4463      	add	r3, ip
 800a0bc:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800a0be:	6a3b      	ldr	r3, [r7, #32]
 800a0c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a0c2:	e01b      	b.n	800a0fc <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 800a0c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0c6:	781b      	ldrb	r3, [r3, #0]
 800a0c8:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800a0ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0cc:	3301      	adds	r3, #1
 800a0ce:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800a0d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0d2:	781b      	ldrb	r3, [r3, #0]
 800a0d4:	b29b      	uxth	r3, r3
 800a0d6:	021b      	lsls	r3, r3, #8
 800a0d8:	b29b      	uxth	r3, r3
 800a0da:	001a      	movs	r2, r3
 800a0dc:	69bb      	ldr	r3, [r7, #24]
 800a0de:	4313      	orrs	r3, r2
 800a0e0:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800a0e2:	697b      	ldr	r3, [r7, #20]
 800a0e4:	b29a      	uxth	r2, r3
 800a0e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0e8:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800a0ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0ec:	3302      	adds	r3, #2
 800a0ee:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 800a0f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0f2:	3301      	adds	r3, #1
 800a0f4:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800a0f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0f8:	3b01      	subs	r3, #1
 800a0fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a0fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d1e0      	bne.n	800a0c4 <USB_WritePMA+0x40>
  }
}
 800a102:	46c0      	nop			; (mov r8, r8)
 800a104:	46c0      	nop			; (mov r8, r8)
 800a106:	46bd      	mov	sp, r7
 800a108:	b00c      	add	sp, #48	; 0x30
 800a10a:	bd80      	pop	{r7, pc}

0800a10c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b08a      	sub	sp, #40	; 0x28
 800a110:	af00      	add	r7, sp, #0
 800a112:	60f8      	str	r0, [r7, #12]
 800a114:	60b9      	str	r1, [r7, #8]
 800a116:	0019      	movs	r1, r3
 800a118:	1dbb      	adds	r3, r7, #6
 800a11a:	801a      	strh	r2, [r3, #0]
 800a11c:	1d3b      	adds	r3, r7, #4
 800a11e:	1c0a      	adds	r2, r1, #0
 800a120:	801a      	strh	r2, [r3, #0]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800a122:	1d3b      	adds	r3, r7, #4
 800a124:	881b      	ldrh	r3, [r3, #0]
 800a126:	085b      	lsrs	r3, r3, #1
 800a128:	b29b      	uxth	r3, r3
 800a12a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a134:	1dbb      	adds	r3, r7, #6
 800a136:	881a      	ldrh	r2, [r3, #0]
 800a138:	697b      	ldr	r3, [r7, #20]
 800a13a:	18d3      	adds	r3, r2, r3
 800a13c:	2280      	movs	r2, #128	; 0x80
 800a13e:	00d2      	lsls	r2, r2, #3
 800a140:	4694      	mov	ip, r2
 800a142:	4463      	add	r3, ip
 800a144:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800a146:	69bb      	ldr	r3, [r7, #24]
 800a148:	627b      	str	r3, [r7, #36]	; 0x24
 800a14a:	e018      	b.n	800a17e <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800a14c:	6a3b      	ldr	r3, [r7, #32]
 800a14e:	881b      	ldrh	r3, [r3, #0]
 800a150:	b29b      	uxth	r3, r3
 800a152:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800a154:	6a3b      	ldr	r3, [r7, #32]
 800a156:	3302      	adds	r3, #2
 800a158:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800a15a:	693b      	ldr	r3, [r7, #16]
 800a15c:	b2da      	uxtb	r2, r3
 800a15e:	69fb      	ldr	r3, [r7, #28]
 800a160:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a162:	69fb      	ldr	r3, [r7, #28]
 800a164:	3301      	adds	r3, #1
 800a166:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800a168:	693b      	ldr	r3, [r7, #16]
 800a16a:	0a1b      	lsrs	r3, r3, #8
 800a16c:	b2da      	uxtb	r2, r3
 800a16e:	69fb      	ldr	r3, [r7, #28]
 800a170:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a172:	69fb      	ldr	r3, [r7, #28]
 800a174:	3301      	adds	r3, #1
 800a176:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 800a178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a17a:	3b01      	subs	r3, #1
 800a17c:	627b      	str	r3, [r7, #36]	; 0x24
 800a17e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a180:	2b00      	cmp	r3, #0
 800a182:	d1e3      	bne.n	800a14c <USB_ReadPMA+0x40>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800a184:	1d3b      	adds	r3, r7, #4
 800a186:	881b      	ldrh	r3, [r3, #0]
 800a188:	2201      	movs	r2, #1
 800a18a:	4013      	ands	r3, r2
 800a18c:	b29b      	uxth	r3, r3
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d007      	beq.n	800a1a2 <USB_ReadPMA+0x96>
  {
    temp = *pdwVal;
 800a192:	6a3b      	ldr	r3, [r7, #32]
 800a194:	881b      	ldrh	r3, [r3, #0]
 800a196:	b29b      	uxth	r3, r3
 800a198:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800a19a:	693b      	ldr	r3, [r7, #16]
 800a19c:	b2da      	uxtb	r2, r3
 800a19e:	69fb      	ldr	r3, [r7, #28]
 800a1a0:	701a      	strb	r2, [r3, #0]
  }
}
 800a1a2:	46c0      	nop			; (mov r8, r8)
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	b00a      	add	sp, #40	; 0x28
 800a1a8:	bd80      	pop	{r7, pc}

0800a1aa <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a1aa:	b580      	push	{r7, lr}
 800a1ac:	b084      	sub	sp, #16
 800a1ae:	af00      	add	r7, sp, #0
 800a1b0:	6078      	str	r0, [r7, #4]
 800a1b2:	000a      	movs	r2, r1
 800a1b4:	1cfb      	adds	r3, r7, #3
 800a1b6:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 800a1b8:	230f      	movs	r3, #15
 800a1ba:	18fb      	adds	r3, r7, r3
 800a1bc:	2200      	movs	r2, #0
 800a1be:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	7c1b      	ldrb	r3, [r3, #16]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d116      	bne.n	800a1f6 <USBD_CDC_Init+0x4c>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a1c8:	2380      	movs	r3, #128	; 0x80
 800a1ca:	009b      	lsls	r3, r3, #2
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	2202      	movs	r2, #2
 800a1d0:	2181      	movs	r1, #129	; 0x81
 800a1d2:	f002 f8b4 	bl	800c33e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	2201      	movs	r2, #1
 800a1da:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a1dc:	2380      	movs	r3, #128	; 0x80
 800a1de:	009b      	lsls	r3, r3, #2
 800a1e0:	6878      	ldr	r0, [r7, #4]
 800a1e2:	2202      	movs	r2, #2
 800a1e4:	2101      	movs	r1, #1
 800a1e6:	f002 f8aa 	bl	800c33e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a1ea:	687a      	ldr	r2, [r7, #4]
 800a1ec:	23b6      	movs	r3, #182	; 0xb6
 800a1ee:	005b      	lsls	r3, r3, #1
 800a1f0:	2101      	movs	r1, #1
 800a1f2:	50d1      	str	r1, [r2, r3]
 800a1f4:	e013      	b.n	800a21e <USBD_CDC_Init+0x74>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a1f6:	6878      	ldr	r0, [r7, #4]
 800a1f8:	2340      	movs	r3, #64	; 0x40
 800a1fa:	2202      	movs	r2, #2
 800a1fc:	2181      	movs	r1, #129	; 0x81
 800a1fe:	f002 f89e 	bl	800c33e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2201      	movs	r2, #1
 800a206:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a208:	6878      	ldr	r0, [r7, #4]
 800a20a:	2340      	movs	r3, #64	; 0x40
 800a20c:	2202      	movs	r2, #2
 800a20e:	2101      	movs	r1, #1
 800a210:	f002 f895 	bl	800c33e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a214:	687a      	ldr	r2, [r7, #4]
 800a216:	23b6      	movs	r3, #182	; 0xb6
 800a218:	005b      	lsls	r3, r3, #1
 800a21a:	2101      	movs	r1, #1
 800a21c:	50d1      	str	r1, [r2, r3]
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a21e:	6878      	ldr	r0, [r7, #4]
 800a220:	2308      	movs	r3, #8
 800a222:	2203      	movs	r2, #3
 800a224:	2182      	movs	r1, #130	; 0x82
 800a226:	f002 f88a 	bl	800c33e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	2201      	movs	r2, #1
 800a22e:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a230:	2387      	movs	r3, #135	; 0x87
 800a232:	009b      	lsls	r3, r3, #2
 800a234:	0018      	movs	r0, r3
 800a236:	f002 fa1b 	bl	800c670 <USBD_static_malloc>
 800a23a:	0001      	movs	r1, r0
 800a23c:	687a      	ldr	r2, [r7, #4]
 800a23e:	23ae      	movs	r3, #174	; 0xae
 800a240:	009b      	lsls	r3, r3, #2
 800a242:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData == NULL)
 800a244:	687a      	ldr	r2, [r7, #4]
 800a246:	23ae      	movs	r3, #174	; 0xae
 800a248:	009b      	lsls	r3, r3, #2
 800a24a:	58d3      	ldr	r3, [r2, r3]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d104      	bne.n	800a25a <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800a250:	230f      	movs	r3, #15
 800a252:	18fb      	adds	r3, r7, r3
 800a254:	2201      	movs	r2, #1
 800a256:	701a      	strb	r2, [r3, #0]
 800a258:	e02c      	b.n	800a2b4 <USBD_CDC_Init+0x10a>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a25a:	687a      	ldr	r2, [r7, #4]
 800a25c:	23ae      	movs	r3, #174	; 0xae
 800a25e:	009b      	lsls	r3, r3, #2
 800a260:	58d3      	ldr	r3, [r2, r3]
 800a262:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a264:	687a      	ldr	r2, [r7, #4]
 800a266:	23af      	movs	r3, #175	; 0xaf
 800a268:	009b      	lsls	r3, r3, #2
 800a26a:	58d3      	ldr	r3, [r2, r3]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800a270:	68ba      	ldr	r2, [r7, #8]
 800a272:	2385      	movs	r3, #133	; 0x85
 800a274:	009b      	lsls	r3, r3, #2
 800a276:	2100      	movs	r1, #0
 800a278:	50d1      	str	r1, [r2, r3]
    hcdc->RxState = 0U;
 800a27a:	68ba      	ldr	r2, [r7, #8]
 800a27c:	2386      	movs	r3, #134	; 0x86
 800a27e:	009b      	lsls	r3, r3, #2
 800a280:	2100      	movs	r1, #0
 800a282:	50d1      	str	r1, [r2, r3]

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	7c1b      	ldrb	r3, [r3, #16]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d10a      	bne.n	800a2a2 <USBD_CDC_Init+0xf8>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a28c:	68ba      	ldr	r2, [r7, #8]
 800a28e:	2381      	movs	r3, #129	; 0x81
 800a290:	009b      	lsls	r3, r3, #2
 800a292:	58d2      	ldr	r2, [r2, r3]
 800a294:	2380      	movs	r3, #128	; 0x80
 800a296:	009b      	lsls	r3, r3, #2
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	2101      	movs	r1, #1
 800a29c:	f002 f99a 	bl	800c5d4 <USBD_LL_PrepareReceive>
 800a2a0:	e008      	b.n	800a2b4 <USBD_CDC_Init+0x10a>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a2a2:	68ba      	ldr	r2, [r7, #8]
 800a2a4:	2381      	movs	r3, #129	; 0x81
 800a2a6:	009b      	lsls	r3, r3, #2
 800a2a8:	58d2      	ldr	r2, [r2, r3]
 800a2aa:	6878      	ldr	r0, [r7, #4]
 800a2ac:	2340      	movs	r3, #64	; 0x40
 800a2ae:	2101      	movs	r1, #1
 800a2b0:	f002 f990 	bl	800c5d4 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800a2b4:	230f      	movs	r3, #15
 800a2b6:	18fb      	adds	r3, r7, r3
 800a2b8:	781b      	ldrb	r3, [r3, #0]
}
 800a2ba:	0018      	movs	r0, r3
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	b004      	add	sp, #16
 800a2c0:	bd80      	pop	{r7, pc}

0800a2c2 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a2c2:	b580      	push	{r7, lr}
 800a2c4:	b084      	sub	sp, #16
 800a2c6:	af00      	add	r7, sp, #0
 800a2c8:	6078      	str	r0, [r7, #4]
 800a2ca:	000a      	movs	r2, r1
 800a2cc:	1cfb      	adds	r3, r7, #3
 800a2ce:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 800a2d0:	230f      	movs	r3, #15
 800a2d2:	18fb      	adds	r3, r7, r3
 800a2d4:	2200      	movs	r2, #0
 800a2d6:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2181      	movs	r1, #129	; 0x81
 800a2dc:	0018      	movs	r0, r3
 800a2de:	f002 f865 	bl	800c3ac <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	2101      	movs	r1, #1
 800a2ec:	0018      	movs	r0, r3
 800a2ee:	f002 f85d 	bl	800c3ac <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800a2f2:	687a      	ldr	r2, [r7, #4]
 800a2f4:	23b6      	movs	r3, #182	; 0xb6
 800a2f6:	005b      	lsls	r3, r3, #1
 800a2f8:	2100      	movs	r1, #0
 800a2fa:	50d1      	str	r1, [r2, r3]

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	2182      	movs	r1, #130	; 0x82
 800a300:	0018      	movs	r0, r3
 800a302:	f002 f853 	bl	800c3ac <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2200      	movs	r2, #0
 800a30a:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800a30c:	687a      	ldr	r2, [r7, #4]
 800a30e:	23ae      	movs	r3, #174	; 0xae
 800a310:	009b      	lsls	r3, r3, #2
 800a312:	58d3      	ldr	r3, [r2, r3]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d011      	beq.n	800a33c <USBD_CDC_DeInit+0x7a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a318:	687a      	ldr	r2, [r7, #4]
 800a31a:	23af      	movs	r3, #175	; 0xaf
 800a31c:	009b      	lsls	r3, r3, #2
 800a31e:	58d3      	ldr	r3, [r2, r3]
 800a320:	685b      	ldr	r3, [r3, #4]
 800a322:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800a324:	687a      	ldr	r2, [r7, #4]
 800a326:	23ae      	movs	r3, #174	; 0xae
 800a328:	009b      	lsls	r3, r3, #2
 800a32a:	58d3      	ldr	r3, [r2, r3]
 800a32c:	0018      	movs	r0, r3
 800a32e:	f002 f9ab 	bl	800c688 <USBD_static_free>
    pdev->pClassData = NULL;
 800a332:	687a      	ldr	r2, [r7, #4]
 800a334:	23ae      	movs	r3, #174	; 0xae
 800a336:	009b      	lsls	r3, r3, #2
 800a338:	2100      	movs	r1, #0
 800a33a:	50d1      	str	r1, [r2, r3]
  }

  return ret;
 800a33c:	230f      	movs	r3, #15
 800a33e:	18fb      	adds	r3, r7, r3
 800a340:	781b      	ldrb	r3, [r3, #0]
}
 800a342:	0018      	movs	r0, r3
 800a344:	46bd      	mov	sp, r7
 800a346:	b004      	add	sp, #16
 800a348:	bd80      	pop	{r7, pc}
	...

0800a34c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b086      	sub	sp, #24
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
 800a354:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a356:	687a      	ldr	r2, [r7, #4]
 800a358:	23ae      	movs	r3, #174	; 0xae
 800a35a:	009b      	lsls	r3, r3, #2
 800a35c:	58d3      	ldr	r3, [r2, r3]
 800a35e:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800a360:	230f      	movs	r3, #15
 800a362:	18fb      	adds	r3, r7, r3
 800a364:	2200      	movs	r2, #0
 800a366:	701a      	strb	r2, [r3, #0]
  uint16_t status_info = 0U;
 800a368:	230c      	movs	r3, #12
 800a36a:	18fb      	adds	r3, r7, r3
 800a36c:	2200      	movs	r2, #0
 800a36e:	801a      	strh	r2, [r3, #0]
  uint8_t ret = USBD_OK;
 800a370:	2317      	movs	r3, #23
 800a372:	18fb      	adds	r3, r7, r3
 800a374:	2200      	movs	r2, #0
 800a376:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	781b      	ldrb	r3, [r3, #0]
 800a37c:	001a      	movs	r2, r3
 800a37e:	2360      	movs	r3, #96	; 0x60
 800a380:	4013      	ands	r3, r2
 800a382:	d03d      	beq.n	800a400 <USBD_CDC_Setup+0xb4>
 800a384:	2b20      	cmp	r3, #32
 800a386:	d000      	beq.n	800a38a <USBD_CDC_Setup+0x3e>
 800a388:	e094      	b.n	800a4b4 <USBD_CDC_Setup+0x168>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	88db      	ldrh	r3, [r3, #6]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d02b      	beq.n	800a3ea <USBD_CDC_Setup+0x9e>
      {
        if (req->bmRequest & 0x80U)
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	781b      	ldrb	r3, [r3, #0]
 800a396:	b25b      	sxtb	r3, r3
 800a398:	2b00      	cmp	r3, #0
 800a39a:	da12      	bge.n	800a3c2 <USBD_CDC_Setup+0x76>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a39c:	687a      	ldr	r2, [r7, #4]
 800a39e:	23af      	movs	r3, #175	; 0xaf
 800a3a0:	009b      	lsls	r3, r3, #2
 800a3a2:	58d3      	ldr	r3, [r2, r3]
 800a3a4:	689b      	ldr	r3, [r3, #8]
 800a3a6:	683a      	ldr	r2, [r7, #0]
 800a3a8:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800a3aa:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a3ac:	683a      	ldr	r2, [r7, #0]
 800a3ae:	88d2      	ldrh	r2, [r2, #6]
 800a3b0:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a3b2:	6939      	ldr	r1, [r7, #16]
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	88da      	ldrh	r2, [r3, #6]
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	0018      	movs	r0, r3
 800a3bc:	f001 fbb2 	bl	800bb24 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800a3c0:	e083      	b.n	800a4ca <USBD_CDC_Setup+0x17e>
          hcdc->CmdOpCode = req->bRequest;
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	7859      	ldrb	r1, [r3, #1]
 800a3c6:	693a      	ldr	r2, [r7, #16]
 800a3c8:	2380      	movs	r3, #128	; 0x80
 800a3ca:	009b      	lsls	r3, r3, #2
 800a3cc:	54d1      	strb	r1, [r2, r3]
          hcdc->CmdLength = (uint8_t)req->wLength;
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	88db      	ldrh	r3, [r3, #6]
 800a3d2:	b2d9      	uxtb	r1, r3
 800a3d4:	693b      	ldr	r3, [r7, #16]
 800a3d6:	4a40      	ldr	r2, [pc, #256]	; (800a4d8 <USBD_CDC_Setup+0x18c>)
 800a3d8:	5499      	strb	r1, [r3, r2]
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800a3da:	6939      	ldr	r1, [r7, #16]
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	88da      	ldrh	r2, [r3, #6]
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	0018      	movs	r0, r3
 800a3e4:	f001 fbd1 	bl	800bb8a <USBD_CtlPrepareRx>
      break;
 800a3e8:	e06f      	b.n	800a4ca <USBD_CDC_Setup+0x17e>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a3ea:	687a      	ldr	r2, [r7, #4]
 800a3ec:	23af      	movs	r3, #175	; 0xaf
 800a3ee:	009b      	lsls	r3, r3, #2
 800a3f0:	58d3      	ldr	r3, [r2, r3]
 800a3f2:	689b      	ldr	r3, [r3, #8]
 800a3f4:	683a      	ldr	r2, [r7, #0]
 800a3f6:	7850      	ldrb	r0, [r2, #1]
 800a3f8:	6839      	ldr	r1, [r7, #0]
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	4798      	blx	r3
      break;
 800a3fe:	e064      	b.n	800a4ca <USBD_CDC_Setup+0x17e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	785b      	ldrb	r3, [r3, #1]
 800a404:	2b0b      	cmp	r3, #11
 800a406:	d037      	beq.n	800a478 <USBD_CDC_Setup+0x12c>
 800a408:	dc47      	bgt.n	800a49a <USBD_CDC_Setup+0x14e>
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d002      	beq.n	800a414 <USBD_CDC_Setup+0xc8>
 800a40e:	2b0a      	cmp	r3, #10
 800a410:	d019      	beq.n	800a446 <USBD_CDC_Setup+0xfa>
 800a412:	e042      	b.n	800a49a <USBD_CDC_Setup+0x14e>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a414:	687a      	ldr	r2, [r7, #4]
 800a416:	23a7      	movs	r3, #167	; 0xa7
 800a418:	009b      	lsls	r3, r3, #2
 800a41a:	5cd3      	ldrb	r3, [r2, r3]
 800a41c:	2b03      	cmp	r3, #3
 800a41e:	d107      	bne.n	800a430 <USBD_CDC_Setup+0xe4>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800a420:	230c      	movs	r3, #12
 800a422:	18f9      	adds	r1, r7, r3
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2202      	movs	r2, #2
 800a428:	0018      	movs	r0, r3
 800a42a:	f001 fb7b 	bl	800bb24 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a42e:	e040      	b.n	800a4b2 <USBD_CDC_Setup+0x166>
            USBD_CtlError(pdev, req);
 800a430:	683a      	ldr	r2, [r7, #0]
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	0011      	movs	r1, r2
 800a436:	0018      	movs	r0, r3
 800a438:	f001 faf6 	bl	800ba28 <USBD_CtlError>
            ret = USBD_FAIL;
 800a43c:	2317      	movs	r3, #23
 800a43e:	18fb      	adds	r3, r7, r3
 800a440:	2202      	movs	r2, #2
 800a442:	701a      	strb	r2, [r3, #0]
          break;
 800a444:	e035      	b.n	800a4b2 <USBD_CDC_Setup+0x166>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a446:	687a      	ldr	r2, [r7, #4]
 800a448:	23a7      	movs	r3, #167	; 0xa7
 800a44a:	009b      	lsls	r3, r3, #2
 800a44c:	5cd3      	ldrb	r3, [r2, r3]
 800a44e:	2b03      	cmp	r3, #3
 800a450:	d107      	bne.n	800a462 <USBD_CDC_Setup+0x116>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800a452:	230f      	movs	r3, #15
 800a454:	18f9      	adds	r1, r7, r3
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	2201      	movs	r2, #1
 800a45a:	0018      	movs	r0, r3
 800a45c:	f001 fb62 	bl	800bb24 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a460:	e027      	b.n	800a4b2 <USBD_CDC_Setup+0x166>
            USBD_CtlError(pdev, req);
 800a462:	683a      	ldr	r2, [r7, #0]
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	0011      	movs	r1, r2
 800a468:	0018      	movs	r0, r3
 800a46a:	f001 fadd 	bl	800ba28 <USBD_CtlError>
            ret = USBD_FAIL;
 800a46e:	2317      	movs	r3, #23
 800a470:	18fb      	adds	r3, r7, r3
 800a472:	2202      	movs	r2, #2
 800a474:	701a      	strb	r2, [r3, #0]
          break;
 800a476:	e01c      	b.n	800a4b2 <USBD_CDC_Setup+0x166>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a478:	687a      	ldr	r2, [r7, #4]
 800a47a:	23a7      	movs	r3, #167	; 0xa7
 800a47c:	009b      	lsls	r3, r3, #2
 800a47e:	5cd3      	ldrb	r3, [r2, r3]
 800a480:	2b03      	cmp	r3, #3
 800a482:	d015      	beq.n	800a4b0 <USBD_CDC_Setup+0x164>
          {
            USBD_CtlError(pdev, req);
 800a484:	683a      	ldr	r2, [r7, #0]
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	0011      	movs	r1, r2
 800a48a:	0018      	movs	r0, r3
 800a48c:	f001 facc 	bl	800ba28 <USBD_CtlError>
            ret = USBD_FAIL;
 800a490:	2317      	movs	r3, #23
 800a492:	18fb      	adds	r3, r7, r3
 800a494:	2202      	movs	r2, #2
 800a496:	701a      	strb	r2, [r3, #0]
          }
          break;
 800a498:	e00a      	b.n	800a4b0 <USBD_CDC_Setup+0x164>

        default:
          USBD_CtlError(pdev, req);
 800a49a:	683a      	ldr	r2, [r7, #0]
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	0011      	movs	r1, r2
 800a4a0:	0018      	movs	r0, r3
 800a4a2:	f001 fac1 	bl	800ba28 <USBD_CtlError>
          ret = USBD_FAIL;
 800a4a6:	2317      	movs	r3, #23
 800a4a8:	18fb      	adds	r3, r7, r3
 800a4aa:	2202      	movs	r2, #2
 800a4ac:	701a      	strb	r2, [r3, #0]
          break;
 800a4ae:	e000      	b.n	800a4b2 <USBD_CDC_Setup+0x166>
          break;
 800a4b0:	46c0      	nop			; (mov r8, r8)
      }
      break;
 800a4b2:	e00a      	b.n	800a4ca <USBD_CDC_Setup+0x17e>

    default:
      USBD_CtlError(pdev, req);
 800a4b4:	683a      	ldr	r2, [r7, #0]
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	0011      	movs	r1, r2
 800a4ba:	0018      	movs	r0, r3
 800a4bc:	f001 fab4 	bl	800ba28 <USBD_CtlError>
      ret = USBD_FAIL;
 800a4c0:	2317      	movs	r3, #23
 800a4c2:	18fb      	adds	r3, r7, r3
 800a4c4:	2202      	movs	r2, #2
 800a4c6:	701a      	strb	r2, [r3, #0]
      break;
 800a4c8:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 800a4ca:	2317      	movs	r3, #23
 800a4cc:	18fb      	adds	r3, r7, r3
 800a4ce:	781b      	ldrb	r3, [r3, #0]
}
 800a4d0:	0018      	movs	r0, r3
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	b006      	add	sp, #24
 800a4d6:	bd80      	pop	{r7, pc}
 800a4d8:	00000201 	.word	0x00000201

0800a4dc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	b084      	sub	sp, #16
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	6078      	str	r0, [r7, #4]
 800a4e4:	000a      	movs	r2, r1
 800a4e6:	1cfb      	adds	r3, r7, #3
 800a4e8:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a4ea:	687a      	ldr	r2, [r7, #4]
 800a4ec:	23ae      	movs	r3, #174	; 0xae
 800a4ee:	009b      	lsls	r3, r3, #2
 800a4f0:	58d3      	ldr	r3, [r2, r3]
 800a4f2:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a4f4:	687a      	ldr	r2, [r7, #4]
 800a4f6:	23b0      	movs	r3, #176	; 0xb0
 800a4f8:	009b      	lsls	r3, r3, #2
 800a4fa:	58d3      	ldr	r3, [r2, r3]
 800a4fc:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800a4fe:	687a      	ldr	r2, [r7, #4]
 800a500:	23ae      	movs	r3, #174	; 0xae
 800a502:	009b      	lsls	r3, r3, #2
 800a504:	58d3      	ldr	r3, [r2, r3]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d03e      	beq.n	800a588 <USBD_CDC_DataIn+0xac>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a50a:	1cfb      	adds	r3, r7, #3
 800a50c:	781a      	ldrb	r2, [r3, #0]
 800a50e:	6879      	ldr	r1, [r7, #4]
 800a510:	0013      	movs	r3, r2
 800a512:	009b      	lsls	r3, r3, #2
 800a514:	189b      	adds	r3, r3, r2
 800a516:	009b      	lsls	r3, r3, #2
 800a518:	18cb      	adds	r3, r1, r3
 800a51a:	331c      	adds	r3, #28
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d02b      	beq.n	800a57a <USBD_CDC_DataIn+0x9e>
 800a522:	1cfb      	adds	r3, r7, #3
 800a524:	781a      	ldrb	r2, [r3, #0]
 800a526:	6879      	ldr	r1, [r7, #4]
 800a528:	0013      	movs	r3, r2
 800a52a:	009b      	lsls	r3, r3, #2
 800a52c:	189b      	adds	r3, r3, r2
 800a52e:	009b      	lsls	r3, r3, #2
 800a530:	18cb      	adds	r3, r1, r3
 800a532:	331c      	adds	r3, #28
 800a534:	6818      	ldr	r0, [r3, #0]
 800a536:	1cfb      	adds	r3, r7, #3
 800a538:	781a      	ldrb	r2, [r3, #0]
 800a53a:	68b9      	ldr	r1, [r7, #8]
 800a53c:	0013      	movs	r3, r2
 800a53e:	009b      	lsls	r3, r3, #2
 800a540:	189b      	adds	r3, r3, r2
 800a542:	00db      	lsls	r3, r3, #3
 800a544:	18cb      	adds	r3, r1, r3
 800a546:	3338      	adds	r3, #56	; 0x38
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	0019      	movs	r1, r3
 800a54c:	f7f5 fe74 	bl	8000238 <__aeabi_uidivmod>
 800a550:	1e0b      	subs	r3, r1, #0
 800a552:	d112      	bne.n	800a57a <USBD_CDC_DataIn+0x9e>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800a554:	1cfb      	adds	r3, r7, #3
 800a556:	781a      	ldrb	r2, [r3, #0]
 800a558:	6879      	ldr	r1, [r7, #4]
 800a55a:	0013      	movs	r3, r2
 800a55c:	009b      	lsls	r3, r3, #2
 800a55e:	189b      	adds	r3, r3, r2
 800a560:	009b      	lsls	r3, r3, #2
 800a562:	18cb      	adds	r3, r1, r3
 800a564:	331c      	adds	r3, #28
 800a566:	2200      	movs	r2, #0
 800a568:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a56a:	1cfb      	adds	r3, r7, #3
 800a56c:	7819      	ldrb	r1, [r3, #0]
 800a56e:	6878      	ldr	r0, [r7, #4]
 800a570:	2300      	movs	r3, #0
 800a572:	2200      	movs	r2, #0
 800a574:	f001 fff7 	bl	800c566 <USBD_LL_Transmit>
 800a578:	e004      	b.n	800a584 <USBD_CDC_DataIn+0xa8>
    }
    else
    {
      hcdc->TxState = 0U;
 800a57a:	68fa      	ldr	r2, [r7, #12]
 800a57c:	2385      	movs	r3, #133	; 0x85
 800a57e:	009b      	lsls	r3, r3, #2
 800a580:	2100      	movs	r1, #0
 800a582:	50d1      	str	r1, [r2, r3]
    }
    return USBD_OK;
 800a584:	2300      	movs	r3, #0
 800a586:	e000      	b.n	800a58a <USBD_CDC_DataIn+0xae>
  }
  else
  {
    return USBD_FAIL;
 800a588:	2302      	movs	r3, #2
  }
}
 800a58a:	0018      	movs	r0, r3
 800a58c:	46bd      	mov	sp, r7
 800a58e:	b004      	add	sp, #16
 800a590:	bd80      	pop	{r7, pc}

0800a592 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a592:	b580      	push	{r7, lr}
 800a594:	b084      	sub	sp, #16
 800a596:	af00      	add	r7, sp, #0
 800a598:	6078      	str	r0, [r7, #4]
 800a59a:	000a      	movs	r2, r1
 800a59c:	1cfb      	adds	r3, r7, #3
 800a59e:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a5a0:	687a      	ldr	r2, [r7, #4]
 800a5a2:	23ae      	movs	r3, #174	; 0xae
 800a5a4:	009b      	lsls	r3, r3, #2
 800a5a6:	58d3      	ldr	r3, [r2, r3]
 800a5a8:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a5aa:	1cfb      	adds	r3, r7, #3
 800a5ac:	781a      	ldrb	r2, [r3, #0]
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	0011      	movs	r1, r2
 800a5b2:	0018      	movs	r0, r3
 800a5b4:	f002 f845 	bl	800c642 <USBD_LL_GetRxDataSize>
 800a5b8:	0001      	movs	r1, r0
 800a5ba:	68fa      	ldr	r2, [r7, #12]
 800a5bc:	2383      	movs	r3, #131	; 0x83
 800a5be:	009b      	lsls	r3, r3, #2
 800a5c0:	50d1      	str	r1, [r2, r3]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800a5c2:	687a      	ldr	r2, [r7, #4]
 800a5c4:	23ae      	movs	r3, #174	; 0xae
 800a5c6:	009b      	lsls	r3, r3, #2
 800a5c8:	58d3      	ldr	r3, [r2, r3]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d011      	beq.n	800a5f2 <USBD_CDC_DataOut+0x60>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a5ce:	687a      	ldr	r2, [r7, #4]
 800a5d0:	23af      	movs	r3, #175	; 0xaf
 800a5d2:	009b      	lsls	r3, r3, #2
 800a5d4:	58d3      	ldr	r3, [r2, r3]
 800a5d6:	68da      	ldr	r2, [r3, #12]
 800a5d8:	68f9      	ldr	r1, [r7, #12]
 800a5da:	2381      	movs	r3, #129	; 0x81
 800a5dc:	009b      	lsls	r3, r3, #2
 800a5de:	58c8      	ldr	r0, [r1, r3]
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	2183      	movs	r1, #131	; 0x83
 800a5e4:	0089      	lsls	r1, r1, #2
 800a5e6:	468c      	mov	ip, r1
 800a5e8:	4463      	add	r3, ip
 800a5ea:	0019      	movs	r1, r3
 800a5ec:	4790      	blx	r2

    return USBD_OK;
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	e000      	b.n	800a5f4 <USBD_CDC_DataOut+0x62>
  }
  else
  {
    return USBD_FAIL;
 800a5f2:	2302      	movs	r3, #2
  }
}
 800a5f4:	0018      	movs	r0, r3
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	b004      	add	sp, #16
 800a5fa:	bd80      	pop	{r7, pc}

0800a5fc <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a5fc:	b590      	push	{r4, r7, lr}
 800a5fe:	b085      	sub	sp, #20
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a604:	687a      	ldr	r2, [r7, #4]
 800a606:	23ae      	movs	r3, #174	; 0xae
 800a608:	009b      	lsls	r3, r3, #2
 800a60a:	58d3      	ldr	r3, [r2, r3]
 800a60c:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a60e:	687a      	ldr	r2, [r7, #4]
 800a610:	23af      	movs	r3, #175	; 0xaf
 800a612:	009b      	lsls	r3, r3, #2
 800a614:	58d3      	ldr	r3, [r2, r3]
 800a616:	2b00      	cmp	r3, #0
 800a618:	d019      	beq.n	800a64e <USBD_CDC_EP0_RxReady+0x52>
 800a61a:	68fa      	ldr	r2, [r7, #12]
 800a61c:	2380      	movs	r3, #128	; 0x80
 800a61e:	009b      	lsls	r3, r3, #2
 800a620:	5cd3      	ldrb	r3, [r2, r3]
 800a622:	2bff      	cmp	r3, #255	; 0xff
 800a624:	d013      	beq.n	800a64e <USBD_CDC_EP0_RxReady+0x52>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a626:	687a      	ldr	r2, [r7, #4]
 800a628:	23af      	movs	r3, #175	; 0xaf
 800a62a:	009b      	lsls	r3, r3, #2
 800a62c:	58d3      	ldr	r3, [r2, r3]
 800a62e:	689b      	ldr	r3, [r3, #8]
 800a630:	68f9      	ldr	r1, [r7, #12]
 800a632:	2280      	movs	r2, #128	; 0x80
 800a634:	0092      	lsls	r2, r2, #2
 800a636:	5c88      	ldrb	r0, [r1, r2]
                                                      (uint8_t *)(void *)hcdc->data,
 800a638:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a63a:	68fa      	ldr	r2, [r7, #12]
 800a63c:	4c06      	ldr	r4, [pc, #24]	; (800a658 <USBD_CDC_EP0_RxReady+0x5c>)
 800a63e:	5d12      	ldrb	r2, [r2, r4]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a640:	b292      	uxth	r2, r2
 800a642:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a644:	68fa      	ldr	r2, [r7, #12]
 800a646:	2380      	movs	r3, #128	; 0x80
 800a648:	009b      	lsls	r3, r3, #2
 800a64a:	21ff      	movs	r1, #255	; 0xff
 800a64c:	54d1      	strb	r1, [r2, r3]

  }
  return USBD_OK;
 800a64e:	2300      	movs	r3, #0
}
 800a650:	0018      	movs	r0, r3
 800a652:	46bd      	mov	sp, r7
 800a654:	b005      	add	sp, #20
 800a656:	bd90      	pop	{r4, r7, pc}
 800a658:	00000201 	.word	0x00000201

0800a65c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b082      	sub	sp, #8
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	2243      	movs	r2, #67	; 0x43
 800a668:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800a66a:	4b02      	ldr	r3, [pc, #8]	; (800a674 <USBD_CDC_GetFSCfgDesc+0x18>)
}
 800a66c:	0018      	movs	r0, r3
 800a66e:	46bd      	mov	sp, r7
 800a670:	b002      	add	sp, #8
 800a672:	bd80      	pop	{r7, pc}
 800a674:	20000094 	.word	0x20000094

0800a678 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b082      	sub	sp, #8
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	2243      	movs	r2, #67	; 0x43
 800a684:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800a686:	4b02      	ldr	r3, [pc, #8]	; (800a690 <USBD_CDC_GetHSCfgDesc+0x18>)
}
 800a688:	0018      	movs	r0, r3
 800a68a:	46bd      	mov	sp, r7
 800a68c:	b002      	add	sp, #8
 800a68e:	bd80      	pop	{r7, pc}
 800a690:	20000050 	.word	0x20000050

0800a694 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b082      	sub	sp, #8
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2243      	movs	r2, #67	; 0x43
 800a6a0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800a6a2:	4b02      	ldr	r3, [pc, #8]	; (800a6ac <USBD_CDC_GetOtherSpeedCfgDesc+0x18>)
}
 800a6a4:	0018      	movs	r0, r3
 800a6a6:	46bd      	mov	sp, r7
 800a6a8:	b002      	add	sp, #8
 800a6aa:	bd80      	pop	{r7, pc}
 800a6ac:	200000d8 	.word	0x200000d8

0800a6b0 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	b082      	sub	sp, #8
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	220a      	movs	r2, #10
 800a6bc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800a6be:	4b02      	ldr	r3, [pc, #8]	; (800a6c8 <USBD_CDC_GetDeviceQualifierDescriptor+0x18>)
}
 800a6c0:	0018      	movs	r0, r3
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	b002      	add	sp, #8
 800a6c6:	bd80      	pop	{r7, pc}
 800a6c8:	2000000c 	.word	0x2000000c

0800a6cc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b084      	sub	sp, #16
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
 800a6d4:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800a6d6:	200f      	movs	r0, #15
 800a6d8:	183b      	adds	r3, r7, r0
 800a6da:	2202      	movs	r2, #2
 800a6dc:	701a      	strb	r2, [r3, #0]

  if (fops != NULL)
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d007      	beq.n	800a6f4 <USBD_CDC_RegisterInterface+0x28>
  {
    pdev->pUserData = fops;
 800a6e4:	687a      	ldr	r2, [r7, #4]
 800a6e6:	23af      	movs	r3, #175	; 0xaf
 800a6e8:	009b      	lsls	r3, r3, #2
 800a6ea:	6839      	ldr	r1, [r7, #0]
 800a6ec:	50d1      	str	r1, [r2, r3]
    ret = USBD_OK;
 800a6ee:	183b      	adds	r3, r7, r0
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 800a6f4:	230f      	movs	r3, #15
 800a6f6:	18fb      	adds	r3, r7, r3
 800a6f8:	781b      	ldrb	r3, [r3, #0]
}
 800a6fa:	0018      	movs	r0, r3
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	b004      	add	sp, #16
 800a700:	bd80      	pop	{r7, pc}

0800a702 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800a702:	b580      	push	{r7, lr}
 800a704:	b086      	sub	sp, #24
 800a706:	af00      	add	r7, sp, #0
 800a708:	60f8      	str	r0, [r7, #12]
 800a70a:	60b9      	str	r1, [r7, #8]
 800a70c:	1dbb      	adds	r3, r7, #6
 800a70e:	801a      	strh	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a710:	68fa      	ldr	r2, [r7, #12]
 800a712:	23ae      	movs	r3, #174	; 0xae
 800a714:	009b      	lsls	r3, r3, #2
 800a716:	58d3      	ldr	r3, [r2, r3]
 800a718:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800a71a:	697a      	ldr	r2, [r7, #20]
 800a71c:	2382      	movs	r3, #130	; 0x82
 800a71e:	009b      	lsls	r3, r3, #2
 800a720:	68b9      	ldr	r1, [r7, #8]
 800a722:	50d1      	str	r1, [r2, r3]
  hcdc->TxLength = length;
 800a724:	1dbb      	adds	r3, r7, #6
 800a726:	8819      	ldrh	r1, [r3, #0]
 800a728:	697a      	ldr	r2, [r7, #20]
 800a72a:	2384      	movs	r3, #132	; 0x84
 800a72c:	009b      	lsls	r3, r3, #2
 800a72e:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800a730:	2300      	movs	r3, #0
}
 800a732:	0018      	movs	r0, r3
 800a734:	46bd      	mov	sp, r7
 800a736:	b006      	add	sp, #24
 800a738:	bd80      	pop	{r7, pc}

0800a73a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800a73a:	b580      	push	{r7, lr}
 800a73c:	b084      	sub	sp, #16
 800a73e:	af00      	add	r7, sp, #0
 800a740:	6078      	str	r0, [r7, #4]
 800a742:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a744:	687a      	ldr	r2, [r7, #4]
 800a746:	23ae      	movs	r3, #174	; 0xae
 800a748:	009b      	lsls	r3, r3, #2
 800a74a:	58d3      	ldr	r3, [r2, r3]
 800a74c:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800a74e:	68fa      	ldr	r2, [r7, #12]
 800a750:	2381      	movs	r3, #129	; 0x81
 800a752:	009b      	lsls	r3, r3, #2
 800a754:	6839      	ldr	r1, [r7, #0]
 800a756:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800a758:	2300      	movs	r3, #0
}
 800a75a:	0018      	movs	r0, r3
 800a75c:	46bd      	mov	sp, r7
 800a75e:	b004      	add	sp, #16
 800a760:	bd80      	pop	{r7, pc}

0800a762 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a762:	b580      	push	{r7, lr}
 800a764:	b084      	sub	sp, #16
 800a766:	af00      	add	r7, sp, #0
 800a768:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a76a:	687a      	ldr	r2, [r7, #4]
 800a76c:	23ae      	movs	r3, #174	; 0xae
 800a76e:	009b      	lsls	r3, r3, #2
 800a770:	58d3      	ldr	r3, [r2, r3]
 800a772:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800a774:	687a      	ldr	r2, [r7, #4]
 800a776:	23ae      	movs	r3, #174	; 0xae
 800a778:	009b      	lsls	r3, r3, #2
 800a77a:	58d3      	ldr	r3, [r2, r3]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d022      	beq.n	800a7c6 <USBD_CDC_TransmitPacket+0x64>
  {
    if (hcdc->TxState == 0U)
 800a780:	68fa      	ldr	r2, [r7, #12]
 800a782:	2385      	movs	r3, #133	; 0x85
 800a784:	009b      	lsls	r3, r3, #2
 800a786:	58d3      	ldr	r3, [r2, r3]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d11a      	bne.n	800a7c2 <USBD_CDC_TransmitPacket+0x60>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800a78c:	68fa      	ldr	r2, [r7, #12]
 800a78e:	2385      	movs	r3, #133	; 0x85
 800a790:	009b      	lsls	r3, r3, #2
 800a792:	2101      	movs	r1, #1
 800a794:	50d1      	str	r1, [r2, r3]

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a796:	68fa      	ldr	r2, [r7, #12]
 800a798:	2384      	movs	r3, #132	; 0x84
 800a79a:	009b      	lsls	r3, r3, #2
 800a79c:	58d2      	ldr	r2, [r2, r3]
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a7a2:	68fa      	ldr	r2, [r7, #12]
 800a7a4:	2382      	movs	r3, #130	; 0x82
 800a7a6:	009b      	lsls	r3, r3, #2
 800a7a8:	58d1      	ldr	r1, [r2, r3]
                       (uint16_t)hcdc->TxLength);
 800a7aa:	68fa      	ldr	r2, [r7, #12]
 800a7ac:	2384      	movs	r3, #132	; 0x84
 800a7ae:	009b      	lsls	r3, r3, #2
 800a7b0:	58d3      	ldr	r3, [r2, r3]
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800a7b2:	b29b      	uxth	r3, r3
 800a7b4:	6878      	ldr	r0, [r7, #4]
 800a7b6:	000a      	movs	r2, r1
 800a7b8:	2181      	movs	r1, #129	; 0x81
 800a7ba:	f001 fed4 	bl	800c566 <USBD_LL_Transmit>

      return USBD_OK;
 800a7be:	2300      	movs	r3, #0
 800a7c0:	e002      	b.n	800a7c8 <USBD_CDC_TransmitPacket+0x66>
    }
    else
    {
      return USBD_BUSY;
 800a7c2:	2301      	movs	r3, #1
 800a7c4:	e000      	b.n	800a7c8 <USBD_CDC_TransmitPacket+0x66>
    }
  }
  else
  {
    return USBD_FAIL;
 800a7c6:	2302      	movs	r3, #2
  }
}
 800a7c8:	0018      	movs	r0, r3
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	b004      	add	sp, #16
 800a7ce:	bd80      	pop	{r7, pc}

0800a7d0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b084      	sub	sp, #16
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a7d8:	687a      	ldr	r2, [r7, #4]
 800a7da:	23ae      	movs	r3, #174	; 0xae
 800a7dc:	009b      	lsls	r3, r3, #2
 800a7de:	58d3      	ldr	r3, [r2, r3]
 800a7e0:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800a7e2:	687a      	ldr	r2, [r7, #4]
 800a7e4:	23ae      	movs	r3, #174	; 0xae
 800a7e6:	009b      	lsls	r3, r3, #2
 800a7e8:	58d3      	ldr	r3, [r2, r3]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d019      	beq.n	800a822 <USBD_CDC_ReceivePacket+0x52>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	7c1b      	ldrb	r3, [r3, #16]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d10a      	bne.n	800a80c <USBD_CDC_ReceivePacket+0x3c>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a7f6:	68fa      	ldr	r2, [r7, #12]
 800a7f8:	2381      	movs	r3, #129	; 0x81
 800a7fa:	009b      	lsls	r3, r3, #2
 800a7fc:	58d2      	ldr	r2, [r2, r3]
 800a7fe:	2380      	movs	r3, #128	; 0x80
 800a800:	009b      	lsls	r3, r3, #2
 800a802:	6878      	ldr	r0, [r7, #4]
 800a804:	2101      	movs	r1, #1
 800a806:	f001 fee5 	bl	800c5d4 <USBD_LL_PrepareReceive>
 800a80a:	e008      	b.n	800a81e <USBD_CDC_ReceivePacket+0x4e>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a80c:	68fa      	ldr	r2, [r7, #12]
 800a80e:	2381      	movs	r3, #129	; 0x81
 800a810:	009b      	lsls	r3, r3, #2
 800a812:	58d2      	ldr	r2, [r2, r3]
 800a814:	6878      	ldr	r0, [r7, #4]
 800a816:	2340      	movs	r3, #64	; 0x40
 800a818:	2101      	movs	r1, #1
 800a81a:	f001 fedb 	bl	800c5d4 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800a81e:	2300      	movs	r3, #0
 800a820:	e000      	b.n	800a824 <USBD_CDC_ReceivePacket+0x54>
  }
  else
  {
    return USBD_FAIL;
 800a822:	2302      	movs	r3, #2
  }
}
 800a824:	0018      	movs	r0, r3
 800a826:	46bd      	mov	sp, r7
 800a828:	b004      	add	sp, #16
 800a82a:	bd80      	pop	{r7, pc}

0800a82c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b084      	sub	sp, #16
 800a830:	af00      	add	r7, sp, #0
 800a832:	60f8      	str	r0, [r7, #12]
 800a834:	60b9      	str	r1, [r7, #8]
 800a836:	1dfb      	adds	r3, r7, #7
 800a838:	701a      	strb	r2, [r3, #0]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d101      	bne.n	800a844 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a840:	2302      	movs	r3, #2
 800a842:	e020      	b.n	800a886 <USBD_Init+0x5a>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800a844:	68fa      	ldr	r2, [r7, #12]
 800a846:	23ad      	movs	r3, #173	; 0xad
 800a848:	009b      	lsls	r3, r3, #2
 800a84a:	58d3      	ldr	r3, [r2, r3]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d004      	beq.n	800a85a <USBD_Init+0x2e>
  {
    pdev->pClass = NULL;
 800a850:	68fa      	ldr	r2, [r7, #12]
 800a852:	23ad      	movs	r3, #173	; 0xad
 800a854:	009b      	lsls	r3, r3, #2
 800a856:	2100      	movs	r1, #0
 800a858:	50d1      	str	r1, [r2, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a85a:	68bb      	ldr	r3, [r7, #8]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d004      	beq.n	800a86a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a860:	68fa      	ldr	r2, [r7, #12]
 800a862:	23ac      	movs	r3, #172	; 0xac
 800a864:	009b      	lsls	r3, r3, #2
 800a866:	68b9      	ldr	r1, [r7, #8]
 800a868:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a86a:	68fa      	ldr	r2, [r7, #12]
 800a86c:	23a7      	movs	r3, #167	; 0xa7
 800a86e:	009b      	lsls	r3, r3, #2
 800a870:	2101      	movs	r1, #1
 800a872:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	1dfa      	adds	r2, r7, #7
 800a878:	7812      	ldrb	r2, [r2, #0]
 800a87a:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	0018      	movs	r0, r3
 800a880:	f001 fcd4 	bl	800c22c <USBD_LL_Init>

  return USBD_OK;
 800a884:	2300      	movs	r3, #0
}
 800a886:	0018      	movs	r0, r3
 800a888:	46bd      	mov	sp, r7
 800a88a:	b004      	add	sp, #16
 800a88c:	bd80      	pop	{r7, pc}

0800a88e <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a88e:	b580      	push	{r7, lr}
 800a890:	b084      	sub	sp, #16
 800a892:	af00      	add	r7, sp, #0
 800a894:	6078      	str	r0, [r7, #4]
 800a896:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800a898:	200f      	movs	r0, #15
 800a89a:	183b      	adds	r3, r7, r0
 800a89c:	2200      	movs	r2, #0
 800a89e:	701a      	strb	r2, [r3, #0]
  if (pclass != NULL)
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d008      	beq.n	800a8b8 <USBD_RegisterClass+0x2a>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800a8a6:	687a      	ldr	r2, [r7, #4]
 800a8a8:	23ad      	movs	r3, #173	; 0xad
 800a8aa:	009b      	lsls	r3, r3, #2
 800a8ac:	6839      	ldr	r1, [r7, #0]
 800a8ae:	50d1      	str	r1, [r2, r3]
    status = USBD_OK;
 800a8b0:	183b      	adds	r3, r7, r0
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	701a      	strb	r2, [r3, #0]
 800a8b6:	e003      	b.n	800a8c0 <USBD_RegisterClass+0x32>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800a8b8:	230f      	movs	r3, #15
 800a8ba:	18fb      	adds	r3, r7, r3
 800a8bc:	2202      	movs	r2, #2
 800a8be:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800a8c0:	230f      	movs	r3, #15
 800a8c2:	18fb      	adds	r3, r7, r3
 800a8c4:	781b      	ldrb	r3, [r3, #0]
}
 800a8c6:	0018      	movs	r0, r3
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	b004      	add	sp, #16
 800a8cc:	bd80      	pop	{r7, pc}

0800a8ce <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a8ce:	b580      	push	{r7, lr}
 800a8d0:	b082      	sub	sp, #8
 800a8d2:	af00      	add	r7, sp, #0
 800a8d4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	0018      	movs	r0, r3
 800a8da:	f001 fd0b 	bl	800c2f4 <USBD_LL_Start>

  return USBD_OK;
 800a8de:	2300      	movs	r3, #0
}
 800a8e0:	0018      	movs	r0, r3
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	b002      	add	sp, #8
 800a8e6:	bd80      	pop	{r7, pc}

0800a8e8 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b082      	sub	sp, #8
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a8f0:	2300      	movs	r3, #0
}
 800a8f2:	0018      	movs	r0, r3
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	b002      	add	sp, #8
 800a8f8:	bd80      	pop	{r7, pc}

0800a8fa <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a8fa:	b590      	push	{r4, r7, lr}
 800a8fc:	b085      	sub	sp, #20
 800a8fe:	af00      	add	r7, sp, #0
 800a900:	6078      	str	r0, [r7, #4]
 800a902:	000a      	movs	r2, r1
 800a904:	1cfb      	adds	r3, r7, #3
 800a906:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a908:	240f      	movs	r4, #15
 800a90a:	193b      	adds	r3, r7, r4
 800a90c:	2202      	movs	r2, #2
 800a90e:	701a      	strb	r2, [r3, #0]

  if (pdev->pClass != NULL)
 800a910:	687a      	ldr	r2, [r7, #4]
 800a912:	23ad      	movs	r3, #173	; 0xad
 800a914:	009b      	lsls	r3, r3, #2
 800a916:	58d3      	ldr	r3, [r2, r3]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d00e      	beq.n	800a93a <USBD_SetClassConfig+0x40>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800a91c:	687a      	ldr	r2, [r7, #4]
 800a91e:	23ad      	movs	r3, #173	; 0xad
 800a920:	009b      	lsls	r3, r3, #2
 800a922:	58d3      	ldr	r3, [r2, r3]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	1cfa      	adds	r2, r7, #3
 800a928:	7811      	ldrb	r1, [r2, #0]
 800a92a:	687a      	ldr	r2, [r7, #4]
 800a92c:	0010      	movs	r0, r2
 800a92e:	4798      	blx	r3
 800a930:	1e03      	subs	r3, r0, #0
 800a932:	d102      	bne.n	800a93a <USBD_SetClassConfig+0x40>
    {
      ret = USBD_OK;
 800a934:	193b      	adds	r3, r7, r4
 800a936:	2200      	movs	r2, #0
 800a938:	701a      	strb	r2, [r3, #0]
    }
  }

  return ret;
 800a93a:	230f      	movs	r3, #15
 800a93c:	18fb      	adds	r3, r7, r3
 800a93e:	781b      	ldrb	r3, [r3, #0]
}
 800a940:	0018      	movs	r0, r3
 800a942:	46bd      	mov	sp, r7
 800a944:	b005      	add	sp, #20
 800a946:	bd90      	pop	{r4, r7, pc}

0800a948 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b082      	sub	sp, #8
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
 800a950:	000a      	movs	r2, r1
 800a952:	1cfb      	adds	r3, r7, #3
 800a954:	701a      	strb	r2, [r3, #0]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800a956:	687a      	ldr	r2, [r7, #4]
 800a958:	23ad      	movs	r3, #173	; 0xad
 800a95a:	009b      	lsls	r3, r3, #2
 800a95c:	58d3      	ldr	r3, [r2, r3]
 800a95e:	685b      	ldr	r3, [r3, #4]
 800a960:	1cfa      	adds	r2, r7, #3
 800a962:	7811      	ldrb	r1, [r2, #0]
 800a964:	687a      	ldr	r2, [r7, #4]
 800a966:	0010      	movs	r0, r2
 800a968:	4798      	blx	r3

  return USBD_OK;
 800a96a:	2300      	movs	r3, #0
}
 800a96c:	0018      	movs	r0, r3
 800a96e:	46bd      	mov	sp, r7
 800a970:	b002      	add	sp, #8
 800a972:	bd80      	pop	{r7, pc}

0800a974 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a974:	b580      	push	{r7, lr}
 800a976:	b082      	sub	sp, #8
 800a978:	af00      	add	r7, sp, #0
 800a97a:	6078      	str	r0, [r7, #4]
 800a97c:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	22aa      	movs	r2, #170	; 0xaa
 800a982:	0092      	lsls	r2, r2, #2
 800a984:	4694      	mov	ip, r2
 800a986:	4463      	add	r3, ip
 800a988:	683a      	ldr	r2, [r7, #0]
 800a98a:	0011      	movs	r1, r2
 800a98c:	0018      	movs	r0, r3
 800a98e:	f001 f810 	bl	800b9b2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a992:	687a      	ldr	r2, [r7, #4]
 800a994:	23a5      	movs	r3, #165	; 0xa5
 800a996:	009b      	lsls	r3, r3, #2
 800a998:	2101      	movs	r1, #1
 800a99a:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	4a23      	ldr	r2, [pc, #140]	; (800aa2c <USBD_LL_SetupStage+0xb8>)
 800a9a0:	5a9b      	ldrh	r3, [r3, r2]
 800a9a2:	0019      	movs	r1, r3
 800a9a4:	687a      	ldr	r2, [r7, #4]
 800a9a6:	23a6      	movs	r3, #166	; 0xa6
 800a9a8:	009b      	lsls	r3, r3, #2
 800a9aa:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 800a9ac:	687a      	ldr	r2, [r7, #4]
 800a9ae:	23aa      	movs	r3, #170	; 0xaa
 800a9b0:	009b      	lsls	r3, r3, #2
 800a9b2:	5cd3      	ldrb	r3, [r2, r3]
 800a9b4:	001a      	movs	r2, r3
 800a9b6:	231f      	movs	r3, #31
 800a9b8:	4013      	ands	r3, r2
 800a9ba:	2b02      	cmp	r3, #2
 800a9bc:	d019      	beq.n	800a9f2 <USBD_LL_SetupStage+0x7e>
 800a9be:	d822      	bhi.n	800aa06 <USBD_LL_SetupStage+0x92>
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d002      	beq.n	800a9ca <USBD_LL_SetupStage+0x56>
 800a9c4:	2b01      	cmp	r3, #1
 800a9c6:	d00a      	beq.n	800a9de <USBD_LL_SetupStage+0x6a>
 800a9c8:	e01d      	b.n	800aa06 <USBD_LL_SetupStage+0x92>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	22aa      	movs	r2, #170	; 0xaa
 800a9ce:	0092      	lsls	r2, r2, #2
 800a9d0:	189a      	adds	r2, r3, r2
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	0011      	movs	r1, r2
 800a9d6:	0018      	movs	r0, r3
 800a9d8:	f000 fa10 	bl	800adfc <USBD_StdDevReq>
      break;
 800a9dc:	e020      	b.n	800aa20 <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	22aa      	movs	r2, #170	; 0xaa
 800a9e2:	0092      	lsls	r2, r2, #2
 800a9e4:	189a      	adds	r2, r3, r2
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	0011      	movs	r1, r2
 800a9ea:	0018      	movs	r0, r3
 800a9ec:	f000 fa78 	bl	800aee0 <USBD_StdItfReq>
      break;
 800a9f0:	e016      	b.n	800aa20 <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	22aa      	movs	r2, #170	; 0xaa
 800a9f6:	0092      	lsls	r2, r2, #2
 800a9f8:	189a      	adds	r2, r3, r2
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	0011      	movs	r1, r2
 800a9fe:	0018      	movs	r0, r3
 800aa00:	f000 fac5 	bl	800af8e <USBD_StdEPReq>
      break;
 800aa04:	e00c      	b.n	800aa20 <USBD_LL_SetupStage+0xac>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800aa06:	687a      	ldr	r2, [r7, #4]
 800aa08:	23aa      	movs	r3, #170	; 0xaa
 800aa0a:	009b      	lsls	r3, r3, #2
 800aa0c:	5cd3      	ldrb	r3, [r2, r3]
 800aa0e:	227f      	movs	r2, #127	; 0x7f
 800aa10:	4393      	bics	r3, r2
 800aa12:	b2da      	uxtb	r2, r3
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	0011      	movs	r1, r2
 800aa18:	0018      	movs	r0, r3
 800aa1a:	f001 fcf2 	bl	800c402 <USBD_LL_StallEP>
      break;
 800aa1e:	46c0      	nop			; (mov r8, r8)
  }

  return USBD_OK;
 800aa20:	2300      	movs	r3, #0
}
 800aa22:	0018      	movs	r0, r3
 800aa24:	46bd      	mov	sp, r7
 800aa26:	b002      	add	sp, #8
 800aa28:	bd80      	pop	{r7, pc}
 800aa2a:	46c0      	nop			; (mov r8, r8)
 800aa2c:	000002ae 	.word	0x000002ae

0800aa30 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800aa30:	b580      	push	{r7, lr}
 800aa32:	b086      	sub	sp, #24
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	60f8      	str	r0, [r7, #12]
 800aa38:	607a      	str	r2, [r7, #4]
 800aa3a:	200b      	movs	r0, #11
 800aa3c:	183b      	adds	r3, r7, r0
 800aa3e:	1c0a      	adds	r2, r1, #0
 800aa40:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800aa42:	183b      	adds	r3, r7, r0
 800aa44:	781b      	ldrb	r3, [r3, #0]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d154      	bne.n	800aaf4 <USBD_LL_DataOutStage+0xc4>
  {
    pep = &pdev->ep_out[0];
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	3355      	adds	r3, #85	; 0x55
 800aa4e:	33ff      	adds	r3, #255	; 0xff
 800aa50:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800aa52:	68fa      	ldr	r2, [r7, #12]
 800aa54:	23a5      	movs	r3, #165	; 0xa5
 800aa56:	009b      	lsls	r3, r3, #2
 800aa58:	58d3      	ldr	r3, [r2, r3]
 800aa5a:	2b03      	cmp	r3, #3
 800aa5c:	d139      	bne.n	800aad2 <USBD_LL_DataOutStage+0xa2>
    {
      if (pep->rem_length > pep->maxpacket)
 800aa5e:	697b      	ldr	r3, [r7, #20]
 800aa60:	68da      	ldr	r2, [r3, #12]
 800aa62:	697b      	ldr	r3, [r7, #20]
 800aa64:	691b      	ldr	r3, [r3, #16]
 800aa66:	429a      	cmp	r2, r3
 800aa68:	d919      	bls.n	800aa9e <USBD_LL_DataOutStage+0x6e>
      {
        pep->rem_length -= pep->maxpacket;
 800aa6a:	697b      	ldr	r3, [r7, #20]
 800aa6c:	68da      	ldr	r2, [r3, #12]
 800aa6e:	697b      	ldr	r3, [r7, #20]
 800aa70:	691b      	ldr	r3, [r3, #16]
 800aa72:	1ad2      	subs	r2, r2, r3
 800aa74:	697b      	ldr	r3, [r7, #20]
 800aa76:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800aa78:	697b      	ldr	r3, [r7, #20]
 800aa7a:	68da      	ldr	r2, [r3, #12]
 800aa7c:	697b      	ldr	r3, [r7, #20]
 800aa7e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800aa80:	429a      	cmp	r2, r3
 800aa82:	d203      	bcs.n	800aa8c <USBD_LL_DataOutStage+0x5c>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800aa84:	697b      	ldr	r3, [r7, #20]
 800aa86:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800aa88:	b29b      	uxth	r3, r3
 800aa8a:	e002      	b.n	800aa92 <USBD_LL_DataOutStage+0x62>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800aa8c:	697b      	ldr	r3, [r7, #20]
 800aa8e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800aa90:	b29b      	uxth	r3, r3
 800aa92:	6879      	ldr	r1, [r7, #4]
 800aa94:	68f8      	ldr	r0, [r7, #12]
 800aa96:	001a      	movs	r2, r3
 800aa98:	f001 f89b 	bl	800bbd2 <USBD_CtlContinueRx>
 800aa9c:	e045      	b.n	800ab2a <USBD_LL_DataOutStage+0xfa>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800aa9e:	68fa      	ldr	r2, [r7, #12]
 800aaa0:	23ad      	movs	r3, #173	; 0xad
 800aaa2:	009b      	lsls	r3, r3, #2
 800aaa4:	58d3      	ldr	r3, [r2, r3]
 800aaa6:	691b      	ldr	r3, [r3, #16]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d00d      	beq.n	800aac8 <USBD_LL_DataOutStage+0x98>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800aaac:	68fa      	ldr	r2, [r7, #12]
 800aaae:	23a7      	movs	r3, #167	; 0xa7
 800aab0:	009b      	lsls	r3, r3, #2
 800aab2:	5cd3      	ldrb	r3, [r2, r3]
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800aab4:	2b03      	cmp	r3, #3
 800aab6:	d107      	bne.n	800aac8 <USBD_LL_DataOutStage+0x98>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800aab8:	68fa      	ldr	r2, [r7, #12]
 800aaba:	23ad      	movs	r3, #173	; 0xad
 800aabc:	009b      	lsls	r3, r3, #2
 800aabe:	58d3      	ldr	r3, [r2, r3]
 800aac0:	691b      	ldr	r3, [r3, #16]
 800aac2:	68fa      	ldr	r2, [r7, #12]
 800aac4:	0010      	movs	r0, r2
 800aac6:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	0018      	movs	r0, r3
 800aacc:	f001 f894 	bl	800bbf8 <USBD_CtlSendStatus>
 800aad0:	e02b      	b.n	800ab2a <USBD_LL_DataOutStage+0xfa>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800aad2:	68fa      	ldr	r2, [r7, #12]
 800aad4:	23a5      	movs	r3, #165	; 0xa5
 800aad6:	009b      	lsls	r3, r3, #2
 800aad8:	58d3      	ldr	r3, [r2, r3]
 800aada:	2b05      	cmp	r3, #5
 800aadc:	d125      	bne.n	800ab2a <USBD_LL_DataOutStage+0xfa>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800aade:	68fa      	ldr	r2, [r7, #12]
 800aae0:	23a5      	movs	r3, #165	; 0xa5
 800aae2:	009b      	lsls	r3, r3, #2
 800aae4:	2100      	movs	r1, #0
 800aae6:	50d1      	str	r1, [r2, r3]
        USBD_LL_StallEP(pdev, 0U);
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	2100      	movs	r1, #0
 800aaec:	0018      	movs	r0, r3
 800aaee:	f001 fc88 	bl	800c402 <USBD_LL_StallEP>
 800aaf2:	e01a      	b.n	800ab2a <USBD_LL_DataOutStage+0xfa>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800aaf4:	68fa      	ldr	r2, [r7, #12]
 800aaf6:	23ad      	movs	r3, #173	; 0xad
 800aaf8:	009b      	lsls	r3, r3, #2
 800aafa:	58d3      	ldr	r3, [r2, r3]
 800aafc:	699b      	ldr	r3, [r3, #24]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d011      	beq.n	800ab26 <USBD_LL_DataOutStage+0xf6>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ab02:	68fa      	ldr	r2, [r7, #12]
 800ab04:	23a7      	movs	r3, #167	; 0xa7
 800ab06:	009b      	lsls	r3, r3, #2
 800ab08:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataOut != NULL) &&
 800ab0a:	2b03      	cmp	r3, #3
 800ab0c:	d10b      	bne.n	800ab26 <USBD_LL_DataOutStage+0xf6>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800ab0e:	68fa      	ldr	r2, [r7, #12]
 800ab10:	23ad      	movs	r3, #173	; 0xad
 800ab12:	009b      	lsls	r3, r3, #2
 800ab14:	58d3      	ldr	r3, [r2, r3]
 800ab16:	699b      	ldr	r3, [r3, #24]
 800ab18:	220b      	movs	r2, #11
 800ab1a:	18ba      	adds	r2, r7, r2
 800ab1c:	7811      	ldrb	r1, [r2, #0]
 800ab1e:	68fa      	ldr	r2, [r7, #12]
 800ab20:	0010      	movs	r0, r2
 800ab22:	4798      	blx	r3
 800ab24:	e001      	b.n	800ab2a <USBD_LL_DataOutStage+0xfa>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800ab26:	2302      	movs	r3, #2
 800ab28:	e000      	b.n	800ab2c <USBD_LL_DataOutStage+0xfc>
  }

  return USBD_OK;
 800ab2a:	2300      	movs	r3, #0
}
 800ab2c:	0018      	movs	r0, r3
 800ab2e:	46bd      	mov	sp, r7
 800ab30:	b006      	add	sp, #24
 800ab32:	bd80      	pop	{r7, pc}

0800ab34 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b086      	sub	sp, #24
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	60f8      	str	r0, [r7, #12]
 800ab3c:	607a      	str	r2, [r7, #4]
 800ab3e:	200b      	movs	r0, #11
 800ab40:	183b      	adds	r3, r7, r0
 800ab42:	1c0a      	adds	r2, r1, #0
 800ab44:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800ab46:	183b      	adds	r3, r7, r0
 800ab48:	781b      	ldrb	r3, [r3, #0]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d000      	beq.n	800ab50 <USBD_LL_DataInStage+0x1c>
 800ab4e:	e08e      	b.n	800ac6e <USBD_LL_DataInStage+0x13a>
  {
    pep = &pdev->ep_in[0];
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	3314      	adds	r3, #20
 800ab54:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ab56:	68fa      	ldr	r2, [r7, #12]
 800ab58:	23a5      	movs	r3, #165	; 0xa5
 800ab5a:	009b      	lsls	r3, r3, #2
 800ab5c:	58d3      	ldr	r3, [r2, r3]
 800ab5e:	2b02      	cmp	r3, #2
 800ab60:	d164      	bne.n	800ac2c <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 800ab62:	697b      	ldr	r3, [r7, #20]
 800ab64:	68da      	ldr	r2, [r3, #12]
 800ab66:	697b      	ldr	r3, [r7, #20]
 800ab68:	691b      	ldr	r3, [r3, #16]
 800ab6a:	429a      	cmp	r2, r3
 800ab6c:	d915      	bls.n	800ab9a <USBD_LL_DataInStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800ab6e:	697b      	ldr	r3, [r7, #20]
 800ab70:	68da      	ldr	r2, [r3, #12]
 800ab72:	697b      	ldr	r3, [r7, #20]
 800ab74:	691b      	ldr	r3, [r3, #16]
 800ab76:	1ad2      	subs	r2, r2, r3
 800ab78:	697b      	ldr	r3, [r7, #20]
 800ab7a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800ab7c:	697b      	ldr	r3, [r7, #20]
 800ab7e:	68db      	ldr	r3, [r3, #12]
 800ab80:	b29a      	uxth	r2, r3
 800ab82:	6879      	ldr	r1, [r7, #4]
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	0018      	movs	r0, r3
 800ab88:	f000 ffec 	bl	800bb64 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ab8c:	68f8      	ldr	r0, [r7, #12]
 800ab8e:	2300      	movs	r3, #0
 800ab90:	2200      	movs	r2, #0
 800ab92:	2100      	movs	r1, #0
 800ab94:	f001 fd1e 	bl	800c5d4 <USBD_LL_PrepareReceive>
 800ab98:	e059      	b.n	800ac4e <USBD_LL_DataInStage+0x11a>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800ab9a:	697b      	ldr	r3, [r7, #20]
 800ab9c:	689a      	ldr	r2, [r3, #8]
 800ab9e:	697b      	ldr	r3, [r7, #20]
 800aba0:	691b      	ldr	r3, [r3, #16]
 800aba2:	0019      	movs	r1, r3
 800aba4:	0010      	movs	r0, r2
 800aba6:	f7f5 fb47 	bl	8000238 <__aeabi_uidivmod>
 800abaa:	1e0b      	subs	r3, r1, #0
 800abac:	d11f      	bne.n	800abee <USBD_LL_DataInStage+0xba>
            (pep->total_length >= pep->maxpacket) &&
 800abae:	697b      	ldr	r3, [r7, #20]
 800abb0:	689a      	ldr	r2, [r3, #8]
 800abb2:	697b      	ldr	r3, [r7, #20]
 800abb4:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800abb6:	429a      	cmp	r2, r3
 800abb8:	d319      	bcc.n	800abee <USBD_LL_DataInStage+0xba>
            (pep->total_length < pdev->ep0_data_len))
 800abba:	697b      	ldr	r3, [r7, #20]
 800abbc:	689a      	ldr	r2, [r3, #8]
 800abbe:	68f9      	ldr	r1, [r7, #12]
 800abc0:	23a6      	movs	r3, #166	; 0xa6
 800abc2:	009b      	lsls	r3, r3, #2
 800abc4:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 800abc6:	429a      	cmp	r2, r3
 800abc8:	d211      	bcs.n	800abee <USBD_LL_DataInStage+0xba>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	2200      	movs	r2, #0
 800abce:	2100      	movs	r1, #0
 800abd0:	0018      	movs	r0, r3
 800abd2:	f000 ffc7 	bl	800bb64 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800abd6:	68fa      	ldr	r2, [r7, #12]
 800abd8:	23a6      	movs	r3, #166	; 0xa6
 800abda:	009b      	lsls	r3, r3, #2
 800abdc:	2100      	movs	r1, #0
 800abde:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800abe0:	68f8      	ldr	r0, [r7, #12]
 800abe2:	2300      	movs	r3, #0
 800abe4:	2200      	movs	r2, #0
 800abe6:	2100      	movs	r1, #0
 800abe8:	f001 fcf4 	bl	800c5d4 <USBD_LL_PrepareReceive>
 800abec:	e02f      	b.n	800ac4e <USBD_LL_DataInStage+0x11a>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800abee:	68fa      	ldr	r2, [r7, #12]
 800abf0:	23ad      	movs	r3, #173	; 0xad
 800abf2:	009b      	lsls	r3, r3, #2
 800abf4:	58d3      	ldr	r3, [r2, r3]
 800abf6:	68db      	ldr	r3, [r3, #12]
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d00d      	beq.n	800ac18 <USBD_LL_DataInStage+0xe4>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800abfc:	68fa      	ldr	r2, [r7, #12]
 800abfe:	23a7      	movs	r3, #167	; 0xa7
 800ac00:	009b      	lsls	r3, r3, #2
 800ac02:	5cd3      	ldrb	r3, [r2, r3]
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ac04:	2b03      	cmp	r3, #3
 800ac06:	d107      	bne.n	800ac18 <USBD_LL_DataInStage+0xe4>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800ac08:	68fa      	ldr	r2, [r7, #12]
 800ac0a:	23ad      	movs	r3, #173	; 0xad
 800ac0c:	009b      	lsls	r3, r3, #2
 800ac0e:	58d3      	ldr	r3, [r2, r3]
 800ac10:	68db      	ldr	r3, [r3, #12]
 800ac12:	68fa      	ldr	r2, [r7, #12]
 800ac14:	0010      	movs	r0, r2
 800ac16:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	2180      	movs	r1, #128	; 0x80
 800ac1c:	0018      	movs	r0, r3
 800ac1e:	f001 fbf0 	bl	800c402 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	0018      	movs	r0, r3
 800ac26:	f000 fffb 	bl	800bc20 <USBD_CtlReceiveStatus>
 800ac2a:	e010      	b.n	800ac4e <USBD_LL_DataInStage+0x11a>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800ac2c:	68fa      	ldr	r2, [r7, #12]
 800ac2e:	23a5      	movs	r3, #165	; 0xa5
 800ac30:	009b      	lsls	r3, r3, #2
 800ac32:	58d3      	ldr	r3, [r2, r3]
 800ac34:	2b04      	cmp	r3, #4
 800ac36:	d005      	beq.n	800ac44 <USBD_LL_DataInStage+0x110>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800ac38:	68fa      	ldr	r2, [r7, #12]
 800ac3a:	23a5      	movs	r3, #165	; 0xa5
 800ac3c:	009b      	lsls	r3, r3, #2
 800ac3e:	58d3      	ldr	r3, [r2, r3]
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d104      	bne.n	800ac4e <USBD_LL_DataInStage+0x11a>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	2180      	movs	r1, #128	; 0x80
 800ac48:	0018      	movs	r0, r3
 800ac4a:	f001 fbda 	bl	800c402 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800ac4e:	68fa      	ldr	r2, [r7, #12]
 800ac50:	23a8      	movs	r3, #168	; 0xa8
 800ac52:	009b      	lsls	r3, r3, #2
 800ac54:	5cd3      	ldrb	r3, [r2, r3]
 800ac56:	2b01      	cmp	r3, #1
 800ac58:	d124      	bne.n	800aca4 <USBD_LL_DataInStage+0x170>
    {
      USBD_RunTestMode(pdev);
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	0018      	movs	r0, r3
 800ac5e:	f7ff fe43 	bl	800a8e8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ac62:	68fa      	ldr	r2, [r7, #12]
 800ac64:	23a8      	movs	r3, #168	; 0xa8
 800ac66:	009b      	lsls	r3, r3, #2
 800ac68:	2100      	movs	r1, #0
 800ac6a:	54d1      	strb	r1, [r2, r3]
 800ac6c:	e01a      	b.n	800aca4 <USBD_LL_DataInStage+0x170>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800ac6e:	68fa      	ldr	r2, [r7, #12]
 800ac70:	23ad      	movs	r3, #173	; 0xad
 800ac72:	009b      	lsls	r3, r3, #2
 800ac74:	58d3      	ldr	r3, [r2, r3]
 800ac76:	695b      	ldr	r3, [r3, #20]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d011      	beq.n	800aca0 <USBD_LL_DataInStage+0x16c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ac7c:	68fa      	ldr	r2, [r7, #12]
 800ac7e:	23a7      	movs	r3, #167	; 0xa7
 800ac80:	009b      	lsls	r3, r3, #2
 800ac82:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataIn != NULL) &&
 800ac84:	2b03      	cmp	r3, #3
 800ac86:	d10b      	bne.n	800aca0 <USBD_LL_DataInStage+0x16c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800ac88:	68fa      	ldr	r2, [r7, #12]
 800ac8a:	23ad      	movs	r3, #173	; 0xad
 800ac8c:	009b      	lsls	r3, r3, #2
 800ac8e:	58d3      	ldr	r3, [r2, r3]
 800ac90:	695b      	ldr	r3, [r3, #20]
 800ac92:	220b      	movs	r2, #11
 800ac94:	18ba      	adds	r2, r7, r2
 800ac96:	7811      	ldrb	r1, [r2, #0]
 800ac98:	68fa      	ldr	r2, [r7, #12]
 800ac9a:	0010      	movs	r0, r2
 800ac9c:	4798      	blx	r3
 800ac9e:	e001      	b.n	800aca4 <USBD_LL_DataInStage+0x170>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800aca0:	2302      	movs	r3, #2
 800aca2:	e000      	b.n	800aca6 <USBD_LL_DataInStage+0x172>
  }

  return USBD_OK;
 800aca4:	2300      	movs	r3, #0
}
 800aca6:	0018      	movs	r0, r3
 800aca8:	46bd      	mov	sp, r7
 800acaa:	b006      	add	sp, #24
 800acac:	bd80      	pop	{r7, pc}

0800acae <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800acae:	b580      	push	{r7, lr}
 800acb0:	b082      	sub	sp, #8
 800acb2:	af00      	add	r7, sp, #0
 800acb4:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800acb6:	6878      	ldr	r0, [r7, #4]
 800acb8:	2340      	movs	r3, #64	; 0x40
 800acba:	2200      	movs	r2, #0
 800acbc:	2100      	movs	r1, #0
 800acbe:	f001 fb3e 	bl	800c33e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800acc2:	687a      	ldr	r2, [r7, #4]
 800acc4:	23ac      	movs	r3, #172	; 0xac
 800acc6:	005b      	lsls	r3, r3, #1
 800acc8:	2101      	movs	r1, #1
 800acca:	50d1      	str	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800accc:	687a      	ldr	r2, [r7, #4]
 800acce:	23b2      	movs	r3, #178	; 0xb2
 800acd0:	005b      	lsls	r3, r3, #1
 800acd2:	2140      	movs	r1, #64	; 0x40
 800acd4:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800acd6:	6878      	ldr	r0, [r7, #4]
 800acd8:	2340      	movs	r3, #64	; 0x40
 800acda:	2200      	movs	r2, #0
 800acdc:	2180      	movs	r1, #128	; 0x80
 800acde:	f001 fb2e 	bl	800c33e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	2201      	movs	r2, #1
 800ace6:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	2240      	movs	r2, #64	; 0x40
 800acec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800acee:	687a      	ldr	r2, [r7, #4]
 800acf0:	23a7      	movs	r3, #167	; 0xa7
 800acf2:	009b      	lsls	r3, r3, #2
 800acf4:	2101      	movs	r1, #1
 800acf6:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 800acf8:	687a      	ldr	r2, [r7, #4]
 800acfa:	23a5      	movs	r3, #165	; 0xa5
 800acfc:	009b      	lsls	r3, r3, #2
 800acfe:	2100      	movs	r1, #0
 800ad00:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	2200      	movs	r2, #0
 800ad06:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ad08:	687a      	ldr	r2, [r7, #4]
 800ad0a:	23a9      	movs	r3, #169	; 0xa9
 800ad0c:	009b      	lsls	r3, r3, #2
 800ad0e:	2100      	movs	r1, #0
 800ad10:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData)
 800ad12:	687a      	ldr	r2, [r7, #4]
 800ad14:	23ae      	movs	r3, #174	; 0xae
 800ad16:	009b      	lsls	r3, r3, #2
 800ad18:	58d3      	ldr	r3, [r2, r3]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d00a      	beq.n	800ad34 <USBD_LL_Reset+0x86>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ad1e:	687a      	ldr	r2, [r7, #4]
 800ad20:	23ad      	movs	r3, #173	; 0xad
 800ad22:	009b      	lsls	r3, r3, #2
 800ad24:	58d3      	ldr	r3, [r2, r3]
 800ad26:	685a      	ldr	r2, [r3, #4]
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	685b      	ldr	r3, [r3, #4]
 800ad2c:	b2d9      	uxtb	r1, r3
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	0018      	movs	r0, r3
 800ad32:	4790      	blx	r2
  }

  return USBD_OK;
 800ad34:	2300      	movs	r3, #0
}
 800ad36:	0018      	movs	r0, r3
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	b002      	add	sp, #8
 800ad3c:	bd80      	pop	{r7, pc}

0800ad3e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ad3e:	b580      	push	{r7, lr}
 800ad40:	b082      	sub	sp, #8
 800ad42:	af00      	add	r7, sp, #0
 800ad44:	6078      	str	r0, [r7, #4]
 800ad46:	000a      	movs	r2, r1
 800ad48:	1cfb      	adds	r3, r7, #3
 800ad4a:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	1cfa      	adds	r2, r7, #3
 800ad50:	7812      	ldrb	r2, [r2, #0]
 800ad52:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ad54:	2300      	movs	r3, #0
}
 800ad56:	0018      	movs	r0, r3
 800ad58:	46bd      	mov	sp, r7
 800ad5a:	b002      	add	sp, #8
 800ad5c:	bd80      	pop	{r7, pc}
	...

0800ad60 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b082      	sub	sp, #8
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800ad68:	687a      	ldr	r2, [r7, #4]
 800ad6a:	23a7      	movs	r3, #167	; 0xa7
 800ad6c:	009b      	lsls	r3, r3, #2
 800ad6e:	5cd1      	ldrb	r1, [r2, r3]
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	4a06      	ldr	r2, [pc, #24]	; (800ad8c <USBD_LL_Suspend+0x2c>)
 800ad74:	5499      	strb	r1, [r3, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800ad76:	687a      	ldr	r2, [r7, #4]
 800ad78:	23a7      	movs	r3, #167	; 0xa7
 800ad7a:	009b      	lsls	r3, r3, #2
 800ad7c:	2104      	movs	r1, #4
 800ad7e:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 800ad80:	2300      	movs	r3, #0
}
 800ad82:	0018      	movs	r0, r3
 800ad84:	46bd      	mov	sp, r7
 800ad86:	b002      	add	sp, #8
 800ad88:	bd80      	pop	{r7, pc}
 800ad8a:	46c0      	nop			; (mov r8, r8)
 800ad8c:	0000029d 	.word	0x0000029d

0800ad90 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b082      	sub	sp, #8
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ad98:	687a      	ldr	r2, [r7, #4]
 800ad9a:	23a7      	movs	r3, #167	; 0xa7
 800ad9c:	009b      	lsls	r3, r3, #2
 800ad9e:	5cd3      	ldrb	r3, [r2, r3]
 800ada0:	2b04      	cmp	r3, #4
 800ada2:	d106      	bne.n	800adb2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	4a05      	ldr	r2, [pc, #20]	; (800adbc <USBD_LL_Resume+0x2c>)
 800ada8:	5c99      	ldrb	r1, [r3, r2]
 800adaa:	687a      	ldr	r2, [r7, #4]
 800adac:	23a7      	movs	r3, #167	; 0xa7
 800adae:	009b      	lsls	r3, r3, #2
 800adb0:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 800adb2:	2300      	movs	r3, #0
}
 800adb4:	0018      	movs	r0, r3
 800adb6:	46bd      	mov	sp, r7
 800adb8:	b002      	add	sp, #8
 800adba:	bd80      	pop	{r7, pc}
 800adbc:	0000029d 	.word	0x0000029d

0800adc0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b082      	sub	sp, #8
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adc8:	687a      	ldr	r2, [r7, #4]
 800adca:	23a7      	movs	r3, #167	; 0xa7
 800adcc:	009b      	lsls	r3, r3, #2
 800adce:	5cd3      	ldrb	r3, [r2, r3]
 800add0:	2b03      	cmp	r3, #3
 800add2:	d10e      	bne.n	800adf2 <USBD_LL_SOF+0x32>
  {
    if (pdev->pClass->SOF != NULL)
 800add4:	687a      	ldr	r2, [r7, #4]
 800add6:	23ad      	movs	r3, #173	; 0xad
 800add8:	009b      	lsls	r3, r3, #2
 800adda:	58d3      	ldr	r3, [r2, r3]
 800addc:	69db      	ldr	r3, [r3, #28]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d007      	beq.n	800adf2 <USBD_LL_SOF+0x32>
    {
      pdev->pClass->SOF(pdev);
 800ade2:	687a      	ldr	r2, [r7, #4]
 800ade4:	23ad      	movs	r3, #173	; 0xad
 800ade6:	009b      	lsls	r3, r3, #2
 800ade8:	58d3      	ldr	r3, [r2, r3]
 800adea:	69db      	ldr	r3, [r3, #28]
 800adec:	687a      	ldr	r2, [r7, #4]
 800adee:	0010      	movs	r0, r2
 800adf0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800adf2:	2300      	movs	r3, #0
}
 800adf4:	0018      	movs	r0, r3
 800adf6:	46bd      	mov	sp, r7
 800adf8:	b002      	add	sp, #8
 800adfa:	bd80      	pop	{r7, pc}

0800adfc <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b084      	sub	sp, #16
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
 800ae04:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ae06:	230f      	movs	r3, #15
 800ae08:	18fb      	adds	r3, r7, r3
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ae0e:	683b      	ldr	r3, [r7, #0]
 800ae10:	781b      	ldrb	r3, [r3, #0]
 800ae12:	001a      	movs	r2, r3
 800ae14:	2360      	movs	r3, #96	; 0x60
 800ae16:	4013      	ands	r3, r2
 800ae18:	2b40      	cmp	r3, #64	; 0x40
 800ae1a:	d004      	beq.n	800ae26 <USBD_StdDevReq+0x2a>
 800ae1c:	d84f      	bhi.n	800aebe <USBD_StdDevReq+0xc2>
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d00b      	beq.n	800ae3a <USBD_StdDevReq+0x3e>
 800ae22:	2b20      	cmp	r3, #32
 800ae24:	d14b      	bne.n	800aebe <USBD_StdDevReq+0xc2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800ae26:	687a      	ldr	r2, [r7, #4]
 800ae28:	23ad      	movs	r3, #173	; 0xad
 800ae2a:	009b      	lsls	r3, r3, #2
 800ae2c:	58d3      	ldr	r3, [r2, r3]
 800ae2e:	689b      	ldr	r3, [r3, #8]
 800ae30:	6839      	ldr	r1, [r7, #0]
 800ae32:	687a      	ldr	r2, [r7, #4]
 800ae34:	0010      	movs	r0, r2
 800ae36:	4798      	blx	r3
      break;
 800ae38:	e048      	b.n	800aecc <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ae3a:	683b      	ldr	r3, [r7, #0]
 800ae3c:	785b      	ldrb	r3, [r3, #1]
 800ae3e:	2b09      	cmp	r3, #9
 800ae40:	d835      	bhi.n	800aeae <USBD_StdDevReq+0xb2>
 800ae42:	009a      	lsls	r2, r3, #2
 800ae44:	4b25      	ldr	r3, [pc, #148]	; (800aedc <USBD_StdDevReq+0xe0>)
 800ae46:	18d3      	adds	r3, r2, r3
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ae4c:	683a      	ldr	r2, [r7, #0]
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	0011      	movs	r1, r2
 800ae52:	0018      	movs	r0, r3
 800ae54:	f000 fa52 	bl	800b2fc <USBD_GetDescriptor>
          break;
 800ae58:	e030      	b.n	800aebc <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800ae5a:	683a      	ldr	r2, [r7, #0]
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	0011      	movs	r1, r2
 800ae60:	0018      	movs	r0, r3
 800ae62:	f000 fbfd 	bl	800b660 <USBD_SetAddress>
          break;
 800ae66:	e029      	b.n	800aebc <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800ae68:	683a      	ldr	r2, [r7, #0]
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	0011      	movs	r1, r2
 800ae6e:	0018      	movs	r0, r3
 800ae70:	f000 fc4a 	bl	800b708 <USBD_SetConfig>
          break;
 800ae74:	e022      	b.n	800aebc <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ae76:	683a      	ldr	r2, [r7, #0]
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	0011      	movs	r1, r2
 800ae7c:	0018      	movs	r0, r3
 800ae7e:	f000 fce7 	bl	800b850 <USBD_GetConfig>
          break;
 800ae82:	e01b      	b.n	800aebc <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ae84:	683a      	ldr	r2, [r7, #0]
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	0011      	movs	r1, r2
 800ae8a:	0018      	movs	r0, r3
 800ae8c:	f000 fd1b 	bl	800b8c6 <USBD_GetStatus>
          break;
 800ae90:	e014      	b.n	800aebc <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ae92:	683a      	ldr	r2, [r7, #0]
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	0011      	movs	r1, r2
 800ae98:	0018      	movs	r0, r3
 800ae9a:	f000 fd4e 	bl	800b93a <USBD_SetFeature>
          break;
 800ae9e:	e00d      	b.n	800aebc <USBD_StdDevReq+0xc0>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800aea0:	683a      	ldr	r2, [r7, #0]
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	0011      	movs	r1, r2
 800aea6:	0018      	movs	r0, r3
 800aea8:	f000 fd5d 	bl	800b966 <USBD_ClrFeature>
          break;
 800aeac:	e006      	b.n	800aebc <USBD_StdDevReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800aeae:	683a      	ldr	r2, [r7, #0]
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	0011      	movs	r1, r2
 800aeb4:	0018      	movs	r0, r3
 800aeb6:	f000 fdb7 	bl	800ba28 <USBD_CtlError>
          break;
 800aeba:	46c0      	nop			; (mov r8, r8)
      }
      break;
 800aebc:	e006      	b.n	800aecc <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800aebe:	683a      	ldr	r2, [r7, #0]
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	0011      	movs	r1, r2
 800aec4:	0018      	movs	r0, r3
 800aec6:	f000 fdaf 	bl	800ba28 <USBD_CtlError>
      break;
 800aeca:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 800aecc:	230f      	movs	r3, #15
 800aece:	18fb      	adds	r3, r7, r3
 800aed0:	781b      	ldrb	r3, [r3, #0]
}
 800aed2:	0018      	movs	r0, r3
 800aed4:	46bd      	mov	sp, r7
 800aed6:	b004      	add	sp, #16
 800aed8:	bd80      	pop	{r7, pc}
 800aeda:	46c0      	nop			; (mov r8, r8)
 800aedc:	0800d150 	.word	0x0800d150

0800aee0 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800aee0:	b5b0      	push	{r4, r5, r7, lr}
 800aee2:	b084      	sub	sp, #16
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	6078      	str	r0, [r7, #4]
 800aee8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aeea:	230f      	movs	r3, #15
 800aeec:	18fb      	adds	r3, r7, r3
 800aeee:	2200      	movs	r2, #0
 800aef0:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	781b      	ldrb	r3, [r3, #0]
 800aef6:	001a      	movs	r2, r3
 800aef8:	2360      	movs	r3, #96	; 0x60
 800aefa:	4013      	ands	r3, r2
 800aefc:	2b40      	cmp	r3, #64	; 0x40
 800aefe:	d004      	beq.n	800af0a <USBD_StdItfReq+0x2a>
 800af00:	d839      	bhi.n	800af76 <USBD_StdItfReq+0x96>
 800af02:	2b00      	cmp	r3, #0
 800af04:	d001      	beq.n	800af0a <USBD_StdItfReq+0x2a>
 800af06:	2b20      	cmp	r3, #32
 800af08:	d135      	bne.n	800af76 <USBD_StdItfReq+0x96>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800af0a:	687a      	ldr	r2, [r7, #4]
 800af0c:	23a7      	movs	r3, #167	; 0xa7
 800af0e:	009b      	lsls	r3, r3, #2
 800af10:	5cd3      	ldrb	r3, [r2, r3]
 800af12:	3b01      	subs	r3, #1
 800af14:	2b02      	cmp	r3, #2
 800af16:	d825      	bhi.n	800af64 <USBD_StdItfReq+0x84>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	889b      	ldrh	r3, [r3, #4]
 800af1c:	b2db      	uxtb	r3, r3
 800af1e:	2b01      	cmp	r3, #1
 800af20:	d819      	bhi.n	800af56 <USBD_StdItfReq+0x76>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800af22:	687a      	ldr	r2, [r7, #4]
 800af24:	23ad      	movs	r3, #173	; 0xad
 800af26:	009b      	lsls	r3, r3, #2
 800af28:	58d3      	ldr	r3, [r2, r3]
 800af2a:	689b      	ldr	r3, [r3, #8]
 800af2c:	250f      	movs	r5, #15
 800af2e:	197c      	adds	r4, r7, r5
 800af30:	6839      	ldr	r1, [r7, #0]
 800af32:	687a      	ldr	r2, [r7, #4]
 800af34:	0010      	movs	r0, r2
 800af36:	4798      	blx	r3
 800af38:	0003      	movs	r3, r0
 800af3a:	7023      	strb	r3, [r4, #0]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800af3c:	683b      	ldr	r3, [r7, #0]
 800af3e:	88db      	ldrh	r3, [r3, #6]
 800af40:	2b00      	cmp	r3, #0
 800af42:	d116      	bne.n	800af72 <USBD_StdItfReq+0x92>
 800af44:	197b      	adds	r3, r7, r5
 800af46:	781b      	ldrb	r3, [r3, #0]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d112      	bne.n	800af72 <USBD_StdItfReq+0x92>
            {
              USBD_CtlSendStatus(pdev);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	0018      	movs	r0, r3
 800af50:	f000 fe52 	bl	800bbf8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800af54:	e00d      	b.n	800af72 <USBD_StdItfReq+0x92>
            USBD_CtlError(pdev, req);
 800af56:	683a      	ldr	r2, [r7, #0]
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	0011      	movs	r1, r2
 800af5c:	0018      	movs	r0, r3
 800af5e:	f000 fd63 	bl	800ba28 <USBD_CtlError>
          break;
 800af62:	e006      	b.n	800af72 <USBD_StdItfReq+0x92>

        default:
          USBD_CtlError(pdev, req);
 800af64:	683a      	ldr	r2, [r7, #0]
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	0011      	movs	r1, r2
 800af6a:	0018      	movs	r0, r3
 800af6c:	f000 fd5c 	bl	800ba28 <USBD_CtlError>
          break;
 800af70:	e000      	b.n	800af74 <USBD_StdItfReq+0x94>
          break;
 800af72:	46c0      	nop			; (mov r8, r8)
      }
      break;
 800af74:	e006      	b.n	800af84 <USBD_StdItfReq+0xa4>

    default:
      USBD_CtlError(pdev, req);
 800af76:	683a      	ldr	r2, [r7, #0]
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	0011      	movs	r1, r2
 800af7c:	0018      	movs	r0, r3
 800af7e:	f000 fd53 	bl	800ba28 <USBD_CtlError>
      break;
 800af82:	46c0      	nop			; (mov r8, r8)
  }

  return USBD_OK;
 800af84:	2300      	movs	r3, #0
}
 800af86:	0018      	movs	r0, r3
 800af88:	46bd      	mov	sp, r7
 800af8a:	b004      	add	sp, #16
 800af8c:	bdb0      	pop	{r4, r5, r7, pc}

0800af8e <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800af8e:	b5b0      	push	{r4, r5, r7, lr}
 800af90:	b084      	sub	sp, #16
 800af92:	af00      	add	r7, sp, #0
 800af94:	6078      	str	r0, [r7, #4]
 800af96:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800af98:	230f      	movs	r3, #15
 800af9a:	18fb      	adds	r3, r7, r3
 800af9c:	2200      	movs	r2, #0
 800af9e:	701a      	strb	r2, [r3, #0]
  ep_addr  = LOBYTE(req->wIndex);
 800afa0:	683b      	ldr	r3, [r7, #0]
 800afa2:	889a      	ldrh	r2, [r3, #4]
 800afa4:	230e      	movs	r3, #14
 800afa6:	18fb      	adds	r3, r7, r3
 800afa8:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800afaa:	683b      	ldr	r3, [r7, #0]
 800afac:	781b      	ldrb	r3, [r3, #0]
 800afae:	001a      	movs	r2, r3
 800afb0:	2360      	movs	r3, #96	; 0x60
 800afb2:	4013      	ands	r3, r2
 800afb4:	2b40      	cmp	r3, #64	; 0x40
 800afb6:	d006      	beq.n	800afc6 <USBD_StdEPReq+0x38>
 800afb8:	d900      	bls.n	800afbc <USBD_StdEPReq+0x2e>
 800afba:	e190      	b.n	800b2de <USBD_StdEPReq+0x350>
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d00c      	beq.n	800afda <USBD_StdEPReq+0x4c>
 800afc0:	2b20      	cmp	r3, #32
 800afc2:	d000      	beq.n	800afc6 <USBD_StdEPReq+0x38>
 800afc4:	e18b      	b.n	800b2de <USBD_StdEPReq+0x350>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800afc6:	687a      	ldr	r2, [r7, #4]
 800afc8:	23ad      	movs	r3, #173	; 0xad
 800afca:	009b      	lsls	r3, r3, #2
 800afcc:	58d3      	ldr	r3, [r2, r3]
 800afce:	689b      	ldr	r3, [r3, #8]
 800afd0:	6839      	ldr	r1, [r7, #0]
 800afd2:	687a      	ldr	r2, [r7, #4]
 800afd4:	0010      	movs	r0, r2
 800afd6:	4798      	blx	r3
      break;
 800afd8:	e188      	b.n	800b2ec <USBD_StdEPReq+0x35e>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800afda:	683b      	ldr	r3, [r7, #0]
 800afdc:	781b      	ldrb	r3, [r3, #0]
 800afde:	001a      	movs	r2, r3
 800afe0:	2360      	movs	r3, #96	; 0x60
 800afe2:	4013      	ands	r3, r2
 800afe4:	2b20      	cmp	r3, #32
 800afe6:	d10f      	bne.n	800b008 <USBD_StdEPReq+0x7a>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800afe8:	687a      	ldr	r2, [r7, #4]
 800afea:	23ad      	movs	r3, #173	; 0xad
 800afec:	009b      	lsls	r3, r3, #2
 800afee:	58d3      	ldr	r3, [r2, r3]
 800aff0:	689b      	ldr	r3, [r3, #8]
 800aff2:	250f      	movs	r5, #15
 800aff4:	197c      	adds	r4, r7, r5
 800aff6:	6839      	ldr	r1, [r7, #0]
 800aff8:	687a      	ldr	r2, [r7, #4]
 800affa:	0010      	movs	r0, r2
 800affc:	4798      	blx	r3
 800affe:	0003      	movs	r3, r0
 800b000:	7023      	strb	r3, [r4, #0]

        return ret;
 800b002:	197b      	adds	r3, r7, r5
 800b004:	781b      	ldrb	r3, [r3, #0]
 800b006:	e174      	b.n	800b2f2 <USBD_StdEPReq+0x364>
      }

      switch (req->bRequest)
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	785b      	ldrb	r3, [r3, #1]
 800b00c:	2b03      	cmp	r3, #3
 800b00e:	d007      	beq.n	800b020 <USBD_StdEPReq+0x92>
 800b010:	dd00      	ble.n	800b014 <USBD_StdEPReq+0x86>
 800b012:	e15c      	b.n	800b2ce <USBD_StdEPReq+0x340>
 800b014:	2b00      	cmp	r3, #0
 800b016:	d100      	bne.n	800b01a <USBD_StdEPReq+0x8c>
 800b018:	e092      	b.n	800b140 <USBD_StdEPReq+0x1b2>
 800b01a:	2b01      	cmp	r3, #1
 800b01c:	d04b      	beq.n	800b0b6 <USBD_StdEPReq+0x128>
 800b01e:	e156      	b.n	800b2ce <USBD_StdEPReq+0x340>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b020:	687a      	ldr	r2, [r7, #4]
 800b022:	23a7      	movs	r3, #167	; 0xa7
 800b024:	009b      	lsls	r3, r3, #2
 800b026:	5cd3      	ldrb	r3, [r2, r3]
 800b028:	2b02      	cmp	r3, #2
 800b02a:	d002      	beq.n	800b032 <USBD_StdEPReq+0xa4>
 800b02c:	2b03      	cmp	r3, #3
 800b02e:	d01d      	beq.n	800b06c <USBD_StdEPReq+0xde>
 800b030:	e039      	b.n	800b0a6 <USBD_StdEPReq+0x118>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b032:	220e      	movs	r2, #14
 800b034:	18bb      	adds	r3, r7, r2
 800b036:	781b      	ldrb	r3, [r3, #0]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d010      	beq.n	800b05e <USBD_StdEPReq+0xd0>
 800b03c:	18bb      	adds	r3, r7, r2
 800b03e:	781b      	ldrb	r3, [r3, #0]
 800b040:	2b80      	cmp	r3, #128	; 0x80
 800b042:	d00c      	beq.n	800b05e <USBD_StdEPReq+0xd0>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800b044:	18bb      	adds	r3, r7, r2
 800b046:	781a      	ldrb	r2, [r3, #0]
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	0011      	movs	r1, r2
 800b04c:	0018      	movs	r0, r3
 800b04e:	f001 f9d8 	bl	800c402 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	2180      	movs	r1, #128	; 0x80
 800b056:	0018      	movs	r0, r3
 800b058:	f001 f9d3 	bl	800c402 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b05c:	e02a      	b.n	800b0b4 <USBD_StdEPReq+0x126>
                USBD_CtlError(pdev, req);
 800b05e:	683a      	ldr	r2, [r7, #0]
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	0011      	movs	r1, r2
 800b064:	0018      	movs	r0, r3
 800b066:	f000 fcdf 	bl	800ba28 <USBD_CtlError>
              break;
 800b06a:	e023      	b.n	800b0b4 <USBD_StdEPReq+0x126>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b06c:	683b      	ldr	r3, [r7, #0]
 800b06e:	885b      	ldrh	r3, [r3, #2]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d113      	bne.n	800b09c <USBD_StdEPReq+0x10e>
              {
                if ((ep_addr != 0x00U) &&
 800b074:	220e      	movs	r2, #14
 800b076:	18bb      	adds	r3, r7, r2
 800b078:	781b      	ldrb	r3, [r3, #0]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d00e      	beq.n	800b09c <USBD_StdEPReq+0x10e>
 800b07e:	18bb      	adds	r3, r7, r2
 800b080:	781b      	ldrb	r3, [r3, #0]
 800b082:	2b80      	cmp	r3, #128	; 0x80
 800b084:	d00a      	beq.n	800b09c <USBD_StdEPReq+0x10e>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b086:	683b      	ldr	r3, [r7, #0]
 800b088:	88db      	ldrh	r3, [r3, #6]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d106      	bne.n	800b09c <USBD_StdEPReq+0x10e>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800b08e:	18bb      	adds	r3, r7, r2
 800b090:	781a      	ldrb	r2, [r3, #0]
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	0011      	movs	r1, r2
 800b096:	0018      	movs	r0, r3
 800b098:	f001 f9b3 	bl	800c402 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	0018      	movs	r0, r3
 800b0a0:	f000 fdaa 	bl	800bbf8 <USBD_CtlSendStatus>

              break;
 800b0a4:	e006      	b.n	800b0b4 <USBD_StdEPReq+0x126>

            default:
              USBD_CtlError(pdev, req);
 800b0a6:	683a      	ldr	r2, [r7, #0]
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	0011      	movs	r1, r2
 800b0ac:	0018      	movs	r0, r3
 800b0ae:	f000 fcbb 	bl	800ba28 <USBD_CtlError>
              break;
 800b0b2:	46c0      	nop			; (mov r8, r8)
          }
          break;
 800b0b4:	e112      	b.n	800b2dc <USBD_StdEPReq+0x34e>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b0b6:	687a      	ldr	r2, [r7, #4]
 800b0b8:	23a7      	movs	r3, #167	; 0xa7
 800b0ba:	009b      	lsls	r3, r3, #2
 800b0bc:	5cd3      	ldrb	r3, [r2, r3]
 800b0be:	2b02      	cmp	r3, #2
 800b0c0:	d002      	beq.n	800b0c8 <USBD_StdEPReq+0x13a>
 800b0c2:	2b03      	cmp	r3, #3
 800b0c4:	d01d      	beq.n	800b102 <USBD_StdEPReq+0x174>
 800b0c6:	e032      	b.n	800b12e <USBD_StdEPReq+0x1a0>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b0c8:	220e      	movs	r2, #14
 800b0ca:	18bb      	adds	r3, r7, r2
 800b0cc:	781b      	ldrb	r3, [r3, #0]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d010      	beq.n	800b0f4 <USBD_StdEPReq+0x166>
 800b0d2:	18bb      	adds	r3, r7, r2
 800b0d4:	781b      	ldrb	r3, [r3, #0]
 800b0d6:	2b80      	cmp	r3, #128	; 0x80
 800b0d8:	d00c      	beq.n	800b0f4 <USBD_StdEPReq+0x166>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800b0da:	18bb      	adds	r3, r7, r2
 800b0dc:	781a      	ldrb	r2, [r3, #0]
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	0011      	movs	r1, r2
 800b0e2:	0018      	movs	r0, r3
 800b0e4:	f001 f98d 	bl	800c402 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	2180      	movs	r1, #128	; 0x80
 800b0ec:	0018      	movs	r0, r3
 800b0ee:	f001 f988 	bl	800c402 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b0f2:	e024      	b.n	800b13e <USBD_StdEPReq+0x1b0>
                USBD_CtlError(pdev, req);
 800b0f4:	683a      	ldr	r2, [r7, #0]
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	0011      	movs	r1, r2
 800b0fa:	0018      	movs	r0, r3
 800b0fc:	f000 fc94 	bl	800ba28 <USBD_CtlError>
              break;
 800b100:	e01d      	b.n	800b13e <USBD_StdEPReq+0x1b0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	885b      	ldrh	r3, [r3, #2]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d118      	bne.n	800b13c <USBD_StdEPReq+0x1ae>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b10a:	210e      	movs	r1, #14
 800b10c:	187b      	adds	r3, r7, r1
 800b10e:	781b      	ldrb	r3, [r3, #0]
 800b110:	227f      	movs	r2, #127	; 0x7f
 800b112:	4013      	ands	r3, r2
 800b114:	d006      	beq.n	800b124 <USBD_StdEPReq+0x196>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800b116:	187b      	adds	r3, r7, r1
 800b118:	781a      	ldrb	r2, [r3, #0]
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	0011      	movs	r1, r2
 800b11e:	0018      	movs	r0, r3
 800b120:	f001 f99a 	bl	800c458 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	0018      	movs	r0, r3
 800b128:	f000 fd66 	bl	800bbf8 <USBD_CtlSendStatus>
              }
              break;
 800b12c:	e006      	b.n	800b13c <USBD_StdEPReq+0x1ae>

            default:
              USBD_CtlError(pdev, req);
 800b12e:	683a      	ldr	r2, [r7, #0]
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	0011      	movs	r1, r2
 800b134:	0018      	movs	r0, r3
 800b136:	f000 fc77 	bl	800ba28 <USBD_CtlError>
              break;
 800b13a:	e000      	b.n	800b13e <USBD_StdEPReq+0x1b0>
              break;
 800b13c:	46c0      	nop			; (mov r8, r8)
          }
          break;
 800b13e:	e0cd      	b.n	800b2dc <USBD_StdEPReq+0x34e>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b140:	687a      	ldr	r2, [r7, #4]
 800b142:	23a7      	movs	r3, #167	; 0xa7
 800b144:	009b      	lsls	r3, r3, #2
 800b146:	5cd3      	ldrb	r3, [r2, r3]
 800b148:	2b02      	cmp	r3, #2
 800b14a:	d002      	beq.n	800b152 <USBD_StdEPReq+0x1c4>
 800b14c:	2b03      	cmp	r3, #3
 800b14e:	d03c      	beq.n	800b1ca <USBD_StdEPReq+0x23c>
 800b150:	e0b5      	b.n	800b2be <USBD_StdEPReq+0x330>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b152:	220e      	movs	r2, #14
 800b154:	18bb      	adds	r3, r7, r2
 800b156:	781b      	ldrb	r3, [r3, #0]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d00a      	beq.n	800b172 <USBD_StdEPReq+0x1e4>
 800b15c:	18bb      	adds	r3, r7, r2
 800b15e:	781b      	ldrb	r3, [r3, #0]
 800b160:	2b80      	cmp	r3, #128	; 0x80
 800b162:	d006      	beq.n	800b172 <USBD_StdEPReq+0x1e4>
              {
                USBD_CtlError(pdev, req);
 800b164:	683a      	ldr	r2, [r7, #0]
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	0011      	movs	r1, r2
 800b16a:	0018      	movs	r0, r3
 800b16c:	f000 fc5c 	bl	800ba28 <USBD_CtlError>
                break;
 800b170:	e0ac      	b.n	800b2cc <USBD_StdEPReq+0x33e>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b172:	220e      	movs	r2, #14
 800b174:	18bb      	adds	r3, r7, r2
 800b176:	781b      	ldrb	r3, [r3, #0]
 800b178:	b25b      	sxtb	r3, r3
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	da0c      	bge.n	800b198 <USBD_StdEPReq+0x20a>
 800b17e:	18bb      	adds	r3, r7, r2
 800b180:	781b      	ldrb	r3, [r3, #0]
 800b182:	227f      	movs	r2, #127	; 0x7f
 800b184:	401a      	ands	r2, r3
 800b186:	0013      	movs	r3, r2
 800b188:	009b      	lsls	r3, r3, #2
 800b18a:	189b      	adds	r3, r3, r2
 800b18c:	009b      	lsls	r3, r3, #2
 800b18e:	3310      	adds	r3, #16
 800b190:	687a      	ldr	r2, [r7, #4]
 800b192:	18d3      	adds	r3, r2, r3
 800b194:	3304      	adds	r3, #4
 800b196:	e00d      	b.n	800b1b4 <USBD_StdEPReq+0x226>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b198:	230e      	movs	r3, #14
 800b19a:	18fb      	adds	r3, r7, r3
 800b19c:	781b      	ldrb	r3, [r3, #0]
 800b19e:	227f      	movs	r2, #127	; 0x7f
 800b1a0:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b1a2:	0013      	movs	r3, r2
 800b1a4:	009b      	lsls	r3, r3, #2
 800b1a6:	189b      	adds	r3, r3, r2
 800b1a8:	009b      	lsls	r3, r3, #2
 800b1aa:	3351      	adds	r3, #81	; 0x51
 800b1ac:	33ff      	adds	r3, #255	; 0xff
 800b1ae:	687a      	ldr	r2, [r7, #4]
 800b1b0:	18d3      	adds	r3, r2, r3
 800b1b2:	3304      	adds	r3, #4
 800b1b4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b1b6:	68bb      	ldr	r3, [r7, #8]
 800b1b8:	2200      	movs	r2, #0
 800b1ba:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b1bc:	68b9      	ldr	r1, [r7, #8]
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	2202      	movs	r2, #2
 800b1c2:	0018      	movs	r0, r3
 800b1c4:	f000 fcae 	bl	800bb24 <USBD_CtlSendData>
              break;
 800b1c8:	e080      	b.n	800b2cc <USBD_StdEPReq+0x33e>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b1ca:	220e      	movs	r2, #14
 800b1cc:	18bb      	adds	r3, r7, r2
 800b1ce:	781b      	ldrb	r3, [r3, #0]
 800b1d0:	b25b      	sxtb	r3, r3
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	da14      	bge.n	800b200 <USBD_StdEPReq+0x272>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b1d6:	18bb      	adds	r3, r7, r2
 800b1d8:	781b      	ldrb	r3, [r3, #0]
 800b1da:	220f      	movs	r2, #15
 800b1dc:	401a      	ands	r2, r3
 800b1de:	6879      	ldr	r1, [r7, #4]
 800b1e0:	0013      	movs	r3, r2
 800b1e2:	009b      	lsls	r3, r3, #2
 800b1e4:	189b      	adds	r3, r3, r2
 800b1e6:	009b      	lsls	r3, r3, #2
 800b1e8:	18cb      	adds	r3, r1, r3
 800b1ea:	3318      	adds	r3, #24
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d11e      	bne.n	800b230 <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 800b1f2:	683a      	ldr	r2, [r7, #0]
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	0011      	movs	r1, r2
 800b1f8:	0018      	movs	r0, r3
 800b1fa:	f000 fc15 	bl	800ba28 <USBD_CtlError>
                  break;
 800b1fe:	e065      	b.n	800b2cc <USBD_StdEPReq+0x33e>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b200:	230e      	movs	r3, #14
 800b202:	18fb      	adds	r3, r7, r3
 800b204:	781b      	ldrb	r3, [r3, #0]
 800b206:	220f      	movs	r2, #15
 800b208:	401a      	ands	r2, r3
 800b20a:	6878      	ldr	r0, [r7, #4]
 800b20c:	23ac      	movs	r3, #172	; 0xac
 800b20e:	0059      	lsls	r1, r3, #1
 800b210:	0013      	movs	r3, r2
 800b212:	009b      	lsls	r3, r3, #2
 800b214:	189b      	adds	r3, r3, r2
 800b216:	009b      	lsls	r3, r3, #2
 800b218:	18c3      	adds	r3, r0, r3
 800b21a:	185b      	adds	r3, r3, r1
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d106      	bne.n	800b230 <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 800b222:	683a      	ldr	r2, [r7, #0]
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	0011      	movs	r1, r2
 800b228:	0018      	movs	r0, r3
 800b22a:	f000 fbfd 	bl	800ba28 <USBD_CtlError>
                  break;
 800b22e:	e04d      	b.n	800b2cc <USBD_StdEPReq+0x33e>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b230:	220e      	movs	r2, #14
 800b232:	18bb      	adds	r3, r7, r2
 800b234:	781b      	ldrb	r3, [r3, #0]
 800b236:	b25b      	sxtb	r3, r3
 800b238:	2b00      	cmp	r3, #0
 800b23a:	da0c      	bge.n	800b256 <USBD_StdEPReq+0x2c8>
 800b23c:	18bb      	adds	r3, r7, r2
 800b23e:	781b      	ldrb	r3, [r3, #0]
 800b240:	227f      	movs	r2, #127	; 0x7f
 800b242:	401a      	ands	r2, r3
 800b244:	0013      	movs	r3, r2
 800b246:	009b      	lsls	r3, r3, #2
 800b248:	189b      	adds	r3, r3, r2
 800b24a:	009b      	lsls	r3, r3, #2
 800b24c:	3310      	adds	r3, #16
 800b24e:	687a      	ldr	r2, [r7, #4]
 800b250:	18d3      	adds	r3, r2, r3
 800b252:	3304      	adds	r3, #4
 800b254:	e00d      	b.n	800b272 <USBD_StdEPReq+0x2e4>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b256:	230e      	movs	r3, #14
 800b258:	18fb      	adds	r3, r7, r3
 800b25a:	781b      	ldrb	r3, [r3, #0]
 800b25c:	227f      	movs	r2, #127	; 0x7f
 800b25e:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b260:	0013      	movs	r3, r2
 800b262:	009b      	lsls	r3, r3, #2
 800b264:	189b      	adds	r3, r3, r2
 800b266:	009b      	lsls	r3, r3, #2
 800b268:	3351      	adds	r3, #81	; 0x51
 800b26a:	33ff      	adds	r3, #255	; 0xff
 800b26c:	687a      	ldr	r2, [r7, #4]
 800b26e:	18d3      	adds	r3, r2, r3
 800b270:	3304      	adds	r3, #4
 800b272:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b274:	220e      	movs	r2, #14
 800b276:	18bb      	adds	r3, r7, r2
 800b278:	781b      	ldrb	r3, [r3, #0]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d003      	beq.n	800b286 <USBD_StdEPReq+0x2f8>
 800b27e:	18bb      	adds	r3, r7, r2
 800b280:	781b      	ldrb	r3, [r3, #0]
 800b282:	2b80      	cmp	r3, #128	; 0x80
 800b284:	d103      	bne.n	800b28e <USBD_StdEPReq+0x300>
              {
                pep->status = 0x0000U;
 800b286:	68bb      	ldr	r3, [r7, #8]
 800b288:	2200      	movs	r2, #0
 800b28a:	601a      	str	r2, [r3, #0]
 800b28c:	e010      	b.n	800b2b0 <USBD_StdEPReq+0x322>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800b28e:	230e      	movs	r3, #14
 800b290:	18fb      	adds	r3, r7, r3
 800b292:	781a      	ldrb	r2, [r3, #0]
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	0011      	movs	r1, r2
 800b298:	0018      	movs	r0, r3
 800b29a:	f001 f908 	bl	800c4ae <USBD_LL_IsStallEP>
 800b29e:	1e03      	subs	r3, r0, #0
 800b2a0:	d003      	beq.n	800b2aa <USBD_StdEPReq+0x31c>
              {
                pep->status = 0x0001U;
 800b2a2:	68bb      	ldr	r3, [r7, #8]
 800b2a4:	2201      	movs	r2, #1
 800b2a6:	601a      	str	r2, [r3, #0]
 800b2a8:	e002      	b.n	800b2b0 <USBD_StdEPReq+0x322>
              }
              else
              {
                pep->status = 0x0000U;
 800b2aa:	68bb      	ldr	r3, [r7, #8]
 800b2ac:	2200      	movs	r2, #0
 800b2ae:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b2b0:	68b9      	ldr	r1, [r7, #8]
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	2202      	movs	r2, #2
 800b2b6:	0018      	movs	r0, r3
 800b2b8:	f000 fc34 	bl	800bb24 <USBD_CtlSendData>
              break;
 800b2bc:	e006      	b.n	800b2cc <USBD_StdEPReq+0x33e>

            default:
              USBD_CtlError(pdev, req);
 800b2be:	683a      	ldr	r2, [r7, #0]
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	0011      	movs	r1, r2
 800b2c4:	0018      	movs	r0, r3
 800b2c6:	f000 fbaf 	bl	800ba28 <USBD_CtlError>
              break;
 800b2ca:	46c0      	nop			; (mov r8, r8)
          }
          break;
 800b2cc:	e006      	b.n	800b2dc <USBD_StdEPReq+0x34e>

        default:
          USBD_CtlError(pdev, req);
 800b2ce:	683a      	ldr	r2, [r7, #0]
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	0011      	movs	r1, r2
 800b2d4:	0018      	movs	r0, r3
 800b2d6:	f000 fba7 	bl	800ba28 <USBD_CtlError>
          break;
 800b2da:	46c0      	nop			; (mov r8, r8)
      }
      break;
 800b2dc:	e006      	b.n	800b2ec <USBD_StdEPReq+0x35e>

    default:
      USBD_CtlError(pdev, req);
 800b2de:	683a      	ldr	r2, [r7, #0]
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	0011      	movs	r1, r2
 800b2e4:	0018      	movs	r0, r3
 800b2e6:	f000 fb9f 	bl	800ba28 <USBD_CtlError>
      break;
 800b2ea:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 800b2ec:	230f      	movs	r3, #15
 800b2ee:	18fb      	adds	r3, r7, r3
 800b2f0:	781b      	ldrb	r3, [r3, #0]
}
 800b2f2:	0018      	movs	r0, r3
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	b004      	add	sp, #16
 800b2f8:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800b2fc <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b084      	sub	sp, #16
 800b300:	af00      	add	r7, sp, #0
 800b302:	6078      	str	r0, [r7, #4]
 800b304:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b306:	2308      	movs	r3, #8
 800b308:	18fb      	adds	r3, r7, r3
 800b30a:	2200      	movs	r2, #0
 800b30c:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 800b30e:	2300      	movs	r3, #0
 800b310:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b312:	230b      	movs	r3, #11
 800b314:	18fb      	adds	r3, r7, r3
 800b316:	2200      	movs	r2, #0
 800b318:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 800b31a:	683b      	ldr	r3, [r7, #0]
 800b31c:	885b      	ldrh	r3, [r3, #2]
 800b31e:	0a1b      	lsrs	r3, r3, #8
 800b320:	b29b      	uxth	r3, r3
 800b322:	2b07      	cmp	r3, #7
 800b324:	d900      	bls.n	800b328 <USBD_GetDescriptor+0x2c>
 800b326:	e159      	b.n	800b5dc <USBD_GetDescriptor+0x2e0>
 800b328:	009a      	lsls	r2, r3, #2
 800b32a:	4bcb      	ldr	r3, [pc, #812]	; (800b658 <USBD_GetDescriptor+0x35c>)
 800b32c:	18d3      	adds	r3, r2, r3
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	469f      	mov	pc, r3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b332:	687a      	ldr	r2, [r7, #4]
 800b334:	23ac      	movs	r3, #172	; 0xac
 800b336:	009b      	lsls	r3, r3, #2
 800b338:	58d3      	ldr	r3, [r2, r3]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	687a      	ldr	r2, [r7, #4]
 800b33e:	7c12      	ldrb	r2, [r2, #16]
 800b340:	2108      	movs	r1, #8
 800b342:	1879      	adds	r1, r7, r1
 800b344:	0010      	movs	r0, r2
 800b346:	4798      	blx	r3
 800b348:	0003      	movs	r3, r0
 800b34a:	60fb      	str	r3, [r7, #12]
      break;
 800b34c:	e153      	b.n	800b5f6 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	7c1b      	ldrb	r3, [r3, #16]
 800b352:	2b00      	cmp	r3, #0
 800b354:	d10f      	bne.n	800b376 <USBD_GetDescriptor+0x7a>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800b356:	687a      	ldr	r2, [r7, #4]
 800b358:	23ad      	movs	r3, #173	; 0xad
 800b35a:	009b      	lsls	r3, r3, #2
 800b35c:	58d3      	ldr	r3, [r2, r3]
 800b35e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b360:	2208      	movs	r2, #8
 800b362:	18ba      	adds	r2, r7, r2
 800b364:	0010      	movs	r0, r2
 800b366:	4798      	blx	r3
 800b368:	0003      	movs	r3, r0
 800b36a:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	3301      	adds	r3, #1
 800b370:	2202      	movs	r2, #2
 800b372:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b374:	e13f      	b.n	800b5f6 <USBD_GetDescriptor+0x2fa>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800b376:	687a      	ldr	r2, [r7, #4]
 800b378:	23ad      	movs	r3, #173	; 0xad
 800b37a:	009b      	lsls	r3, r3, #2
 800b37c:	58d3      	ldr	r3, [r2, r3]
 800b37e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b380:	2208      	movs	r2, #8
 800b382:	18ba      	adds	r2, r7, r2
 800b384:	0010      	movs	r0, r2
 800b386:	4798      	blx	r3
 800b388:	0003      	movs	r3, r0
 800b38a:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	3301      	adds	r3, #1
 800b390:	2202      	movs	r2, #2
 800b392:	701a      	strb	r2, [r3, #0]
      break;
 800b394:	e12f      	b.n	800b5f6 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b396:	683b      	ldr	r3, [r7, #0]
 800b398:	885b      	ldrh	r3, [r3, #2]
 800b39a:	b2db      	uxtb	r3, r3
 800b39c:	2b05      	cmp	r3, #5
 800b39e:	d900      	bls.n	800b3a2 <USBD_GetDescriptor+0xa6>
 800b3a0:	e0d0      	b.n	800b544 <USBD_GetDescriptor+0x248>
 800b3a2:	009a      	lsls	r2, r3, #2
 800b3a4:	4bad      	ldr	r3, [pc, #692]	; (800b65c <USBD_GetDescriptor+0x360>)
 800b3a6:	18d3      	adds	r3, r2, r3
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b3ac:	687a      	ldr	r2, [r7, #4]
 800b3ae:	23ac      	movs	r3, #172	; 0xac
 800b3b0:	009b      	lsls	r3, r3, #2
 800b3b2:	58d3      	ldr	r3, [r2, r3]
 800b3b4:	685b      	ldr	r3, [r3, #4]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d00d      	beq.n	800b3d6 <USBD_GetDescriptor+0xda>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b3ba:	687a      	ldr	r2, [r7, #4]
 800b3bc:	23ac      	movs	r3, #172	; 0xac
 800b3be:	009b      	lsls	r3, r3, #2
 800b3c0:	58d3      	ldr	r3, [r2, r3]
 800b3c2:	685b      	ldr	r3, [r3, #4]
 800b3c4:	687a      	ldr	r2, [r7, #4]
 800b3c6:	7c12      	ldrb	r2, [r2, #16]
 800b3c8:	2108      	movs	r1, #8
 800b3ca:	1879      	adds	r1, r7, r1
 800b3cc:	0010      	movs	r0, r2
 800b3ce:	4798      	blx	r3
 800b3d0:	0003      	movs	r3, r0
 800b3d2:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b3d4:	e0c3      	b.n	800b55e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800b3d6:	683a      	ldr	r2, [r7, #0]
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	0011      	movs	r1, r2
 800b3dc:	0018      	movs	r0, r3
 800b3de:	f000 fb23 	bl	800ba28 <USBD_CtlError>
            err++;
 800b3e2:	210b      	movs	r1, #11
 800b3e4:	187b      	adds	r3, r7, r1
 800b3e6:	781a      	ldrb	r2, [r3, #0]
 800b3e8:	187b      	adds	r3, r7, r1
 800b3ea:	3201      	adds	r2, #1
 800b3ec:	701a      	strb	r2, [r3, #0]
          break;
 800b3ee:	e0b6      	b.n	800b55e <USBD_GetDescriptor+0x262>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b3f0:	687a      	ldr	r2, [r7, #4]
 800b3f2:	23ac      	movs	r3, #172	; 0xac
 800b3f4:	009b      	lsls	r3, r3, #2
 800b3f6:	58d3      	ldr	r3, [r2, r3]
 800b3f8:	689b      	ldr	r3, [r3, #8]
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d00d      	beq.n	800b41a <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b3fe:	687a      	ldr	r2, [r7, #4]
 800b400:	23ac      	movs	r3, #172	; 0xac
 800b402:	009b      	lsls	r3, r3, #2
 800b404:	58d3      	ldr	r3, [r2, r3]
 800b406:	689b      	ldr	r3, [r3, #8]
 800b408:	687a      	ldr	r2, [r7, #4]
 800b40a:	7c12      	ldrb	r2, [r2, #16]
 800b40c:	2108      	movs	r1, #8
 800b40e:	1879      	adds	r1, r7, r1
 800b410:	0010      	movs	r0, r2
 800b412:	4798      	blx	r3
 800b414:	0003      	movs	r3, r0
 800b416:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b418:	e0a1      	b.n	800b55e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800b41a:	683a      	ldr	r2, [r7, #0]
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	0011      	movs	r1, r2
 800b420:	0018      	movs	r0, r3
 800b422:	f000 fb01 	bl	800ba28 <USBD_CtlError>
            err++;
 800b426:	210b      	movs	r1, #11
 800b428:	187b      	adds	r3, r7, r1
 800b42a:	781a      	ldrb	r2, [r3, #0]
 800b42c:	187b      	adds	r3, r7, r1
 800b42e:	3201      	adds	r2, #1
 800b430:	701a      	strb	r2, [r3, #0]
          break;
 800b432:	e094      	b.n	800b55e <USBD_GetDescriptor+0x262>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b434:	687a      	ldr	r2, [r7, #4]
 800b436:	23ac      	movs	r3, #172	; 0xac
 800b438:	009b      	lsls	r3, r3, #2
 800b43a:	58d3      	ldr	r3, [r2, r3]
 800b43c:	68db      	ldr	r3, [r3, #12]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d00d      	beq.n	800b45e <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b442:	687a      	ldr	r2, [r7, #4]
 800b444:	23ac      	movs	r3, #172	; 0xac
 800b446:	009b      	lsls	r3, r3, #2
 800b448:	58d3      	ldr	r3, [r2, r3]
 800b44a:	68db      	ldr	r3, [r3, #12]
 800b44c:	687a      	ldr	r2, [r7, #4]
 800b44e:	7c12      	ldrb	r2, [r2, #16]
 800b450:	2108      	movs	r1, #8
 800b452:	1879      	adds	r1, r7, r1
 800b454:	0010      	movs	r0, r2
 800b456:	4798      	blx	r3
 800b458:	0003      	movs	r3, r0
 800b45a:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b45c:	e07f      	b.n	800b55e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800b45e:	683a      	ldr	r2, [r7, #0]
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	0011      	movs	r1, r2
 800b464:	0018      	movs	r0, r3
 800b466:	f000 fadf 	bl	800ba28 <USBD_CtlError>
            err++;
 800b46a:	210b      	movs	r1, #11
 800b46c:	187b      	adds	r3, r7, r1
 800b46e:	781a      	ldrb	r2, [r3, #0]
 800b470:	187b      	adds	r3, r7, r1
 800b472:	3201      	adds	r2, #1
 800b474:	701a      	strb	r2, [r3, #0]
          break;
 800b476:	e072      	b.n	800b55e <USBD_GetDescriptor+0x262>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b478:	687a      	ldr	r2, [r7, #4]
 800b47a:	23ac      	movs	r3, #172	; 0xac
 800b47c:	009b      	lsls	r3, r3, #2
 800b47e:	58d3      	ldr	r3, [r2, r3]
 800b480:	691b      	ldr	r3, [r3, #16]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d00d      	beq.n	800b4a2 <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b486:	687a      	ldr	r2, [r7, #4]
 800b488:	23ac      	movs	r3, #172	; 0xac
 800b48a:	009b      	lsls	r3, r3, #2
 800b48c:	58d3      	ldr	r3, [r2, r3]
 800b48e:	691b      	ldr	r3, [r3, #16]
 800b490:	687a      	ldr	r2, [r7, #4]
 800b492:	7c12      	ldrb	r2, [r2, #16]
 800b494:	2108      	movs	r1, #8
 800b496:	1879      	adds	r1, r7, r1
 800b498:	0010      	movs	r0, r2
 800b49a:	4798      	blx	r3
 800b49c:	0003      	movs	r3, r0
 800b49e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b4a0:	e05d      	b.n	800b55e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800b4a2:	683a      	ldr	r2, [r7, #0]
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	0011      	movs	r1, r2
 800b4a8:	0018      	movs	r0, r3
 800b4aa:	f000 fabd 	bl	800ba28 <USBD_CtlError>
            err++;
 800b4ae:	210b      	movs	r1, #11
 800b4b0:	187b      	adds	r3, r7, r1
 800b4b2:	781a      	ldrb	r2, [r3, #0]
 800b4b4:	187b      	adds	r3, r7, r1
 800b4b6:	3201      	adds	r2, #1
 800b4b8:	701a      	strb	r2, [r3, #0]
          break;
 800b4ba:	e050      	b.n	800b55e <USBD_GetDescriptor+0x262>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b4bc:	687a      	ldr	r2, [r7, #4]
 800b4be:	23ac      	movs	r3, #172	; 0xac
 800b4c0:	009b      	lsls	r3, r3, #2
 800b4c2:	58d3      	ldr	r3, [r2, r3]
 800b4c4:	695b      	ldr	r3, [r3, #20]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d00d      	beq.n	800b4e6 <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b4ca:	687a      	ldr	r2, [r7, #4]
 800b4cc:	23ac      	movs	r3, #172	; 0xac
 800b4ce:	009b      	lsls	r3, r3, #2
 800b4d0:	58d3      	ldr	r3, [r2, r3]
 800b4d2:	695b      	ldr	r3, [r3, #20]
 800b4d4:	687a      	ldr	r2, [r7, #4]
 800b4d6:	7c12      	ldrb	r2, [r2, #16]
 800b4d8:	2108      	movs	r1, #8
 800b4da:	1879      	adds	r1, r7, r1
 800b4dc:	0010      	movs	r0, r2
 800b4de:	4798      	blx	r3
 800b4e0:	0003      	movs	r3, r0
 800b4e2:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b4e4:	e03b      	b.n	800b55e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800b4e6:	683a      	ldr	r2, [r7, #0]
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	0011      	movs	r1, r2
 800b4ec:	0018      	movs	r0, r3
 800b4ee:	f000 fa9b 	bl	800ba28 <USBD_CtlError>
            err++;
 800b4f2:	210b      	movs	r1, #11
 800b4f4:	187b      	adds	r3, r7, r1
 800b4f6:	781a      	ldrb	r2, [r3, #0]
 800b4f8:	187b      	adds	r3, r7, r1
 800b4fa:	3201      	adds	r2, #1
 800b4fc:	701a      	strb	r2, [r3, #0]
          break;
 800b4fe:	e02e      	b.n	800b55e <USBD_GetDescriptor+0x262>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b500:	687a      	ldr	r2, [r7, #4]
 800b502:	23ac      	movs	r3, #172	; 0xac
 800b504:	009b      	lsls	r3, r3, #2
 800b506:	58d3      	ldr	r3, [r2, r3]
 800b508:	699b      	ldr	r3, [r3, #24]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d00d      	beq.n	800b52a <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b50e:	687a      	ldr	r2, [r7, #4]
 800b510:	23ac      	movs	r3, #172	; 0xac
 800b512:	009b      	lsls	r3, r3, #2
 800b514:	58d3      	ldr	r3, [r2, r3]
 800b516:	699b      	ldr	r3, [r3, #24]
 800b518:	687a      	ldr	r2, [r7, #4]
 800b51a:	7c12      	ldrb	r2, [r2, #16]
 800b51c:	2108      	movs	r1, #8
 800b51e:	1879      	adds	r1, r7, r1
 800b520:	0010      	movs	r0, r2
 800b522:	4798      	blx	r3
 800b524:	0003      	movs	r3, r0
 800b526:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b528:	e019      	b.n	800b55e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800b52a:	683a      	ldr	r2, [r7, #0]
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	0011      	movs	r1, r2
 800b530:	0018      	movs	r0, r3
 800b532:	f000 fa79 	bl	800ba28 <USBD_CtlError>
            err++;
 800b536:	210b      	movs	r1, #11
 800b538:	187b      	adds	r3, r7, r1
 800b53a:	781a      	ldrb	r2, [r3, #0]
 800b53c:	187b      	adds	r3, r7, r1
 800b53e:	3201      	adds	r2, #1
 800b540:	701a      	strb	r2, [r3, #0]
          break;
 800b542:	e00c      	b.n	800b55e <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800b544:	683a      	ldr	r2, [r7, #0]
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	0011      	movs	r1, r2
 800b54a:	0018      	movs	r0, r3
 800b54c:	f000 fa6c 	bl	800ba28 <USBD_CtlError>
          err++;
 800b550:	210b      	movs	r1, #11
 800b552:	187b      	adds	r3, r7, r1
 800b554:	781a      	ldrb	r2, [r3, #0]
 800b556:	187b      	adds	r3, r7, r1
 800b558:	3201      	adds	r2, #1
 800b55a:	701a      	strb	r2, [r3, #0]
#endif
      }
      break;
 800b55c:	e04b      	b.n	800b5f6 <USBD_GetDescriptor+0x2fa>
 800b55e:	e04a      	b.n	800b5f6 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	7c1b      	ldrb	r3, [r3, #16]
 800b564:	2b00      	cmp	r3, #0
 800b566:	d10b      	bne.n	800b580 <USBD_GetDescriptor+0x284>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b568:	687a      	ldr	r2, [r7, #4]
 800b56a:	23ad      	movs	r3, #173	; 0xad
 800b56c:	009b      	lsls	r3, r3, #2
 800b56e:	58d3      	ldr	r3, [r2, r3]
 800b570:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b572:	2208      	movs	r2, #8
 800b574:	18ba      	adds	r2, r7, r2
 800b576:	0010      	movs	r0, r2
 800b578:	4798      	blx	r3
 800b57a:	0003      	movs	r3, r0
 800b57c:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b57e:	e03a      	b.n	800b5f6 <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 800b580:	683a      	ldr	r2, [r7, #0]
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	0011      	movs	r1, r2
 800b586:	0018      	movs	r0, r3
 800b588:	f000 fa4e 	bl	800ba28 <USBD_CtlError>
        err++;
 800b58c:	210b      	movs	r1, #11
 800b58e:	187b      	adds	r3, r7, r1
 800b590:	781a      	ldrb	r2, [r3, #0]
 800b592:	187b      	adds	r3, r7, r1
 800b594:	3201      	adds	r2, #1
 800b596:	701a      	strb	r2, [r3, #0]
      break;
 800b598:	e02d      	b.n	800b5f6 <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	7c1b      	ldrb	r3, [r3, #16]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d10f      	bne.n	800b5c2 <USBD_GetDescriptor+0x2c6>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b5a2:	687a      	ldr	r2, [r7, #4]
 800b5a4:	23ad      	movs	r3, #173	; 0xad
 800b5a6:	009b      	lsls	r3, r3, #2
 800b5a8:	58d3      	ldr	r3, [r2, r3]
 800b5aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5ac:	2208      	movs	r2, #8
 800b5ae:	18ba      	adds	r2, r7, r2
 800b5b0:	0010      	movs	r0, r2
 800b5b2:	4798      	blx	r3
 800b5b4:	0003      	movs	r3, r0
 800b5b6:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	3301      	adds	r3, #1
 800b5bc:	2207      	movs	r2, #7
 800b5be:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b5c0:	e019      	b.n	800b5f6 <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 800b5c2:	683a      	ldr	r2, [r7, #0]
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	0011      	movs	r1, r2
 800b5c8:	0018      	movs	r0, r3
 800b5ca:	f000 fa2d 	bl	800ba28 <USBD_CtlError>
        err++;
 800b5ce:	210b      	movs	r1, #11
 800b5d0:	187b      	adds	r3, r7, r1
 800b5d2:	781a      	ldrb	r2, [r3, #0]
 800b5d4:	187b      	adds	r3, r7, r1
 800b5d6:	3201      	adds	r2, #1
 800b5d8:	701a      	strb	r2, [r3, #0]
      break;
 800b5da:	e00c      	b.n	800b5f6 <USBD_GetDescriptor+0x2fa>

    default:
      USBD_CtlError(pdev, req);
 800b5dc:	683a      	ldr	r2, [r7, #0]
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	0011      	movs	r1, r2
 800b5e2:	0018      	movs	r0, r3
 800b5e4:	f000 fa20 	bl	800ba28 <USBD_CtlError>
      err++;
 800b5e8:	210b      	movs	r1, #11
 800b5ea:	187b      	adds	r3, r7, r1
 800b5ec:	781a      	ldrb	r2, [r3, #0]
 800b5ee:	187b      	adds	r3, r7, r1
 800b5f0:	3201      	adds	r2, #1
 800b5f2:	701a      	strb	r2, [r3, #0]
      break;
 800b5f4:	46c0      	nop			; (mov r8, r8)
  }

  if (err != 0U)
 800b5f6:	230b      	movs	r3, #11
 800b5f8:	18fb      	adds	r3, r7, r3
 800b5fa:	781b      	ldrb	r3, [r3, #0]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d127      	bne.n	800b650 <USBD_GetDescriptor+0x354>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800b600:	2108      	movs	r1, #8
 800b602:	187b      	adds	r3, r7, r1
 800b604:	881b      	ldrh	r3, [r3, #0]
 800b606:	2b00      	cmp	r3, #0
 800b608:	d019      	beq.n	800b63e <USBD_GetDescriptor+0x342>
 800b60a:	683b      	ldr	r3, [r7, #0]
 800b60c:	88db      	ldrh	r3, [r3, #6]
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d015      	beq.n	800b63e <USBD_GetDescriptor+0x342>
    {
      len = MIN(len, req->wLength);
 800b612:	683b      	ldr	r3, [r7, #0]
 800b614:	88da      	ldrh	r2, [r3, #6]
 800b616:	187b      	adds	r3, r7, r1
 800b618:	881b      	ldrh	r3, [r3, #0]
 800b61a:	1c18      	adds	r0, r3, #0
 800b61c:	1c11      	adds	r1, r2, #0
 800b61e:	b28a      	uxth	r2, r1
 800b620:	b283      	uxth	r3, r0
 800b622:	429a      	cmp	r2, r3
 800b624:	d900      	bls.n	800b628 <USBD_GetDescriptor+0x32c>
 800b626:	1c01      	adds	r1, r0, #0
 800b628:	b28a      	uxth	r2, r1
 800b62a:	2108      	movs	r1, #8
 800b62c:	187b      	adds	r3, r7, r1
 800b62e:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b630:	187b      	adds	r3, r7, r1
 800b632:	881a      	ldrh	r2, [r3, #0]
 800b634:	68f9      	ldr	r1, [r7, #12]
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	0018      	movs	r0, r3
 800b63a:	f000 fa73 	bl	800bb24 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800b63e:	683b      	ldr	r3, [r7, #0]
 800b640:	88db      	ldrh	r3, [r3, #6]
 800b642:	2b00      	cmp	r3, #0
 800b644:	d105      	bne.n	800b652 <USBD_GetDescriptor+0x356>
    {
      (void)USBD_CtlSendStatus(pdev);
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	0018      	movs	r0, r3
 800b64a:	f000 fad5 	bl	800bbf8 <USBD_CtlSendStatus>
 800b64e:	e000      	b.n	800b652 <USBD_GetDescriptor+0x356>
    return;
 800b650:	46c0      	nop			; (mov r8, r8)
    }
  }
}
 800b652:	46bd      	mov	sp, r7
 800b654:	b004      	add	sp, #16
 800b656:	bd80      	pop	{r7, pc}
 800b658:	0800d178 	.word	0x0800d178
 800b65c:	0800d198 	.word	0x0800d198

0800b660 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b660:	b590      	push	{r4, r7, lr}
 800b662:	b085      	sub	sp, #20
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
 800b668:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b66a:	683b      	ldr	r3, [r7, #0]
 800b66c:	889b      	ldrh	r3, [r3, #4]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d13d      	bne.n	800b6ee <USBD_SetAddress+0x8e>
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	88db      	ldrh	r3, [r3, #6]
 800b676:	2b00      	cmp	r3, #0
 800b678:	d139      	bne.n	800b6ee <USBD_SetAddress+0x8e>
 800b67a:	683b      	ldr	r3, [r7, #0]
 800b67c:	885b      	ldrh	r3, [r3, #2]
 800b67e:	2b7f      	cmp	r3, #127	; 0x7f
 800b680:	d835      	bhi.n	800b6ee <USBD_SetAddress+0x8e>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b682:	683b      	ldr	r3, [r7, #0]
 800b684:	885b      	ldrh	r3, [r3, #2]
 800b686:	b2da      	uxtb	r2, r3
 800b688:	230f      	movs	r3, #15
 800b68a:	18fb      	adds	r3, r7, r3
 800b68c:	217f      	movs	r1, #127	; 0x7f
 800b68e:	400a      	ands	r2, r1
 800b690:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b692:	687a      	ldr	r2, [r7, #4]
 800b694:	23a7      	movs	r3, #167	; 0xa7
 800b696:	009b      	lsls	r3, r3, #2
 800b698:	5cd3      	ldrb	r3, [r2, r3]
 800b69a:	2b03      	cmp	r3, #3
 800b69c:	d106      	bne.n	800b6ac <USBD_SetAddress+0x4c>
    {
      USBD_CtlError(pdev, req);
 800b69e:	683a      	ldr	r2, [r7, #0]
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	0011      	movs	r1, r2
 800b6a4:	0018      	movs	r0, r3
 800b6a6:	f000 f9bf 	bl	800ba28 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6aa:	e027      	b.n	800b6fc <USBD_SetAddress+0x9c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	240f      	movs	r4, #15
 800b6b0:	193a      	adds	r2, r7, r4
 800b6b2:	4914      	ldr	r1, [pc, #80]	; (800b704 <USBD_SetAddress+0xa4>)
 800b6b4:	7812      	ldrb	r2, [r2, #0]
 800b6b6:	545a      	strb	r2, [r3, r1]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b6b8:	193b      	adds	r3, r7, r4
 800b6ba:	781a      	ldrb	r2, [r3, #0]
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	0011      	movs	r1, r2
 800b6c0:	0018      	movs	r0, r3
 800b6c2:	f000 ff25 	bl	800c510 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	0018      	movs	r0, r3
 800b6ca:	f000 fa95 	bl	800bbf8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b6ce:	193b      	adds	r3, r7, r4
 800b6d0:	781b      	ldrb	r3, [r3, #0]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d005      	beq.n	800b6e2 <USBD_SetAddress+0x82>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b6d6:	687a      	ldr	r2, [r7, #4]
 800b6d8:	23a7      	movs	r3, #167	; 0xa7
 800b6da:	009b      	lsls	r3, r3, #2
 800b6dc:	2102      	movs	r1, #2
 800b6de:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6e0:	e00c      	b.n	800b6fc <USBD_SetAddress+0x9c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b6e2:	687a      	ldr	r2, [r7, #4]
 800b6e4:	23a7      	movs	r3, #167	; 0xa7
 800b6e6:	009b      	lsls	r3, r3, #2
 800b6e8:	2101      	movs	r1, #1
 800b6ea:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6ec:	e006      	b.n	800b6fc <USBD_SetAddress+0x9c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b6ee:	683a      	ldr	r2, [r7, #0]
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	0011      	movs	r1, r2
 800b6f4:	0018      	movs	r0, r3
 800b6f6:	f000 f997 	bl	800ba28 <USBD_CtlError>
  }
}
 800b6fa:	46c0      	nop			; (mov r8, r8)
 800b6fc:	46c0      	nop			; (mov r8, r8)
 800b6fe:	46bd      	mov	sp, r7
 800b700:	b005      	add	sp, #20
 800b702:	bd90      	pop	{r4, r7, pc}
 800b704:	0000029e 	.word	0x0000029e

0800b708 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b708:	b580      	push	{r7, lr}
 800b70a:	b082      	sub	sp, #8
 800b70c:	af00      	add	r7, sp, #0
 800b70e:	6078      	str	r0, [r7, #4]
 800b710:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	885b      	ldrh	r3, [r3, #2]
 800b716:	b2da      	uxtb	r2, r3
 800b718:	4b4c      	ldr	r3, [pc, #304]	; (800b84c <USBD_SetConfig+0x144>)
 800b71a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b71c:	4b4b      	ldr	r3, [pc, #300]	; (800b84c <USBD_SetConfig+0x144>)
 800b71e:	781b      	ldrb	r3, [r3, #0]
 800b720:	2b01      	cmp	r3, #1
 800b722:	d906      	bls.n	800b732 <USBD_SetConfig+0x2a>
  {
    USBD_CtlError(pdev, req);
 800b724:	683a      	ldr	r2, [r7, #0]
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	0011      	movs	r1, r2
 800b72a:	0018      	movs	r0, r3
 800b72c:	f000 f97c 	bl	800ba28 <USBD_CtlError>
 800b730:	e088      	b.n	800b844 <USBD_SetConfig+0x13c>
  }
  else
  {
    switch (pdev->dev_state)
 800b732:	687a      	ldr	r2, [r7, #4]
 800b734:	23a7      	movs	r3, #167	; 0xa7
 800b736:	009b      	lsls	r3, r3, #2
 800b738:	5cd3      	ldrb	r3, [r2, r3]
 800b73a:	2b02      	cmp	r3, #2
 800b73c:	d002      	beq.n	800b744 <USBD_SetConfig+0x3c>
 800b73e:	2b03      	cmp	r3, #3
 800b740:	d029      	beq.n	800b796 <USBD_SetConfig+0x8e>
 800b742:	e071      	b.n	800b828 <USBD_SetConfig+0x120>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800b744:	4b41      	ldr	r3, [pc, #260]	; (800b84c <USBD_SetConfig+0x144>)
 800b746:	781b      	ldrb	r3, [r3, #0]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d01f      	beq.n	800b78c <USBD_SetConfig+0x84>
        {
          pdev->dev_config = cfgidx;
 800b74c:	4b3f      	ldr	r3, [pc, #252]	; (800b84c <USBD_SetConfig+0x144>)
 800b74e:	781b      	ldrb	r3, [r3, #0]
 800b750:	001a      	movs	r2, r3
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b756:	687a      	ldr	r2, [r7, #4]
 800b758:	23a7      	movs	r3, #167	; 0xa7
 800b75a:	009b      	lsls	r3, r3, #2
 800b75c:	2103      	movs	r1, #3
 800b75e:	54d1      	strb	r1, [r2, r3]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b760:	4b3a      	ldr	r3, [pc, #232]	; (800b84c <USBD_SetConfig+0x144>)
 800b762:	781a      	ldrb	r2, [r3, #0]
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	0011      	movs	r1, r2
 800b768:	0018      	movs	r0, r3
 800b76a:	f7ff f8c6 	bl	800a8fa <USBD_SetClassConfig>
 800b76e:	0003      	movs	r3, r0
 800b770:	2b02      	cmp	r3, #2
 800b772:	d106      	bne.n	800b782 <USBD_SetConfig+0x7a>
          {
            USBD_CtlError(pdev, req);
 800b774:	683a      	ldr	r2, [r7, #0]
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	0011      	movs	r1, r2
 800b77a:	0018      	movs	r0, r3
 800b77c:	f000 f954 	bl	800ba28 <USBD_CtlError>
            return;
 800b780:	e060      	b.n	800b844 <USBD_SetConfig+0x13c>
          }
          USBD_CtlSendStatus(pdev);
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	0018      	movs	r0, r3
 800b786:	f000 fa37 	bl	800bbf8 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b78a:	e05b      	b.n	800b844 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	0018      	movs	r0, r3
 800b790:	f000 fa32 	bl	800bbf8 <USBD_CtlSendStatus>
        break;
 800b794:	e056      	b.n	800b844 <USBD_SetConfig+0x13c>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800b796:	4b2d      	ldr	r3, [pc, #180]	; (800b84c <USBD_SetConfig+0x144>)
 800b798:	781b      	ldrb	r3, [r3, #0]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d115      	bne.n	800b7ca <USBD_SetConfig+0xc2>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b79e:	687a      	ldr	r2, [r7, #4]
 800b7a0:	23a7      	movs	r3, #167	; 0xa7
 800b7a2:	009b      	lsls	r3, r3, #2
 800b7a4:	2102      	movs	r1, #2
 800b7a6:	54d1      	strb	r1, [r2, r3]
          pdev->dev_config = cfgidx;
 800b7a8:	4b28      	ldr	r3, [pc, #160]	; (800b84c <USBD_SetConfig+0x144>)
 800b7aa:	781b      	ldrb	r3, [r3, #0]
 800b7ac:	001a      	movs	r2, r3
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800b7b2:	4b26      	ldr	r3, [pc, #152]	; (800b84c <USBD_SetConfig+0x144>)
 800b7b4:	781a      	ldrb	r2, [r3, #0]
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	0011      	movs	r1, r2
 800b7ba:	0018      	movs	r0, r3
 800b7bc:	f7ff f8c4 	bl	800a948 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	0018      	movs	r0, r3
 800b7c4:	f000 fa18 	bl	800bbf8 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b7c8:	e03c      	b.n	800b844 <USBD_SetConfig+0x13c>
        else if (cfgidx != pdev->dev_config)
 800b7ca:	4b20      	ldr	r3, [pc, #128]	; (800b84c <USBD_SetConfig+0x144>)
 800b7cc:	781b      	ldrb	r3, [r3, #0]
 800b7ce:	001a      	movs	r2, r3
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	685b      	ldr	r3, [r3, #4]
 800b7d4:	429a      	cmp	r2, r3
 800b7d6:	d022      	beq.n	800b81e <USBD_SetConfig+0x116>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	685b      	ldr	r3, [r3, #4]
 800b7dc:	b2da      	uxtb	r2, r3
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	0011      	movs	r1, r2
 800b7e2:	0018      	movs	r0, r3
 800b7e4:	f7ff f8b0 	bl	800a948 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800b7e8:	4b18      	ldr	r3, [pc, #96]	; (800b84c <USBD_SetConfig+0x144>)
 800b7ea:	781b      	ldrb	r3, [r3, #0]
 800b7ec:	001a      	movs	r2, r3
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b7f2:	4b16      	ldr	r3, [pc, #88]	; (800b84c <USBD_SetConfig+0x144>)
 800b7f4:	781a      	ldrb	r2, [r3, #0]
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	0011      	movs	r1, r2
 800b7fa:	0018      	movs	r0, r3
 800b7fc:	f7ff f87d 	bl	800a8fa <USBD_SetClassConfig>
 800b800:	0003      	movs	r3, r0
 800b802:	2b02      	cmp	r3, #2
 800b804:	d106      	bne.n	800b814 <USBD_SetConfig+0x10c>
            USBD_CtlError(pdev, req);
 800b806:	683a      	ldr	r2, [r7, #0]
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	0011      	movs	r1, r2
 800b80c:	0018      	movs	r0, r3
 800b80e:	f000 f90b 	bl	800ba28 <USBD_CtlError>
            return;
 800b812:	e017      	b.n	800b844 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	0018      	movs	r0, r3
 800b818:	f000 f9ee 	bl	800bbf8 <USBD_CtlSendStatus>
        break;
 800b81c:	e012      	b.n	800b844 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	0018      	movs	r0, r3
 800b822:	f000 f9e9 	bl	800bbf8 <USBD_CtlSendStatus>
        break;
 800b826:	e00d      	b.n	800b844 <USBD_SetConfig+0x13c>

      default:
        USBD_CtlError(pdev, req);
 800b828:	683a      	ldr	r2, [r7, #0]
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	0011      	movs	r1, r2
 800b82e:	0018      	movs	r0, r3
 800b830:	f000 f8fa 	bl	800ba28 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800b834:	4b05      	ldr	r3, [pc, #20]	; (800b84c <USBD_SetConfig+0x144>)
 800b836:	781a      	ldrb	r2, [r3, #0]
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	0011      	movs	r1, r2
 800b83c:	0018      	movs	r0, r3
 800b83e:	f7ff f883 	bl	800a948 <USBD_ClrClassConfig>
        break;
 800b842:	46c0      	nop			; (mov r8, r8)
    }
  }
}
 800b844:	46bd      	mov	sp, r7
 800b846:	b002      	add	sp, #8
 800b848:	bd80      	pop	{r7, pc}
 800b84a:	46c0      	nop			; (mov r8, r8)
 800b84c:	2000025d 	.word	0x2000025d

0800b850 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b850:	b580      	push	{r7, lr}
 800b852:	b082      	sub	sp, #8
 800b854:	af00      	add	r7, sp, #0
 800b856:	6078      	str	r0, [r7, #4]
 800b858:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b85a:	683b      	ldr	r3, [r7, #0]
 800b85c:	88db      	ldrh	r3, [r3, #6]
 800b85e:	2b01      	cmp	r3, #1
 800b860:	d006      	beq.n	800b870 <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 800b862:	683a      	ldr	r2, [r7, #0]
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	0011      	movs	r1, r2
 800b868:	0018      	movs	r0, r3
 800b86a:	f000 f8dd 	bl	800ba28 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b86e:	e026      	b.n	800b8be <USBD_GetConfig+0x6e>
    switch (pdev->dev_state)
 800b870:	687a      	ldr	r2, [r7, #4]
 800b872:	23a7      	movs	r3, #167	; 0xa7
 800b874:	009b      	lsls	r3, r3, #2
 800b876:	5cd3      	ldrb	r3, [r2, r3]
 800b878:	2b02      	cmp	r3, #2
 800b87a:	dc02      	bgt.n	800b882 <USBD_GetConfig+0x32>
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	dc03      	bgt.n	800b888 <USBD_GetConfig+0x38>
 800b880:	e016      	b.n	800b8b0 <USBD_GetConfig+0x60>
 800b882:	2b03      	cmp	r3, #3
 800b884:	d00c      	beq.n	800b8a0 <USBD_GetConfig+0x50>
 800b886:	e013      	b.n	800b8b0 <USBD_GetConfig+0x60>
        pdev->dev_default_config = 0U;
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	2200      	movs	r2, #0
 800b88c:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	3308      	adds	r3, #8
 800b892:	0019      	movs	r1, r3
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	2201      	movs	r2, #1
 800b898:	0018      	movs	r0, r3
 800b89a:	f000 f943 	bl	800bb24 <USBD_CtlSendData>
        break;
 800b89e:	e00e      	b.n	800b8be <USBD_GetConfig+0x6e>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	1d19      	adds	r1, r3, #4
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	2201      	movs	r2, #1
 800b8a8:	0018      	movs	r0, r3
 800b8aa:	f000 f93b 	bl	800bb24 <USBD_CtlSendData>
        break;
 800b8ae:	e006      	b.n	800b8be <USBD_GetConfig+0x6e>
        USBD_CtlError(pdev, req);
 800b8b0:	683a      	ldr	r2, [r7, #0]
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	0011      	movs	r1, r2
 800b8b6:	0018      	movs	r0, r3
 800b8b8:	f000 f8b6 	bl	800ba28 <USBD_CtlError>
        break;
 800b8bc:	46c0      	nop			; (mov r8, r8)
}
 800b8be:	46c0      	nop			; (mov r8, r8)
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	b002      	add	sp, #8
 800b8c4:	bd80      	pop	{r7, pc}

0800b8c6 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b8c6:	b580      	push	{r7, lr}
 800b8c8:	b082      	sub	sp, #8
 800b8ca:	af00      	add	r7, sp, #0
 800b8cc:	6078      	str	r0, [r7, #4]
 800b8ce:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b8d0:	687a      	ldr	r2, [r7, #4]
 800b8d2:	23a7      	movs	r3, #167	; 0xa7
 800b8d4:	009b      	lsls	r3, r3, #2
 800b8d6:	5cd3      	ldrb	r3, [r2, r3]
 800b8d8:	3b01      	subs	r3, #1
 800b8da:	2b02      	cmp	r3, #2
 800b8dc:	d822      	bhi.n	800b924 <USBD_GetStatus+0x5e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b8de:	683b      	ldr	r3, [r7, #0]
 800b8e0:	88db      	ldrh	r3, [r3, #6]
 800b8e2:	2b02      	cmp	r3, #2
 800b8e4:	d006      	beq.n	800b8f4 <USBD_GetStatus+0x2e>
      {
        USBD_CtlError(pdev, req);
 800b8e6:	683a      	ldr	r2, [r7, #0]
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	0011      	movs	r1, r2
 800b8ec:	0018      	movs	r0, r3
 800b8ee:	f000 f89b 	bl	800ba28 <USBD_CtlError>
        break;
 800b8f2:	e01e      	b.n	800b932 <USBD_GetStatus+0x6c>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2201      	movs	r2, #1
 800b8f8:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800b8fa:	687a      	ldr	r2, [r7, #4]
 800b8fc:	23a9      	movs	r3, #169	; 0xa9
 800b8fe:	009b      	lsls	r3, r3, #2
 800b900:	58d3      	ldr	r3, [r2, r3]
 800b902:	2b00      	cmp	r3, #0
 800b904:	d005      	beq.n	800b912 <USBD_GetStatus+0x4c>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	68db      	ldr	r3, [r3, #12]
 800b90a:	2202      	movs	r2, #2
 800b90c:	431a      	orrs	r2, r3
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	330c      	adds	r3, #12
 800b916:	0019      	movs	r1, r3
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	2202      	movs	r2, #2
 800b91c:	0018      	movs	r0, r3
 800b91e:	f000 f901 	bl	800bb24 <USBD_CtlSendData>
      break;
 800b922:	e006      	b.n	800b932 <USBD_GetStatus+0x6c>

    default:
      USBD_CtlError(pdev, req);
 800b924:	683a      	ldr	r2, [r7, #0]
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	0011      	movs	r1, r2
 800b92a:	0018      	movs	r0, r3
 800b92c:	f000 f87c 	bl	800ba28 <USBD_CtlError>
      break;
 800b930:	46c0      	nop			; (mov r8, r8)
  }
}
 800b932:	46c0      	nop			; (mov r8, r8)
 800b934:	46bd      	mov	sp, r7
 800b936:	b002      	add	sp, #8
 800b938:	bd80      	pop	{r7, pc}

0800b93a <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b93a:	b580      	push	{r7, lr}
 800b93c:	b082      	sub	sp, #8
 800b93e:	af00      	add	r7, sp, #0
 800b940:	6078      	str	r0, [r7, #4]
 800b942:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b944:	683b      	ldr	r3, [r7, #0]
 800b946:	885b      	ldrh	r3, [r3, #2]
 800b948:	2b01      	cmp	r3, #1
 800b94a:	d108      	bne.n	800b95e <USBD_SetFeature+0x24>
  {
    pdev->dev_remote_wakeup = 1U;
 800b94c:	687a      	ldr	r2, [r7, #4]
 800b94e:	23a9      	movs	r3, #169	; 0xa9
 800b950:	009b      	lsls	r3, r3, #2
 800b952:	2101      	movs	r1, #1
 800b954:	50d1      	str	r1, [r2, r3]
    USBD_CtlSendStatus(pdev);
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	0018      	movs	r0, r3
 800b95a:	f000 f94d 	bl	800bbf8 <USBD_CtlSendStatus>
  }
}
 800b95e:	46c0      	nop			; (mov r8, r8)
 800b960:	46bd      	mov	sp, r7
 800b962:	b002      	add	sp, #8
 800b964:	bd80      	pop	{r7, pc}

0800b966 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b966:	b580      	push	{r7, lr}
 800b968:	b082      	sub	sp, #8
 800b96a:	af00      	add	r7, sp, #0
 800b96c:	6078      	str	r0, [r7, #4]
 800b96e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b970:	687a      	ldr	r2, [r7, #4]
 800b972:	23a7      	movs	r3, #167	; 0xa7
 800b974:	009b      	lsls	r3, r3, #2
 800b976:	5cd3      	ldrb	r3, [r2, r3]
 800b978:	3b01      	subs	r3, #1
 800b97a:	2b02      	cmp	r3, #2
 800b97c:	d80d      	bhi.n	800b99a <USBD_ClrFeature+0x34>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b97e:	683b      	ldr	r3, [r7, #0]
 800b980:	885b      	ldrh	r3, [r3, #2]
 800b982:	2b01      	cmp	r3, #1
 800b984:	d110      	bne.n	800b9a8 <USBD_ClrFeature+0x42>
      {
        pdev->dev_remote_wakeup = 0U;
 800b986:	687a      	ldr	r2, [r7, #4]
 800b988:	23a9      	movs	r3, #169	; 0xa9
 800b98a:	009b      	lsls	r3, r3, #2
 800b98c:	2100      	movs	r1, #0
 800b98e:	50d1      	str	r1, [r2, r3]
        USBD_CtlSendStatus(pdev);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	0018      	movs	r0, r3
 800b994:	f000 f930 	bl	800bbf8 <USBD_CtlSendStatus>
      }
      break;
 800b998:	e006      	b.n	800b9a8 <USBD_ClrFeature+0x42>

    default:
      USBD_CtlError(pdev, req);
 800b99a:	683a      	ldr	r2, [r7, #0]
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	0011      	movs	r1, r2
 800b9a0:	0018      	movs	r0, r3
 800b9a2:	f000 f841 	bl	800ba28 <USBD_CtlError>
      break;
 800b9a6:	e000      	b.n	800b9aa <USBD_ClrFeature+0x44>
      break;
 800b9a8:	46c0      	nop			; (mov r8, r8)
  }
}
 800b9aa:	46c0      	nop			; (mov r8, r8)
 800b9ac:	46bd      	mov	sp, r7
 800b9ae:	b002      	add	sp, #8
 800b9b0:	bd80      	pop	{r7, pc}

0800b9b2 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b9b2:	b580      	push	{r7, lr}
 800b9b4:	b082      	sub	sp, #8
 800b9b6:	af00      	add	r7, sp, #0
 800b9b8:	6078      	str	r0, [r7, #4]
 800b9ba:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800b9bc:	683b      	ldr	r3, [r7, #0]
 800b9be:	781a      	ldrb	r2, [r3, #0]
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800b9c4:	683b      	ldr	r3, [r7, #0]
 800b9c6:	785a      	ldrb	r2, [r3, #1]
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800b9cc:	683b      	ldr	r3, [r7, #0]
 800b9ce:	3302      	adds	r3, #2
 800b9d0:	781b      	ldrb	r3, [r3, #0]
 800b9d2:	b29a      	uxth	r2, r3
 800b9d4:	683b      	ldr	r3, [r7, #0]
 800b9d6:	3303      	adds	r3, #3
 800b9d8:	781b      	ldrb	r3, [r3, #0]
 800b9da:	b29b      	uxth	r3, r3
 800b9dc:	021b      	lsls	r3, r3, #8
 800b9de:	b29b      	uxth	r3, r3
 800b9e0:	18d3      	adds	r3, r2, r3
 800b9e2:	b29a      	uxth	r2, r3
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800b9e8:	683b      	ldr	r3, [r7, #0]
 800b9ea:	3304      	adds	r3, #4
 800b9ec:	781b      	ldrb	r3, [r3, #0]
 800b9ee:	b29a      	uxth	r2, r3
 800b9f0:	683b      	ldr	r3, [r7, #0]
 800b9f2:	3305      	adds	r3, #5
 800b9f4:	781b      	ldrb	r3, [r3, #0]
 800b9f6:	b29b      	uxth	r3, r3
 800b9f8:	021b      	lsls	r3, r3, #8
 800b9fa:	b29b      	uxth	r3, r3
 800b9fc:	18d3      	adds	r3, r2, r3
 800b9fe:	b29a      	uxth	r2, r3
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800ba04:	683b      	ldr	r3, [r7, #0]
 800ba06:	3306      	adds	r3, #6
 800ba08:	781b      	ldrb	r3, [r3, #0]
 800ba0a:	b29a      	uxth	r2, r3
 800ba0c:	683b      	ldr	r3, [r7, #0]
 800ba0e:	3307      	adds	r3, #7
 800ba10:	781b      	ldrb	r3, [r3, #0]
 800ba12:	b29b      	uxth	r3, r3
 800ba14:	021b      	lsls	r3, r3, #8
 800ba16:	b29b      	uxth	r3, r3
 800ba18:	18d3      	adds	r3, r2, r3
 800ba1a:	b29a      	uxth	r2, r3
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	80da      	strh	r2, [r3, #6]

}
 800ba20:	46c0      	nop			; (mov r8, r8)
 800ba22:	46bd      	mov	sp, r7
 800ba24:	b002      	add	sp, #8
 800ba26:	bd80      	pop	{r7, pc}

0800ba28 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b082      	sub	sp, #8
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	6078      	str	r0, [r7, #4]
 800ba30:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	2180      	movs	r1, #128	; 0x80
 800ba36:	0018      	movs	r0, r3
 800ba38:	f000 fce3 	bl	800c402 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	2100      	movs	r1, #0
 800ba40:	0018      	movs	r0, r3
 800ba42:	f000 fcde 	bl	800c402 <USBD_LL_StallEP>
}
 800ba46:	46c0      	nop			; (mov r8, r8)
 800ba48:	46bd      	mov	sp, r7
 800ba4a:	b002      	add	sp, #8
 800ba4c:	bd80      	pop	{r7, pc}

0800ba4e <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ba4e:	b590      	push	{r4, r7, lr}
 800ba50:	b087      	sub	sp, #28
 800ba52:	af00      	add	r7, sp, #0
 800ba54:	60f8      	str	r0, [r7, #12]
 800ba56:	60b9      	str	r1, [r7, #8]
 800ba58:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ba5a:	2417      	movs	r4, #23
 800ba5c:	193b      	adds	r3, r7, r4
 800ba5e:	2200      	movs	r2, #0
 800ba60:	701a      	strb	r2, [r3, #0]

  if (desc != NULL)
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d03c      	beq.n	800bae2 <USBD_GetString+0x94>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	0018      	movs	r0, r3
 800ba6c:	f000 f83d 	bl	800baea <USBD_GetLen>
 800ba70:	0003      	movs	r3, r0
 800ba72:	3301      	adds	r3, #1
 800ba74:	b29b      	uxth	r3, r3
 800ba76:	18db      	adds	r3, r3, r3
 800ba78:	b29a      	uxth	r2, r3
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800ba7e:	193b      	adds	r3, r7, r4
 800ba80:	781b      	ldrb	r3, [r3, #0]
 800ba82:	193a      	adds	r2, r7, r4
 800ba84:	1c59      	adds	r1, r3, #1
 800ba86:	7011      	strb	r1, [r2, #0]
 800ba88:	001a      	movs	r2, r3
 800ba8a:	68bb      	ldr	r3, [r7, #8]
 800ba8c:	189b      	adds	r3, r3, r2
 800ba8e:	687a      	ldr	r2, [r7, #4]
 800ba90:	7812      	ldrb	r2, [r2, #0]
 800ba92:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800ba94:	193b      	adds	r3, r7, r4
 800ba96:	781b      	ldrb	r3, [r3, #0]
 800ba98:	193a      	adds	r2, r7, r4
 800ba9a:	1c59      	adds	r1, r3, #1
 800ba9c:	7011      	strb	r1, [r2, #0]
 800ba9e:	001a      	movs	r2, r3
 800baa0:	68bb      	ldr	r3, [r7, #8]
 800baa2:	189b      	adds	r3, r3, r2
 800baa4:	2203      	movs	r2, #3
 800baa6:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800baa8:	e017      	b.n	800bada <USBD_GetString+0x8c>
    {
      unicode[idx++] = *desc++;
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	1c5a      	adds	r2, r3, #1
 800baae:	60fa      	str	r2, [r7, #12]
 800bab0:	2417      	movs	r4, #23
 800bab2:	193a      	adds	r2, r7, r4
 800bab4:	7812      	ldrb	r2, [r2, #0]
 800bab6:	1939      	adds	r1, r7, r4
 800bab8:	1c50      	adds	r0, r2, #1
 800baba:	7008      	strb	r0, [r1, #0]
 800babc:	0011      	movs	r1, r2
 800babe:	68ba      	ldr	r2, [r7, #8]
 800bac0:	1852      	adds	r2, r2, r1
 800bac2:	781b      	ldrb	r3, [r3, #0]
 800bac4:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800bac6:	193b      	adds	r3, r7, r4
 800bac8:	781b      	ldrb	r3, [r3, #0]
 800baca:	193a      	adds	r2, r7, r4
 800bacc:	1c59      	adds	r1, r3, #1
 800bace:	7011      	strb	r1, [r2, #0]
 800bad0:	001a      	movs	r2, r3
 800bad2:	68bb      	ldr	r3, [r7, #8]
 800bad4:	189b      	adds	r3, r3, r2
 800bad6:	2200      	movs	r2, #0
 800bad8:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	781b      	ldrb	r3, [r3, #0]
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d1e3      	bne.n	800baaa <USBD_GetString+0x5c>
    }
  }
}
 800bae2:	46c0      	nop			; (mov r8, r8)
 800bae4:	46bd      	mov	sp, r7
 800bae6:	b007      	add	sp, #28
 800bae8:	bd90      	pop	{r4, r7, pc}

0800baea <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800baea:	b580      	push	{r7, lr}
 800baec:	b084      	sub	sp, #16
 800baee:	af00      	add	r7, sp, #0
 800baf0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800baf2:	230f      	movs	r3, #15
 800baf4:	18fb      	adds	r3, r7, r3
 800baf6:	2200      	movs	r2, #0
 800baf8:	701a      	strb	r2, [r3, #0]

  while (*buf != '\0')
 800bafa:	e008      	b.n	800bb0e <USBD_GetLen+0x24>
  {
    len++;
 800bafc:	210f      	movs	r1, #15
 800bafe:	187b      	adds	r3, r7, r1
 800bb00:	781a      	ldrb	r2, [r3, #0]
 800bb02:	187b      	adds	r3, r7, r1
 800bb04:	3201      	adds	r2, #1
 800bb06:	701a      	strb	r2, [r3, #0]
    buf++;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	3301      	adds	r3, #1
 800bb0c:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	781b      	ldrb	r3, [r3, #0]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d1f2      	bne.n	800bafc <USBD_GetLen+0x12>
  }

  return len;
 800bb16:	230f      	movs	r3, #15
 800bb18:	18fb      	adds	r3, r7, r3
 800bb1a:	781b      	ldrb	r3, [r3, #0]
}
 800bb1c:	0018      	movs	r0, r3
 800bb1e:	46bd      	mov	sp, r7
 800bb20:	b004      	add	sp, #16
 800bb22:	bd80      	pop	{r7, pc}

0800bb24 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800bb24:	b580      	push	{r7, lr}
 800bb26:	b084      	sub	sp, #16
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	60f8      	str	r0, [r7, #12]
 800bb2c:	60b9      	str	r1, [r7, #8]
 800bb2e:	1dbb      	adds	r3, r7, #6
 800bb30:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bb32:	68fa      	ldr	r2, [r7, #12]
 800bb34:	23a5      	movs	r3, #165	; 0xa5
 800bb36:	009b      	lsls	r3, r3, #2
 800bb38:	2102      	movs	r1, #2
 800bb3a:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 800bb3c:	1dbb      	adds	r3, r7, #6
 800bb3e:	881a      	ldrh	r2, [r3, #0]
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800bb44:	1dbb      	adds	r3, r7, #6
 800bb46:	881a      	ldrh	r2, [r3, #0]
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bb4c:	1dbb      	adds	r3, r7, #6
 800bb4e:	881b      	ldrh	r3, [r3, #0]
 800bb50:	68ba      	ldr	r2, [r7, #8]
 800bb52:	68f8      	ldr	r0, [r7, #12]
 800bb54:	2100      	movs	r1, #0
 800bb56:	f000 fd06 	bl	800c566 <USBD_LL_Transmit>

  return USBD_OK;
 800bb5a:	2300      	movs	r3, #0
}
 800bb5c:	0018      	movs	r0, r3
 800bb5e:	46bd      	mov	sp, r7
 800bb60:	b004      	add	sp, #16
 800bb62:	bd80      	pop	{r7, pc}

0800bb64 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800bb64:	b580      	push	{r7, lr}
 800bb66:	b084      	sub	sp, #16
 800bb68:	af00      	add	r7, sp, #0
 800bb6a:	60f8      	str	r0, [r7, #12]
 800bb6c:	60b9      	str	r1, [r7, #8]
 800bb6e:	1dbb      	adds	r3, r7, #6
 800bb70:	801a      	strh	r2, [r3, #0]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bb72:	1dbb      	adds	r3, r7, #6
 800bb74:	881b      	ldrh	r3, [r3, #0]
 800bb76:	68ba      	ldr	r2, [r7, #8]
 800bb78:	68f8      	ldr	r0, [r7, #12]
 800bb7a:	2100      	movs	r1, #0
 800bb7c:	f000 fcf3 	bl	800c566 <USBD_LL_Transmit>

  return USBD_OK;
 800bb80:	2300      	movs	r3, #0
}
 800bb82:	0018      	movs	r0, r3
 800bb84:	46bd      	mov	sp, r7
 800bb86:	b004      	add	sp, #16
 800bb88:	bd80      	pop	{r7, pc}

0800bb8a <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800bb8a:	b580      	push	{r7, lr}
 800bb8c:	b084      	sub	sp, #16
 800bb8e:	af00      	add	r7, sp, #0
 800bb90:	60f8      	str	r0, [r7, #12]
 800bb92:	60b9      	str	r1, [r7, #8]
 800bb94:	1dbb      	adds	r3, r7, #6
 800bb96:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800bb98:	68fa      	ldr	r2, [r7, #12]
 800bb9a:	23a5      	movs	r3, #165	; 0xa5
 800bb9c:	009b      	lsls	r3, r3, #2
 800bb9e:	2103      	movs	r1, #3
 800bba0:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 800bba2:	1dbb      	adds	r3, r7, #6
 800bba4:	8819      	ldrh	r1, [r3, #0]
 800bba6:	68fa      	ldr	r2, [r7, #12]
 800bba8:	23ae      	movs	r3, #174	; 0xae
 800bbaa:	005b      	lsls	r3, r3, #1
 800bbac:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].rem_length   = len;
 800bbae:	1dbb      	adds	r3, r7, #6
 800bbb0:	8819      	ldrh	r1, [r3, #0]
 800bbb2:	68fa      	ldr	r2, [r7, #12]
 800bbb4:	23b0      	movs	r3, #176	; 0xb0
 800bbb6:	005b      	lsls	r3, r3, #1
 800bbb8:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bbba:	1dbb      	adds	r3, r7, #6
 800bbbc:	881b      	ldrh	r3, [r3, #0]
 800bbbe:	68ba      	ldr	r2, [r7, #8]
 800bbc0:	68f8      	ldr	r0, [r7, #12]
 800bbc2:	2100      	movs	r1, #0
 800bbc4:	f000 fd06 	bl	800c5d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bbc8:	2300      	movs	r3, #0
}
 800bbca:	0018      	movs	r0, r3
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	b004      	add	sp, #16
 800bbd0:	bd80      	pop	{r7, pc}

0800bbd2 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800bbd2:	b580      	push	{r7, lr}
 800bbd4:	b084      	sub	sp, #16
 800bbd6:	af00      	add	r7, sp, #0
 800bbd8:	60f8      	str	r0, [r7, #12]
 800bbda:	60b9      	str	r1, [r7, #8]
 800bbdc:	1dbb      	adds	r3, r7, #6
 800bbde:	801a      	strh	r2, [r3, #0]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bbe0:	1dbb      	adds	r3, r7, #6
 800bbe2:	881b      	ldrh	r3, [r3, #0]
 800bbe4:	68ba      	ldr	r2, [r7, #8]
 800bbe6:	68f8      	ldr	r0, [r7, #12]
 800bbe8:	2100      	movs	r1, #0
 800bbea:	f000 fcf3 	bl	800c5d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bbee:	2300      	movs	r3, #0
}
 800bbf0:	0018      	movs	r0, r3
 800bbf2:	46bd      	mov	sp, r7
 800bbf4:	b004      	add	sp, #16
 800bbf6:	bd80      	pop	{r7, pc}

0800bbf8 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800bbf8:	b580      	push	{r7, lr}
 800bbfa:	b082      	sub	sp, #8
 800bbfc:	af00      	add	r7, sp, #0
 800bbfe:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bc00:	687a      	ldr	r2, [r7, #4]
 800bc02:	23a5      	movs	r3, #165	; 0xa5
 800bc04:	009b      	lsls	r3, r3, #2
 800bc06:	2104      	movs	r1, #4
 800bc08:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bc0a:	6878      	ldr	r0, [r7, #4]
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	2200      	movs	r2, #0
 800bc10:	2100      	movs	r1, #0
 800bc12:	f000 fca8 	bl	800c566 <USBD_LL_Transmit>

  return USBD_OK;
 800bc16:	2300      	movs	r3, #0
}
 800bc18:	0018      	movs	r0, r3
 800bc1a:	46bd      	mov	sp, r7
 800bc1c:	b002      	add	sp, #8
 800bc1e:	bd80      	pop	{r7, pc}

0800bc20 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b082      	sub	sp, #8
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bc28:	687a      	ldr	r2, [r7, #4]
 800bc2a:	23a5      	movs	r3, #165	; 0xa5
 800bc2c:	009b      	lsls	r3, r3, #2
 800bc2e:	2105      	movs	r1, #5
 800bc30:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bc32:	6878      	ldr	r0, [r7, #4]
 800bc34:	2300      	movs	r3, #0
 800bc36:	2200      	movs	r2, #0
 800bc38:	2100      	movs	r1, #0
 800bc3a:	f000 fccb 	bl	800c5d4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bc3e:	2300      	movs	r3, #0
}
 800bc40:	0018      	movs	r0, r3
 800bc42:	46bd      	mov	sp, r7
 800bc44:	b002      	add	sp, #8
 800bc46:	bd80      	pop	{r7, pc}

0800bc48 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800bc48:	b580      	push	{r7, lr}
 800bc4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800bc4c:	4914      	ldr	r1, [pc, #80]	; (800bca0 <MX_USB_DEVICE_Init+0x58>)
 800bc4e:	4b15      	ldr	r3, [pc, #84]	; (800bca4 <MX_USB_DEVICE_Init+0x5c>)
 800bc50:	2200      	movs	r2, #0
 800bc52:	0018      	movs	r0, r3
 800bc54:	f7fe fdea 	bl	800a82c <USBD_Init>
 800bc58:	1e03      	subs	r3, r0, #0
 800bc5a:	d001      	beq.n	800bc60 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800bc5c:	f7f5 fc98 	bl	8001590 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800bc60:	4a11      	ldr	r2, [pc, #68]	; (800bca8 <MX_USB_DEVICE_Init+0x60>)
 800bc62:	4b10      	ldr	r3, [pc, #64]	; (800bca4 <MX_USB_DEVICE_Init+0x5c>)
 800bc64:	0011      	movs	r1, r2
 800bc66:	0018      	movs	r0, r3
 800bc68:	f7fe fe11 	bl	800a88e <USBD_RegisterClass>
 800bc6c:	1e03      	subs	r3, r0, #0
 800bc6e:	d001      	beq.n	800bc74 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
 800bc70:	f7f5 fc8e 	bl	8001590 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800bc74:	4a0d      	ldr	r2, [pc, #52]	; (800bcac <MX_USB_DEVICE_Init+0x64>)
 800bc76:	4b0b      	ldr	r3, [pc, #44]	; (800bca4 <MX_USB_DEVICE_Init+0x5c>)
 800bc78:	0011      	movs	r1, r2
 800bc7a:	0018      	movs	r0, r3
 800bc7c:	f7fe fd26 	bl	800a6cc <USBD_CDC_RegisterInterface>
 800bc80:	1e03      	subs	r3, r0, #0
 800bc82:	d001      	beq.n	800bc88 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
 800bc84:	f7f5 fc84 	bl	8001590 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800bc88:	4b06      	ldr	r3, [pc, #24]	; (800bca4 <MX_USB_DEVICE_Init+0x5c>)
 800bc8a:	0018      	movs	r0, r3
 800bc8c:	f7fe fe1f 	bl	800a8ce <USBD_Start>
 800bc90:	1e03      	subs	r3, r0, #0
 800bc92:	d001      	beq.n	800bc98 <MX_USB_DEVICE_Init+0x50>
  {
    Error_Handler();
 800bc94:	f7f5 fc7c 	bl	8001590 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800bc98:	46c0      	nop			; (mov r8, r8)
 800bc9a:	46bd      	mov	sp, r7
 800bc9c:	bd80      	pop	{r7, pc}
 800bc9e:	46c0      	nop			; (mov r8, r8)
 800bca0:	2000012c 	.word	0x2000012c
 800bca4:	200006d0 	.word	0x200006d0
 800bca8:	20000018 	.word	0x20000018
 800bcac:	2000011c 	.word	0x2000011c

0800bcb0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800bcb0:	b580      	push	{r7, lr}
 800bcb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800bcb4:	4907      	ldr	r1, [pc, #28]	; (800bcd4 <CDC_Init_FS+0x24>)
 800bcb6:	4b08      	ldr	r3, [pc, #32]	; (800bcd8 <CDC_Init_FS+0x28>)
 800bcb8:	2200      	movs	r2, #0
 800bcba:	0018      	movs	r0, r3
 800bcbc:	f7fe fd21 	bl	800a702 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800bcc0:	4a06      	ldr	r2, [pc, #24]	; (800bcdc <CDC_Init_FS+0x2c>)
 800bcc2:	4b05      	ldr	r3, [pc, #20]	; (800bcd8 <CDC_Init_FS+0x28>)
 800bcc4:	0011      	movs	r1, r2
 800bcc6:	0018      	movs	r0, r3
 800bcc8:	f7fe fd37 	bl	800a73a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800bccc:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800bcce:	0018      	movs	r0, r3
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	bd80      	pop	{r7, pc}
 800bcd4:	20000d7c 	.word	0x20000d7c
 800bcd8:	200006d0 	.word	0x200006d0
 800bcdc:	20000994 	.word	0x20000994

0800bce0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800bce0:	b580      	push	{r7, lr}
 800bce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800bce4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800bce6:	0018      	movs	r0, r3
 800bce8:	46bd      	mov	sp, r7
 800bcea:	bd80      	pop	{r7, pc}

0800bcec <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800bcec:	b580      	push	{r7, lr}
 800bcee:	b082      	sub	sp, #8
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	6039      	str	r1, [r7, #0]
 800bcf4:	0011      	movs	r1, r2
 800bcf6:	1dfb      	adds	r3, r7, #7
 800bcf8:	1c02      	adds	r2, r0, #0
 800bcfa:	701a      	strb	r2, [r3, #0]
 800bcfc:	1d3b      	adds	r3, r7, #4
 800bcfe:	1c0a      	adds	r2, r1, #0
 800bd00:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800bd02:	1dfb      	adds	r3, r7, #7
 800bd04:	781b      	ldrb	r3, [r3, #0]
 800bd06:	2b23      	cmp	r3, #35	; 0x23
 800bd08:	d804      	bhi.n	800bd14 <CDC_Control_FS+0x28>
 800bd0a:	009a      	lsls	r2, r3, #2
 800bd0c:	4b04      	ldr	r3, [pc, #16]	; (800bd20 <CDC_Control_FS+0x34>)
 800bd0e:	18d3      	adds	r3, r2, r3
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	469f      	mov	pc, r3
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800bd14:	46c0      	nop			; (mov r8, r8)
  }

  return (USBD_OK);
 800bd16:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800bd18:	0018      	movs	r0, r3
 800bd1a:	46bd      	mov	sp, r7
 800bd1c:	b002      	add	sp, #8
 800bd1e:	bd80      	pop	{r7, pc}
 800bd20:	0800d1b0 	.word	0x0800d1b0

0800bd24 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800bd24:	b590      	push	{r4, r7, lr}
 800bd26:	b085      	sub	sp, #20
 800bd28:	af00      	add	r7, sp, #0
 800bd2a:	6078      	str	r0, [r7, #4]
 800bd2c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */

  flags.data_received = 1;
 800bd2e:	4b18      	ldr	r3, [pc, #96]	; (800bd90 <CDC_Receive_FS+0x6c>)
 800bd30:	7a1a      	ldrb	r2, [r3, #8]
 800bd32:	2101      	movs	r1, #1
 800bd34:	430a      	orrs	r2, r1
 800bd36:	721a      	strb	r2, [r3, #8]

  for(uint8_t i = 0; i < *Len; i++)
 800bd38:	230f      	movs	r3, #15
 800bd3a:	18fb      	adds	r3, r7, r3
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	701a      	strb	r2, [r3, #0]
 800bd40:	e00f      	b.n	800bd62 <CDC_Receive_FS+0x3e>
  {
	  push(USB_Rx_Buffer, Buf[i]);
 800bd42:	4b14      	ldr	r3, [pc, #80]	; (800bd94 <CDC_Receive_FS+0x70>)
 800bd44:	6818      	ldr	r0, [r3, #0]
 800bd46:	240f      	movs	r4, #15
 800bd48:	193b      	adds	r3, r7, r4
 800bd4a:	781b      	ldrb	r3, [r3, #0]
 800bd4c:	687a      	ldr	r2, [r7, #4]
 800bd4e:	18d3      	adds	r3, r2, r3
 800bd50:	781b      	ldrb	r3, [r3, #0]
 800bd52:	0019      	movs	r1, r3
 800bd54:	f7f5 fc56 	bl	8001604 <push>
  for(uint8_t i = 0; i < *Len; i++)
 800bd58:	193b      	adds	r3, r7, r4
 800bd5a:	781a      	ldrb	r2, [r3, #0]
 800bd5c:	193b      	adds	r3, r7, r4
 800bd5e:	3201      	adds	r2, #1
 800bd60:	701a      	strb	r2, [r3, #0]
 800bd62:	230f      	movs	r3, #15
 800bd64:	18fb      	adds	r3, r7, r3
 800bd66:	781a      	ldrb	r2, [r3, #0]
 800bd68:	683b      	ldr	r3, [r7, #0]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	429a      	cmp	r2, r3
 800bd6e:	d3e8      	bcc.n	800bd42 <CDC_Receive_FS+0x1e>
  }

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800bd70:	687a      	ldr	r2, [r7, #4]
 800bd72:	4b09      	ldr	r3, [pc, #36]	; (800bd98 <CDC_Receive_FS+0x74>)
 800bd74:	0011      	movs	r1, r2
 800bd76:	0018      	movs	r0, r3
 800bd78:	f7fe fcdf 	bl	800a73a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800bd7c:	4b06      	ldr	r3, [pc, #24]	; (800bd98 <CDC_Receive_FS+0x74>)
 800bd7e:	0018      	movs	r0, r3
 800bd80:	f7fe fd26 	bl	800a7d0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800bd84:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800bd86:	0018      	movs	r0, r3
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	b005      	add	sp, #20
 800bd8c:	bd90      	pop	{r4, r7, pc}
 800bd8e:	46c0      	nop			; (mov r8, r8)
 800bd90:	20000618 	.word	0x20000618
 800bd94:	20001164 	.word	0x20001164
 800bd98:	200006d0 	.word	0x200006d0

0800bd9c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800bd9c:	b5b0      	push	{r4, r5, r7, lr}
 800bd9e:	b084      	sub	sp, #16
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	6078      	str	r0, [r7, #4]
 800bda4:	000a      	movs	r2, r1
 800bda6:	1cbb      	adds	r3, r7, #2
 800bda8:	801a      	strh	r2, [r3, #0]
  uint8_t result = USBD_OK;
 800bdaa:	230f      	movs	r3, #15
 800bdac:	18fb      	adds	r3, r7, r3
 800bdae:	2200      	movs	r2, #0
 800bdb0:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800bdb2:	4a11      	ldr	r2, [pc, #68]	; (800bdf8 <CDC_Transmit_FS+0x5c>)
 800bdb4:	23ae      	movs	r3, #174	; 0xae
 800bdb6:	009b      	lsls	r3, r3, #2
 800bdb8:	58d3      	ldr	r3, [r2, r3]
 800bdba:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800bdbc:	68ba      	ldr	r2, [r7, #8]
 800bdbe:	2385      	movs	r3, #133	; 0x85
 800bdc0:	009b      	lsls	r3, r3, #2
 800bdc2:	58d3      	ldr	r3, [r2, r3]
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d001      	beq.n	800bdcc <CDC_Transmit_FS+0x30>
    return USBD_BUSY;
 800bdc8:	2301      	movs	r3, #1
 800bdca:	e010      	b.n	800bdee <CDC_Transmit_FS+0x52>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800bdcc:	1cbb      	adds	r3, r7, #2
 800bdce:	881a      	ldrh	r2, [r3, #0]
 800bdd0:	6879      	ldr	r1, [r7, #4]
 800bdd2:	4b09      	ldr	r3, [pc, #36]	; (800bdf8 <CDC_Transmit_FS+0x5c>)
 800bdd4:	0018      	movs	r0, r3
 800bdd6:	f7fe fc94 	bl	800a702 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800bdda:	250f      	movs	r5, #15
 800bddc:	197c      	adds	r4, r7, r5
 800bdde:	4b06      	ldr	r3, [pc, #24]	; (800bdf8 <CDC_Transmit_FS+0x5c>)
 800bde0:	0018      	movs	r0, r3
 800bde2:	f7fe fcbe 	bl	800a762 <USBD_CDC_TransmitPacket>
 800bde6:	0003      	movs	r3, r0
 800bde8:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 7 */
  return result;
 800bdea:	197b      	adds	r3, r7, r5
 800bdec:	781b      	ldrb	r3, [r3, #0]
}
 800bdee:	0018      	movs	r0, r3
 800bdf0:	46bd      	mov	sp, r7
 800bdf2:	b004      	add	sp, #16
 800bdf4:	bdb0      	pop	{r4, r5, r7, pc}
 800bdf6:	46c0      	nop			; (mov r8, r8)
 800bdf8:	200006d0 	.word	0x200006d0

0800bdfc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b082      	sub	sp, #8
 800be00:	af00      	add	r7, sp, #0
 800be02:	0002      	movs	r2, r0
 800be04:	6039      	str	r1, [r7, #0]
 800be06:	1dfb      	adds	r3, r7, #7
 800be08:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800be0a:	683b      	ldr	r3, [r7, #0]
 800be0c:	2212      	movs	r2, #18
 800be0e:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800be10:	4b02      	ldr	r3, [pc, #8]	; (800be1c <USBD_FS_DeviceDescriptor+0x20>)
}
 800be12:	0018      	movs	r0, r3
 800be14:	46bd      	mov	sp, r7
 800be16:	b002      	add	sp, #8
 800be18:	bd80      	pop	{r7, pc}
 800be1a:	46c0      	nop			; (mov r8, r8)
 800be1c:	20000148 	.word	0x20000148

0800be20 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800be20:	b580      	push	{r7, lr}
 800be22:	b082      	sub	sp, #8
 800be24:	af00      	add	r7, sp, #0
 800be26:	0002      	movs	r2, r0
 800be28:	6039      	str	r1, [r7, #0]
 800be2a:	1dfb      	adds	r3, r7, #7
 800be2c:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800be2e:	683b      	ldr	r3, [r7, #0]
 800be30:	2204      	movs	r2, #4
 800be32:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800be34:	4b02      	ldr	r3, [pc, #8]	; (800be40 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800be36:	0018      	movs	r0, r3
 800be38:	46bd      	mov	sp, r7
 800be3a:	b002      	add	sp, #8
 800be3c:	bd80      	pop	{r7, pc}
 800be3e:	46c0      	nop			; (mov r8, r8)
 800be40:	2000015c 	.word	0x2000015c

0800be44 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800be44:	b580      	push	{r7, lr}
 800be46:	b082      	sub	sp, #8
 800be48:	af00      	add	r7, sp, #0
 800be4a:	0002      	movs	r2, r0
 800be4c:	6039      	str	r1, [r7, #0]
 800be4e:	1dfb      	adds	r3, r7, #7
 800be50:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800be52:	1dfb      	adds	r3, r7, #7
 800be54:	781b      	ldrb	r3, [r3, #0]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d106      	bne.n	800be68 <USBD_FS_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800be5a:	683a      	ldr	r2, [r7, #0]
 800be5c:	4908      	ldr	r1, [pc, #32]	; (800be80 <USBD_FS_ProductStrDescriptor+0x3c>)
 800be5e:	4b09      	ldr	r3, [pc, #36]	; (800be84 <USBD_FS_ProductStrDescriptor+0x40>)
 800be60:	0018      	movs	r0, r3
 800be62:	f7ff fdf4 	bl	800ba4e <USBD_GetString>
 800be66:	e005      	b.n	800be74 <USBD_FS_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800be68:	683a      	ldr	r2, [r7, #0]
 800be6a:	4905      	ldr	r1, [pc, #20]	; (800be80 <USBD_FS_ProductStrDescriptor+0x3c>)
 800be6c:	4b05      	ldr	r3, [pc, #20]	; (800be84 <USBD_FS_ProductStrDescriptor+0x40>)
 800be6e:	0018      	movs	r0, r3
 800be70:	f7ff fded 	bl	800ba4e <USBD_GetString>
  }
  return USBD_StrDesc;
 800be74:	4b02      	ldr	r3, [pc, #8]	; (800be80 <USBD_FS_ProductStrDescriptor+0x3c>)
}
 800be76:	0018      	movs	r0, r3
 800be78:	46bd      	mov	sp, r7
 800be7a:	b002      	add	sp, #8
 800be7c:	bd80      	pop	{r7, pc}
 800be7e:	46c0      	nop			; (mov r8, r8)
 800be80:	20001168 	.word	0x20001168
 800be84:	0800d078 	.word	0x0800d078

0800be88 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800be88:	b580      	push	{r7, lr}
 800be8a:	b082      	sub	sp, #8
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	0002      	movs	r2, r0
 800be90:	6039      	str	r1, [r7, #0]
 800be92:	1dfb      	adds	r3, r7, #7
 800be94:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800be96:	683a      	ldr	r2, [r7, #0]
 800be98:	4904      	ldr	r1, [pc, #16]	; (800beac <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800be9a:	4b05      	ldr	r3, [pc, #20]	; (800beb0 <USBD_FS_ManufacturerStrDescriptor+0x28>)
 800be9c:	0018      	movs	r0, r3
 800be9e:	f7ff fdd6 	bl	800ba4e <USBD_GetString>
  return USBD_StrDesc;
 800bea2:	4b02      	ldr	r3, [pc, #8]	; (800beac <USBD_FS_ManufacturerStrDescriptor+0x24>)
}
 800bea4:	0018      	movs	r0, r3
 800bea6:	46bd      	mov	sp, r7
 800bea8:	b002      	add	sp, #8
 800beaa:	bd80      	pop	{r7, pc}
 800beac:	20001168 	.word	0x20001168
 800beb0:	0800d090 	.word	0x0800d090

0800beb4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800beb4:	b580      	push	{r7, lr}
 800beb6:	b082      	sub	sp, #8
 800beb8:	af00      	add	r7, sp, #0
 800beba:	0002      	movs	r2, r0
 800bebc:	6039      	str	r1, [r7, #0]
 800bebe:	1dfb      	adds	r3, r7, #7
 800bec0:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800bec2:	683b      	ldr	r3, [r7, #0]
 800bec4:	221a      	movs	r2, #26
 800bec6:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800bec8:	f000 f84c 	bl	800bf64 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800becc:	4b02      	ldr	r3, [pc, #8]	; (800bed8 <USBD_FS_SerialStrDescriptor+0x24>)
}
 800bece:	0018      	movs	r0, r3
 800bed0:	46bd      	mov	sp, r7
 800bed2:	b002      	add	sp, #8
 800bed4:	bd80      	pop	{r7, pc}
 800bed6:	46c0      	nop			; (mov r8, r8)
 800bed8:	20000160 	.word	0x20000160

0800bedc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bedc:	b580      	push	{r7, lr}
 800bede:	b082      	sub	sp, #8
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	0002      	movs	r2, r0
 800bee4:	6039      	str	r1, [r7, #0]
 800bee6:	1dfb      	adds	r3, r7, #7
 800bee8:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 800beea:	1dfb      	adds	r3, r7, #7
 800beec:	781b      	ldrb	r3, [r3, #0]
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d106      	bne.n	800bf00 <USBD_FS_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bef2:	683a      	ldr	r2, [r7, #0]
 800bef4:	4908      	ldr	r1, [pc, #32]	; (800bf18 <USBD_FS_ConfigStrDescriptor+0x3c>)
 800bef6:	4b09      	ldr	r3, [pc, #36]	; (800bf1c <USBD_FS_ConfigStrDescriptor+0x40>)
 800bef8:	0018      	movs	r0, r3
 800befa:	f7ff fda8 	bl	800ba4e <USBD_GetString>
 800befe:	e005      	b.n	800bf0c <USBD_FS_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bf00:	683a      	ldr	r2, [r7, #0]
 800bf02:	4905      	ldr	r1, [pc, #20]	; (800bf18 <USBD_FS_ConfigStrDescriptor+0x3c>)
 800bf04:	4b05      	ldr	r3, [pc, #20]	; (800bf1c <USBD_FS_ConfigStrDescriptor+0x40>)
 800bf06:	0018      	movs	r0, r3
 800bf08:	f7ff fda1 	bl	800ba4e <USBD_GetString>
  }
  return USBD_StrDesc;
 800bf0c:	4b02      	ldr	r3, [pc, #8]	; (800bf18 <USBD_FS_ConfigStrDescriptor+0x3c>)
}
 800bf0e:	0018      	movs	r0, r3
 800bf10:	46bd      	mov	sp, r7
 800bf12:	b002      	add	sp, #8
 800bf14:	bd80      	pop	{r7, pc}
 800bf16:	46c0      	nop			; (mov r8, r8)
 800bf18:	20001168 	.word	0x20001168
 800bf1c:	0800d0a4 	.word	0x0800d0a4

0800bf20 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b082      	sub	sp, #8
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	0002      	movs	r2, r0
 800bf28:	6039      	str	r1, [r7, #0]
 800bf2a:	1dfb      	adds	r3, r7, #7
 800bf2c:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800bf2e:	1dfb      	adds	r3, r7, #7
 800bf30:	781b      	ldrb	r3, [r3, #0]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d106      	bne.n	800bf44 <USBD_FS_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bf36:	683a      	ldr	r2, [r7, #0]
 800bf38:	4908      	ldr	r1, [pc, #32]	; (800bf5c <USBD_FS_InterfaceStrDescriptor+0x3c>)
 800bf3a:	4b09      	ldr	r3, [pc, #36]	; (800bf60 <USBD_FS_InterfaceStrDescriptor+0x40>)
 800bf3c:	0018      	movs	r0, r3
 800bf3e:	f7ff fd86 	bl	800ba4e <USBD_GetString>
 800bf42:	e005      	b.n	800bf50 <USBD_FS_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bf44:	683a      	ldr	r2, [r7, #0]
 800bf46:	4905      	ldr	r1, [pc, #20]	; (800bf5c <USBD_FS_InterfaceStrDescriptor+0x3c>)
 800bf48:	4b05      	ldr	r3, [pc, #20]	; (800bf60 <USBD_FS_InterfaceStrDescriptor+0x40>)
 800bf4a:	0018      	movs	r0, r3
 800bf4c:	f7ff fd7f 	bl	800ba4e <USBD_GetString>
  }
  return USBD_StrDesc;
 800bf50:	4b02      	ldr	r3, [pc, #8]	; (800bf5c <USBD_FS_InterfaceStrDescriptor+0x3c>)
}
 800bf52:	0018      	movs	r0, r3
 800bf54:	46bd      	mov	sp, r7
 800bf56:	b002      	add	sp, #8
 800bf58:	bd80      	pop	{r7, pc}
 800bf5a:	46c0      	nop			; (mov r8, r8)
 800bf5c:	20001168 	.word	0x20001168
 800bf60:	0800d0b0 	.word	0x0800d0b0

0800bf64 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800bf64:	b580      	push	{r7, lr}
 800bf66:	b084      	sub	sp, #16
 800bf68:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bf6a:	4b10      	ldr	r3, [pc, #64]	; (800bfac <Get_SerialNum+0x48>)
 800bf6c:	681b      	ldr	r3, [r3, #0]
 800bf6e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bf70:	4b0f      	ldr	r3, [pc, #60]	; (800bfb0 <Get_SerialNum+0x4c>)
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bf76:	4b0f      	ldr	r3, [pc, #60]	; (800bfb4 <Get_SerialNum+0x50>)
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bf7c:	68fa      	ldr	r2, [r7, #12]
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	18d3      	adds	r3, r2, r3
 800bf82:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d00b      	beq.n	800bfa2 <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bf8a:	490b      	ldr	r1, [pc, #44]	; (800bfb8 <Get_SerialNum+0x54>)
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	2208      	movs	r2, #8
 800bf90:	0018      	movs	r0, r3
 800bf92:	f000 f815 	bl	800bfc0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bf96:	4909      	ldr	r1, [pc, #36]	; (800bfbc <Get_SerialNum+0x58>)
 800bf98:	68bb      	ldr	r3, [r7, #8]
 800bf9a:	2204      	movs	r2, #4
 800bf9c:	0018      	movs	r0, r3
 800bf9e:	f000 f80f 	bl	800bfc0 <IntToUnicode>
  }
}
 800bfa2:	46c0      	nop			; (mov r8, r8)
 800bfa4:	46bd      	mov	sp, r7
 800bfa6:	b004      	add	sp, #16
 800bfa8:	bd80      	pop	{r7, pc}
 800bfaa:	46c0      	nop			; (mov r8, r8)
 800bfac:	1ffff7ac 	.word	0x1ffff7ac
 800bfb0:	1ffff7b0 	.word	0x1ffff7b0
 800bfb4:	1ffff7b4 	.word	0x1ffff7b4
 800bfb8:	20000162 	.word	0x20000162
 800bfbc:	20000172 	.word	0x20000172

0800bfc0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bfc0:	b580      	push	{r7, lr}
 800bfc2:	b086      	sub	sp, #24
 800bfc4:	af00      	add	r7, sp, #0
 800bfc6:	60f8      	str	r0, [r7, #12]
 800bfc8:	60b9      	str	r1, [r7, #8]
 800bfca:	1dfb      	adds	r3, r7, #7
 800bfcc:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 800bfce:	2117      	movs	r1, #23
 800bfd0:	187b      	adds	r3, r7, r1
 800bfd2:	2200      	movs	r2, #0
 800bfd4:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 800bfd6:	187b      	adds	r3, r7, r1
 800bfd8:	2200      	movs	r2, #0
 800bfda:	701a      	strb	r2, [r3, #0]
 800bfdc:	e02f      	b.n	800c03e <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	0f1b      	lsrs	r3, r3, #28
 800bfe2:	2b09      	cmp	r3, #9
 800bfe4:	d80d      	bhi.n	800c002 <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	0f1b      	lsrs	r3, r3, #28
 800bfea:	b2da      	uxtb	r2, r3
 800bfec:	2317      	movs	r3, #23
 800bfee:	18fb      	adds	r3, r7, r3
 800bff0:	781b      	ldrb	r3, [r3, #0]
 800bff2:	005b      	lsls	r3, r3, #1
 800bff4:	0019      	movs	r1, r3
 800bff6:	68bb      	ldr	r3, [r7, #8]
 800bff8:	185b      	adds	r3, r3, r1
 800bffa:	3230      	adds	r2, #48	; 0x30
 800bffc:	b2d2      	uxtb	r2, r2
 800bffe:	701a      	strb	r2, [r3, #0]
 800c000:	e00c      	b.n	800c01c <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	0f1b      	lsrs	r3, r3, #28
 800c006:	b2da      	uxtb	r2, r3
 800c008:	2317      	movs	r3, #23
 800c00a:	18fb      	adds	r3, r7, r3
 800c00c:	781b      	ldrb	r3, [r3, #0]
 800c00e:	005b      	lsls	r3, r3, #1
 800c010:	0019      	movs	r1, r3
 800c012:	68bb      	ldr	r3, [r7, #8]
 800c014:	185b      	adds	r3, r3, r1
 800c016:	3237      	adds	r2, #55	; 0x37
 800c018:	b2d2      	uxtb	r2, r2
 800c01a:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	011b      	lsls	r3, r3, #4
 800c020:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c022:	2117      	movs	r1, #23
 800c024:	187b      	adds	r3, r7, r1
 800c026:	781b      	ldrb	r3, [r3, #0]
 800c028:	005b      	lsls	r3, r3, #1
 800c02a:	3301      	adds	r3, #1
 800c02c:	68ba      	ldr	r2, [r7, #8]
 800c02e:	18d3      	adds	r3, r2, r3
 800c030:	2200      	movs	r2, #0
 800c032:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c034:	187b      	adds	r3, r7, r1
 800c036:	781a      	ldrb	r2, [r3, #0]
 800c038:	187b      	adds	r3, r7, r1
 800c03a:	3201      	adds	r2, #1
 800c03c:	701a      	strb	r2, [r3, #0]
 800c03e:	2317      	movs	r3, #23
 800c040:	18fa      	adds	r2, r7, r3
 800c042:	1dfb      	adds	r3, r7, #7
 800c044:	7812      	ldrb	r2, [r2, #0]
 800c046:	781b      	ldrb	r3, [r3, #0]
 800c048:	429a      	cmp	r2, r3
 800c04a:	d3c8      	bcc.n	800bfde <IntToUnicode+0x1e>
  }
}
 800c04c:	46c0      	nop			; (mov r8, r8)
 800c04e:	46c0      	nop			; (mov r8, r8)
 800c050:	46bd      	mov	sp, r7
 800c052:	b006      	add	sp, #24
 800c054:	bd80      	pop	{r7, pc}
	...

0800c058 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b084      	sub	sp, #16
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	4a0e      	ldr	r2, [pc, #56]	; (800c0a0 <HAL_PCD_MspInit+0x48>)
 800c066:	4293      	cmp	r3, r2
 800c068:	d115      	bne.n	800c096 <HAL_PCD_MspInit+0x3e>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800c06a:	4b0e      	ldr	r3, [pc, #56]	; (800c0a4 <HAL_PCD_MspInit+0x4c>)
 800c06c:	69da      	ldr	r2, [r3, #28]
 800c06e:	4b0d      	ldr	r3, [pc, #52]	; (800c0a4 <HAL_PCD_MspInit+0x4c>)
 800c070:	2180      	movs	r1, #128	; 0x80
 800c072:	0409      	lsls	r1, r1, #16
 800c074:	430a      	orrs	r2, r1
 800c076:	61da      	str	r2, [r3, #28]
 800c078:	4b0a      	ldr	r3, [pc, #40]	; (800c0a4 <HAL_PCD_MspInit+0x4c>)
 800c07a:	69da      	ldr	r2, [r3, #28]
 800c07c:	2380      	movs	r3, #128	; 0x80
 800c07e:	041b      	lsls	r3, r3, #16
 800c080:	4013      	ands	r3, r2
 800c082:	60fb      	str	r3, [r7, #12]
 800c084:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 800c086:	2200      	movs	r2, #0
 800c088:	2100      	movs	r1, #0
 800c08a:	201f      	movs	r0, #31
 800c08c:	f7f6 fe2a 	bl	8002ce4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 800c090:	201f      	movs	r0, #31
 800c092:	f7f6 fe3c 	bl	8002d0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800c096:	46c0      	nop			; (mov r8, r8)
 800c098:	46bd      	mov	sp, r7
 800c09a:	b004      	add	sp, #16
 800c09c:	bd80      	pop	{r7, pc}
 800c09e:	46c0      	nop			; (mov r8, r8)
 800c0a0:	40005c00 	.word	0x40005c00
 800c0a4:	40021000 	.word	0x40021000

0800c0a8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c0a8:	b580      	push	{r7, lr}
 800c0aa:	b082      	sub	sp, #8
 800c0ac:	af00      	add	r7, sp, #0
 800c0ae:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c0b0:	687a      	ldr	r2, [r7, #4]
 800c0b2:	23bc      	movs	r3, #188	; 0xbc
 800c0b4:	009b      	lsls	r3, r3, #2
 800c0b6:	58d2      	ldr	r2, [r2, r3]
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	21ac      	movs	r1, #172	; 0xac
 800c0bc:	0089      	lsls	r1, r1, #2
 800c0be:	468c      	mov	ip, r1
 800c0c0:	4463      	add	r3, ip
 800c0c2:	0019      	movs	r1, r3
 800c0c4:	0010      	movs	r0, r2
 800c0c6:	f7fe fc55 	bl	800a974 <USBD_LL_SetupStage>
}
 800c0ca:	46c0      	nop			; (mov r8, r8)
 800c0cc:	46bd      	mov	sp, r7
 800c0ce:	b002      	add	sp, #8
 800c0d0:	bd80      	pop	{r7, pc}

0800c0d2 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c0d2:	b590      	push	{r4, r7, lr}
 800c0d4:	b083      	sub	sp, #12
 800c0d6:	af00      	add	r7, sp, #0
 800c0d8:	6078      	str	r0, [r7, #4]
 800c0da:	000a      	movs	r2, r1
 800c0dc:	1cfb      	adds	r3, r7, #3
 800c0de:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c0e0:	687a      	ldr	r2, [r7, #4]
 800c0e2:	23bc      	movs	r3, #188	; 0xbc
 800c0e4:	009b      	lsls	r3, r3, #2
 800c0e6:	58d4      	ldr	r4, [r2, r3]
 800c0e8:	1cfb      	adds	r3, r7, #3
 800c0ea:	781a      	ldrb	r2, [r3, #0]
 800c0ec:	6878      	ldr	r0, [r7, #4]
 800c0ee:	23be      	movs	r3, #190	; 0xbe
 800c0f0:	0059      	lsls	r1, r3, #1
 800c0f2:	0013      	movs	r3, r2
 800c0f4:	009b      	lsls	r3, r3, #2
 800c0f6:	189b      	adds	r3, r3, r2
 800c0f8:	00db      	lsls	r3, r3, #3
 800c0fa:	18c3      	adds	r3, r0, r3
 800c0fc:	185b      	adds	r3, r3, r1
 800c0fe:	681a      	ldr	r2, [r3, #0]
 800c100:	1cfb      	adds	r3, r7, #3
 800c102:	781b      	ldrb	r3, [r3, #0]
 800c104:	0019      	movs	r1, r3
 800c106:	0020      	movs	r0, r4
 800c108:	f7fe fc92 	bl	800aa30 <USBD_LL_DataOutStage>
}
 800c10c:	46c0      	nop			; (mov r8, r8)
 800c10e:	46bd      	mov	sp, r7
 800c110:	b003      	add	sp, #12
 800c112:	bd90      	pop	{r4, r7, pc}

0800c114 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c114:	b580      	push	{r7, lr}
 800c116:	b082      	sub	sp, #8
 800c118:	af00      	add	r7, sp, #0
 800c11a:	6078      	str	r0, [r7, #4]
 800c11c:	000a      	movs	r2, r1
 800c11e:	1cfb      	adds	r3, r7, #3
 800c120:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c122:	687a      	ldr	r2, [r7, #4]
 800c124:	23bc      	movs	r3, #188	; 0xbc
 800c126:	009b      	lsls	r3, r3, #2
 800c128:	58d0      	ldr	r0, [r2, r3]
 800c12a:	1cfb      	adds	r3, r7, #3
 800c12c:	781a      	ldrb	r2, [r3, #0]
 800c12e:	6879      	ldr	r1, [r7, #4]
 800c130:	0013      	movs	r3, r2
 800c132:	009b      	lsls	r3, r3, #2
 800c134:	189b      	adds	r3, r3, r2
 800c136:	00db      	lsls	r3, r3, #3
 800c138:	18cb      	adds	r3, r1, r3
 800c13a:	333c      	adds	r3, #60	; 0x3c
 800c13c:	681a      	ldr	r2, [r3, #0]
 800c13e:	1cfb      	adds	r3, r7, #3
 800c140:	781b      	ldrb	r3, [r3, #0]
 800c142:	0019      	movs	r1, r3
 800c144:	f7fe fcf6 	bl	800ab34 <USBD_LL_DataInStage>
}
 800c148:	46c0      	nop			; (mov r8, r8)
 800c14a:	46bd      	mov	sp, r7
 800c14c:	b002      	add	sp, #8
 800c14e:	bd80      	pop	{r7, pc}

0800c150 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c150:	b580      	push	{r7, lr}
 800c152:	b082      	sub	sp, #8
 800c154:	af00      	add	r7, sp, #0
 800c156:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c158:	687a      	ldr	r2, [r7, #4]
 800c15a:	23bc      	movs	r3, #188	; 0xbc
 800c15c:	009b      	lsls	r3, r3, #2
 800c15e:	58d3      	ldr	r3, [r2, r3]
 800c160:	0018      	movs	r0, r3
 800c162:	f7fe fe2d 	bl	800adc0 <USBD_LL_SOF>
}
 800c166:	46c0      	nop			; (mov r8, r8)
 800c168:	46bd      	mov	sp, r7
 800c16a:	b002      	add	sp, #8
 800c16c:	bd80      	pop	{r7, pc}

0800c16e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c16e:	b580      	push	{r7, lr}
 800c170:	b084      	sub	sp, #16
 800c172:	af00      	add	r7, sp, #0
 800c174:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c176:	230f      	movs	r3, #15
 800c178:	18fb      	adds	r3, r7, r3
 800c17a:	2201      	movs	r2, #1
 800c17c:	701a      	strb	r2, [r3, #0]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	689b      	ldr	r3, [r3, #8]
 800c182:	2b02      	cmp	r3, #2
 800c184:	d001      	beq.n	800c18a <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 800c186:	f7f5 fa03 	bl	8001590 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c18a:	687a      	ldr	r2, [r7, #4]
 800c18c:	23bc      	movs	r3, #188	; 0xbc
 800c18e:	009b      	lsls	r3, r3, #2
 800c190:	58d2      	ldr	r2, [r2, r3]
 800c192:	230f      	movs	r3, #15
 800c194:	18fb      	adds	r3, r7, r3
 800c196:	781b      	ldrb	r3, [r3, #0]
 800c198:	0019      	movs	r1, r3
 800c19a:	0010      	movs	r0, r2
 800c19c:	f7fe fdcf 	bl	800ad3e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c1a0:	687a      	ldr	r2, [r7, #4]
 800c1a2:	23bc      	movs	r3, #188	; 0xbc
 800c1a4:	009b      	lsls	r3, r3, #2
 800c1a6:	58d3      	ldr	r3, [r2, r3]
 800c1a8:	0018      	movs	r0, r3
 800c1aa:	f7fe fd80 	bl	800acae <USBD_LL_Reset>
}
 800c1ae:	46c0      	nop			; (mov r8, r8)
 800c1b0:	46bd      	mov	sp, r7
 800c1b2:	b004      	add	sp, #16
 800c1b4:	bd80      	pop	{r7, pc}
	...

0800c1b8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b082      	sub	sp, #8
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c1c0:	687a      	ldr	r2, [r7, #4]
 800c1c2:	23bc      	movs	r3, #188	; 0xbc
 800c1c4:	009b      	lsls	r3, r3, #2
 800c1c6:	58d3      	ldr	r3, [r2, r3]
 800c1c8:	0018      	movs	r0, r3
 800c1ca:	f7fe fdc9 	bl	800ad60 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	699b      	ldr	r3, [r3, #24]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d005      	beq.n	800c1e2 <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c1d6:	4b05      	ldr	r3, [pc, #20]	; (800c1ec <HAL_PCD_SuspendCallback+0x34>)
 800c1d8:	691a      	ldr	r2, [r3, #16]
 800c1da:	4b04      	ldr	r3, [pc, #16]	; (800c1ec <HAL_PCD_SuspendCallback+0x34>)
 800c1dc:	2106      	movs	r1, #6
 800c1de:	430a      	orrs	r2, r1
 800c1e0:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
}
 800c1e2:	46c0      	nop			; (mov r8, r8)
 800c1e4:	46bd      	mov	sp, r7
 800c1e6:	b002      	add	sp, #8
 800c1e8:	bd80      	pop	{r7, pc}
 800c1ea:	46c0      	nop			; (mov r8, r8)
 800c1ec:	e000ed00 	.word	0xe000ed00

0800c1f0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b082      	sub	sp, #8
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	699b      	ldr	r3, [r3, #24]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d007      	beq.n	800c210 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c200:	4b09      	ldr	r3, [pc, #36]	; (800c228 <HAL_PCD_ResumeCallback+0x38>)
 800c202:	691a      	ldr	r2, [r3, #16]
 800c204:	4b08      	ldr	r3, [pc, #32]	; (800c228 <HAL_PCD_ResumeCallback+0x38>)
 800c206:	2106      	movs	r1, #6
 800c208:	438a      	bics	r2, r1
 800c20a:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 800c20c:	f000 fa44 	bl	800c698 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c210:	687a      	ldr	r2, [r7, #4]
 800c212:	23bc      	movs	r3, #188	; 0xbc
 800c214:	009b      	lsls	r3, r3, #2
 800c216:	58d3      	ldr	r3, [r2, r3]
 800c218:	0018      	movs	r0, r3
 800c21a:	f7fe fdb9 	bl	800ad90 <USBD_LL_Resume>
}
 800c21e:	46c0      	nop			; (mov r8, r8)
 800c220:	46bd      	mov	sp, r7
 800c222:	b002      	add	sp, #8
 800c224:	bd80      	pop	{r7, pc}
 800c226:	46c0      	nop			; (mov r8, r8)
 800c228:	e000ed00 	.word	0xe000ed00

0800c22c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c22c:	b580      	push	{r7, lr}
 800c22e:	b082      	sub	sp, #8
 800c230:	af00      	add	r7, sp, #0
 800c232:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800c234:	4a2d      	ldr	r2, [pc, #180]	; (800c2ec <USBD_LL_Init+0xc0>)
 800c236:	23bc      	movs	r3, #188	; 0xbc
 800c238:	009b      	lsls	r3, r3, #2
 800c23a:	6879      	ldr	r1, [r7, #4]
 800c23c:	50d1      	str	r1, [r2, r3]
  pdev->pData = &hpcd_USB_FS;
 800c23e:	687a      	ldr	r2, [r7, #4]
 800c240:	23b0      	movs	r3, #176	; 0xb0
 800c242:	009b      	lsls	r3, r3, #2
 800c244:	4929      	ldr	r1, [pc, #164]	; (800c2ec <USBD_LL_Init+0xc0>)
 800c246:	50d1      	str	r1, [r2, r3]

  hpcd_USB_FS.Instance = USB;
 800c248:	4b28      	ldr	r3, [pc, #160]	; (800c2ec <USBD_LL_Init+0xc0>)
 800c24a:	4a29      	ldr	r2, [pc, #164]	; (800c2f0 <USBD_LL_Init+0xc4>)
 800c24c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800c24e:	4b27      	ldr	r3, [pc, #156]	; (800c2ec <USBD_LL_Init+0xc0>)
 800c250:	2208      	movs	r2, #8
 800c252:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800c254:	4b25      	ldr	r3, [pc, #148]	; (800c2ec <USBD_LL_Init+0xc0>)
 800c256:	2202      	movs	r2, #2
 800c258:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c25a:	4b24      	ldr	r3, [pc, #144]	; (800c2ec <USBD_LL_Init+0xc0>)
 800c25c:	2202      	movs	r2, #2
 800c25e:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800c260:	4b22      	ldr	r3, [pc, #136]	; (800c2ec <USBD_LL_Init+0xc0>)
 800c262:	2200      	movs	r2, #0
 800c264:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800c266:	4b21      	ldr	r3, [pc, #132]	; (800c2ec <USBD_LL_Init+0xc0>)
 800c268:	2200      	movs	r2, #0
 800c26a:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800c26c:	4b1f      	ldr	r3, [pc, #124]	; (800c2ec <USBD_LL_Init+0xc0>)
 800c26e:	2200      	movs	r2, #0
 800c270:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800c272:	4b1e      	ldr	r3, [pc, #120]	; (800c2ec <USBD_LL_Init+0xc0>)
 800c274:	0018      	movs	r0, r3
 800c276:	f7f7 f967 	bl	8003548 <HAL_PCD_Init>
 800c27a:	1e03      	subs	r3, r0, #0
 800c27c:	d001      	beq.n	800c282 <USBD_LL_Init+0x56>
  {
    Error_Handler( );
 800c27e:	f7f5 f987 	bl	8001590 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800c282:	687a      	ldr	r2, [r7, #4]
 800c284:	23b0      	movs	r3, #176	; 0xb0
 800c286:	009b      	lsls	r3, r3, #2
 800c288:	58d0      	ldr	r0, [r2, r3]
 800c28a:	2318      	movs	r3, #24
 800c28c:	2200      	movs	r2, #0
 800c28e:	2100      	movs	r1, #0
 800c290:	f7f8 ff48 	bl	8005124 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800c294:	687a      	ldr	r2, [r7, #4]
 800c296:	23b0      	movs	r3, #176	; 0xb0
 800c298:	009b      	lsls	r3, r3, #2
 800c29a:	58d0      	ldr	r0, [r2, r3]
 800c29c:	2358      	movs	r3, #88	; 0x58
 800c29e:	2200      	movs	r2, #0
 800c2a0:	2180      	movs	r1, #128	; 0x80
 800c2a2:	f7f8 ff3f 	bl	8005124 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800c2a6:	687a      	ldr	r2, [r7, #4]
 800c2a8:	23b0      	movs	r3, #176	; 0xb0
 800c2aa:	009b      	lsls	r3, r3, #2
 800c2ac:	58d0      	ldr	r0, [r2, r3]
 800c2ae:	23c0      	movs	r3, #192	; 0xc0
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	2181      	movs	r1, #129	; 0x81
 800c2b4:	f7f8 ff36 	bl	8005124 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800c2b8:	687a      	ldr	r2, [r7, #4]
 800c2ba:	23b0      	movs	r3, #176	; 0xb0
 800c2bc:	009b      	lsls	r3, r3, #2
 800c2be:	58d0      	ldr	r0, [r2, r3]
 800c2c0:	2388      	movs	r3, #136	; 0x88
 800c2c2:	005b      	lsls	r3, r3, #1
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	2101      	movs	r1, #1
 800c2c8:	f7f8 ff2c 	bl	8005124 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800c2cc:	687a      	ldr	r2, [r7, #4]
 800c2ce:	23b0      	movs	r3, #176	; 0xb0
 800c2d0:	009b      	lsls	r3, r3, #2
 800c2d2:	58d0      	ldr	r0, [r2, r3]
 800c2d4:	2380      	movs	r3, #128	; 0x80
 800c2d6:	005b      	lsls	r3, r3, #1
 800c2d8:	2200      	movs	r2, #0
 800c2da:	2182      	movs	r1, #130	; 0x82
 800c2dc:	f7f8 ff22 	bl	8005124 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800c2e0:	2300      	movs	r3, #0
}
 800c2e2:	0018      	movs	r0, r3
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	b002      	add	sp, #8
 800c2e8:	bd80      	pop	{r7, pc}
 800c2ea:	46c0      	nop			; (mov r8, r8)
 800c2ec:	20001368 	.word	0x20001368
 800c2f0:	40005c00 	.word	0x40005c00

0800c2f4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c2f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c2f6:	b085      	sub	sp, #20
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c2fc:	210f      	movs	r1, #15
 800c2fe:	187b      	adds	r3, r7, r1
 800c300:	2200      	movs	r2, #0
 800c302:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c304:	260e      	movs	r6, #14
 800c306:	19bb      	adds	r3, r7, r6
 800c308:	2200      	movs	r2, #0
 800c30a:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c30c:	687a      	ldr	r2, [r7, #4]
 800c30e:	23b0      	movs	r3, #176	; 0xb0
 800c310:	009b      	lsls	r3, r3, #2
 800c312:	58d3      	ldr	r3, [r2, r3]
 800c314:	000d      	movs	r5, r1
 800c316:	187c      	adds	r4, r7, r1
 800c318:	0018      	movs	r0, r3
 800c31a:	f7f7 fa25 	bl	8003768 <HAL_PCD_Start>
 800c31e:	0003      	movs	r3, r0
 800c320:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c322:	19bc      	adds	r4, r7, r6
 800c324:	197b      	adds	r3, r7, r5
 800c326:	781b      	ldrb	r3, [r3, #0]
 800c328:	0018      	movs	r0, r3
 800c32a:	f000 f9bc 	bl	800c6a6 <USBD_Get_USB_Status>
 800c32e:	0003      	movs	r3, r0
 800c330:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c332:	19bb      	adds	r3, r7, r6
 800c334:	781b      	ldrb	r3, [r3, #0]
}
 800c336:	0018      	movs	r0, r3
 800c338:	46bd      	mov	sp, r7
 800c33a:	b005      	add	sp, #20
 800c33c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c33e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c33e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c340:	b085      	sub	sp, #20
 800c342:	af00      	add	r7, sp, #0
 800c344:	6078      	str	r0, [r7, #4]
 800c346:	000c      	movs	r4, r1
 800c348:	0010      	movs	r0, r2
 800c34a:	0019      	movs	r1, r3
 800c34c:	1cfb      	adds	r3, r7, #3
 800c34e:	1c22      	adds	r2, r4, #0
 800c350:	701a      	strb	r2, [r3, #0]
 800c352:	1cbb      	adds	r3, r7, #2
 800c354:	1c02      	adds	r2, r0, #0
 800c356:	701a      	strb	r2, [r3, #0]
 800c358:	003b      	movs	r3, r7
 800c35a:	1c0a      	adds	r2, r1, #0
 800c35c:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c35e:	260f      	movs	r6, #15
 800c360:	19bb      	adds	r3, r7, r6
 800c362:	2200      	movs	r2, #0
 800c364:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c366:	250e      	movs	r5, #14
 800c368:	197b      	adds	r3, r7, r5
 800c36a:	2200      	movs	r2, #0
 800c36c:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c36e:	687a      	ldr	r2, [r7, #4]
 800c370:	23b0      	movs	r3, #176	; 0xb0
 800c372:	009b      	lsls	r3, r3, #2
 800c374:	58d0      	ldr	r0, [r2, r3]
 800c376:	19bc      	adds	r4, r7, r6
 800c378:	1cbb      	adds	r3, r7, #2
 800c37a:	781d      	ldrb	r5, [r3, #0]
 800c37c:	003b      	movs	r3, r7
 800c37e:	881a      	ldrh	r2, [r3, #0]
 800c380:	1cfb      	adds	r3, r7, #3
 800c382:	7819      	ldrb	r1, [r3, #0]
 800c384:	002b      	movs	r3, r5
 800c386:	f7f7 fbbc 	bl	8003b02 <HAL_PCD_EP_Open>
 800c38a:	0003      	movs	r3, r0
 800c38c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c38e:	250e      	movs	r5, #14
 800c390:	197c      	adds	r4, r7, r5
 800c392:	19bb      	adds	r3, r7, r6
 800c394:	781b      	ldrb	r3, [r3, #0]
 800c396:	0018      	movs	r0, r3
 800c398:	f000 f985 	bl	800c6a6 <USBD_Get_USB_Status>
 800c39c:	0003      	movs	r3, r0
 800c39e:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c3a0:	197b      	adds	r3, r7, r5
 800c3a2:	781b      	ldrb	r3, [r3, #0]
}
 800c3a4:	0018      	movs	r0, r3
 800c3a6:	46bd      	mov	sp, r7
 800c3a8:	b005      	add	sp, #20
 800c3aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c3ac <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c3ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c3ae:	b085      	sub	sp, #20
 800c3b0:	af00      	add	r7, sp, #0
 800c3b2:	6078      	str	r0, [r7, #4]
 800c3b4:	000a      	movs	r2, r1
 800c3b6:	1cfb      	adds	r3, r7, #3
 800c3b8:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c3ba:	210f      	movs	r1, #15
 800c3bc:	187b      	adds	r3, r7, r1
 800c3be:	2200      	movs	r2, #0
 800c3c0:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c3c2:	260e      	movs	r6, #14
 800c3c4:	19bb      	adds	r3, r7, r6
 800c3c6:	2200      	movs	r2, #0
 800c3c8:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c3ca:	687a      	ldr	r2, [r7, #4]
 800c3cc:	23b0      	movs	r3, #176	; 0xb0
 800c3ce:	009b      	lsls	r3, r3, #2
 800c3d0:	58d2      	ldr	r2, [r2, r3]
 800c3d2:	000d      	movs	r5, r1
 800c3d4:	187c      	adds	r4, r7, r1
 800c3d6:	1cfb      	adds	r3, r7, #3
 800c3d8:	781b      	ldrb	r3, [r3, #0]
 800c3da:	0019      	movs	r1, r3
 800c3dc:	0010      	movs	r0, r2
 800c3de:	f7f7 fc08 	bl	8003bf2 <HAL_PCD_EP_Close>
 800c3e2:	0003      	movs	r3, r0
 800c3e4:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c3e6:	19bc      	adds	r4, r7, r6
 800c3e8:	197b      	adds	r3, r7, r5
 800c3ea:	781b      	ldrb	r3, [r3, #0]
 800c3ec:	0018      	movs	r0, r3
 800c3ee:	f000 f95a 	bl	800c6a6 <USBD_Get_USB_Status>
 800c3f2:	0003      	movs	r3, r0
 800c3f4:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c3f6:	19bb      	adds	r3, r7, r6
 800c3f8:	781b      	ldrb	r3, [r3, #0]
}
 800c3fa:	0018      	movs	r0, r3
 800c3fc:	46bd      	mov	sp, r7
 800c3fe:	b005      	add	sp, #20
 800c400:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c402 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c402:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c404:	b085      	sub	sp, #20
 800c406:	af00      	add	r7, sp, #0
 800c408:	6078      	str	r0, [r7, #4]
 800c40a:	000a      	movs	r2, r1
 800c40c:	1cfb      	adds	r3, r7, #3
 800c40e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c410:	210f      	movs	r1, #15
 800c412:	187b      	adds	r3, r7, r1
 800c414:	2200      	movs	r2, #0
 800c416:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c418:	260e      	movs	r6, #14
 800c41a:	19bb      	adds	r3, r7, r6
 800c41c:	2200      	movs	r2, #0
 800c41e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c420:	687a      	ldr	r2, [r7, #4]
 800c422:	23b0      	movs	r3, #176	; 0xb0
 800c424:	009b      	lsls	r3, r3, #2
 800c426:	58d2      	ldr	r2, [r2, r3]
 800c428:	000d      	movs	r5, r1
 800c42a:	187c      	adds	r4, r7, r1
 800c42c:	1cfb      	adds	r3, r7, #3
 800c42e:	781b      	ldrb	r3, [r3, #0]
 800c430:	0019      	movs	r1, r3
 800c432:	0010      	movs	r0, r2
 800c434:	f7f7 fcd4 	bl	8003de0 <HAL_PCD_EP_SetStall>
 800c438:	0003      	movs	r3, r0
 800c43a:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c43c:	19bc      	adds	r4, r7, r6
 800c43e:	197b      	adds	r3, r7, r5
 800c440:	781b      	ldrb	r3, [r3, #0]
 800c442:	0018      	movs	r0, r3
 800c444:	f000 f92f 	bl	800c6a6 <USBD_Get_USB_Status>
 800c448:	0003      	movs	r3, r0
 800c44a:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c44c:	19bb      	adds	r3, r7, r6
 800c44e:	781b      	ldrb	r3, [r3, #0]
}
 800c450:	0018      	movs	r0, r3
 800c452:	46bd      	mov	sp, r7
 800c454:	b005      	add	sp, #20
 800c456:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c458 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c45a:	b085      	sub	sp, #20
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	6078      	str	r0, [r7, #4]
 800c460:	000a      	movs	r2, r1
 800c462:	1cfb      	adds	r3, r7, #3
 800c464:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c466:	210f      	movs	r1, #15
 800c468:	187b      	adds	r3, r7, r1
 800c46a:	2200      	movs	r2, #0
 800c46c:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c46e:	260e      	movs	r6, #14
 800c470:	19bb      	adds	r3, r7, r6
 800c472:	2200      	movs	r2, #0
 800c474:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c476:	687a      	ldr	r2, [r7, #4]
 800c478:	23b0      	movs	r3, #176	; 0xb0
 800c47a:	009b      	lsls	r3, r3, #2
 800c47c:	58d2      	ldr	r2, [r2, r3]
 800c47e:	000d      	movs	r5, r1
 800c480:	187c      	adds	r4, r7, r1
 800c482:	1cfb      	adds	r3, r7, #3
 800c484:	781b      	ldrb	r3, [r3, #0]
 800c486:	0019      	movs	r1, r3
 800c488:	0010      	movs	r0, r2
 800c48a:	f7f7 fd05 	bl	8003e98 <HAL_PCD_EP_ClrStall>
 800c48e:	0003      	movs	r3, r0
 800c490:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c492:	19bc      	adds	r4, r7, r6
 800c494:	197b      	adds	r3, r7, r5
 800c496:	781b      	ldrb	r3, [r3, #0]
 800c498:	0018      	movs	r0, r3
 800c49a:	f000 f904 	bl	800c6a6 <USBD_Get_USB_Status>
 800c49e:	0003      	movs	r3, r0
 800c4a0:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c4a2:	19bb      	adds	r3, r7, r6
 800c4a4:	781b      	ldrb	r3, [r3, #0]
}
 800c4a6:	0018      	movs	r0, r3
 800c4a8:	46bd      	mov	sp, r7
 800c4aa:	b005      	add	sp, #20
 800c4ac:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c4ae <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c4ae:	b580      	push	{r7, lr}
 800c4b0:	b084      	sub	sp, #16
 800c4b2:	af00      	add	r7, sp, #0
 800c4b4:	6078      	str	r0, [r7, #4]
 800c4b6:	000a      	movs	r2, r1
 800c4b8:	1cfb      	adds	r3, r7, #3
 800c4ba:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c4bc:	687a      	ldr	r2, [r7, #4]
 800c4be:	23b0      	movs	r3, #176	; 0xb0
 800c4c0:	009b      	lsls	r3, r3, #2
 800c4c2:	58d3      	ldr	r3, [r2, r3]
 800c4c4:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c4c6:	1cfb      	adds	r3, r7, #3
 800c4c8:	781b      	ldrb	r3, [r3, #0]
 800c4ca:	b25b      	sxtb	r3, r3
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	da0d      	bge.n	800c4ec <USBD_LL_IsStallEP+0x3e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c4d0:	1cfb      	adds	r3, r7, #3
 800c4d2:	781b      	ldrb	r3, [r3, #0]
 800c4d4:	227f      	movs	r2, #127	; 0x7f
 800c4d6:	4013      	ands	r3, r2
 800c4d8:	68f9      	ldr	r1, [r7, #12]
 800c4da:	1c5a      	adds	r2, r3, #1
 800c4dc:	0013      	movs	r3, r2
 800c4de:	009b      	lsls	r3, r3, #2
 800c4e0:	189b      	adds	r3, r3, r2
 800c4e2:	00db      	lsls	r3, r3, #3
 800c4e4:	18cb      	adds	r3, r1, r3
 800c4e6:	3302      	adds	r3, #2
 800c4e8:	781b      	ldrb	r3, [r3, #0]
 800c4ea:	e00d      	b.n	800c508 <USBD_LL_IsStallEP+0x5a>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c4ec:	1cfb      	adds	r3, r7, #3
 800c4ee:	781b      	ldrb	r3, [r3, #0]
 800c4f0:	227f      	movs	r2, #127	; 0x7f
 800c4f2:	401a      	ands	r2, r3
 800c4f4:	68f8      	ldr	r0, [r7, #12]
 800c4f6:	23b5      	movs	r3, #181	; 0xb5
 800c4f8:	0059      	lsls	r1, r3, #1
 800c4fa:	0013      	movs	r3, r2
 800c4fc:	009b      	lsls	r3, r3, #2
 800c4fe:	189b      	adds	r3, r3, r2
 800c500:	00db      	lsls	r3, r3, #3
 800c502:	18c3      	adds	r3, r0, r3
 800c504:	185b      	adds	r3, r3, r1
 800c506:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c508:	0018      	movs	r0, r3
 800c50a:	46bd      	mov	sp, r7
 800c50c:	b004      	add	sp, #16
 800c50e:	bd80      	pop	{r7, pc}

0800c510 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c510:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c512:	b085      	sub	sp, #20
 800c514:	af00      	add	r7, sp, #0
 800c516:	6078      	str	r0, [r7, #4]
 800c518:	000a      	movs	r2, r1
 800c51a:	1cfb      	adds	r3, r7, #3
 800c51c:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c51e:	210f      	movs	r1, #15
 800c520:	187b      	adds	r3, r7, r1
 800c522:	2200      	movs	r2, #0
 800c524:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c526:	260e      	movs	r6, #14
 800c528:	19bb      	adds	r3, r7, r6
 800c52a:	2200      	movs	r2, #0
 800c52c:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c52e:	687a      	ldr	r2, [r7, #4]
 800c530:	23b0      	movs	r3, #176	; 0xb0
 800c532:	009b      	lsls	r3, r3, #2
 800c534:	58d2      	ldr	r2, [r2, r3]
 800c536:	000d      	movs	r5, r1
 800c538:	187c      	adds	r4, r7, r1
 800c53a:	1cfb      	adds	r3, r7, #3
 800c53c:	781b      	ldrb	r3, [r3, #0]
 800c53e:	0019      	movs	r1, r3
 800c540:	0010      	movs	r0, r2
 800c542:	f7f7 fab3 	bl	8003aac <HAL_PCD_SetAddress>
 800c546:	0003      	movs	r3, r0
 800c548:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c54a:	19bc      	adds	r4, r7, r6
 800c54c:	197b      	adds	r3, r7, r5
 800c54e:	781b      	ldrb	r3, [r3, #0]
 800c550:	0018      	movs	r0, r3
 800c552:	f000 f8a8 	bl	800c6a6 <USBD_Get_USB_Status>
 800c556:	0003      	movs	r3, r0
 800c558:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c55a:	19bb      	adds	r3, r7, r6
 800c55c:	781b      	ldrb	r3, [r3, #0]
}
 800c55e:	0018      	movs	r0, r3
 800c560:	46bd      	mov	sp, r7
 800c562:	b005      	add	sp, #20
 800c564:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c566 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c566:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c568:	b087      	sub	sp, #28
 800c56a:	af00      	add	r7, sp, #0
 800c56c:	60f8      	str	r0, [r7, #12]
 800c56e:	0008      	movs	r0, r1
 800c570:	607a      	str	r2, [r7, #4]
 800c572:	0019      	movs	r1, r3
 800c574:	230b      	movs	r3, #11
 800c576:	18fb      	adds	r3, r7, r3
 800c578:	1c02      	adds	r2, r0, #0
 800c57a:	701a      	strb	r2, [r3, #0]
 800c57c:	2408      	movs	r4, #8
 800c57e:	193b      	adds	r3, r7, r4
 800c580:	1c0a      	adds	r2, r1, #0
 800c582:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c584:	2117      	movs	r1, #23
 800c586:	187b      	adds	r3, r7, r1
 800c588:	2200      	movs	r2, #0
 800c58a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c58c:	2516      	movs	r5, #22
 800c58e:	197b      	adds	r3, r7, r5
 800c590:	2200      	movs	r2, #0
 800c592:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c594:	68fa      	ldr	r2, [r7, #12]
 800c596:	23b0      	movs	r3, #176	; 0xb0
 800c598:	009b      	lsls	r3, r3, #2
 800c59a:	58d0      	ldr	r0, [r2, r3]
 800c59c:	193b      	adds	r3, r7, r4
 800c59e:	881d      	ldrh	r5, [r3, #0]
 800c5a0:	000e      	movs	r6, r1
 800c5a2:	187c      	adds	r4, r7, r1
 800c5a4:	687a      	ldr	r2, [r7, #4]
 800c5a6:	230b      	movs	r3, #11
 800c5a8:	18fb      	adds	r3, r7, r3
 800c5aa:	7819      	ldrb	r1, [r3, #0]
 800c5ac:	002b      	movs	r3, r5
 800c5ae:	f7f7 fbce 	bl	8003d4e <HAL_PCD_EP_Transmit>
 800c5b2:	0003      	movs	r3, r0
 800c5b4:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c5b6:	2516      	movs	r5, #22
 800c5b8:	197c      	adds	r4, r7, r5
 800c5ba:	19bb      	adds	r3, r7, r6
 800c5bc:	781b      	ldrb	r3, [r3, #0]
 800c5be:	0018      	movs	r0, r3
 800c5c0:	f000 f871 	bl	800c6a6 <USBD_Get_USB_Status>
 800c5c4:	0003      	movs	r3, r0
 800c5c6:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c5c8:	197b      	adds	r3, r7, r5
 800c5ca:	781b      	ldrb	r3, [r3, #0]
}
 800c5cc:	0018      	movs	r0, r3
 800c5ce:	46bd      	mov	sp, r7
 800c5d0:	b007      	add	sp, #28
 800c5d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c5d4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800c5d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c5d6:	b087      	sub	sp, #28
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	60f8      	str	r0, [r7, #12]
 800c5dc:	0008      	movs	r0, r1
 800c5de:	607a      	str	r2, [r7, #4]
 800c5e0:	0019      	movs	r1, r3
 800c5e2:	230b      	movs	r3, #11
 800c5e4:	18fb      	adds	r3, r7, r3
 800c5e6:	1c02      	adds	r2, r0, #0
 800c5e8:	701a      	strb	r2, [r3, #0]
 800c5ea:	2408      	movs	r4, #8
 800c5ec:	193b      	adds	r3, r7, r4
 800c5ee:	1c0a      	adds	r2, r1, #0
 800c5f0:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c5f2:	2117      	movs	r1, #23
 800c5f4:	187b      	adds	r3, r7, r1
 800c5f6:	2200      	movs	r2, #0
 800c5f8:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c5fa:	2516      	movs	r5, #22
 800c5fc:	197b      	adds	r3, r7, r5
 800c5fe:	2200      	movs	r2, #0
 800c600:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c602:	68fa      	ldr	r2, [r7, #12]
 800c604:	23b0      	movs	r3, #176	; 0xb0
 800c606:	009b      	lsls	r3, r3, #2
 800c608:	58d0      	ldr	r0, [r2, r3]
 800c60a:	193b      	adds	r3, r7, r4
 800c60c:	881d      	ldrh	r5, [r3, #0]
 800c60e:	000e      	movs	r6, r1
 800c610:	187c      	adds	r4, r7, r1
 800c612:	687a      	ldr	r2, [r7, #4]
 800c614:	230b      	movs	r3, #11
 800c616:	18fb      	adds	r3, r7, r3
 800c618:	7819      	ldrb	r1, [r3, #0]
 800c61a:	002b      	movs	r3, r5
 800c61c:	f7f7 fb3a 	bl	8003c94 <HAL_PCD_EP_Receive>
 800c620:	0003      	movs	r3, r0
 800c622:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c624:	2516      	movs	r5, #22
 800c626:	197c      	adds	r4, r7, r5
 800c628:	19bb      	adds	r3, r7, r6
 800c62a:	781b      	ldrb	r3, [r3, #0]
 800c62c:	0018      	movs	r0, r3
 800c62e:	f000 f83a 	bl	800c6a6 <USBD_Get_USB_Status>
 800c632:	0003      	movs	r3, r0
 800c634:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800c636:	197b      	adds	r3, r7, r5
 800c638:	781b      	ldrb	r3, [r3, #0]
}
 800c63a:	0018      	movs	r0, r3
 800c63c:	46bd      	mov	sp, r7
 800c63e:	b007      	add	sp, #28
 800c640:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c642 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c642:	b580      	push	{r7, lr}
 800c644:	b082      	sub	sp, #8
 800c646:	af00      	add	r7, sp, #0
 800c648:	6078      	str	r0, [r7, #4]
 800c64a:	000a      	movs	r2, r1
 800c64c:	1cfb      	adds	r3, r7, #3
 800c64e:	701a      	strb	r2, [r3, #0]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c650:	687a      	ldr	r2, [r7, #4]
 800c652:	23b0      	movs	r3, #176	; 0xb0
 800c654:	009b      	lsls	r3, r3, #2
 800c656:	58d2      	ldr	r2, [r2, r3]
 800c658:	1cfb      	adds	r3, r7, #3
 800c65a:	781b      	ldrb	r3, [r3, #0]
 800c65c:	0019      	movs	r1, r3
 800c65e:	0010      	movs	r0, r2
 800c660:	f7f7 fb5c 	bl	8003d1c <HAL_PCD_EP_GetRxCount>
 800c664:	0003      	movs	r3, r0
}
 800c666:	0018      	movs	r0, r3
 800c668:	46bd      	mov	sp, r7
 800c66a:	b002      	add	sp, #8
 800c66c:	bd80      	pop	{r7, pc}
	...

0800c670 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c670:	b580      	push	{r7, lr}
 800c672:	b082      	sub	sp, #8
 800c674:	af00      	add	r7, sp, #0
 800c676:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c678:	4b02      	ldr	r3, [pc, #8]	; (800c684 <USBD_static_malloc+0x14>)
}
 800c67a:	0018      	movs	r0, r3
 800c67c:	46bd      	mov	sp, r7
 800c67e:	b002      	add	sp, #8
 800c680:	bd80      	pop	{r7, pc}
 800c682:	46c0      	nop			; (mov r8, r8)
 800c684:	20000260 	.word	0x20000260

0800c688 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c688:	b580      	push	{r7, lr}
 800c68a:	b082      	sub	sp, #8
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	6078      	str	r0, [r7, #4]

}
 800c690:	46c0      	nop			; (mov r8, r8)
 800c692:	46bd      	mov	sp, r7
 800c694:	b002      	add	sp, #8
 800c696:	bd80      	pop	{r7, pc}

0800c698 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB Resume CallBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800c698:	b580      	push	{r7, lr}
 800c69a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800c69c:	f7f4 f8b2 	bl	8000804 <SystemClock_Config>
}
 800c6a0:	46c0      	nop			; (mov r8, r8)
 800c6a2:	46bd      	mov	sp, r7
 800c6a4:	bd80      	pop	{r7, pc}

0800c6a6 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c6a6:	b580      	push	{r7, lr}
 800c6a8:	b084      	sub	sp, #16
 800c6aa:	af00      	add	r7, sp, #0
 800c6ac:	0002      	movs	r2, r0
 800c6ae:	1dfb      	adds	r3, r7, #7
 800c6b0:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c6b2:	230f      	movs	r3, #15
 800c6b4:	18fb      	adds	r3, r7, r3
 800c6b6:	2200      	movs	r2, #0
 800c6b8:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 800c6ba:	1dfb      	adds	r3, r7, #7
 800c6bc:	781b      	ldrb	r3, [r3, #0]
 800c6be:	2b03      	cmp	r3, #3
 800c6c0:	d017      	beq.n	800c6f2 <USBD_Get_USB_Status+0x4c>
 800c6c2:	dc1b      	bgt.n	800c6fc <USBD_Get_USB_Status+0x56>
 800c6c4:	2b02      	cmp	r3, #2
 800c6c6:	d00f      	beq.n	800c6e8 <USBD_Get_USB_Status+0x42>
 800c6c8:	dc18      	bgt.n	800c6fc <USBD_Get_USB_Status+0x56>
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d002      	beq.n	800c6d4 <USBD_Get_USB_Status+0x2e>
 800c6ce:	2b01      	cmp	r3, #1
 800c6d0:	d005      	beq.n	800c6de <USBD_Get_USB_Status+0x38>
 800c6d2:	e013      	b.n	800c6fc <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c6d4:	230f      	movs	r3, #15
 800c6d6:	18fb      	adds	r3, r7, r3
 800c6d8:	2200      	movs	r2, #0
 800c6da:	701a      	strb	r2, [r3, #0]
    break;
 800c6dc:	e013      	b.n	800c706 <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c6de:	230f      	movs	r3, #15
 800c6e0:	18fb      	adds	r3, r7, r3
 800c6e2:	2202      	movs	r2, #2
 800c6e4:	701a      	strb	r2, [r3, #0]
    break;
 800c6e6:	e00e      	b.n	800c706 <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c6e8:	230f      	movs	r3, #15
 800c6ea:	18fb      	adds	r3, r7, r3
 800c6ec:	2201      	movs	r2, #1
 800c6ee:	701a      	strb	r2, [r3, #0]
    break;
 800c6f0:	e009      	b.n	800c706 <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c6f2:	230f      	movs	r3, #15
 800c6f4:	18fb      	adds	r3, r7, r3
 800c6f6:	2202      	movs	r2, #2
 800c6f8:	701a      	strb	r2, [r3, #0]
    break;
 800c6fa:	e004      	b.n	800c706 <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 800c6fc:	230f      	movs	r3, #15
 800c6fe:	18fb      	adds	r3, r7, r3
 800c700:	2202      	movs	r2, #2
 800c702:	701a      	strb	r2, [r3, #0]
    break;
 800c704:	46c0      	nop			; (mov r8, r8)
  }
  return usb_status;
 800c706:	230f      	movs	r3, #15
 800c708:	18fb      	adds	r3, r7, r3
 800c70a:	781b      	ldrb	r3, [r3, #0]
}
 800c70c:	0018      	movs	r0, r3
 800c70e:	46bd      	mov	sp, r7
 800c710:	b004      	add	sp, #16
 800c712:	bd80      	pop	{r7, pc}

0800c714 <__errno>:
 800c714:	4b01      	ldr	r3, [pc, #4]	; (800c71c <__errno+0x8>)
 800c716:	6818      	ldr	r0, [r3, #0]
 800c718:	4770      	bx	lr
 800c71a:	46c0      	nop			; (mov r8, r8)
 800c71c:	2000017c 	.word	0x2000017c

0800c720 <__libc_init_array>:
 800c720:	b570      	push	{r4, r5, r6, lr}
 800c722:	2600      	movs	r6, #0
 800c724:	4d0c      	ldr	r5, [pc, #48]	; (800c758 <__libc_init_array+0x38>)
 800c726:	4c0d      	ldr	r4, [pc, #52]	; (800c75c <__libc_init_array+0x3c>)
 800c728:	1b64      	subs	r4, r4, r5
 800c72a:	10a4      	asrs	r4, r4, #2
 800c72c:	42a6      	cmp	r6, r4
 800c72e:	d109      	bne.n	800c744 <__libc_init_array+0x24>
 800c730:	2600      	movs	r6, #0
 800c732:	f000 fc5b 	bl	800cfec <_init>
 800c736:	4d0a      	ldr	r5, [pc, #40]	; (800c760 <__libc_init_array+0x40>)
 800c738:	4c0a      	ldr	r4, [pc, #40]	; (800c764 <__libc_init_array+0x44>)
 800c73a:	1b64      	subs	r4, r4, r5
 800c73c:	10a4      	asrs	r4, r4, #2
 800c73e:	42a6      	cmp	r6, r4
 800c740:	d105      	bne.n	800c74e <__libc_init_array+0x2e>
 800c742:	bd70      	pop	{r4, r5, r6, pc}
 800c744:	00b3      	lsls	r3, r6, #2
 800c746:	58eb      	ldr	r3, [r5, r3]
 800c748:	4798      	blx	r3
 800c74a:	3601      	adds	r6, #1
 800c74c:	e7ee      	b.n	800c72c <__libc_init_array+0xc>
 800c74e:	00b3      	lsls	r3, r6, #2
 800c750:	58eb      	ldr	r3, [r5, r3]
 800c752:	4798      	blx	r3
 800c754:	3601      	adds	r6, #1
 800c756:	e7f2      	b.n	800c73e <__libc_init_array+0x1e>
 800c758:	0800d274 	.word	0x0800d274
 800c75c:	0800d274 	.word	0x0800d274
 800c760:	0800d274 	.word	0x0800d274
 800c764:	0800d278 	.word	0x0800d278

0800c768 <malloc>:
 800c768:	b510      	push	{r4, lr}
 800c76a:	4b03      	ldr	r3, [pc, #12]	; (800c778 <malloc+0x10>)
 800c76c:	0001      	movs	r1, r0
 800c76e:	6818      	ldr	r0, [r3, #0]
 800c770:	f000 f860 	bl	800c834 <_malloc_r>
 800c774:	bd10      	pop	{r4, pc}
 800c776:	46c0      	nop			; (mov r8, r8)
 800c778:	2000017c 	.word	0x2000017c

0800c77c <free>:
 800c77c:	b510      	push	{r4, lr}
 800c77e:	4b03      	ldr	r3, [pc, #12]	; (800c78c <free+0x10>)
 800c780:	0001      	movs	r1, r0
 800c782:	6818      	ldr	r0, [r3, #0]
 800c784:	f000 f80c 	bl	800c7a0 <_free_r>
 800c788:	bd10      	pop	{r4, pc}
 800c78a:	46c0      	nop			; (mov r8, r8)
 800c78c:	2000017c 	.word	0x2000017c

0800c790 <memset>:
 800c790:	0003      	movs	r3, r0
 800c792:	1882      	adds	r2, r0, r2
 800c794:	4293      	cmp	r3, r2
 800c796:	d100      	bne.n	800c79a <memset+0xa>
 800c798:	4770      	bx	lr
 800c79a:	7019      	strb	r1, [r3, #0]
 800c79c:	3301      	adds	r3, #1
 800c79e:	e7f9      	b.n	800c794 <memset+0x4>

0800c7a0 <_free_r>:
 800c7a0:	b570      	push	{r4, r5, r6, lr}
 800c7a2:	0005      	movs	r5, r0
 800c7a4:	2900      	cmp	r1, #0
 800c7a6:	d010      	beq.n	800c7ca <_free_r+0x2a>
 800c7a8:	1f0c      	subs	r4, r1, #4
 800c7aa:	6823      	ldr	r3, [r4, #0]
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	da00      	bge.n	800c7b2 <_free_r+0x12>
 800c7b0:	18e4      	adds	r4, r4, r3
 800c7b2:	0028      	movs	r0, r5
 800c7b4:	f000 f8ce 	bl	800c954 <__malloc_lock>
 800c7b8:	4a1d      	ldr	r2, [pc, #116]	; (800c830 <_free_r+0x90>)
 800c7ba:	6813      	ldr	r3, [r2, #0]
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d105      	bne.n	800c7cc <_free_r+0x2c>
 800c7c0:	6063      	str	r3, [r4, #4]
 800c7c2:	6014      	str	r4, [r2, #0]
 800c7c4:	0028      	movs	r0, r5
 800c7c6:	f000 f8cd 	bl	800c964 <__malloc_unlock>
 800c7ca:	bd70      	pop	{r4, r5, r6, pc}
 800c7cc:	42a3      	cmp	r3, r4
 800c7ce:	d908      	bls.n	800c7e2 <_free_r+0x42>
 800c7d0:	6821      	ldr	r1, [r4, #0]
 800c7d2:	1860      	adds	r0, r4, r1
 800c7d4:	4283      	cmp	r3, r0
 800c7d6:	d1f3      	bne.n	800c7c0 <_free_r+0x20>
 800c7d8:	6818      	ldr	r0, [r3, #0]
 800c7da:	685b      	ldr	r3, [r3, #4]
 800c7dc:	1841      	adds	r1, r0, r1
 800c7de:	6021      	str	r1, [r4, #0]
 800c7e0:	e7ee      	b.n	800c7c0 <_free_r+0x20>
 800c7e2:	001a      	movs	r2, r3
 800c7e4:	685b      	ldr	r3, [r3, #4]
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d001      	beq.n	800c7ee <_free_r+0x4e>
 800c7ea:	42a3      	cmp	r3, r4
 800c7ec:	d9f9      	bls.n	800c7e2 <_free_r+0x42>
 800c7ee:	6811      	ldr	r1, [r2, #0]
 800c7f0:	1850      	adds	r0, r2, r1
 800c7f2:	42a0      	cmp	r0, r4
 800c7f4:	d10b      	bne.n	800c80e <_free_r+0x6e>
 800c7f6:	6820      	ldr	r0, [r4, #0]
 800c7f8:	1809      	adds	r1, r1, r0
 800c7fa:	1850      	adds	r0, r2, r1
 800c7fc:	6011      	str	r1, [r2, #0]
 800c7fe:	4283      	cmp	r3, r0
 800c800:	d1e0      	bne.n	800c7c4 <_free_r+0x24>
 800c802:	6818      	ldr	r0, [r3, #0]
 800c804:	685b      	ldr	r3, [r3, #4]
 800c806:	1841      	adds	r1, r0, r1
 800c808:	6011      	str	r1, [r2, #0]
 800c80a:	6053      	str	r3, [r2, #4]
 800c80c:	e7da      	b.n	800c7c4 <_free_r+0x24>
 800c80e:	42a0      	cmp	r0, r4
 800c810:	d902      	bls.n	800c818 <_free_r+0x78>
 800c812:	230c      	movs	r3, #12
 800c814:	602b      	str	r3, [r5, #0]
 800c816:	e7d5      	b.n	800c7c4 <_free_r+0x24>
 800c818:	6821      	ldr	r1, [r4, #0]
 800c81a:	1860      	adds	r0, r4, r1
 800c81c:	4283      	cmp	r3, r0
 800c81e:	d103      	bne.n	800c828 <_free_r+0x88>
 800c820:	6818      	ldr	r0, [r3, #0]
 800c822:	685b      	ldr	r3, [r3, #4]
 800c824:	1841      	adds	r1, r0, r1
 800c826:	6021      	str	r1, [r4, #0]
 800c828:	6063      	str	r3, [r4, #4]
 800c82a:	6054      	str	r4, [r2, #4]
 800c82c:	e7ca      	b.n	800c7c4 <_free_r+0x24>
 800c82e:	46c0      	nop			; (mov r8, r8)
 800c830:	20000480 	.word	0x20000480

0800c834 <_malloc_r>:
 800c834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c836:	2303      	movs	r3, #3
 800c838:	1ccd      	adds	r5, r1, #3
 800c83a:	439d      	bics	r5, r3
 800c83c:	3508      	adds	r5, #8
 800c83e:	0006      	movs	r6, r0
 800c840:	2d0c      	cmp	r5, #12
 800c842:	d21f      	bcs.n	800c884 <_malloc_r+0x50>
 800c844:	250c      	movs	r5, #12
 800c846:	42a9      	cmp	r1, r5
 800c848:	d81e      	bhi.n	800c888 <_malloc_r+0x54>
 800c84a:	0030      	movs	r0, r6
 800c84c:	f000 f882 	bl	800c954 <__malloc_lock>
 800c850:	4925      	ldr	r1, [pc, #148]	; (800c8e8 <_malloc_r+0xb4>)
 800c852:	680a      	ldr	r2, [r1, #0]
 800c854:	0014      	movs	r4, r2
 800c856:	2c00      	cmp	r4, #0
 800c858:	d11a      	bne.n	800c890 <_malloc_r+0x5c>
 800c85a:	4f24      	ldr	r7, [pc, #144]	; (800c8ec <_malloc_r+0xb8>)
 800c85c:	683b      	ldr	r3, [r7, #0]
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d104      	bne.n	800c86c <_malloc_r+0x38>
 800c862:	0021      	movs	r1, r4
 800c864:	0030      	movs	r0, r6
 800c866:	f000 f843 	bl	800c8f0 <_sbrk_r>
 800c86a:	6038      	str	r0, [r7, #0]
 800c86c:	0029      	movs	r1, r5
 800c86e:	0030      	movs	r0, r6
 800c870:	f000 f83e 	bl	800c8f0 <_sbrk_r>
 800c874:	1c43      	adds	r3, r0, #1
 800c876:	d12b      	bne.n	800c8d0 <_malloc_r+0x9c>
 800c878:	230c      	movs	r3, #12
 800c87a:	0030      	movs	r0, r6
 800c87c:	6033      	str	r3, [r6, #0]
 800c87e:	f000 f871 	bl	800c964 <__malloc_unlock>
 800c882:	e003      	b.n	800c88c <_malloc_r+0x58>
 800c884:	2d00      	cmp	r5, #0
 800c886:	dade      	bge.n	800c846 <_malloc_r+0x12>
 800c888:	230c      	movs	r3, #12
 800c88a:	6033      	str	r3, [r6, #0]
 800c88c:	2000      	movs	r0, #0
 800c88e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c890:	6823      	ldr	r3, [r4, #0]
 800c892:	1b5b      	subs	r3, r3, r5
 800c894:	d419      	bmi.n	800c8ca <_malloc_r+0x96>
 800c896:	2b0b      	cmp	r3, #11
 800c898:	d903      	bls.n	800c8a2 <_malloc_r+0x6e>
 800c89a:	6023      	str	r3, [r4, #0]
 800c89c:	18e4      	adds	r4, r4, r3
 800c89e:	6025      	str	r5, [r4, #0]
 800c8a0:	e003      	b.n	800c8aa <_malloc_r+0x76>
 800c8a2:	6863      	ldr	r3, [r4, #4]
 800c8a4:	42a2      	cmp	r2, r4
 800c8a6:	d10e      	bne.n	800c8c6 <_malloc_r+0x92>
 800c8a8:	600b      	str	r3, [r1, #0]
 800c8aa:	0030      	movs	r0, r6
 800c8ac:	f000 f85a 	bl	800c964 <__malloc_unlock>
 800c8b0:	0020      	movs	r0, r4
 800c8b2:	2207      	movs	r2, #7
 800c8b4:	300b      	adds	r0, #11
 800c8b6:	1d23      	adds	r3, r4, #4
 800c8b8:	4390      	bics	r0, r2
 800c8ba:	1ac2      	subs	r2, r0, r3
 800c8bc:	4298      	cmp	r0, r3
 800c8be:	d0e6      	beq.n	800c88e <_malloc_r+0x5a>
 800c8c0:	1a1b      	subs	r3, r3, r0
 800c8c2:	50a3      	str	r3, [r4, r2]
 800c8c4:	e7e3      	b.n	800c88e <_malloc_r+0x5a>
 800c8c6:	6053      	str	r3, [r2, #4]
 800c8c8:	e7ef      	b.n	800c8aa <_malloc_r+0x76>
 800c8ca:	0022      	movs	r2, r4
 800c8cc:	6864      	ldr	r4, [r4, #4]
 800c8ce:	e7c2      	b.n	800c856 <_malloc_r+0x22>
 800c8d0:	2303      	movs	r3, #3
 800c8d2:	1cc4      	adds	r4, r0, #3
 800c8d4:	439c      	bics	r4, r3
 800c8d6:	42a0      	cmp	r0, r4
 800c8d8:	d0e1      	beq.n	800c89e <_malloc_r+0x6a>
 800c8da:	1a21      	subs	r1, r4, r0
 800c8dc:	0030      	movs	r0, r6
 800c8de:	f000 f807 	bl	800c8f0 <_sbrk_r>
 800c8e2:	1c43      	adds	r3, r0, #1
 800c8e4:	d1db      	bne.n	800c89e <_malloc_r+0x6a>
 800c8e6:	e7c7      	b.n	800c878 <_malloc_r+0x44>
 800c8e8:	20000480 	.word	0x20000480
 800c8ec:	20000484 	.word	0x20000484

0800c8f0 <_sbrk_r>:
 800c8f0:	2300      	movs	r3, #0
 800c8f2:	b570      	push	{r4, r5, r6, lr}
 800c8f4:	4d06      	ldr	r5, [pc, #24]	; (800c910 <_sbrk_r+0x20>)
 800c8f6:	0004      	movs	r4, r0
 800c8f8:	0008      	movs	r0, r1
 800c8fa:	602b      	str	r3, [r5, #0]
 800c8fc:	f7f5 f9f0 	bl	8001ce0 <_sbrk>
 800c900:	1c43      	adds	r3, r0, #1
 800c902:	d103      	bne.n	800c90c <_sbrk_r+0x1c>
 800c904:	682b      	ldr	r3, [r5, #0]
 800c906:	2b00      	cmp	r3, #0
 800c908:	d000      	beq.n	800c90c <_sbrk_r+0x1c>
 800c90a:	6023      	str	r3, [r4, #0]
 800c90c:	bd70      	pop	{r4, r5, r6, pc}
 800c90e:	46c0      	nop			; (mov r8, r8)
 800c910:	2000165c 	.word	0x2000165c

0800c914 <siprintf>:
 800c914:	b40e      	push	{r1, r2, r3}
 800c916:	b500      	push	{lr}
 800c918:	490b      	ldr	r1, [pc, #44]	; (800c948 <siprintf+0x34>)
 800c91a:	b09c      	sub	sp, #112	; 0x70
 800c91c:	ab1d      	add	r3, sp, #116	; 0x74
 800c91e:	9002      	str	r0, [sp, #8]
 800c920:	9006      	str	r0, [sp, #24]
 800c922:	9107      	str	r1, [sp, #28]
 800c924:	9104      	str	r1, [sp, #16]
 800c926:	4809      	ldr	r0, [pc, #36]	; (800c94c <siprintf+0x38>)
 800c928:	4909      	ldr	r1, [pc, #36]	; (800c950 <siprintf+0x3c>)
 800c92a:	cb04      	ldmia	r3!, {r2}
 800c92c:	9105      	str	r1, [sp, #20]
 800c92e:	6800      	ldr	r0, [r0, #0]
 800c930:	a902      	add	r1, sp, #8
 800c932:	9301      	str	r3, [sp, #4]
 800c934:	f000 f880 	bl	800ca38 <_svfiprintf_r>
 800c938:	2300      	movs	r3, #0
 800c93a:	9a02      	ldr	r2, [sp, #8]
 800c93c:	7013      	strb	r3, [r2, #0]
 800c93e:	b01c      	add	sp, #112	; 0x70
 800c940:	bc08      	pop	{r3}
 800c942:	b003      	add	sp, #12
 800c944:	4718      	bx	r3
 800c946:	46c0      	nop			; (mov r8, r8)
 800c948:	7fffffff 	.word	0x7fffffff
 800c94c:	2000017c 	.word	0x2000017c
 800c950:	ffff0208 	.word	0xffff0208

0800c954 <__malloc_lock>:
 800c954:	b510      	push	{r4, lr}
 800c956:	4802      	ldr	r0, [pc, #8]	; (800c960 <__malloc_lock+0xc>)
 800c958:	f000 faf0 	bl	800cf3c <__retarget_lock_acquire_recursive>
 800c95c:	bd10      	pop	{r4, pc}
 800c95e:	46c0      	nop			; (mov r8, r8)
 800c960:	20001664 	.word	0x20001664

0800c964 <__malloc_unlock>:
 800c964:	b510      	push	{r4, lr}
 800c966:	4802      	ldr	r0, [pc, #8]	; (800c970 <__malloc_unlock+0xc>)
 800c968:	f000 fae9 	bl	800cf3e <__retarget_lock_release_recursive>
 800c96c:	bd10      	pop	{r4, pc}
 800c96e:	46c0      	nop			; (mov r8, r8)
 800c970:	20001664 	.word	0x20001664

0800c974 <__ssputs_r>:
 800c974:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c976:	688e      	ldr	r6, [r1, #8]
 800c978:	b085      	sub	sp, #20
 800c97a:	0007      	movs	r7, r0
 800c97c:	000c      	movs	r4, r1
 800c97e:	9203      	str	r2, [sp, #12]
 800c980:	9301      	str	r3, [sp, #4]
 800c982:	429e      	cmp	r6, r3
 800c984:	d83c      	bhi.n	800ca00 <__ssputs_r+0x8c>
 800c986:	2390      	movs	r3, #144	; 0x90
 800c988:	898a      	ldrh	r2, [r1, #12]
 800c98a:	00db      	lsls	r3, r3, #3
 800c98c:	421a      	tst	r2, r3
 800c98e:	d034      	beq.n	800c9fa <__ssputs_r+0x86>
 800c990:	2503      	movs	r5, #3
 800c992:	6909      	ldr	r1, [r1, #16]
 800c994:	6823      	ldr	r3, [r4, #0]
 800c996:	1a5b      	subs	r3, r3, r1
 800c998:	9302      	str	r3, [sp, #8]
 800c99a:	6963      	ldr	r3, [r4, #20]
 800c99c:	9802      	ldr	r0, [sp, #8]
 800c99e:	435d      	muls	r5, r3
 800c9a0:	0feb      	lsrs	r3, r5, #31
 800c9a2:	195d      	adds	r5, r3, r5
 800c9a4:	9b01      	ldr	r3, [sp, #4]
 800c9a6:	106d      	asrs	r5, r5, #1
 800c9a8:	3301      	adds	r3, #1
 800c9aa:	181b      	adds	r3, r3, r0
 800c9ac:	42ab      	cmp	r3, r5
 800c9ae:	d900      	bls.n	800c9b2 <__ssputs_r+0x3e>
 800c9b0:	001d      	movs	r5, r3
 800c9b2:	0553      	lsls	r3, r2, #21
 800c9b4:	d532      	bpl.n	800ca1c <__ssputs_r+0xa8>
 800c9b6:	0029      	movs	r1, r5
 800c9b8:	0038      	movs	r0, r7
 800c9ba:	f7ff ff3b 	bl	800c834 <_malloc_r>
 800c9be:	1e06      	subs	r6, r0, #0
 800c9c0:	d109      	bne.n	800c9d6 <__ssputs_r+0x62>
 800c9c2:	230c      	movs	r3, #12
 800c9c4:	603b      	str	r3, [r7, #0]
 800c9c6:	2340      	movs	r3, #64	; 0x40
 800c9c8:	2001      	movs	r0, #1
 800c9ca:	89a2      	ldrh	r2, [r4, #12]
 800c9cc:	4240      	negs	r0, r0
 800c9ce:	4313      	orrs	r3, r2
 800c9d0:	81a3      	strh	r3, [r4, #12]
 800c9d2:	b005      	add	sp, #20
 800c9d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9d6:	9a02      	ldr	r2, [sp, #8]
 800c9d8:	6921      	ldr	r1, [r4, #16]
 800c9da:	f000 fabc 	bl	800cf56 <memcpy>
 800c9de:	89a3      	ldrh	r3, [r4, #12]
 800c9e0:	4a14      	ldr	r2, [pc, #80]	; (800ca34 <__ssputs_r+0xc0>)
 800c9e2:	401a      	ands	r2, r3
 800c9e4:	2380      	movs	r3, #128	; 0x80
 800c9e6:	4313      	orrs	r3, r2
 800c9e8:	81a3      	strh	r3, [r4, #12]
 800c9ea:	9b02      	ldr	r3, [sp, #8]
 800c9ec:	6126      	str	r6, [r4, #16]
 800c9ee:	18f6      	adds	r6, r6, r3
 800c9f0:	6026      	str	r6, [r4, #0]
 800c9f2:	6165      	str	r5, [r4, #20]
 800c9f4:	9e01      	ldr	r6, [sp, #4]
 800c9f6:	1aed      	subs	r5, r5, r3
 800c9f8:	60a5      	str	r5, [r4, #8]
 800c9fa:	9b01      	ldr	r3, [sp, #4]
 800c9fc:	429e      	cmp	r6, r3
 800c9fe:	d900      	bls.n	800ca02 <__ssputs_r+0x8e>
 800ca00:	9e01      	ldr	r6, [sp, #4]
 800ca02:	0032      	movs	r2, r6
 800ca04:	9903      	ldr	r1, [sp, #12]
 800ca06:	6820      	ldr	r0, [r4, #0]
 800ca08:	f000 faae 	bl	800cf68 <memmove>
 800ca0c:	68a3      	ldr	r3, [r4, #8]
 800ca0e:	2000      	movs	r0, #0
 800ca10:	1b9b      	subs	r3, r3, r6
 800ca12:	60a3      	str	r3, [r4, #8]
 800ca14:	6823      	ldr	r3, [r4, #0]
 800ca16:	199e      	adds	r6, r3, r6
 800ca18:	6026      	str	r6, [r4, #0]
 800ca1a:	e7da      	b.n	800c9d2 <__ssputs_r+0x5e>
 800ca1c:	002a      	movs	r2, r5
 800ca1e:	0038      	movs	r0, r7
 800ca20:	f000 fab5 	bl	800cf8e <_realloc_r>
 800ca24:	1e06      	subs	r6, r0, #0
 800ca26:	d1e0      	bne.n	800c9ea <__ssputs_r+0x76>
 800ca28:	0038      	movs	r0, r7
 800ca2a:	6921      	ldr	r1, [r4, #16]
 800ca2c:	f7ff feb8 	bl	800c7a0 <_free_r>
 800ca30:	e7c7      	b.n	800c9c2 <__ssputs_r+0x4e>
 800ca32:	46c0      	nop			; (mov r8, r8)
 800ca34:	fffffb7f 	.word	0xfffffb7f

0800ca38 <_svfiprintf_r>:
 800ca38:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ca3a:	b0a1      	sub	sp, #132	; 0x84
 800ca3c:	9003      	str	r0, [sp, #12]
 800ca3e:	001d      	movs	r5, r3
 800ca40:	898b      	ldrh	r3, [r1, #12]
 800ca42:	000f      	movs	r7, r1
 800ca44:	0016      	movs	r6, r2
 800ca46:	061b      	lsls	r3, r3, #24
 800ca48:	d511      	bpl.n	800ca6e <_svfiprintf_r+0x36>
 800ca4a:	690b      	ldr	r3, [r1, #16]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d10e      	bne.n	800ca6e <_svfiprintf_r+0x36>
 800ca50:	2140      	movs	r1, #64	; 0x40
 800ca52:	f7ff feef 	bl	800c834 <_malloc_r>
 800ca56:	6038      	str	r0, [r7, #0]
 800ca58:	6138      	str	r0, [r7, #16]
 800ca5a:	2800      	cmp	r0, #0
 800ca5c:	d105      	bne.n	800ca6a <_svfiprintf_r+0x32>
 800ca5e:	230c      	movs	r3, #12
 800ca60:	9a03      	ldr	r2, [sp, #12]
 800ca62:	3801      	subs	r0, #1
 800ca64:	6013      	str	r3, [r2, #0]
 800ca66:	b021      	add	sp, #132	; 0x84
 800ca68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca6a:	2340      	movs	r3, #64	; 0x40
 800ca6c:	617b      	str	r3, [r7, #20]
 800ca6e:	2300      	movs	r3, #0
 800ca70:	ac08      	add	r4, sp, #32
 800ca72:	6163      	str	r3, [r4, #20]
 800ca74:	3320      	adds	r3, #32
 800ca76:	7663      	strb	r3, [r4, #25]
 800ca78:	3310      	adds	r3, #16
 800ca7a:	76a3      	strb	r3, [r4, #26]
 800ca7c:	9507      	str	r5, [sp, #28]
 800ca7e:	0035      	movs	r5, r6
 800ca80:	782b      	ldrb	r3, [r5, #0]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d001      	beq.n	800ca8a <_svfiprintf_r+0x52>
 800ca86:	2b25      	cmp	r3, #37	; 0x25
 800ca88:	d147      	bne.n	800cb1a <_svfiprintf_r+0xe2>
 800ca8a:	1bab      	subs	r3, r5, r6
 800ca8c:	9305      	str	r3, [sp, #20]
 800ca8e:	42b5      	cmp	r5, r6
 800ca90:	d00c      	beq.n	800caac <_svfiprintf_r+0x74>
 800ca92:	0032      	movs	r2, r6
 800ca94:	0039      	movs	r1, r7
 800ca96:	9803      	ldr	r0, [sp, #12]
 800ca98:	f7ff ff6c 	bl	800c974 <__ssputs_r>
 800ca9c:	1c43      	adds	r3, r0, #1
 800ca9e:	d100      	bne.n	800caa2 <_svfiprintf_r+0x6a>
 800caa0:	e0ae      	b.n	800cc00 <_svfiprintf_r+0x1c8>
 800caa2:	6962      	ldr	r2, [r4, #20]
 800caa4:	9b05      	ldr	r3, [sp, #20]
 800caa6:	4694      	mov	ip, r2
 800caa8:	4463      	add	r3, ip
 800caaa:	6163      	str	r3, [r4, #20]
 800caac:	782b      	ldrb	r3, [r5, #0]
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d100      	bne.n	800cab4 <_svfiprintf_r+0x7c>
 800cab2:	e0a5      	b.n	800cc00 <_svfiprintf_r+0x1c8>
 800cab4:	2201      	movs	r2, #1
 800cab6:	2300      	movs	r3, #0
 800cab8:	4252      	negs	r2, r2
 800caba:	6062      	str	r2, [r4, #4]
 800cabc:	a904      	add	r1, sp, #16
 800cabe:	3254      	adds	r2, #84	; 0x54
 800cac0:	1852      	adds	r2, r2, r1
 800cac2:	1c6e      	adds	r6, r5, #1
 800cac4:	6023      	str	r3, [r4, #0]
 800cac6:	60e3      	str	r3, [r4, #12]
 800cac8:	60a3      	str	r3, [r4, #8]
 800caca:	7013      	strb	r3, [r2, #0]
 800cacc:	65a3      	str	r3, [r4, #88]	; 0x58
 800cace:	2205      	movs	r2, #5
 800cad0:	7831      	ldrb	r1, [r6, #0]
 800cad2:	4854      	ldr	r0, [pc, #336]	; (800cc24 <_svfiprintf_r+0x1ec>)
 800cad4:	f000 fa34 	bl	800cf40 <memchr>
 800cad8:	1c75      	adds	r5, r6, #1
 800cada:	2800      	cmp	r0, #0
 800cadc:	d11f      	bne.n	800cb1e <_svfiprintf_r+0xe6>
 800cade:	6822      	ldr	r2, [r4, #0]
 800cae0:	06d3      	lsls	r3, r2, #27
 800cae2:	d504      	bpl.n	800caee <_svfiprintf_r+0xb6>
 800cae4:	2353      	movs	r3, #83	; 0x53
 800cae6:	a904      	add	r1, sp, #16
 800cae8:	185b      	adds	r3, r3, r1
 800caea:	2120      	movs	r1, #32
 800caec:	7019      	strb	r1, [r3, #0]
 800caee:	0713      	lsls	r3, r2, #28
 800caf0:	d504      	bpl.n	800cafc <_svfiprintf_r+0xc4>
 800caf2:	2353      	movs	r3, #83	; 0x53
 800caf4:	a904      	add	r1, sp, #16
 800caf6:	185b      	adds	r3, r3, r1
 800caf8:	212b      	movs	r1, #43	; 0x2b
 800cafa:	7019      	strb	r1, [r3, #0]
 800cafc:	7833      	ldrb	r3, [r6, #0]
 800cafe:	2b2a      	cmp	r3, #42	; 0x2a
 800cb00:	d016      	beq.n	800cb30 <_svfiprintf_r+0xf8>
 800cb02:	0035      	movs	r5, r6
 800cb04:	2100      	movs	r1, #0
 800cb06:	200a      	movs	r0, #10
 800cb08:	68e3      	ldr	r3, [r4, #12]
 800cb0a:	782a      	ldrb	r2, [r5, #0]
 800cb0c:	1c6e      	adds	r6, r5, #1
 800cb0e:	3a30      	subs	r2, #48	; 0x30
 800cb10:	2a09      	cmp	r2, #9
 800cb12:	d94e      	bls.n	800cbb2 <_svfiprintf_r+0x17a>
 800cb14:	2900      	cmp	r1, #0
 800cb16:	d111      	bne.n	800cb3c <_svfiprintf_r+0x104>
 800cb18:	e017      	b.n	800cb4a <_svfiprintf_r+0x112>
 800cb1a:	3501      	adds	r5, #1
 800cb1c:	e7b0      	b.n	800ca80 <_svfiprintf_r+0x48>
 800cb1e:	4b41      	ldr	r3, [pc, #260]	; (800cc24 <_svfiprintf_r+0x1ec>)
 800cb20:	6822      	ldr	r2, [r4, #0]
 800cb22:	1ac0      	subs	r0, r0, r3
 800cb24:	2301      	movs	r3, #1
 800cb26:	4083      	lsls	r3, r0
 800cb28:	4313      	orrs	r3, r2
 800cb2a:	002e      	movs	r6, r5
 800cb2c:	6023      	str	r3, [r4, #0]
 800cb2e:	e7ce      	b.n	800cace <_svfiprintf_r+0x96>
 800cb30:	9b07      	ldr	r3, [sp, #28]
 800cb32:	1d19      	adds	r1, r3, #4
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	9107      	str	r1, [sp, #28]
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	db01      	blt.n	800cb40 <_svfiprintf_r+0x108>
 800cb3c:	930b      	str	r3, [sp, #44]	; 0x2c
 800cb3e:	e004      	b.n	800cb4a <_svfiprintf_r+0x112>
 800cb40:	425b      	negs	r3, r3
 800cb42:	60e3      	str	r3, [r4, #12]
 800cb44:	2302      	movs	r3, #2
 800cb46:	4313      	orrs	r3, r2
 800cb48:	6023      	str	r3, [r4, #0]
 800cb4a:	782b      	ldrb	r3, [r5, #0]
 800cb4c:	2b2e      	cmp	r3, #46	; 0x2e
 800cb4e:	d10a      	bne.n	800cb66 <_svfiprintf_r+0x12e>
 800cb50:	786b      	ldrb	r3, [r5, #1]
 800cb52:	2b2a      	cmp	r3, #42	; 0x2a
 800cb54:	d135      	bne.n	800cbc2 <_svfiprintf_r+0x18a>
 800cb56:	9b07      	ldr	r3, [sp, #28]
 800cb58:	3502      	adds	r5, #2
 800cb5a:	1d1a      	adds	r2, r3, #4
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	9207      	str	r2, [sp, #28]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	db2b      	blt.n	800cbbc <_svfiprintf_r+0x184>
 800cb64:	9309      	str	r3, [sp, #36]	; 0x24
 800cb66:	4e30      	ldr	r6, [pc, #192]	; (800cc28 <_svfiprintf_r+0x1f0>)
 800cb68:	2203      	movs	r2, #3
 800cb6a:	0030      	movs	r0, r6
 800cb6c:	7829      	ldrb	r1, [r5, #0]
 800cb6e:	f000 f9e7 	bl	800cf40 <memchr>
 800cb72:	2800      	cmp	r0, #0
 800cb74:	d006      	beq.n	800cb84 <_svfiprintf_r+0x14c>
 800cb76:	2340      	movs	r3, #64	; 0x40
 800cb78:	1b80      	subs	r0, r0, r6
 800cb7a:	4083      	lsls	r3, r0
 800cb7c:	6822      	ldr	r2, [r4, #0]
 800cb7e:	3501      	adds	r5, #1
 800cb80:	4313      	orrs	r3, r2
 800cb82:	6023      	str	r3, [r4, #0]
 800cb84:	7829      	ldrb	r1, [r5, #0]
 800cb86:	2206      	movs	r2, #6
 800cb88:	4828      	ldr	r0, [pc, #160]	; (800cc2c <_svfiprintf_r+0x1f4>)
 800cb8a:	1c6e      	adds	r6, r5, #1
 800cb8c:	7621      	strb	r1, [r4, #24]
 800cb8e:	f000 f9d7 	bl	800cf40 <memchr>
 800cb92:	2800      	cmp	r0, #0
 800cb94:	d03c      	beq.n	800cc10 <_svfiprintf_r+0x1d8>
 800cb96:	4b26      	ldr	r3, [pc, #152]	; (800cc30 <_svfiprintf_r+0x1f8>)
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d125      	bne.n	800cbe8 <_svfiprintf_r+0x1b0>
 800cb9c:	2207      	movs	r2, #7
 800cb9e:	9b07      	ldr	r3, [sp, #28]
 800cba0:	3307      	adds	r3, #7
 800cba2:	4393      	bics	r3, r2
 800cba4:	3308      	adds	r3, #8
 800cba6:	9307      	str	r3, [sp, #28]
 800cba8:	6963      	ldr	r3, [r4, #20]
 800cbaa:	9a04      	ldr	r2, [sp, #16]
 800cbac:	189b      	adds	r3, r3, r2
 800cbae:	6163      	str	r3, [r4, #20]
 800cbb0:	e765      	b.n	800ca7e <_svfiprintf_r+0x46>
 800cbb2:	4343      	muls	r3, r0
 800cbb4:	0035      	movs	r5, r6
 800cbb6:	2101      	movs	r1, #1
 800cbb8:	189b      	adds	r3, r3, r2
 800cbba:	e7a6      	b.n	800cb0a <_svfiprintf_r+0xd2>
 800cbbc:	2301      	movs	r3, #1
 800cbbe:	425b      	negs	r3, r3
 800cbc0:	e7d0      	b.n	800cb64 <_svfiprintf_r+0x12c>
 800cbc2:	2300      	movs	r3, #0
 800cbc4:	200a      	movs	r0, #10
 800cbc6:	001a      	movs	r2, r3
 800cbc8:	3501      	adds	r5, #1
 800cbca:	6063      	str	r3, [r4, #4]
 800cbcc:	7829      	ldrb	r1, [r5, #0]
 800cbce:	1c6e      	adds	r6, r5, #1
 800cbd0:	3930      	subs	r1, #48	; 0x30
 800cbd2:	2909      	cmp	r1, #9
 800cbd4:	d903      	bls.n	800cbde <_svfiprintf_r+0x1a6>
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d0c5      	beq.n	800cb66 <_svfiprintf_r+0x12e>
 800cbda:	9209      	str	r2, [sp, #36]	; 0x24
 800cbdc:	e7c3      	b.n	800cb66 <_svfiprintf_r+0x12e>
 800cbde:	4342      	muls	r2, r0
 800cbe0:	0035      	movs	r5, r6
 800cbe2:	2301      	movs	r3, #1
 800cbe4:	1852      	adds	r2, r2, r1
 800cbe6:	e7f1      	b.n	800cbcc <_svfiprintf_r+0x194>
 800cbe8:	ab07      	add	r3, sp, #28
 800cbea:	9300      	str	r3, [sp, #0]
 800cbec:	003a      	movs	r2, r7
 800cbee:	0021      	movs	r1, r4
 800cbf0:	4b10      	ldr	r3, [pc, #64]	; (800cc34 <_svfiprintf_r+0x1fc>)
 800cbf2:	9803      	ldr	r0, [sp, #12]
 800cbf4:	e000      	b.n	800cbf8 <_svfiprintf_r+0x1c0>
 800cbf6:	bf00      	nop
 800cbf8:	9004      	str	r0, [sp, #16]
 800cbfa:	9b04      	ldr	r3, [sp, #16]
 800cbfc:	3301      	adds	r3, #1
 800cbfe:	d1d3      	bne.n	800cba8 <_svfiprintf_r+0x170>
 800cc00:	89bb      	ldrh	r3, [r7, #12]
 800cc02:	980d      	ldr	r0, [sp, #52]	; 0x34
 800cc04:	065b      	lsls	r3, r3, #25
 800cc06:	d400      	bmi.n	800cc0a <_svfiprintf_r+0x1d2>
 800cc08:	e72d      	b.n	800ca66 <_svfiprintf_r+0x2e>
 800cc0a:	2001      	movs	r0, #1
 800cc0c:	4240      	negs	r0, r0
 800cc0e:	e72a      	b.n	800ca66 <_svfiprintf_r+0x2e>
 800cc10:	ab07      	add	r3, sp, #28
 800cc12:	9300      	str	r3, [sp, #0]
 800cc14:	003a      	movs	r2, r7
 800cc16:	0021      	movs	r1, r4
 800cc18:	4b06      	ldr	r3, [pc, #24]	; (800cc34 <_svfiprintf_r+0x1fc>)
 800cc1a:	9803      	ldr	r0, [sp, #12]
 800cc1c:	f000 f87c 	bl	800cd18 <_printf_i>
 800cc20:	e7ea      	b.n	800cbf8 <_svfiprintf_r+0x1c0>
 800cc22:	46c0      	nop			; (mov r8, r8)
 800cc24:	0800d240 	.word	0x0800d240
 800cc28:	0800d246 	.word	0x0800d246
 800cc2c:	0800d24a 	.word	0x0800d24a
 800cc30:	00000000 	.word	0x00000000
 800cc34:	0800c975 	.word	0x0800c975

0800cc38 <_printf_common>:
 800cc38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cc3a:	0015      	movs	r5, r2
 800cc3c:	9301      	str	r3, [sp, #4]
 800cc3e:	688a      	ldr	r2, [r1, #8]
 800cc40:	690b      	ldr	r3, [r1, #16]
 800cc42:	000c      	movs	r4, r1
 800cc44:	9000      	str	r0, [sp, #0]
 800cc46:	4293      	cmp	r3, r2
 800cc48:	da00      	bge.n	800cc4c <_printf_common+0x14>
 800cc4a:	0013      	movs	r3, r2
 800cc4c:	0022      	movs	r2, r4
 800cc4e:	602b      	str	r3, [r5, #0]
 800cc50:	3243      	adds	r2, #67	; 0x43
 800cc52:	7812      	ldrb	r2, [r2, #0]
 800cc54:	2a00      	cmp	r2, #0
 800cc56:	d001      	beq.n	800cc5c <_printf_common+0x24>
 800cc58:	3301      	adds	r3, #1
 800cc5a:	602b      	str	r3, [r5, #0]
 800cc5c:	6823      	ldr	r3, [r4, #0]
 800cc5e:	069b      	lsls	r3, r3, #26
 800cc60:	d502      	bpl.n	800cc68 <_printf_common+0x30>
 800cc62:	682b      	ldr	r3, [r5, #0]
 800cc64:	3302      	adds	r3, #2
 800cc66:	602b      	str	r3, [r5, #0]
 800cc68:	6822      	ldr	r2, [r4, #0]
 800cc6a:	2306      	movs	r3, #6
 800cc6c:	0017      	movs	r7, r2
 800cc6e:	401f      	ands	r7, r3
 800cc70:	421a      	tst	r2, r3
 800cc72:	d027      	beq.n	800ccc4 <_printf_common+0x8c>
 800cc74:	0023      	movs	r3, r4
 800cc76:	3343      	adds	r3, #67	; 0x43
 800cc78:	781b      	ldrb	r3, [r3, #0]
 800cc7a:	1e5a      	subs	r2, r3, #1
 800cc7c:	4193      	sbcs	r3, r2
 800cc7e:	6822      	ldr	r2, [r4, #0]
 800cc80:	0692      	lsls	r2, r2, #26
 800cc82:	d430      	bmi.n	800cce6 <_printf_common+0xae>
 800cc84:	0022      	movs	r2, r4
 800cc86:	9901      	ldr	r1, [sp, #4]
 800cc88:	9800      	ldr	r0, [sp, #0]
 800cc8a:	9e08      	ldr	r6, [sp, #32]
 800cc8c:	3243      	adds	r2, #67	; 0x43
 800cc8e:	47b0      	blx	r6
 800cc90:	1c43      	adds	r3, r0, #1
 800cc92:	d025      	beq.n	800cce0 <_printf_common+0xa8>
 800cc94:	2306      	movs	r3, #6
 800cc96:	6820      	ldr	r0, [r4, #0]
 800cc98:	682a      	ldr	r2, [r5, #0]
 800cc9a:	68e1      	ldr	r1, [r4, #12]
 800cc9c:	2500      	movs	r5, #0
 800cc9e:	4003      	ands	r3, r0
 800cca0:	2b04      	cmp	r3, #4
 800cca2:	d103      	bne.n	800ccac <_printf_common+0x74>
 800cca4:	1a8d      	subs	r5, r1, r2
 800cca6:	43eb      	mvns	r3, r5
 800cca8:	17db      	asrs	r3, r3, #31
 800ccaa:	401d      	ands	r5, r3
 800ccac:	68a3      	ldr	r3, [r4, #8]
 800ccae:	6922      	ldr	r2, [r4, #16]
 800ccb0:	4293      	cmp	r3, r2
 800ccb2:	dd01      	ble.n	800ccb8 <_printf_common+0x80>
 800ccb4:	1a9b      	subs	r3, r3, r2
 800ccb6:	18ed      	adds	r5, r5, r3
 800ccb8:	2700      	movs	r7, #0
 800ccba:	42bd      	cmp	r5, r7
 800ccbc:	d120      	bne.n	800cd00 <_printf_common+0xc8>
 800ccbe:	2000      	movs	r0, #0
 800ccc0:	e010      	b.n	800cce4 <_printf_common+0xac>
 800ccc2:	3701      	adds	r7, #1
 800ccc4:	68e3      	ldr	r3, [r4, #12]
 800ccc6:	682a      	ldr	r2, [r5, #0]
 800ccc8:	1a9b      	subs	r3, r3, r2
 800ccca:	42bb      	cmp	r3, r7
 800cccc:	ddd2      	ble.n	800cc74 <_printf_common+0x3c>
 800ccce:	0022      	movs	r2, r4
 800ccd0:	2301      	movs	r3, #1
 800ccd2:	9901      	ldr	r1, [sp, #4]
 800ccd4:	9800      	ldr	r0, [sp, #0]
 800ccd6:	9e08      	ldr	r6, [sp, #32]
 800ccd8:	3219      	adds	r2, #25
 800ccda:	47b0      	blx	r6
 800ccdc:	1c43      	adds	r3, r0, #1
 800ccde:	d1f0      	bne.n	800ccc2 <_printf_common+0x8a>
 800cce0:	2001      	movs	r0, #1
 800cce2:	4240      	negs	r0, r0
 800cce4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800cce6:	2030      	movs	r0, #48	; 0x30
 800cce8:	18e1      	adds	r1, r4, r3
 800ccea:	3143      	adds	r1, #67	; 0x43
 800ccec:	7008      	strb	r0, [r1, #0]
 800ccee:	0021      	movs	r1, r4
 800ccf0:	1c5a      	adds	r2, r3, #1
 800ccf2:	3145      	adds	r1, #69	; 0x45
 800ccf4:	7809      	ldrb	r1, [r1, #0]
 800ccf6:	18a2      	adds	r2, r4, r2
 800ccf8:	3243      	adds	r2, #67	; 0x43
 800ccfa:	3302      	adds	r3, #2
 800ccfc:	7011      	strb	r1, [r2, #0]
 800ccfe:	e7c1      	b.n	800cc84 <_printf_common+0x4c>
 800cd00:	0022      	movs	r2, r4
 800cd02:	2301      	movs	r3, #1
 800cd04:	9901      	ldr	r1, [sp, #4]
 800cd06:	9800      	ldr	r0, [sp, #0]
 800cd08:	9e08      	ldr	r6, [sp, #32]
 800cd0a:	321a      	adds	r2, #26
 800cd0c:	47b0      	blx	r6
 800cd0e:	1c43      	adds	r3, r0, #1
 800cd10:	d0e6      	beq.n	800cce0 <_printf_common+0xa8>
 800cd12:	3701      	adds	r7, #1
 800cd14:	e7d1      	b.n	800ccba <_printf_common+0x82>
	...

0800cd18 <_printf_i>:
 800cd18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd1a:	b08b      	sub	sp, #44	; 0x2c
 800cd1c:	9206      	str	r2, [sp, #24]
 800cd1e:	000a      	movs	r2, r1
 800cd20:	3243      	adds	r2, #67	; 0x43
 800cd22:	9307      	str	r3, [sp, #28]
 800cd24:	9005      	str	r0, [sp, #20]
 800cd26:	9204      	str	r2, [sp, #16]
 800cd28:	7e0a      	ldrb	r2, [r1, #24]
 800cd2a:	000c      	movs	r4, r1
 800cd2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cd2e:	2a78      	cmp	r2, #120	; 0x78
 800cd30:	d806      	bhi.n	800cd40 <_printf_i+0x28>
 800cd32:	2a62      	cmp	r2, #98	; 0x62
 800cd34:	d808      	bhi.n	800cd48 <_printf_i+0x30>
 800cd36:	2a00      	cmp	r2, #0
 800cd38:	d100      	bne.n	800cd3c <_printf_i+0x24>
 800cd3a:	e0c0      	b.n	800cebe <_printf_i+0x1a6>
 800cd3c:	2a58      	cmp	r2, #88	; 0x58
 800cd3e:	d052      	beq.n	800cde6 <_printf_i+0xce>
 800cd40:	0026      	movs	r6, r4
 800cd42:	3642      	adds	r6, #66	; 0x42
 800cd44:	7032      	strb	r2, [r6, #0]
 800cd46:	e022      	b.n	800cd8e <_printf_i+0x76>
 800cd48:	0010      	movs	r0, r2
 800cd4a:	3863      	subs	r0, #99	; 0x63
 800cd4c:	2815      	cmp	r0, #21
 800cd4e:	d8f7      	bhi.n	800cd40 <_printf_i+0x28>
 800cd50:	f7f3 f9e2 	bl	8000118 <__gnu_thumb1_case_shi>
 800cd54:	001f0016 	.word	0x001f0016
 800cd58:	fff6fff6 	.word	0xfff6fff6
 800cd5c:	fff6fff6 	.word	0xfff6fff6
 800cd60:	fff6001f 	.word	0xfff6001f
 800cd64:	fff6fff6 	.word	0xfff6fff6
 800cd68:	00a8fff6 	.word	0x00a8fff6
 800cd6c:	009a0036 	.word	0x009a0036
 800cd70:	fff6fff6 	.word	0xfff6fff6
 800cd74:	fff600b9 	.word	0xfff600b9
 800cd78:	fff60036 	.word	0xfff60036
 800cd7c:	009efff6 	.word	0x009efff6
 800cd80:	0026      	movs	r6, r4
 800cd82:	681a      	ldr	r2, [r3, #0]
 800cd84:	3642      	adds	r6, #66	; 0x42
 800cd86:	1d11      	adds	r1, r2, #4
 800cd88:	6019      	str	r1, [r3, #0]
 800cd8a:	6813      	ldr	r3, [r2, #0]
 800cd8c:	7033      	strb	r3, [r6, #0]
 800cd8e:	2301      	movs	r3, #1
 800cd90:	e0a7      	b.n	800cee2 <_printf_i+0x1ca>
 800cd92:	6808      	ldr	r0, [r1, #0]
 800cd94:	6819      	ldr	r1, [r3, #0]
 800cd96:	1d0a      	adds	r2, r1, #4
 800cd98:	0605      	lsls	r5, r0, #24
 800cd9a:	d50b      	bpl.n	800cdb4 <_printf_i+0x9c>
 800cd9c:	680d      	ldr	r5, [r1, #0]
 800cd9e:	601a      	str	r2, [r3, #0]
 800cda0:	2d00      	cmp	r5, #0
 800cda2:	da03      	bge.n	800cdac <_printf_i+0x94>
 800cda4:	232d      	movs	r3, #45	; 0x2d
 800cda6:	9a04      	ldr	r2, [sp, #16]
 800cda8:	426d      	negs	r5, r5
 800cdaa:	7013      	strb	r3, [r2, #0]
 800cdac:	4b61      	ldr	r3, [pc, #388]	; (800cf34 <_printf_i+0x21c>)
 800cdae:	270a      	movs	r7, #10
 800cdb0:	9303      	str	r3, [sp, #12]
 800cdb2:	e032      	b.n	800ce1a <_printf_i+0x102>
 800cdb4:	680d      	ldr	r5, [r1, #0]
 800cdb6:	601a      	str	r2, [r3, #0]
 800cdb8:	0641      	lsls	r1, r0, #25
 800cdba:	d5f1      	bpl.n	800cda0 <_printf_i+0x88>
 800cdbc:	b22d      	sxth	r5, r5
 800cdbe:	e7ef      	b.n	800cda0 <_printf_i+0x88>
 800cdc0:	680d      	ldr	r5, [r1, #0]
 800cdc2:	6819      	ldr	r1, [r3, #0]
 800cdc4:	1d08      	adds	r0, r1, #4
 800cdc6:	6018      	str	r0, [r3, #0]
 800cdc8:	062e      	lsls	r6, r5, #24
 800cdca:	d501      	bpl.n	800cdd0 <_printf_i+0xb8>
 800cdcc:	680d      	ldr	r5, [r1, #0]
 800cdce:	e003      	b.n	800cdd8 <_printf_i+0xc0>
 800cdd0:	066d      	lsls	r5, r5, #25
 800cdd2:	d5fb      	bpl.n	800cdcc <_printf_i+0xb4>
 800cdd4:	680d      	ldr	r5, [r1, #0]
 800cdd6:	b2ad      	uxth	r5, r5
 800cdd8:	4b56      	ldr	r3, [pc, #344]	; (800cf34 <_printf_i+0x21c>)
 800cdda:	270a      	movs	r7, #10
 800cddc:	9303      	str	r3, [sp, #12]
 800cdde:	2a6f      	cmp	r2, #111	; 0x6f
 800cde0:	d117      	bne.n	800ce12 <_printf_i+0xfa>
 800cde2:	2708      	movs	r7, #8
 800cde4:	e015      	b.n	800ce12 <_printf_i+0xfa>
 800cde6:	3145      	adds	r1, #69	; 0x45
 800cde8:	700a      	strb	r2, [r1, #0]
 800cdea:	4a52      	ldr	r2, [pc, #328]	; (800cf34 <_printf_i+0x21c>)
 800cdec:	9203      	str	r2, [sp, #12]
 800cdee:	681a      	ldr	r2, [r3, #0]
 800cdf0:	6821      	ldr	r1, [r4, #0]
 800cdf2:	ca20      	ldmia	r2!, {r5}
 800cdf4:	601a      	str	r2, [r3, #0]
 800cdf6:	0608      	lsls	r0, r1, #24
 800cdf8:	d550      	bpl.n	800ce9c <_printf_i+0x184>
 800cdfa:	07cb      	lsls	r3, r1, #31
 800cdfc:	d502      	bpl.n	800ce04 <_printf_i+0xec>
 800cdfe:	2320      	movs	r3, #32
 800ce00:	4319      	orrs	r1, r3
 800ce02:	6021      	str	r1, [r4, #0]
 800ce04:	2710      	movs	r7, #16
 800ce06:	2d00      	cmp	r5, #0
 800ce08:	d103      	bne.n	800ce12 <_printf_i+0xfa>
 800ce0a:	2320      	movs	r3, #32
 800ce0c:	6822      	ldr	r2, [r4, #0]
 800ce0e:	439a      	bics	r2, r3
 800ce10:	6022      	str	r2, [r4, #0]
 800ce12:	0023      	movs	r3, r4
 800ce14:	2200      	movs	r2, #0
 800ce16:	3343      	adds	r3, #67	; 0x43
 800ce18:	701a      	strb	r2, [r3, #0]
 800ce1a:	6863      	ldr	r3, [r4, #4]
 800ce1c:	60a3      	str	r3, [r4, #8]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	db03      	blt.n	800ce2a <_printf_i+0x112>
 800ce22:	2204      	movs	r2, #4
 800ce24:	6821      	ldr	r1, [r4, #0]
 800ce26:	4391      	bics	r1, r2
 800ce28:	6021      	str	r1, [r4, #0]
 800ce2a:	2d00      	cmp	r5, #0
 800ce2c:	d102      	bne.n	800ce34 <_printf_i+0x11c>
 800ce2e:	9e04      	ldr	r6, [sp, #16]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d00c      	beq.n	800ce4e <_printf_i+0x136>
 800ce34:	9e04      	ldr	r6, [sp, #16]
 800ce36:	0028      	movs	r0, r5
 800ce38:	0039      	movs	r1, r7
 800ce3a:	f7f3 f9fd 	bl	8000238 <__aeabi_uidivmod>
 800ce3e:	9b03      	ldr	r3, [sp, #12]
 800ce40:	3e01      	subs	r6, #1
 800ce42:	5c5b      	ldrb	r3, [r3, r1]
 800ce44:	7033      	strb	r3, [r6, #0]
 800ce46:	002b      	movs	r3, r5
 800ce48:	0005      	movs	r5, r0
 800ce4a:	429f      	cmp	r7, r3
 800ce4c:	d9f3      	bls.n	800ce36 <_printf_i+0x11e>
 800ce4e:	2f08      	cmp	r7, #8
 800ce50:	d109      	bne.n	800ce66 <_printf_i+0x14e>
 800ce52:	6823      	ldr	r3, [r4, #0]
 800ce54:	07db      	lsls	r3, r3, #31
 800ce56:	d506      	bpl.n	800ce66 <_printf_i+0x14e>
 800ce58:	6863      	ldr	r3, [r4, #4]
 800ce5a:	6922      	ldr	r2, [r4, #16]
 800ce5c:	4293      	cmp	r3, r2
 800ce5e:	dc02      	bgt.n	800ce66 <_printf_i+0x14e>
 800ce60:	2330      	movs	r3, #48	; 0x30
 800ce62:	3e01      	subs	r6, #1
 800ce64:	7033      	strb	r3, [r6, #0]
 800ce66:	9b04      	ldr	r3, [sp, #16]
 800ce68:	1b9b      	subs	r3, r3, r6
 800ce6a:	6123      	str	r3, [r4, #16]
 800ce6c:	9b07      	ldr	r3, [sp, #28]
 800ce6e:	0021      	movs	r1, r4
 800ce70:	9300      	str	r3, [sp, #0]
 800ce72:	9805      	ldr	r0, [sp, #20]
 800ce74:	9b06      	ldr	r3, [sp, #24]
 800ce76:	aa09      	add	r2, sp, #36	; 0x24
 800ce78:	f7ff fede 	bl	800cc38 <_printf_common>
 800ce7c:	1c43      	adds	r3, r0, #1
 800ce7e:	d135      	bne.n	800ceec <_printf_i+0x1d4>
 800ce80:	2001      	movs	r0, #1
 800ce82:	4240      	negs	r0, r0
 800ce84:	b00b      	add	sp, #44	; 0x2c
 800ce86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce88:	2220      	movs	r2, #32
 800ce8a:	6809      	ldr	r1, [r1, #0]
 800ce8c:	430a      	orrs	r2, r1
 800ce8e:	6022      	str	r2, [r4, #0]
 800ce90:	0022      	movs	r2, r4
 800ce92:	2178      	movs	r1, #120	; 0x78
 800ce94:	3245      	adds	r2, #69	; 0x45
 800ce96:	7011      	strb	r1, [r2, #0]
 800ce98:	4a27      	ldr	r2, [pc, #156]	; (800cf38 <_printf_i+0x220>)
 800ce9a:	e7a7      	b.n	800cdec <_printf_i+0xd4>
 800ce9c:	0648      	lsls	r0, r1, #25
 800ce9e:	d5ac      	bpl.n	800cdfa <_printf_i+0xe2>
 800cea0:	b2ad      	uxth	r5, r5
 800cea2:	e7aa      	b.n	800cdfa <_printf_i+0xe2>
 800cea4:	681a      	ldr	r2, [r3, #0]
 800cea6:	680d      	ldr	r5, [r1, #0]
 800cea8:	1d10      	adds	r0, r2, #4
 800ceaa:	6949      	ldr	r1, [r1, #20]
 800ceac:	6018      	str	r0, [r3, #0]
 800ceae:	6813      	ldr	r3, [r2, #0]
 800ceb0:	062e      	lsls	r6, r5, #24
 800ceb2:	d501      	bpl.n	800ceb8 <_printf_i+0x1a0>
 800ceb4:	6019      	str	r1, [r3, #0]
 800ceb6:	e002      	b.n	800cebe <_printf_i+0x1a6>
 800ceb8:	066d      	lsls	r5, r5, #25
 800ceba:	d5fb      	bpl.n	800ceb4 <_printf_i+0x19c>
 800cebc:	8019      	strh	r1, [r3, #0]
 800cebe:	2300      	movs	r3, #0
 800cec0:	9e04      	ldr	r6, [sp, #16]
 800cec2:	6123      	str	r3, [r4, #16]
 800cec4:	e7d2      	b.n	800ce6c <_printf_i+0x154>
 800cec6:	681a      	ldr	r2, [r3, #0]
 800cec8:	1d11      	adds	r1, r2, #4
 800ceca:	6019      	str	r1, [r3, #0]
 800cecc:	6816      	ldr	r6, [r2, #0]
 800cece:	2100      	movs	r1, #0
 800ced0:	0030      	movs	r0, r6
 800ced2:	6862      	ldr	r2, [r4, #4]
 800ced4:	f000 f834 	bl	800cf40 <memchr>
 800ced8:	2800      	cmp	r0, #0
 800ceda:	d001      	beq.n	800cee0 <_printf_i+0x1c8>
 800cedc:	1b80      	subs	r0, r0, r6
 800cede:	6060      	str	r0, [r4, #4]
 800cee0:	6863      	ldr	r3, [r4, #4]
 800cee2:	6123      	str	r3, [r4, #16]
 800cee4:	2300      	movs	r3, #0
 800cee6:	9a04      	ldr	r2, [sp, #16]
 800cee8:	7013      	strb	r3, [r2, #0]
 800ceea:	e7bf      	b.n	800ce6c <_printf_i+0x154>
 800ceec:	6923      	ldr	r3, [r4, #16]
 800ceee:	0032      	movs	r2, r6
 800cef0:	9906      	ldr	r1, [sp, #24]
 800cef2:	9805      	ldr	r0, [sp, #20]
 800cef4:	9d07      	ldr	r5, [sp, #28]
 800cef6:	47a8      	blx	r5
 800cef8:	1c43      	adds	r3, r0, #1
 800cefa:	d0c1      	beq.n	800ce80 <_printf_i+0x168>
 800cefc:	6823      	ldr	r3, [r4, #0]
 800cefe:	079b      	lsls	r3, r3, #30
 800cf00:	d415      	bmi.n	800cf2e <_printf_i+0x216>
 800cf02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf04:	68e0      	ldr	r0, [r4, #12]
 800cf06:	4298      	cmp	r0, r3
 800cf08:	dabc      	bge.n	800ce84 <_printf_i+0x16c>
 800cf0a:	0018      	movs	r0, r3
 800cf0c:	e7ba      	b.n	800ce84 <_printf_i+0x16c>
 800cf0e:	0022      	movs	r2, r4
 800cf10:	2301      	movs	r3, #1
 800cf12:	9906      	ldr	r1, [sp, #24]
 800cf14:	9805      	ldr	r0, [sp, #20]
 800cf16:	9e07      	ldr	r6, [sp, #28]
 800cf18:	3219      	adds	r2, #25
 800cf1a:	47b0      	blx	r6
 800cf1c:	1c43      	adds	r3, r0, #1
 800cf1e:	d0af      	beq.n	800ce80 <_printf_i+0x168>
 800cf20:	3501      	adds	r5, #1
 800cf22:	68e3      	ldr	r3, [r4, #12]
 800cf24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cf26:	1a9b      	subs	r3, r3, r2
 800cf28:	42ab      	cmp	r3, r5
 800cf2a:	dcf0      	bgt.n	800cf0e <_printf_i+0x1f6>
 800cf2c:	e7e9      	b.n	800cf02 <_printf_i+0x1ea>
 800cf2e:	2500      	movs	r5, #0
 800cf30:	e7f7      	b.n	800cf22 <_printf_i+0x20a>
 800cf32:	46c0      	nop			; (mov r8, r8)
 800cf34:	0800d251 	.word	0x0800d251
 800cf38:	0800d262 	.word	0x0800d262

0800cf3c <__retarget_lock_acquire_recursive>:
 800cf3c:	4770      	bx	lr

0800cf3e <__retarget_lock_release_recursive>:
 800cf3e:	4770      	bx	lr

0800cf40 <memchr>:
 800cf40:	b2c9      	uxtb	r1, r1
 800cf42:	1882      	adds	r2, r0, r2
 800cf44:	4290      	cmp	r0, r2
 800cf46:	d101      	bne.n	800cf4c <memchr+0xc>
 800cf48:	2000      	movs	r0, #0
 800cf4a:	4770      	bx	lr
 800cf4c:	7803      	ldrb	r3, [r0, #0]
 800cf4e:	428b      	cmp	r3, r1
 800cf50:	d0fb      	beq.n	800cf4a <memchr+0xa>
 800cf52:	3001      	adds	r0, #1
 800cf54:	e7f6      	b.n	800cf44 <memchr+0x4>

0800cf56 <memcpy>:
 800cf56:	2300      	movs	r3, #0
 800cf58:	b510      	push	{r4, lr}
 800cf5a:	429a      	cmp	r2, r3
 800cf5c:	d100      	bne.n	800cf60 <memcpy+0xa>
 800cf5e:	bd10      	pop	{r4, pc}
 800cf60:	5ccc      	ldrb	r4, [r1, r3]
 800cf62:	54c4      	strb	r4, [r0, r3]
 800cf64:	3301      	adds	r3, #1
 800cf66:	e7f8      	b.n	800cf5a <memcpy+0x4>

0800cf68 <memmove>:
 800cf68:	b510      	push	{r4, lr}
 800cf6a:	4288      	cmp	r0, r1
 800cf6c:	d902      	bls.n	800cf74 <memmove+0xc>
 800cf6e:	188b      	adds	r3, r1, r2
 800cf70:	4298      	cmp	r0, r3
 800cf72:	d303      	bcc.n	800cf7c <memmove+0x14>
 800cf74:	2300      	movs	r3, #0
 800cf76:	e007      	b.n	800cf88 <memmove+0x20>
 800cf78:	5c8b      	ldrb	r3, [r1, r2]
 800cf7a:	5483      	strb	r3, [r0, r2]
 800cf7c:	3a01      	subs	r2, #1
 800cf7e:	d2fb      	bcs.n	800cf78 <memmove+0x10>
 800cf80:	bd10      	pop	{r4, pc}
 800cf82:	5ccc      	ldrb	r4, [r1, r3]
 800cf84:	54c4      	strb	r4, [r0, r3]
 800cf86:	3301      	adds	r3, #1
 800cf88:	429a      	cmp	r2, r3
 800cf8a:	d1fa      	bne.n	800cf82 <memmove+0x1a>
 800cf8c:	e7f8      	b.n	800cf80 <memmove+0x18>

0800cf8e <_realloc_r>:
 800cf8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf90:	0007      	movs	r7, r0
 800cf92:	000d      	movs	r5, r1
 800cf94:	0016      	movs	r6, r2
 800cf96:	2900      	cmp	r1, #0
 800cf98:	d105      	bne.n	800cfa6 <_realloc_r+0x18>
 800cf9a:	0011      	movs	r1, r2
 800cf9c:	f7ff fc4a 	bl	800c834 <_malloc_r>
 800cfa0:	0004      	movs	r4, r0
 800cfa2:	0020      	movs	r0, r4
 800cfa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfa6:	2a00      	cmp	r2, #0
 800cfa8:	d103      	bne.n	800cfb2 <_realloc_r+0x24>
 800cfaa:	f7ff fbf9 	bl	800c7a0 <_free_r>
 800cfae:	0034      	movs	r4, r6
 800cfb0:	e7f7      	b.n	800cfa2 <_realloc_r+0x14>
 800cfb2:	f000 f812 	bl	800cfda <_malloc_usable_size_r>
 800cfb6:	002c      	movs	r4, r5
 800cfb8:	42b0      	cmp	r0, r6
 800cfba:	d2f2      	bcs.n	800cfa2 <_realloc_r+0x14>
 800cfbc:	0031      	movs	r1, r6
 800cfbe:	0038      	movs	r0, r7
 800cfc0:	f7ff fc38 	bl	800c834 <_malloc_r>
 800cfc4:	1e04      	subs	r4, r0, #0
 800cfc6:	d0ec      	beq.n	800cfa2 <_realloc_r+0x14>
 800cfc8:	0029      	movs	r1, r5
 800cfca:	0032      	movs	r2, r6
 800cfcc:	f7ff ffc3 	bl	800cf56 <memcpy>
 800cfd0:	0029      	movs	r1, r5
 800cfd2:	0038      	movs	r0, r7
 800cfd4:	f7ff fbe4 	bl	800c7a0 <_free_r>
 800cfd8:	e7e3      	b.n	800cfa2 <_realloc_r+0x14>

0800cfda <_malloc_usable_size_r>:
 800cfda:	1f0b      	subs	r3, r1, #4
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	1f18      	subs	r0, r3, #4
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	da01      	bge.n	800cfe8 <_malloc_usable_size_r+0xe>
 800cfe4:	580b      	ldr	r3, [r1, r0]
 800cfe6:	18c0      	adds	r0, r0, r3
 800cfe8:	4770      	bx	lr
	...

0800cfec <_init>:
 800cfec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfee:	46c0      	nop			; (mov r8, r8)
 800cff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cff2:	bc08      	pop	{r3}
 800cff4:	469e      	mov	lr, r3
 800cff6:	4770      	bx	lr

0800cff8 <_fini>:
 800cff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cffa:	46c0      	nop			; (mov r8, r8)
 800cffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cffe:	bc08      	pop	{r3}
 800d000:	469e      	mov	lr, r3
 800d002:	4770      	bx	lr
