;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LED
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW
LED_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
LED_1__0__MASK EQU 0x04
LED_1__0__PC EQU CYREG_PRT0_PC2
LED_1__0__PORT EQU 0
LED_1__0__SHIFT EQU 2
LED_1__AG EQU CYREG_PRT0_AG
LED_1__AMUX EQU CYREG_PRT0_AMUX
LED_1__BIE EQU CYREG_PRT0_BIE
LED_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_1__BYP EQU CYREG_PRT0_BYP
LED_1__CTL EQU CYREG_PRT0_CTL
LED_1__DM0 EQU CYREG_PRT0_DM0
LED_1__DM1 EQU CYREG_PRT0_DM1
LED_1__DM2 EQU CYREG_PRT0_DM2
LED_1__DR EQU CYREG_PRT0_DR
LED_1__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_1__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_1__MASK EQU 0x04
LED_1__PORT EQU 0
LED_1__PRT EQU CYREG_PRT0_PRT
LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_1__PS EQU CYREG_PRT0_PS
LED_1__SHIFT EQU 2
LED_1__SLW EQU CYREG_PRT0_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_1__0__MASK EQU 0x04
Pin_1__0__PC EQU CYREG_PRT2_PC2
Pin_1__0__PORT EQU 2
Pin_1__0__SHIFT EQU 2
Pin_1__AG EQU CYREG_PRT2_AG
Pin_1__AMUX EQU CYREG_PRT2_AMUX
Pin_1__BIE EQU CYREG_PRT2_BIE
Pin_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_1__BYP EQU CYREG_PRT2_BYP
Pin_1__CTL EQU CYREG_PRT2_CTL
Pin_1__DM0 EQU CYREG_PRT2_DM0
Pin_1__DM1 EQU CYREG_PRT2_DM1
Pin_1__DM2 EQU CYREG_PRT2_DM2
Pin_1__DR EQU CYREG_PRT2_DR
Pin_1__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_1__MASK EQU 0x04
Pin_1__PORT EQU 2
Pin_1__PRT EQU CYREG_PRT2_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_1__PS EQU CYREG_PRT2_PS
Pin_1__SHIFT EQU 2
Pin_1__SLW EQU CYREG_PRT2_SLW

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x00
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x01
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x01

; Clock_4
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x04
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x10
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x10

; Clock_5
Clock_5__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_5__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_5__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_5__INDEX EQU 0x03
Clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_5__PM_ACT_MSK EQU 0x08
Clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_5__PM_STBY_MSK EQU 0x08

; Servo_1
Servo_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
Servo_1__0__MASK EQU 0x20
Servo_1__0__PC EQU CYREG_PRT12_PC5
Servo_1__0__PORT EQU 12
Servo_1__0__SHIFT EQU 5
Servo_1__AG EQU CYREG_PRT12_AG
Servo_1__BIE EQU CYREG_PRT12_BIE
Servo_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Servo_1__BYP EQU CYREG_PRT12_BYP
Servo_1__DM0 EQU CYREG_PRT12_DM0
Servo_1__DM1 EQU CYREG_PRT12_DM1
Servo_1__DM2 EQU CYREG_PRT12_DM2
Servo_1__DR EQU CYREG_PRT12_DR
Servo_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Servo_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Servo_1__MASK EQU 0x20
Servo_1__PORT EQU 12
Servo_1__PRT EQU CYREG_PRT12_PRT
Servo_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Servo_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Servo_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Servo_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Servo_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Servo_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Servo_1__PS EQU CYREG_PRT12_PS
Servo_1__SHIFT EQU 5
Servo_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Servo_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Servo_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Servo_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Servo_1__SLW EQU CYREG_PRT12_SLW

; Servo_2
Servo_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Servo_2__0__MASK EQU 0x10
Servo_2__0__PC EQU CYREG_PRT12_PC4
Servo_2__0__PORT EQU 12
Servo_2__0__SHIFT EQU 4
Servo_2__AG EQU CYREG_PRT12_AG
Servo_2__BIE EQU CYREG_PRT12_BIE
Servo_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Servo_2__BYP EQU CYREG_PRT12_BYP
Servo_2__DM0 EQU CYREG_PRT12_DM0
Servo_2__DM1 EQU CYREG_PRT12_DM1
Servo_2__DM2 EQU CYREG_PRT12_DM2
Servo_2__DR EQU CYREG_PRT12_DR
Servo_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Servo_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Servo_2__MASK EQU 0x10
Servo_2__PORT EQU 12
Servo_2__PRT EQU CYREG_PRT12_PRT
Servo_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Servo_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Servo_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Servo_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Servo_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Servo_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Servo_2__PS EQU CYREG_PRT12_PS
Servo_2__SHIFT EQU 4
Servo_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Servo_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Servo_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Servo_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Servo_2__SLW EQU CYREG_PRT12_SLW

; freq_isr
freq_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
freq_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
freq_isr__INTC_MASK EQU 0x01
freq_isr__INTC_NUMBER EQU 0
freq_isr__INTC_PRIOR_NUM EQU 7
freq_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
freq_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
freq_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Count7_10ms
Count7_10ms_Counter7__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Count7_10ms_Counter7__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Count7_10ms_Counter7__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Count7_10ms_Counter7__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
Count7_10ms_Counter7__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
Count7_10ms_Counter7__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Count7_10ms_Counter7__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Count7_10ms_Counter7__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
Count7_10ms_Counter7__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
Count7_10ms_Counter7__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Count7_10ms_Counter7__CONTROL_REG EQU CYREG_B0_UDB03_CTL
Count7_10ms_Counter7__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Count7_10ms_Counter7__COUNT_REG EQU CYREG_B0_UDB03_CTL
Count7_10ms_Counter7__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
Count7_10ms_Counter7__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Count7_10ms_Counter7__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Count7_10ms_Counter7__PERIOD_REG EQU CYREG_B0_UDB03_MSK
Count7_10ms_Counter7_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Count7_10ms_Counter7_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
Count7_10ms_Counter7_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
Count7_10ms_Counter7_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Count7_10ms_Counter7_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Count7_10ms_Counter7_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Count7_10ms_Counter7_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
Count7_10ms_Counter7_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
Count7_10ms_Counter7_ST__STATUS_REG EQU CYREG_B0_UDB03_ST

; ServoBlock1
ServoBlock1_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
ServoBlock1_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
ServoBlock1_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
ServoBlock1_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
ServoBlock1_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
ServoBlock1_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
ServoBlock1_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
ServoBlock1_PWMHW__PER0 EQU CYREG_TMR0_PER0
ServoBlock1_PWMHW__PER1 EQU CYREG_TMR0_PER1
ServoBlock1_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
ServoBlock1_PWMHW__PM_ACT_MSK EQU 0x01
ServoBlock1_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
ServoBlock1_PWMHW__PM_STBY_MSK EQU 0x01
ServoBlock1_PWMHW__RT0 EQU CYREG_TMR0_RT0
ServoBlock1_PWMHW__RT1 EQU CYREG_TMR0_RT1
ServoBlock1_PWMHW__SR0 EQU CYREG_TMR0_SR0

; ServoBlock2
ServoBlock2_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
ServoBlock2_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
ServoBlock2_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
ServoBlock2_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
ServoBlock2_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
ServoBlock2_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
ServoBlock2_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
ServoBlock2_PWMHW__PER0 EQU CYREG_TMR1_PER0
ServoBlock2_PWMHW__PER1 EQU CYREG_TMR1_PER1
ServoBlock2_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
ServoBlock2_PWMHW__PM_ACT_MSK EQU 0x02
ServoBlock2_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
ServoBlock2_PWMHW__PM_STBY_MSK EQU 0x02
ServoBlock2_PWMHW__RT0 EQU CYREG_TMR1_RT0
ServoBlock2_PWMHW__RT1 EQU CYREG_TMR1_RT1
ServoBlock2_PWMHW__SR0 EQU CYREG_TMR1_SR0

; Control_Reg_1
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

; Pulse_counter
Pulse_counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Pulse_counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Pulse_counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Pulse_counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Pulse_counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Pulse_counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Pulse_counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Pulse_counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Pulse_counter_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Pulse_counter_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Pulse_counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Pulse_counter_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Pulse_counter_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Pulse_counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Pulse_counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Pulse_counter_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Pulse_counter_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Pulse_counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Pulse_counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Pulse_counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Pulse_counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Pulse_counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Pulse_counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Pulse_counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Pulse_counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Pulse_counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Pulse_counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Pulse_counter_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
Pulse_counter_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
Pulse_counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Pulse_counter_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
Pulse_counter_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
Pulse_counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Pulse_counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Pulse_counter_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
Pulse_counter_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
Pulse_counter_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Pulse_counter_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Pulse_counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Pulse_counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Pulse_counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Pulse_counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Pulse_counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Pulse_counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Pulse_counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Pulse_counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Pulse_counter_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_B0_UDB04_A0
Pulse_counter_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_B0_UDB04_A1
Pulse_counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Pulse_counter_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_B0_UDB04_D0
Pulse_counter_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_B0_UDB04_D1
Pulse_counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Pulse_counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Pulse_counter_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_B0_UDB04_F0
Pulse_counter_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_B0_UDB04_F1
Pulse_counter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Pulse_counter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Pulse_counter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Pulse_counter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Pulse_counter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Pulse_counter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Pulse_counter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Pulse_counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Pulse_counter_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_B0_UDB05_A0
Pulse_counter_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_B0_UDB05_A1
Pulse_counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Pulse_counter_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_B0_UDB05_D0
Pulse_counter_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_B0_UDB05_D1
Pulse_counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Pulse_counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Pulse_counter_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_B0_UDB05_F0
Pulse_counter_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_B0_UDB05_F1
Pulse_counter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Pulse_counter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Pulse_counter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Pulse_counter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Pulse_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Pulse_counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Pulse_counter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Pulse_counter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Pulse_counter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Pulse_counter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Pulse_counter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Pulse_counter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Pulse_counter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Pulse_counter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Pulse_counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Pulse_counter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST

; ColourSensor_S0
ColourSensor_S0__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
ColourSensor_S0__0__MASK EQU 0x80
ColourSensor_S0__0__PC EQU CYREG_PRT0_PC7
ColourSensor_S0__0__PORT EQU 0
ColourSensor_S0__0__SHIFT EQU 7
ColourSensor_S0__AG EQU CYREG_PRT0_AG
ColourSensor_S0__AMUX EQU CYREG_PRT0_AMUX
ColourSensor_S0__BIE EQU CYREG_PRT0_BIE
ColourSensor_S0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ColourSensor_S0__BYP EQU CYREG_PRT0_BYP
ColourSensor_S0__CTL EQU CYREG_PRT0_CTL
ColourSensor_S0__DM0 EQU CYREG_PRT0_DM0
ColourSensor_S0__DM1 EQU CYREG_PRT0_DM1
ColourSensor_S0__DM2 EQU CYREG_PRT0_DM2
ColourSensor_S0__DR EQU CYREG_PRT0_DR
ColourSensor_S0__INP_DIS EQU CYREG_PRT0_INP_DIS
ColourSensor_S0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ColourSensor_S0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ColourSensor_S0__LCD_EN EQU CYREG_PRT0_LCD_EN
ColourSensor_S0__MASK EQU 0x80
ColourSensor_S0__PORT EQU 0
ColourSensor_S0__PRT EQU CYREG_PRT0_PRT
ColourSensor_S0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ColourSensor_S0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ColourSensor_S0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ColourSensor_S0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ColourSensor_S0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ColourSensor_S0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ColourSensor_S0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ColourSensor_S0__PS EQU CYREG_PRT0_PS
ColourSensor_S0__SHIFT EQU 7
ColourSensor_S0__SLW EQU CYREG_PRT0_SLW

; ColourSensor_S1
ColourSensor_S1__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
ColourSensor_S1__0__MASK EQU 0x40
ColourSensor_S1__0__PC EQU CYREG_PRT0_PC6
ColourSensor_S1__0__PORT EQU 0
ColourSensor_S1__0__SHIFT EQU 6
ColourSensor_S1__AG EQU CYREG_PRT0_AG
ColourSensor_S1__AMUX EQU CYREG_PRT0_AMUX
ColourSensor_S1__BIE EQU CYREG_PRT0_BIE
ColourSensor_S1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ColourSensor_S1__BYP EQU CYREG_PRT0_BYP
ColourSensor_S1__CTL EQU CYREG_PRT0_CTL
ColourSensor_S1__DM0 EQU CYREG_PRT0_DM0
ColourSensor_S1__DM1 EQU CYREG_PRT0_DM1
ColourSensor_S1__DM2 EQU CYREG_PRT0_DM2
ColourSensor_S1__DR EQU CYREG_PRT0_DR
ColourSensor_S1__INP_DIS EQU CYREG_PRT0_INP_DIS
ColourSensor_S1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ColourSensor_S1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ColourSensor_S1__LCD_EN EQU CYREG_PRT0_LCD_EN
ColourSensor_S1__MASK EQU 0x40
ColourSensor_S1__PORT EQU 0
ColourSensor_S1__PRT EQU CYREG_PRT0_PRT
ColourSensor_S1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ColourSensor_S1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ColourSensor_S1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ColourSensor_S1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ColourSensor_S1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ColourSensor_S1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ColourSensor_S1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ColourSensor_S1__PS EQU CYREG_PRT0_PS
ColourSensor_S1__SHIFT EQU 6
ColourSensor_S1__SLW EQU CYREG_PRT0_SLW

; ColourSensor_S2
ColourSensor_S2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
ColourSensor_S2__0__MASK EQU 0x10
ColourSensor_S2__0__PC EQU CYREG_PRT0_PC4
ColourSensor_S2__0__PORT EQU 0
ColourSensor_S2__0__SHIFT EQU 4
ColourSensor_S2__AG EQU CYREG_PRT0_AG
ColourSensor_S2__AMUX EQU CYREG_PRT0_AMUX
ColourSensor_S2__BIE EQU CYREG_PRT0_BIE
ColourSensor_S2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ColourSensor_S2__BYP EQU CYREG_PRT0_BYP
ColourSensor_S2__CTL EQU CYREG_PRT0_CTL
ColourSensor_S2__DM0 EQU CYREG_PRT0_DM0
ColourSensor_S2__DM1 EQU CYREG_PRT0_DM1
ColourSensor_S2__DM2 EQU CYREG_PRT0_DM2
ColourSensor_S2__DR EQU CYREG_PRT0_DR
ColourSensor_S2__INP_DIS EQU CYREG_PRT0_INP_DIS
ColourSensor_S2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ColourSensor_S2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ColourSensor_S2__LCD_EN EQU CYREG_PRT0_LCD_EN
ColourSensor_S2__MASK EQU 0x10
ColourSensor_S2__PORT EQU 0
ColourSensor_S2__PRT EQU CYREG_PRT0_PRT
ColourSensor_S2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ColourSensor_S2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ColourSensor_S2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ColourSensor_S2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ColourSensor_S2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ColourSensor_S2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ColourSensor_S2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ColourSensor_S2__PS EQU CYREG_PRT0_PS
ColourSensor_S2__SHIFT EQU 4
ColourSensor_S2__SLW EQU CYREG_PRT0_SLW

; ColourSensor_S3
ColourSensor_S3__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
ColourSensor_S3__0__MASK EQU 0x08
ColourSensor_S3__0__PC EQU CYREG_PRT0_PC3
ColourSensor_S3__0__PORT EQU 0
ColourSensor_S3__0__SHIFT EQU 3
ColourSensor_S3__AG EQU CYREG_PRT0_AG
ColourSensor_S3__AMUX EQU CYREG_PRT0_AMUX
ColourSensor_S3__BIE EQU CYREG_PRT0_BIE
ColourSensor_S3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ColourSensor_S3__BYP EQU CYREG_PRT0_BYP
ColourSensor_S3__CTL EQU CYREG_PRT0_CTL
ColourSensor_S3__DM0 EQU CYREG_PRT0_DM0
ColourSensor_S3__DM1 EQU CYREG_PRT0_DM1
ColourSensor_S3__DM2 EQU CYREG_PRT0_DM2
ColourSensor_S3__DR EQU CYREG_PRT0_DR
ColourSensor_S3__INP_DIS EQU CYREG_PRT0_INP_DIS
ColourSensor_S3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ColourSensor_S3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ColourSensor_S3__LCD_EN EQU CYREG_PRT0_LCD_EN
ColourSensor_S3__MASK EQU 0x08
ColourSensor_S3__PORT EQU 0
ColourSensor_S3__PRT EQU CYREG_PRT0_PRT
ColourSensor_S3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ColourSensor_S3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ColourSensor_S3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ColourSensor_S3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ColourSensor_S3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ColourSensor_S3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ColourSensor_S3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ColourSensor_S3__PS EQU CYREG_PRT0_PS
ColourSensor_S3__SHIFT EQU 3
ColourSensor_S3__SLW EQU CYREG_PRT0_SLW

; ColourSensor_OUT
ColourSensor_OUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
ColourSensor_OUT__0__MASK EQU 0x20
ColourSensor_OUT__0__PC EQU CYREG_PRT0_PC5
ColourSensor_OUT__0__PORT EQU 0
ColourSensor_OUT__0__SHIFT EQU 5
ColourSensor_OUT__AG EQU CYREG_PRT0_AG
ColourSensor_OUT__AMUX EQU CYREG_PRT0_AMUX
ColourSensor_OUT__BIE EQU CYREG_PRT0_BIE
ColourSensor_OUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ColourSensor_OUT__BYP EQU CYREG_PRT0_BYP
ColourSensor_OUT__CTL EQU CYREG_PRT0_CTL
ColourSensor_OUT__DM0 EQU CYREG_PRT0_DM0
ColourSensor_OUT__DM1 EQU CYREG_PRT0_DM1
ColourSensor_OUT__DM2 EQU CYREG_PRT0_DM2
ColourSensor_OUT__DR EQU CYREG_PRT0_DR
ColourSensor_OUT__INP_DIS EQU CYREG_PRT0_INP_DIS
ColourSensor_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ColourSensor_OUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ColourSensor_OUT__LCD_EN EQU CYREG_PRT0_LCD_EN
ColourSensor_OUT__MASK EQU 0x20
ColourSensor_OUT__PORT EQU 0
ColourSensor_OUT__PRT EQU CYREG_PRT0_PRT
ColourSensor_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ColourSensor_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ColourSensor_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ColourSensor_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ColourSensor_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ColourSensor_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ColourSensor_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ColourSensor_OUT__PS EQU CYREG_PRT0_PS
ColourSensor_OUT__SHIFT EQU 5
ColourSensor_OUT__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
