<!doctype html>
<head>
<meta charset="utf-8">
<title>ich10_smbus_i2c_v2</title>
<link rel="stylesheet" href="../simics.css">
<script src="../page-script.js"></script>
</head>
<div class="chain">
<a href="rm-class-ich10_smbus.html">ich10_smbus</a>
<a href="rm-class-ich10_spi.html">ich10_spi</a>
</div>
<div class="path">
<a href="index.html">Quick-Start Platform x86 Reference Manual</a>
&nbsp;/&nbsp;
<a href="rm-classes.html">3 Classes</a>
&nbsp;/&nbsp;</div><h1 id="ich10_smbus_i2c_v2"><a href="#ich10_smbus_i2c_v2">ich10_smbus_i2c_v2</a></h1>
<section class="doc-item not-numbered not-in-toc">
<h2 id="description">
<a href="#description">Description</a>
</h2>
SMBus unit in Intel® ICH10.
<h2 id="interfaces-implemented">
<a href="#interfaces-implemented">Interfaces Implemented</a>
</h2>conf_object, log_object, pcie_device
<h2 id="notifiers">
<a href="#notifiers">Notifiers</a>
</h2>
<dl>
<dt id="dt:cell-change"><a href="#dt:cell-change">cell-change</a></dt>
<dd>Notifier that is triggered after the object's cell was changed.</dd>
<dt id="dt:object-delete"><a href="#dt:object-delete">object-delete</a></dt>
<dd>Notifier that is triggered just before Simics object is deleted.</dd>
<dt id="dt:queue-change"><a href="#dt:queue-change">queue-change</a></dt>
<dd>Notifier that is triggered after the object's clock was changed. New clock can be obtained with the SIM_object_clock function.</dd>
<dt id="dt:state-change"><a href="#dt:state-change">state-change</a></dt>
<dd>Notifier on potential DML state change</dd>
</dl>
<h2 id="port-objects">
<a href="#port-objects">Port Objects</a>
</h2>
<dl>
<dt id="dt:bank-pcie_config"><a href="#dt:bank-pcie_config">bank.pcie_config</a></dt>
<dd>
<a href="rm-class-ich10_smbus_i2c_v2.html#ich10_smbus_i2c_v2.pcie_config">ich10_smbus_i2c_v2.pcie_config</a>
</dd>
<dt id="dt:bank-smbus_func"><a href="#dt:bank-smbus_func">bank.smbus_func</a></dt>
<dd>
<a href="rm-class-ich10_smbus_i2c_v2.html#ich10_smbus_i2c_v2.smbus_func">ich10_smbus_i2c_v2.smbus_func</a>
</dd>
<dt id="dt:port-hreset"><a href="#dt:port-hreset">port.HRESET</a></dt>
<dd>
<a href="rm-class-ich10_smbus_i2c_v2.html#ich10_smbus_i2c_v2.HRESET">ich10_smbus_i2c_v2.HRESET</a>
</dd>
<dt id="dt:port-sreset"><a href="#dt:port-sreset">port.SRESET</a></dt>
<dd>
<a href="rm-class-ich10_smbus_i2c_v2.html#ich10_smbus_i2c_v2.SRESET">ich10_smbus_i2c_v2.SRESET</a>
</dd>
<dt id="dt:port-master_side"><a href="#dt:port-master_side">port.master_side</a></dt>
<dd>
<a href="rm-class-ich10_smbus_i2c_v2.html#ich10_smbus_i2c_v2.master_side">ich10_smbus_i2c_v2.master_side</a>
</dd>
<dt id="dt:port-phy"><a href="#dt:port-phy">port.phy</a></dt>
<dd>
<a href="rm-class-ich10_smbus_i2c_v2.html#ich10_smbus_i2c_v2.phy">ich10_smbus_i2c_v2.phy</a>
</dd>
<dt id="dt:port-slave_side"><a href="#dt:port-slave_side">port.slave_side</a></dt>
<dd>
<a href="rm-class-ich10_smbus_i2c_v2.html#ich10_smbus_i2c_v2.slave_side">ich10_smbus_i2c_v2.slave_side</a>
</dd>
</dl>
<h2 id="commands-for-this-class">
<a href="#commands-for-this-class">Commands for this class</a>
</h2>
<ul>
<li>
<a href="rm-cmd-ich10_smbus_i2c_v2.info.html">info</a>
 – print information about the object</li>
<li>
<a href="rm-cmd-ich10_smbus_i2c_v2.status.html">status</a>
 – print status of the object</li>
</ul>
<h2 id="attributes">
<a href="#attributes">Attributes</a>
</h2>
<dl>
<dt id="dt:sram_image"><a href="#dt:sram_image">
<i>sram_image</i>
</a></dt>
<dd>
<b>Required</b> attribute; 
<b>read/write</b> access; type: 
<code>o|[os]</code>
<br>Image holding the 32-byte SRAM
<p>
Required interfaces: <tt>image</tt>.</p></dd>
</dl>
<h2 id="provided-by">
<a href="#provided-by">Provided By</a>
</h2>
<a href="mod.ICH10.html">ICH10</a>
</section>
<h2 id="ich10_smbus_i2c_v2.HRESET"><a href="#ich10_smbus_i2c_v2.HRESET">ich10_smbus_i2c_v2.HRESET</a></h2>
<h2 id="ich10_smbus_i2c_v2.SRESET"><a href="#ich10_smbus_i2c_v2.SRESET">ich10_smbus_i2c_v2.SRESET</a></h2>
<h2 id="ich10_smbus_i2c_v2.master_side"><a href="#ich10_smbus_i2c_v2.master_side">ich10_smbus_i2c_v2.master_side</a></h2>
<h2 id="ich10_smbus_i2c_v2.pcie_config"><a href="#ich10_smbus_i2c_v2.pcie_config">ich10_smbus_i2c_v2.pcie_config</a></h2>
<h2 id="ich10_smbus_i2c_v2.phy"><a href="#ich10_smbus_i2c_v2.phy">ich10_smbus_i2c_v2.phy</a></h2>
<h2 id="ich10_smbus_i2c_v2.slave_side"><a href="#ich10_smbus_i2c_v2.slave_side">ich10_smbus_i2c_v2.slave_side</a></h2>
<h2 id="ich10_smbus_i2c_v2.smbus_func"><a href="#ich10_smbus_i2c_v2.smbus_func">ich10_smbus_i2c_v2.smbus_func</a></h2>
<div class="chain">
<a href="rm-class-ich10_smbus.html">ich10_smbus</a>
<a href="rm-class-ich10_spi.html">ich10_spi</a>
</div>