#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Feb 25 10:14:15 2019
# Process ID: 9016
# Current directory: C:/Users/arthur/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15220
# Log file: C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/arthur/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
0 Beta devices matching pattern found, 0 enabled.
Setting up proc digilent_create_release_proc
Setting up proc digilent_vivado_checkin_proc
Setting up proc digilent_vivado_checkout_proc
INFO: [Common 17-1463] Init.tcl in C:/Users/arthur/AppData/Roaming/Xilinx/Vivado/init.tcl is not used. Vivado_init.tcl is already sourced.
start_gui
open_project D:/Github/Feb19/Zedboard-OLED/proj/Zedboard-OLED.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/Feb19/Zedboard-OLED/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Device 21-403] Loading part xc7z020clg484-1
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1184.086 ; gain = 345.586
Zedboard-OLED
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'init_sequence_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pixel_buffer'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'charLib'...
[Mon Feb 25 10:20:08 2019] Launched synth_1...
Run output will be captured here: D:/Github/Feb19/Zedboard-OLED/proj/Zedboard-OLED.runs/synth_1/runme.log
[Mon Feb 25 10:20:08 2019] Launched impl_1...
Run output will be captured here: D:/Github/Feb19/Zedboard-OLED/proj/Zedboard-OLED.runs/impl_1/runme.log
digilent_create_release
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/Github/Feb19/Zedboard-OLED/proj/temp' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/Feb19/Zedboard-OLED/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
