// Seed: 1901717415
module module_0 #(
    parameter id_5 = 32'd38
) (
    id_1,
    id_2
);
  input wire id_2;
  output reg id_1;
  always @(id_2 && -1)
    if (1) begin : LABEL_0
      id_1 <= id_2;
    end
  assign id_1 = 1 << 1'b0;
  parameter id_3 = 1;
  id_4 :
  assert property (@(posedge id_4) 1)
  else $clog2(12);
  ;
  wire _id_5, id_6;
  wire [1 'b0 : id_5  ==  1] id_7;
  tri0 id_8 = 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd49
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  module_0 modCall_1 (
      id_1,
      id_11
  );
  output logic [7:0] id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire _id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout reg id_1;
  logic id_25;
  always @(posedge 1 or posedge id_11 + -1'b0) id_1 = -1;
  wire id_26;
  timeprecision 1ps;
endmodule
