<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="MultiSineMaster.cpp:48:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 8 has been inferred" BundleName="gmem" VarName="phaseInc" LoopLoc="MultiSineMaster.cpp:48:26" LoopName="VITIS_LOOP_48_2" ParentFunc="MultiSineMaster(ap_ufixed&lt;32, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;24, 1, (ap_q_mode)0, (ap_o_mode)0, 0&gt;*, unsigned int*)" Length="8" Direction="read" AccessID="phaseInc4seq" OrigID="for.body4.load.7" OrigAccess-DebugLoc="MultiSineMaster.cpp:50:24" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="MultiSineMaster.cpp:48:26" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="samples" LoopLoc="MultiSineMaster.cpp:48:26" LoopName="VITIS_LOOP_48_2" ParentFunc="MultiSineMaster(ap_ufixed&lt;32, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;24, 1, (ap_q_mode)0, (ap_o_mode)0, 0&gt;*, unsigned int*)" OrigID="if.end.i.i.store.11" OrigAccess-DebugLoc="MultiSineMaster.cpp:57:30" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="MultiSineMaster.cpp:45:22" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="phaseInc" LoopLoc="MultiSineMaster.cpp:45:22" LoopName="VITIS_LOOP_45_1" ParentFunc="MultiSineMaster(ap_ufixed&lt;32, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;24, 1, (ap_q_mode)0, (ap_o_mode)0, 0&gt;*, unsigned int*)" OrigID="phaseInc4seq" OrigAccess-DebugLoc="MultiSineMaster.cpp:48:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="MultiSineMaster.cpp:48:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="phaseInc" LoopLoc="MultiSineMaster.cpp:48:26" LoopName="VITIS_LOOP_48_2" ParentFunc="MultiSineMaster(ap_ufixed&lt;32, 12, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;24, 1, (ap_q_mode)0, (ap_o_mode)0, 0&gt;*, unsigned int*)" OrigID="phaseInc4seq" OrigAccess-DebugLoc="MultiSineMaster.cpp:48:26" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="MultiSineMaster.cpp:48:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 8 and bit width 32 in loop 'VITIS_LOOP_48_2' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="MultiSineMaster.cpp:48:26" LoopName="VITIS_LOOP_48_2" Length="8" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

