{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699217155147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II 64-Bit " "Running Quartus II 64-Bit Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699217155147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 17:45:54 2023 " "Processing started: Sun Nov 05 17:45:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699217155147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699217155147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off descripciones -c descripciones --analyze_file=C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/FFJK.vhd " "Command: quartus_map --read_settings_files=on --write_settings_files=off descripciones -c descripciones --analyze_file=C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/FFJK.vhd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699217155147 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699217155678 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "FFJK work ffjk.vhd(6) " "VHDL Primary Unit Declaration error at ffjk.vhd(6): primary unit \"FFJK\" already exists in library \"work\"" {  } { { "ffjk.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/ffjk.vhd" 6 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699217156444 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "FFJK FFJK.vhd(6) " "HDL error at FFJK.vhd(6): see declaration for object \"FFJK\"" {  } { { "sumador/FFJK.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/sumador/FFJK.vhd" 6 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699217156444 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"end\", or \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement ffjk.vhd(17) " "VHDL syntax error at ffjk.vhd(17) near text \"process\";  expecting \"end\", or \"(\", or an identifier (\"process\" is a reserved keyword), or a sequential statement" {  } { { "ffjk.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/ffjk.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1699217156444 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" ffjk.vhd(18) " "VHDL syntax error at ffjk.vhd(18) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "ffjk.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/ffjk.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1699217156444 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"!\", or \"=>\" ffjk.vhd(20) " "VHDL syntax error at ffjk.vhd(20) near text \"=\";  expecting \"!\", or \"=>\"" {  } { { "ffjk.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/ffjk.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1699217156444 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"!\", or \"=>\" ffjk.vhd(22) " "VHDL syntax error at ffjk.vhd(22) near text \"=\";  expecting \"!\", or \"=>\"" {  } { { "ffjk.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/ffjk.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1699217156444 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"!\", or \"=>\" ffjk.vhd(24) " "VHDL syntax error at ffjk.vhd(24) near text \"=\";  expecting \"!\", or \"=>\"" {  } { { "ffjk.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/ffjk.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1699217156444 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \";\", or an identifier (\"end\" is a reserved keyword) ffjk.vhd(29) " "VHDL syntax error at ffjk.vhd(29) near text \"end\";  expecting \";\", or an identifier (\"end\" is a reserved keyword)" {  } { { "ffjk.vhd" "" { Text "C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/ffjk.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1699217156444 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 8 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analyze Current File was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699217156506 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 05 17:45:56 2023 " "Processing ended: Sun Nov 05 17:45:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699217156506 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699217156506 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699217156506 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699217156506 ""}
