{
  "columns":
  ["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"]
  , "debug_enabled":"true"
  , "type":"module"
  , "total_percent":
  [63.1598, 32.2522, 32.7305, 95.0687, 69.9306]
  , "total":
  [581703, 1221658, 11143, 4028, 1010]
  , "name":"Kernel System"
  , "max_resources":
  [1866240, 3732480, 11721, 5760, 93312]
  , "children":
  [
    {
      "name":"Static Partition"
      , "type":"partition"
      , "children":
      [
        {
          "name":"Board interface"
          , "type":"resource"
          , "data":
          [474980, 949960, 2768, 1047, 0]
          , "details":
          [
            {
              "type":"text"
              , "text":"Platform interface logic."
            }
          ]
        }
      ]
    }
    , {
      "name":"Global interconnect"
      , "type":"resource"
      , "data":
      [28084, 38336, 104, 0, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"Global interconnect for 20 global loads and 12 global stores. Reduce number of global loads and stores to simplify global interconnect."
        }
        , {
          "type":"brief"
          , "text":"For 20 global loads and 12 global stores."
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Global Memory Interconnect"
              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"
            }
          ]
        }
      ]
    }
    , {
      "name":"System description ROM"
      , "type":"resource"
      , "data":
      [2, 71, 2, 0, 0]
      , "details":
      [
        {
          "type":"text"
          , "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."
        }
        , {
          "type":"brief"
          , "text":"Contains information for the host."
        }
      ]
    }
    , {
      "name":"inner_update_mm0"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [1.49491, 0.648041, 0.862965, 11.0827, 10.0521]
      , "total_kernel_resources":
      [9594, 32210, 1299, 579, 125]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'c' (hpl_torus_PCIE_replicated_intel.cl:796)"
          , "type":"resource"
          , "data":
          [16, 102, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":796
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 19"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 19 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'i' (hpl_torus_PCIE_replicated_intel.cl:852)"
          , "type":"resource"
          , "data":
          [16, 78, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":852
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 7"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 7 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'ii' (hpl_torus_PCIE_replicated_intel.cl:853)"
          , "type":"resource"
          , "data":
          [16, 72, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":853
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 4"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 4 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (hpl_torus_PCIE_replicated_intel.cl:854)"
          , "type":"resource"
          , "data":
          [16, 78, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":854
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 7"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 7 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:726 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":726
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:727 (top_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":727
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:728 (left_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":728
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"inner_update_mm0.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm0.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [525, 4274, 4, 0, 6]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [525, 4251, 4, 0, 6]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:739"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":739
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:734"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":734
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:735"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":735
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:736"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":736
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [167, 305, 0, 0, 16]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:734"
                  , "type":"resource"
                  , "data":
                  [75, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":734
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:735"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":735
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:736"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":736
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:739"
                  , "type":"resource"
                  , "data":
                  [739, 2288, 15, 1.5, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":739
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [90, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"726"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:743"
                  , "type":"resource"
                  , "data":
                  [655, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":743
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [61, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"727"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:747"
                  , "type":"resource"
                  , "data":
                  [594, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":747
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"728"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm0.B3"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [78, 3123, 0, 0, 7]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [78, 3123, 0, 0, 7]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [68, 11, 2, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:796"
                  , "type":"resource"
                  , "data":
                  [42, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":796
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:840"
                  , "type":"resource"
                  , "data":
                  [26, 2, 2, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":840
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [15, 11, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:796"
                  , "type":"resource"
                  , "data":
                  [58, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":796
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [19, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:809"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":809
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"727"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:817"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":817
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"728"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:830"
                  , "type":"resource"
                  , "data":
                  [0, 4096, 0, 512, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":830
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Dot Product of Size 8"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [0, 4096, 0, 512, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:840"
                  , "type":"resource"
                  , "data":
                  [1068, 2081, 0, 64, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":840
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Floating-point Add"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [0, 0, 0, 64, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"726"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"726"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm0.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [1, 7, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1, 7, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [36, 9, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:852"
                  , "type":"resource"
                  , "data":
                  [36, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":852
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [45, 73, 0, 0, 4]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:852"
                  , "type":"resource"
                  , "data":
                  [42, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":852
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:857"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":857
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm0.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:862"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":862
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm0.B7"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [54, 476, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [54, 476, 0, 0, 8]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [133, 171, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:852"
                  , "type":"resource"
                  , "data":
                  [43, 66, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":852
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:853"
                  , "type":"resource"
                  , "data":
                  [34, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":853
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:857"
                  , "type":"resource"
                  , "data":
                  [56, 96, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":857
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [112, 204, 0, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:853"
                  , "type":"resource"
                  , "data":
                  [38, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":853
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:857"
                  , "type":"resource"
                  , "data":
                  [87, 46, 0, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":857
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm0.B9"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [98, 1049, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [98, 1049, 0, 0, 8]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [156, 207, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [34, 64, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:852"
                  , "type":"resource"
                  , "data":
                  [43, 67, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":852
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:853"
                  , "type":"resource"
                  , "data":
                  [43, 67, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":853
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:854"
                  , "type":"resource"
                  , "data":
                  [36, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":854
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [209, 397, 0, 0, 20]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:854"
                  , "type":"resource"
                  , "data":
                  [42, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":854
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:857"
                  , "type":"resource"
                  , "data":
                  [519, 2701, 17, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":857
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"726"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [349, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"inner_update_mm1"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [1.49491, 0.648041, 0.862965, 11.0827, 10.0521]
      , "total_kernel_resources":
      [9594, 32210, 1299, 579, 125]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'c' (hpl_torus_PCIE_replicated_intel.cl:949)"
          , "type":"resource"
          , "data":
          [16, 102, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":949
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 19"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 19 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'i' (hpl_torus_PCIE_replicated_intel.cl:1005)"
          , "type":"resource"
          , "data":
          [16, 78, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1005
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 7"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 7 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'ii' (hpl_torus_PCIE_replicated_intel.cl:1006)"
          , "type":"resource"
          , "data":
          [16, 72, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1006
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 4"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 4 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (hpl_torus_PCIE_replicated_intel.cl:1007)"
          , "type":"resource"
          , "data":
          [16, 78, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1007
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 7"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 7 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:879 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":879
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:880 (top_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":880
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:881 (left_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":881
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"inner_update_mm1.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm1.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [525, 4274, 4, 0, 6]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [525, 4251, 4, 0, 6]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:892"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":892
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:887"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":887
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:888"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":888
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:889"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":889
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [167, 305, 0, 0, 16]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:887"
                  , "type":"resource"
                  , "data":
                  [75, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":887
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:888"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":888
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:889"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":889
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:892"
                  , "type":"resource"
                  , "data":
                  [739, 2288, 15, 1.5, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":892
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [90, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"879"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:896"
                  , "type":"resource"
                  , "data":
                  [655, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":896
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [61, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"880"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:900"
                  , "type":"resource"
                  , "data":
                  [594, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":900
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"881"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm1.B3"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [78, 3123, 0, 0, 7]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [78, 3123, 0, 0, 7]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [68, 11, 2, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:949"
                  , "type":"resource"
                  , "data":
                  [42, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":949
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:993"
                  , "type":"resource"
                  , "data":
                  [26, 2, 2, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":993
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [15, 11, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:949"
                  , "type":"resource"
                  , "data":
                  [58, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":949
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [19, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:962"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":962
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"880"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:970"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":970
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"881"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:983"
                  , "type":"resource"
                  , "data":
                  [0, 4096, 0, 512, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":983
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Dot Product of Size 8"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [0, 4096, 0, 512, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:993"
                  , "type":"resource"
                  , "data":
                  [1068, 2081, 0, 64, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":993
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Floating-point Add"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [0, 0, 0, 64, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"879"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"879"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm1.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [1, 7, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1, 7, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [36, 9, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1005"
                  , "type":"resource"
                  , "data":
                  [36, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1005
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [45, 73, 0, 0, 4]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1005"
                  , "type":"resource"
                  , "data":
                  [42, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1005
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1010"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1010
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm1.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1015"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1015
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm1.B7"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [54, 476, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [54, 476, 0, 0, 8]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [133, 171, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1005"
                  , "type":"resource"
                  , "data":
                  [43, 66, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1005
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1006"
                  , "type":"resource"
                  , "data":
                  [34, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1006
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1010"
                  , "type":"resource"
                  , "data":
                  [56, 96, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1010
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [112, 204, 0, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1006"
                  , "type":"resource"
                  , "data":
                  [38, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1006
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1010"
                  , "type":"resource"
                  , "data":
                  [87, 46, 0, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1010
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm1.B9"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [98, 1049, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [98, 1049, 0, 0, 8]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [156, 207, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [34, 64, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1005"
                  , "type":"resource"
                  , "data":
                  [43, 67, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1005
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1006"
                  , "type":"resource"
                  , "data":
                  [43, 67, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1006
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1007"
                  , "type":"resource"
                  , "data":
                  [36, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1007
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [209, 397, 0, 0, 20]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1007"
                  , "type":"resource"
                  , "data":
                  [42, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1007
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1010"
                  , "type":"resource"
                  , "data":
                  [519, 2701, 17, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1010
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"879"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [349, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"inner_update_mm2"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [1.49491, 0.648041, 0.862965, 11.0827, 10.0521]
      , "total_kernel_resources":
      [9594, 32210, 1299, 579, 125]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'c' (hpl_torus_PCIE_replicated_intel.cl:1102)"
          , "type":"resource"
          , "data":
          [16, 102, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1102
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 19"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 19 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'i' (hpl_torus_PCIE_replicated_intel.cl:1158)"
          , "type":"resource"
          , "data":
          [16, 78, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1158
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 7"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 7 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'ii' (hpl_torus_PCIE_replicated_intel.cl:1159)"
          , "type":"resource"
          , "data":
          [16, 72, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1159
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 4"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 4 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (hpl_torus_PCIE_replicated_intel.cl:1160)"
          , "type":"resource"
          , "data":
          [16, 78, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1160
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 7"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 7 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:1032 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1032
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:1033 (top_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1033
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:1034 (left_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1034
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"inner_update_mm2.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm2.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [525, 4274, 4, 0, 6]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [525, 4251, 4, 0, 6]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1045"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1045
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1040"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1040
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1041"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1041
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1042"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1042
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [167, 305, 0, 0, 16]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1040"
                  , "type":"resource"
                  , "data":
                  [75, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1040
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1041"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1041
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1042"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1042
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1045"
                  , "type":"resource"
                  , "data":
                  [739, 2288, 15, 1.5, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1045
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [90, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1032"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1049"
                  , "type":"resource"
                  , "data":
                  [655, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1049
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [61, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1033"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1053"
                  , "type":"resource"
                  , "data":
                  [594, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1053
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1034"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm2.B3"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [78, 3123, 0, 0, 7]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [78, 3123, 0, 0, 7]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [68, 11, 2, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1102"
                  , "type":"resource"
                  , "data":
                  [42, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1102
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1146"
                  , "type":"resource"
                  , "data":
                  [26, 2, 2, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1146
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [15, 11, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1102"
                  , "type":"resource"
                  , "data":
                  [58, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1102
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [19, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1115"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1115
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1033"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1123"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1123
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1034"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1136"
                  , "type":"resource"
                  , "data":
                  [0, 4096, 0, 512, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1136
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Dot Product of Size 8"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [0, 4096, 0, 512, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1146"
                  , "type":"resource"
                  , "data":
                  [1068, 2081, 0, 64, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1146
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Floating-point Add"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [0, 0, 0, 64, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1032"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1032"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm2.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [1, 7, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1, 7, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [36, 9, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1158"
                  , "type":"resource"
                  , "data":
                  [36, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1158
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [45, 73, 0, 0, 4]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1158"
                  , "type":"resource"
                  , "data":
                  [42, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1158
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1163"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1163
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm2.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1168"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1168
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm2.B7"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [54, 476, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [54, 476, 0, 0, 8]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [133, 171, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1158"
                  , "type":"resource"
                  , "data":
                  [43, 66, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1158
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1159"
                  , "type":"resource"
                  , "data":
                  [34, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1159
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1163"
                  , "type":"resource"
                  , "data":
                  [56, 96, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1163
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [112, 204, 0, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1159"
                  , "type":"resource"
                  , "data":
                  [38, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1159
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1163"
                  , "type":"resource"
                  , "data":
                  [87, 46, 0, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1163
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm2.B9"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [98, 1049, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [98, 1049, 0, 0, 8]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [156, 207, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [34, 64, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1158"
                  , "type":"resource"
                  , "data":
                  [43, 67, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1158
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1159"
                  , "type":"resource"
                  , "data":
                  [43, 67, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1159
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1160"
                  , "type":"resource"
                  , "data":
                  [36, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1160
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [209, 397, 0, 0, 20]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1160"
                  , "type":"resource"
                  , "data":
                  [42, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1160
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1163"
                  , "type":"resource"
                  , "data":
                  [519, 2701, 17, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1163
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1032"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [349, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"inner_update_mm3"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [1.49491, 0.648041, 0.862965, 11.0827, 10.0521]
      , "total_kernel_resources":
      [9594, 32210, 1299, 579, 125]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'c' (hpl_torus_PCIE_replicated_intel.cl:1255)"
          , "type":"resource"
          , "data":
          [16, 102, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1255
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 19"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 19 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'i' (hpl_torus_PCIE_replicated_intel.cl:1311)"
          , "type":"resource"
          , "data":
          [16, 78, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1311
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 7"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 7 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'ii' (hpl_torus_PCIE_replicated_intel.cl:1312)"
          , "type":"resource"
          , "data":
          [16, 72, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1312
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 4"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 4 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (hpl_torus_PCIE_replicated_intel.cl:1313)"
          , "type":"resource"
          , "data":
          [16, 78, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1313
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 7"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 7 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:1185 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1185
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:1186 (top_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1186
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:1187 (left_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1187
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"inner_update_mm3.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm3.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [525, 4274, 4, 0, 6]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [525, 4251, 4, 0, 6]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1198"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1198
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1193"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1193
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1194"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1194
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1195"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1195
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [167, 305, 0, 0, 16]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1193"
                  , "type":"resource"
                  , "data":
                  [75, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1193
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1194"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1194
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1195"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1195
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1198"
                  , "type":"resource"
                  , "data":
                  [739, 2288, 15, 1.5, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1198
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [90, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1185"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1202"
                  , "type":"resource"
                  , "data":
                  [655, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1202
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [61, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1186"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1206"
                  , "type":"resource"
                  , "data":
                  [594, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1206
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1187"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm3.B3"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [78, 3123, 0, 0, 7]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [78, 3123, 0, 0, 7]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [68, 11, 2, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1255"
                  , "type":"resource"
                  , "data":
                  [42, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1255
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1299"
                  , "type":"resource"
                  , "data":
                  [26, 2, 2, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1299
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [15, 11, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1255"
                  , "type":"resource"
                  , "data":
                  [58, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1255
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [19, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1268"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1268
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1186"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1276"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1276
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1187"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1289"
                  , "type":"resource"
                  , "data":
                  [0, 4096, 0, 512, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1289
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Dot Product of Size 8"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [0, 4096, 0, 512, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1299"
                  , "type":"resource"
                  , "data":
                  [1068, 2081, 0, 64, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1299
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Floating-point Add"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [0, 0, 0, 64, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1185"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1185"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm3.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [1, 7, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1, 7, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [36, 9, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1311"
                  , "type":"resource"
                  , "data":
                  [36, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1311
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [45, 73, 0, 0, 4]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1311"
                  , "type":"resource"
                  , "data":
                  [42, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1311
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1316"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1316
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm3.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1321"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1321
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm3.B7"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [54, 476, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [54, 476, 0, 0, 8]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [133, 171, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1311"
                  , "type":"resource"
                  , "data":
                  [43, 66, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1311
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1312"
                  , "type":"resource"
                  , "data":
                  [34, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1312
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1316"
                  , "type":"resource"
                  , "data":
                  [56, 96, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1316
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [112, 204, 0, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1312"
                  , "type":"resource"
                  , "data":
                  [38, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1312
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1316"
                  , "type":"resource"
                  , "data":
                  [87, 46, 0, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1316
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm3.B9"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [98, 1049, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [98, 1049, 0, 0, 8]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [156, 207, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [34, 64, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1311"
                  , "type":"resource"
                  , "data":
                  [43, 67, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1311
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1312"
                  , "type":"resource"
                  , "data":
                  [43, 67, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1312
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1313"
                  , "type":"resource"
                  , "data":
                  [36, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1313
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [209, 397, 0, 0, 20]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1313"
                  , "type":"resource"
                  , "data":
                  [42, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1313
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1316"
                  , "type":"resource"
                  , "data":
                  [519, 2701, 17, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1316
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1185"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [349, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"inner_update_mm4"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [1.49491, 0.648041, 0.862965, 11.0827, 10.0521]
      , "total_kernel_resources":
      [9594, 32210, 1299, 579, 125]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'c' (hpl_torus_PCIE_replicated_intel.cl:1408)"
          , "type":"resource"
          , "data":
          [16, 102, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1408
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 19"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 19 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'i' (hpl_torus_PCIE_replicated_intel.cl:1464)"
          , "type":"resource"
          , "data":
          [16, 78, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1464
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 7"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 7 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'ii' (hpl_torus_PCIE_replicated_intel.cl:1465)"
          , "type":"resource"
          , "data":
          [16, 72, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1465
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 4"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 4 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (hpl_torus_PCIE_replicated_intel.cl:1466)"
          , "type":"resource"
          , "data":
          [16, 78, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1466
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 7"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 7 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:1338 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1338
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:1339 (top_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1339
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:1340 (left_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 410, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":1340
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"2048 bits"
              , "Bank depth":"4096 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"inner_update_mm4.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm4.B1"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [525, 4274, 4, 0, 6]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [525, 4251, 4, 0, 6]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1351"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1351
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 237, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1346"
                  , "type":"resource"
                  , "data":
                  [52, 87, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1346
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1347"
                  , "type":"resource"
                  , "data":
                  [34, 72, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1347
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1348"
                  , "type":"resource"
                  , "data":
                  [36, 78, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1348
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [167, 305, 0, 0, 16]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1346"
                  , "type":"resource"
                  , "data":
                  [75, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1346
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1347"
                  , "type":"resource"
                  , "data":
                  [86, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1347
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1348"
                  , "type":"resource"
                  , "data":
                  [61, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1348
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1351"
                  , "type":"resource"
                  , "data":
                  [739, 2288, 15, 1.5, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1351
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [90, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1338"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1355"
                  , "type":"resource"
                  , "data":
                  [655, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1355
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [61, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1339"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1359"
                  , "type":"resource"
                  , "data":
                  [594, 2242, 15, 0, 13]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1359
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [560, 2218, 15, 0, 13]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1340"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm4.B3"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [78, 3123, 0, 0, 7]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [78, 3123, 0, 0, 7]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [68, 11, 2, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1408"
                  , "type":"resource"
                  , "data":
                  [42, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1408
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1452"
                  , "type":"resource"
                  , "data":
                  [26, 2, 2, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1452
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [15, 11, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1408"
                  , "type":"resource"
                  , "data":
                  [58, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1408
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [19, 0, 0, 0, 0]
                    }
                    , {
                      "name":"19-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [6, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1421"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1421
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1339"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1429"
                  , "type":"resource"
                  , "data":
                  [1034, 2057, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1429
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1340"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1442"
                  , "type":"resource"
                  , "data":
                  [0, 4096, 0, 512, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1442
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Dot Product of Size 8"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [0, 4096, 0, 512, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1452"
                  , "type":"resource"
                  , "data":
                  [1068, 2081, 0, 64, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1452
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Floating-point Add"
                      , "type":"resource"
                      , "count":64
                      , "data":
                      [0, 0, 0, 64, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1034, 2057, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1338"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1338"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm4.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [1, 7, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1, 7, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [36, 9, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1464"
                  , "type":"resource"
                  , "data":
                  [36, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1464
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [45, 73, 0, 0, 4]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1464"
                  , "type":"resource"
                  , "data":
                  [42, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1464
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1469"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1469
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm4.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1474"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1474
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm4.B7"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [54, 476, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [54, 476, 0, 0, 8]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [133, 171, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1464"
                  , "type":"resource"
                  , "data":
                  [43, 66, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1464
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1465"
                  , "type":"resource"
                  , "data":
                  [34, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1465
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1469"
                  , "type":"resource"
                  , "data":
                  [56, 96, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1469
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [112, 204, 0, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1465"
                  , "type":"resource"
                  , "data":
                  [38, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1465
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                    , {
                      "name":"4-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1469"
                  , "type":"resource"
                  , "data":
                  [87, 46, 0, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1469
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"inner_update_mm4.B9"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [98, 1049, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [98, 1049, 0, 0, 8]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [156, 207, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [34, 64, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1464"
                  , "type":"resource"
                  , "data":
                  [43, 67, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1464
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1465"
                  , "type":"resource"
                  , "data":
                  [43, 67, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1465
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1466"
                  , "type":"resource"
                  , "data":
                  [36, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1466
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [209, 397, 0, 0, 20]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1466"
                  , "type":"resource"
                  , "data":
                  [42, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1466
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                    , {
                      "name":"7-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:1469"
                  , "type":"resource"
                  , "data":
                  [519, 2701, 17, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":1469
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [138, 265, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"1338"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [349, 2436, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"left_update"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [1.02617, 0.475448, 0.568951, 5.02517, 0.329861]
      , "total_kernel_resources":
      [7313, 21236, 589, 19, 78]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'col' (hpl_torus_PCIE_replicated_intel.cl:625)"
          , "type":"resource"
          , "data":
          [16, 80, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":625
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 8"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 8 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:599 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":599
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"2 (banked on bit 5)"
              , "Bank width":"256 bits"
              , "Bank depth":"16384 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 11 reads and 3 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Banked on bit 5 into 2 separate banks."
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:622 (current_lu_row)"
          , "type":"resource"
          , "data":
          [0, 0, 4, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":622
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Private memory":"Stall-Free"
              , "Requested size":"2048 bytes"
              , "Implemented size":"2048 bytes"
              , "Number of banks":"1"
              , "Bank width":"128 bits"
              , "Bank depth":"128 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "
                }
                , {
                  "type":"text"
                  , "text":"Private memory implemented in on-chip block RAM."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n2048B requested,\n2048B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:623 (current_col)"
          , "type":"resource"
          , "data":
          [0, 0, 4, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":623
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Private memory":"Stall-Free"
              , "Requested size":"2048 bytes"
              , "Implemented size":"2048 bytes"
              , "Number of banks":"1"
              , "Bank width":"128 bits"
              , "Bank depth":"128 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "
                }
                , {
                  "type":"text"
                  , "text":"Private memory implemented in on-chip block RAM."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n2048B requested,\n2048B implemented."
            }
          ]
        }
        , {
          "name":"left_update.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"left_update.B10"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [39, 871, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [39, 871, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 239, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:686"
                  , "type":"resource"
                  , "data":
                  [52, 89, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":686
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:687"
                  , "type":"resource"
                  , "data":
                  [34, 70, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":687
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:688"
                  , "type":"resource"
                  , "data":
                  [36, 80, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":688
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [110, 202, 0, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:686"
                  , "type":"resource"
                  , "data":
                  [78, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":686
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:687"
                  , "type":"resource"
                  , "data":
                  [84, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":687
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:688"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":688
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:691"
                  , "type":"resource"
                  , "data":
                  [578, 2443, 17, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":691
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [94, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [74, 137, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"599"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [355, 2260, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B11"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [22, 1829, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [22, 1829, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [186, 303, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:699"
                  , "type":"resource"
                  , "data":
                  [84, 121, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":699
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:700"
                  , "type":"resource"
                  , "data":
                  [34, 70, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":700
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:701"
                  , "type":"resource"
                  , "data":
                  [68, 112, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":701
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [110, 202, 0, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:699"
                  , "type":"resource"
                  , "data":
                  [78, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":699
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:700"
                  , "type":"resource"
                  , "data":
                  [84, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":700
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:701"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":701
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:704"
                  , "type":"resource"
                  , "data":
                  [521, 2424, 17, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":704
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [62, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [104, 164, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"599"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [355, 2260, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B12"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:709"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":709
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [111, 1046, 3, 0, 4]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [111, 1023, 3, 0, 4]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:608"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":608
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 239, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:603"
                  , "type":"resource"
                  , "data":
                  [52, 89, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":603
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:604"
                  , "type":"resource"
                  , "data":
                  [34, 70, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":604
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:605"
                  , "type":"resource"
                  , "data":
                  [36, 80, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":605
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [86, 144, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:603"
                  , "type":"resource"
                  , "data":
                  [78, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":603
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:604"
                  , "type":"resource"
                  , "data":
                  [84, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":604
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:605"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":605
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:608"
                  , "type":"resource"
                  , "data":
                  [685, 2168, 15, 1.5, 7]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":608
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [92, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [504, 2098, 15, 0, 7]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"599"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 160, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 65, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:617"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":617
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:619"
                  , "type":"resource"
                  , "data":
                  [0, 63, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":619
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:617"
                  , "type":"resource"
                  , "data":
                  [16, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":617
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:619"
                  , "type":"resource"
                  , "data":
                  [65, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":619
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Subtract"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [164, 2571, 2, 0, 3]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [164, 2571, 2, 0, 3]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [36, 9, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:625"
                  , "type":"resource"
                  , "data":
                  [36, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":625
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [73, 115, 0, 0, 7]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:625"
                  , "type":"resource"
                  , "data":
                  [45, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":625
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:630"
                  , "type":"resource"
                  , "data":
                  [104, 164, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":630
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [104, 164, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"599"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:637"
                  , "type":"resource"
                  , "data":
                  [34, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":637
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"623"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:643"
                  , "type":"resource"
                  , "data":
                  [67, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":643
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Subtract"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:647"
                  , "type":"resource"
                  , "data":
                  [592, 2098, 15, 0, 7]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":647
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [62, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [504, 2098, 15, 0, 7]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:651"
                  , "type":"resource"
                  , "data":
                  [163, 27, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":651
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [48, 3, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [78, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"622"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B7"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [48, 1164, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [48, 1164, 0, 0, 8]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [133, 252, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:660"
                  , "type":"resource"
                  , "data":
                  [65, 140, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":660
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:667"
                  , "type":"resource"
                  , "data":
                  [68, 112, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":667
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [14, 10, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:660"
                  , "type":"resource"
                  , "data":
                  [158, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":660
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [54, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:667"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":667
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:671"
                  , "type":"resource"
                  , "data":
                  [74, 137, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":671
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [74, 137, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"623"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:677"
                  , "type":"resource"
                  , "data":
                  [450, 715, 0, 16, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":677
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Hardened Floating-Point Multiply-Add"
                      , "type":"resource"
                      , "count":16
                      , "data":
                      [0, 0, 0, 16, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [350, 667, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"599"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [68, 48, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"599"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"left_update.B8"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 65, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 33, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:617"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":617
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [9, 7, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:617"
                  , "type":"resource"
                  , "data":
                  [67, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":617
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"lu"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [1.87939, 1.10029, 0.866314, 5.08489, 0.763889]
      , "total_kernel_resources":
      [15994, 32335, 596, 43.5, 227]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'j' (hpl_torus_PCIE_replicated_intel.cl:77)"
          , "type":"resource"
          , "data":
          [32, 70, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":77
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 3"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 3 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'lu_a_buffer_out' (hpl_torus_PCIE_replicated_intel.cl:260)"
          , "type":"resource"
          , "data":
          [128, 1024, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":260
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"16 registers of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n16 regs, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'tj' (hpl_torus_PCIE_replicated_intel.cl:286)"
          , "type":"resource"
          , "data":
          [24, 64, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":286
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:221 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":221
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"2 (banked on bit 5)"
              , "Bank width":"256 bits"
              , "Bank depth":"16384 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 12 reads and 7 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Banked on bit 5 into 2 separate banks."
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:226 (top_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 4, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":226
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"2048 bytes"
              , "Implemented size":"2048 bytes"
              , "Number of banks":"1"
              , "Bank width":"128 bits"
              , "Bank depth":"128 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n2048B requested,\n2048B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:227 (left_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 4, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":227
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"2048 bytes"
              , "Implemented size":"2048 bytes"
              , "Number of banks":"1"
              , "Bank width":"128 bits"
              , "Bank depth":"128 words"
              , "Total replication":"1"
              , "Additional information":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n2048B requested,\n2048B implemented."
            }
          ]
        }
        , {
          "name":"lu.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"lu.B10"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 65, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 33, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:245"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":245
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [9, 7, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:245"
                  , "type":"resource"
                  , "data":
                  [67, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":245
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B12"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [38, 838, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [38, 838, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 271, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:413"
                  , "type":"resource"
                  , "data":
                  [52, 89, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":413
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:414"
                  , "type":"resource"
                  , "data":
                  [66, 102, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":414
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:415"
                  , "type":"resource"
                  , "data":
                  [36, 80, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":415
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [110, 202, 0, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:413"
                  , "type":"resource"
                  , "data":
                  [79, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":413
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:414"
                  , "type":"resource"
                  , "data":
                  [84, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":414
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:415"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":415
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:418"
                  , "type":"resource"
                  , "data":
                  [578, 2443, 17, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":418
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [94, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [74, 137, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"221"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [355, 2260, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B14"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [22, 1829, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [22, 1829, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [186, 303, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:425"
                  , "type":"resource"
                  , "data":
                  [84, 121, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":425
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:426"
                  , "type":"resource"
                  , "data":
                  [34, 70, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":426
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:427"
                  , "type":"resource"
                  , "data":
                  [68, 112, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":427
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [110, 202, 0, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:425"
                  , "type":"resource"
                  , "data":
                  [78, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":425
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:426"
                  , "type":"resource"
                  , "data":
                  [84, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":426
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:427"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":427
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:430"
                  , "type":"resource"
                  , "data":
                  [521, 2424, 17, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":430
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [62, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [104, 164, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"221"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [355, 2260, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B15"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [22, 595, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [22, 595, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 272, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:436"
                  , "type":"resource"
                  , "data":
                  [84, 122, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":436
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:437"
                  , "type":"resource"
                  , "data":
                  [34, 70, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":437
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:438"
                  , "type":"resource"
                  , "data":
                  [36, 80, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":438
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [110, 202, 0, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:436"
                  , "type":"resource"
                  , "data":
                  [79, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":436
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:437"
                  , "type":"resource"
                  , "data":
                  [84, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":437
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:438"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":438
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:441"
                  , "type":"resource"
                  , "data":
                  [491, 2397, 17, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":441
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [62, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [74, 137, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"221"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [355, 2260, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B16"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:446"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":446
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [111, 1046, 3, 0, 4]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [111, 1023, 3, 0, 4]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:236"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":236
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 239, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:231"
                  , "type":"resource"
                  , "data":
                  [52, 89, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":231
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:232"
                  , "type":"resource"
                  , "data":
                  [34, 70, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":232
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:233"
                  , "type":"resource"
                  , "data":
                  [36, 80, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":233
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [86, 144, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:231"
                  , "type":"resource"
                  , "data":
                  [78, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":231
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:232"
                  , "type":"resource"
                  , "data":
                  [84, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":232
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:233"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":233
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:236"
                  , "type":"resource"
                  , "data":
                  [685, 2168, 15, 1.5, 7]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":236
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [92, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [504, 2098, 15, 0, 7]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"221"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 160, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 65, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:245"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":245
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:247"
                  , "type":"resource"
                  , "data":
                  [0, 63, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":247
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:245"
                  , "type":"resource"
                  , "data":
                  [16, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":245
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:247"
                  , "type":"resource"
                  , "data":
                  [65, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":247
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Subtract"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B5"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [527, 3032, 0, 0, 30]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [527, 2367, 0, 0, 30]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:248"
                  , "type":"resource"
                  , "data":
                  [0, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":248
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:256"
                  , "type":"resource"
                  , "data":
                  [0, 149, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":256
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:260"
                  , "type":"resource"
                  , "data":
                  [0, 96, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":260
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:58"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":264
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":58
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:62"
                  , "type":"resource"
                  , "data":
                  [0, 104, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":264
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":62
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:67"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":264
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":67
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:84"
                  , "type":"resource"
                  , "data":
                  [0, 208, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":264
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":84
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:90"
                  , "type":"resource"
                  , "data":
                  [0, 104, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":264
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":90
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [466, 41, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:260"
                  , "type":"resource"
                  , "data":
                  [392, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":260
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:77"
                  , "type":"resource"
                  , "data":
                  [48, 41, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":264
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":77
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:84"
                  , "type":"resource"
                  , "data":
                  [26, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":264
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":84
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [15, 11, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [288, 96, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [288, 96, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:248"
                  , "type":"resource"
                  , "data":
                  [3.66667, 0.333333, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":248
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3.66667, 0.333333, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:256"
                  , "type":"resource"
                  , "data":
                  [276, 530, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":256
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [276, 530, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"221"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:260"
                  , "type":"resource"
                  , "data":
                  [78, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":260
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":15
                      , "data":
                      [78, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:58"
                  , "type":"resource"
                  , "data":
                  [594, 257, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":264
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":58
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [2, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":12
                      , "data":
                      [336, 128, 0, 0, 0]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [256, 128, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:62"
                  , "type":"resource"
                  , "data":
                  [830.5, 842, 3, 2.5, 4]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":264
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":62
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":24
                      , "data":
                      [238.5, 128, 0, 0, 0]
                    }
                    , {
                      "name":"Floating-point Divide"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [528, 682, 3, 2.5, 4]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [64, 32, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:67"
                  , "type":"resource"
                  , "data":
                  [115, 2, 0, 1, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":264
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":67
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [37, 2, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [78, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Hardened Floating-point Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [0, 0, 0, 1, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:68"
                  , "type":"resource"
                  , "data":
                  [0, 0, 0, 2, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":264
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":68
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Floating-point Multiply"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [0, 0, 0, 2, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:77"
                  , "type":"resource"
                  , "data":
                  [62.6667, 2.33333, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":264
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":77
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":5
                      , "data":
                      [25.6667, 2.33333, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:78"
                  , "type":"resource"
                  , "data":
                  [118, 34, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":264
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":78
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [22, 2, 0, 0, 0]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [96, 32, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:81"
                  , "type":"resource"
                  , "data":
                  [3.66667, 0.333333, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":264
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":81
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3.66667, 0.333333, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:84"
                  , "type":"resource"
                  , "data":
                  [605, 196, 0, 3, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":264
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":84
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [3, 3, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":43
                      , "data":
                      [311, 64, 0, 0, 0]
                    }
                    , {
                      "name":"Hardened Floating-Point Multiply-Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [0, 0, 0, 3, 0]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [256, 128, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:264 > hpl_torus_PCIE_replicated_intel.cl:90"
                  , "type":"resource"
                  , "data":
                  [116.5, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":264
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":90
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":20
                      , "data":
                      [116.5, 32, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 258, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:274"
                  , "type":"resource"
                  , "data":
                  [0, 128, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":274
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:278"
                  , "type":"resource"
                  , "data":
                  [0, 128, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":278
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:283"
                  , "type":"resource"
                  , "data":
                  [0, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":283
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:269"
                  , "type":"resource"
                  , "data":
                  [68, 48, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":269
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [68, 48, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"221"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:274"
                  , "type":"resource"
                  , "data":
                  [256, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":274
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [256, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:278"
                  , "type":"resource"
                  , "data":
                  [256, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":278
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [256, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:283"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":283
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B8"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [122, 2323, 0, 0, 43]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [122, 2321, 0, 0, 43]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:311 > hpl_torus_PCIE_replicated_intel.cl:175"
                  , "type":"resource"
                  , "data":
                  [0, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":311
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":175
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [60, 57, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:286"
                  , "type":"resource"
                  , "data":
                  [60, 57, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":286
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [15, 11, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:283"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":283
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:286"
                  , "type":"resource"
                  , "data":
                  [48, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":286
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [2, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:291"
                  , "type":"resource"
                  , "data":
                  [35, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":291
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:306"
                  , "type":"resource"
                  , "data":
                  [276, 530, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":306
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [276, 530, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"221"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:311 > hpl_torus_PCIE_replicated_intel.cl:150"
                  , "type":"resource"
                  , "data":
                  [464, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":311
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":150
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [208, 0, 0, 0, 0]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [256, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:311 > hpl_torus_PCIE_replicated_intel.cl:167"
                  , "type":"resource"
                  , "data":
                  [0, 0, 0, 12, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":311
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":167
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Floating-Point Multiply-Add"
                      , "type":"resource"
                      , "count":12
                      , "data":
                      [0, 0, 0, 12, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:311 > hpl_torus_PCIE_replicated_intel.cl:175"
                  , "type":"resource"
                  , "data":
                  [150, 130, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":311
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":175
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [22, 2, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [128, 128, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:311 > hpl_torus_PCIE_replicated_intel.cl:181"
                  , "type":"resource"
                  , "data":
                  [312, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":311
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":181
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":12
                      , "data":
                      [312, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:320"
                  , "type":"resource"
                  , "data":
                  [290, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":320
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"227"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [256, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:326"
                  , "type":"resource"
                  , "data":
                  [68, 48, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":326
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [68, 48, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"221"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"lu.B9"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [275, 3352, 0, 0, 85]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [275, 3352, 0, 0, 85]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [159, 252, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:341"
                  , "type":"resource"
                  , "data":
                  [65, 139, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":341
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:345"
                  , "type":"resource"
                  , "data":
                  [68, 112, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":345
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:395"
                  , "type":"resource"
                  , "data":
                  [26, 1, 1, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":395
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [15, 11, 1, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [1, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:283"
                  , "type":"resource"
                  , "data":
                  [4.5, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":283
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [1.5, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:341"
                  , "type":"resource"
                  , "data":
                  [162.5, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":341
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [2, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":6
                      , "data":
                      [4.5, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [54, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:345"
                  , "type":"resource"
                  , "data":
                  [64, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":345
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:348"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":348
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:352"
                  , "type":"resource"
                  , "data":
                  [47, 3, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":352
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [46, 2, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:368"
                  , "type":"resource"
                  , "data":
                  [178, 137, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":368
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [104, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [74, 137, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"227"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:376"
                  , "type":"resource"
                  , "data":
                  [276, 530, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":376
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [276, 530, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"221"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:382"
                  , "type":"resource"
                  , "data":
                  [74, 137, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":382
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [74, 137, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"226"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:385 > hpl_torus_PCIE_replicated_intel.cl:150"
                  , "type":"resource"
                  , "data":
                  [592, 256, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":385
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":150
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":12
                      , "data":
                      [336, 128, 0, 0, 0]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [256, 128, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:385 > hpl_torus_PCIE_replicated_intel.cl:156"
                  , "type":"resource"
                  , "data":
                  [64, 32, 0, 4, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":385
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":156
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Floating-point Multiply"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [0, 0, 0, 4, 0]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [64, 32, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:385 > hpl_torus_PCIE_replicated_intel.cl:167"
                  , "type":"resource"
                  , "data":
                  [513, 512, 0, 16, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":385
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":167
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":16
                      , "data":
                      [512, 512, 0, 0, 0]
                    }
                    , {
                      "name":"Hardened Floating-Point Multiply-Add"
                      , "type":"resource"
                      , "count":16
                      , "data":
                      [0, 0, 0, 16, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:385 > hpl_torus_PCIE_replicated_intel.cl:174"
                  , "type":"resource"
                  , "data":
                  [110, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":385
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":174
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [110, 32, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:385 > hpl_torus_PCIE_replicated_intel.cl:181"
                  , "type":"resource"
                  , "data":
                  [208, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":385
                      }
                      , {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":181
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":8
                      , "data":
                      [208, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:395"
                  , "type":"resource"
                  , "data":
                  [290, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":395
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"226"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [256, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:402"
                  , "type":"resource"
                  , "data":
                  [68, 48, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":402
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [68, 48, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"221"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"top_update"
      , "compute_units":1
      , "type":"function"
      , "total_percent":
      [0.954476, 0.48011, 0.500204, 5.02517, 0.399306]
      , "total_kernel_resources":
      [7360, 18670, 589, 23, 80]
      , "details":
      [
        {
          "type":"text"
          , "text":"Number of compute units: 1"
        }
        , {
          "type":"brief"
          , "text":"1 compute unit."
        }
      ]
      , "children":
      [
        {
          "name":"Function overhead"
          , "type":"resource"
          , "data":
          [1463, 1467, 0, 0, 6]
          , "details":
          [
            {
              "type":"text"
              , "text":"Kernel dispatch logic."
            }
            , {
              "type":"brief"
              , "text":"Kernel dispatch logic."
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'col' (hpl_torus_PCIE_replicated_intel.cl:491)"
          , "type":"resource"
          , "data":
          [16, 80, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":491
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 8"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 8 width,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"Private Variable: \n - 'current_scale' (hpl_torus_PCIE_replicated_intel.cl:489)"
          , "type":"resource"
          , "data":
          [8, 64, 0, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":489
              }
            ]
          ]
          , "details":
          [
            {
              "type":"text"
              , "text":"Type: Register"
            }
            , {
              "type":"text"
              , "text":"1 register of width 32"
            }
            , {
              "type":"brief"
              , "text":"Register,\n1 reg, 32 width"
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:463 (a_buffer)"
          , "type":"resource"
          , "data":
          [0, 0, 512, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":463
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Local memory":"Stall-Free"
              , "Requested size":"1048576 bytes"
              , "Implemented size":"1048576 bytes"
              , "Number of banks":"1"
              , "Bank width":"512 bits"
              , "Bank depth":"16384 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 4 reads and 3 writes. "
                }
                , {
                  "type":"text"
                  , "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n1048576B requested,\n1048576B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:487 (current_lu_col)"
          , "type":"resource"
          , "data":
          [0, 0, 4, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":487
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Private memory":"Stall-Free"
              , "Requested size":"2048 bytes"
              , "Implemented size":"2048 bytes"
              , "Number of banks":"1"
              , "Bank width":"128 bits"
              , "Bank depth":"128 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "
                }
                , {
                  "type":"text"
                  , "text":"Private memory implemented in on-chip block RAM."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n2048B requested,\n2048B implemented."
            }
          ]
        }
        , {
          "name":"hpl_torus_PCIE_replicated_intel.cl:488 (current_row)"
          , "type":"resource"
          , "data":
          [0, 0, 4, 0, 0]
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_PCIE_replicated_intel.cl"
                , "line":488
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Private memory":"Stall-Free"
              , "Requested size":"2048 bytes"
              , "Implemented size":"2048 bytes"
              , "Number of banks":"1"
              , "Bank width":"128 bits"
              , "Bank depth":"128 words"
              , "Total replication":"1"
              , "Additional information":
              [
                {
                  "type":"text"
                  , "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "
                }
                , {
                  "type":"text"
                  , "text":"Private memory implemented in on-chip block RAM."
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information."
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Local Memory"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"brief"
              , "text":"Stall-Free,\n2048B requested,\n2048B implemented."
            }
          ]
        }
        , {
          "name":"top_update.B0"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 32, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [7, 2, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [7, 2, 0, 0, 0]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
              ]
            }
          ]
        }
        , {
          "name":"top_update.B10"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [38, 838, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [38, 838, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 271, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:560"
                  , "type":"resource"
                  , "data":
                  [52, 89, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":560
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:561"
                  , "type":"resource"
                  , "data":
                  [66, 102, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":561
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:562"
                  , "type":"resource"
                  , "data":
                  [36, 80, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":562
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [110, 202, 0, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:560"
                  , "type":"resource"
                  , "data":
                  [79, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":560
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:561"
                  , "type":"resource"
                  , "data":
                  [84, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":561
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:562"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":562
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:565"
                  , "type":"resource"
                  , "data":
                  [578, 2443, 17, 1.5, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":565
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [94, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [74, 137, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"463"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [355, 2260, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B11"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [22, 596, 0, 0, 2]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [22, 596, 0, 0, 2]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [154, 271, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:572"
                  , "type":"resource"
                  , "data":
                  [84, 121, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":572
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:573"
                  , "type":"resource"
                  , "data":
                  [34, 70, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":573
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:574"
                  , "type":"resource"
                  , "data":
                  [36, 80, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":574
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [110, 202, 0, 0, 10]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:572"
                  , "type":"resource"
                  , "data":
                  [79, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":572
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:573"
                  , "type":"resource"
                  , "data":
                  [84, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":573
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:574"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":574
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:577"
                  , "type":"resource"
                  , "data":
                  [491, 2397, 17, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":577
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [62, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [74, 137, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"463"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [355, 2260, 17, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B12"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [5, 8, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:582"
                  , "type":"resource"
                  , "data":
                  [5, 8, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":582
                      }
                    ]
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B2"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [111, 1046, 3, 0, 4]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [111, 1023, 3, 0, 4]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:473"
                  , "type":"resource"
                  , "data":
                  [0, 23, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":473
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [122, 239, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:468"
                  , "type":"resource"
                  , "data":
                  [52, 89, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":468
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:469"
                  , "type":"resource"
                  , "data":
                  [34, 70, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":469
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:470"
                  , "type":"resource"
                  , "data":
                  [36, 80, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":470
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [86, 144, 0, 0, 8]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [32, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":""
                        , "line":0
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:468"
                  , "type":"resource"
                  , "data":
                  [78, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":468
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [7, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:469"
                  , "type":"resource"
                  , "data":
                  [84, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":469
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"3-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [5, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [42, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:470"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":470
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:473"
                  , "type":"resource"
                  , "data":
                  [685, 2168, 15, 1.5, 7]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":473
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [92, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Multiply"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [55, 46, 0, 1.5, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [504, 2098, 15, 0, 7]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"463"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B4"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 160, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 65, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:482"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":482
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:484"
                  , "type":"resource"
                  , "data":
                  [0, 63, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":484
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [8, 6, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:482"
                  , "type":"resource"
                  , "data":
                  [16, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":482
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:484"
                  , "type":"resource"
                  , "data":
                  [65, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":484
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Subtract"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B6"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [182, 1631, 2, 0, 9]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [182, 1631, 2, 0, 9]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [62, 9, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:489"
                  , "type":"resource"
                  , "data":
                  [26, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":489
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:491"
                  , "type":"resource"
                  , "data":
                  [36, 9, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":491
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [75, 117, 0, 0, 7]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:491"
                  , "type":"resource"
                  , "data":
                  [44, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":491
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:499"
                  , "type":"resource"
                  , "data":
                  [74, 137, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":499
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [74, 137, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"463"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:503"
                  , "type":"resource"
                  , "data":
                  [67, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":503
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Subtract"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:507"
                  , "type":"resource"
                  , "data":
                  [566, 2098, 15, 0, 7]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":507
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [62, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [504, 2098, 15, 0, 7]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Burst-coalesced LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Burst-coalesced LSU"
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:509"
                  , "type":"resource"
                  , "data":
                  [11, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":509
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:510"
                  , "type":"resource"
                  , "data":
                  [91, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":510
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"llvm.fpga.case"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [64, 32, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:514"
                  , "type":"resource"
                  , "data":
                  [189, 27, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":514
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":3
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [48, 3, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [104, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"487"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:521"
                  , "type":"resource"
                  , "data":
                  [0, 0, 0, 4, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":521
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Hardened Floating-point Multiply"
                      , "type":"resource"
                      , "count":4
                      , "data":
                      [0, 0, 0, 4, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:526"
                  , "type":"resource"
                  , "data":
                  [34, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":526
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"488"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:532"
                  , "type":"resource"
                  , "data":
                  [34, 24, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":532
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"463"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B7"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [40, 800, 0, 0, 4]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [40, 800, 0, 0, 4]
                }
              ]
            }
            , {
              "name":"Feedback"
              , "type":"resource"
              , "data":
              [101, 219, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Loop-carried dependencies"
                }
                , {
                  "type":"text"
                  , "text":"Resources for loop-carried dependencies. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce number and size of loop-carried variables"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:538"
                  , "type":"resource"
                  , "data":
                  [65, 139, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":538
                      }
                    ]
                  ]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:541"
                  , "type":"resource"
                  , "data":
                  [36, 80, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":541
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [14, 10, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:538"
                  , "type":"resource"
                  , "data":
                  [159, 2, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":538
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"1-bit And"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Or"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [1, 0, 0, 0, 0]
                    }
                    , {
                      "name":"1-bit Xor"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [1, 1, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [26, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [33, 0, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [11, 1, 0, 0, 0]
                    }
                    , {
                      "name":"33-bit Select"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [54, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:541"
                  , "type":"resource"
                  , "data":
                  [63, 0, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":541
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [16, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [8, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [3, 0, 0, 0, 0]
                    }
                    , {
                      "name":"8-bit Select"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [4, 0, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:545"
                  , "type":"resource"
                  , "data":
                  [74, 137, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":545
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"Load"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [74, 137, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"487"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:551"
                  , "type":"resource"
                  , "data":
                  [406, 682, 0, 16, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":551
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"Hardened Floating-Point Multiply-Add"
                      , "type":"resource"
                      , "count":16
                      , "data":
                      [0, 0, 0, 16, 0]
                    }
                    , {
                      "name":"Load"
                      , "type":"resource"
                      , "count":2
                      , "data":
                      [340, 658, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free read from memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"463"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "name":"Store"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [34, 24, 0, 0, 0]
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Store uses a Pipelined never-stall LSU"
                        }
                        , {
                          "type":"brief"
                          , "text":"Pipelined never-stall LSU"
                        }
                        , {
                          "type":"text"
                          , "text":"Stall-free write to memory declared on %L."
                          , "links":
                          [
                            {
                              "filename":"hpl_torus_PCIE_replicated_intel.cl"
                              , "line":"463"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"See %L for more information"
                          , "links":
                          [
                            {
                              "guide":"Best Practices Guide : Load-Store Units"
                              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                            }
                          ]
                        }
                      ]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
        , {
          "name":"top_update.B8"
          , "type":"basicblock"
          , "children":
          [
            {
              "name":"State"
              , "type":"resource"
              , "data":
              [0, 65, 0, 0, 0]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Live values and control logic"
                }
                , {
                  "type":"text"
                  , "text":"Resources for live values and control logic. To reduce this area:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"reduce size of local variables"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce scope of local variables, localizing them as much as possible"
                    }
                    , {
                      "type":"text"
                      , "text":"reduce number of nested loops"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"No Source Line"
                  , "type":"resource"
                  , "data":
                  [0, 33, 0, 0, 0]
                }
                , {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:482"
                  , "type":"resource"
                  , "data":
                  [0, 32, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":482
                      }
                    ]
                  ]
                }
              ]
            }
            , {
              "name":"Cluster logic"
              , "type":"resource"
              , "data":
              [9, 7, 0, 0, 1]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Logic required to efficiently support sets of operations that do not stall"
                }
                , {
                  "type":"text"
                  , "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."
                }
              ]
            }
            , {
              "name":"Computation"
              , "type":"resource"
              , "children":
              [
                {
                  "name":"hpl_torus_PCIE_replicated_intel.cl:482"
                  , "type":"resource"
                  , "data":
                  [67, 1, 0, 0, 0]
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_PCIE_replicated_intel.cl"
                        , "line":482
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "name":"32-bit Integer Add"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [32, 0, 0, 0, 0]
                    }
                    , {
                      "name":"32-bit Integer Compare"
                      , "type":"resource"
                      , "count":1
                      , "data":
                      [35, 1, 0, 0, 0]
                    }
                  ]
                  , "replace_name":"true"
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}
