
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035098                       # Number of seconds simulated
sim_ticks                                 35098482174                       # Number of ticks simulated
final_tick                               563146942845                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 232595                       # Simulator instruction rate (inst/s)
host_op_rate                                   293807                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2476912                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902608                       # Number of bytes of host memory used
host_seconds                                 14170.26                       # Real time elapsed on the host
sim_insts                                  3295936216                       # Number of instructions simulated
sim_ops                                    4163316268                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       748928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2000768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1764480                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4519168                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1547392                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1547392                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5851                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15631                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13785                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35306                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12089                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12089                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51056                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21337903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47409                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     57004402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        43763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     50272259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               128756793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51056                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47409                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        43763                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             142228                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44087149                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44087149                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44087149                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51056                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21337903                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47409                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     57004402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        43763                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     50272259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              172843942                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84169023                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31104801                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25358172                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2077157                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13068921                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12150799                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3351043                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92143                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31114519                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170932282                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31104801                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15501842                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37962645                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11044210                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5196377                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15357247                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1004307                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83215038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.545616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45252393     54.38%     54.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2509707      3.02%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4699088      5.65%     63.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4662452      5.60%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2906426      3.49%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2305005      2.77%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1445895      1.74%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1360355      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18073717     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83215038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.369552                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.030822                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32443345                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5137994                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36467879                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224604                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8941208                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5262806                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          256                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205087892                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1391                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8941208                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34799474                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         992259                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       917834                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34291832                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3272423                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197771804                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1360108                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1002259                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277687886                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922690121                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922690121                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105983317                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35143                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9117747                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18298294                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9349436                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117428                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3237512                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186415977                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148477138                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292325                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63051452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192906225                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83215038                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.784258                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897334                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28406584     34.14%     34.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18112105     21.77%     55.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11984119     14.40%     70.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7844926      9.43%     79.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8265910      9.93%     89.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3994995      4.80%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3155230      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717330      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       733839      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83215038                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925024     72.46%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176979     13.86%     86.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174537     13.67%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124200704     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994695      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14359777      9.67%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7905056      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148477138                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.764035                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276540                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008598                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381738179                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249501571                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145074716                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149753678                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       463213                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7104859                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2074                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2258394                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8941208                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         516652                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        89382                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186449794                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       372300                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18298294                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9349436                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         70127                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          331                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1297499                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1156359                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2453858                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146499309                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13698427                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1977829                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21416312                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20773665                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7717885                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.740537                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145116086                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145074716                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92470181                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265391005                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.723612                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348430                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63320814                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2102276                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74273830                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.657777                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.150255                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28067083     37.79%     37.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20858553     28.08%     65.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8665011     11.67%     77.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4323950      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4310988      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1741790      2.35%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1749304      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       936943      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3620208      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74273830                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3620208                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257103852                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381847531                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32663                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 953985                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841690                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841690                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.188086                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.188086                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658093415                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201528055                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188383084                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84169023                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30419727                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24720425                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2074052                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12811735                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11893832                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3215193                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88058                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30537463                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168686129                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30419727                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15109025                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37118406                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11138953                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6138540                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14959496                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       895030                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82813283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.517307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45694877     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3254076      3.93%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2644478      3.19%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6402201      7.73%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1749944      2.11%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2235976      2.70%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1606691      1.94%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          903338      1.09%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18321702     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82813283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361412                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.004136                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31947532                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5951789                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35696012                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       240445                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8977500                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5197973                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41696                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     201745455                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        80865                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8977500                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34286458                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1328370                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1174770                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33541942                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3504238                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194624377                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30769                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1450154                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1090753                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1637                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    272391293                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    908654436                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    908654436                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167129852                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105261441                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39675                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22188                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9605110                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18157314                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9242161                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       143794                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2802820                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         184052861                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38093                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146250396                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       281793                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63523756                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194045256                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5713                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82813283                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766026                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.888288                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28639410     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17915243     21.63%     56.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11606096     14.01%     70.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8665086     10.46%     80.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7481755      9.03%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3871376      4.67%     94.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3305154      3.99%     98.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       620425      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       708738      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82813283                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         856568     71.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            10      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        175057     14.51%     85.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174826     14.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121841406     83.31%     83.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2082291      1.42%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16189      0.01%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14518221      9.93%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7792289      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146250396                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.737580                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1206461                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008249                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    376802329                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    247615321                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142526363                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147456857                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       547326                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7157933                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2857                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          612                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2363064                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8977500                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         540036                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        79457                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    184090955                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       402434                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18157314                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9242161                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21903                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71040                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          612                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1240715                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1165797                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2406512                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143919009                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13618514                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2331387                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21201584                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20299489                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7583070                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.709881                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142618152                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142526363                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92886886                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        262283820                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.693335                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354146                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97911347                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120244452                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63847343                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2078339                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     73835783                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628539                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.141511                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28571572     38.70%     38.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20524406     27.80%     66.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8357414     11.32%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4692315      6.36%     84.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3832172      5.19%     89.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1550915      2.10%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1841221      2.49%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       928460      1.26%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3537308      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     73835783                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97911347                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120244452                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17878478                       # Number of memory references committed
system.switch_cpus1.commit.loads             10999381                       # Number of loads committed
system.switch_cpus1.commit.membars              16190                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17276880                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108344536                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2447989                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3537308                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           254390270                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          377166729                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42759                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1355740                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97911347                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120244452                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97911347                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.859645                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.859645                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.163271                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.163271                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       647478136                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196951505                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      186114676                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32380                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84169023                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30633057                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25128199                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1991326                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12930781                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11966048                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3121588                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86328                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31652224                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             168311855                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30633057                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15087636                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36177429                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10673669                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6503362                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15486532                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       797518                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82983445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.492236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.334461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46806016     56.40%     56.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3608636      4.35%     60.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3162670      3.81%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3404322      4.10%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2994534      3.61%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1552800      1.87%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1016666      1.23%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2677167      3.23%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17760634     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82983445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.363947                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.999689                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33295262                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6090546                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34413277                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       540308                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8644048                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5017354                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6396                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     199597133                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50470                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8644048                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34944245                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2644164                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       776688                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33274145                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2700152                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     192853829                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        12461                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1688367                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       741129                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          147                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    267851100                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    899349386                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    899349386                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166399653                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       101451380                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33296                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17447                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7172809                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19000854                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9902860                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       241015                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3349228                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         181810642                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33283                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146100083                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       276192                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60265320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    184300584                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1583                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82983445                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.760593                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.907988                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29362258     35.38%     35.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17615507     21.23%     56.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11917166     14.36%     70.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7558417      9.11%     80.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7419655      8.94%     89.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4392985      5.29%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3337095      4.02%     98.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       734018      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       646344      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82983445                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1072027     70.21%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            36      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        200834     13.15%     83.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       253994     16.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120205434     82.28%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1996316      1.37%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15849      0.01%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15566281     10.65%     94.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8316203      5.69%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146100083                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.735794                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1526891                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010451                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    376986692                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    242110279                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142013631                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147626974                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       261368                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6933292                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          526                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1052                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2253553                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          572                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8644048                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1893074                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       161643                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    181843925                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       314071                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19000854                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9902860                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17433                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        117189                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         7723                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1052                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1218943                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1112917                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2331860                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143567425                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14628048                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2532656                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22713687                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20351324                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8085639                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.705704                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142158543                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142013631                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92671136                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        258861342                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.687243                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.357995                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98882896                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121057051                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60789950                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31700                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2016114                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74339397                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628437                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.171990                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29534108     39.73%     39.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20221532     27.20%     66.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8280812     11.14%     78.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4238432      5.70%     83.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3654935      4.92%     88.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1792467      2.41%     91.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1980954      2.66%     93.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       998456      1.34%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3637701      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74339397                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98882896                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121057051                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19716859                       # Number of memory references committed
system.switch_cpus2.commit.loads             12067555                       # Number of loads committed
system.switch_cpus2.commit.membars              15850                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17378973                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108918553                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2387140                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3637701                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           252548697                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          372346281                       # The number of ROB writes
system.switch_cpus2.timesIdled                  41172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1185578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98882896                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121057051                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98882896                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851199                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851199                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.174813                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.174813                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       648213324                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      194817804                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      187196275                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31700                       # number of misc regfile writes
system.l2.replacements                          35308                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1877409                       # Total number of references to valid blocks.
system.l2.sampled_refs                          68076                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.578133                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           727.662645                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.124721                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2441.389503                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.400149                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5188.710258                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.841118                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5923.641486                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4682.932806                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5770.196500                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8005.100814                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022207                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000309                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.074505                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000287                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.158347                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000270                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.180775                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.142912                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.176092                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.244296                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33000                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        55614                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        81122                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  169736                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            52496                       # number of Writeback hits
system.l2.Writeback_hits::total                 52496                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33000                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        55614                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        81122                       # number of demand (read+write) hits
system.l2.demand_hits::total                   169736                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33000                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        55614                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        81122                       # number of overall hits
system.l2.overall_hits::total                  169736                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5851                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15631                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13785                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35306                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5851                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15631                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13785                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35306                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5851                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15631                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13785                       # number of overall misses
system.l2.overall_misses::total                 35306                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       701089                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    327889532                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       537064                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    805524742                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       578478                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    744950780                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1880181685                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       701089                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    327889532                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       537064                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    805524742                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       578478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    744950780                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1880181685                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       701089                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    327889532                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       537064                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    805524742                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       578478                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    744950780                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1880181685                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38851                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71245                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        94907                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              205042                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        52496                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             52496                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38851                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71245                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        94907                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               205042                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38851                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71245                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        94907                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              205042                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.150601                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.219398                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.145247                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.172189                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.150601                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.219398                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.145247                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.172189                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.150601                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.219398                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.145247                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.172189                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 50077.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 56039.913177                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 41312.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 51533.794511                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 48206.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 54040.680450                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53253.885600                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 50077.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 56039.913177                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 41312.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 51533.794511                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 48206.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 54040.680450                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53253.885600                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 50077.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 56039.913177                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 41312.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 51533.794511                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 48206.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 54040.680450                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53253.885600                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12089                       # number of writebacks
system.l2.writebacks::total                     12089                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5851                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15631                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13785                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            35306                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5851                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15631                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35306                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15631                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35306                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       620939                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    294105701                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       461636                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    714982242                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       509473                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    665682384                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1676362375                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       620939                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    294105701                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       461636                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    714982242                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       509473                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    665682384                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1676362375                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       620939                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    294105701                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       461636                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    714982242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       509473                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    665682384                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1676362375                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.150601                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.219398                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.145247                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.172189                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.150601                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.219398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.145247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.172189                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.150601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.219398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.145247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.172189                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44352.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50265.886344                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35510.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 45741.298829                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42456.083333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48290.343417                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47480.948706                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 44352.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50265.886344                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35510.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 45741.298829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 42456.083333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 48290.343417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47480.948706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 44352.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50265.886344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35510.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 45741.298829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 42456.083333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 48290.343417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47480.948706                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996373                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015364880                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193012.699784                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996373                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15357231                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15357231                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15357231                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15357231                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15357231                       # number of overall hits
system.cpu0.icache.overall_hits::total       15357231                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       976675                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       976675                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       976675                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       976675                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       976675                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       976675                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15357247                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15357247                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15357247                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15357247                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15357247                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15357247                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 61042.187500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61042.187500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 61042.187500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61042.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 61042.187500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61042.187500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       812213                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       812213                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       812213                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       812213                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       812213                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       812213                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 58015.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58015.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 58015.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58015.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 58015.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58015.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38851                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169192108                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39107                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.389342                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.597366                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.402634                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904677                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095323                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10450232                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10450232                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17508009                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17508009                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17508009                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17508009                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       101794                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       101794                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       101794                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        101794                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       101794                       # number of overall misses
system.cpu0.dcache.overall_misses::total       101794                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3317010311                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3317010311                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3317010311                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3317010311                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3317010311                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3317010311                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10552026                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10552026                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17609803                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17609803                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17609803                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17609803                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009647                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009647                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005781                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005781                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005781                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005781                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32585.518901                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32585.518901                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32585.518901                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32585.518901                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32585.518901                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32585.518901                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10268                       # number of writebacks
system.cpu0.dcache.writebacks::total            10268                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        62943                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        62943                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        62943                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        62943                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        62943                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        62943                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38851                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38851                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38851                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38851                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38851                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38851                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    587841649                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    587841649                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    587841649                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    587841649                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    587841649                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    587841649                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15130.669712                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15130.669712                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15130.669712                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15130.669712                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15130.669712                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15130.669712                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996657                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017080164                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050564.846774                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996657                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14959479                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14959479                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14959479                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14959479                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14959479                       # number of overall hits
system.cpu1.icache.overall_hits::total       14959479                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       743268                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       743268                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       743268                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       743268                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       743268                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       743268                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14959496                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14959496                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14959496                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14959496                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14959496                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14959496                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 43721.647059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 43721.647059                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 43721.647059                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 43721.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 43721.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 43721.647059                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       575401                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       575401                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       575401                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       575401                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       575401                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       575401                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44261.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44261.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 44261.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44261.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 44261.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44261.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71245                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180512012                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71501                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2524.608215                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.431588                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.568412                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.900123                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.099877                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10345152                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10345152                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6846718                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6846718                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21509                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21509                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16190                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16190                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17191870                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17191870                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17191870                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17191870                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       151898                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       151898                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       151898                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        151898                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       151898                       # number of overall misses
system.cpu1.dcache.overall_misses::total       151898                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4771773898                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4771773898                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4771773898                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4771773898                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4771773898                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4771773898                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10497050                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10497050                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6846718                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6846718                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16190                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16190                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17343768                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17343768                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17343768                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17343768                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014471                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014471                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008758                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008758                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008758                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008758                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31414.329998                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31414.329998                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31414.329998                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31414.329998                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31414.329998                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31414.329998                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20411                       # number of writebacks
system.cpu1.dcache.writebacks::total            20411                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80653                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80653                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80653                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80653                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80653                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80653                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71245                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71245                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71245                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71245                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71245                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71245                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1324490179                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1324490179                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1324490179                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1324490179                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1324490179                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1324490179                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006787                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006787                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004108                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004108                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004108                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004108                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18590.640452                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18590.640452                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18590.640452                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18590.640452                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18590.640452                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18590.640452                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.998707                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012523080                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1834280.942029                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.998707                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017626                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.883011                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15486517                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15486517                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15486517                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15486517                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15486517                       # number of overall hits
system.cpu2.icache.overall_hits::total       15486517                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       799989                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       799989                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       799989                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       799989                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       799989                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       799989                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15486532                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15486532                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15486532                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15486532                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15486532                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15486532                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 53332.600000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 53332.600000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 53332.600000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 53332.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 53332.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 53332.600000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           12                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           12                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           12                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       605948                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       605948                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       605948                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       605948                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       605948                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       605948                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50495.666667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50495.666667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50495.666667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50495.666667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50495.666667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50495.666667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 94907                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191191704                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 95163                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2009.097065                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.876975                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.123025                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.917488                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.082512                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11496116                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11496116                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7617445                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7617445                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16701                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16701                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15850                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15850                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19113561                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19113561                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19113561                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19113561                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       354175                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       354175                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           60                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       354235                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        354235                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       354235                       # number of overall misses
system.cpu2.dcache.overall_misses::total       354235                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10040297120                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10040297120                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2426597                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2426597                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10042723717                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10042723717                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10042723717                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10042723717                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11850291                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11850291                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7617505                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7617505                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15850                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15850                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19467796                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19467796                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19467796                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19467796                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029887                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029887                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000008                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018196                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018196                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018196                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018196                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28348.407200                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28348.407200                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 40443.283333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 40443.283333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28350.455819                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28350.455819                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28350.455819                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28350.455819                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21817                       # number of writebacks
system.cpu2.dcache.writebacks::total            21817                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       259268                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       259268                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           60                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       259328                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       259328                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       259328                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       259328                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        94907                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        94907                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        94907                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        94907                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        94907                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        94907                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1538181815                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1538181815                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1538181815                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1538181815                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1538181815                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1538181815                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008009                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008009                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004875                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004875                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004875                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004875                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16207.253575                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16207.253575                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16207.253575                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16207.253575                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16207.253575                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16207.253575                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
