204d98d1d7d42247de8225cf46f47525f61adf63
[vsg] fix _i/_o for several modules
diff --git a/hw/ip/usbdev/rtl/usbdev_flop_2syncpulse.sv b/hw/ip/usbdev/rtl/usbdev_flop_2syncpulse.sv
index a75572604..9889b0a1f 100644
--- a/hw/ip/usbdev/rtl/usbdev_flop_2syncpulse.sv
+++ b/hw/ip/usbdev/rtl/usbdev_flop_2syncpulse.sv
@@ -9,8 +9,8 @@ module usbdev_flop_2syncpulse #(
 ) (
   input  logic             clk_i,    // receive clock
   input  logic             rst_ni,
-  input  logic [Width-1:0] d,
-  output logic [Width-1:0] q
+  input  logic [Width-1:0] d_i,
+  output logic [Width-1:0] q_o
 );
 
   // double-flop synchronizer cell
@@ -18,8 +18,8 @@ module usbdev_flop_2syncpulse #(
   prim_flop_2sync #(.Width (Width)) prim_flop_2sync (
     .clk_i,
     .rst_ni,
-    .d,
-    .q (d_sync)
+    .d_i,
+    .q_o(d_sync)
   );
 
   // delay d_sync by 1 cycle
@@ -33,6 +33,6 @@ module usbdev_flop_2syncpulse #(
   end
 
   // rising edge detection
-  assign q = d_sync & ~d_sync_q;
+  assign q_o = d_sync & ~d_sync_q;
 
 endmodule