// Seed: 4112086835
module module_0 ();
endmodule
module module_1 (
    output tri1 id_0
);
  wire id_2;
  module_0();
  wire id_3;
endmodule
module module_2 (
    input wire id_0
);
  supply1 id_2, id_3, id_4, id_5;
  supply1 id_6;
  always id_5 = id_6;
  id_7 :
  assert property (@(1 or {id_4{1}} or 1'b0) id_6)
  else;
  tri1 id_8;
  wire id_9;
  wire id_10;
  assign id_8 = 1'b0;
  tri0 id_11 = id_4;
  module_0();
  wire id_12;
  supply0 id_13 = 1;
endmodule
