// Seed: 2807081523
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output id_3,
    input id_4,
    input logic id_5,
    input id_6,
    output logic id_7,
    input logic id_8,
    input id_9
);
  assign id_3 = 1 ? id_0 < id_1 : id_1;
endmodule
