<?xml version="1.0" encoding="utf-8"?>
<!-- HMAC is: acbb3f99bb568da4e9203649a39bd1e88a75939bb52b5b0ea28b72aa6223dffd -->
<chipwatcher version="3.040000" project_name="UDP_EXAMPLE" chip_name="EG4S20BG256">
	<watcher_nodes>
		<bus name="u4_trimac_block/u1_rgmii_interface/gmii_rxd[7:0]" clock="phy1_rgmii_rx_clk" inst="auto_created_cwc1" type="USER_PROBE" is_enabled="yes">
			<net name="u4_trimac_block/u1_rgmii_interface/gmii_rxd[7]" const="false" data="enable" trig="enable"/>
			<net name="u4_trimac_block/u1_rgmii_interface/gmii_rxd[6]" const="false" data="enable" trig="enable"/>
			<net name="u4_trimac_block/u1_rgmii_interface/gmii_rxd[5]" const="false" data="enable" trig="enable"/>
			<net name="u4_trimac_block/u1_rgmii_interface/gmii_rxd[4]" const="false" data="enable" trig="enable"/>
			<net name="u4_trimac_block/u1_rgmii_interface/gmii_rxd[3]" const="false" data="enable" trig="enable"/>
			<net name="u4_trimac_block/u1_rgmii_interface/gmii_rxd[2]" const="false" data="enable" trig="enable"/>
			<net name="u4_trimac_block/u1_rgmii_interface/gmii_rxd[1]" const="false" data="enable" trig="enable"/>
			<net name="u4_trimac_block/u1_rgmii_interface/gmii_rxd[0]" const="false" data="enable" trig="enable"/>
		</bus>
		<net name="u4_trimac_block/u1_rgmii_interface/gmii_rx_dv" clock="phy1_rgmii_rx_clk" inst="auto_created_cwc1" type="USER_PROBE" is_enabled="yes" const="false" trig="enable" data="enable"/>
		<net name="u4_trimac_block/u1_rgmii_interface/gmii_rx_er" clock="phy1_rgmii_rx_clk" inst="auto_created_cwc1" type="USER_PROBE" is_enabled="yes" const="false" trig="enable" data="enable"/>
		<net name="rx_valid" clock="phy1_rgmii_rx_clk" inst="auto_created_cwc1" type="USER_PROBE" is_enabled="yes" const="false" trig="enable" data="enable"/>
		<bus name="rx_data[7:0]" clock="phy1_rgmii_rx_clk" inst="auto_created_cwc1" type="USER_PROBE" is_enabled="yes">
			<net name="rx_data[7]" const="false" data="enable" trig="enable"/>
			<net name="rx_data[6]" const="false" data="enable" trig="enable"/>
			<net name="rx_data[5]" const="false" data="enable" trig="enable"/>
			<net name="rx_data[4]" const="false" data="enable" trig="enable"/>
			<net name="rx_data[3]" const="false" data="enable" trig="enable"/>
			<net name="rx_data[2]" const="false" data="enable" trig="enable"/>
			<net name="rx_data[1]" const="false" data="enable" trig="enable"/>
			<net name="rx_data[0]" const="false" data="enable" trig="enable"/>
		</bus>
		<net name="rx_correct_frame" clock="phy1_rgmii_rx_clk" inst="auto_created_cwc1" type="USER_PROBE" is_enabled="yes" const="false" trig="enable" data="enable"/>
		<net name="rx_error_frame" clock="phy1_rgmii_rx_clk" inst="auto_created_cwc1" type="USER_PROBE" is_enabled="yes" const="false" trig="enable" data="enable"/>
		<net name="debug_temac_tx_valid" clock="u_clk_gen/u_pll_0/clk0_out" inst="auto_created_cwc2" type="USER_PROBE" is_enabled="yes" const="false" trig="enable" data="enable"/>
		<bus name="debug_rx_data[7:0]" clock="u_clk_gen/u_pll_0/clk0_out" inst="auto_created_cwc2" type="USER_PROBE" is_enabled="yes">
			<net name="debug_rx_data[7]" const="false" data="enable" trig="enable"/>
			<net name="debug_rx_data[6]" const="false" data="enable" trig="enable"/>
			<net name="debug_rx_data[5]" const="false" data="enable" trig="enable"/>
			<net name="debug_rx_data[4]" const="false" data="enable" trig="enable"/>
			<net name="debug_rx_data[3]" const="false" data="enable" trig="enable"/>
			<net name="debug_rx_data[2]" const="false" data="enable" trig="enable"/>
			<net name="debug_rx_data[1]" const="false" data="enable" trig="enable"/>
			<net name="debug_rx_data[0]" const="false" data="enable" trig="enable"/>
		</bus>
		<bus name="debug_tx_data[7:0]" clock="u_clk_gen/u_pll_0/clk0_out" inst="auto_created_cwc2" type="USER_PROBE" is_enabled="yes">
			<net name="debug_tx_data[7]" const="false" data="enable" trig="enable"/>
			<net name="debug_tx_data[6]" const="false" data="enable" trig="enable"/>
			<net name="debug_tx_data[5]" const="false" data="enable" trig="enable"/>
			<net name="debug_tx_data[4]" const="false" data="enable" trig="enable"/>
			<net name="debug_tx_data[3]" const="false" data="enable" trig="enable"/>
			<net name="debug_tx_data[2]" const="false" data="enable" trig="enable"/>
			<net name="debug_tx_data[1]" const="false" data="enable" trig="enable"/>
			<net name="debug_tx_data[0]" const="false" data="enable" trig="enable"/>
		</bus>
		<net name="debug_temac_rx_valid" clock="u_clk_gen/u_pll_0/clk0_out" inst="auto_created_cwc2" type="USER_PROBE" is_enabled="yes" const="false" trig="enable" data="enable"/>
		<bus name="debug_app_tx_data[7:0]" clock="u_clk_gen/u_pll_0/clk0_out" inst="auto_created_cwc2" type="USER_PROBE" is_enabled="yes">
			<net name="debug_app_tx_data[7]" const="false" data="enable" trig="enable"/>
			<net name="debug_app_tx_data[6]" const="false" data="enable" trig="enable"/>
			<net name="debug_app_tx_data[5]" const="false" data="enable" trig="enable"/>
			<net name="debug_app_tx_data[4]" const="false" data="enable" trig="enable"/>
			<net name="debug_app_tx_data[3]" const="false" data="enable" trig="enable"/>
			<net name="debug_app_tx_data[2]" const="false" data="enable" trig="enable"/>
			<net name="debug_app_tx_data[1]" const="false" data="enable" trig="enable"/>
			<net name="debug_app_tx_data[0]" const="false" data="enable" trig="enable"/>
		</bus>
		<net name="debug_rx_valid" clock="u_clk_gen/u_pll_0/clk0_out" inst="auto_created_cwc2" type="USER_PROBE" is_enabled="yes" const="false" trig="enable" data="enable"/>
		<bus name="debug_temac_rx_data[7:0]" clock="u_clk_gen/u_pll_0/clk0_out" inst="auto_created_cwc2" type="USER_PROBE" is_enabled="yes">
			<net name="debug_temac_rx_data[7]" const="false" data="enable" trig="enable"/>
			<net name="debug_temac_rx_data[6]" const="false" data="enable" trig="enable"/>
			<net name="debug_temac_rx_data[5]" const="false" data="enable" trig="enable"/>
			<net name="debug_temac_rx_data[4]" const="false" data="enable" trig="enable"/>
			<net name="debug_temac_rx_data[3]" const="false" data="enable" trig="enable"/>
			<net name="debug_temac_rx_data[2]" const="false" data="enable" trig="enable"/>
			<net name="debug_temac_rx_data[1]" const="false" data="enable" trig="enable"/>
			<net name="debug_temac_rx_data[0]" const="false" data="enable" trig="enable"/>
		</bus>
		<bus name="debug_app_rx_data[7:0]" clock="u_clk_gen/u_pll_0/clk0_out" inst="auto_created_cwc2" type="USER_PROBE" is_enabled="yes">
			<net name="debug_app_rx_data[7]" const="false" data="enable" trig="enable"/>
			<net name="debug_app_rx_data[6]" const="false" data="enable" trig="enable"/>
			<net name="debug_app_rx_data[5]" const="false" data="enable" trig="enable"/>
			<net name="debug_app_rx_data[4]" const="false" data="enable" trig="enable"/>
			<net name="debug_app_rx_data[3]" const="false" data="enable" trig="enable"/>
			<net name="debug_app_rx_data[2]" const="false" data="enable" trig="enable"/>
			<net name="debug_app_rx_data[1]" const="false" data="enable" trig="enable"/>
			<net name="debug_app_rx_data[0]" const="false" data="enable" trig="enable"/>
		</bus>
		<bus name="debug_temac_tx_data[7:0]" clock="u_clk_gen/u_pll_0/clk0_out" inst="auto_created_cwc2" type="USER_PROBE" is_enabled="yes">
			<net name="debug_temac_tx_data[7]" const="false" data="enable" trig="enable"/>
			<net name="debug_temac_tx_data[6]" const="false" data="enable" trig="enable"/>
			<net name="debug_temac_tx_data[5]" const="false" data="enable" trig="enable"/>
			<net name="debug_temac_tx_data[4]" const="false" data="enable" trig="enable"/>
			<net name="debug_temac_tx_data[3]" const="false" data="enable" trig="enable"/>
			<net name="debug_temac_tx_data[2]" const="false" data="enable" trig="enable"/>
			<net name="debug_temac_tx_data[1]" const="false" data="enable" trig="enable"/>
			<net name="debug_temac_tx_data[0]" const="false" data="enable" trig="enable"/>
		</bus>
		<net name="debug_tx_valid" clock="u_clk_gen/u_pll_0/clk0_out" inst="auto_created_cwc2" type="USER_PROBE" is_enabled="yes" const="false" trig="enable" data="enable"/>
		<net name="debug_app_rx_data_valid" clock="u_clk_gen/u_pll_0/clk0_out" inst="auto_created_cwc2" type="USER_PROBE" is_enabled="yes" const="false" trig="enable" data="enable"/>
		<net name="debug_app_tx_data_valid" clock="u_clk_gen/u_pll_0/clk0_out" inst="auto_created_cwc2" type="USER_PROBE" is_enabled="yes" const="false" trig="enable" data="enable"/>
	</watcher_nodes>
	<instance name="auto_created_cwc1" id="0" ipgen="false" inst_enable="true">
		<clock clk_name="phy1_rgmii_rx_clk"/>
		<config bram_name="auto_created_cwc1/wrapper_cwc_top/U_cwc_ram" debughub_name="" input_pipe_num="0" output_pipe_num="0" pwr_on_trigger="disable" capture_mode="disable" sample_depth="256"/>
		<signal_vec>
			<watcher_nodes>
				<bus name="u4_trimac_block/u1_rgmii_interface/gmii_rxd[7:0]" op="dont_care" capture_op="dont_care">
					<net name="u4_trimac_block/u1_rgmii_interface/gmii_rxd[7]" cond="low" capture_cond="low"/>
					<net name="u4_trimac_block/u1_rgmii_interface/gmii_rxd[6]" cond="low" capture_cond="low"/>
					<net name="u4_trimac_block/u1_rgmii_interface/gmii_rxd[5]" cond="low" capture_cond="low"/>
					<net name="u4_trimac_block/u1_rgmii_interface/gmii_rxd[4]" cond="low" capture_cond="low"/>
					<net name="u4_trimac_block/u1_rgmii_interface/gmii_rxd[3]" cond="low" capture_cond="low"/>
					<net name="u4_trimac_block/u1_rgmii_interface/gmii_rxd[2]" cond="low" capture_cond="low"/>
					<net name="u4_trimac_block/u1_rgmii_interface/gmii_rxd[1]" cond="low" capture_cond="low"/>
					<net name="u4_trimac_block/u1_rgmii_interface/gmii_rxd[0]" cond="low" capture_cond="low"/>
				</bus>
				<net name="u4_trimac_block/u1_rgmii_interface/gmii_rx_dv" cond="any" capture_cond="any"/>
				<net name="u4_trimac_block/u1_rgmii_interface/gmii_rx_er" cond="any" capture_cond="any"/>
				<net name="rx_valid" cond="any" capture_cond="any"/>
				<bus name="rx_data[7:0]" op="dont_care" capture_op="dont_care">
					<net name="rx_data[7]" cond="low" capture_cond="low"/>
					<net name="rx_data[6]" cond="low" capture_cond="low"/>
					<net name="rx_data[5]" cond="low" capture_cond="low"/>
					<net name="rx_data[4]" cond="low" capture_cond="low"/>
					<net name="rx_data[3]" cond="low" capture_cond="low"/>
					<net name="rx_data[2]" cond="low" capture_cond="low"/>
					<net name="rx_data[1]" cond="low" capture_cond="low"/>
					<net name="rx_data[0]" cond="low" capture_cond="low"/>
				</bus>
				<net name="rx_correct_frame" cond="any" capture_cond="any"/>
				<net name="rx_error_frame" cond="any" capture_cond="any"/>
			</watcher_nodes>
		</signal_vec>
		<trigger name="auto_created_cwc1_trigger" position="127" window_num="1" window_depth="256">
			<condition level="1" enabled="yes" type="basic_and" capture_type="basic_and"/>
		</trigger>
		<logic_eram name="auto_created_cwc1/wrapper_cwc_top/U_cwc_ram" width="21" depth="256">
			<phy_eram name="auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5" wid="0x0012" rid="0x0012" model_type="AL_PHY_BRAM" width_a="9" width_b="9" debuggable="enable" initialized="disable" width="9" depth="256" address_offset="0" data_offset="0" address_step="1" num_section="1" section_size="21" width_per_section="9" bytes_in_per_section="1" working_mode_depth="1024" working_mode_width="9" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
			<phy_eram name="auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_15" wid="0x0013" rid="0x0013" model_type="AL_PHY_BRAM" width_a="9" width_b="9" debuggable="enable" initialized="disable" width="9" depth="256" address_offset="0" data_offset="9" address_step="1" num_section="1" section_size="21" width_per_section="9" bytes_in_per_section="1" working_mode_depth="1024" working_mode_width="9" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
			<phy_eram name="auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_25" wid="0x0014" rid="0x0014" model_type="AL_PHY_BRAM" width_a="4" width_b="4" debuggable="enable" initialized="disable" width="3" depth="256" address_offset="0" data_offset="18" address_step="1" num_section="1" section_size="21" width_per_section="3" bytes_in_per_section="1" working_mode_depth="2048" working_mode_width="4" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
		</logic_eram>
	</instance>
	<instance name="auto_created_cwc2" id="1" ipgen="false" inst_enable="true">
		<clock clk_name="u_clk_gen/u_pll_0/clk0_out"/>
		<config bram_name="auto_created_cwc2/wrapper_cwc_top/U_cwc_ram" debughub_name="" input_pipe_num="0" output_pipe_num="0" pwr_on_trigger="disable" capture_mode="disable" sample_depth="1024"/>
		<signal_vec>
			<watcher_nodes>
				<net name="debug_temac_tx_valid" cond="any" capture_cond="any"/>
				<bus name="debug_rx_data[7:0]" op="dont_care" capture_op="dont_care">
					<net name="debug_rx_data[7]" cond="low" capture_cond="low"/>
					<net name="debug_rx_data[6]" cond="low" capture_cond="low"/>
					<net name="debug_rx_data[5]" cond="low" capture_cond="low"/>
					<net name="debug_rx_data[4]" cond="low" capture_cond="low"/>
					<net name="debug_rx_data[3]" cond="low" capture_cond="low"/>
					<net name="debug_rx_data[2]" cond="low" capture_cond="low"/>
					<net name="debug_rx_data[1]" cond="low" capture_cond="low"/>
					<net name="debug_rx_data[0]" cond="low" capture_cond="low"/>
				</bus>
				<bus name="debug_tx_data[7:0]" op="dont_care" capture_op="dont_care">
					<net name="debug_tx_data[7]" cond="low" capture_cond="low"/>
					<net name="debug_tx_data[6]" cond="low" capture_cond="low"/>
					<net name="debug_tx_data[5]" cond="low" capture_cond="low"/>
					<net name="debug_tx_data[4]" cond="low" capture_cond="low"/>
					<net name="debug_tx_data[3]" cond="low" capture_cond="low"/>
					<net name="debug_tx_data[2]" cond="low" capture_cond="low"/>
					<net name="debug_tx_data[1]" cond="low" capture_cond="low"/>
					<net name="debug_tx_data[0]" cond="low" capture_cond="low"/>
				</bus>
				<net name="debug_temac_rx_valid" cond="any" capture_cond="any"/>
				<bus name="debug_app_tx_data[7:0]" op="dont_care" capture_op="dont_care">
					<net name="debug_app_tx_data[7]" cond="low" capture_cond="low"/>
					<net name="debug_app_tx_data[6]" cond="low" capture_cond="low"/>
					<net name="debug_app_tx_data[5]" cond="low" capture_cond="low"/>
					<net name="debug_app_tx_data[4]" cond="low" capture_cond="low"/>
					<net name="debug_app_tx_data[3]" cond="low" capture_cond="low"/>
					<net name="debug_app_tx_data[2]" cond="low" capture_cond="low"/>
					<net name="debug_app_tx_data[1]" cond="low" capture_cond="low"/>
					<net name="debug_app_tx_data[0]" cond="low" capture_cond="low"/>
				</bus>
				<net name="debug_rx_valid" cond="any" capture_cond="any"/>
				<bus name="debug_temac_rx_data[7:0]" op="dont_care" capture_op="dont_care">
					<net name="debug_temac_rx_data[7]" cond="low" capture_cond="low"/>
					<net name="debug_temac_rx_data[6]" cond="low" capture_cond="low"/>
					<net name="debug_temac_rx_data[5]" cond="low" capture_cond="low"/>
					<net name="debug_temac_rx_data[4]" cond="low" capture_cond="low"/>
					<net name="debug_temac_rx_data[3]" cond="low" capture_cond="low"/>
					<net name="debug_temac_rx_data[2]" cond="low" capture_cond="low"/>
					<net name="debug_temac_rx_data[1]" cond="low" capture_cond="low"/>
					<net name="debug_temac_rx_data[0]" cond="low" capture_cond="low"/>
				</bus>
				<bus name="debug_app_rx_data[7:0]" op="dont_care" capture_op="dont_care">
					<net name="debug_app_rx_data[7]" cond="low" capture_cond="low"/>
					<net name="debug_app_rx_data[6]" cond="low" capture_cond="low"/>
					<net name="debug_app_rx_data[5]" cond="low" capture_cond="low"/>
					<net name="debug_app_rx_data[4]" cond="low" capture_cond="low"/>
					<net name="debug_app_rx_data[3]" cond="low" capture_cond="low"/>
					<net name="debug_app_rx_data[2]" cond="low" capture_cond="low"/>
					<net name="debug_app_rx_data[1]" cond="low" capture_cond="low"/>
					<net name="debug_app_rx_data[0]" cond="low" capture_cond="low"/>
				</bus>
				<bus name="debug_temac_tx_data[7:0]" op="dont_care" capture_op="dont_care">
					<net name="debug_temac_tx_data[7]" cond="low" capture_cond="low"/>
					<net name="debug_temac_tx_data[6]" cond="low" capture_cond="low"/>
					<net name="debug_temac_tx_data[5]" cond="low" capture_cond="low"/>
					<net name="debug_temac_tx_data[4]" cond="low" capture_cond="low"/>
					<net name="debug_temac_tx_data[3]" cond="low" capture_cond="low"/>
					<net name="debug_temac_tx_data[2]" cond="low" capture_cond="low"/>
					<net name="debug_temac_tx_data[1]" cond="low" capture_cond="low"/>
					<net name="debug_temac_tx_data[0]" cond="low" capture_cond="low"/>
				</bus>
				<net name="debug_tx_valid" cond="any" capture_cond="any"/>
				<net name="debug_app_rx_data_valid" cond="any" capture_cond="any"/>
				<net name="debug_app_tx_data_valid" cond="any" capture_cond="any"/>
			</watcher_nodes>
		</signal_vec>
		<trigger name="auto_created_cwc2_trigger" position="127" window_num="1" window_depth="1024">
			<condition level="1" enabled="yes" type="basic_and" capture_type="basic_and"/>
		</trigger>
		<logic_eram name="auto_created_cwc2/wrapper_cwc_top/U_cwc_ram" width="54" depth="1024">
			<phy_eram name="auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_5" wid="0x0015" rid="0x0015" model_type="AL_PHY_BRAM" width_a="9" width_b="9" debuggable="enable" initialized="disable" width="9" depth="1024" address_offset="0" data_offset="0" address_step="1" num_section="1" section_size="54" width_per_section="9" bytes_in_per_section="1" working_mode_depth="1024" working_mode_width="9" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
			<phy_eram name="auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_15" wid="0x0016" rid="0x0016" model_type="AL_PHY_BRAM" width_a="9" width_b="9" debuggable="enable" initialized="disable" width="9" depth="1024" address_offset="0" data_offset="9" address_step="1" num_section="1" section_size="54" width_per_section="9" bytes_in_per_section="1" working_mode_depth="1024" working_mode_width="9" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
			<phy_eram name="auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_25" wid="0x0017" rid="0x0017" model_type="AL_PHY_BRAM" width_a="9" width_b="9" debuggable="enable" initialized="disable" width="9" depth="1024" address_offset="0" data_offset="18" address_step="1" num_section="1" section_size="54" width_per_section="9" bytes_in_per_section="1" working_mode_depth="1024" working_mode_width="9" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
			<phy_eram name="auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_35" wid="0x0018" rid="0x0018" model_type="AL_PHY_BRAM" width_a="9" width_b="9" debuggable="enable" initialized="disable" width="9" depth="1024" address_offset="0" data_offset="27" address_step="1" num_section="1" section_size="54" width_per_section="9" bytes_in_per_section="1" working_mode_depth="1024" working_mode_width="9" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
			<phy_eram name="auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_45" wid="0x0019" rid="0x0019" model_type="AL_PHY_BRAM" width_a="9" width_b="9" debuggable="enable" initialized="disable" width="9" depth="1024" address_offset="0" data_offset="36" address_step="1" num_section="1" section_size="54" width_per_section="9" bytes_in_per_section="1" working_mode_depth="1024" working_mode_width="9" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
			<phy_eram name="auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_55" wid="0x001A" rid="0x001A" model_type="AL_PHY_BRAM" width_a="9" width_b="9" debuggable="enable" initialized="disable" width="9" depth="1024" address_offset="0" data_offset="45" address_step="1" num_section="1" section_size="54" width_per_section="9" bytes_in_per_section="1" working_mode_depth="1024" working_mode_width="9" working_mode_ecc="disable" working_mode_num_byte="1" working_mode_super_wide="disable"/>
		</logic_eram>
	</instance>
</chipwatcher>
