
bluetooth_rxtx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006908  00004000  00004000  00004000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .persistent   00000020  10000000  10000000  00018000  2**0
                  ALLOC
  2 .data         00000df4  10000020  0000a908  00010020  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000029a8  10000e18  0000b6fc  00010e18  2**3
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00010e14  2**0
                  CONTENTS, READONLY
  5 .comment      0000001f  00000000  00000000  00010e3d  2**0
                  CONTENTS, READONLY
  6 .debug_info   00010361  00000000  00000000  00010e5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003cbe  00000000  00000000  000211bd  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00006c7a  00000000  00000000  00024e7b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000998  00000000  00000000  0002baf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000a40  00000000  00000000  0002c490  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000419a  00000000  00000000  0002ced0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00003376  00000000  00000000  0003106a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  000016fc  00000000  00000000  000343e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00004000 <_NVIC_Handler_Functions>:
    4000:	e0 3f 00 10 69 87 00 00 bd 87 00 00 bd 87 00 00     .?..i...........
    4010:	bd 87 00 00 bd 87 00 00 bd 87 00 00 00 00 00 00     ................
    4020:	00 00 00 00 00 00 00 00 00 00 00 00 bd 87 00 00     ................
    4030:	bd 87 00 00 00 00 00 00 bd 87 00 00 bd 87 00 00     ................
    4040:	bd 87 00 00 01 50 00 00 bd 87 00 00 bd 87 00 00     .....P..........
    4050:	bd 87 00 00 bd 87 00 00 bd 87 00 00 bd 87 00 00     ................
    4060:	bd 87 00 00 bd 87 00 00 bd 87 00 00 bd 87 00 00     ................
    4070:	bd 87 00 00 bd 87 00 00 bd 87 00 00 bd 87 00 00     ................
    4080:	bd 87 00 00 bd 87 00 00 bd 87 00 00 bd 87 00 00     ................
    4090:	bd 87 00 00 41 51 00 00 bd 87 00 00 bd 87 00 00     ....AQ..........
    40a0:	65 87 00 00 bd 87 00 00 75 51 00 00 bd 87 00 00     e.......uQ......
    40b0:	bd 87 00 00 bd 87 00 00 bd 87 00 00 bd 87 00 00     ................
    40c0:	bd 87 00 00 bd 87 00 00 bd 87 00 00                 ............

000040cc <deregister_tm_clones>:
    40cc:	b508      	push	{r3, lr}
    40ce:	f640 6014 	movw	r0, #3604	; 0xe14
    40d2:	4b07      	ldr	r3, [pc, #28]	; (40f0 <deregister_tm_clones+0x24>)
    40d4:	f2c1 0000 	movt	r0, #4096	; 0x1000
    40d8:	1a1b      	subs	r3, r3, r0
    40da:	2b06      	cmp	r3, #6
    40dc:	d800      	bhi.n	40e0 <deregister_tm_clones+0x14>
    40de:	bd08      	pop	{r3, pc}
    40e0:	f240 0300 	movw	r3, #0
    40e4:	f2c0 0300 	movt	r3, #0
    40e8:	2b00      	cmp	r3, #0
    40ea:	d0f8      	beq.n	40de <deregister_tm_clones+0x12>
    40ec:	4798      	blx	r3
    40ee:	e7f6      	b.n	40de <deregister_tm_clones+0x12>
    40f0:	10000e17 	.word	0x10000e17

000040f4 <register_tm_clones>:
    40f4:	b508      	push	{r3, lr}
    40f6:	f640 6014 	movw	r0, #3604	; 0xe14
    40fa:	f640 6314 	movw	r3, #3604	; 0xe14
    40fe:	f2c1 0300 	movt	r3, #4096	; 0x1000
    4102:	f2c1 0000 	movt	r0, #4096	; 0x1000
    4106:	1a1b      	subs	r3, r3, r0
    4108:	109b      	asrs	r3, r3, #2
    410a:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
    410e:	1059      	asrs	r1, r3, #1
    4110:	d100      	bne.n	4114 <register_tm_clones+0x20>
    4112:	bd08      	pop	{r3, pc}
    4114:	f240 0200 	movw	r2, #0
    4118:	f2c0 0200 	movt	r2, #0
    411c:	2a00      	cmp	r2, #0
    411e:	d0f8      	beq.n	4112 <register_tm_clones+0x1e>
    4120:	4790      	blx	r2
    4122:	e7f6      	b.n	4112 <register_tm_clones+0x1e>

00004124 <__do_global_dtors_aux>:
    4124:	b510      	push	{r4, lr}
    4126:	f640 6418 	movw	r4, #3608	; 0xe18
    412a:	f2c1 0400 	movt	r4, #4096	; 0x1000
    412e:	7823      	ldrb	r3, [r4, #0]
    4130:	b973      	cbnz	r3, 4150 <__do_global_dtors_aux+0x2c>
    4132:	f7ff ffcb 	bl	40cc <deregister_tm_clones>
    4136:	f240 0300 	movw	r3, #0
    413a:	f2c0 0300 	movt	r3, #0
    413e:	b12b      	cbz	r3, 414c <__do_global_dtors_aux+0x28>
    4140:	f64a 00e0 	movw	r0, #43232	; 0xa8e0
    4144:	f2c0 0000 	movt	r0, #0
    4148:	f3af 8000 	nop.w
    414c:	2301      	movs	r3, #1
    414e:	7023      	strb	r3, [r4, #0]
    4150:	bd10      	pop	{r4, pc}
    4152:	bf00      	nop

00004154 <frame_dummy>:
    4154:	b508      	push	{r3, lr}
    4156:	f240 0300 	movw	r3, #0
    415a:	f2c0 0300 	movt	r3, #0
    415e:	b14b      	cbz	r3, 4174 <frame_dummy+0x20>
    4160:	f64a 00e0 	movw	r0, #43232	; 0xa8e0
    4164:	f640 611c 	movw	r1, #3612	; 0xe1c
    4168:	f2c0 0000 	movt	r0, #0
    416c:	f2c1 0100 	movt	r1, #4096	; 0x1000
    4170:	f3af 8000 	nop.w
    4174:	f640 6014 	movw	r0, #3604	; 0xe14
    4178:	f2c1 0000 	movt	r0, #4096	; 0x1000
    417c:	6803      	ldr	r3, [r0, #0]
    417e:	b12b      	cbz	r3, 418c <frame_dummy+0x38>
    4180:	f240 0300 	movw	r3, #0
    4184:	f2c0 0300 	movt	r3, #0
    4188:	b103      	cbz	r3, 418c <frame_dummy+0x38>
    418a:	4798      	blx	r3
    418c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    4190:	e7b0      	b.n	40f4 <register_tm_clones>
    4192:	bf00      	nop

00004194 <atexit>:
    4194:	4601      	mov	r1, r0
    4196:	2000      	movs	r0, #0
    4198:	4602      	mov	r2, r0
    419a:	4603      	mov	r3, r0
    419c:	f000 b892 	b.w	42c4 <__register_exitproc>

000041a0 <__libc_fini_array>:
    41a0:	b538      	push	{r3, r4, r5, lr}
    41a2:	f64a 1404 	movw	r4, #43268	; 0xa904
    41a6:	f64a 1500 	movw	r5, #43264	; 0xa900
    41aa:	f2c0 0500 	movt	r5, #0
    41ae:	f2c0 0400 	movt	r4, #0
    41b2:	1b64      	subs	r4, r4, r5
    41b4:	10a4      	asrs	r4, r4, #2
    41b6:	bf18      	it	ne
    41b8:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
    41bc:	d005      	beq.n	41ca <__libc_fini_array+0x2a>
    41be:	3c01      	subs	r4, #1
    41c0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
    41c4:	4798      	blx	r3
    41c6:	2c00      	cmp	r4, #0
    41c8:	d1f9      	bne.n	41be <__libc_fini_array+0x1e>
    41ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    41ce:	f006 bb91 	b.w	a8f4 <_fini>
    41d2:	bf00      	nop

000041d4 <__libc_init_array>:
    41d4:	b570      	push	{r4, r5, r6, lr}
    41d6:	f64a 06ec 	movw	r6, #43244	; 0xa8ec
    41da:	f64a 05ec 	movw	r5, #43244	; 0xa8ec
    41de:	f2c0 0500 	movt	r5, #0
    41e2:	f2c0 0600 	movt	r6, #0
    41e6:	1b76      	subs	r6, r6, r5
    41e8:	10b6      	asrs	r6, r6, #2
    41ea:	bf1c      	itt	ne
    41ec:	3d04      	subne	r5, #4
    41ee:	2400      	movne	r4, #0
    41f0:	d005      	beq.n	41fe <__libc_init_array+0x2a>
    41f2:	3401      	adds	r4, #1
    41f4:	f855 3f04 	ldr.w	r3, [r5, #4]!
    41f8:	4798      	blx	r3
    41fa:	42a6      	cmp	r6, r4
    41fc:	d1f9      	bne.n	41f2 <__libc_init_array+0x1e>
    41fe:	f64a 06f4 	movw	r6, #43252	; 0xa8f4
    4202:	f64a 05ec 	movw	r5, #43244	; 0xa8ec
    4206:	f2c0 0500 	movt	r5, #0
    420a:	f2c0 0600 	movt	r6, #0
    420e:	1b76      	subs	r6, r6, r5
    4210:	f006 fb66 	bl	a8e0 <_init>
    4214:	10b6      	asrs	r6, r6, #2
    4216:	bf1c      	itt	ne
    4218:	3d04      	subne	r5, #4
    421a:	2400      	movne	r4, #0
    421c:	d006      	beq.n	422c <__libc_init_array+0x58>
    421e:	3401      	adds	r4, #1
    4220:	f855 3f04 	ldr.w	r3, [r5, #4]!
    4224:	4798      	blx	r3
    4226:	42a6      	cmp	r6, r4
    4228:	d1f9      	bne.n	421e <__libc_init_array+0x4a>
    422a:	bd70      	pop	{r4, r5, r6, pc}
    422c:	bd70      	pop	{r4, r5, r6, pc}
    422e:	bf00      	nop

00004230 <memset>:
    4230:	b4f0      	push	{r4, r5, r6, r7}
    4232:	0784      	lsls	r4, r0, #30
    4234:	d043      	beq.n	42be <memset+0x8e>
    4236:	1e54      	subs	r4, r2, #1
    4238:	2a00      	cmp	r2, #0
    423a:	d03e      	beq.n	42ba <memset+0x8a>
    423c:	b2cd      	uxtb	r5, r1
    423e:	4603      	mov	r3, r0
    4240:	e003      	b.n	424a <memset+0x1a>
    4242:	1e62      	subs	r2, r4, #1
    4244:	2c00      	cmp	r4, #0
    4246:	d038      	beq.n	42ba <memset+0x8a>
    4248:	4614      	mov	r4, r2
    424a:	f803 5b01 	strb.w	r5, [r3], #1
    424e:	079a      	lsls	r2, r3, #30
    4250:	d1f7      	bne.n	4242 <memset+0x12>
    4252:	2c03      	cmp	r4, #3
    4254:	d92a      	bls.n	42ac <memset+0x7c>
    4256:	b2cd      	uxtb	r5, r1
    4258:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    425c:	2c0f      	cmp	r4, #15
    425e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    4262:	d915      	bls.n	4290 <memset+0x60>
    4264:	f1a4 0710 	sub.w	r7, r4, #16
    4268:	093f      	lsrs	r7, r7, #4
    426a:	f103 0610 	add.w	r6, r3, #16
    426e:	eb06 1607 	add.w	r6, r6, r7, lsl #4
    4272:	461a      	mov	r2, r3
    4274:	6015      	str	r5, [r2, #0]
    4276:	6055      	str	r5, [r2, #4]
    4278:	6095      	str	r5, [r2, #8]
    427a:	60d5      	str	r5, [r2, #12]
    427c:	3210      	adds	r2, #16
    427e:	42b2      	cmp	r2, r6
    4280:	d1f8      	bne.n	4274 <memset+0x44>
    4282:	f004 040f 	and.w	r4, r4, #15
    4286:	3701      	adds	r7, #1
    4288:	2c03      	cmp	r4, #3
    428a:	eb03 1307 	add.w	r3, r3, r7, lsl #4
    428e:	d90d      	bls.n	42ac <memset+0x7c>
    4290:	461e      	mov	r6, r3
    4292:	4622      	mov	r2, r4
    4294:	3a04      	subs	r2, #4
    4296:	2a03      	cmp	r2, #3
    4298:	f846 5b04 	str.w	r5, [r6], #4
    429c:	d8fa      	bhi.n	4294 <memset+0x64>
    429e:	1f22      	subs	r2, r4, #4
    42a0:	f022 0203 	bic.w	r2, r2, #3
    42a4:	3204      	adds	r2, #4
    42a6:	4413      	add	r3, r2
    42a8:	f004 0403 	and.w	r4, r4, #3
    42ac:	b12c      	cbz	r4, 42ba <memset+0x8a>
    42ae:	b2c9      	uxtb	r1, r1
    42b0:	441c      	add	r4, r3
    42b2:	f803 1b01 	strb.w	r1, [r3], #1
    42b6:	42a3      	cmp	r3, r4
    42b8:	d1fb      	bne.n	42b2 <memset+0x82>
    42ba:	bcf0      	pop	{r4, r5, r6, r7}
    42bc:	4770      	bx	lr
    42be:	4614      	mov	r4, r2
    42c0:	4603      	mov	r3, r0
    42c2:	e7c6      	b.n	4252 <memset+0x22>

000042c4 <__register_exitproc>:
    42c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    42c6:	f649 742c 	movw	r4, #40748	; 0x9f2c
    42ca:	f2c0 0400 	movt	r4, #0
    42ce:	6826      	ldr	r6, [r4, #0]
    42d0:	b085      	sub	sp, #20
    42d2:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
    42d6:	4607      	mov	r7, r0
    42d8:	2c00      	cmp	r4, #0
    42da:	d043      	beq.n	4364 <__register_exitproc+0xa0>
    42dc:	6865      	ldr	r5, [r4, #4]
    42de:	2d1f      	cmp	r5, #31
    42e0:	dd21      	ble.n	4326 <__register_exitproc+0x62>
    42e2:	f249 5465 	movw	r4, #38245	; 0x9565
    42e6:	f2c0 0400 	movt	r4, #0
    42ea:	b91c      	cbnz	r4, 42f4 <__register_exitproc+0x30>
    42ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    42f0:	b005      	add	sp, #20
    42f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    42f4:	f44f 70c8 	mov.w	r0, #400	; 0x190
    42f8:	9103      	str	r1, [sp, #12]
    42fa:	9202      	str	r2, [sp, #8]
    42fc:	9301      	str	r3, [sp, #4]
    42fe:	f005 f931 	bl	9564 <malloc>
    4302:	9903      	ldr	r1, [sp, #12]
    4304:	4604      	mov	r4, r0
    4306:	9a02      	ldr	r2, [sp, #8]
    4308:	9b01      	ldr	r3, [sp, #4]
    430a:	2800      	cmp	r0, #0
    430c:	d0ee      	beq.n	42ec <__register_exitproc+0x28>
    430e:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
    4312:	2000      	movs	r0, #0
    4314:	6025      	str	r5, [r4, #0]
    4316:	6060      	str	r0, [r4, #4]
    4318:	4605      	mov	r5, r0
    431a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
    431e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
    4322:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
    4326:	b93f      	cbnz	r7, 4338 <__register_exitproc+0x74>
    4328:	1c6b      	adds	r3, r5, #1
    432a:	2000      	movs	r0, #0
    432c:	3502      	adds	r5, #2
    432e:	6063      	str	r3, [r4, #4]
    4330:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
    4334:	b005      	add	sp, #20
    4336:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4338:	2601      	movs	r6, #1
    433a:	40ae      	lsls	r6, r5
    433c:	eb04 0085 	add.w	r0, r4, r5, lsl #2
    4340:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    4344:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
    4348:	2f02      	cmp	r7, #2
    434a:	ea42 0206 	orr.w	r2, r2, r6
    434e:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
    4352:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
    4356:	bf02      	ittt	eq
    4358:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
    435c:	431e      	orreq	r6, r3
    435e:	f8c4 618c 	streq.w	r6, [r4, #396]	; 0x18c
    4362:	e7e1      	b.n	4328 <__register_exitproc+0x64>
    4364:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
    4368:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
    436c:	e7b6      	b.n	42dc <__register_exitproc+0x18>
    436e:	bf00      	nop

00004370 <register_fini>:
    4370:	f240 0300 	movw	r3, #0
    4374:	f2c0 0300 	movt	r3, #0
    4378:	b12b      	cbz	r3, 4386 <register_fini+0x16>
    437a:	f244 10a1 	movw	r0, #16801	; 0x41a1
    437e:	f2c0 0000 	movt	r0, #0
    4382:	f7ff bf07 	b.w	4194 <atexit>
    4386:	4770      	bx	lr

00004388 <reverse8>:
	dio_ssp_stop();
	cs_trigger_disable();
}

static uint8_t reverse8(uint8_t data)
{
    4388:	b510      	push	{r4, lr}
	uint8_t reversed = 0;

	for(size_t i=0; i<8; i++)
    438a:	2300      	movs	r3, #0
	cs_trigger_disable();
}

static uint8_t reverse8(uint8_t data)
{
	uint8_t reversed = 0;
    438c:	461a      	mov	r2, r3

	for(size_t i=0; i<8; i++)
	{
		reversed |= ((data >> i) & 0x01) << (7-i);
    438e:	fa40 f103 	asr.w	r1, r0, r3
    4392:	f1c3 0407 	rsb	r4, r3, #7
    4396:	f001 0101 	and.w	r1, r1, #1
    439a:	40a1      	lsls	r1, r4

static uint8_t reverse8(uint8_t data)
{
	uint8_t reversed = 0;

	for(size_t i=0; i<8; i++)
    439c:	3301      	adds	r3, #1
	{
		reversed |= ((data >> i) & 0x01) << (7-i);
    439e:	430a      	orrs	r2, r1

static uint8_t reverse8(uint8_t data)
{
	uint8_t reversed = 0;

	for(size_t i=0; i<8; i++)
    43a0:	2b08      	cmp	r3, #8
	{
		reversed |= ((data >> i) & 0x01) << (7-i);
    43a2:	b2d2      	uxtb	r2, r2

static uint8_t reverse8(uint8_t data)
{
	uint8_t reversed = 0;

	for(size_t i=0; i<8; i++)
    43a4:	d1f3      	bne.n	438e <reverse8+0x6>
	{
		reversed |= ((data >> i) & 0x01) << (7-i);
	}

	return reversed;
}
    43a6:	4610      	mov	r0, r2
    43a8:	bd10      	pop	{r4, pc}
    43aa:	0000      	movs	r0, r0

000043ac <cc2400_rx>:
	target.syncword = 0;
}

/* start un-buffered rx */
static void cc2400_rx()
{
    43ac:	b538      	push	{r3, r4, r5, lr}
	u16 mdmctrl = 0;

	if((modulation == MOD_BT_BASIC_RATE) || (modulation == MOD_BT_LOW_ENERGY)) {
    43ae:	4b25      	ldr	r3, [pc, #148]	; (4444 <cc2400_rx+0x98>)
    43b0:	4c25      	ldr	r4, [pc, #148]	; (4448 <cc2400_rx+0x9c>)
    43b2:	781a      	ldrb	r2, [r3, #0]
    43b4:	b112      	cbz	r2, 43bc <cc2400_rx+0x10>
    43b6:	781a      	ldrb	r2, [r3, #0]
    43b8:	2a01      	cmp	r2, #1
    43ba:	d128      	bne.n	440e <cc2400_rx+0x62>
		if (modulation == MOD_BT_BASIC_RATE) {
    43bc:	781b      	ldrb	r3, [r3, #0]
    43be:	b133      	cbz	r3, 43ce <cc2400_rx+0x22>
			mdmctrl = 0x0029; // 160 kHz frequency deviation
		} else if (modulation == MOD_BT_LOW_ENERGY) {
    43c0:	4b20      	ldr	r3, [pc, #128]	; (4444 <cc2400_rx+0x98>)
    43c2:	781d      	ldrb	r5, [r3, #0]
}

/* start un-buffered rx */
static void cc2400_rx()
{
	u16 mdmctrl = 0;
    43c4:	2d01      	cmp	r5, #1
    43c6:	bf0c      	ite	eq
    43c8:	2540      	moveq	r5, #64	; 0x40
    43ca:	2500      	movne	r5, #0
    43cc:	e000      	b.n	43d0 <cc2400_rx+0x24>

	if((modulation == MOD_BT_BASIC_RATE) || (modulation == MOD_BT_LOW_ENERGY)) {
		if (modulation == MOD_BT_BASIC_RATE) {
			mdmctrl = 0x0029; // 160 kHz frequency deviation
    43ce:	2529      	movs	r5, #41	; 0x29
		} else if (modulation == MOD_BT_LOW_ENERGY) {
			mdmctrl = 0x0040; // 250 kHz frequency deviation
		}
		cc2400_set(MANAND,  0x7fff);
    43d0:	200d      	movs	r0, #13
    43d2:	f647 71ff 	movw	r1, #32767	; 0x7fff
    43d6:	f004 faf4 	bl	89c2 <cc2400_set>
		cc2400_set(LMTST,   0x2b22);
    43da:	2012      	movs	r0, #18
    43dc:	f642 3122 	movw	r1, #11042	; 0x2b22
    43e0:	f004 faef 	bl	89c2 <cc2400_set>
		cc2400_set(MDMTST0, 0x134b); // without PRNG 16 MAX MIN PAIRS
    43e4:	2014      	movs	r0, #20
    43e6:	f241 314b 	movw	r1, #4939	; 0x134b
    43ea:	f004 faea 	bl	89c2 <cc2400_set>
		cc2400_set(GRMDM,   0x0101); // un-buffered mode, GFSK
    43ee:	2020      	movs	r0, #32
    43f0:	f240 1101 	movw	r1, #257	; 0x101
    43f4:	f004 fae5 	bl	89c2 <cc2400_set>
		//      |  | |   |  +--------> CRC off
		//      |  | |   +-----------> sync word: 8 MSB bits of SYNC_WORD
		//      |  | +---------------> 2 preamble bytes of 01010101
		//      |  +-----------------> not packet mode
			//      +--------------------> un-buffered mode
		cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    43f8:	8821      	ldrh	r1, [r4, #0]
    43fa:	2002      	movs	r0, #2
    43fc:	b289      	uxth	r1, r1
    43fe:	3901      	subs	r1, #1
    4400:	b289      	uxth	r1, r1
    4402:	f004 fade 	bl	89c2 <cc2400_set>
		cc2400_set(MDMCTRL, mdmctrl);
    4406:	2003      	movs	r0, #3
    4408:	4629      	mov	r1, r5
    440a:	f004 fada 	bl	89c2 <cc2400_set>
	}

	// Set up CS register
	cs_threshold_calc_and_set(channel);
    440e:	8820      	ldrh	r0, [r4, #0]
    4410:	b280      	uxth	r0, r0
    4412:	f003 fb53 	bl	7abc <cs_threshold_calc_and_set>

	clkn_start();
    4416:	f003 fbe9 	bl	7bec <clkn_start>

	while (!(cc2400_status() & XOSC16M_STABLE));
    441a:	f004 fba3 	bl	8b64 <cc2400_status>
    441e:	0642      	lsls	r2, r0, #25
    4420:	d5fb      	bpl.n	441a <cc2400_rx+0x6e>
	cc2400_strobe(SFSON);
    4422:	2061      	movs	r0, #97	; 0x61
    4424:	f004 fba5 	bl	8b72 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    4428:	f004 fb9c 	bl	8b64 <cc2400_status>
    442c:	0743      	lsls	r3, r0, #29
    442e:	d5fb      	bpl.n	4428 <cc2400_rx+0x7c>
	cc2400_strobe(SRX);
    4430:	2062      	movs	r0, #98	; 0x62
    4432:	f004 fb9e 	bl	8b72 <cc2400_strobe>
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    4436:	4b05      	ldr	r3, [pc, #20]	; (444c <cc2400_rx+0xa0>)
    4438:	2280      	movs	r2, #128	; 0x80
    443a:	601a      	str	r2, [r3, #0]
	HGM_SET;
    443c:	f44f 7280 	mov.w	r2, #256	; 0x100
    4440:	601a      	str	r2, [r3, #0]
    4442:	bd38      	pop	{r3, r4, r5, pc}
    4444:	10000e34 	.word	0x10000e34
    4448:	1000044c 	.word	0x1000044c
    444c:	2009c058 	.word	0x2009c058

00004450 <cc2400_rx_sync>:
#endif
}

/* start un-buffered rx */
static void cc2400_rx_sync(u32 sync)
{
    4450:	b570      	push	{r4, r5, r6, lr}
	u16 grmdm, mdmctrl;

	if (modulation == MOD_BT_BASIC_RATE) {
    4452:	4b2a      	ldr	r3, [pc, #168]	; (44fc <cc2400_rx_sync+0xac>)
#endif
}

/* start un-buffered rx */
static void cc2400_rx_sync(u32 sync)
{
    4454:	4604      	mov	r4, r0
	u16 grmdm, mdmctrl;

	if (modulation == MOD_BT_BASIC_RATE) {
    4456:	781a      	ldrb	r2, [r3, #0]
    4458:	b132      	cbz	r2, 4468 <cc2400_rx_sync+0x18>
		//   |  |  | +---------------> 0 preamble bytes of 01010101
		//   |  |  +-----------------> packet mode
		//   |  +--------------------> un-buffered mode
		//   +-----------------------> sync error bits: 0

	} else if (modulation == MOD_BT_LOW_ENERGY) {
    445a:	781b      	ldrb	r3, [r3, #0]
    445c:	2b01      	cmp	r3, #1
    445e:	d14b      	bne.n	44f8 <cc2400_rx_sync+0xa8>
		mdmctrl = 0x0040; // 250 kHz frequency deviation
    4460:	2540      	movs	r5, #64	; 0x40
		grmdm = 0x6561; // un-buffered mode, packet w/ sync word detection
    4462:	f246 5661 	movw	r6, #25953	; 0x6561
    4466:	e002      	b.n	446e <cc2400_rx_sync+0x1e>
static void cc2400_rx_sync(u32 sync)
{
	u16 grmdm, mdmctrl;

	if (modulation == MOD_BT_BASIC_RATE) {
		mdmctrl = 0x0029; // 160 kHz frequency deviation
    4468:	2529      	movs	r5, #41	; 0x29
		grmdm = 0x0461; // un-buffered mode, packet w/ sync word detection
    446a:	f240 4661 	movw	r6, #1121	; 0x461
	} else {
		/* oops */
		return;
	}

	cc2400_set(MANAND,  0x7fff);
    446e:	200d      	movs	r0, #13
    4470:	f647 71ff 	movw	r1, #32767	; 0x7fff
    4474:	f004 faa5 	bl	89c2 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    4478:	2012      	movs	r0, #18
    447a:	f642 3122 	movw	r1, #11042	; 0x2b22
    447e:	f004 faa0 	bl	89c2 <cc2400_set>

	cc2400_set(MDMTST0, 0x104b); //JWHUR AFC settling = 2 maxmin pairs
    4482:	2014      	movs	r0, #20
    4484:	f241 014b 	movw	r1, #4171	; 0x104b
    4488:	f004 fa9b 	bl	89c2 <cc2400_set>
	//    +--------------------> PRNG off
	//
	// ref: CC2400 datasheet page 67
	// AFC settling explained page 41/42

	cc2400_set(GRMDM,   grmdm);
    448c:	2020      	movs	r0, #32
    448e:	4631      	mov	r1, r6
    4490:	f004 fa97 	bl	89c2 <cc2400_set>

	cc2400_set(SYNCL,   sync & 0xffff);
    4494:	b2a1      	uxth	r1, r4
    4496:	202c      	movs	r0, #44	; 0x2c
    4498:	f004 fa93 	bl	89c2 <cc2400_set>
	cc2400_set(SYNCH,   (sync >> 16) & 0xffff);
    449c:	0c21      	lsrs	r1, r4, #16

	cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    449e:	4c18      	ldr	r4, [pc, #96]	; (4500 <cc2400_rx_sync+0xb0>)
	// AFC settling explained page 41/42

	cc2400_set(GRMDM,   grmdm);

	cc2400_set(SYNCL,   sync & 0xffff);
	cc2400_set(SYNCH,   (sync >> 16) & 0xffff);
    44a0:	202d      	movs	r0, #45	; 0x2d
    44a2:	f004 fa8e 	bl	89c2 <cc2400_set>

	cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    44a6:	8821      	ldrh	r1, [r4, #0]
    44a8:	2002      	movs	r0, #2
    44aa:	b289      	uxth	r1, r1
    44ac:	3901      	subs	r1, #1
    44ae:	b289      	uxth	r1, r1
    44b0:	f004 fa87 	bl	89c2 <cc2400_set>
	cc2400_set(MDMCTRL, mdmctrl);
    44b4:	2003      	movs	r0, #3
    44b6:	4629      	mov	r1, r5
    44b8:	f004 fa83 	bl	89c2 <cc2400_set>

	//JWHUR RSSI sampling symbols
	cc2400_set(RSSI, 0x003f);
    44bc:	2006      	movs	r0, #6
    44be:	213f      	movs	r1, #63	; 0x3f
    44c0:	f004 fa7f 	bl	89c2 <cc2400_set>

	// Set up CS register
	cs_threshold_calc_and_set(channel);
    44c4:	8820      	ldrh	r0, [r4, #0]
    44c6:	b280      	uxth	r0, r0
    44c8:	f003 faf8 	bl	7abc <cs_threshold_calc_and_set>

	clkn_start();
    44cc:	f003 fb8e 	bl	7bec <clkn_start>

	while (!(cc2400_status() & XOSC16M_STABLE));
    44d0:	f004 fb48 	bl	8b64 <cc2400_status>
    44d4:	0640      	lsls	r0, r0, #25
    44d6:	d5fb      	bpl.n	44d0 <cc2400_rx_sync+0x80>
	cc2400_strobe(SFSON);
    44d8:	2061      	movs	r0, #97	; 0x61
    44da:	f004 fb4a 	bl	8b72 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    44de:	f004 fb41 	bl	8b64 <cc2400_status>
    44e2:	0741      	lsls	r1, r0, #29
    44e4:	d5fb      	bpl.n	44de <cc2400_rx_sync+0x8e>
	cc2400_strobe(SRX);
    44e6:	2062      	movs	r0, #98	; 0x62
    44e8:	f004 fb43 	bl	8b72 <cc2400_strobe>
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    44ec:	4b05      	ldr	r3, [pc, #20]	; (4504 <cc2400_rx_sync+0xb4>)
    44ee:	2280      	movs	r2, #128	; 0x80
    44f0:	601a      	str	r2, [r3, #0]
	HGM_SET;
    44f2:	f44f 7280 	mov.w	r2, #256	; 0x100
    44f6:	601a      	str	r2, [r3, #0]
    44f8:	bd70      	pop	{r4, r5, r6, pc}
    44fa:	bf00      	nop
    44fc:	10000e34 	.word	0x10000e34
    4500:	1000044c 	.word	0x1000044c
    4504:	2009c058 	.word	0x2009c058

00004508 <enqueue>:

/* Unpacked symbol buffers (two rxbufs) */
char unpacked[DMA_SIZE*8*2];

static int enqueue(uint8_t type, uint8_t* buf)
{
    4508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    450a:	4606      	mov	r6, r0
    450c:	460f      	mov	r7, r1
	usb_pkt_rx* f = usb_enqueue();
    450e:	f003 f9db 	bl	78c8 <usb_enqueue>
    4512:	4d1e      	ldr	r5, [pc, #120]	; (458c <enqueue+0x84>)
	
	/* fail if queue is full */
	if (f == NULL) {
    4514:	4604      	mov	r4, r0
    4516:	b920      	cbnz	r0, 4522 <enqueue+0x1a>
		status |= FIFO_OVERFLOW;
    4518:	786b      	ldrb	r3, [r5, #1]
    451a:	f043 0304 	orr.w	r3, r3, #4
    451e:	706b      	strb	r3, [r5, #1]
		return 0;
    4520:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}

	f->pkt_type = type;
	if(type == SPECAN) {
    4522:	2e04      	cmp	r6, #4
	if (f == NULL) {
		status |= FIFO_OVERFLOW;
		return 0;
	}

	f->pkt_type = type;
    4524:	7006      	strb	r6, [r0, #0]
	if(type == SPECAN) {
    4526:	d10e      	bne.n	4546 <enqueue+0x3e>
		f->clkn_high = (clkn >> 20) & 0xff;
    4528:	4b19      	ldr	r3, [pc, #100]	; (4590 <enqueue+0x88>)
		f->clk100ns = CLK100NS;
    452a:	f640 4135 	movw	r1, #3125	; 0xc35
		return 0;
	}

	f->pkt_type = type;
	if(type == SPECAN) {
		f->clkn_high = (clkn >> 20) & 0xff;
    452e:	681a      	ldr	r2, [r3, #0]
    4530:	0d12      	lsrs	r2, r2, #20
    4532:	70c2      	strb	r2, [r0, #3]
		f->clk100ns = CLK100NS;
    4534:	4a17      	ldr	r2, [pc, #92]	; (4594 <enqueue+0x8c>)
    4536:	681b      	ldr	r3, [r3, #0]
    4538:	6812      	ldr	r2, [r2, #0]
    453a:	f3c3 0313 	ubfx	r3, r3, #0, #20
    453e:	fb01 2303 	mla	r3, r1, r3, r2
    4542:	6043      	str	r3, [r0, #4]
    4544:	e015      	b.n	4572 <enqueue+0x6a>
	} else {
		f->clkn_high = idle_buf_clkn_high;
    4546:	78ab      	ldrb	r3, [r5, #2]
    4548:	70c3      	strb	r3, [r0, #3]
		f->clk100ns = idle_buf_clk100ns;
    454a:	686b      	ldr	r3, [r5, #4]
    454c:	6043      	str	r3, [r0, #4]
		f->channel = (uint8_t)((idle_buf_channel - 2402) & 0xff);
    454e:	892b      	ldrh	r3, [r5, #8]
    4550:	b29b      	uxth	r3, r3
    4552:	3b62      	subs	r3, #98	; 0x62
    4554:	7083      	strb	r3, [r0, #2]
		f->rssi_min = rssi_min;
    4556:	4b10      	ldr	r3, [pc, #64]	; (4598 <enqueue+0x90>)
    4558:	781b      	ldrb	r3, [r3, #0]
    455a:	7243      	strb	r3, [r0, #9]
		f->rssi_max = rssi_max;
    455c:	4b0f      	ldr	r3, [pc, #60]	; (459c <enqueue+0x94>)
    455e:	781b      	ldrb	r3, [r3, #0]
    4560:	7203      	strb	r3, [r0, #8]
		f->rssi_avg = rssi_get_avg(idle_buf_channel);
    4562:	8928      	ldrh	r0, [r5, #8]
    4564:	b280      	uxth	r0, r0
    4566:	f003 fa95 	bl	7a94 <rssi_get_avg>
		f->rssi_count = rssi_count;
    456a:	4b0d      	ldr	r3, [pc, #52]	; (45a0 <enqueue+0x98>)
		f->clkn_high = idle_buf_clkn_high;
		f->clk100ns = idle_buf_clk100ns;
		f->channel = (uint8_t)((idle_buf_channel - 2402) & 0xff);
		f->rssi_min = rssi_min;
		f->rssi_max = rssi_max;
		f->rssi_avg = rssi_get_avg(idle_buf_channel);
    456c:	72a0      	strb	r0, [r4, #10]
		f->rssi_count = rssi_count;
    456e:	781b      	ldrb	r3, [r3, #0]
    4570:	72e3      	strb	r3, [r4, #11]
	}

	memcpy(f->data, buf, DMA_SIZE);
    4572:	f104 000e 	add.w	r0, r4, #14
    4576:	4639      	mov	r1, r7
    4578:	2232      	movs	r2, #50	; 0x32
    457a:	f005 fae9 	bl	9b50 <memcpy>

	f->status = status;
    457e:	786b      	ldrb	r3, [r5, #1]
	status = 0;

	return 1;
    4580:	2001      	movs	r0, #1
		f->rssi_count = rssi_count;
	}

	memcpy(f->data, buf, DMA_SIZE);

	f->status = status;
    4582:	7063      	strb	r3, [r4, #1]
	status = 0;
    4584:	2300      	movs	r3, #0
    4586:	706b      	strb	r3, [r5, #1]

	return 1;
}
    4588:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    458a:	bf00      	nop
    458c:	10000e34 	.word	0x10000e34
    4590:	10001024 	.word	0x10001024
    4594:	40004008 	.word	0x40004008
    4598:	1000100a 	.word	0x1000100a
    459c:	10001008 	.word	0x10001008
    45a0:	100014a6 	.word	0x100014a6

000045a4 <le_set_access_address>:
	// reset GIO
	cc2400_set(IOCFG, gio_save);
}

/* set LE access address */
static void le_set_access_address(u32 aa) {
    45a4:	b510      	push	{r4, lr}
	u32 aa_rev;

	le.access_address = aa;
    45a6:	4c04      	ldr	r4, [pc, #16]	; (45b8 <le_set_access_address+0x14>)
    45a8:	6060      	str	r0, [r4, #4]
	aa_rev = rbit(aa);
    45aa:	f004 f915 	bl	87d8 <rbit>
	le.syncl = aa_rev & 0xffff;
    45ae:	8160      	strh	r0, [r4, #10]
	le.synch = aa_rev >> 16;
    45b0:	0c00      	lsrs	r0, r0, #16
    45b2:	8120      	strh	r0, [r4, #8]
    45b4:	bd10      	pop	{r4, pc}
    45b6:	bf00      	nop
    45b8:	1000044c 	.word	0x1000044c

000045bc <cc2400_idle>:
		}
	}
}

static void cc2400_idle()
{
    45bc:	b510      	push	{r4, lr}
	cc2400_strobe(SRFOFF);
    45be:	2064      	movs	r0, #100	; 0x64
    45c0:	f004 fad7 	bl	8b72 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    45c4:	f004 face 	bl	8b64 <cc2400_status>
    45c8:	f000 0004 	and.w	r0, r0, #4
    45cc:	f000 04ff 	and.w	r4, r0, #255	; 0xff
    45d0:	2800      	cmp	r0, #0
    45d2:	d1f7      	bne.n	45c4 <cc2400_idle+0x8>

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    45d4:	4b20      	ldr	r3, [pc, #128]	; (4658 <cc2400_idle+0x9c>)
    45d6:	2280      	movs	r2, #128	; 0x80
    45d8:	601a      	str	r2, [r3, #0]
	HGM_CLR;
#endif

	RXLED_CLR;
    45da:	2110      	movs	r1, #16
	cc2400_strobe(SRFOFF);
	while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
	HGM_CLR;
    45dc:	f44f 7280 	mov.w	r2, #256	; 0x100
    45e0:	601a      	str	r2, [r3, #0]
#endif

	RXLED_CLR;
    45e2:	f843 1c20 	str.w	r1, [r3, #-32]
	TXLED_CLR;
    45e6:	f843 2c20 	str.w	r2, [r3, #-32]
	USRLED_CLR;
    45ea:	2202      	movs	r2, #2
    45ec:	f843 2c20 	str.w	r2, [r3, #-32]

	clkn_stop();
    45f0:	f003 fad4 	bl	7b9c <clkn_stop>
	dio_ssp_stop();
    45f4:	f003 fbfe 	bl	7df4 <dio_ssp_stop>
	cs_reset();
    45f8:	f003 fabe 	bl	7b78 <cs_reset>
	rssi_reset();
    45fc:	f003 f9e6 	bl	79cc <rssi_reset>

	/* hopping stuff */
	hop_mode = HOP_NONE;
    4600:	4b16      	ldr	r3, [pc, #88]	; (465c <cc2400_idle+0xa0>)
	do_hop = 0;
	channel = 2441;
    4602:	4a17      	ldr	r2, [pc, #92]	; (4660 <cc2400_idle+0xa4>)
    4604:	f640 1189 	movw	r1, #2441	; 0x989
	dio_ssp_stop();
	cs_reset();
	rssi_reset();

	/* hopping stuff */
	hop_mode = HOP_NONE;
    4608:	729c      	strb	r4, [r3, #10]
	do_hop = 0;
    460a:	72dc      	strb	r4, [r3, #11]
	channel = 2441;
    460c:	8011      	strh	r1, [r2, #0]
	hop_direct_channel = 0;
	hop_timeout = 158;
    460e:	219e      	movs	r1, #158	; 0x9e

	/* hopping stuff */
	hop_mode = HOP_NONE;
	do_hop = 0;
	channel = 2441;
	hop_direct_channel = 0;
    4610:	819c      	strh	r4, [r3, #12]
	hop_timeout = 158;
    4612:	f8a2 1048 	strh.w	r1, [r2, #72]	; 0x48
	requested_channel = 0;
	le_adv_channel = 2402;
    4616:	f640 1162 	movw	r1, #2402	; 0x962
	hop_mode = HOP_NONE;
	do_hop = 0;
	channel = 2441;
	hop_direct_channel = 0;
	hop_timeout = 158;
	requested_channel = 0;
    461a:	81dc      	strh	r4, [r3, #14]
	le_adv_channel = 2402;
    461c:	f8a2 104a 	strh.w	r1, [r2, #74]	; 0x4a


	/* bulk USB stuff */
	idle_buf_clkn_high = 0;
    4620:	709c      	strb	r4, [r3, #2]
	idle_buf_clk100ns = 0;
    4622:	605c      	str	r4, [r3, #4]
	idle_buf_channel = 0;
    4624:	811c      	strh	r4, [r3, #8]
	dma_discard = 0;
    4626:	741c      	strb	r4, [r3, #16]
	status = 0;
    4628:	705c      	strb	r4, [r3, #1]

	/* operation mode */
	mode = MODE_IDLE;
    462a:	745c      	strb	r4, [r3, #17]
	requested_mode = MODE_IDLE;
    462c:	749c      	strb	r4, [r3, #18]
	jam_mode = JAM_NONE;
    462e:	74dc      	strb	r4, [r3, #19]
	ego_mode = EGO_FOLLOW;
    4630:	751c      	strb	r4, [r3, #20]

	modulation = MOD_BT_BASIC_RATE;
    4632:	701c      	strb	r4, [r3, #0]

	/* specan stuff */
	low_freq = 2400;
    4634:	f44f 6316 	mov.w	r3, #2400	; 0x960
    4638:	f8a2 304c 	strh.w	r3, [r2, #76]	; 0x4c
	high_freq = 2483;
    463c:	3353      	adds	r3, #83	; 0x53
    463e:	f8a2 304e 	strh.w	r3, [r2, #78]	; 0x4e
	rssi_threshold = -30;

	target.address = 0;
    4642:	4908      	ldr	r1, [pc, #32]	; (4664 <cc2400_idle+0xa8>)
	modulation = MOD_BT_BASIC_RATE;

	/* specan stuff */
	low_freq = 2400;
	high_freq = 2483;
	rssi_threshold = -30;
    4644:	23e2      	movs	r3, #226	; 0xe2
    4646:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50

	target.address = 0;
    464a:	2200      	movs	r2, #0
    464c:	2300      	movs	r3, #0
    464e:	e9c1 2300 	strd	r2, r3, [r1]
	target.syncword = 0;
    4652:	e9c1 2302 	strd	r2, r3, [r1, #8]
    4656:	bd10      	pop	{r4, pc}
    4658:	2009c05c 	.word	0x2009c05c
    465c:	10000e34 	.word	0x10000e34
    4660:	1000044c 	.word	0x1000044c
    4664:	10001528 	.word	0x10001528

00004668 <cb_follow_le>:
	cs_trigger_disable();
}

/* low energy connection following
 * follows a known AA around */
int cb_follow_le() {
    4668:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];
    466c:	4c39      	ldr	r4, [pc, #228]	; (4754 <cb_follow_le+0xec>)
    466e:	8820      	ldrh	r0, [r4, #0]
    4670:	4626      	mov	r6, r4
    4672:	b280      	uxth	r0, r0
    4674:	3862      	subs	r0, #98	; 0x62
    4676:	b2c0      	uxtb	r0, r0
    4678:	f003 f81e 	bl	76b8 <btle_channel_index>
    467c:	4936      	ldr	r1, [pc, #216]	; (4758 <cb_follow_le+0xf0>)

	u32 access_address = 0;
    467e:	2200      	movs	r2, #0

/* low energy connection following
 * follows a known AA around */
int cb_follow_le() {
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];
    4680:	5c0d      	ldrb	r5, [r1, r0]

	u32 access_address = 0;
	for (i = 0; i < 31; ++i) {
    4682:	4613      	mov	r3, r2
    4684:	468c      	mov	ip, r1
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
    4686:	4f35      	ldr	r7, [pc, #212]	; (475c <cb_follow_le+0xf4>)
    4688:	5dd9      	ldrb	r1, [r3, r7]
int cb_follow_le() {
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];

	u32 access_address = 0;
	for (i = 0; i < 31; ++i) {
    468a:	3301      	adds	r3, #1
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
    468c:	07c9      	lsls	r1, r1, #31
int cb_follow_le() {
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];

	u32 access_address = 0;
	for (i = 0; i < 31; ++i) {
    468e:	2b1f      	cmp	r3, #31
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
    4690:	ea41 0252 	orr.w	r2, r1, r2, lsr #1
int cb_follow_le() {
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];

	u32 access_address = 0;
	for (i = 0; i < 31; ++i) {
    4694:	d1f7      	bne.n	4686 <cb_follow_le+0x1e>
	}

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
    4696:	6871      	ldr	r1, [r6, #4]
		access_address |= (unpacked[i] << 31);
	}

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
    4698:	5cf8      	ldrb	r0, [r7, r3]
    469a:	07c0      	lsls	r0, r0, #31
    469c:	ea40 0252 	orr.w	r2, r0, r2, lsr #1
		if (access_address == le.access_address) {
    46a0:	428a      	cmp	r2, r1
    46a2:	d14f      	bne.n	4744 <cb_follow_le+0xdc>
    46a4:	2200      	movs	r2, #0
    46a6:	eb07 0803 	add.w	r8, r7, r3
int cb_follow_le() {
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];

	u32 access_address = 0;
	for (i = 0; i < 31; ++i) {
    46aa:	2000      	movs	r0, #0
    46ac:	eb08 08c2 	add.w	r8, r8, r2, lsl #3
    46b0:	4601      	mov	r1, r0
    46b2:	eb08 0401 	add.w	r4, r8, r1
				u8 byte = 0;
				for (k = 0; k < 8; k++) {
					int offset = k + (j * 8) + i - 31;
					if (offset >= DMA_SIZE*8*2) break;
					int bit = unpacked[offset];
					if (j >= 4) { // unwhiten data bytes
    46b6:	2a03      	cmp	r2, #3
			for (j = 0; j < 46; ++j) {
				u8 byte = 0;
				for (k = 0; k < 8; k++) {
					int offset = k + (j * 8) + i - 31;
					if (offset >= DMA_SIZE*8*2) break;
					int bit = unpacked[offset];
    46b8:	f814 4c1f 	ldrb.w	r4, [r4, #-31]
					if (j >= 4) { // unwhiten data bytes
    46bc:	dd0c      	ble.n	46d8 <cb_follow_le+0x70>
						bit ^= whitening[idx];
    46be:	eb0c 0e05 	add.w	lr, ip, r5
    46c2:	f89e e028 	ldrb.w	lr, [lr, #40]	; 0x28
						idx = (idx + 1) % sizeof(whitening);
    46c6:	3501      	adds	r5, #1
				for (k = 0; k < 8; k++) {
					int offset = k + (j * 8) + i - 31;
					if (offset >= DMA_SIZE*8*2) break;
					int bit = unpacked[offset];
					if (j >= 4) { // unwhiten data bytes
						bit ^= whitening[idx];
    46c8:	ea84 040e 	eor.w	r4, r4, lr
						idx = (idx + 1) % sizeof(whitening);
    46cc:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
    46d0:	fbb5 f9fe 	udiv	r9, r5, lr
    46d4:	fb0e 5519 	mls	r5, lr, r9, r5
					}
					byte |= bit << k;
    46d8:	408c      	lsls	r4, r1
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
			for (j = 0; j < 46; ++j) {
				u8 byte = 0;
				for (k = 0; k < 8; k++) {
    46da:	3101      	adds	r1, #1
					int bit = unpacked[offset];
					if (j >= 4) { // unwhiten data bytes
						bit ^= whitening[idx];
						idx = (idx + 1) % sizeof(whitening);
					}
					byte |= bit << k;
    46dc:	4320      	orrs	r0, r4
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
			for (j = 0; j < 46; ++j) {
				u8 byte = 0;
				for (k = 0; k < 8; k++) {
    46de:	2908      	cmp	r1, #8
					int bit = unpacked[offset];
					if (j >= 4) { // unwhiten data bytes
						bit ^= whitening[idx];
						idx = (idx + 1) % sizeof(whitening);
					}
					byte |= bit << k;
    46e0:	b2c0      	uxtb	r0, r0
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
			for (j = 0; j < 46; ++j) {
				u8 byte = 0;
				for (k = 0; k < 8; k++) {
    46e2:	d1e6      	bne.n	46b2 <cb_follow_le+0x4a>
						bit ^= whitening[idx];
						idx = (idx + 1) % sizeof(whitening);
					}
					byte |= bit << k;
				}
				idle_rxbuf[j] = byte;
    46e4:	4c1e      	ldr	r4, [pc, #120]	; (4760 <cb_follow_le+0xf8>)
    46e6:	6821      	ldr	r1, [r4, #0]
    46e8:	5488      	strb	r0, [r1, r2]

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
			for (j = 0; j < 46; ++j) {
    46ea:	3201      	adds	r2, #1
    46ec:	2a2e      	cmp	r2, #46	; 0x2e
    46ee:	d1da      	bne.n	46a6 <cb_follow_le+0x3e>
				}
				idle_rxbuf[j] = byte;
			}

			// verify CRC
			if (le.crc_verify) {
    46f0:	6973      	ldr	r3, [r6, #20]
    46f2:	b95b      	cbnz	r3, 470c <cb_follow_le+0xa4>
				if (calc_crc != wire_crc) // skip packets with a bad CRC
					break;
			}

			// send to PC
			enqueue(LE_PACKET, (uint8_t*)idle_rxbuf);
    46f4:	6821      	ldr	r1, [r4, #0]
    46f6:	2001      	movs	r0, #1
    46f8:	f7ff ff06 	bl	4508 <enqueue>
			RXLED_SET;
    46fc:	4b19      	ldr	r3, [pc, #100]	; (4764 <cb_follow_le+0xfc>)
    46fe:	2210      	movs	r2, #16
    4700:	601a      	str	r2, [r3, #0]

			packet_cb((uint8_t*)idle_rxbuf);
    4702:	4b19      	ldr	r3, [pc, #100]	; (4768 <cb_follow_le+0x100>)
    4704:	6820      	ldr	r0, [r4, #0]
    4706:	699b      	ldr	r3, [r3, #24]
    4708:	4798      	blx	r3

			break;
    470a:	e01f      	b.n	474c <cb_follow_le+0xe4>
				idle_rxbuf[j] = byte;
			}

			// verify CRC
			if (le.crc_verify) {
				int len		 = (idle_rxbuf[5] & 0x3f) + 2;
    470c:	6823      	ldr	r3, [r4, #0]
    470e:	795d      	ldrb	r5, [r3, #5]
				u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, (uint8_t*)idle_rxbuf + 4, len);
    4710:	4b10      	ldr	r3, [pc, #64]	; (4754 <cb_follow_le+0xec>)
    4712:	6821      	ldr	r1, [r4, #0]
				idle_rxbuf[j] = byte;
			}

			// verify CRC
			if (le.crc_verify) {
				int len		 = (idle_rxbuf[5] & 0x3f) + 2;
    4714:	f005 053f 	and.w	r5, r5, #63	; 0x3f
				u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, (uint8_t*)idle_rxbuf + 4, len);
    4718:	1caa      	adds	r2, r5, #2
    471a:	6918      	ldr	r0, [r3, #16]
    471c:	3104      	adds	r1, #4
    471e:	f003 f84b 	bl	77b8 <btle_crcgen_lut>
				u32 wire_crc = (idle_rxbuf[4+len+2] << 16)
    4722:	6822      	ldr	r2, [r4, #0]
    4724:	f105 0308 	add.w	r3, r5, #8
    4728:	5cd1      	ldrb	r1, [r2, r3]
							 | (idle_rxbuf[4+len+1] << 8)
    472a:	6822      	ldr	r2, [r4, #0]
    472c:	1deb      	adds	r3, r5, #7
    472e:	5cd3      	ldrb	r3, [r2, r3]
							 |  idle_rxbuf[4+len+0];
    4730:	6822      	ldr	r2, [r4, #0]
    4732:	3506      	adds	r5, #6
    4734:	5d52      	ldrb	r2, [r2, r5]
			// verify CRC
			if (le.crc_verify) {
				int len		 = (idle_rxbuf[5] & 0x3f) + 2;
				u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, (uint8_t*)idle_rxbuf + 4, len);
				u32 wire_crc = (idle_rxbuf[4+len+2] << 16)
							 | (idle_rxbuf[4+len+1] << 8)
    4736:	021b      	lsls	r3, r3, #8
    4738:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
							 |  idle_rxbuf[4+len+0];
    473c:	4313      	orrs	r3, r2
				if (calc_crc != wire_crc) // skip packets with a bad CRC
    473e:	4298      	cmp	r0, r3
    4740:	d104      	bne.n	474c <cb_follow_le+0xe4>
    4742:	e7d7      	b.n	46f4 <cb_follow_le+0x8c>
	for (i = 0; i < 31; ++i) {
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
	}

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
    4744:	3301      	adds	r3, #1
    4746:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
    474a:	d1a5      	bne.n	4698 <cb_follow_le+0x30>
			break;
		}
	}

	return 1;
}
    474c:	2001      	movs	r0, #1
    474e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    4752:	bf00      	nop
    4754:	1000044c 	.word	0x1000044c
    4758:	00009f30 	.word	0x00009f30
    475c:	10001184 	.word	0x10001184
    4760:	10001180 	.word	0x10001180
    4764:	2009c038 	.word	0x2009c038
    4768:	10000e34 	.word	0x10000e34

0000476c <connection_follow_cb>:

/**
 * Called when we receive a packet in connection following mode.
 */
void connection_follow_cb(u8 *packet) {
    476c:	b538      	push	{r3, r4, r5, lr}
	u8 header = packet[HEADER_IDX];
	u8 *data_len = &packet[DATA_LEN_IDX];
	u8 *data = &packet[DATA_START_IDX];
	// u8 *crc = &packet[DATA_START_IDX + *data_len];

	if (le.link_state == LINK_CONN_PENDING) {
    476e:	4b58      	ldr	r3, [pc, #352]	; (48d0 <connection_follow_cb+0x164>)
}

/**
 * Called when we receive a packet in connection following mode.
 */
void connection_follow_cb(u8 *packet) {
    4770:	4605      	mov	r5, r0
	u8 header = packet[HEADER_IDX];
	u8 *data_len = &packet[DATA_LEN_IDX];
	u8 *data = &packet[DATA_START_IDX];
	// u8 *crc = &packet[DATA_START_IDX + *data_len];

	if (le.link_state == LINK_CONN_PENDING) {
    4772:	7e1a      	ldrb	r2, [r3, #24]
#define HEADER_IDX 4
#define DATA_LEN_IDX 5
#define DATA_START_IDX 6

	// u8 *adv_addr = &packet[ADV_ADDRESS_IDX];
	u8 header = packet[HEADER_IDX];
    4774:	7901      	ldrb	r1, [r0, #4]
	u8 *data_len = &packet[DATA_LEN_IDX];
	u8 *data = &packet[DATA_START_IDX];
	// u8 *crc = &packet[DATA_START_IDX + *data_len];

	if (le.link_state == LINK_CONN_PENDING) {
    4776:	2a02      	cmp	r2, #2
    4778:	461c      	mov	r4, r3
    477a:	d113      	bne.n	47a4 <connection_follow_cb+0x38>
		// We received a packet in the connection pending state, so now the device *should* be connected
		le.link_state = LINK_CONNECTED;
    477c:	2203      	movs	r2, #3
    477e:	761a      	strb	r2, [r3, #24]
		le.conn_epoch = clkn;
    4780:	4a54      	ldr	r2, [pc, #336]	; (48d4 <connection_follow_cb+0x168>)
    4782:	6812      	ldr	r2, [r2, #0]
    4784:	61da      	str	r2, [r3, #28]
		le.interval_timer = le.conn_interval - 1;
    4786:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
    4788:	3a01      	subs	r2, #1
    478a:	b292      	uxth	r2, r2
    478c:	841a      	strh	r2, [r3, #32]
		le.conn_count = 0;
    478e:	2200      	movs	r2, #0
    4790:	849a      	strh	r2, [r3, #36]	; 0x24
		le.update_pending = 0;
    4792:	62da      	str	r2, [r3, #44]	; 0x2c

		// hue hue hue
		if (jam_mode != JAM_NONE)
    4794:	4b50      	ldr	r3, [pc, #320]	; (48d8 <connection_follow_cb+0x16c>)
    4796:	7cda      	ldrb	r2, [r3, #19]
    4798:	2a00      	cmp	r2, #0
    479a:	f000 8098 	beq.w	48ce <connection_follow_cb+0x162>
			le_jam_count = JAM_COUNT_DEFAULT;
    479e:	2228      	movs	r2, #40	; 0x28
    47a0:	61da      	str	r2, [r3, #28]
    47a2:	bd38      	pop	{r3, r4, r5, pc}

	} else if (le.link_state == LINK_CONNECTED) {
    47a4:	2a03      	cmp	r2, #3
    47a6:	d13b      	bne.n	4820 <connection_follow_cb+0xb4>
		u8 llid =  header & 0x03;

		// Apply any connection parameter update if necessary
		if (le.update_pending && le.conn_count == le.update_instant) {
    47a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
		// hue hue hue
		if (jam_mode != JAM_NONE)
			le_jam_count = JAM_COUNT_DEFAULT;

	} else if (le.link_state == LINK_CONNECTED) {
		u8 llid =  header & 0x03;
    47aa:	f001 0103 	and.w	r1, r1, #3

		// Apply any connection parameter update if necessary
		if (le.update_pending && le.conn_count == le.update_instant) {
    47ae:	b1a3      	cbz	r3, 47da <connection_follow_cb+0x6e>
    47b0:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
    47b2:	8e22      	ldrh	r2, [r4, #48]	; 0x30
    47b4:	b29b      	uxth	r3, r3
    47b6:	429a      	cmp	r2, r3
    47b8:	d10f      	bne.n	47da <connection_follow_cb+0x6e>
			// This is the first packet received in the connection interval for which the new parameters apply
			le.conn_epoch = clkn;
    47ba:	4b46      	ldr	r3, [pc, #280]	; (48d4 <connection_follow_cb+0x168>)
    47bc:	681b      	ldr	r3, [r3, #0]
    47be:	61e3      	str	r3, [r4, #28]
			le.conn_interval = le.interval_update;
    47c0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    47c2:	8463      	strh	r3, [r4, #34]	; 0x22
			le.interval_timer = le.interval_update - 1;
    47c4:	3b01      	subs	r3, #1
    47c6:	b29b      	uxth	r3, r3
    47c8:	8423      	strh	r3, [r4, #32]
			le.win_size = le.win_size_update;
    47ca:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
    47ce:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
			le.win_offset = le.win_offset_update;
    47d2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
    47d4:	8523      	strh	r3, [r4, #40]	; 0x28
			le.update_pending = 0;
    47d6:	2300      	movs	r3, #0
    47d8:	62e3      	str	r3, [r4, #44]	; 0x2c
		}

		if (llid == 0x03 && data[0] == 0x00) {
    47da:	2903      	cmp	r1, #3
    47dc:	d177      	bne.n	48ce <connection_follow_cb+0x162>
    47de:	79ab      	ldrb	r3, [r5, #6]
    47e0:	2b00      	cmp	r3, #0
    47e2:	d174      	bne.n	48ce <connection_follow_cb+0x162>
			// This is a CONNECTION_UPDATE_REQ.
			// The host is changing the connection parameters.
			le.win_size_update = packet[7];
    47e4:	79eb      	ldrb	r3, [r5, #7]
    47e6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
			le.win_offset_update = packet[8] + ((u16)packet[9] << 8);
    47ea:	7a6a      	ldrb	r2, [r5, #9]
    47ec:	7a2b      	ldrb	r3, [r5, #8]
    47ee:	eb03 2302 	add.w	r3, r3, r2, lsl #8
    47f2:	86e3      	strh	r3, [r4, #54]	; 0x36
			le.interval_update = packet[10] + ((u16)packet[11] << 8);
    47f4:	7aea      	ldrb	r2, [r5, #11]
    47f6:	7aab      	ldrb	r3, [r5, #10]
    47f8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
    47fc:	8663      	strh	r3, [r4, #50]	; 0x32
			le.update_instant = packet[16] + ((u16)packet[17] << 8);
    47fe:	7c6a      	ldrb	r2, [r5, #17]
    4800:	7c2b      	ldrb	r3, [r5, #16]
    4802:	eb03 2302 	add.w	r3, r3, r2, lsl #8
			if (le.update_instant - le.conn_count < 32767)
    4806:	8ca2      	ldrh	r2, [r4, #36]	; 0x24
			// This is a CONNECTION_UPDATE_REQ.
			// The host is changing the connection parameters.
			le.win_size_update = packet[7];
			le.win_offset_update = packet[8] + ((u16)packet[9] << 8);
			le.interval_update = packet[10] + ((u16)packet[11] << 8);
			le.update_instant = packet[16] + ((u16)packet[17] << 8);
    4808:	b29b      	uxth	r3, r3
			if (le.update_instant - le.conn_count < 32767)
    480a:	b292      	uxth	r2, r2
			// This is a CONNECTION_UPDATE_REQ.
			// The host is changing the connection parameters.
			le.win_size_update = packet[7];
			le.win_offset_update = packet[8] + ((u16)packet[9] << 8);
			le.interval_update = packet[10] + ((u16)packet[11] << 8);
			le.update_instant = packet[16] + ((u16)packet[17] << 8);
    480c:	8623      	strh	r3, [r4, #48]	; 0x30
			if (le.update_instant - le.conn_count < 32767)
    480e:	1a9b      	subs	r3, r3, r2
    4810:	f647 72fe 	movw	r2, #32766	; 0x7ffe
    4814:	4293      	cmp	r3, r2
    4816:	dc5a      	bgt.n	48ce <connection_follow_cb+0x162>
				le.update_pending = 1;
    4818:	4b2d      	ldr	r3, [pc, #180]	; (48d0 <connection_follow_cb+0x164>)
    481a:	2201      	movs	r2, #1
    481c:	62da      	str	r2, [r3, #44]	; 0x2c
    481e:	bd38      	pop	{r3, r4, r5, pc}
		}

	} else if (le.link_state == LINK_LISTENING) {
    4820:	2a01      	cmp	r2, #1
    4822:	d154      	bne.n	48ce <connection_follow_cb+0x162>
		u8 pkt_type = packet[4] & 0x0F;
		if (pkt_type == 0x05) {
    4824:	f001 010f 	and.w	r1, r1, #15
    4828:	2905      	cmp	r1, #5
    482a:	d150      	bne.n	48ce <connection_follow_cb+0x162>
			uint16_t conn_interval;

			// ignore packets with incorrect length
			if (*data_len != 34)
    482c:	7943      	ldrb	r3, [r0, #5]
    482e:	2b22      	cmp	r3, #34	; 0x22
    4830:	d14d      	bne.n	48ce <connection_follow_cb+0x162>
				return;

			// conn interval must be [7.5 ms, 4.0s] in units of 1.25 ms
			conn_interval = (packet[29] << 8) | packet[28];
    4832:	7f03      	ldrb	r3, [r0, #28]
    4834:	7f42      	ldrb	r2, [r0, #29]
    4836:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
			if (conn_interval < 6 || conn_interval > 3200)
    483a:	3a06      	subs	r2, #6
    483c:	b292      	uxth	r2, r2
    483e:	f640 437a 	movw	r3, #3194	; 0xc7a
    4842:	429a      	cmp	r2, r3
    4844:	d843      	bhi.n	48ce <connection_follow_cb+0x162>
				return;

			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
    4846:	6c23      	ldr	r3, [r4, #64]	; 0x40
    4848:	b92b      	cbnz	r3, 4856 <connection_follow_cb+0xea>
				memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
				memcmp(le.target, &packet[12], 6)) {  // Target address doesn't match Advertiser.
				return;
			}

			le.link_state = LINK_CONN_PENDING;
    484a:	2302      	movs	r3, #2
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC
    484c:	2000      	movs	r0, #0
				memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
				memcmp(le.target, &packet[12], 6)) {  // Target address doesn't match Advertiser.
				return;
			}

			le.link_state = LINK_CONN_PENDING;
    484e:	7623      	strb	r3, [r4, #24]
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC
    4850:	6160      	str	r0, [r4, #20]

			for (i = 0; i < 4; ++i)
    4852:	4603      	mov	r3, r0
    4854:	e011      	b.n	487a <connection_follow_cb+0x10e>
				return;

			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
				memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
    4856:	f104 0038 	add.w	r0, r4, #56	; 0x38
    485a:	1da9      	adds	r1, r5, #6
    485c:	2206      	movs	r2, #6
    485e:	f005 f943 	bl	9ae8 <memcmp>
			if (conn_interval < 6 || conn_interval > 3200)
				return;

			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
    4862:	2800      	cmp	r0, #0
    4864:	d0f1      	beq.n	484a <connection_follow_cb+0xde>
				memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
				memcmp(le.target, &packet[12], 6)) {  // Target address doesn't match Advertiser.
    4866:	f104 0038 	add.w	r0, r4, #56	; 0x38
    486a:	f105 010c 	add.w	r1, r5, #12
    486e:	2206      	movs	r2, #6
    4870:	f005 f93a 	bl	9ae8 <memcmp>
				return;

			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
				memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
    4874:	2800      	cmp	r0, #0
    4876:	d0e8      	beq.n	484a <connection_follow_cb+0xde>
    4878:	bd38      	pop	{r3, r4, r5, pc}
    487a:	18ea      	adds	r2, r5, r3

			le.link_state = LINK_CONN_PENDING;
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC

			for (i = 0; i < 4; ++i)
				aa |= packet[18+i] << (i*8);
    487c:	7c91      	ldrb	r1, [r2, #18]
    487e:	00da      	lsls	r2, r3, #3
    4880:	fa01 f202 	lsl.w	r2, r1, r2
			}

			le.link_state = LINK_CONN_PENDING;
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC

			for (i = 0; i < 4; ++i)
    4884:	3301      	adds	r3, #1
    4886:	2b04      	cmp	r3, #4
				aa |= packet[18+i] << (i*8);
    4888:	ea40 0002 	orr.w	r0, r0, r2
			}

			le.link_state = LINK_CONN_PENDING;
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC

			for (i = 0; i < 4; ++i)
    488c:	d1f5      	bne.n	487a <connection_follow_cb+0x10e>
				aa |= packet[18+i] << (i*8);
			le_set_access_address(aa);
    488e:	f7ff fe89 	bl	45a4 <le_set_access_address>

#define CRC_INIT (2+4+6+6+4)
			le.crc_init = (packet[CRC_INIT+2] << 16)
						| (packet[CRC_INIT+1] << 8)
    4892:	7de8      	ldrb	r0, [r5, #23]
			for (i = 0; i < 4; ++i)
				aa |= packet[18+i] << (i*8);
			le_set_access_address(aa);

#define CRC_INIT (2+4+6+6+4)
			le.crc_init = (packet[CRC_INIT+2] << 16)
    4894:	7e2b      	ldrb	r3, [r5, #24]
						| (packet[CRC_INIT+1] << 8)
    4896:	0200      	lsls	r0, r0, #8
    4898:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
						|  packet[CRC_INIT+0];
    489c:	7dab      	ldrb	r3, [r5, #22]
    489e:	4318      	orrs	r0, r3
			for (i = 0; i < 4; ++i)
				aa |= packet[18+i] << (i*8);
			le_set_access_address(aa);

#define CRC_INIT (2+4+6+6+4)
			le.crc_init = (packet[CRC_INIT+2] << 16)
    48a0:	60e0      	str	r0, [r4, #12]
						| (packet[CRC_INIT+1] << 8)
						|  packet[CRC_INIT+0];
			le.crc_init_reversed = rbit(le.crc_init);
    48a2:	f003 ff99 	bl	87d8 <rbit>

#define WIN_SIZE (2+4+6+6+4+3)
			le.win_size = packet[WIN_SIZE];
    48a6:	7e6b      	ldrb	r3, [r5, #25]

#define CRC_INIT (2+4+6+6+4)
			le.crc_init = (packet[CRC_INIT+2] << 16)
						| (packet[CRC_INIT+1] << 8)
						|  packet[CRC_INIT+0];
			le.crc_init_reversed = rbit(le.crc_init);
    48a8:	6120      	str	r0, [r4, #16]

#define WIN_SIZE (2+4+6+6+4+3)
			le.win_size = packet[WIN_SIZE];
    48aa:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26

#define WIN_OFFSET (2+4+6+6+4+3+1)
			le.win_offset = packet[WIN_OFFSET];
    48ae:	7eab      	ldrb	r3, [r5, #26]
    48b0:	8523      	strh	r3, [r4, #40]	; 0x28

#define CONN_INTERVAL (2+4+6+6+4+3+1+2)
			le.conn_interval = (packet[CONN_INTERVAL+1] << 8)
    48b2:	7f6a      	ldrb	r2, [r5, #29]
    48b4:	7f2b      	ldrb	r3, [r5, #28]
    48b6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    48ba:	8463      	strh	r3, [r4, #34]	; 0x22
							 |  packet[CONN_INTERVAL+0];

#define CHANNEL_INC (2+4+6+6+4+3+1+2+2+2+2+5)
			le.channel_increment = packet[CHANNEL_INC] & 0x1f;
    48bc:	f895 3027 	ldrb.w	r3, [r5, #39]	; 0x27
			le.channel_idx = le.channel_increment;

			// Hop to the initial channel immediately
			do_hop = 1;
    48c0:	2201      	movs	r2, #1
#define CONN_INTERVAL (2+4+6+6+4+3+1+2)
			le.conn_interval = (packet[CONN_INTERVAL+1] << 8)
							 |  packet[CONN_INTERVAL+0];

#define CHANNEL_INC (2+4+6+6+4+3+1+2+2+2+2+5)
			le.channel_increment = packet[CHANNEL_INC] & 0x1f;
    48c2:	f003 031f 	and.w	r3, r3, #31
    48c6:	76a3      	strb	r3, [r4, #26]
			le.channel_idx = le.channel_increment;
    48c8:	7663      	strb	r3, [r4, #25]

			// Hop to the initial channel immediately
			do_hop = 1;
    48ca:	4b03      	ldr	r3, [pc, #12]	; (48d8 <connection_follow_cb+0x16c>)
    48cc:	72da      	strb	r2, [r3, #11]
    48ce:	bd38      	pop	{r3, r4, r5, pc}
    48d0:	1000044c 	.word	0x1000044c
    48d4:	10001024 	.word	0x10001024
    48d8:	10000e34 	.word	0x10000e34

000048dc <vendor_request_handler>:

	return 1;
}

static int vendor_request_handler(uint8_t request, uint16_t* request_params, uint8_t* data, int* data_len)
{
    48dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t clock;
	size_t length; // string length
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;
    48e0:	4c97      	ldr	r4, [pc, #604]	; (4b40 <vendor_request_handler+0x264>)

	return 1;
}

static int vendor_request_handler(uint8_t request, uint16_t* request_params, uint8_t* data, int* data_len)
{
    48e2:	461d      	mov	r5, r3
	uint32_t clock;
	size_t length; // string length
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;
    48e4:	681b      	ldr	r3, [r3, #0]

	return 1;
}

static int vendor_request_handler(uint8_t request, uint16_t* request_params, uint8_t* data, int* data_len)
{
    48e6:	460f      	mov	r7, r1
    48e8:	4616      	mov	r6, r2
	uint32_t clock;
	size_t length; // string length
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;
    48ea:	6223      	str	r3, [r4, #32]

	switch (request) {
    48ec:	2848      	cmp	r0, #72	; 0x48
    48ee:	f200 832f 	bhi.w	4f50 <vendor_request_handler+0x674>
    48f2:	e8df f010 	tbh	[pc, r0, lsl #1]
    48f6:	0100      	.short	0x0100
    48f8:	004f004b 	.word	0x004f004b
    48fc:	00570052 	.word	0x00570052
    4900:	005f005a 	.word	0x005f005a
    4904:	00640062 	.word	0x00640062
    4908:	006d0068 	.word	0x006d0068
    490c:	00c700c0 	.word	0x00c700c0
    4910:	007b0105 	.word	0x007b0105
    4914:	00800076 	.word	0x00800076
    4918:	00880085 	.word	0x00880085
    491c:	0095008d 	.word	0x0095008d
    4920:	00bb00b9 	.word	0x00bb00b9
    4924:	00fe00bd 	.word	0x00fe00bd
    4928:	032d0102 	.word	0x032d0102
    492c:	00980107 	.word	0x00980107
    4930:	00a9009f 	.word	0x00a9009f
    4934:	00ab00a7 	.word	0x00ab00a7
    4938:	013d014b 	.word	0x013d014b
    493c:	016b0168 	.word	0x016b0168
    4940:	0173016f 	.word	0x0173016f
    4944:	01db01a6 	.word	0x01db01a6
    4948:	023f01ff 	.word	0x023f01ff
    494c:	025d0252 	.word	0x025d0252
    4950:	026c032a 	.word	0x026c032a
    4954:	02770271 	.word	0x02770271
    4958:	028d027e 	.word	0x028d027e
    495c:	01f501e8 	.word	0x01f501e8
    4960:	02ea0293 	.word	0x02ea0293
    4964:	030c015a 	.word	0x030c015a
    4968:	029b032d 	.word	0x029b032d
    496c:	03260323 	.word	0x03260323
    4970:	01d701c5 	.word	0x01d701c5
    4974:	032d020a 	.word	0x032d020a
    4978:	02d10049 	.word	0x02d10049
    497c:	02e1013b 	.word	0x02e1013b
    4980:	02460211 	.word	0x02460211
    4984:	02f5024c 	.word	0x02f5024c
    4988:	2400      	movs	r4, #0
    498a:	e275      	b.n	4e78 <vendor_request_handler+0x59c>
	case UBERTOOTH_PING:
		*data_len = 0;
		break;

	case UBERTOOTH_RX_SYMBOLS:
		requested_mode = MODE_RX_SYMBOLS;
    498c:	2001      	movs	r0, #1
    498e:	74a0      	strb	r0, [r4, #18]
		*data_len = 0;
    4990:	2300      	movs	r3, #0
    4992:	e1a2      	b.n	4cda <vendor_request_handler+0x3fe>
		break;

	case UBERTOOTH_TX_SYMBOLS:
		hop_mode = HOP_BLUETOOTH;
    4994:	2302      	movs	r3, #2
    4996:	72a3      	strb	r3, [r4, #10]
    4998:	e0f6      	b.n	4b88 <vendor_request_handler+0x2ac>
		requested_mode = MODE_TX_SYMBOLS;
		*data_len = 0;
		break;

	case UBERTOOTH_GET_USRLED:
		data[0] = (USRLED) ? 1 : 0;
    499a:	4b6a      	ldr	r3, [pc, #424]	; (4b44 <vendor_request_handler+0x268>)
    499c:	681b      	ldr	r3, [r3, #0]
    499e:	f3c3 0340 	ubfx	r3, r3, #1, #1
    49a2:	e119      	b.n	4bd8 <vendor_request_handler+0x2fc>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_USRLED:
		if (request_params[0])
    49a4:	880a      	ldrh	r2, [r1, #0]
    49a6:	2302      	movs	r3, #2
    49a8:	e015      	b.n	49d6 <vendor_request_handler+0xfa>
		else
			USRLED_CLR;
		break;

	case UBERTOOTH_GET_RXLED:
		data[0] = (RXLED) ? 1 : 0;
    49aa:	4b66      	ldr	r3, [pc, #408]	; (4b44 <vendor_request_handler+0x268>)
    49ac:	681b      	ldr	r3, [r3, #0]
    49ae:	f3c3 1300 	ubfx	r3, r3, #4, #1
    49b2:	e111      	b.n	4bd8 <vendor_request_handler+0x2fc>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_RXLED:
		if (request_params[0])
    49b4:	880a      	ldrh	r2, [r1, #0]
    49b6:	2310      	movs	r3, #16
    49b8:	e00d      	b.n	49d6 <vendor_request_handler+0xfa>
		else
			RXLED_CLR;
		break;

	case UBERTOOTH_GET_TXLED:
		data[0] = (TXLED) ? 1 : 0;
    49ba:	4b62      	ldr	r3, [pc, #392]	; (4b44 <vendor_request_handler+0x268>)
    49bc:	e024      	b.n	4a08 <vendor_request_handler+0x12c>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_TXLED:
		if (request_params[0])
    49be:	880a      	ldrh	r2, [r1, #0]
    49c0:	f44f 7380 	mov.w	r3, #256	; 0x100
    49c4:	e007      	b.n	49d6 <vendor_request_handler+0xfa>
		else
			TXLED_CLR;
		break;

	case UBERTOOTH_GET_1V8:
		data[0] = (CC1V8) ? 1 : 0;
    49c6:	4b5f      	ldr	r3, [pc, #380]	; (4b44 <vendor_request_handler+0x268>)
    49c8:	681b      	ldr	r3, [r3, #0]
    49ca:	f3c3 2340 	ubfx	r3, r3, #9, #1
    49ce:	e103      	b.n	4bd8 <vendor_request_handler+0x2fc>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_1V8:
		if (request_params[0])
    49d0:	880a      	ldrh	r2, [r1, #0]
    49d2:	f44f 7300 	mov.w	r3, #512	; 0x200
    49d6:	b912      	cbnz	r2, 49de <vendor_request_handler+0x102>

	case UBERTOOTH_SET_TXLED:
		if (request_params[0])
			TXLED_SET;
		else
			TXLED_CLR;
    49d8:	4a5b      	ldr	r2, [pc, #364]	; (4b48 <vendor_request_handler+0x26c>)
    49da:	6013      	str	r3, [r2, #0]
    49dc:	e2b5      	b.n	4f4a <vendor_request_handler+0x66e>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_1V8:
		if (request_params[0])
			CC1V8_SET;
    49de:	4a5b      	ldr	r2, [pc, #364]	; (4b4c <vendor_request_handler+0x270>)
    49e0:	e7fb      	b.n	49da <vendor_request_handler+0xfe>
		else
			CC1V8_CLR;
		break;

	case UBERTOOTH_GET_PARTNUM:
		get_part_num(data, data_len);
    49e2:	4630      	mov	r0, r6
    49e4:	4629      	mov	r1, r5
    49e6:	f004 f9ab 	bl	8d40 <get_part_num>
    49ea:	e2ae      	b.n	4f4a <vendor_request_handler+0x66e>
	case UBERTOOTH_RESET:
		requested_mode = MODE_RESET;
		break;

	case UBERTOOTH_GET_SERIAL:
		get_device_serial(data, data_len);
    49ec:	4630      	mov	r0, r6
    49ee:	4629      	mov	r1, r5
    49f0:	f004 f9c2 	bl	8d78 <get_device_serial>
    49f4:	e2a9      	b.n	4f4a <vendor_request_handler+0x66e>
		break;

#ifdef UBERTOOTH_ONE
	case UBERTOOTH_GET_PAEN:
		data[0] = (PAEN) ? 1 : 0;
    49f6:	4b56      	ldr	r3, [pc, #344]	; (4b50 <vendor_request_handler+0x274>)
    49f8:	681b      	ldr	r3, [r3, #0]
    49fa:	f3c3 13c0 	ubfx	r3, r3, #7, #1
    49fe:	e0eb      	b.n	4bd8 <vendor_request_handler+0x2fc>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_PAEN:
		if (request_params[0])
    4a00:	880a      	ldrh	r2, [r1, #0]
    4a02:	2380      	movs	r3, #128	; 0x80
    4a04:	e007      	b.n	4a16 <vendor_request_handler+0x13a>
		else
			PAEN_CLR;
		break;

	case UBERTOOTH_GET_HGM:
		data[0] = (HGM) ? 1 : 0;
    4a06:	4b52      	ldr	r3, [pc, #328]	; (4b50 <vendor_request_handler+0x274>)
    4a08:	681b      	ldr	r3, [r3, #0]
    4a0a:	f3c3 2300 	ubfx	r3, r3, #8, #1
    4a0e:	e0e3      	b.n	4bd8 <vendor_request_handler+0x2fc>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_HGM:
		if (request_params[0])
    4a10:	880a      	ldrh	r2, [r1, #0]
    4a12:	f44f 7380 	mov.w	r3, #256	; 0x100
    4a16:	b10a      	cbz	r2, 4a1c <vendor_request_handler+0x140>
			HGM_SET;
    4a18:	4a4e      	ldr	r2, [pc, #312]	; (4b54 <vendor_request_handler+0x278>)
    4a1a:	e7de      	b.n	49da <vendor_request_handler+0xfe>
		else
			HGM_CLR;
    4a1c:	4a4e      	ldr	r2, [pc, #312]	; (4b58 <vendor_request_handler+0x27c>)
    4a1e:	e7dc      	b.n	49da <vendor_request_handler+0xfe>
		break;
#endif

#ifdef TX_ENABLE
	case UBERTOOTH_TX_TEST:
		requested_mode = MODE_TX_TEST;
    4a20:	2303      	movs	r3, #3
    4a22:	74a3      	strb	r3, [r4, #18]
    4a24:	e291      	b.n	4f4a <vendor_request_handler+0x66e>
		break;

	case UBERTOOTH_GET_PALEVEL:
		data[0] = cc2400_get(FREND) & 0x7;
    4a26:	2005      	movs	r0, #5
    4a28:	f003 ffc2 	bl	89b0 <cc2400_get>
    4a2c:	f000 0007 	and.w	r0, r0, #7
    4a30:	7030      	strb	r0, [r6, #0]
    4a32:	e1e9      	b.n	4e08 <vendor_request_handler+0x52c>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_PALEVEL:
		if( request_params[0] < 8 ) {
    4a34:	8809      	ldrh	r1, [r1, #0]
    4a36:	2907      	cmp	r1, #7
    4a38:	f200 828a 	bhi.w	4f50 <vendor_request_handler+0x674>
			cc2400_set(FREND, 8 | request_params[0]);
    4a3c:	2005      	movs	r0, #5
    4a3e:	f041 0108 	orr.w	r1, r1, #8
    4a42:	e1f5      	b.n	4e30 <vendor_request_handler+0x554>
			return 0;
		}
		break;

	case UBERTOOTH_RANGE_TEST:
		requested_mode = MODE_RANGE_TEST;
    4a44:	2305      	movs	r3, #5
    4a46:	e7ec      	b.n	4a22 <vendor_request_handler+0x146>
		break;

	case UBERTOOTH_REPEATER:
		requested_mode = MODE_REPEATER;
    4a48:	2306      	movs	r3, #6
    4a4a:	e7ea      	b.n	4a22 <vendor_request_handler+0x146>
		break;
#endif

	case UBERTOOTH_RANGE_CHECK:
		data[0] = rr.valid;
    4a4c:	4b43      	ldr	r3, [pc, #268]	; (4b5c <vendor_request_handler+0x280>)
    4a4e:	781a      	ldrb	r2, [r3, #0]
    4a50:	7032      	strb	r2, [r6, #0]
		data[1] = rr.request_pa;
    4a52:	785a      	ldrb	r2, [r3, #1]
    4a54:	7072      	strb	r2, [r6, #1]
		data[2] = rr.request_num;
    4a56:	789a      	ldrb	r2, [r3, #2]
    4a58:	70b2      	strb	r2, [r6, #2]
		data[3] = rr.reply_pa;
    4a5a:	78da      	ldrb	r2, [r3, #3]
    4a5c:	70f2      	strb	r2, [r6, #3]
		data[4] = rr.reply_num;
    4a5e:	791b      	ldrb	r3, [r3, #4]
    4a60:	7133      	strb	r3, [r6, #4]
		*data_len = 5;
    4a62:	2305      	movs	r3, #5
    4a64:	602b      	str	r3, [r5, #0]
    4a66:	e270      	b.n	4f4a <vendor_request_handler+0x66e>
		break;

	case UBERTOOTH_STOP:
		requested_mode = MODE_IDLE;
    4a68:	2300      	movs	r3, #0
    4a6a:	e7da      	b.n	4a22 <vendor_request_handler+0x146>
		break;

	case UBERTOOTH_GET_MOD:
		data[0] = modulation;
    4a6c:	7823      	ldrb	r3, [r4, #0]
    4a6e:	e0b3      	b.n	4bd8 <vendor_request_handler+0x2fc>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_MOD:
		modulation = request_params[0];
    4a70:	780b      	ldrb	r3, [r1, #0]
    4a72:	7023      	strb	r3, [r4, #0]
    4a74:	e269      	b.n	4f4a <vendor_request_handler+0x66e>
		break;

	case UBERTOOTH_GET_CHANNEL:
		data[0] = channel & 0xFF;
    4a76:	4b3a      	ldr	r3, [pc, #232]	; (4b60 <vendor_request_handler+0x284>)
    4a78:	881a      	ldrh	r2, [r3, #0]
    4a7a:	7032      	strb	r2, [r6, #0]
		data[1] = (channel >> 8) & 0xFF;
    4a7c:	881b      	ldrh	r3, [r3, #0]
    4a7e:	f3c3 2307 	ubfx	r3, r3, #8, #8
    4a82:	e1a7      	b.n	4dd4 <vendor_request_handler+0x4f8>
		*data_len = 2;
		break;

	case UBERTOOTH_SET_CHANNEL:
		requested_channel = request_params[0];
    4a84:	880a      	ldrh	r2, [r1, #0]
    4a86:	4b2e      	ldr	r3, [pc, #184]	; (4b40 <vendor_request_handler+0x264>)
    4a88:	81e2      	strh	r2, [r4, #14]
		/* bluetooth band sweep mode, start at channel 2402 */
		if (requested_channel > MAX_FREQ) {
    4a8a:	89e1      	ldrh	r1, [r4, #14]
    4a8c:	f640 22ea 	movw	r2, #2794	; 0xaea
    4a90:	b289      	uxth	r1, r1
    4a92:	4291      	cmp	r1, r2
    4a94:	d905      	bls.n	4aa2 <vendor_request_handler+0x1c6>
			hop_mode = HOP_SWEEP;
    4a96:	2201      	movs	r2, #1
    4a98:	729a      	strb	r2, [r3, #10]
			requested_channel = 2402;
    4a9a:	f640 1262 	movw	r2, #2402	; 0x962
    4a9e:	81da      	strh	r2, [r3, #14]
    4aa0:	e017      	b.n	4ad2 <vendor_request_handler+0x1f6>
		}
		/* fixed channel mode, can be outside bluetooth band */
		else {
			hop_mode = HOP_NONE;
    4aa2:	2200      	movs	r2, #0
    4aa4:	729a      	strb	r2, [r3, #10]
			requested_channel = MAX(requested_channel, MIN_FREQ);
    4aa6:	89d9      	ldrh	r1, [r3, #14]
    4aa8:	f640 02dc 	movw	r2, #2268	; 0x8dc
    4aac:	b289      	uxth	r1, r1
    4aae:	4291      	cmp	r1, r2
    4ab0:	bf8a      	itet	hi
    4ab2:	89db      	ldrhhi	r3, [r3, #14]
    4ab4:	4613      	movls	r3, r2
    4ab6:	b29b      	uxthhi	r3, r3
    4ab8:	81e3      	strh	r3, [r4, #14]
			requested_channel = MIN(requested_channel, MAX_FREQ);
    4aba:	89e2      	ldrh	r2, [r4, #14]
    4abc:	f640 23e9 	movw	r3, #2793	; 0xae9
    4ac0:	b292      	uxth	r2, r2
    4ac2:	429a      	cmp	r2, r3
    4ac4:	bf97      	itett	ls
    4ac6:	4b1e      	ldrls	r3, [pc, #120]	; (4b40 <vendor_request_handler+0x264>)
    4ac8:	f640 23ea 	movwhi	r3, #2794	; 0xaea
    4acc:	89db      	ldrhls	r3, [r3, #14]
    4ace:	b29b      	uxthls	r3, r3
    4ad0:	81e3      	strh	r3, [r4, #14]
		}

		le_adv_channel = requested_channel;
    4ad2:	89e1      	ldrh	r1, [r4, #14]
    4ad4:	4b22      	ldr	r3, [pc, #136]	; (4b60 <vendor_request_handler+0x284>)
    4ad6:	b289      	uxth	r1, r1
    4ad8:	f8a3 104a 	strh.w	r1, [r3, #74]	; 0x4a
		if (mode != MODE_BT_FOLLOW_LE) {
    4adc:	7c61      	ldrb	r1, [r4, #17]
			hop_mode = HOP_NONE;
			requested_channel = MAX(requested_channel, MIN_FREQ);
			requested_channel = MIN(requested_channel, MAX_FREQ);
		}

		le_adv_channel = requested_channel;
    4ade:	4a18      	ldr	r2, [pc, #96]	; (4b40 <vendor_request_handler+0x264>)
		if (mode != MODE_BT_FOLLOW_LE) {
    4ae0:	2909      	cmp	r1, #9
    4ae2:	f000 8232 	beq.w	4f4a <vendor_request_handler+0x66e>
			channel = requested_channel;
    4ae6:	89d1      	ldrh	r1, [r2, #14]
    4ae8:	b289      	uxth	r1, r1
    4aea:	8019      	strh	r1, [r3, #0]
			requested_channel = 0;
    4aec:	2100      	movs	r1, #0
    4aee:	81d1      	strh	r1, [r2, #14]
    4af0:	e208      	b.n	4f04 <vendor_request_handler+0x628>
			cs_threshold_calc_and_set(channel);
		}
		break;

	case UBERTOOTH_SET_ISP:
		set_isp();
    4af2:	f004 f975 	bl	8de0 <set_isp>
		*data_len = 0; /* should never return */
    4af6:	2300      	movs	r3, #0
    4af8:	e7b4      	b.n	4a64 <vendor_request_handler+0x188>
		break;

	case UBERTOOTH_FLASH:
		bootloader_ctrl = DFU_MODE;
    4afa:	4a1a      	ldr	r2, [pc, #104]	; (4b64 <vendor_request_handler+0x288>)
    4afc:	4b1a      	ldr	r3, [pc, #104]	; (4b68 <vendor_request_handler+0x28c>)
    4afe:	601a      	str	r2, [r3, #0]
		requested_mode = MODE_RESET;
    4b00:	230b      	movs	r3, #11
    4b02:	e78e      	b.n	4a22 <vendor_request_handler+0x146>
		break;

	case UBERTOOTH_SPECAN:
		if (request_params[0] < 2049 || request_params[0] > 3072 ||
    4b04:	880a      	ldrh	r2, [r1, #0]
    4b06:	f46f 6c00 	mvn.w	ip, #2048	; 0x800
    4b0a:	eb02 030c 	add.w	r3, r2, ip
    4b0e:	f240 31ff 	movw	r1, #1023	; 0x3ff
    4b12:	b29b      	uxth	r3, r3
    4b14:	428b      	cmp	r3, r1
    4b16:	f200 821b 	bhi.w	4f50 <vendor_request_handler+0x674>
				request_params[1] < 2049 || request_params[1] > 3072 ||
    4b1a:	887b      	ldrh	r3, [r7, #2]
		bootloader_ctrl = DFU_MODE;
		requested_mode = MODE_RESET;
		break;

	case UBERTOOTH_SPECAN:
		if (request_params[0] < 2049 || request_params[0] > 3072 ||
    4b1c:	f46f 6600 	mvn.w	r6, #2048	; 0x800
    4b20:	1998      	adds	r0, r3, r6
    4b22:	b280      	uxth	r0, r0
    4b24:	4288      	cmp	r0, r1
    4b26:	f200 8213 	bhi.w	4f50 <vendor_request_handler+0x674>
				request_params[1] < 2049 || request_params[1] > 3072 ||
    4b2a:	4293      	cmp	r3, r2
    4b2c:	f0c0 8210 	bcc.w	4f50 <vendor_request_handler+0x674>
				request_params[1] < request_params[0])
			return 0;
		low_freq = request_params[0];
    4b30:	490b      	ldr	r1, [pc, #44]	; (4b60 <vendor_request_handler+0x284>)
    4b32:	f8a1 204c 	strh.w	r2, [r1, #76]	; 0x4c
		high_freq = request_params[1];
    4b36:	f8a1 304e 	strh.w	r3, [r1, #78]	; 0x4e
		requested_mode = MODE_SPECAN;
    4b3a:	2304      	movs	r3, #4
    4b3c:	e024      	b.n	4b88 <vendor_request_handler+0x2ac>
    4b3e:	bf00      	nop
    4b40:	10000e34 	.word	0x10000e34
    4b44:	2009c034 	.word	0x2009c034
    4b48:	2009c03c 	.word	0x2009c03c
    4b4c:	2009c038 	.word	0x2009c038
    4b50:	2009c054 	.word	0x2009c054
    4b54:	2009c058 	.word	0x2009c058
    4b58:	2009c05c 	.word	0x2009c05c
    4b5c:	100014e4 	.word	0x100014e4
    4b60:	1000044c 	.word	0x1000044c
    4b64:	4305bb21 	.word	0x4305bb21
    4b68:	1000001c 	.word	0x1000001c
		*data_len = 0;
		break;

	case UBERTOOTH_RX_GENERIC:
		requested_mode = MODE_RX_GENERIC;
    4b6c:	230f      	movs	r3, #15
    4b6e:	e00b      	b.n	4b88 <vendor_request_handler+0x2ac>
		*data_len = 0;
		break;

	case UBERTOOTH_LED_SPECAN:
		if (request_params[0] > 256)
    4b70:	880b      	ldrh	r3, [r1, #0]
    4b72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    4b76:	f200 81eb 	bhi.w	4f50 <vendor_request_handler+0x674>
			return 0;
		rssi_threshold = 54 - request_params[0];
    4b7a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    4b7e:	4aae      	ldr	r2, [pc, #696]	; (4e38 <vendor_request_handler+0x55c>)
    4b80:	b2db      	uxtb	r3, r3
    4b82:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
		requested_mode = MODE_LED_SPECAN;
    4b86:	2307      	movs	r3, #7
    4b88:	74a3      	strb	r3, [r4, #18]
    4b8a:	e7b4      	b.n	4af6 <vendor_request_handler+0x21a>
		*data_len = 0;
		break;

	case UBERTOOTH_GET_REV_NUM:
		data[0] = 0x00;
    4b8c:	2300      	movs	r3, #0
    4b8e:	7033      	strb	r3, [r6, #0]
		data[1] = 0x00;
    4b90:	7073      	strb	r3, [r6, #1]

		length = (u8)strlen(GIT_REVISION);
    4b92:	48aa      	ldr	r0, [pc, #680]	; (4e3c <vendor_request_handler+0x560>)
    4b94:	f005 f86a 	bl	9c6c <strlen>
    4b98:	b2c4      	uxtb	r4, r0
		data[2] = length;
    4b9a:	70b4      	strb	r4, [r6, #2]

		memcpy(&data[3], GIT_REVISION, length);
    4b9c:	4622      	mov	r2, r4
    4b9e:	1cf0      	adds	r0, r6, #3
    4ba0:	49a6      	ldr	r1, [pc, #664]	; (4e3c <vendor_request_handler+0x560>)
    4ba2:	f004 ffd5 	bl	9b50 <memcpy>

		*data_len = 2 + 1 + length;
    4ba6:	3403      	adds	r4, #3
    4ba8:	e00b      	b.n	4bc2 <vendor_request_handler+0x2e6>
		break;

	case UBERTOOTH_GET_COMPILE_INFO:
		length = (u8)strlen(compile_info);
    4baa:	48a5      	ldr	r0, [pc, #660]	; (4e40 <vendor_request_handler+0x564>)
    4bac:	f005 f85e 	bl	9c6c <strlen>
    4bb0:	b2c4      	uxtb	r4, r0
		data[0] = length;
    4bb2:	4630      	mov	r0, r6
    4bb4:	f800 4b01 	strb.w	r4, [r0], #1
		memcpy(&data[1], compile_info, length);
    4bb8:	4622      	mov	r2, r4
    4bba:	49a1      	ldr	r1, [pc, #644]	; (4e40 <vendor_request_handler+0x564>)
    4bbc:	f004 ffc8 	bl	9b50 <memcpy>
		*data_len = 1 + length;
    4bc0:	3401      	adds	r4, #1
    4bc2:	602c      	str	r4, [r5, #0]
    4bc4:	e1c1      	b.n	4f4a <vendor_request_handler+0x66e>
		break;

	case UBERTOOTH_GET_BOARD_ID:
		data[0] = BOARD_ID;
    4bc6:	2001      	movs	r0, #1
    4bc8:	7030      	strb	r0, [r6, #0]
    4bca:	e11e      	b.n	4e0a <vendor_request_handler+0x52e>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_SQUELCH:
		cs_threshold_req = (int8_t)request_params[0];
    4bcc:	880a      	ldrh	r2, [r1, #0]
    4bce:	4b9d      	ldr	r3, [pc, #628]	; (4e44 <vendor_request_handler+0x568>)
    4bd0:	701a      	strb	r2, [r3, #0]
    4bd2:	e196      	b.n	4f02 <vendor_request_handler+0x626>
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_GET_SQUELCH:
		data[0] = cs_threshold_req;
    4bd4:	4b9b      	ldr	r3, [pc, #620]	; (4e44 <vendor_request_handler+0x568>)
    4bd6:	781b      	ldrb	r3, [r3, #0]
    4bd8:	7033      	strb	r3, [r6, #0]
    4bda:	e115      	b.n	4e08 <vendor_request_handler+0x52c>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_BDADDR:
		target.address = 0;
    4bdc:	4f9a      	ldr	r7, [pc, #616]	; (4e48 <vendor_request_handler+0x56c>)
    4bde:	2400      	movs	r4, #0
    4be0:	2500      	movs	r5, #0
    4be2:	e9c7 4500 	strd	r4, r5, [r7]
		target.syncword = 0;
    4be6:	e9c7 4502 	strd	r4, r5, [r7, #8]
		for(int i=0; i < 8; i++) {
    4bea:	f04f 0800 	mov.w	r8, #0
			target.address |= (uint64_t)data[i] << 8*i;
    4bee:	f816 0008 	ldrb.w	r0, [r6, r8]
    4bf2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
    4bf6:	2100      	movs	r1, #0
    4bf8:	f004 fca8 	bl	954c <__aeabi_llsl>
    4bfc:	e9d7 4500 	ldrd	r4, r5, [r7]
		break;

	case UBERTOOTH_SET_BDADDR:
		target.address = 0;
		target.syncword = 0;
		for(int i=0; i < 8; i++) {
    4c00:	f108 0801 	add.w	r8, r8, #1
			target.address |= (uint64_t)data[i] << 8*i;
    4c04:	4320      	orrs	r0, r4
    4c06:	4329      	orrs	r1, r5
		break;

	case UBERTOOTH_SET_BDADDR:
		target.address = 0;
		target.syncword = 0;
		for(int i=0; i < 8; i++) {
    4c08:	f1b8 0f08 	cmp.w	r8, #8
			target.address |= (uint64_t)data[i] << 8*i;
    4c0c:	e9c7 0100 	strd	r0, r1, [r7]
		break;

	case UBERTOOTH_SET_BDADDR:
		target.address = 0;
		target.syncword = 0;
		for(int i=0; i < 8; i++) {
    4c10:	d1ed      	bne.n	4bee <vendor_request_handler+0x312>
    4c12:	f04f 0800 	mov.w	r8, #0
    4c16:	eb06 0308 	add.w	r3, r6, r8
			target.address |= (uint64_t)data[i] << 8*i;
		}
		for(int i=0; i < 8; i++) {
			target.syncword |= (uint64_t)data[i+8] << 8*i;
    4c1a:	7a18      	ldrb	r0, [r3, #8]
    4c1c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
    4c20:	2100      	movs	r1, #0
    4c22:	f004 fc93 	bl	954c <__aeabi_llsl>
    4c26:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
		target.address = 0;
		target.syncword = 0;
		for(int i=0; i < 8; i++) {
			target.address |= (uint64_t)data[i] << 8*i;
		}
		for(int i=0; i < 8; i++) {
    4c2a:	f108 0801 	add.w	r8, r8, #1
			target.syncword |= (uint64_t)data[i+8] << 8*i;
    4c2e:	4320      	orrs	r0, r4
    4c30:	4329      	orrs	r1, r5
		target.address = 0;
		target.syncword = 0;
		for(int i=0; i < 8; i++) {
			target.address |= (uint64_t)data[i] << 8*i;
		}
		for(int i=0; i < 8; i++) {
    4c32:	f1b8 0f08 	cmp.w	r8, #8
			target.syncword |= (uint64_t)data[i+8] << 8*i;
    4c36:	e9c7 0102 	strd	r0, r1, [r7, #8]
		target.address = 0;
		target.syncword = 0;
		for(int i=0; i < 8; i++) {
			target.address |= (uint64_t)data[i] << 8*i;
		}
		for(int i=0; i < 8; i++) {
    4c3a:	d1ec      	bne.n	4c16 <vendor_request_handler+0x33a>
			target.syncword |= (uint64_t)data[i+8] << 8*i;
		}
		precalc();
    4c3c:	f002 fc02 	bl	7444 <precalc>
    4c40:	e183      	b.n	4f4a <vendor_request_handler+0x66e>
		break;

	case UBERTOOTH_START_HOPPING:
		clkn_offset = 0;
    4c42:	4a82      	ldr	r2, [pc, #520]	; (4e4c <vendor_request_handler+0x570>)
    4c44:	2300      	movs	r3, #0
    4c46:	6013      	str	r3, [r2, #0]
		for(int i=0; i < 4; i++) {
			clkn_offset <<= 8;
    4c48:	6811      	ldr	r1, [r2, #0]
    4c4a:	0209      	lsls	r1, r1, #8
    4c4c:	6011      	str	r1, [r2, #0]
			clkn_offset |= data[i];
    4c4e:	5cf0      	ldrb	r0, [r6, r3]
    4c50:	6811      	ldr	r1, [r2, #0]
		precalc();
		break;

	case UBERTOOTH_START_HOPPING:
		clkn_offset = 0;
		for(int i=0; i < 4; i++) {
    4c52:	3301      	adds	r3, #1
			clkn_offset <<= 8;
			clkn_offset |= data[i];
    4c54:	4301      	orrs	r1, r0
		precalc();
		break;

	case UBERTOOTH_START_HOPPING:
		clkn_offset = 0;
		for(int i=0; i < 4; i++) {
    4c56:	2b04      	cmp	r3, #4
			clkn_offset <<= 8;
			clkn_offset |= data[i];
    4c58:	6011      	str	r1, [r2, #0]
		precalc();
		break;

	case UBERTOOTH_START_HOPPING:
		clkn_offset = 0;
		for(int i=0; i < 4; i++) {
    4c5a:	d1f5      	bne.n	4c48 <vendor_request_handler+0x36c>
			clkn_offset <<= 8;
			clkn_offset |= data[i];
		}
		hop_mode = HOP_BLUETOOTH;
    4c5c:	2302      	movs	r3, #2
    4c5e:	72a3      	strb	r3, [r4, #10]
		dma_discard = 1;
		DIO_SSEL_SET;
    4c60:	4b7b      	ldr	r3, [pc, #492]	; (4e50 <vendor_request_handler+0x574>)
		for(int i=0; i < 4; i++) {
			clkn_offset <<= 8;
			clkn_offset |= data[i];
		}
		hop_mode = HOP_BLUETOOTH;
		dma_discard = 1;
    4c62:	2001      	movs	r0, #1
		DIO_SSEL_SET;
    4c64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
		for(int i=0; i < 4; i++) {
			clkn_offset <<= 8;
			clkn_offset |= data[i];
		}
		hop_mode = HOP_BLUETOOTH;
		dma_discard = 1;
    4c68:	7420      	strb	r0, [r4, #16]
		DIO_SSEL_SET;
    4c6a:	601a      	str	r2, [r3, #0]
		clk100ns_offset = (data[4] << 8) | (data[5] << 0);
    4c6c:	7973      	ldrb	r3, [r6, #5]
    4c6e:	7932      	ldrb	r2, [r6, #4]
    4c70:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
    4c74:	4b77      	ldr	r3, [pc, #476]	; (4e54 <vendor_request_handler+0x578>)
    4c76:	801a      	strh	r2, [r3, #0]
		requested_mode = MODE_BT_FOLLOW;
    4c78:	2308      	movs	r3, #8
    4c7a:	74a3      	strb	r3, [r4, #18]
		break;
    4c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	case UBERTOOTH_AFH:
		hop_mode = HOP_AFH;
    4c80:	2305      	movs	r3, #5
    4c82:	72a3      	strb	r3, [r4, #10]
		requested_mode = MODE_AFH;
    4c84:	230e      	movs	r3, #14
    4c86:	74a3      	strb	r3, [r4, #18]

		for(int i=0; i < 10; i++) {
    4c88:	2300      	movs	r3, #0
			afh_map[i] = 0;
    4c8a:	4973      	ldr	r1, [pc, #460]	; (4e58 <vendor_request_handler+0x57c>)
    4c8c:	2200      	movs	r2, #0
    4c8e:	545a      	strb	r2, [r3, r1]

	case UBERTOOTH_AFH:
		hop_mode = HOP_AFH;
		requested_mode = MODE_AFH;

		for(int i=0; i < 10; i++) {
    4c90:	3301      	adds	r3, #1
    4c92:	2b0a      	cmp	r3, #10
    4c94:	d1f9      	bne.n	4c8a <vendor_request_handler+0x3ae>
			afh_map[i] = 0;
		}
		used_channels = 0;
    4c96:	4b71      	ldr	r3, [pc, #452]	; (4e5c <vendor_request_handler+0x580>)
		afh_enabled = 1;
    4c98:	2001      	movs	r0, #1
		requested_mode = MODE_AFH;

		for(int i=0; i < 10; i++) {
			afh_map[i] = 0;
		}
		used_channels = 0;
    4c9a:	701a      	strb	r2, [r3, #0]
		afh_enabled = 1;
    4c9c:	4b70      	ldr	r3, [pc, #448]	; (4e60 <vendor_request_handler+0x584>)
    4c9e:	7018      	strb	r0, [r3, #0]
		break;
    4ca0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	case UBERTOOTH_HOP:
		do_hop = 1;
    4ca4:	2001      	movs	r0, #1
    4ca6:	72e0      	strb	r0, [r4, #11]
		break;
    4ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	case UBERTOOTH_SET_CLOCK:
		clock = data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
    4cac:	78b2      	ldrb	r2, [r6, #2]
    4cae:	7873      	ldrb	r3, [r6, #1]
    4cb0:	0412      	lsls	r2, r2, #16
    4cb2:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    4cb6:	7833      	ldrb	r3, [r6, #0]
    4cb8:	431a      	orrs	r2, r3
    4cba:	78f3      	ldrb	r3, [r6, #3]
    4cbc:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
		clkn = clock;
    4cc0:	4b68      	ldr	r3, [pc, #416]	; (4e64 <vendor_request_handler+0x588>)
    4cc2:	601a      	str	r2, [r3, #0]
    4cc4:	e11d      	b.n	4f02 <vendor_request_handler+0x626>
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;

	switch (request) {
    4cc6:	2300      	movs	r3, #0
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_SET_AFHMAP:
		for(int i=0; i < 10; i++) {
			afh_map[i] = data[i];
    4cc8:	5cf1      	ldrb	r1, [r6, r3]
    4cca:	4a63      	ldr	r2, [pc, #396]	; (4e58 <vendor_request_handler+0x57c>)
    4ccc:	5499      	strb	r1, [r3, r2]
		clkn = clock;
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_SET_AFHMAP:
		for(int i=0; i < 10; i++) {
    4cce:	3301      	adds	r3, #1
    4cd0:	2b0a      	cmp	r3, #10
    4cd2:	d1f9      	bne.n	4cc8 <vendor_request_handler+0x3ec>
			afh_map[i] = data[i];
		}
		afh_enabled = 1;
    4cd4:	4a62      	ldr	r2, [pc, #392]	; (4e60 <vendor_request_handler+0x584>)
    4cd6:	2001      	movs	r0, #1
    4cd8:	7010      	strb	r0, [r2, #0]
		*data_len = 10;
    4cda:	602b      	str	r3, [r5, #0]
		break;
    4cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;

	switch (request) {
    4ce0:	2300      	movs	r3, #0
		*data_len = 10;
		break;

	case UBERTOOTH_CLEAR_AFHMAP:
		for(int i=0; i < 10; i++) {
			afh_map[i] = 0;
    4ce2:	495d      	ldr	r1, [pc, #372]	; (4e58 <vendor_request_handler+0x57c>)
    4ce4:	2200      	movs	r2, #0
    4ce6:	545a      	strb	r2, [r3, r1]
		afh_enabled = 1;
		*data_len = 10;
		break;

	case UBERTOOTH_CLEAR_AFHMAP:
		for(int i=0; i < 10; i++) {
    4ce8:	3301      	adds	r3, #1
    4cea:	2b0a      	cmp	r3, #10
    4cec:	d1f9      	bne.n	4ce2 <vendor_request_handler+0x406>
			afh_map[i] = 0;
		}
		afh_enabled = 0;
    4cee:	495c      	ldr	r1, [pc, #368]	; (4e60 <vendor_request_handler+0x584>)
    4cf0:	700a      	strb	r2, [r1, #0]
    4cf2:	e6b7      	b.n	4a64 <vendor_request_handler+0x188>
		*data_len = 10;
		break;

	case UBERTOOTH_GET_CLOCK:
		clock = clkn;
    4cf4:	4b5b      	ldr	r3, [pc, #364]	; (4e64 <vendor_request_handler+0x588>)
    4cf6:	6819      	ldr	r1, [r3, #0]
		for(int i=0; i < 4; i++) {
    4cf8:	2300      	movs	r3, #0
    4cfa:	00da      	lsls	r2, r3, #3
			data[i] = (clock >> (8*i)) & 0xff;
    4cfc:	fa21 f202 	lsr.w	r2, r1, r2
    4d00:	54f2      	strb	r2, [r6, r3]
		*data_len = 10;
		break;

	case UBERTOOTH_GET_CLOCK:
		clock = clkn;
		for(int i=0; i < 4; i++) {
    4d02:	3301      	adds	r3, #1
    4d04:	2b04      	cmp	r3, #4
    4d06:	d1f8      	bne.n	4cfa <vendor_request_handler+0x41e>
    4d08:	e6ac      	b.n	4a64 <vendor_request_handler+0x188>
		}
		*data_len = 4;
		break;

	case UBERTOOTH_TRIM_CLOCK:
		clk100ns_offset = (data[0] << 8) | (data[1] << 0);
    4d0a:	7873      	ldrb	r3, [r6, #1]
    4d0c:	7832      	ldrb	r2, [r6, #0]
    4d0e:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
    4d12:	4b50      	ldr	r3, [pc, #320]	; (4e54 <vendor_request_handler+0x578>)
    4d14:	801a      	strh	r2, [r3, #0]
    4d16:	e118      	b.n	4f4a <vendor_request_handler+0x66e>
		break;

	case UBERTOOTH_FIX_CLOCK_DRIFT:
		clk_drift_ppm += (int16_t)(data[0] << 8) | (data[1] << 0);
    4d18:	4b53      	ldr	r3, [pc, #332]	; (4e68 <vendor_request_handler+0x58c>)
    4d1a:	7830      	ldrb	r0, [r6, #0]
    4d1c:	8819      	ldrh	r1, [r3, #0]
    4d1e:	7872      	ldrb	r2, [r6, #1]
    4d20:	b289      	uxth	r1, r1
    4d22:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
    4d26:	440a      	add	r2, r1
    4d28:	b292      	uxth	r2, r2
    4d2a:	801a      	strh	r2, [r3, #0]

		// Too slow
		if (clk_drift_ppm < 0) {
    4d2c:	881a      	ldrh	r2, [r3, #0]
    4d2e:	494f      	ldr	r1, [pc, #316]	; (4e6c <vendor_request_handler+0x590>)
    4d30:	b212      	sxth	r2, r2
    4d32:	2a00      	cmp	r2, #0
    4d34:	4a4e      	ldr	r2, [pc, #312]	; (4e70 <vendor_request_handler+0x594>)
    4d36:	da07      	bge.n	4d48 <vendor_request_handler+0x46c>
			clk_drift_correction = 320 / (uint16_t)(-clk_drift_ppm);
    4d38:	881b      	ldrh	r3, [r3, #0]
    4d3a:	f44f 70a0 	mov.w	r0, #320	; 0x140
    4d3e:	425b      	negs	r3, r3
    4d40:	b29b      	uxth	r3, r3
    4d42:	fb90 f3f3 	sdiv	r3, r0, r3
    4d46:	e00a      	b.n	4d5e <vendor_request_handler+0x482>
			clkn_next_drift_fix = clkn_last_drift_fix + clk_drift_correction;
		}
		// Too fast
		else if (clk_drift_ppm > 0) {
    4d48:	8818      	ldrh	r0, [r3, #0]
    4d4a:	b200      	sxth	r0, r0
    4d4c:	2800      	cmp	r0, #0
    4d4e:	dd0d      	ble.n	4d6c <vendor_request_handler+0x490>
			clk_drift_correction = 320 / clk_drift_ppm;
    4d50:	881b      	ldrh	r3, [r3, #0]
    4d52:	f44f 70a0 	mov.w	r0, #320	; 0x140
    4d56:	b21b      	sxth	r3, r3
    4d58:	fb90 f3f3 	sdiv	r3, r0, r3
    4d5c:	b29b      	uxth	r3, r3
    4d5e:	8013      	strh	r3, [r2, #0]
			clkn_next_drift_fix = clkn_last_drift_fix + clk_drift_correction;
    4d60:	4b44      	ldr	r3, [pc, #272]	; (4e74 <vendor_request_handler+0x598>)
    4d62:	6818      	ldr	r0, [r3, #0]
    4d64:	8813      	ldrh	r3, [r2, #0]
    4d66:	b29b      	uxth	r3, r3
    4d68:	4403      	add	r3, r0
    4d6a:	e001      	b.n	4d70 <vendor_request_handler+0x494>
		}
		// Don't trim
		else {
			clk_drift_correction = 0;
    4d6c:	2300      	movs	r3, #0
    4d6e:	8013      	strh	r3, [r2, #0]
			clkn_next_drift_fix = 0;
    4d70:	600b      	str	r3, [r1, #0]
    4d72:	e0ea      	b.n	4f4a <vendor_request_handler+0x66e>
		}

		break;

	case UBERTOOTH_BTLE_SNIFFING:
		*data_len = 0;
    4d74:	2300      	movs	r3, #0
    4d76:	602b      	str	r3, [r5, #0]

		do_hop = 0;
    4d78:	72e3      	strb	r3, [r4, #11]
		hop_mode = HOP_BTLE;
    4d7a:	2303      	movs	r3, #3
    4d7c:	72a3      	strb	r3, [r4, #10]
		requested_mode = MODE_BT_FOLLOW_LE;
    4d7e:	2309      	movs	r3, #9
    4d80:	e04a      	b.n	4e18 <vendor_request_handler+0x53c>
		cs_threshold_calc_and_set(channel);
		break;
	
	// JWHUR cfo estimation tracking
	case UBERTOOTH_BTLE_CFO:
		do_hop = 0;
    4d82:	2300      	movs	r3, #0
    4d84:	72e3      	strb	r3, [r4, #11]
		hop_mode = HOP_BTLE;
    4d86:	2303      	movs	r3, #3
    4d88:	72a3      	strb	r3, [r4, #10]
		requested_mode = MODE_BT_CFO_LE;
    4d8a:	2311      	movs	r3, #17
    4d8c:	e044      	b.n	4e18 <vendor_request_handler+0x53c>
		queue_init();
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_BTLE_RSSI:
		do_hop = 0;
    4d8e:	2300      	movs	r3, #0
    4d90:	72e3      	strb	r3, [r4, #11]
		hop_mode = HOP_BTLE;
    4d92:	2303      	movs	r3, #3
    4d94:	72a3      	strb	r3, [r4, #10]
		requested_mode = MODE_BT_RSSI_LE;
    4d96:	2312      	movs	r3, #18
    4d98:	e03e      	b.n	4e18 <vendor_request_handler+0x53c>
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;

	switch (request) {
    4d9a:	2300      	movs	r3, #0
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_GET_ACCESS_ADDRESS:
		for(int i=0; i < 4; i++) {
			data[i] = (le.access_address >> (8*i)) & 0xff;
    4d9c:	4926      	ldr	r1, [pc, #152]	; (4e38 <vendor_request_handler+0x55c>)
    4d9e:	00da      	lsls	r2, r3, #3
    4da0:	6849      	ldr	r1, [r1, #4]
    4da2:	fa21 f202 	lsr.w	r2, r1, r2
    4da6:	54f2      	strb	r2, [r6, r3]
		queue_init();
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_GET_ACCESS_ADDRESS:
		for(int i=0; i < 4; i++) {
    4da8:	3301      	adds	r3, #1
    4daa:	2b04      	cmp	r3, #4
    4dac:	d1f6      	bne.n	4d9c <vendor_request_handler+0x4c0>
    4dae:	e659      	b.n	4a64 <vendor_request_handler+0x188>
		}
		*data_len = 4;
		break;

	case UBERTOOTH_SET_ACCESS_ADDRESS:
		le_set_access_address(data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24);
    4db0:	78b3      	ldrb	r3, [r6, #2]
    4db2:	7872      	ldrb	r2, [r6, #1]
    4db4:	041b      	lsls	r3, r3, #16
    4db6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    4dba:	7832      	ldrb	r2, [r6, #0]
    4dbc:	78f0      	ldrb	r0, [r6, #3]
    4dbe:	4313      	orrs	r3, r2
    4dc0:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
    4dc4:	f7ff fbee 	bl	45a4 <le_set_access_address>
		le.target_set = 1;
    4dc8:	2001      	movs	r0, #1
    4dca:	4b1b      	ldr	r3, [pc, #108]	; (4e38 <vendor_request_handler+0x55c>)
    4dcc:	e0b3      	b.n	4f36 <vendor_request_handler+0x65a>
		break;

	case UBERTOOTH_DO_SOMETHING_REPLY:
		// after you do something, tell me what you did!
		// don't commit here please
		data[0] = 0x13;
    4dce:	2313      	movs	r3, #19
    4dd0:	7033      	strb	r3, [r6, #0]
		data[1] = 0x37;
    4dd2:	2337      	movs	r3, #55	; 0x37
    4dd4:	7073      	strb	r3, [r6, #1]
    4dd6:	e027      	b.n	4e28 <vendor_request_handler+0x54c>
		*data_len = 2;
		break;

	case UBERTOOTH_GET_CRC_VERIFY:
		data[0] = le.crc_verify ? 1 : 0;
    4dd8:	4b17      	ldr	r3, [pc, #92]	; (4e38 <vendor_request_handler+0x55c>)
    4dda:	695b      	ldr	r3, [r3, #20]
    4ddc:	3300      	adds	r3, #0
    4dde:	bf18      	it	ne
    4de0:	2301      	movne	r3, #1
    4de2:	e6f9      	b.n	4bd8 <vendor_request_handler+0x2fc>
		*data_len = 1;
		break;

	case UBERTOOTH_SET_CRC_VERIFY:
		le.crc_verify = request_params[0] ? 1 : 0;
    4de4:	880a      	ldrh	r2, [r1, #0]
    4de6:	4b14      	ldr	r3, [pc, #80]	; (4e38 <vendor_request_handler+0x55c>)
    4de8:	3200      	adds	r2, #0
    4dea:	bf18      	it	ne
    4dec:	2201      	movne	r2, #1
    4dee:	615a      	str	r2, [r3, #20]
    4df0:	e0ab      	b.n	4f4a <vendor_request_handler+0x66e>
		break;

	case UBERTOOTH_POLL:
		p = dequeue();
    4df2:	f002 fd9d 	bl	7930 <dequeue>
		if (p != NULL) {
    4df6:	4601      	mov	r1, r0
    4df8:	b128      	cbz	r0, 4e06 <vendor_request_handler+0x52a>
			memcpy(data, (void *)p, sizeof(usb_pkt_rx));
    4dfa:	4630      	mov	r0, r6
    4dfc:	2240      	movs	r2, #64	; 0x40
    4dfe:	f004 fea7 	bl	9b50 <memcpy>
			*data_len = sizeof(usb_pkt_rx);
    4e02:	2340      	movs	r3, #64	; 0x40
    4e04:	e62e      	b.n	4a64 <vendor_request_handler+0x188>
		} else {
			data[0] = 0;
    4e06:	7030      	strb	r0, [r6, #0]
			*data_len = 1;
    4e08:	2001      	movs	r0, #1
    4e0a:	6028      	str	r0, [r5, #0]
    4e0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		break;

	case UBERTOOTH_BTLE_PROMISC:
		*data_len = 0;
    4e10:	2300      	movs	r3, #0
    4e12:	602b      	str	r3, [r5, #0]

		hop_mode = HOP_NONE;
    4e14:	72a3      	strb	r3, [r4, #10]
		requested_mode = MODE_BT_PROMISC_LE;
    4e16:	230a      	movs	r3, #10
    4e18:	74a3      	strb	r3, [r4, #18]
    4e1a:	e070      	b.n	4efe <vendor_request_handler+0x622>
		queue_init();
		cs_threshold_calc_and_set(channel);
		break;

	case UBERTOOTH_READ_REGISTER:
		reg_val = cc2400_get(request_params[0]);
    4e1c:	7808      	ldrb	r0, [r1, #0]
    4e1e:	f003 fdc7 	bl	89b0 <cc2400_get>
		data[0] = (reg_val >> 8) & 0xff;
    4e22:	0a03      	lsrs	r3, r0, #8
    4e24:	7033      	strb	r3, [r6, #0]
		data[1] = reg_val & 0xff;
    4e26:	7070      	strb	r0, [r6, #1]
		*data_len = 2;
    4e28:	2302      	movs	r3, #2
    4e2a:	e61b      	b.n	4a64 <vendor_request_handler+0x188>
		break;

	case UBERTOOTH_WRITE_REGISTER:
		cc2400_set(request_params[0] & 0xff, request_params[1]);
    4e2c:	7808      	ldrb	r0, [r1, #0]
    4e2e:	8849      	ldrh	r1, [r1, #2]
    4e30:	f003 fdc7 	bl	89c2 <cc2400_set>
    4e34:	e089      	b.n	4f4a <vendor_request_handler+0x66e>
    4e36:	bf00      	nop
    4e38:	1000044c 	.word	0x1000044c
    4e3c:	0000a810 	.word	0x0000a810
    4e40:	00009fd7 	.word	0x00009fd7
    4e44:	100014a8 	.word	0x100014a8
    4e48:	10001528 	.word	0x10001528
    4e4c:	10001018 	.word	0x10001018
    4e50:	2009c098 	.word	0x2009c098
    4e54:	10001172 	.word	0x10001172
    4e58:	1000100b 	.word	0x1000100b
    4e5c:	10001009 	.word	0x10001009
    4e60:	100014a7 	.word	0x100014a7
    4e64:	10001024 	.word	0x10001024
    4e68:	100014a4 	.word	0x100014a4
    4e6c:	100014dc 	.word	0x100014dc
    4e70:	10001020 	.word	0x10001020
    4e74:	1000101c 	.word	0x1000101c
		break;

	case UBERTOOTH_WRITE_REGISTERS:
		for(i=0; i<request_params[0]; i++) {
    4e78:	883b      	ldrh	r3, [r7, #0]
    4e7a:	42a3      	cmp	r3, r4
    4e7c:	d965      	bls.n	4f4a <vendor_request_handler+0x66e>
			reg_val = (data[(i*3)+1] << 8) | data[(i*3)+2];
    4e7e:	2303      	movs	r3, #3
    4e80:	4363      	muls	r3, r4
    4e82:	18f2      	adds	r2, r6, r3
    4e84:	7851      	ldrb	r1, [r2, #1]
    4e86:	7892      	ldrb	r2, [r2, #2]
			cc2400_set(data[i*3], reg_val);
    4e88:	5cf0      	ldrb	r0, [r6, r3]
    4e8a:	ea42 2101 	orr.w	r1, r2, r1, lsl #8
	case UBERTOOTH_WRITE_REGISTER:
		cc2400_set(request_params[0] & 0xff, request_params[1]);
		break;

	case UBERTOOTH_WRITE_REGISTERS:
		for(i=0; i<request_params[0]; i++) {
    4e8e:	3401      	adds	r4, #1
			reg_val = (data[(i*3)+1] << 8) | data[(i*3)+2];
			cc2400_set(data[i*3], reg_val);
    4e90:	f003 fd97 	bl	89c2 <cc2400_set>
	case UBERTOOTH_WRITE_REGISTER:
		cc2400_set(request_params[0] & 0xff, request_params[1]);
		break;

	case UBERTOOTH_WRITE_REGISTERS:
		for(i=0; i<request_params[0]; i++) {
    4e94:	b2e4      	uxtb	r4, r4
    4e96:	e7ef      	b.n	4e78 <vendor_request_handler+0x59c>
	usb_pkt_rx* p = NULL;
	uint16_t reg_val;
	uint8_t i;
	dlen = *data_len;

	switch (request) {
    4e98:	2400      	movs	r4, #0
		break;

	case UBERTOOTH_READ_ALL_REGISTERS:
		#define MAX_READ_REG 0x2d
		for(i=0; i<=MAX_READ_REG; i++) {
			reg_val = cc2400_get(i);
    4e9a:	4620      	mov	r0, r4
    4e9c:	f003 fd88 	bl	89b0 <cc2400_get>
			data[i*3] = i;
    4ea0:	7034      	strb	r4, [r6, #0]
		}
		break;

	case UBERTOOTH_READ_ALL_REGISTERS:
		#define MAX_READ_REG 0x2d
		for(i=0; i<=MAX_READ_REG; i++) {
    4ea2:	3401      	adds	r4, #1
    4ea4:	b2e4      	uxtb	r4, r4
			reg_val = cc2400_get(i);
			data[i*3] = i;
			data[(i*3)+1] = (reg_val >> 8) & 0xff;
    4ea6:	0a03      	lsrs	r3, r0, #8
		}
		break;

	case UBERTOOTH_READ_ALL_REGISTERS:
		#define MAX_READ_REG 0x2d
		for(i=0; i<=MAX_READ_REG; i++) {
    4ea8:	2c2e      	cmp	r4, #46	; 0x2e
			reg_val = cc2400_get(i);
			data[i*3] = i;
			data[(i*3)+1] = (reg_val >> 8) & 0xff;
    4eaa:	7073      	strb	r3, [r6, #1]
			data[(i*3)+2] = reg_val & 0xff;
    4eac:	70b0      	strb	r0, [r6, #2]
    4eae:	f106 0603 	add.w	r6, r6, #3
		}
		break;

	case UBERTOOTH_READ_ALL_REGISTERS:
		#define MAX_READ_REG 0x2d
		for(i=0; i<=MAX_READ_REG; i++) {
    4eb2:	d1f2      	bne.n	4e9a <vendor_request_handler+0x5be>
			reg_val = cc2400_get(i);
			data[i*3] = i;
			data[(i*3)+1] = (reg_val >> 8) & 0xff;
			data[(i*3)+2] = reg_val & 0xff;
		}
		*data_len = MAX_READ_REG*3;
    4eb4:	2387      	movs	r3, #135	; 0x87
    4eb6:	e5d5      	b.n	4a64 <vendor_request_handler+0x188>
		break;

	case UBERTOOTH_TX_GENERIC_PACKET:
		i = 7 + data[6];
    4eb8:	79b2      	ldrb	r2, [r6, #6]
		memcpy(&tx_pkt, data, i);
    4eba:	4827      	ldr	r0, [pc, #156]	; (4f58 <vendor_request_handler+0x67c>)
		}
		*data_len = MAX_READ_REG*3;
		break;

	case UBERTOOTH_TX_GENERIC_PACKET:
		i = 7 + data[6];
    4ebc:	3207      	adds	r2, #7
		memcpy(&tx_pkt, data, i);
    4ebe:	4631      	mov	r1, r6
    4ec0:	b2d2      	uxtb	r2, r2
    4ec2:	f004 fe45 	bl	9b50 <memcpy>
		//tx_pkt.channel = data[4] << 8 | data[5];
		requested_mode = MODE_TX_GENERIC;
    4ec6:	2310      	movs	r3, #16
    4ec8:	e65e      	b.n	4b88 <vendor_request_handler+0x2ac>
		*data_len = 0;
		break;

	case UBERTOOTH_BTLE_SLAVE:
		slave_mac_address_data = (uint8_t*) malloc(sizeof(uint8_t)*dlen);
    4eca:	4618      	mov	r0, r3
    4ecc:	f004 fb4a 	bl	9564 <malloc>
    4ed0:	4b22      	ldr	r3, [pc, #136]	; (4f5c <vendor_request_handler+0x680>)
		memcpy(slave_mac_address_data, data, dlen);
    4ed2:	4631      	mov	r1, r6
    4ed4:	6a22      	ldr	r2, [r4, #32]
		requested_mode = MODE_TX_GENERIC;
		*data_len = 0;
		break;

	case UBERTOOTH_BTLE_SLAVE:
		slave_mac_address_data = (uint8_t*) malloc(sizeof(uint8_t)*dlen);
    4ed6:	6018      	str	r0, [r3, #0]
		memcpy(slave_mac_address_data, data, dlen);
    4ed8:	f004 fe3a 	bl	9b50 <memcpy>
		requested_mode = MODE_BT_SLAVE_LE;
    4edc:	230c      	movs	r3, #12
    4ede:	e5a0      	b.n	4a22 <vendor_request_handler+0x146>
		break;

	//JWHUR for rssi sampling synchronization
	case UBERTOOTH_BTLE_SYNC:
		slave_mac_address_data = (uint8_t*) malloc(sizeof(uint8_t)*6);
    4ee0:	2006      	movs	r0, #6
    4ee2:	f004 fb3f 	bl	9564 <malloc>
    4ee6:	4b1d      	ldr	r3, [pc, #116]	; (4f5c <vendor_request_handler+0x680>)
		memcpy(slave_mac_address_data, data, 6);
    4ee8:	4631      	mov	r1, r6
    4eea:	2206      	movs	r2, #6
		requested_mode = MODE_BT_SLAVE_LE;
		break;

	//JWHUR for rssi sampling synchronization
	case UBERTOOTH_BTLE_SYNC:
		slave_mac_address_data = (uint8_t*) malloc(sizeof(uint8_t)*6);
    4eec:	6018      	str	r0, [r3, #0]
		memcpy(slave_mac_address_data, data, 6);
    4eee:	f004 fe2f 	bl	9b50 <memcpy>
		requested_mode = MODE_BT_SYNC_LE;
    4ef2:	2313      	movs	r3, #19
    4ef4:	74a3      	strb	r3, [r4, #18]
		do_hop = 0;
    4ef6:	2300      	movs	r3, #0
    4ef8:	72e3      	strb	r3, [r4, #11]
		hop_mode = HOP_BTLE;
    4efa:	2303      	movs	r3, #3
    4efc:	72a3      	strb	r3, [r4, #10]
		queue_init();
    4efe:	f002 fcd5 	bl	78ac <queue_init>
		cs_threshold_calc_and_set(channel);
    4f02:	4b17      	ldr	r3, [pc, #92]	; (4f60 <vendor_request_handler+0x684>)
    4f04:	8818      	ldrh	r0, [r3, #0]
    4f06:	b280      	uxth	r0, r0
    4f08:	f002 fdd8 	bl	7abc <cs_threshold_calc_and_set>
    4f0c:	e01d      	b.n	4f4a <vendor_request_handler+0x66e>
		break;
	
	case UBERTOOTH_BTLE_SET_TARGET:
		// Addresses appear in packets in reverse-octet order.
		// Store the target address in reverse order so that we can do a simple memcmp later
		le.target[0] = data[5];
    4f0e:	7972      	ldrb	r2, [r6, #5]
    4f10:	4b13      	ldr	r3, [pc, #76]	; (4f60 <vendor_request_handler+0x684>)
		le.target[1] = data[4];
		le.target[2] = data[3];
		le.target[3] = data[2];
		le.target[4] = data[1];
		le.target[5] = data[0];
		le.target_set = 1;
    4f12:	2001      	movs	r0, #1
		break;
	
	case UBERTOOTH_BTLE_SET_TARGET:
		// Addresses appear in packets in reverse-octet order.
		// Store the target address in reverse order so that we can do a simple memcmp later
		le.target[0] = data[5];
    4f14:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		le.target[1] = data[4];
    4f18:	7932      	ldrb	r2, [r6, #4]
    4f1a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		le.target[2] = data[3];
    4f1e:	78f2      	ldrb	r2, [r6, #3]
    4f20:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
		le.target[3] = data[2];
    4f24:	78b2      	ldrb	r2, [r6, #2]
    4f26:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
		le.target[4] = data[1];
    4f2a:	7872      	ldrb	r2, [r6, #1]
    4f2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		le.target[5] = data[0];
    4f30:	7832      	ldrb	r2, [r6, #0]
    4f32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
		le.target_set = 1;
    4f36:	6418      	str	r0, [r3, #64]	; 0x40
		break;
    4f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

#ifdef TX_ENABLE
	case UBERTOOTH_JAM_MODE:
		jam_mode = request_params[0];
    4f3c:	780b      	ldrb	r3, [r1, #0]
    4f3e:	74e3      	strb	r3, [r4, #19]
    4f40:	e003      	b.n	4f4a <vendor_request_handler+0x66e>
	case UBERTOOTH_EGO:
#ifndef TX_ENABLE
		if (ego_mode == EGO_JAM)
			return 0;
#endif
		requested_mode = MODE_EGO;
    4f42:	230d      	movs	r3, #13
    4f44:	74a3      	strb	r3, [r4, #18]
		ego_mode = request_params[0];
    4f46:	780b      	ldrb	r3, [r1, #0]
    4f48:	7523      	strb	r3, [r4, #20]
		break;

	default:
		return 0;
	}
	return 1;
    4f4a:	2001      	movs	r0, #1
    4f4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

	case UBERTOOTH_SET_PALEVEL:
		if( request_params[0] < 8 ) {
			cc2400_set(FREND, 8 | request_params[0]);
		} else {
			return 0;
    4f50:	2000      	movs	r0, #0

	default:
		return 0;
	}
	return 1;
}
    4f52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4f56:	bf00      	nop
    4f58:	10001028 	.word	0x10001028
    4f5c:	100014e0 	.word	0x100014e0
    4f60:	1000044c 	.word	0x1000044c

00004f64 <enqueue_time>:
	return 1;
}

//JWHUR usb_time_rx
static int enqueue_time(uint8_t* buf)
{
    4f64:	b510      	push	{r4, lr}
    4f66:	4604      	mov	r4, r0
	usb_time_rx* f = usb_enqueue_time();
    4f68:	f002 fcc8 	bl	78fc <usb_enqueue_time>
	if  (f == NULL) {
    4f6c:	b928      	cbnz	r0, 4f7a <enqueue_time+0x16>
		status |= FIFO_OVERFLOW;
    4f6e:	4b06      	ldr	r3, [pc, #24]	; (4f88 <enqueue_time+0x24>)
    4f70:	7859      	ldrb	r1, [r3, #1]
    4f72:	f041 0104 	orr.w	r1, r1, #4
    4f76:	7059      	strb	r1, [r3, #1]
    4f78:	bd10      	pop	{r4, pc}
		return 0;
	}
	memcpy(f->time, buf, 16 * sizeof(long));
    4f7a:	4621      	mov	r1, r4
    4f7c:	2240      	movs	r2, #64	; 0x40
    4f7e:	f004 fde7 	bl	9b50 <memcpy>
	return 1;
    4f82:	2001      	movs	r0, #1
}
    4f84:	bd10      	pop	{r4, pc}
    4f86:	bf00      	nop
    4f88:	10000e34 	.word	0x10000e34

00004f8c <msleep.constprop.3>:
 * Sleep (busy wait) for 'millis' milliseconds
 * Needs clkn. Be sure to call clkn_init() before using it.
 */
static void msleep(uint32_t millis)
{
	uint32_t now = (clkn & 0xffffff);
    4f8c:	4b05      	ldr	r3, [pc, #20]	; (4fa4 <msleep.constprop.3+0x18>)
    4f8e:	681a      	ldr	r2, [r3, #0]
    4f90:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
	uint32_t stop_at = now + millis * 10000 / 3125; // millis -> clkn ticks
    4f94:	3220      	adds	r2, #32
	// handle clkn overflow
	if (stop_at >= ((uint32_t)1<<28)) {
		stop_at -= ((uint32_t)1<<28);
		while ((clkn & 0xffffff) >= now || (clkn & 0xffffff) < stop_at);
	} else {
		while ((clkn & 0xffffff) < stop_at);
    4f96:	6819      	ldr	r1, [r3, #0]
    4f98:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    4f9c:	4291      	cmp	r1, r2
    4f9e:	d3fa      	bcc.n	4f96 <msleep.constprop.3+0xa>
	}
}
    4fa0:	4770      	bx	lr
    4fa2:	bf00      	nop
    4fa4:	10001024 	.word	0x10001024

00004fa8 <enqueue_with_ts>:
	return 1;
}
//

int enqueue_with_ts(uint8_t type, uint8_t* buf, uint32_t ts)
{
    4fa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4fac:	4606      	mov	r6, r0
    4fae:	460f      	mov	r7, r1
    4fb0:	4690      	mov	r8, r2
	usb_pkt_rx* f = usb_enqueue();
    4fb2:	f002 fc89 	bl	78c8 <usb_enqueue>
    4fb6:	4d10      	ldr	r5, [pc, #64]	; (4ff8 <enqueue_with_ts+0x50>)

	/* fail if queue is full */
	if (f == NULL) {
    4fb8:	4604      	mov	r4, r0
    4fba:	b928      	cbnz	r0, 4fc8 <enqueue_with_ts+0x20>
		status |= FIFO_OVERFLOW;
    4fbc:	786b      	ldrb	r3, [r5, #1]
    4fbe:	f043 0304 	orr.w	r3, r3, #4
    4fc2:	706b      	strb	r3, [r5, #1]
		return 0;
    4fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	f->pkt_type = type;

	f->clkn_high = 0;
	f->clk100ns = ts;

	f->channel = (uint8_t)((channel - 2402) & 0xff);
    4fc8:	4b0c      	ldr	r3, [pc, #48]	; (4ffc <enqueue_with_ts+0x54>)
	if (f == NULL) {
		status |= FIFO_OVERFLOW;
		return 0;
	}

	f->pkt_type = type;
    4fca:	7006      	strb	r6, [r0, #0]

	f->clkn_high = 0;
	f->clk100ns = ts;

	f->channel = (uint8_t)((channel - 2402) & 0xff);
    4fcc:	881b      	ldrh	r3, [r3, #0]
		return 0;
	}

	f->pkt_type = type;

	f->clkn_high = 0;
    4fce:	2600      	movs	r6, #0
	f->clk100ns = ts;

	f->channel = (uint8_t)((channel - 2402) & 0xff);
    4fd0:	b29b      	uxth	r3, r3
    4fd2:	3b62      	subs	r3, #98	; 0x62
		return 0;
	}

	f->pkt_type = type;

	f->clkn_high = 0;
    4fd4:	70c6      	strb	r6, [r0, #3]
	f->clk100ns = ts;
    4fd6:	f8c0 8004 	str.w	r8, [r0, #4]

	f->channel = (uint8_t)((channel - 2402) & 0xff);
    4fda:	7083      	strb	r3, [r0, #2]
	f->rssi_avg = 0;
    4fdc:	7286      	strb	r6, [r0, #10]
	f->rssi_count = 0;
    4fde:	72c6      	strb	r6, [r0, #11]

	memcpy(f->data, buf, DMA_SIZE);
    4fe0:	4639      	mov	r1, r7
    4fe2:	2232      	movs	r2, #50	; 0x32
    4fe4:	300e      	adds	r0, #14
    4fe6:	f004 fdb3 	bl	9b50 <memcpy>

	f->status = status;
    4fea:	786b      	ldrb	r3, [r5, #1]
	status = 0;
    4fec:	706e      	strb	r6, [r5, #1]
	f->rssi_avg = 0;
	f->rssi_count = 0;

	memcpy(f->data, buf, DMA_SIZE);

	f->status = status;
    4fee:	7063      	strb	r3, [r4, #1]
	status = 0;

	return 1;
    4ff0:	2001      	movs	r0, #1
}
    4ff2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4ff6:	bf00      	nop
    4ff8:	10000e34 	.word	0x10000e34
    4ffc:	1000044c 	.word	0x1000044c

00005000 <TIMER0_IRQHandler>:
	return 1;
}

/* Update CLKN. */
void TIMER0_IRQHandler()
{
    5000:	b570      	push	{r4, r5, r6, lr}
	if (T0IR & TIR_MR0_Interrupt) {
    5002:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    5006:	681b      	ldr	r3, [r3, #0]
    5008:	07db      	lsls	r3, r3, #31
    500a:	d57f      	bpl.n	510c <TIMER0_IRQHandler+0x10c>

		clkn += clkn_offset + 1;
    500c:	4940      	ldr	r1, [pc, #256]	; (5110 <TIMER0_IRQHandler+0x110>)
    500e:	4b41      	ldr	r3, [pc, #260]	; (5114 <TIMER0_IRQHandler+0x114>)
    5010:	6808      	ldr	r0, [r1, #0]
    5012:	681a      	ldr	r2, [r3, #0]
    5014:	4402      	add	r2, r0
    5016:	3201      	adds	r2, #1
    5018:	600a      	str	r2, [r1, #0]
		clkn_offset = 0;
    501a:	2200      	movs	r2, #0
    501c:	601a      	str	r2, [r3, #0]
		uint32_t le_clk = (clkn - le.conn_epoch) & 0x03;

		/* Trigger hop based on mode */

		/* NONE or SWEEP -> 25 Hz */
		if (hop_mode == HOP_NONE || hop_mode == HOP_SWEEP) {
    501e:	4a3e      	ldr	r2, [pc, #248]	; (5118 <TIMER0_IRQHandler+0x118>)
	if (T0IR & TIR_MR0_Interrupt) {

		clkn += clkn_offset + 1;
		clkn_offset = 0;

		uint32_t le_clk = (clkn - le.conn_epoch) & 0x03;
    5020:	680c      	ldr	r4, [r1, #0]
    5022:	4b3e      	ldr	r3, [pc, #248]	; (511c <TIMER0_IRQHandler+0x11c>)

		/* Trigger hop based on mode */

		/* NONE or SWEEP -> 25 Hz */
		if (hop_mode == HOP_NONE || hop_mode == HOP_SWEEP) {
    5024:	7a96      	ldrb	r6, [r2, #10]
	if (T0IR & TIR_MR0_Interrupt) {

		clkn += clkn_offset + 1;
		clkn_offset = 0;

		uint32_t le_clk = (clkn - le.conn_epoch) & 0x03;
    5026:	69d8      	ldr	r0, [r3, #28]
    5028:	4615      	mov	r5, r2

		/* Trigger hop based on mode */

		/* NONE or SWEEP -> 25 Hz */
		if (hop_mode == HOP_NONE || hop_mode == HOP_SWEEP) {
    502a:	b116      	cbz	r6, 5032 <TIMER0_IRQHandler+0x32>
    502c:	7a96      	ldrb	r6, [r2, #10]
    502e:	2e01      	cmp	r6, #1
    5030:	d105      	bne.n	503e <TIMER0_IRQHandler+0x3e>
			if ((clkn & 0x7f) == 0)
    5032:	680b      	ldr	r3, [r1, #0]
    5034:	065e      	lsls	r6, r3, #25
    5036:	d137      	bne.n	50a8 <TIMER0_IRQHandler+0xa8>
				do_hop = 1;
    5038:	2301      	movs	r3, #1
    503a:	72eb      	strb	r3, [r5, #11]
    503c:	e034      	b.n	50a8 <TIMER0_IRQHandler+0xa8>
		}
		/* BLUETOOTH -> 1600 Hz */
		else if (hop_mode == HOP_BLUETOOTH) {
    503e:	7a95      	ldrb	r5, [r2, #10]
    5040:	2d02      	cmp	r5, #2
    5042:	d103      	bne.n	504c <TIMER0_IRQHandler+0x4c>
			if ((clkn & 0x1) == 0)
    5044:	680b      	ldr	r3, [r1, #0]
    5046:	07dc      	lsls	r4, r3, #31
    5048:	d42e      	bmi.n	50a8 <TIMER0_IRQHandler+0xa8>
    504a:	e02b      	b.n	50a4 <TIMER0_IRQHandler+0xa4>
				do_hop = 1;
		}
		/* BLUETOOTH Low Energy -> 7.5ms - 4.0s in multiples of 1.25 ms */
		else if (hop_mode == HOP_BTLE) {
    504c:	7a95      	ldrb	r5, [r2, #10]
    504e:	2d03      	cmp	r5, #3
    5050:	d11c      	bne.n	508c <TIMER0_IRQHandler+0x8c>
			// Only hop if connected
			if (le.link_state == LINK_CONNECTED && le_clk == 0) {
    5052:	7e1d      	ldrb	r5, [r3, #24]
    5054:	2d03      	cmp	r5, #3
    5056:	d127      	bne.n	50a8 <TIMER0_IRQHandler+0xa8>
	if (T0IR & TIR_MR0_Interrupt) {

		clkn += clkn_offset + 1;
		clkn_offset = 0;

		uint32_t le_clk = (clkn - le.conn_epoch) & 0x03;
    5058:	1a20      	subs	r0, r4, r0
				do_hop = 1;
		}
		/* BLUETOOTH Low Energy -> 7.5ms - 4.0s in multiples of 1.25 ms */
		else if (hop_mode == HOP_BTLE) {
			// Only hop if connected
			if (le.link_state == LINK_CONNECTED && le_clk == 0) {
    505a:	0780      	lsls	r0, r0, #30
    505c:	d124      	bne.n	50a8 <TIMER0_IRQHandler+0xa8>
				--le.interval_timer;
    505e:	8c18      	ldrh	r0, [r3, #32]
    5060:	b280      	uxth	r0, r0
    5062:	3801      	subs	r0, #1
    5064:	b280      	uxth	r0, r0
    5066:	8418      	strh	r0, [r3, #32]
				if (le.interval_timer == 0) {
    5068:	8c18      	ldrh	r0, [r3, #32]
    506a:	b280      	uxth	r0, r0
    506c:	b948      	cbnz	r0, 5082 <TIMER0_IRQHandler+0x82>
					do_hop = 1;
    506e:	2001      	movs	r0, #1
    5070:	72d0      	strb	r0, [r2, #11]
					++le.conn_count;
    5072:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
    5074:	b292      	uxth	r2, r2
    5076:	4402      	add	r2, r0
    5078:	b292      	uxth	r2, r2
    507a:	849a      	strh	r2, [r3, #36]	; 0x24
					le.interval_timer = le.conn_interval;
    507c:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
    507e:	841a      	strh	r2, [r3, #32]
    5080:	e012      	b.n	50a8 <TIMER0_IRQHandler+0xa8>
				} else {
					TXLED_CLR; // hack!
    5082:	4b27      	ldr	r3, [pc, #156]	; (5120 <TIMER0_IRQHandler+0x120>)
    5084:	f44f 7280 	mov.w	r2, #256	; 0x100
    5088:	601a      	str	r2, [r3, #0]
    508a:	e00d      	b.n	50a8 <TIMER0_IRQHandler+0xa8>
				}
			}
		}
		else if (hop_mode == HOP_AFH) {
    508c:	7a90      	ldrb	r0, [r2, #10]
    508e:	2805      	cmp	r0, #5
    5090:	d10a      	bne.n	50a8 <TIMER0_IRQHandler+0xa8>
			if( (last_hop + hop_timeout) == clkn ) {
    5092:	4824      	ldr	r0, [pc, #144]	; (5124 <TIMER0_IRQHandler+0x124>)
    5094:	6804      	ldr	r4, [r0, #0]
    5096:	f8b3 0048 	ldrh.w	r0, [r3, #72]	; 0x48
    509a:	680b      	ldr	r3, [r1, #0]
    509c:	b280      	uxth	r0, r0
    509e:	4420      	add	r0, r4
    50a0:	4298      	cmp	r0, r3
    50a2:	d101      	bne.n	50a8 <TIMER0_IRQHandler+0xa8>
				do_hop = 1;
    50a4:	2301      	movs	r3, #1
    50a6:	72d3      	strb	r3, [r2, #11]
			}
		}

		// Fix linear clock drift deviation
		if(clkn_next_drift_fix != 0 && clk100ns_offset == 0) {
    50a8:	4a1f      	ldr	r2, [pc, #124]	; (5128 <TIMER0_IRQHandler+0x128>)
    50aa:	4b20      	ldr	r3, [pc, #128]	; (512c <TIMER0_IRQHandler+0x12c>)
    50ac:	6810      	ldr	r0, [r2, #0]
    50ae:	b1c0      	cbz	r0, 50e2 <TIMER0_IRQHandler+0xe2>
    50b0:	8818      	ldrh	r0, [r3, #0]
    50b2:	b280      	uxth	r0, r0
    50b4:	b9a8      	cbnz	r0, 50e2 <TIMER0_IRQHandler+0xe2>
			if(clkn >= clkn_next_drift_fix) {
    50b6:	680c      	ldr	r4, [r1, #0]
    50b8:	6810      	ldr	r0, [r2, #0]
    50ba:	4284      	cmp	r4, r0
    50bc:	d311      	bcc.n	50e2 <TIMER0_IRQHandler+0xe2>

				// Too fast
				if(clk_drift_ppm >= 0) {
    50be:	481c      	ldr	r0, [pc, #112]	; (5130 <TIMER0_IRQHandler+0x130>)
    50c0:	8800      	ldrh	r0, [r0, #0]
    50c2:	b200      	sxth	r0, r0
    50c4:	2800      	cmp	r0, #0
					clk100ns_offset = 1;
    50c6:	bfac      	ite	ge
    50c8:	2001      	movge	r0, #1
				}

				// Too slow
				else {
					clk100ns_offset = 6249;
    50ca:	f641 0069 	movwlt	r0, #6249	; 0x1869
    50ce:	8018      	strh	r0, [r3, #0]
				}
				clkn_last_drift_fix = clkn;
    50d0:	680c      	ldr	r4, [r1, #0]
    50d2:	4818      	ldr	r0, [pc, #96]	; (5134 <TIMER0_IRQHandler+0x134>)
    50d4:	6004      	str	r4, [r0, #0]
				clkn_next_drift_fix = clkn_last_drift_fix + clk_drift_correction;
    50d6:	6804      	ldr	r4, [r0, #0]
    50d8:	4817      	ldr	r0, [pc, #92]	; (5138 <TIMER0_IRQHandler+0x138>)
    50da:	8800      	ldrh	r0, [r0, #0]
    50dc:	b280      	uxth	r0, r0
    50de:	4420      	add	r0, r4
    50e0:	6010      	str	r0, [r2, #0]
			}
		}

		// Negative clock correction
		if(clk100ns_offset > 3124)
    50e2:	8818      	ldrh	r0, [r3, #0]
    50e4:	f640 4234 	movw	r2, #3124	; 0xc34
    50e8:	b280      	uxth	r0, r0
    50ea:	4290      	cmp	r0, r2
    50ec:	d902      	bls.n	50f4 <TIMER0_IRQHandler+0xf4>
			clkn += 2;
    50ee:	680a      	ldr	r2, [r1, #0]
    50f0:	3202      	adds	r2, #2
    50f2:	600a      	str	r2, [r1, #0]

		T0MR0 = 3124 + clk100ns_offset;
    50f4:	8819      	ldrh	r1, [r3, #0]
    50f6:	4a11      	ldr	r2, [pc, #68]	; (513c <TIMER0_IRQHandler+0x13c>)
    50f8:	b289      	uxth	r1, r1
    50fa:	f601 4134 	addw	r1, r1, #3124	; 0xc34
    50fe:	6011      	str	r1, [r2, #0]
		clk100ns_offset = 0;
    5100:	2200      	movs	r2, #0
    5102:	801a      	strh	r2, [r3, #0]

		/* Ack interrupt */
		T0IR = TIR_MR0_Interrupt;
    5104:	2201      	movs	r2, #1
    5106:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    510a:	601a      	str	r2, [r3, #0]
    510c:	bd70      	pop	{r4, r5, r6, pc}
    510e:	bf00      	nop
    5110:	10001024 	.word	0x10001024
    5114:	10001018 	.word	0x10001018
    5118:	10000e34 	.word	0x10000e34
    511c:	1000044c 	.word	0x1000044c
    5120:	2009c03c 	.word	0x2009c03c
    5124:	10001000 	.word	0x10001000
    5128:	100014dc 	.word	0x100014dc
    512c:	10001172 	.word	0x10001172
    5130:	100014a4 	.word	0x100014a4
    5134:	1000101c 	.word	0x1000101c
    5138:	10001020 	.word	0x10001020
    513c:	40004018 	.word	0x40004018

00005140 <EINT3_IRQHandler>:
/* EINT3 handler is also defined in ubertooth.c for TC13BADGE. */
#ifndef TC13BADGE
void EINT3_IRQHandler()
{
	/* TODO - check specific source of shared interrupt */
	IO2IntClr   = PIN_GIO6; // clear interrupt
    5140:	4b08      	ldr	r3, [pc, #32]	; (5164 <EINT3_IRQHandler+0x24>)
    5142:	2204      	movs	r2, #4
    5144:	601a      	str	r2, [r3, #0]
	DIO_SSEL_CLR;           // enable SPI
    5146:	4b08      	ldr	r3, [pc, #32]	; (5168 <EINT3_IRQHandler+0x28>)
    5148:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    514c:	601a      	str	r2, [r3, #0]
	cs_trigger  = 1;        // signal trigger
    514e:	4b07      	ldr	r3, [pc, #28]	; (516c <EINT3_IRQHandler+0x2c>)
    5150:	2201      	movs	r2, #1
    5152:	701a      	strb	r2, [r3, #0]
	if (hop_mode == HOP_BLUETOOTH)
    5154:	4b06      	ldr	r3, [pc, #24]	; (5170 <EINT3_IRQHandler+0x30>)
    5156:	7a9a      	ldrb	r2, [r3, #10]
    5158:	2a02      	cmp	r2, #2
		dma_discard = 0; 
    515a:	bf04      	itt	eq
    515c:	2200      	moveq	r2, #0
    515e:	741a      	strbeq	r2, [r3, #16]
    5160:	4770      	bx	lr
    5162:	bf00      	nop
    5164:	400280ac 	.word	0x400280ac
    5168:	2009c09c 	.word	0x2009c09c
    516c:	10001521 	.word	0x10001521
    5170:	10000e34 	.word	0x10000e34

00005174 <DMA_IRQHandler>:
		while ((clkn & 0xffffff) < stop_at);
	}
}

void DMA_IRQHandler()
{
    5174:	b510      	push	{r4, lr}
	if ( mode == MODE_RX_SYMBOLS
    5176:	4b2d      	ldr	r3, [pc, #180]	; (522c <DMA_IRQHandler+0xb8>)
    5178:	7c5a      	ldrb	r2, [r3, #17]
    517a:	2a01      	cmp	r2, #1
    517c:	d01a      	beq.n	51b4 <DMA_IRQHandler+0x40>
	   || mode == MODE_BT_FOLLOW
    517e:	7c5a      	ldrb	r2, [r3, #17]
    5180:	2a08      	cmp	r2, #8
    5182:	d017      	beq.n	51b4 <DMA_IRQHandler+0x40>
	   || mode == MODE_SPECAN
    5184:	7c5a      	ldrb	r2, [r3, #17]
    5186:	2a04      	cmp	r2, #4
    5188:	d014      	beq.n	51b4 <DMA_IRQHandler+0x40>
	   || mode == MODE_BT_FOLLOW_LE
    518a:	7c5a      	ldrb	r2, [r3, #17]
    518c:	2a09      	cmp	r2, #9
    518e:	d011      	beq.n	51b4 <DMA_IRQHandler+0x40>
	   || mode == MODE_BT_CFO_LE
    5190:	7c5a      	ldrb	r2, [r3, #17]
    5192:	2a11      	cmp	r2, #17
    5194:	d00e      	beq.n	51b4 <DMA_IRQHandler+0x40>
	   || mode == MODE_BT_RSSI_LE
    5196:	7c5a      	ldrb	r2, [r3, #17]
    5198:	2a12      	cmp	r2, #18
    519a:	d00b      	beq.n	51b4 <DMA_IRQHandler+0x40>
	   || mode == MODE_BT_PROMISC_LE
    519c:	7c5a      	ldrb	r2, [r3, #17]
    519e:	2a0a      	cmp	r2, #10
    51a0:	d008      	beq.n	51b4 <DMA_IRQHandler+0x40>
	   || mode == MODE_BT_SLAVE_LE
    51a2:	7c5a      	ldrb	r2, [r3, #17]
    51a4:	2a0c      	cmp	r2, #12
    51a6:	d005      	beq.n	51b4 <DMA_IRQHandler+0x40>
	   || mode == MODE_BT_SYNC_LE
    51a8:	7c5a      	ldrb	r2, [r3, #17]
    51aa:	2a13      	cmp	r2, #19
    51ac:	d002      	beq.n	51b4 <DMA_IRQHandler+0x40>
	   || mode == MODE_RX_GENERIC)
    51ae:	7c5a      	ldrb	r2, [r3, #17]
    51b0:	2a0f      	cmp	r2, #15
    51b2:	d139      	bne.n	5228 <DMA_IRQHandler+0xb4>
	{
		/* interrupt on channel 0 */
		if (DMACIntStat & (1 << 0)) {
    51b4:	4a1e      	ldr	r2, [pc, #120]	; (5230 <DMA_IRQHandler+0xbc>)
    51b6:	6812      	ldr	r2, [r2, #0]
    51b8:	07d0      	lsls	r0, r2, #31
    51ba:	d535      	bpl.n	5228 <DMA_IRQHandler+0xb4>
			if (DMACIntTCStat & (1 << 0)) {
    51bc:	4a1d      	ldr	r2, [pc, #116]	; (5234 <DMA_IRQHandler+0xc0>)
    51be:	6812      	ldr	r2, [r2, #0]
    51c0:	07d1      	lsls	r1, r2, #31
    51c2:	d526      	bpl.n	5212 <DMA_IRQHandler+0x9e>
				DMACIntTCClear = (1 << 0);
    51c4:	4a1c      	ldr	r2, [pc, #112]	; (5238 <DMA_IRQHandler+0xc4>)
    51c6:	2101      	movs	r1, #1
    51c8:	6011      	str	r1, [r2, #0]

				if (hop_mode == HOP_BLUETOOTH)
    51ca:	7a9a      	ldrb	r2, [r3, #10]
    51cc:	2a02      	cmp	r2, #2
    51ce:	d103      	bne.n	51d8 <DMA_IRQHandler+0x64>
					DIO_SSEL_SET;
    51d0:	4a1a      	ldr	r2, [pc, #104]	; (523c <DMA_IRQHandler+0xc8>)
    51d2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    51d6:	6011      	str	r1, [r2, #0]

				idle_buf_clk100ns  = CLK100NS;
    51d8:	4a19      	ldr	r2, [pc, #100]	; (5240 <DMA_IRQHandler+0xcc>)
    51da:	481a      	ldr	r0, [pc, #104]	; (5244 <DMA_IRQHandler+0xd0>)
    51dc:	6811      	ldr	r1, [r2, #0]
    51de:	6800      	ldr	r0, [r0, #0]
    51e0:	f3c1 0113 	ubfx	r1, r1, #0, #20
    51e4:	f640 4435 	movw	r4, #3125	; 0xc35
    51e8:	fb04 0101 	mla	r1, r4, r1, r0
    51ec:	6059      	str	r1, [r3, #4]
				idle_buf_clkn_high = (clkn >> 20) & 0xff;
    51ee:	6812      	ldr	r2, [r2, #0]
    51f0:	f3c2 5207 	ubfx	r2, r2, #20, #8
    51f4:	709a      	strb	r2, [r3, #2]
				idle_buf_channel   = channel;
    51f6:	4a14      	ldr	r2, [pc, #80]	; (5248 <DMA_IRQHandler+0xd4>)
    51f8:	8812      	ldrh	r2, [r2, #0]
    51fa:	b292      	uxth	r2, r2
    51fc:	811a      	strh	r2, [r3, #8]

				/* Keep buffer swapping in sync with DMA. */
				volatile uint8_t* tmp = active_rxbuf;
    51fe:	4a13      	ldr	r2, [pc, #76]	; (524c <DMA_IRQHandler+0xd8>)
				active_rxbuf = idle_rxbuf;
    5200:	4b13      	ldr	r3, [pc, #76]	; (5250 <DMA_IRQHandler+0xdc>)
				idle_buf_clk100ns  = CLK100NS;
				idle_buf_clkn_high = (clkn >> 20) & 0xff;
				idle_buf_channel   = channel;

				/* Keep buffer swapping in sync with DMA. */
				volatile uint8_t* tmp = active_rxbuf;
    5202:	6811      	ldr	r1, [r2, #0]
				active_rxbuf = idle_rxbuf;
    5204:	6818      	ldr	r0, [r3, #0]
    5206:	6010      	str	r0, [r2, #0]
				idle_rxbuf = tmp;
    5208:	6019      	str	r1, [r3, #0]

				++rx_tc;
    520a:	4b12      	ldr	r3, [pc, #72]	; (5254 <DMA_IRQHandler+0xe0>)
    520c:	681a      	ldr	r2, [r3, #0]
    520e:	3201      	adds	r2, #1
    5210:	601a      	str	r2, [r3, #0]
			}
			if (DMACIntErrStat & (1 << 0)) {
    5212:	4b11      	ldr	r3, [pc, #68]	; (5258 <DMA_IRQHandler+0xe4>)
    5214:	681b      	ldr	r3, [r3, #0]
    5216:	07da      	lsls	r2, r3, #31
    5218:	d506      	bpl.n	5228 <DMA_IRQHandler+0xb4>
				DMACIntErrClr = (1 << 0);
    521a:	4b10      	ldr	r3, [pc, #64]	; (525c <DMA_IRQHandler+0xe8>)
    521c:	2201      	movs	r2, #1
    521e:	601a      	str	r2, [r3, #0]
				++rx_err;
    5220:	4b0f      	ldr	r3, [pc, #60]	; (5260 <DMA_IRQHandler+0xec>)
    5222:	681a      	ldr	r2, [r3, #0]
    5224:	3201      	adds	r2, #1
    5226:	601a      	str	r2, [r3, #0]
    5228:	bd10      	pop	{r4, pc}
    522a:	bf00      	nop
    522c:	10000e34 	.word	0x10000e34
    5230:	50004000 	.word	0x50004000
    5234:	50004004 	.word	0x50004004
    5238:	50004008 	.word	0x50004008
    523c:	2009c098 	.word	0x2009c098
    5240:	10001024 	.word	0x10001024
    5244:	40004008 	.word	0x40004008
    5248:	1000044c 	.word	0x1000044c
    524c:	10001064 	.word	0x10001064
    5250:	10001180 	.word	0x10001180
    5254:	10001004 	.word	0x10001004
    5258:	5000400c 	.word	0x5000400c
    525c:	50004010 	.word	0x50004010
    5260:	1000151c 	.word	0x1000151c

00005264 <le_transmit>:
 * All modulation parameters are set within this function. The data
 * should not be pre-whitened, but the CRC should be calculated and
 * included in the data length.
 */
void le_transmit(u32 aa, u8 len, u8 *data, u16 ch)
{
    5264:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5268:	b090      	sub	sp, #64	; 0x40
    526a:	4605      	mov	r5, r0
    526c:	4689      	mov	r9, r1
    526e:	4692      	mov	sl, r2
    5270:	4698      	mov	r8, r3
    5272:	f10d 30ff 	add.w	r0, sp, #4294967295	; 0xffffffff
    5276:	f10d 0103 	add.w	r1, sp, #3

	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
		byte = aa & 0xff;
		aa >>= 8;
		txbuf[i] = 0;
    527a:	2200      	movs	r2, #0
	//JWHUR tx power control
	u8 tx_pwr = 0x0007;

	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
		byte = aa & 0xff;
    527c:	b2eb      	uxtb	r3, r5
		aa >>= 8;
		txbuf[i] = 0;
    527e:	7042      	strb	r2, [r0, #1]
	u8 tx_pwr = 0x0007;

	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
		byte = aa & 0xff;
		aa >>= 8;
    5280:	0a2d      	lsrs	r5, r5, #8
		txbuf[i] = 0;
    5282:	2407      	movs	r4, #7
		for (j = 0; j < 8; ++j) {
			txbuf[i] |= (byte & 1) << (7 - j);
    5284:	f003 0601 	and.w	r6, r3, #1
    5288:	40a6      	lsls	r6, r4
	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
		byte = aa & 0xff;
		aa >>= 8;
		txbuf[i] = 0;
		for (j = 0; j < 8; ++j) {
    528a:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
			txbuf[i] |= (byte & 1) << (7 - j);
    528e:	ea46 0202 	orr.w	r2, r6, r2
    5292:	b2d2      	uxtb	r2, r2
			byte >>= 1;
    5294:	ea4f 0353 	mov.w	r3, r3, lsr #1
	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
		byte = aa & 0xff;
		aa >>= 8;
		txbuf[i] = 0;
		for (j = 0; j < 8; ++j) {
    5298:	d2f4      	bcs.n	5284 <le_transmit+0x20>
    529a:	f800 2f01 	strb.w	r2, [r0, #1]!
	u16 gio_save;
	//JWHUR tx power control
	u8 tx_pwr = 0x0007;

	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
    529e:	4288      	cmp	r0, r1
    52a0:	d1eb      	bne.n	527a <le_transmit+0x16>
			byte >>= 1;
		}
	}

	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(jw_channel-2402)];
    52a2:	f1a8 0062 	sub.w	r0, r8, #98	; 0x62
    52a6:	b2c0      	uxtb	r0, r0
    52a8:	f002 fa06 	bl	76b8 <btle_channel_index>
    52ac:	4b52      	ldr	r3, [pc, #328]	; (53f8 <le_transmit+0x194>)
	for (i = 0; i < len; ++i) {
    52ae:	2400      	movs	r4, #0
			byte >>= 1;
		}
	}

	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(jw_channel-2402)];
    52b0:	5c1e      	ldrb	r6, [r3, r0]
	for (i = 0; i < len; ++i) {
    52b2:	454c      	cmp	r4, r9
    52b4:	d220      	bcs.n	52f8 <le_transmit+0x94>
    52b6:	a900      	add	r1, sp, #0
		byte = data[i];
    52b8:	f81a 7004 	ldrb.w	r7, [sl, r4]
    52bc:	4421      	add	r1, r4
    52be:	2007      	movs	r0, #7
    52c0:	2300      	movs	r3, #0
		txbuf[i+4] = 0;
		for (j = 0; j < 8; ++j) {
			bit = (byte & 1) ^ whitening[idx];
    52c2:	4a4d      	ldr	r2, [pc, #308]	; (53f8 <le_transmit+0x194>)
    52c4:	f007 0e01 	and.w	lr, r7, #1
    52c8:	4432      	add	r2, r6
    52ca:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
			idx = (idx + 1) % sizeof(whitening);
    52ce:	3601      	adds	r6, #1
	int idx = whitening_index[btle_channel_index(jw_channel-2402)];
	for (i = 0; i < len; ++i) {
		byte = data[i];
		txbuf[i+4] = 0;
		for (j = 0; j < 8; ++j) {
			bit = (byte & 1) ^ whitening[idx];
    52d0:	ea8e 0e02 	eor.w	lr, lr, r2
			idx = (idx + 1) % sizeof(whitening);
    52d4:	227f      	movs	r2, #127	; 0x7f
    52d6:	fbb6 fcf2 	udiv	ip, r6, r2
    52da:	fb02 661c 	mls	r6, r2, ip, r6
			//bit = (byte & 1);
			byte >>= 1;
			txbuf[i+4] |= bit << (7 - j);
    52de:	fa0e f200 	lsl.w	r2, lr, r0
	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(jw_channel-2402)];
	for (i = 0; i < len; ++i) {
		byte = data[i];
		txbuf[i+4] = 0;
		for (j = 0; j < 8; ++j) {
    52e2:	f110 30ff 	adds.w	r0, r0, #4294967295	; 0xffffffff
			bit = (byte & 1) ^ whitening[idx];
			idx = (idx + 1) % sizeof(whitening);
			//bit = (byte & 1);
			byte >>= 1;
			txbuf[i+4] |= bit << (7 - j);
    52e6:	ea42 0303 	orr.w	r3, r2, r3
		txbuf[i+4] = 0;
		for (j = 0; j < 8; ++j) {
			bit = (byte & 1) ^ whitening[idx];
			idx = (idx + 1) % sizeof(whitening);
			//bit = (byte & 1);
			byte >>= 1;
    52ea:	ea4f 0757 	mov.w	r7, r7, lsr #1
			txbuf[i+4] |= bit << (7 - j);
    52ee:	b2db      	uxtb	r3, r3
	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(jw_channel-2402)];
	for (i = 0; i < len; ++i) {
		byte = data[i];
		txbuf[i+4] = 0;
		for (j = 0; j < 8; ++j) {
    52f0:	d2e7      	bcs.n	52c2 <le_transmit+0x5e>
    52f2:	710b      	strb	r3, [r1, #4]
		}
	}

	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(jw_channel-2402)];
	for (i = 0; i < len; ++i) {
    52f4:	3401      	adds	r4, #1
    52f6:	e7dc      	b.n	52b2 <le_transmit+0x4e>
	}

	len += 4; // include the AA in len

	// Bluetooth-like modulation
	cc2400_set(MANAND,  0x7fff);
    52f8:	200d      	movs	r0, #13
    52fa:	f647 71ff 	movw	r1, #32767	; 0x7fff
    52fe:	f003 fb60 	bl	89c2 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);    // LNA and receive mixers test register
    5302:	2012      	movs	r0, #18
    5304:	f642 3122 	movw	r1, #11042	; 0x2b22
    5308:	f003 fb5b 	bl	89c2 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b);    // no PRNG
    530c:	2014      	movs	r0, #20
    530e:	f241 314b 	movw	r1, #4939	; 0x134b
    5312:	f003 fb56 	bl	89c2 <cc2400_set>

	cc2400_set(GRMDM,   0x0c01);
    5316:	2020      	movs	r0, #32
    5318:	f640 4101 	movw	r1, #3073	; 0xc01
    531c:	f003 fb51 	bl	89c2 <cc2400_set>
	//      |  | |   +-----------> sync word: 8 MSB bits of SYNC_WORD
	//      |  | +---------------> 0 preamble bytes of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> buffered mode

	cc2400_set(FSDIV,   jw_channel);
    5320:	2002      	movs	r0, #2
    5322:	4641      	mov	r1, r8
    5324:	f003 fb4d 	bl	89c2 <cc2400_set>
	// 011 : -7
	// 100 : -4.6
	// 101 : -2.8
	// 110 : -1.3
	// 111 : 0
	cc2400_set(FREND, tx_pwr);
    5328:	2005      	movs	r0, #5
    532a:	2107      	movs	r1, #7
    532c:	f003 fb49 	bl	89c2 <cc2400_set>
	//cc2400_set(FREND,   0b1011);    // amplifier level (-7 dBm, picked from hat)
	cc2400_set(MDMCTRL, 0x0040);    // 250 kHz frequency deviation
    5330:	2003      	movs	r0, #3
    5332:	2140      	movs	r1, #64	; 0x40
    5334:	f003 fb45 	bl	89c2 <cc2400_set>
	cc2400_set(INT,     0x0014);    // FIFO_THRESHOLD: 20 bytes
    5338:	2114      	movs	r1, #20
    533a:	2023      	movs	r0, #35	; 0x23
    533c:	f003 fb41 	bl	89c2 <cc2400_set>

	// sync byte depends on the first transmitted bit of the AA
	if (aa & 1)
    5340:	07ea      	lsls	r2, r5, #31
		cc2400_set(SYNCH,   0xaaaa);
    5342:	bf4c      	ite	mi
    5344:	f64a 21aa 	movwmi	r1, #43690	; 0xaaaa
	else
		cc2400_set(SYNCH,   0x5555);
    5348:	f245 5155 	movwpl	r1, #21845	; 0x5555
	cc2400_set(MDMCTRL, 0x0040);    // 250 kHz frequency deviation
	cc2400_set(INT,     0x0014);    // FIFO_THRESHOLD: 20 bytes

	// sync byte depends on the first transmitted bit of the AA
	if (aa & 1)
		cc2400_set(SYNCH,   0xaaaa);
    534c:	202d      	movs	r0, #45	; 0x2d
	else
		cc2400_set(SYNCH,   0x5555);
    534e:	f003 fb38 	bl	89c2 <cc2400_set>

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
    5352:	2008      	movs	r0, #8
    5354:	f003 fb2c 	bl	89b0 <cc2400_get>
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    5358:	f3c0 0108 	ubfx	r1, r0, #0, #9
			byte >>= 1;
			txbuf[i+4] |= bit << (7 - j);
		}
	}

	len += 4; // include the AA in len
    535c:	f109 0904 	add.w	r9, r9, #4
		cc2400_set(SYNCH,   0xaaaa);
	else
		cc2400_set(SYNCH,   0x5555);

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
    5360:	4604      	mov	r4, r0
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    5362:	f441 419c 	orr.w	r1, r1, #19968	; 0x4e00
    5366:	2008      	movs	r0, #8
			byte >>= 1;
			txbuf[i+4] |= bit << (7 - j);
		}
	}

	len += 4; // include the AA in len
    5368:	fa5f f989 	uxtb.w	r9, r9
	else
		cc2400_set(SYNCH,   0x5555);

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    536c:	f003 fb29 	bl	89c2 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    5370:	f003 fbf8 	bl	8b64 <cc2400_status>
    5374:	0643      	lsls	r3, r0, #25
    5376:	d5fb      	bpl.n	5370 <le_transmit+0x10c>
	cc2400_strobe(SFSON);
    5378:	2061      	movs	r0, #97	; 0x61
    537a:	f003 fbfa 	bl	8b72 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    537e:	f003 fbf1 	bl	8b64 <cc2400_status>
    5382:	0747      	lsls	r7, r0, #29
    5384:	d5fb      	bpl.n	537e <le_transmit+0x11a>
	TXLED_SET;
    5386:	4b1d      	ldr	r3, [pc, #116]	; (53fc <le_transmit+0x198>)
    5388:	f44f 7280 	mov.w	r2, #256	; 0x100
    538c:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    538e:	2280      	movs	r2, #128	; 0x80
    5390:	621a      	str	r2, [r3, #32]
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    5392:	200e      	movs	r0, #14
    5394:	f003 fb0c 	bl	89b0 <cc2400_get>
    5398:	f000 001f 	and.w	r0, r0, #31
    539c:	280f      	cmp	r0, #15
    539e:	d1f8      	bne.n	5392 <le_transmit+0x12e>
	cc2400_strobe(STX);
    53a0:	2063      	movs	r0, #99	; 0x63
    53a2:	f003 fbe6 	bl	8b72 <cc2400_strobe>
			tx_len = 16;
		cc2400_fifo_write(tx_len, txbuf + i);
	}*/

	//JWHUR cc2400 fifo write
	while (GIO6) ;
    53a6:	4b16      	ldr	r3, [pc, #88]	; (5400 <le_transmit+0x19c>)
    53a8:	681b      	ldr	r3, [r3, #0]
    53aa:	075e      	lsls	r6, r3, #29
    53ac:	d4fb      	bmi.n	53a6 <le_transmit+0x142>
	if (len > 46) len = 46;
	cc2400_fifo_write(len, txbuf);
    53ae:	f1b9 0f2e 	cmp.w	r9, #46	; 0x2e
    53b2:	bf34      	ite	cc
    53b4:	4648      	movcc	r0, r9
    53b6:	202e      	movcs	r0, #46	; 0x2e
    53b8:	4669      	mov	r1, sp
    53ba:	f003 fb43 	bl	8a44 <cc2400_fifo_write>

	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    53be:	200e      	movs	r0, #14
    53c0:	f003 faf6 	bl	89b0 <cc2400_get>
    53c4:	f000 001f 	and.w	r0, r0, #31
    53c8:	280f      	cmp	r0, #15
    53ca:	d1f8      	bne.n	53be <le_transmit+0x15a>
	TXLED_CLR;
    53cc:	4b0d      	ldr	r3, [pc, #52]	; (5404 <le_transmit+0x1a0>)
    53ce:	f44f 7280 	mov.w	r2, #256	; 0x100
    53d2:	601a      	str	r2, [r3, #0]

	cc2400_strobe(SRFOFF);
    53d4:	2064      	movs	r0, #100	; 0x64
    53d6:	f003 fbcc 	bl	8b72 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    53da:	f003 fbc3 	bl	8b64 <cc2400_status>
    53de:	0745      	lsls	r5, r0, #29
    53e0:	d4fb      	bmi.n	53da <le_transmit+0x176>

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    53e2:	4b09      	ldr	r3, [pc, #36]	; (5408 <le_transmit+0x1a4>)
    53e4:	2280      	movs	r2, #128	; 0x80
    53e6:	601a      	str	r2, [r3, #0]
#endif

	// reset GIO
	cc2400_set(IOCFG, gio_save);
    53e8:	2008      	movs	r0, #8
    53ea:	4621      	mov	r1, r4
    53ec:	f003 fae9 	bl	89c2 <cc2400_set>
}
    53f0:	b010      	add	sp, #64	; 0x40
    53f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    53f6:	bf00      	nop
    53f8:	00009f30 	.word	0x00009f30
    53fc:	2009c038 	.word	0x2009c038
    5400:	2009c054 	.word	0x2009c054
    5404:	2009c03c 	.word	0x2009c03c
    5408:	2009c05c 	.word	0x2009c05c

0000540c <le_jam>:

void le_jam(void) {
    540c:	b508      	push	{r3, lr}
#ifdef TX_ENABLE
	cc2400_set(MANAND,  0x7fff);
    540e:	200d      	movs	r0, #13
    5410:	f647 71ff 	movw	r1, #32767	; 0x7fff
    5414:	f003 fad5 	bl	89c2 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);    // LNA and receive mixers test register
    5418:	2012      	movs	r0, #18
    541a:	f642 3122 	movw	r1, #11042	; 0x2b22
    541e:	f003 fad0 	bl	89c2 <cc2400_set>
	cc2400_set(MDMTST0, 0x234b);    // PRNG, 1 MHz offset
    5422:	2014      	movs	r0, #20
    5424:	f242 314b 	movw	r1, #9035	; 0x234b
    5428:	f003 facb 	bl	89c2 <cc2400_set>

	cc2400_set(GRMDM,   0x0c01);
    542c:	2020      	movs	r0, #32
    542e:	f640 4101 	movw	r1, #3073	; 0xc01
    5432:	f003 fac6 	bl	89c2 <cc2400_set>
	//      |  | +---------------> 0 preamble bytes of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> buffered mode

	// cc2400_set(FSDIV,   channel);
	cc2400_set(FREND,   0b1011);    // amplifier level (-7 dBm, picked from hat)
    5436:	2005      	movs	r0, #5
    5438:	210b      	movs	r1, #11
    543a:	f003 fac2 	bl	89c2 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0040);    // 250 kHz frequency deviation
    543e:	2003      	movs	r0, #3
    5440:	2140      	movs	r1, #64	; 0x40
    5442:	f003 fabe 	bl	89c2 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    5446:	f003 fb8d 	bl	8b64 <cc2400_status>
    544a:	0640      	lsls	r0, r0, #25
    544c:	d5fb      	bpl.n	5446 <le_jam+0x3a>
	cc2400_strobe(SFSON);
    544e:	2061      	movs	r0, #97	; 0x61
    5450:	f003 fb8f 	bl	8b72 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    5454:	f003 fb86 	bl	8b64 <cc2400_status>
    5458:	0741      	lsls	r1, r0, #29
    545a:	d5fb      	bpl.n	5454 <le_jam+0x48>
	TXLED_SET;
    545c:	4b08      	ldr	r3, [pc, #32]	; (5480 <le_jam+0x74>)
    545e:	f44f 7280 	mov.w	r2, #256	; 0x100
    5462:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    5464:	2280      	movs	r2, #128	; 0x80
    5466:	621a      	str	r2, [r3, #32]
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    5468:	200e      	movs	r0, #14
    546a:	f003 faa1 	bl	89b0 <cc2400_get>
    546e:	f000 001f 	and.w	r0, r0, #31
    5472:	280f      	cmp	r0, #15
    5474:	d1f8      	bne.n	5468 <le_jam+0x5c>
	cc2400_strobe(STX);
    5476:	2063      	movs	r0, #99	; 0x63
#endif
}
    5478:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	TXLED_SET;
#ifdef UBERTOOTH_ONE
	PAEN_SET;
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
	cc2400_strobe(STX);
    547c:	f003 bb79 	b.w	8b72 <cc2400_strobe>
    5480:	2009c038 	.word	0x2009c038

00005484 <hop>:
}

/* TODO - return whether hop happened, or should caller have to keep
 * track of this? */
void hop(void)
{
    5484:	b538      	push	{r3, r4, r5, lr}
	do_hop = 0;
    5486:	4c5f      	ldr	r4, [pc, #380]	; (5604 <hop+0x180>)
    5488:	2300      	movs	r3, #0
    548a:	72e3      	strb	r3, [r4, #11]
	last_hop = clkn;
    548c:	4b5e      	ldr	r3, [pc, #376]	; (5608 <hop+0x184>)
    548e:	4a5f      	ldr	r2, [pc, #380]	; (560c <hop+0x188>)
    5490:	6819      	ldr	r1, [r3, #0]
    5492:	6011      	str	r1, [r2, #0]

	// No hopping, if channel is set correctly, do nothing
	if (hop_mode == HOP_NONE) {
    5494:	7aa2      	ldrb	r2, [r4, #10]
    5496:	b94a      	cbnz	r2, 54ac <hop+0x28>
		if (cc2400_get(FSDIV) == (channel - 1))
    5498:	2002      	movs	r0, #2
    549a:	f003 fa89 	bl	89b0 <cc2400_get>
    549e:	4b5c      	ldr	r3, [pc, #368]	; (5610 <hop+0x18c>)
    54a0:	881b      	ldrh	r3, [r3, #0]
    54a2:	b29b      	uxth	r3, r3
    54a4:	3b01      	subs	r3, #1
    54a6:	4298      	cmp	r0, r3
    54a8:	d17f      	bne.n	55aa <hop+0x126>
    54aa:	bd38      	pop	{r3, r4, r5, pc}
			return;
	}
	/* Slow sweep (100 hops/sec)
	 * only hop to currently used channels if AFH is enabled
	 */
	else if (hop_mode == HOP_SWEEP) {
    54ac:	7aa2      	ldrb	r2, [r4, #10]
    54ae:	2a01      	cmp	r2, #1
    54b0:	d131      	bne.n	5516 <hop+0x92>
		do {
			channel += 32;
			if (channel > 2480)
				channel -= 79;
		} while ( used_channels != 0 && afh_enabled && !( afh_map[(channel-2402)/8] & 0x1<<((channel-2402)%8) ) );
    54b2:	4b58      	ldr	r3, [pc, #352]	; (5614 <hop+0x190>)
    54b4:	7819      	ldrb	r1, [r3, #0]
    54b6:	4b58      	ldr	r3, [pc, #352]	; (5618 <hop+0x194>)
    54b8:	7818      	ldrb	r0, [r3, #0]
	/* Slow sweep (100 hops/sec)
	 * only hop to currently used channels if AFH is enabled
	 */
	else if (hop_mode == HOP_SWEEP) {
		do {
			channel += 32;
    54ba:	4b55      	ldr	r3, [pc, #340]	; (5610 <hop+0x18c>)
    54bc:	881a      	ldrh	r2, [r3, #0]
    54be:	b292      	uxth	r2, r2
    54c0:	3220      	adds	r2, #32
    54c2:	b292      	uxth	r2, r2
    54c4:	801a      	strh	r2, [r3, #0]
			if (channel > 2480)
    54c6:	881a      	ldrh	r2, [r3, #0]
    54c8:	b292      	uxth	r2, r2
    54ca:	f5b2 6f1b 	cmp.w	r2, #2480	; 0x9b0
    54ce:	d904      	bls.n	54da <hop+0x56>
				channel -= 79;
    54d0:	881a      	ldrh	r2, [r3, #0]
    54d2:	b292      	uxth	r2, r2
    54d4:	3a4f      	subs	r2, #79	; 0x4f
    54d6:	b292      	uxth	r2, r2
    54d8:	801a      	strh	r2, [r3, #0]
		} while ( used_channels != 0 && afh_enabled && !( afh_map[(channel-2402)/8] & 0x1<<((channel-2402)%8) ) );
    54da:	2900      	cmp	r1, #0
    54dc:	d065      	beq.n	55aa <hop+0x126>
    54de:	2800      	cmp	r0, #0
    54e0:	d063      	beq.n	55aa <hop+0x126>
    54e2:	881a      	ldrh	r2, [r3, #0]
    54e4:	881d      	ldrh	r5, [r3, #0]
    54e6:	b292      	uxth	r2, r2
    54e8:	f6a2 1362 	subw	r3, r2, #2402	; 0x962
    54ec:	2208      	movs	r2, #8
    54ee:	fb93 f3f2 	sdiv	r3, r3, r2
    54f2:	4a4a      	ldr	r2, [pc, #296]	; (561c <hop+0x198>)
    54f4:	b2ad      	uxth	r5, r5
    54f6:	5cd2      	ldrb	r2, [r2, r3]
    54f8:	4b49      	ldr	r3, [pc, #292]	; (5620 <hop+0x19c>)
    54fa:	f6a5 1562 	subw	r5, r5, #2402	; 0x962
    54fe:	402b      	ands	r3, r5
    5500:	2b00      	cmp	r3, #0
    5502:	da03      	bge.n	550c <hop+0x88>
    5504:	3b01      	subs	r3, #1
    5506:	f063 0307 	orn	r3, r3, #7
    550a:	3301      	adds	r3, #1
    550c:	fa42 f303 	asr.w	r3, r2, r3
    5510:	07dd      	lsls	r5, r3, #31
    5512:	d5d2      	bpl.n	54ba <hop+0x36>
    5514:	e049      	b.n	55aa <hop+0x126>
	}

	/* AFH detection
	 * only hop to currently unused channesl
	 */
	else if (hop_mode == HOP_AFH) {
    5516:	7aa2      	ldrb	r2, [r4, #10]
    5518:	2a05      	cmp	r2, #5
    551a:	d12d      	bne.n	5578 <hop+0xf4>
		do {
			channel += 32;
			if (channel > 2480)
				channel -= 79;
		} while( used_channels != 79 && (afh_map[(channel-2402)/8] & 0x1<<((channel-2402)%8)) );
    551c:	4b3d      	ldr	r3, [pc, #244]	; (5614 <hop+0x190>)
    551e:	7819      	ldrb	r1, [r3, #0]
	/* AFH detection
	 * only hop to currently unused channesl
	 */
	else if (hop_mode == HOP_AFH) {
		do {
			channel += 32;
    5520:	4b3b      	ldr	r3, [pc, #236]	; (5610 <hop+0x18c>)
    5522:	881a      	ldrh	r2, [r3, #0]
    5524:	b292      	uxth	r2, r2
    5526:	3220      	adds	r2, #32
    5528:	b292      	uxth	r2, r2
    552a:	801a      	strh	r2, [r3, #0]
			if (channel > 2480)
    552c:	881a      	ldrh	r2, [r3, #0]
    552e:	b292      	uxth	r2, r2
    5530:	f5b2 6f1b 	cmp.w	r2, #2480	; 0x9b0
    5534:	d904      	bls.n	5540 <hop+0xbc>
				channel -= 79;
    5536:	881a      	ldrh	r2, [r3, #0]
    5538:	b292      	uxth	r2, r2
    553a:	3a4f      	subs	r2, #79	; 0x4f
    553c:	b292      	uxth	r2, r2
    553e:	801a      	strh	r2, [r3, #0]
		} while( used_channels != 79 && (afh_map[(channel-2402)/8] & 0x1<<((channel-2402)%8)) );
    5540:	294f      	cmp	r1, #79	; 0x4f
    5542:	d032      	beq.n	55aa <hop+0x126>
    5544:	881a      	ldrh	r2, [r3, #0]
    5546:	8818      	ldrh	r0, [r3, #0]
    5548:	b292      	uxth	r2, r2
    554a:	f6a2 1362 	subw	r3, r2, #2402	; 0x962
    554e:	2208      	movs	r2, #8
    5550:	fb93 f3f2 	sdiv	r3, r3, r2
    5554:	4a31      	ldr	r2, [pc, #196]	; (561c <hop+0x198>)
    5556:	b280      	uxth	r0, r0
    5558:	5cd2      	ldrb	r2, [r2, r3]
    555a:	4b31      	ldr	r3, [pc, #196]	; (5620 <hop+0x19c>)
    555c:	f6a0 1062 	subw	r0, r0, #2402	; 0x962
    5560:	4003      	ands	r3, r0
    5562:	2b00      	cmp	r3, #0
    5564:	da03      	bge.n	556e <hop+0xea>
    5566:	3b01      	subs	r3, #1
    5568:	f063 0307 	orn	r3, r3, #7
    556c:	3301      	adds	r3, #1
    556e:	fa42 f303 	asr.w	r3, r2, r3
    5572:	07da      	lsls	r2, r3, #31
    5574:	d4d4      	bmi.n	5520 <hop+0x9c>
    5576:	e018      	b.n	55aa <hop+0x126>
	}

	else if (hop_mode == HOP_BLUETOOTH) {
    5578:	7aa2      	ldrb	r2, [r4, #10]
    557a:	2a02      	cmp	r2, #2
    557c:	d105      	bne.n	558a <hop+0x106>
		channel = next_hop(clkn);
    557e:	6818      	ldr	r0, [r3, #0]
    5580:	f001 fffc 	bl	757c <next_hop>
    5584:	4b22      	ldr	r3, [pc, #136]	; (5610 <hop+0x18c>)
    5586:	8018      	strh	r0, [r3, #0]
    5588:	e00f      	b.n	55aa <hop+0x126>
	}

	else if (hop_mode == HOP_BTLE) {
    558a:	7aa3      	ldrb	r3, [r4, #10]
    558c:	2b03      	cmp	r3, #3
    558e:	d105      	bne.n	559c <hop+0x118>
		channel = btle_next_hop(&le);
    5590:	4d1f      	ldr	r5, [pc, #124]	; (5610 <hop+0x18c>)
    5592:	1d28      	adds	r0, r5, #4
    5594:	f002 f8bb 	bl	770e <btle_next_hop>
    5598:	8028      	strh	r0, [r5, #0]
    559a:	e006      	b.n	55aa <hop+0x126>
	}

	else if (hop_mode == HOP_DIRECT) {
    559c:	7aa3      	ldrb	r3, [r4, #10]
    559e:	2b04      	cmp	r3, #4
    55a0:	d103      	bne.n	55aa <hop+0x126>
		channel = hop_direct_channel;
    55a2:	89a2      	ldrh	r2, [r4, #12]
    55a4:	4b1a      	ldr	r3, [pc, #104]	; (5610 <hop+0x18c>)
    55a6:	b292      	uxth	r2, r2
    55a8:	801a      	strh	r2, [r3, #0]
	}
	/* IDLE mode, but leave amp on, so don't call cc2400_idle(). */
	cc2400_strobe(SRFOFF);
    55aa:	2064      	movs	r0, #100	; 0x64
    55ac:	f003 fae1 	bl	8b72 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    55b0:	f003 fad8 	bl	8b64 <cc2400_status>
    55b4:	0743      	lsls	r3, r0, #29
    55b6:	d4fb      	bmi.n	55b0 <hop+0x12c>
    55b8:	4d15      	ldr	r5, [pc, #84]	; (5610 <hop+0x18c>)

	/* Retune */
	if(mode == MODE_TX_SYMBOLS)
    55ba:	7c60      	ldrb	r0, [r4, #17]
		cc2400_set(FSDIV, channel);
    55bc:	8829      	ldrh	r1, [r5, #0]
	/* IDLE mode, but leave amp on, so don't call cc2400_idle(). */
	cc2400_strobe(SRFOFF);
	while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?

	/* Retune */
	if(mode == MODE_TX_SYMBOLS)
    55be:	b2c0      	uxtb	r0, r0
    55c0:	2802      	cmp	r0, #2
		cc2400_set(FSDIV, channel);
    55c2:	b289      	uxth	r1, r1
	else
		cc2400_set(FSDIV, channel - 1);
    55c4:	bf1e      	ittt	ne
    55c6:	f101 31ff 	addne.w	r1, r1, #4294967295	; 0xffffffff
    55ca:	2002      	movne	r0, #2
    55cc:	b289      	uxthne	r1, r1
    55ce:	f003 f9f8 	bl	89c2 <cc2400_set>

	/* Update CS register if hopping.  */
	if (hop_mode > 0) {
    55d2:	7aa3      	ldrb	r3, [r4, #10]
    55d4:	b11b      	cbz	r3, 55de <hop+0x15a>
		cs_threshold_calc_and_set(channel);
    55d6:	8828      	ldrh	r0, [r5, #0]
    55d8:	b280      	uxth	r0, r0
    55da:	f002 fa6f 	bl	7abc <cs_threshold_calc_and_set>
	}

	/* Wait for lock */
	cc2400_strobe(SFSON);
    55de:	2061      	movs	r0, #97	; 0x61
    55e0:	f003 fac7 	bl	8b72 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    55e4:	f003 fabe 	bl	8b64 <cc2400_status>
    55e8:	0745      	lsls	r5, r0, #29
    55ea:	d5fb      	bpl.n	55e4 <hop+0x160>

	dma_discard = 1;
    55ec:	2301      	movs	r3, #1
    55ee:	7423      	strb	r3, [r4, #16]

	if(mode == MODE_TX_SYMBOLS)
    55f0:	7c63      	ldrb	r3, [r4, #17]
    55f2:	2b02      	cmp	r3, #2
		cc2400_strobe(STX);
    55f4:	bf0c      	ite	eq
    55f6:	2063      	moveq	r0, #99	; 0x63
	else
		cc2400_strobe(SRX);
    55f8:	2062      	movne	r0, #98	; 0x62
}
    55fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	dma_discard = 1;

	if(mode == MODE_TX_SYMBOLS)
		cc2400_strobe(STX);
	else
		cc2400_strobe(SRX);
    55fe:	f003 bab8 	b.w	8b72 <cc2400_strobe>
    5602:	bf00      	nop
    5604:	10000e34 	.word	0x10000e34
    5608:	10001024 	.word	0x10001024
    560c:	10001000 	.word	0x10001000
    5610:	1000044c 	.word	0x1000044c
    5614:	10001009 	.word	0x10001009
    5618:	100014a7 	.word	0x100014a7
    561c:	1000100b 	.word	0x1000100b
    5620:	80000007 	.word	0x80000007

00005624 <bt_stream_rx>:
}

/* Bluetooth packet monitoring */
void bt_stream_rx()
{
    5624:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int8_t rssi;
	int8_t rssi_at_trigger;

	RXLED_CLR;
    5628:	4b49      	ldr	r3, [pc, #292]	; (5750 <bt_stream_rx+0x12c>)
    562a:	2210      	movs	r2, #16
    562c:	601a      	str	r2, [r3, #0]

	queue_init();
    562e:	f002 f93d 	bl	78ac <queue_init>
	dio_ssp_init();
    5632:	f003 f935 	bl	88a0 <dio_ssp_init>
	dma_init();
    5636:	f002 fb31 	bl	7c9c <dma_init>
	dio_ssp_start();
    563a:	f002 fbb5 	bl	7da8 <dio_ssp_start>

	cc2400_rx();
    563e:	f7fe feb5 	bl	43ac <cc2400_rx>

	cs_trigger_enable();
    5642:	f002 fa6d 	bl	7b20 <cs_trigger_enable>

	while ( requested_mode == MODE_RX_SYMBOLS || requested_mode == MODE_BT_FOLLOW )
    5646:	4c43      	ldr	r4, [pc, #268]	; (5754 <bt_stream_rx+0x130>)
    5648:	7ca3      	ldrb	r3, [r4, #18]
    564a:	46a1      	mov	r9, r4
    564c:	2b01      	cmp	r3, #1
    564e:	d175      	bne.n	573c <bt_stream_rx+0x118>
	{

		RXLED_CLR;
    5650:	4b3f      	ldr	r3, [pc, #252]	; (5750 <bt_stream_rx+0x12c>)
    5652:	2210      	movs	r2, #16
    5654:	601a      	str	r2, [r3, #0]
		 * cover all the symbols in a DMA transfer. Can not do
		 * RSSI sampling in CS interrupt, but could log time
		 * at multiple trigger points there. The MAX() below
		 * helps with statistics in the case that cs_trigger
		 * happened before the loop started. */
		rssi_reset();
    5656:	f002 f9b9 	bl	79cc <rssi_reset>
		rssi_at_trigger = INT8_MIN;
    565a:	2580      	movs	r5, #128	; 0x80
		while (!rx_tc) {
    565c:	4f3e      	ldr	r7, [pc, #248]	; (5758 <bt_stream_rx+0x134>)
    565e:	4e3f      	ldr	r6, [pc, #252]	; (575c <bt_stream_rx+0x138>)
    5660:	683b      	ldr	r3, [r7, #0]
    5662:	f8df 8118 	ldr.w	r8, [pc, #280]	; 577c <bt_stream_rx+0x158>
    5666:	bb2b      	cbnz	r3, 56b4 <bt_stream_rx+0x90>
			rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    5668:	2006      	movs	r0, #6
    566a:	f003 f9a1 	bl	89b0 <cc2400_get>
			if (cs_trigger && (rssi_at_trigger == INT8_MIN)) {
    566e:	7833      	ldrb	r3, [r6, #0]
		 * helps with statistics in the case that cs_trigger
		 * happened before the loop started. */
		rssi_reset();
		rssi_at_trigger = INT8_MIN;
		while (!rx_tc) {
			rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    5670:	f3c0 2007 	ubfx	r0, r0, #8, #8
			if (cs_trigger && (rssi_at_trigger == INT8_MIN)) {
    5674:	b163      	cbz	r3, 5690 <bt_stream_rx+0x6c>
    5676:	b26b      	sxtb	r3, r5
    5678:	3380      	adds	r3, #128	; 0x80
    567a:	d109      	bne.n	5690 <bt_stream_rx+0x6c>
				rssi = MAX(rssi,(cs_threshold_cur+54));
    567c:	4b38      	ldr	r3, [pc, #224]	; (5760 <bt_stream_rx+0x13c>)
    567e:	b240      	sxtb	r0, r0
    5680:	f993 5000 	ldrsb.w	r5, [r3]
    5684:	3536      	adds	r5, #54	; 0x36
    5686:	42a8      	cmp	r0, r5
    5688:	bfa8      	it	ge
    568a:	4605      	movge	r5, r0
    568c:	b2ed      	uxtb	r5, r5
				rssi_at_trigger = rssi;
    568e:	4628      	mov	r0, r5
			}
			rssi_add(rssi);
    5690:	b240      	sxtb	r0, r0
    5692:	f002 f9b7 	bl	7a04 <rssi_add>

			handle_usb(clkn);
    5696:	f8d8 0000 	ldr.w	r0, [r8]
    569a:	f002 f983 	bl	79a4 <handle_usb>

			/* If timer says time to hop, do it. */
			if (do_hop) {
    569e:	f899 300b 	ldrb.w	r3, [r9, #11]
    56a2:	b113      	cbz	r3, 56aa <bt_stream_rx+0x86>
				hop();
    56a4:	f7ff feee 	bl	5484 <hop>
    56a8:	e7d8      	b.n	565c <bt_stream_rx+0x38>
			} else {
				TXLED_CLR;
    56aa:	4b29      	ldr	r3, [pc, #164]	; (5750 <bt_stream_rx+0x12c>)
    56ac:	f44f 7280 	mov.w	r2, #256	; 0x100
    56b0:	601a      	str	r2, [r3, #0]
    56b2:	e7d3      	b.n	565c <bt_stream_rx+0x38>
			}
			/* TODO - set per-channel carrier sense threshold.
			 * Set by firmware or host. */
		}

		RXLED_SET;
    56b4:	4b2b      	ldr	r3, [pc, #172]	; (5764 <bt_stream_rx+0x140>)
    56b6:	2210      	movs	r2, #16

		if (rx_err) {
    56b8:	4d2b      	ldr	r5, [pc, #172]	; (5768 <bt_stream_rx+0x144>)
			}
			/* TODO - set per-channel carrier sense threshold.
			 * Set by firmware or host. */
		}

		RXLED_SET;
    56ba:	601a      	str	r2, [r3, #0]

		if (rx_err) {
    56bc:	682b      	ldr	r3, [r5, #0]
    56be:	b11b      	cbz	r3, 56c8 <bt_stream_rx+0xa4>
			status |= DMA_ERROR;
    56c0:	7863      	ldrb	r3, [r4, #1]
    56c2:	f043 0302 	orr.w	r3, r3, #2
    56c6:	7063      	strb	r3, [r4, #1]
		}

		/* Missed a DMA trasfer? */
		if (rx_tc > 1)
    56c8:	683b      	ldr	r3, [r7, #0]
    56ca:	2b01      	cmp	r3, #1
    56cc:	d903      	bls.n	56d6 <bt_stream_rx+0xb2>
			status |= DMA_OVERFLOW;
    56ce:	7863      	ldrb	r3, [r4, #1]
    56d0:	f043 0301 	orr.w	r3, r3, #1
    56d4:	7063      	strb	r3, [r4, #1]

		if (dma_discard) {
    56d6:	7c22      	ldrb	r2, [r4, #16]
    56d8:	4b1e      	ldr	r3, [pc, #120]	; (5754 <bt_stream_rx+0x130>)
    56da:	b12a      	cbz	r2, 56e8 <bt_stream_rx+0xc4>
			status |= DISCARD;
    56dc:	785a      	ldrb	r2, [r3, #1]
    56de:	f042 0220 	orr.w	r2, r2, #32
    56e2:	705a      	strb	r2, [r3, #1]
			dma_discard = 0;
    56e4:	2200      	movs	r2, #0
    56e6:	741a      	strb	r2, [r3, #16]
		}

		rssi_iir_update(channel);
    56e8:	4b20      	ldr	r3, [pc, #128]	; (576c <bt_stream_rx+0x148>)
    56ea:	8818      	ldrh	r0, [r3, #0]
    56ec:	b280      	uxth	r0, r0
    56ee:	f002 f9a9 	bl	7a44 <rssi_iir_update>

		/* Set squelch hold if there was either a CS trigger, squelch
		 * is disabled, or if the current rssi_max is above the same
		 * threshold. Currently, this is redundant, but allows for
		 * per-channel or other rssi triggers in the future. */
		if (cs_trigger || cs_no_squelch) {
    56f2:	7833      	ldrb	r3, [r6, #0]
    56f4:	b913      	cbnz	r3, 56fc <bt_stream_rx+0xd8>
    56f6:	4b1e      	ldr	r3, [pc, #120]	; (5770 <bt_stream_rx+0x14c>)
    56f8:	781b      	ldrb	r3, [r3, #0]
    56fa:	b12b      	cbz	r3, 5708 <bt_stream_rx+0xe4>
			status |= CS_TRIGGER;
    56fc:	7863      	ldrb	r3, [r4, #1]
    56fe:	f043 0308 	orr.w	r3, r3, #8
    5702:	7063      	strb	r3, [r4, #1]
			cs_trigger = 0;
    5704:	2300      	movs	r3, #0
    5706:	7033      	strb	r3, [r6, #0]
		}

		if (rssi_max >= (cs_threshold_cur + 54)) {
    5708:	4b15      	ldr	r3, [pc, #84]	; (5760 <bt_stream_rx+0x13c>)
    570a:	f993 2000 	ldrsb.w	r2, [r3]
    570e:	4b19      	ldr	r3, [pc, #100]	; (5774 <bt_stream_rx+0x150>)
    5710:	3235      	adds	r2, #53	; 0x35
    5712:	f993 3000 	ldrsb.w	r3, [r3]
    5716:	429a      	cmp	r2, r3
    5718:	da03      	bge.n	5722 <bt_stream_rx+0xfe>
			status |= RSSI_TRIGGER;
    571a:	7863      	ldrb	r3, [r4, #1]
    571c:	f043 0310 	orr.w	r3, r3, #16
    5720:	7063      	strb	r3, [r4, #1]
		}

		enqueue(BR_PACKET, (uint8_t*)idle_rxbuf);
    5722:	4b15      	ldr	r3, [pc, #84]	; (5778 <bt_stream_rx+0x154>)
    5724:	2000      	movs	r0, #0
    5726:	6819      	ldr	r1, [r3, #0]
    5728:	f7fe feee 	bl	4508 <enqueue>

		handle_usb(clkn);
    572c:	f8d8 0000 	ldr.w	r0, [r8]
    5730:	f002 f938 	bl	79a4 <handle_usb>
		rx_tc = 0;
    5734:	2300      	movs	r3, #0
    5736:	603b      	str	r3, [r7, #0]
		rx_err = 0;
    5738:	602b      	str	r3, [r5, #0]
    573a:	e784      	b.n	5646 <bt_stream_rx+0x22>

	cc2400_rx();

	cs_trigger_enable();

	while ( requested_mode == MODE_RX_SYMBOLS || requested_mode == MODE_BT_FOLLOW )
    573c:	7ca3      	ldrb	r3, [r4, #18]
    573e:	2b08      	cmp	r3, #8
    5740:	d086      	beq.n	5650 <bt_stream_rx+0x2c>

	/* This call is a nop so far. Since bt_rx_stream() starts the
	 * stream, it makes sense that it would stop it. TODO - how
	 * should setup/teardown be handled? Should every new mode be
	 * starting from scratch? */
	dio_ssp_stop();
    5742:	f002 fb57 	bl	7df4 <dio_ssp_stop>
	cs_trigger_disable();
}
    5746:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	/* This call is a nop so far. Since bt_rx_stream() starts the
	 * stream, it makes sense that it would stop it. TODO - how
	 * should setup/teardown be handled? Should every new mode be
	 * starting from scratch? */
	dio_ssp_stop();
	cs_trigger_disable();
    574a:	f002 b9ff 	b.w	7b4c <cs_trigger_disable>
    574e:	bf00      	nop
    5750:	2009c03c 	.word	0x2009c03c
    5754:	10000e34 	.word	0x10000e34
    5758:	10001004 	.word	0x10001004
    575c:	10001521 	.word	0x10001521
    5760:	10001520 	.word	0x10001520
    5764:	2009c038 	.word	0x2009c038
    5768:	1000151c 	.word	0x1000151c
    576c:	1000044c 	.word	0x1000044c
    5770:	10001170 	.word	0x10001170
    5774:	10001008 	.word	0x10001008
    5778:	10001180 	.word	0x10001180
    577c:	10001024 	.word	0x10001024

00005780 <br_transmit>:
 * Transmit a BTBR packet with the specified access code.
 *
 * All modulation parameters are set within this function.
 */
void br_transmit()
{
    5780:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	uint16_t gio_save;

	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
    5784:	4b95      	ldr	r3, [pc, #596]	; (59dc <br_transmit+0x25c>)
    5786:	2201      	movs	r2, #1
    5788:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
    578c:	2300      	movs	r3, #0
    578e:	4022      	ands	r2, r4
    5790:	402b      	ands	r3, r5
    5792:	ea52 0103 	orrs.w	r1, r2, r3
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;
    5796:	f04f 0700 	mov.w	r7, #0
{
	uint16_t gio_save;

	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
    579a:	f245 5355 	movw	r3, #21845	; 0x5555
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;
    579e:	ea4f 76d5 	mov.w	r6, r5, lsr #31
{
	uint16_t gio_save;

	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
    57a2:	f64a 28aa 	movw	r8, #43690	; 0xaaaa
    57a6:	bf18      	it	ne
    57a8:	4698      	movne	r8, r3
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
		reverse8((target.syncword >> 0) & 0xFF),
    57aa:	b2e0      	uxtb	r0, r4
	uint16_t gio_save;

	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;
    57ac:	2f00      	cmp	r7, #0
    57ae:	bf08      	it	eq
    57b0:	2e01      	cmpeq	r6, #1
    57b2:	bf14      	ite	ne
    57b4:	2655      	movne	r6, #85	; 0x55
    57b6:	26aa      	moveq	r6, #170	; 0xaa

	uint8_t data[16] = {
		reverse8((target.syncword >> 0) & 0xFF),
    57b8:	f7fe fde6 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    57bc:	f88d 0000 	strb.w	r0, [sp]
		reverse8((target.syncword >> 0) & 0xFF),
		reverse8((target.syncword >> 8) & 0xFF),
    57c0:	f3c4 2007 	ubfx	r0, r4, #8, #8
    57c4:	f7fe fde0 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    57c8:	f88d 0001 	strb.w	r0, [sp, #1]
		reverse8((target.syncword >> 0) & 0xFF),
		reverse8((target.syncword >> 8) & 0xFF),
		reverse8((target.syncword >> 16) & 0xFF),
    57cc:	f3c4 4007 	ubfx	r0, r4, #16, #8
    57d0:	f7fe fdda 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    57d4:	f88d 0002 	strb.w	r0, [sp, #2]
		reverse8((target.syncword >> 0) & 0xFF),
		reverse8((target.syncword >> 8) & 0xFF),
		reverse8((target.syncword >> 16) & 0xFF),
		reverse8((target.syncword >> 24) & 0xFF),
    57d8:	0e20      	lsrs	r0, r4, #24
    57da:	f7fe fdd5 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    57de:	f88d 0003 	strb.w	r0, [sp, #3]
		reverse8((target.syncword >> 0) & 0xFF),
		reverse8((target.syncword >> 8) & 0xFF),
		reverse8((target.syncword >> 16) & 0xFF),
		reverse8((target.syncword >> 24) & 0xFF),
		reverse8((target.syncword >> 32) & 0xFF),
    57e2:	b2e8      	uxtb	r0, r5
    57e4:	f7fe fdd0 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    57e8:	f88d 0004 	strb.w	r0, [sp, #4]
		reverse8((target.syncword >> 0) & 0xFF),
		reverse8((target.syncword >> 8) & 0xFF),
		reverse8((target.syncword >> 16) & 0xFF),
		reverse8((target.syncword >> 24) & 0xFF),
		reverse8((target.syncword >> 32) & 0xFF),
		reverse8((target.syncword >> 40) & 0xFF),
    57ec:	f3c5 2007 	ubfx	r0, r5, #8, #8
    57f0:	f7fe fdca 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    57f4:	f88d 0005 	strb.w	r0, [sp, #5]
		reverse8((target.syncword >> 8) & 0xFF),
		reverse8((target.syncword >> 16) & 0xFF),
		reverse8((target.syncword >> 24) & 0xFF),
		reverse8((target.syncword >> 32) & 0xFF),
		reverse8((target.syncword >> 40) & 0xFF),
		reverse8((target.syncword >> 48) & 0xFF),
    57f8:	f3c5 4007 	ubfx	r0, r5, #16, #8
    57fc:	f7fe fdc4 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    5800:	f88d 0006 	strb.w	r0, [sp, #6]
		reverse8((target.syncword >> 16) & 0xFF),
		reverse8((target.syncword >> 24) & 0xFF),
		reverse8((target.syncword >> 32) & 0xFF),
		reverse8((target.syncword >> 40) & 0xFF),
		reverse8((target.syncword >> 48) & 0xFF),
		reverse8((target.syncword >> 56) & 0xFF),
    5804:	0e28      	lsrs	r0, r5, #24
    5806:	f7fe fdbf 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    580a:	f88d 0007 	strb.w	r0, [sp, #7]
		reverse8((target.syncword >> 24) & 0xFF),
		reverse8((target.syncword >> 32) & 0xFF),
		reverse8((target.syncword >> 40) & 0xFF),
		reverse8((target.syncword >> 48) & 0xFF),
		reverse8((target.syncword >> 56) & 0xFF),
		reverse8(trailer),
    580e:	4630      	mov	r0, r6
    5810:	f7fe fdba 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    5814:	f88d 0008 	strb.w	r0, [sp, #8]
		reverse8((target.syncword >> 32) & 0xFF),
		reverse8((target.syncword >> 40) & 0xFF),
		reverse8((target.syncword >> 48) & 0xFF),
		reverse8((target.syncword >> 56) & 0xFF),
		reverse8(trailer),
		reverse8(0x77),
    5818:	2077      	movs	r0, #119	; 0x77
    581a:	f7fe fdb5 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    581e:	f88d 0009 	strb.w	r0, [sp, #9]
		reverse8((target.syncword >> 40) & 0xFF),
		reverse8((target.syncword >> 48) & 0xFF),
		reverse8((target.syncword >> 56) & 0xFF),
		reverse8(trailer),
		reverse8(0x77),
		reverse8(0x66),
    5822:	2066      	movs	r0, #102	; 0x66
    5824:	f7fe fdb0 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    5828:	f88d 000a 	strb.w	r0, [sp, #10]
		reverse8((target.syncword >> 48) & 0xFF),
		reverse8((target.syncword >> 56) & 0xFF),
		reverse8(trailer),
		reverse8(0x77),
		reverse8(0x66),
		reverse8(0x55),
    582c:	2055      	movs	r0, #85	; 0x55
    582e:	f7fe fdab 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    5832:	f88d 000b 	strb.w	r0, [sp, #11]
		reverse8((target.syncword >> 56) & 0xFF),
		reverse8(trailer),
		reverse8(0x77),
		reverse8(0x66),
		reverse8(0x55),
		reverse8(0x44),
    5836:	2044      	movs	r0, #68	; 0x44
    5838:	f7fe fda6 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    583c:	f88d 000c 	strb.w	r0, [sp, #12]
		reverse8(trailer),
		reverse8(0x77),
		reverse8(0x66),
		reverse8(0x55),
		reverse8(0x44),
		reverse8(0x33),
    5840:	2033      	movs	r0, #51	; 0x33
    5842:	f7fe fda1 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    5846:	f88d 000d 	strb.w	r0, [sp, #13]
		reverse8(0x77),
		reverse8(0x66),
		reverse8(0x55),
		reverse8(0x44),
		reverse8(0x33),
		reverse8(0x22),
    584a:	2022      	movs	r0, #34	; 0x22
    584c:	f7fe fd9c 	bl	4388 <reverse8>
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    5850:	f88d 000e 	strb.w	r0, [sp, #14]
		reverse8(0x66),
		reverse8(0x55),
		reverse8(0x44),
		reverse8(0x33),
		reverse8(0x22),
		reverse8(0x11)
    5854:	2011      	movs	r0, #17
    5856:	f7fe fd97 	bl	4388 <reverse8>
	return reversed;
}

static uint16_t reverse16(uint16_t data)
{
	uint16_t reversed = 0;
    585a:	463c      	mov	r4, r7
	uint32_t clkn_saved = 0;

	uint16_t preamble = (target.syncword & 1) == 1 ? 0x5555 : 0xaaaa;
	uint8_t trailer = ((target.syncword >> 63) & 1) == 1 ? 0xaa : 0x55;

	uint8_t data[16] = {
    585c:	f88d 000f 	strb.w	r0, [sp, #15]

static uint16_t reverse16(uint16_t data)
{
	uint16_t reversed = 0;

	for(size_t i=0; i<16; i++)
    5860:	463b      	mov	r3, r7
	{
		reversed |= ((data >> i) & 0x01) << (15-i);
    5862:	fa48 f203 	asr.w	r2, r8, r3
    5866:	f1c3 010f 	rsb	r1, r3, #15
    586a:	f002 0201 	and.w	r2, r2, #1
    586e:	408a      	lsls	r2, r1

static uint16_t reverse16(uint16_t data)
{
	uint16_t reversed = 0;

	for(size_t i=0; i<16; i++)
    5870:	3301      	adds	r3, #1
	{
		reversed |= ((data >> i) & 0x01) << (15-i);
    5872:	4314      	orrs	r4, r2

static uint16_t reverse16(uint16_t data)
{
	uint16_t reversed = 0;

	for(size_t i=0; i<16; i++)
    5874:	2b10      	cmp	r3, #16
	{
		reversed |= ((data >> i) & 0x01) << (15-i);
    5876:	b2a4      	uxth	r4, r4

static uint16_t reverse16(uint16_t data)
{
	uint16_t reversed = 0;

	for(size_t i=0; i<16; i++)
    5878:	d1f3      	bne.n	5862 <br_transmit+0xe2>
/* start buffered tx */
static void cc2400_tx_sync(uint32_t sync)
{
#ifdef TX_ENABLE
	// Bluetooth-like modulation
	cc2400_set(MANAND,  0x7fff);
    587a:	200d      	movs	r0, #13
    587c:	f647 71ff 	movw	r1, #32767	; 0x7fff
    5880:	f003 f89f 	bl	89c2 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);    // LNA and receive mixers test register
    5884:	2012      	movs	r0, #18
    5886:	f642 3122 	movw	r1, #11042	; 0x2b22
    588a:	f003 f89a 	bl	89c2 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b);    // no PRNG
    588e:	2014      	movs	r0, #20
    5890:	f241 314b 	movw	r1, #4939	; 0x134b
    5894:	f003 f895 	bl	89c2 <cc2400_set>

	cc2400_set(GRMDM,   0x0c01);
    5898:	2020      	movs	r0, #32
    589a:	f640 4101 	movw	r1, #3073	; 0xc01
    589e:	f003 f890 	bl	89c2 <cc2400_set>
	//      |  | |   +-----------> sync word: 8 MSB bits of SYNC_WORD
	//      |  | +---------------> 0 preamble bytes of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> buffered mode

	cc2400_set(SYNCL,   sync & 0xffff);
    58a2:	4621      	mov	r1, r4
    58a4:	202c      	movs	r0, #44	; 0x2c
    58a6:	f003 f88c 	bl	89c2 <cc2400_set>
	cc2400_set(SYNCH,   (sync >> 16) & 0xffff);
    58aa:	202d      	movs	r0, #45	; 0x2d
    58ac:	2100      	movs	r1, #0
    58ae:	f003 f888 	bl	89c2 <cc2400_set>

	cc2400_set(FSDIV,   channel);
    58b2:	4b4b      	ldr	r3, [pc, #300]	; (59e0 <br_transmit+0x260>)
    58b4:	2002      	movs	r0, #2
    58b6:	8819      	ldrh	r1, [r3, #0]
	cc2400_set(FREND,   0b1011);    // amplifier level (-7 dBm, picked from hat)

	if (modulation == MOD_BT_BASIC_RATE) {
    58b8:	4c4a      	ldr	r4, [pc, #296]	; (59e4 <br_transmit+0x264>)
	//      +--------------------> buffered mode

	cc2400_set(SYNCL,   sync & 0xffff);
	cc2400_set(SYNCH,   (sync >> 16) & 0xffff);

	cc2400_set(FSDIV,   channel);
    58ba:	b289      	uxth	r1, r1
    58bc:	f003 f881 	bl	89c2 <cc2400_set>
	cc2400_set(FREND,   0b1011);    // amplifier level (-7 dBm, picked from hat)
    58c0:	2005      	movs	r0, #5
    58c2:	210b      	movs	r1, #11
    58c4:	f003 f87d 	bl	89c2 <cc2400_set>

	if (modulation == MOD_BT_BASIC_RATE) {
    58c8:	7823      	ldrb	r3, [r4, #0]
    58ca:	b913      	cbnz	r3, 58d2 <br_transmit+0x152>
		cc2400_set(MDMCTRL, 0x0029);    // 160 kHz frequency deviation
    58cc:	2003      	movs	r0, #3
    58ce:	2129      	movs	r1, #41	; 0x29
    58d0:	e004      	b.n	58dc <br_transmit+0x15c>
	} else if (modulation == MOD_BT_LOW_ENERGY) {
    58d2:	7823      	ldrb	r3, [r4, #0]
    58d4:	2b01      	cmp	r3, #1
    58d6:	d11d      	bne.n	5914 <br_transmit+0x194>
		cc2400_set(MDMCTRL, 0x0040);    // 250 kHz frequency deviation
    58d8:	2003      	movs	r0, #3
    58da:	2140      	movs	r1, #64	; 0x40
    58dc:	f003 f871 	bl	89c2 <cc2400_set>
	} else {
		/* oops */
		return;
	}

	clkn_start();
    58e0:	f002 f984 	bl	7bec <clkn_start>

	while (!(cc2400_status() & XOSC16M_STABLE));
    58e4:	f003 f93e 	bl	8b64 <cc2400_status>
    58e8:	0645      	lsls	r5, r0, #25
    58ea:	d5fb      	bpl.n	58e4 <br_transmit+0x164>
	cc2400_strobe(SFSON);
    58ec:	2061      	movs	r0, #97	; 0x61
    58ee:	f003 f940 	bl	8b72 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    58f2:	f003 f937 	bl	8b64 <cc2400_status>
    58f6:	0740      	lsls	r0, r0, #29
    58f8:	d5fb      	bpl.n	58f2 <br_transmit+0x172>

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    58fa:	4b3b      	ldr	r3, [pc, #236]	; (59e8 <br_transmit+0x268>)
    58fc:	2280      	movs	r2, #128	; 0x80
    58fe:	601a      	str	r2, [r3, #0]
#endif

	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    5900:	200e      	movs	r0, #14
    5902:	f003 f855 	bl	89b0 <cc2400_get>
    5906:	f000 001f 	and.w	r0, r0, #31
    590a:	280f      	cmp	r0, #15
    590c:	d1f8      	bne.n	5900 <br_transmit+0x180>
	cc2400_strobe(STX);
    590e:	2063      	movs	r0, #99	; 0x63
    5910:	f003 f92f 	bl	8b72 <cc2400_strobe>
		reverse8(0x11)
	};

	cc2400_tx_sync(reverse16(preamble));

	cc2400_set(INT,     0x0014);    // FIFO_THRESHOLD: 20 bytes
    5914:	2114      	movs	r1, #20
    5916:	2023      	movs	r0, #35	; 0x23
    5918:	f003 f853 	bl	89c2 <cc2400_set>

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
    591c:	2008      	movs	r0, #8
    591e:	f003 f847 	bl	89b0 <cc2400_get>
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    5922:	f3c0 0108 	ubfx	r1, r0, #0, #9
	cc2400_tx_sync(reverse16(preamble));

	cc2400_set(INT,     0x0014);    // FIFO_THRESHOLD: 20 bytes

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
    5926:	4605      	mov	r5, r0
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    5928:	f441 419c 	orr.w	r1, r1, #19968	; 0x4e00
    592c:	2008      	movs	r0, #8
    592e:	f003 f848 	bl	89c2 <cc2400_set>
 */
void br_transmit()
{
	uint16_t gio_save;

	uint32_t clkn_saved = 0;
    5932:	2600      	movs	r6, #0

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));

	while ( requested_mode == MODE_TX_SYMBOLS )
    5934:	7ca3      	ldrb	r3, [r4, #18]
    5936:	2b02      	cmp	r3, #2
    5938:	d145      	bne.n	59c6 <br_transmit+0x246>
	{

		while ((clkn >> 1) == (clkn_saved >> 1) || T0TC < 2250) {
    593a:	0876      	lsrs	r6, r6, #1
    593c:	4f2b      	ldr	r7, [pc, #172]	; (59ec <br_transmit+0x26c>)
    593e:	683b      	ldr	r3, [r7, #0]
    5940:	ebb6 0f53 	cmp.w	r6, r3, lsr #1
    5944:	d105      	bne.n	5952 <br_transmit+0x1d2>

			// If timer says time to hop, do it.
			if (do_hop) {
    5946:	7ae3      	ldrb	r3, [r4, #11]
    5948:	2b00      	cmp	r3, #0
    594a:	d0f7      	beq.n	593c <br_transmit+0x1bc>
				hop();
    594c:	f7ff fd9a 	bl	5484 <hop>
    5950:	e7f4      	b.n	593c <br_transmit+0x1bc>
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));

	while ( requested_mode == MODE_TX_SYMBOLS )
	{

		while ((clkn >> 1) == (clkn_saved >> 1) || T0TC < 2250) {
    5952:	4b27      	ldr	r3, [pc, #156]	; (59f0 <br_transmit+0x270>)
    5954:	681a      	ldr	r2, [r3, #0]
    5956:	f640 03c9 	movw	r3, #2249	; 0x8c9
    595a:	429a      	cmp	r2, r3
    595c:	d9f3      	bls.n	5946 <br_transmit+0x1c6>
			}
		}

		clkn_saved = clkn;

		TXLED_SET;
    595e:	4b25      	ldr	r3, [pc, #148]	; (59f4 <br_transmit+0x274>)
    5960:	f44f 7280 	mov.w	r2, #256	; 0x100
			if (do_hop) {
				hop();
			}
		}

		clkn_saved = clkn;
    5964:	683e      	ldr	r6, [r7, #0]

		TXLED_SET;

		cc2400_fifo_write(16, data);
    5966:	2010      	movs	r0, #16
			}
		}

		clkn_saved = clkn;

		TXLED_SET;
    5968:	601a      	str	r2, [r3, #0]

		cc2400_fifo_write(16, data);
    596a:	4669      	mov	r1, sp
    596c:	f003 f86a 	bl	8a44 <cc2400_fifo_write>

		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    5970:	200e      	movs	r0, #14
    5972:	f003 f81d 	bl	89b0 <cc2400_get>
    5976:	f000 001f 	and.w	r0, r0, #31
    597a:	280f      	cmp	r0, #15
    597c:	d1f8      	bne.n	5970 <br_transmit+0x1f0>
		TXLED_CLR;
    597e:	4b1e      	ldr	r3, [pc, #120]	; (59f8 <br_transmit+0x278>)
    5980:	f44f 7280 	mov.w	r2, #256	; 0x100
    5984:	601a      	str	r2, [r3, #0]

		cc2400_strobe(SRFOFF);
    5986:	2064      	movs	r0, #100	; 0x64
    5988:	f003 f8f3 	bl	8b72 <cc2400_strobe>
		while ((cc2400_status() & FS_LOCK));
    598c:	f003 f8ea 	bl	8b64 <cc2400_status>
    5990:	0741      	lsls	r1, r0, #29
    5992:	d4fb      	bmi.n	598c <br_transmit+0x20c>

		while (!(cc2400_status() & XOSC16M_STABLE));
    5994:	f003 f8e6 	bl	8b64 <cc2400_status>
    5998:	0642      	lsls	r2, r0, #25
    599a:	d5fb      	bpl.n	5994 <br_transmit+0x214>
		cc2400_strobe(SFSON);
    599c:	2061      	movs	r0, #97	; 0x61
    599e:	f003 f8e8 	bl	8b72 <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    59a2:	f003 f8df 	bl	8b64 <cc2400_status>
    59a6:	0743      	lsls	r3, r0, #29
    59a8:	d5fb      	bpl.n	59a2 <br_transmit+0x222>

		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    59aa:	200e      	movs	r0, #14
    59ac:	f003 f800 	bl	89b0 <cc2400_get>
    59b0:	f000 001f 	and.w	r0, r0, #31
    59b4:	280f      	cmp	r0, #15
    59b6:	d1f8      	bne.n	59aa <br_transmit+0x22a>
		cc2400_strobe(STX);
    59b8:	2063      	movs	r0, #99	; 0x63
    59ba:	f003 f8da 	bl	8b72 <cc2400_strobe>

		handle_usb(clkn);
    59be:	6838      	ldr	r0, [r7, #0]
    59c0:	f001 fff0 	bl	79a4 <handle_usb>
    59c4:	e7b6      	b.n	5934 <br_transmit+0x1b4>
	}

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    59c6:	4b0d      	ldr	r3, [pc, #52]	; (59fc <br_transmit+0x27c>)
    59c8:	2280      	movs	r2, #128	; 0x80
    59ca:	601a      	str	r2, [r3, #0]
#endif

	// reset GIO
	cc2400_set(IOCFG, gio_save);
    59cc:	2008      	movs	r0, #8
    59ce:	4629      	mov	r1, r5
    59d0:	f002 fff7 	bl	89c2 <cc2400_set>
}
    59d4:	b004      	add	sp, #16
    59d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    59da:	bf00      	nop
    59dc:	10001528 	.word	0x10001528
    59e0:	1000044c 	.word	0x1000044c
    59e4:	10000e34 	.word	0x10000e34
    59e8:	2009c058 	.word	0x2009c058
    59ec:	10001024 	.word	0x10001024
    59f0:	40004008 	.word	0x40004008
    59f4:	2009c038 	.word	0x2009c038
    59f8:	2009c03c 	.word	0x2009c03c
    59fc:	2009c05c 	.word	0x2009c05c

00005a00 <reset_le>:
	le.syncl = aa_rev & 0xffff;
	le.synch = aa_rev >> 16;
}

/* reset le state, called by bt_generic_le and bt_follow_le() */
void reset_le() {
    5a00:	b508      	push	{r3, lr}
	le_set_access_address(0x8e89bed6);     // advertising channel access address
    5a02:	480f      	ldr	r0, [pc, #60]	; (5a40 <reset_le+0x40>)
    5a04:	f7fe fdce 	bl	45a4 <le_set_access_address>
	le.crc_init  = 0x555555;               // advertising channel CRCInit
    5a08:	4b0e      	ldr	r3, [pc, #56]	; (5a44 <reset_le+0x44>)
    5a0a:	4a0f      	ldr	r2, [pc, #60]	; (5a48 <reset_le+0x48>)
    5a0c:	60da      	str	r2, [r3, #12]
	le.crc_init_reversed = 0xAAAAAA;
    5a0e:	4a0f      	ldr	r2, [pc, #60]	; (5a4c <reset_le+0x4c>)
    5a10:	611a      	str	r2, [r3, #16]
	//JWHUR crc verify on
	le.crc_verify = 1;
    5a12:	2201      	movs	r2, #1
    5a14:	615a      	str	r2, [r3, #20]
	le.last_packet = 0;
    5a16:	2200      	movs	r2, #0

	le.channel_idx = 0;
	le.channel_increment = 0;

	le.conn_epoch = 0;
	le.interval_timer = 0;
    5a18:	841a      	strh	r2, [r3, #32]
	le_set_access_address(0x8e89bed6);     // advertising channel access address
	le.crc_init  = 0x555555;               // advertising channel CRCInit
	le.crc_init_reversed = 0xAAAAAA;
	//JWHUR crc verify on
	le.crc_verify = 1;
	le.last_packet = 0;
    5a1a:	645a      	str	r2, [r3, #68]	; 0x44

	le.conn_epoch = 0;
	le.interval_timer = 0;
	le.conn_interval = 0;
	le.conn_interval = 0;
	le.conn_count = 0;
    5a1c:	849a      	strh	r2, [r3, #36]	; 0x24
	le.crc_init_reversed = 0xAAAAAA;
	//JWHUR crc verify on
	le.crc_verify = 1;
	le.last_packet = 0;

	le.link_state = LINK_INACTIVE;
    5a1e:	761a      	strb	r2, [r3, #24]

	le.channel_idx = 0;
    5a20:	765a      	strb	r2, [r3, #25]
	le.channel_increment = 0;
    5a22:	769a      	strb	r2, [r3, #26]

	le.conn_epoch = 0;
    5a24:	61da      	str	r2, [r3, #28]
	le.interval_timer = 0;
	le.conn_interval = 0;
    5a26:	845a      	strh	r2, [r3, #34]	; 0x22
	le.conn_interval = 0;
	le.conn_count = 0;

	le.win_size = 0;
    5a28:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	le.win_offset = 0;
    5a2c:	851a      	strh	r2, [r3, #40]	; 0x28

	le.update_pending = 0;
    5a2e:	62da      	str	r2, [r3, #44]	; 0x2c
	le.update_instant = 0;
    5a30:	861a      	strh	r2, [r3, #48]	; 0x30
	le.interval_update = 0;
    5a32:	865a      	strh	r2, [r3, #50]	; 0x32
	le.win_size_update = 0;
    5a34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	le.win_offset_update = 0;
    5a38:	86da      	strh	r2, [r3, #54]	; 0x36

	do_hop = 0;
    5a3a:	4b05      	ldr	r3, [pc, #20]	; (5a50 <reset_le+0x50>)
    5a3c:	72da      	strb	r2, [r3, #11]
    5a3e:	bd08      	pop	{r3, pc}
    5a40:	8e89bed6 	.word	0x8e89bed6
    5a44:	1000044c 	.word	0x1000044c
    5a48:	00555555 	.word	0x00555555
    5a4c:	00aaaaaa 	.word	0x00aaaaaa
    5a50:	10000e34 	.word	0x10000e34

00005a54 <reset_le_promisc>:
}

// reset LE Promisc state
void reset_le_promisc(void) {
    5a54:	b510      	push	{r4, lr}
	memset(&le_promisc, 0, sizeof(le_promisc));
    5a56:	4c06      	ldr	r4, [pc, #24]	; (5a70 <reset_le_promisc+0x1c>)
    5a58:	2100      	movs	r1, #0
    5a5a:	4620      	mov	r0, r4
    5a5c:	f44f 7284 	mov.w	r2, #264	; 0x108
    5a60:	f7fe fbe6 	bl	4230 <memset>
	le_promisc.smallest_hop_interval = 0xffffffff;
    5a64:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    5a68:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
    5a6c:	bd10      	pop	{r4, pc}
    5a6e:	bf00      	nop
    5a70:	10001068 	.word	0x10001068

00005a74 <bt_generic_le>:
}

/* generic le mode */
void bt_generic_le(u8 active_mode)
{
    5a74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	u8 hold;
	int i, j;
	int8_t rssi, rssi_at_trigger;

	modulation = MOD_BT_LOW_ENERGY;
    5a78:	4c69      	ldr	r4, [pc, #420]	; (5c20 <bt_generic_le+0x1ac>)
    5a7a:	2301      	movs	r3, #1
	le_promisc.smallest_hop_interval = 0xffffffff;
}

/* generic le mode */
void bt_generic_le(u8 active_mode)
{
    5a7c:	4680      	mov	r8, r0
	u8 hold;
	int i, j;
	int8_t rssi, rssi_at_trigger;

	modulation = MOD_BT_LOW_ENERGY;
    5a7e:	7023      	strb	r3, [r4, #0]
	mode = active_mode;
    5a80:	7460      	strb	r0, [r4, #17]

	reset_le();
    5a82:	f7ff ffbd 	bl	5a00 <reset_le>

	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    5a86:	4b67      	ldr	r3, [pc, #412]	; (5c24 <bt_generic_le+0x1b0>)
    5a88:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    5a8c:	601a      	str	r2, [r3, #0]

	RXLED_CLR;
    5a8e:	4b66      	ldr	r3, [pc, #408]	; (5c28 <bt_generic_le+0x1b4>)
    5a90:	2210      	movs	r2, #16
    5a92:	601a      	str	r2, [r3, #0]

	queue_init();
    5a94:	f001 ff0a 	bl	78ac <queue_init>
	dio_ssp_init();
    5a98:	f002 ff02 	bl	88a0 <dio_ssp_init>
	dma_init();
    5a9c:	f002 f8fe 	bl	7c9c <dma_init>
	dio_ssp_start();
    5aa0:	f002 f982 	bl	7da8 <dio_ssp_start>
	cc2400_rx();
    5aa4:	f7fe fc82 	bl	43ac <cc2400_rx>

	cs_trigger_enable();
    5aa8:	f002 f83a 	bl	7b20 <cs_trigger_enable>

	hold = 0;
    5aac:	2500      	movs	r5, #0

	while (requested_mode == active_mode) {
    5aae:	7ca3      	ldrb	r3, [r4, #18]
    5ab0:	4543      	cmp	r3, r8
    5ab2:	f040 80a3 	bne.w	5bfc <bt_generic_le+0x188>
		if (requested_channel != 0) {
    5ab6:	4b5a      	ldr	r3, [pc, #360]	; (5c20 <bt_generic_le+0x1ac>)
    5ab8:	89db      	ldrh	r3, [r3, #14]
    5aba:	b29b      	uxth	r3, r3
    5abc:	b1d3      	cbz	r3, 5af4 <bt_generic_le+0x80>
			cc2400_strobe(SRFOFF);
    5abe:	2064      	movs	r0, #100	; 0x64
    5ac0:	f003 f857 	bl	8b72 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    5ac4:	f003 f84e 	bl	8b64 <cc2400_status>
    5ac8:	0747      	lsls	r7, r0, #29
    5aca:	d4fb      	bmi.n	5ac4 <bt_generic_le+0x50>

			/* Retune */
			cc2400_set(FSDIV, channel - 1);
    5acc:	4b57      	ldr	r3, [pc, #348]	; (5c2c <bt_generic_le+0x1b8>)
    5ace:	2002      	movs	r0, #2
    5ad0:	8819      	ldrh	r1, [r3, #0]
    5ad2:	b289      	uxth	r1, r1
    5ad4:	3901      	subs	r1, #1
    5ad6:	b289      	uxth	r1, r1
    5ad8:	f002 ff73 	bl	89c2 <cc2400_set>

			/* Wait for lock */
			cc2400_strobe(SFSON);
    5adc:	2061      	movs	r0, #97	; 0x61
    5ade:	f003 f848 	bl	8b72 <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    5ae2:	f003 f83f 	bl	8b64 <cc2400_status>
    5ae6:	0746      	lsls	r6, r0, #29
    5ae8:	d5fb      	bpl.n	5ae2 <bt_generic_le+0x6e>

			/* RX mode */
			cc2400_strobe(SRX);
    5aea:	2062      	movs	r0, #98	; 0x62
    5aec:	f003 f841 	bl	8b72 <cc2400_strobe>

			requested_channel = 0;
    5af0:	2300      	movs	r3, #0
    5af2:	81e3      	strh	r3, [r4, #14]
		}

		if (do_hop) {
    5af4:	7ae3      	ldrb	r3, [r4, #11]
    5af6:	4e4c      	ldr	r6, [pc, #304]	; (5c28 <bt_generic_le+0x1b4>)
    5af8:	b113      	cbz	r3, 5b00 <bt_generic_le+0x8c>
			hop();
    5afa:	f7ff fcc3 	bl	5484 <hop>
    5afe:	e002      	b.n	5b06 <bt_generic_le+0x92>
		} else {
			TXLED_CLR;
    5b00:	f44f 7380 	mov.w	r3, #256	; 0x100
    5b04:	6033      	str	r3, [r6, #0]
		}

		RXLED_CLR;
    5b06:	2310      	movs	r3, #16
    5b08:	6033      	str	r3, [r6, #0]

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
    5b0a:	f001 ff5f 	bl	79cc <rssi_reset>
		rssi_at_trigger = INT8_MIN;
    5b0e:	2780      	movs	r7, #128	; 0x80
		while ((rx_tc == 0) && (rx_err == 0))
    5b10:	4b47      	ldr	r3, [pc, #284]	; (5c30 <bt_generic_le+0x1bc>)
    5b12:	4e48      	ldr	r6, [pc, #288]	; (5c34 <bt_generic_le+0x1c0>)
    5b14:	681a      	ldr	r2, [r3, #0]
    5b16:	4699      	mov	r9, r3
    5b18:	b9d2      	cbnz	r2, 5b50 <bt_generic_le+0xdc>
    5b1a:	6833      	ldr	r3, [r6, #0]
    5b1c:	b9c3      	cbnz	r3, 5b50 <bt_generic_le+0xdc>
		{
			rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    5b1e:	2006      	movs	r0, #6
    5b20:	f002 ff46 	bl	89b0 <cc2400_get>
			if (cs_trigger && (rssi_at_trigger == INT8_MIN)) {
    5b24:	4b44      	ldr	r3, [pc, #272]	; (5c38 <bt_generic_le+0x1c4>)
		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
		rssi_at_trigger = INT8_MIN;
		while ((rx_tc == 0) && (rx_err == 0))
		{
			rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    5b26:	f3c0 2007 	ubfx	r0, r0, #8, #8
			if (cs_trigger && (rssi_at_trigger == INT8_MIN)) {
    5b2a:	781b      	ldrb	r3, [r3, #0]
    5b2c:	b163      	cbz	r3, 5b48 <bt_generic_le+0xd4>
    5b2e:	b27b      	sxtb	r3, r7
    5b30:	3380      	adds	r3, #128	; 0x80
    5b32:	d109      	bne.n	5b48 <bt_generic_le+0xd4>
				rssi = MAX(rssi,(cs_threshold_cur+54));
    5b34:	4b41      	ldr	r3, [pc, #260]	; (5c3c <bt_generic_le+0x1c8>)
    5b36:	b240      	sxtb	r0, r0
    5b38:	f993 7000 	ldrsb.w	r7, [r3]
    5b3c:	3736      	adds	r7, #54	; 0x36
    5b3e:	42b8      	cmp	r0, r7
    5b40:	bfa8      	it	ge
    5b42:	4607      	movge	r7, r0
    5b44:	b2ff      	uxtb	r7, r7
				rssi_at_trigger = rssi;
    5b46:	4638      	mov	r0, r7
			}
			rssi_add(rssi);
    5b48:	b240      	sxtb	r0, r0
    5b4a:	f001 ff5b 	bl	7a04 <rssi_add>
    5b4e:	e7df      	b.n	5b10 <bt_generic_le+0x9c>
		}

		if (rx_err) {
    5b50:	6833      	ldr	r3, [r6, #0]
    5b52:	b11b      	cbz	r3, 5b5c <bt_generic_le+0xe8>
			status |= DMA_ERROR;
    5b54:	7863      	ldrb	r3, [r4, #1]
    5b56:	f043 0302 	orr.w	r3, r3, #2
    5b5a:	7063      	strb	r3, [r4, #1]
		}

		/* No DMA transfer? */
		if (!rx_tc)
    5b5c:	f8d9 3000 	ldr.w	r3, [r9]
    5b60:	2b00      	cmp	r3, #0
    5b62:	d057      	beq.n	5c14 <bt_generic_le+0x1a0>
			goto rx_continue;

		/* Missed a DMA trasfer? */
		if (rx_tc > 1)
    5b64:	4b32      	ldr	r3, [pc, #200]	; (5c30 <bt_generic_le+0x1bc>)
    5b66:	681b      	ldr	r3, [r3, #0]
    5b68:	2b01      	cmp	r3, #1
    5b6a:	d903      	bls.n	5b74 <bt_generic_le+0x100>
			status |= DMA_OVERFLOW;
    5b6c:	7863      	ldrb	r3, [r4, #1]
    5b6e:	f043 0301 	orr.w	r3, r3, #1
    5b72:	7063      	strb	r3, [r4, #1]

		rssi_iir_update(channel);
    5b74:	4b2d      	ldr	r3, [pc, #180]	; (5c2c <bt_generic_le+0x1b8>)
    5b76:	8818      	ldrh	r0, [r3, #0]
    5b78:	b280      	uxth	r0, r0
    5b7a:	f001 ff63 	bl	7a44 <rssi_iir_update>

		/* Set squelch hold if there was either a CS trigger, squelch
		 * is disabled, or if the current rssi_max is above the same
		 * threshold. Currently, this is redundant, but allows for
		 * per-channel or other rssi triggers in the future. */
		if (cs_trigger || cs_no_squelch) {
    5b7e:	4b2e      	ldr	r3, [pc, #184]	; (5c38 <bt_generic_le+0x1c4>)
    5b80:	781a      	ldrb	r2, [r3, #0]
    5b82:	b912      	cbnz	r2, 5b8a <bt_generic_le+0x116>
    5b84:	4a2e      	ldr	r2, [pc, #184]	; (5c40 <bt_generic_le+0x1cc>)
    5b86:	7812      	ldrb	r2, [r2, #0]
    5b88:	b132      	cbz	r2, 5b98 <bt_generic_le+0x124>
			status |= CS_TRIGGER;
    5b8a:	7862      	ldrb	r2, [r4, #1]
			hold = CS_HOLD_TIME;
    5b8c:	2502      	movs	r5, #2
		/* Set squelch hold if there was either a CS trigger, squelch
		 * is disabled, or if the current rssi_max is above the same
		 * threshold. Currently, this is redundant, but allows for
		 * per-channel or other rssi triggers in the future. */
		if (cs_trigger || cs_no_squelch) {
			status |= CS_TRIGGER;
    5b8e:	f042 0208 	orr.w	r2, r2, #8
    5b92:	7062      	strb	r2, [r4, #1]
			hold = CS_HOLD_TIME;
			cs_trigger = 0;
    5b94:	2200      	movs	r2, #0
    5b96:	701a      	strb	r2, [r3, #0]
		}

		if (rssi_max >= (cs_threshold_cur + 54)) {
    5b98:	4b28      	ldr	r3, [pc, #160]	; (5c3c <bt_generic_le+0x1c8>)
    5b9a:	f993 2000 	ldrsb.w	r2, [r3]
    5b9e:	4b29      	ldr	r3, [pc, #164]	; (5c44 <bt_generic_le+0x1d0>)
    5ba0:	3235      	adds	r2, #53	; 0x35
    5ba2:	f993 3000 	ldrsb.w	r3, [r3]
    5ba6:	429a      	cmp	r2, r3
    5ba8:	da05      	bge.n	5bb6 <bt_generic_le+0x142>
			status |= RSSI_TRIGGER;
    5baa:	7863      	ldrb	r3, [r4, #1]
			hold = CS_HOLD_TIME;
    5bac:	2502      	movs	r5, #2
			hold = CS_HOLD_TIME;
			cs_trigger = 0;
		}

		if (rssi_max >= (cs_threshold_cur + 54)) {
			status |= RSSI_TRIGGER;
    5bae:	f043 0310 	orr.w	r3, r3, #16
    5bb2:	7063      	strb	r3, [r4, #1]
    5bb4:	e000      	b.n	5bb8 <bt_generic_le+0x144>
			hold = CS_HOLD_TIME;
		}

		/* Hold expired? Ignore data. */
		if (hold == 0) {
    5bb6:	b36d      	cbz	r5, 5c14 <bt_generic_le+0x1a0>
			goto rx_continue;
		}
		hold--;

		// copy the previously unpacked symbols to the front of the buffer
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);
    5bb8:	4823      	ldr	r0, [pc, #140]	; (5c48 <bt_generic_le+0x1d4>)

		/* Hold expired? Ignore data. */
		if (hold == 0) {
			goto rx_continue;
		}
		hold--;
    5bba:	3d01      	subs	r5, #1

		// copy the previously unpacked symbols to the front of the buffer
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);
    5bbc:	f500 71c8 	add.w	r1, r0, #400	; 0x190
    5bc0:	f44f 72c8 	mov.w	r2, #400	; 0x190
    5bc4:	f003 ffc4 	bl	9b50 <memcpy>

		/* Hold expired? Ignore data. */
		if (hold == 0) {
			goto rx_continue;
		}
		hold--;
    5bc8:	b2ed      	uxtb	r5, r5

		// copy the previously unpacked symbols to the front of the buffer
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
    5bca:	2300      	movs	r3, #0
    5bcc:	481f      	ldr	r0, [pc, #124]	; (5c4c <bt_generic_le+0x1d8>)
			cs_trigger = 0;
		}

		if (rssi_max >= (cs_threshold_cur + 54)) {
			status |= RSSI_TRIGGER;
			hold = CS_HOLD_TIME;
    5bce:	2200      	movs	r2, #0
    5bd0:	eb00 00c3 	add.w	r0, r0, r3, lsl #3

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
    5bd4:	491e      	ldr	r1, [pc, #120]	; (5c50 <bt_generic_le+0x1dc>)
    5bd6:	680f      	ldr	r7, [r1, #0]
    5bd8:	5cff      	ldrb	r7, [r7, r3]
				idle_rxbuf[i] <<= 1;
    5bda:	6809      	ldr	r1, [r1, #0]

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
    5bdc:	09ff      	lsrs	r7, r7, #7
    5bde:	5487      	strb	r7, [r0, r2]
				idle_rxbuf[i] <<= 1;
    5be0:	5ccf      	ldrb	r7, [r1, r3]
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
    5be2:	3201      	adds	r2, #1
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
				idle_rxbuf[i] <<= 1;
    5be4:	007f      	lsls	r7, r7, #1
    5be6:	b2ff      	uxtb	r7, r7
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
    5be8:	2a08      	cmp	r2, #8
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
				idle_rxbuf[i] <<= 1;
    5bea:	54cf      	strb	r7, [r1, r3]
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
    5bec:	d1f2      	bne.n	5bd4 <bt_generic_le+0x160>

		// copy the previously unpacked symbols to the front of the buffer
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
    5bee:	3301      	adds	r3, #1
    5bf0:	2b32      	cmp	r3, #50	; 0x32
    5bf2:	d1eb      	bne.n	5bcc <bt_generic_le+0x158>
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
				idle_rxbuf[i] <<= 1;
			}
		}

		int ret = data_cb(unpacked);
    5bf4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5bf6:	4814      	ldr	r0, [pc, #80]	; (5c48 <bt_generic_le+0x1d4>)
    5bf8:	4798      	blx	r3
		if (!ret) break;
    5bfa:	b958      	cbnz	r0, 5c14 <bt_generic_le+0x1a0>
		rx_tc = 0;
		rx_err = 0;
	}

	// disable USB interrupts
	ICER0 = ICER0_ICE_USB;
    5bfc:	4b15      	ldr	r3, [pc, #84]	; (5c54 <bt_generic_le+0x1e0>)
    5bfe:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    5c02:	601a      	str	r2, [r3, #0]

	// reset the radio completely
	cc2400_idle();
    5c04:	f7fe fcda 	bl	45bc <cc2400_idle>
	dio_ssp_stop();
    5c08:	f002 f8f4 	bl	7df4 <dio_ssp_stop>
	cs_trigger_disable();
}
    5c0c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	ICER0 = ICER0_ICE_USB;

	// reset the radio completely
	cc2400_idle();
	dio_ssp_stop();
	cs_trigger_disable();
    5c10:	f001 bf9c 	b.w	7b4c <cs_trigger_disable>

		int ret = data_cb(unpacked);
		if (!ret) break;

	rx_continue:
		rx_tc = 0;
    5c14:	2300      	movs	r3, #0
    5c16:	f8c9 3000 	str.w	r3, [r9]
		rx_err = 0;
    5c1a:	6033      	str	r3, [r6, #0]
    5c1c:	e747      	b.n	5aae <bt_generic_le+0x3a>
    5c1e:	bf00      	nop
    5c20:	10000e34 	.word	0x10000e34
    5c24:	e000e100 	.word	0xe000e100
    5c28:	2009c03c 	.word	0x2009c03c
    5c2c:	1000044c 	.word	0x1000044c
    5c30:	10001004 	.word	0x10001004
    5c34:	1000151c 	.word	0x1000151c
    5c38:	10001521 	.word	0x10001521
    5c3c:	10001520 	.word	0x10001520
    5c40:	10001170 	.word	0x10001170
    5c44:	10001008 	.word	0x10001008
    5c48:	10001184 	.word	0x10001184
    5c4c:	10001314 	.word	0x10001314
    5c50:	10001180 	.word	0x10001180
    5c54:	e000e180 	.word	0xe000e180

00005c58 <bt_le_sync_rssi>:
	cs_trigger_disable();
}

//JWHUR rssi tracking
void bt_le_sync_rssi(u8 active_mode) 
{
    5c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5c5c:	b0cf      	sub	sp, #316	; 0x13c
	int8_t rssi;
	// channel 37 = 2402, channel 38 = 2426, channel 39 = 2480
	static int restart_jamming = 0;
	u8 rssi_buf[DMA_SIZE] = {0, };

	if (start_sync >= ((uint32_t)1<<28)) {
    5c5e:	4d85      	ldr	r5, [pc, #532]	; (5e74 <bt_le_sync_rssi+0x21c>)
{
	int i;
	int8_t rssi;
	// channel 37 = 2402, channel 38 = 2426, channel 39 = 2480
	static int restart_jamming = 0;
	u8 rssi_buf[DMA_SIZE] = {0, };
    5c60:	f10d 0804 	add.w	r8, sp, #4
	cs_trigger_disable();
}

//JWHUR rssi tracking
void bt_le_sync_rssi(u8 active_mode) 
{
    5c64:	4607      	mov	r7, r0
	int i;
	int8_t rssi;
	// channel 37 = 2402, channel 38 = 2426, channel 39 = 2480
	static int restart_jamming = 0;
	u8 rssi_buf[DMA_SIZE] = {0, };
    5c66:	2100      	movs	r1, #0
    5c68:	4640      	mov	r0, r8
    5c6a:	2232      	movs	r2, #50	; 0x32
    5c6c:	f7fe fae0 	bl	4230 <memset>

	if (start_sync >= ((uint32_t)1<<28)) {
    5c70:	6aab      	ldr	r3, [r5, #40]	; 0x28
    5c72:	4c81      	ldr	r4, [pc, #516]	; (5e78 <bt_le_sync_rssi+0x220>)
    5c74:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
    5c78:	d32e      	bcc.n	5cd8 <bt_le_sync_rssi+0x80>
		start_sync -= ((uint32_t)1<<28);
    5c7a:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
		while ((clkn & 0xffffff) >= now_sync || (clkn & 0xffffff) < start_sync);
    5c7e:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
	// channel 37 = 2402, channel 38 = 2426, channel 39 = 2480
	static int restart_jamming = 0;
	u8 rssi_buf[DMA_SIZE] = {0, };

	if (start_sync >= ((uint32_t)1<<28)) {
		start_sync -= ((uint32_t)1<<28);
    5c80:	62ab      	str	r3, [r5, #40]	; 0x28
		while ((clkn & 0xffffff) >= now_sync || (clkn & 0xffffff) < start_sync);
    5c82:	6822      	ldr	r2, [r4, #0]
    5c84:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    5c88:	428a      	cmp	r2, r1
    5c8a:	d2fa      	bcs.n	5c82 <bt_le_sync_rssi+0x2a>
    5c8c:	4a7a      	ldr	r2, [pc, #488]	; (5e78 <bt_le_sync_rssi+0x220>)
    5c8e:	6812      	ldr	r2, [r2, #0]
    5c90:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    5c94:	429a      	cmp	r2, r3
    5c96:	d3f4      	bcc.n	5c82 <bt_le_sync_rssi+0x2a>
	} else {
		while ((clkn & 0xffffff) < start_sync);
	}

	// rssi sampling for only 127 ms
	uint32_t now = (clkn & 0xffffff);
    5c98:	6823      	ldr	r3, [r4, #0]

	modulation = MOD_BT_LOW_ENERGY;
	requested_mode = active_mode;
	mode = active_mode;

	le.link_state = LINK_LISTENING;
    5c9a:	4e78      	ldr	r6, [pc, #480]	; (5e7c <bt_le_sync_rssi+0x224>)
	} else {
		while ((clkn & 0xffffff) < start_sync);
	}

	// rssi sampling for only 127 ms
	uint32_t now = (clkn & 0xffffff);
    5c9c:	f023 4a7f 	bic.w	sl, r3, #4278190080	; 0xff000000
	if (stop_at >= ((uint32_t)1<<28)) {
		stop_at -= ((uint32_t)1<<28);
		overflow = 1;
	}

	modulation = MOD_BT_LOW_ENERGY;
    5ca0:	2301      	movs	r3, #1
    5ca2:	702b      	strb	r3, [r5, #0]
	requested_mode = active_mode;
	mode = active_mode;

	le.link_state = LINK_LISTENING;
    5ca4:	7633      	strb	r3, [r6, #24]

	ISER0 = ISER0_ISE_USB;
    5ca6:	4b76      	ldr	r3, [pc, #472]	; (5e80 <bt_le_sync_rssi+0x228>)
    5ca8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
		stop_at -= ((uint32_t)1<<28);
		overflow = 1;
	}

	modulation = MOD_BT_LOW_ENERGY;
	requested_mode = active_mode;
    5cac:	74af      	strb	r7, [r5, #18]
	mode = active_mode;
    5cae:	746f      	strb	r7, [r5, #17]

	le.link_state = LINK_LISTENING;

	ISER0 = ISER0_ISE_USB;
    5cb0:	601a      	str	r2, [r3, #0]
	RXLED_CLR;
    5cb2:	4b74      	ldr	r3, [pc, #464]	; (5e84 <bt_le_sync_rssi+0x22c>)
    5cb4:	2210      	movs	r2, #16
    5cb6:	601a      	str	r2, [r3, #0]
	queue_init();
    5cb8:	f001 fdf8 	bl	78ac <queue_init>
	dio_ssp_init();
    5cbc:	f002 fdf0 	bl	88a0 <dio_ssp_init>
	dma_init_le();
    5cc0:	f002 f82a 	bl	7d18 <dma_init_le>
	dio_ssp_start();
    5cc4:	f002 f870 	bl	7da8 <dio_ssp_start>

	cc2400_rx_sync(rbit(le.access_address));
    5cc8:	6870      	ldr	r0, [r6, #4]
		while ((clkn & 0xffffff) < start_sync);
	}

	// rssi sampling for only 127 ms
	uint32_t now = (clkn & 0xffffff);
	uint32_t stop_at = now + 127 * 10000 / 3125; // millis -> clkn ticks
    5cca:	f50a 7acb 	add.w	sl, sl, #406	; 0x196
	queue_init();
	dio_ssp_init();
	dma_init_le();
	dio_ssp_start();

	cc2400_rx_sync(rbit(le.access_address));
    5cce:	f002 fd83 	bl	87d8 <rbit>
    5cd2:	f7fe fbbd 	bl	4450 <cc2400_rx_sync>

	while (requested_mode == active_mode) {
    5cd6:	e0ab      	b.n	5e30 <bt_le_sync_rssi+0x1d8>

	if (start_sync >= ((uint32_t)1<<28)) {
		start_sync -= ((uint32_t)1<<28);
		while ((clkn & 0xffffff) >= now_sync || (clkn & 0xffffff) < start_sync);
	} else {
		while ((clkn & 0xffffff) < start_sync);
    5cd8:	6822      	ldr	r2, [r4, #0]
    5cda:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    5cde:	429a      	cmp	r2, r3
    5ce0:	d3fa      	bcc.n	5cd8 <bt_le_sync_rssi+0x80>
    5ce2:	e7d9      	b.n	5c98 <bt_le_sync_rssi+0x40>
	dio_ssp_start();

	cc2400_rx_sync(rbit(le.access_address));

	while (requested_mode == active_mode) {
		if (requested_channel != 0) {
    5ce4:	4b63      	ldr	r3, [pc, #396]	; (5e74 <bt_le_sync_rssi+0x21c>)
    5ce6:	89db      	ldrh	r3, [r3, #14]
    5ce8:	b29b      	uxth	r3, r3
    5cea:	b1c3      	cbz	r3, 5d1e <bt_le_sync_rssi+0xc6>
			cc2400_strobe(SRFOFF);
    5cec:	2064      	movs	r0, #100	; 0x64
    5cee:	f002 ff40 	bl	8b72 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    5cf2:	f002 ff37 	bl	8b64 <cc2400_status>
    5cf6:	0742      	lsls	r2, r0, #29
    5cf8:	d4fb      	bmi.n	5cf2 <bt_le_sync_rssi+0x9a>
			cc2400_set(FSDIV, channel);
    5cfa:	4b60      	ldr	r3, [pc, #384]	; (5e7c <bt_le_sync_rssi+0x224>)
    5cfc:	2002      	movs	r0, #2
    5cfe:	8819      	ldrh	r1, [r3, #0]
    5d00:	b289      	uxth	r1, r1
    5d02:	f002 fe5e 	bl	89c2 <cc2400_set>
			cc2400_strobe(SFSON);
    5d06:	2061      	movs	r0, #97	; 0x61
    5d08:	f002 ff33 	bl	8b72 <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    5d0c:	f002 ff2a 	bl	8b64 <cc2400_status>
    5d10:	0743      	lsls	r3, r0, #29
    5d12:	d5fb      	bpl.n	5d0c <bt_le_sync_rssi+0xb4>
			cc2400_strobe(SRX);
    5d14:	2062      	movs	r0, #98	; 0x62
    5d16:	f002 ff2c 	bl	8b72 <cc2400_strobe>
			requested_channel = 0;
    5d1a:	2300      	movs	r3, #0
    5d1c:	81eb      	strh	r3, [r5, #14]
		}
		RXLED_CLR;
    5d1e:	4b59      	ldr	r3, [pc, #356]	; (5e84 <bt_le_sync_rssi+0x22c>)
    5d20:	2210      	movs	r2, #16
    5d22:	601a      	str	r2, [r3, #0]
		if (requested_mode != active_mode) {
    5d24:	7cab      	ldrb	r3, [r5, #18]
    5d26:	42bb      	cmp	r3, r7
    5d28:	f040 8097 	bne.w	5e5a <bt_le_sync_rssi+0x202>
			goto cleanup;
		}

		//JWHUR buffering time information
		u32 time_buf1[16] = {0, };
    5d2c:	f10d 0938 	add.w	r9, sp, #56	; 0x38
    5d30:	2100      	movs	r1, #0
    5d32:	2240      	movs	r2, #64	; 0x40
    5d34:	4648      	mov	r0, r9
    5d36:	f7fe fa7b 	bl	4230 <memset>
		u32 time_buf2[16] = {0, };
    5d3a:	2100      	movs	r1, #0
    5d3c:	2240      	movs	r2, #64	; 0x40
    5d3e:	a81e      	add	r0, sp, #120	; 0x78
    5d40:	f7fe fa76 	bl	4230 <memset>
		u32 time_buf3[16] = {0, };
    5d44:	2100      	movs	r1, #0
    5d46:	2240      	movs	r2, #64	; 0x40
    5d48:	a82e      	add	r0, sp, #184	; 0xb8
    5d4a:	f7fe fa71 	bl	4230 <memset>
		u32 time_buf4[16] = {0, };
    5d4e:	a83e      	add	r0, sp, #248	; 0xf8
    5d50:	2100      	movs	r1, #0
    5d52:	2240      	movs	r2, #64	; 0x40
    5d54:	f7fe fa6c 	bl	4230 <memset>
    5d58:	f04f 0b00 	mov.w	fp, #0
		for (i = 0; i < DMA_SIZE; i++) {
    5d5c:	465e      	mov	r6, fp
			if (i<16) time_buf1[i] = CLK100NS;
    5d5e:	2e0f      	cmp	r6, #15
    5d60:	dc0a      	bgt.n	5d78 <bt_le_sync_rssi+0x120>
    5d62:	4949      	ldr	r1, [pc, #292]	; (5e88 <bt_le_sync_rssi+0x230>)
    5d64:	6822      	ldr	r2, [r4, #0]
    5d66:	6809      	ldr	r1, [r1, #0]
    5d68:	f3c2 0213 	ubfx	r2, r2, #0, #20
    5d6c:	f640 4035 	movw	r0, #3125	; 0xc35
    5d70:	fb00 1202 	mla	r2, r0, r2, r1
    5d74:	f849 200b 	str.w	r2, [r9, fp]
    5d78:	f1a6 0210 	sub.w	r2, r6, #16
			if (15<i && i<32) time_buf2[i-16] = CLK100NS;
    5d7c:	2a0f      	cmp	r2, #15
    5d7e:	d80c      	bhi.n	5d9a <bt_le_sync_rssi+0x142>
    5d80:	4a41      	ldr	r2, [pc, #260]	; (5e88 <bt_le_sync_rssi+0x230>)
    5d82:	6821      	ldr	r1, [r4, #0]
    5d84:	6810      	ldr	r0, [r2, #0]
    5d86:	f3c1 0113 	ubfx	r1, r1, #0, #20
    5d8a:	f640 4e35 	movw	lr, #3125	; 0xc35
    5d8e:	fb0e 0101 	mla	r1, lr, r1, r0
    5d92:	aa1e      	add	r2, sp, #120	; 0x78
    5d94:	445a      	add	r2, fp
    5d96:	f842 1c40 	str.w	r1, [r2, #-64]
    5d9a:	f1a6 0220 	sub.w	r2, r6, #32
			if (31<i && i<48) time_buf3[i-32] = CLK100NS;
    5d9e:	2a0f      	cmp	r2, #15
    5da0:	d84b      	bhi.n	5e3a <bt_le_sync_rssi+0x1e2>
    5da2:	4a39      	ldr	r2, [pc, #228]	; (5e88 <bt_le_sync_rssi+0x230>)
    5da4:	6821      	ldr	r1, [r4, #0]
    5da6:	6810      	ldr	r0, [r2, #0]
    5da8:	f3c1 0113 	ubfx	r1, r1, #0, #20
    5dac:	f640 4e35 	movw	lr, #3125	; 0xc35
    5db0:	fb0e 0101 	mla	r1, lr, r1, r0
    5db4:	aa2e      	add	r2, sp, #184	; 0xb8
    5db6:	445a      	add	r2, fp
    5db8:	f842 1c80 	str.w	r1, [r2, #-128]
			if (47<i) time_buf4[i-48] = CLK100NS;
			rssi_buf[i] = (u8)(cc2400_get(RSSI) >> 8);
    5dbc:	2006      	movs	r0, #6
    5dbe:	f002 fdf7 	bl	89b0 <cc2400_get>
			volatile u32 j = 598; while (--j); // empty for loop ~= 70ns, 598 empty while loop ~= 41.8us, 240 loop ~= 16.8us
    5dc2:	f240 2256 	movw	r2, #598	; 0x256
		for (i = 0; i < DMA_SIZE; i++) {
			if (i<16) time_buf1[i] = CLK100NS;
			if (15<i && i<32) time_buf2[i-16] = CLK100NS;
			if (31<i && i<48) time_buf3[i-32] = CLK100NS;
			if (47<i) time_buf4[i-48] = CLK100NS;
			rssi_buf[i] = (u8)(cc2400_get(RSSI) >> 8);
    5dc6:	0a00      	lsrs	r0, r0, #8
    5dc8:	f808 0006 	strb.w	r0, [r8, r6]
			volatile u32 j = 598; while (--j); // empty for loop ~= 70ns, 598 empty while loop ~= 41.8us, 240 loop ~= 16.8us
    5dcc:	9200      	str	r2, [sp, #0]
    5dce:	9a00      	ldr	r2, [sp, #0]
    5dd0:	3a01      	subs	r2, #1
    5dd2:	9200      	str	r2, [sp, #0]
    5dd4:	2a00      	cmp	r2, #0
    5dd6:	d1fa      	bne.n	5dce <bt_le_sync_rssi+0x176>
		//JWHUR buffering time information
		u32 time_buf1[16] = {0, };
		u32 time_buf2[16] = {0, };
		u32 time_buf3[16] = {0, };
		u32 time_buf4[16] = {0, };
		for (i = 0; i < DMA_SIZE; i++) {
    5dd8:	3601      	adds	r6, #1
    5dda:	2e32      	cmp	r6, #50	; 0x32
    5ddc:	f10b 0b04 	add.w	fp, fp, #4
    5de0:	d1bd      	bne.n	5d5e <bt_le_sync_rssi+0x106>
			if (47<i) time_buf4[i-48] = CLK100NS;
			rssi_buf[i] = (u8)(cc2400_get(RSSI) >> 8);
			volatile u32 j = 598; while (--j); // empty for loop ~= 70ns, 598 empty while loop ~= 41.8us, 240 loop ~= 16.8us
		}

		RXLED_SET;
    5de2:	4b2a      	ldr	r3, [pc, #168]	; (5e8c <bt_le_sync_rssi+0x234>)
    5de4:	2210      	movs	r2, #16
    5de6:	601a      	str	r2, [r3, #0]

		ICER0 = ICER0_ICE_USB;
    5de8:	4b29      	ldr	r3, [pc, #164]	; (5e90 <bt_le_sync_rssi+0x238>)
    5dea:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
    5dee:	601e      	str	r6, [r3, #0]
		enqueue_with_ts(RSSI_TRACK, (uint8_t *)rssi_buf, CLK100NS);
    5df0:	4b25      	ldr	r3, [pc, #148]	; (5e88 <bt_le_sync_rssi+0x230>)
    5df2:	6822      	ldr	r2, [r4, #0]
    5df4:	681b      	ldr	r3, [r3, #0]
    5df6:	f640 4e35 	movw	lr, #3125	; 0xc35
    5dfa:	f3c2 0213 	ubfx	r2, r2, #0, #20
    5dfe:	fb0e 3202 	mla	r2, lr, r2, r3
    5e02:	4641      	mov	r1, r8
    5e04:	2008      	movs	r0, #8
    5e06:	f7ff f8cf 	bl	4fa8 <enqueue_with_ts>
		enqueue_time((uint8_t *) time_buf1);
    5e0a:	4648      	mov	r0, r9
    5e0c:	f7ff f8aa 	bl	4f64 <enqueue_time>
		enqueue_time((uint8_t *) time_buf2);
    5e10:	a81e      	add	r0, sp, #120	; 0x78
    5e12:	f7ff f8a7 	bl	4f64 <enqueue_time>
		enqueue_time((uint8_t *) time_buf3);
    5e16:	a82e      	add	r0, sp, #184	; 0xb8
    5e18:	f7ff f8a4 	bl	4f64 <enqueue_time>
		enqueue_time((uint8_t *) time_buf4);
    5e1c:	a83e      	add	r0, sp, #248	; 0xf8
    5e1e:	f7ff f8a1 	bl	4f64 <enqueue_time>
		ISER0 = ISER0_ISE_USB;
    5e22:	4b17      	ldr	r3, [pc, #92]	; (5e80 <bt_le_sync_rssi+0x228>)
    5e24:	601e      	str	r6, [r3, #0]
	
		if (overflow == 0) {
			if ((clkn & 0xffffff) > stop_at)
    5e26:	6823      	ldr	r3, [r4, #0]
    5e28:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    5e2c:	4553      	cmp	r3, sl
    5e2e:	d814      	bhi.n	5e5a <bt_le_sync_rssi+0x202>
	dma_init_le();
	dio_ssp_start();

	cc2400_rx_sync(rbit(le.access_address));

	while (requested_mode == active_mode) {
    5e30:	7cab      	ldrb	r3, [r5, #18]
    5e32:	42bb      	cmp	r3, r7
    5e34:	f43f af56 	beq.w	5ce4 <bt_le_sync_rssi+0x8c>
    5e38:	e00f      	b.n	5e5a <bt_le_sync_rssi+0x202>
		u32 time_buf4[16] = {0, };
		for (i = 0; i < DMA_SIZE; i++) {
			if (i<16) time_buf1[i] = CLK100NS;
			if (15<i && i<32) time_buf2[i-16] = CLK100NS;
			if (31<i && i<48) time_buf3[i-32] = CLK100NS;
			if (47<i) time_buf4[i-48] = CLK100NS;
    5e3a:	2e2f      	cmp	r6, #47	; 0x2f
    5e3c:	ddbe      	ble.n	5dbc <bt_le_sync_rssi+0x164>
    5e3e:	4a12      	ldr	r2, [pc, #72]	; (5e88 <bt_le_sync_rssi+0x230>)
    5e40:	6821      	ldr	r1, [r4, #0]
    5e42:	6810      	ldr	r0, [r2, #0]
    5e44:	f3c1 0113 	ubfx	r1, r1, #0, #20
    5e48:	f640 4e35 	movw	lr, #3125	; 0xc35
    5e4c:	fb0e 0101 	mla	r1, lr, r1, r0
    5e50:	aa3e      	add	r2, sp, #248	; 0xf8
    5e52:	445a      	add	r2, fp
    5e54:	f842 1cc0 	str.w	r1, [r2, #-192]
    5e58:	e7b0      	b.n	5dbc <bt_le_sync_rssi+0x164>
				goto cleanup;
		}
	
	}
cleanup:
	ICER0 = ICER0_ICE_USB;
    5e5a:	4b0d      	ldr	r3, [pc, #52]	; (5e90 <bt_le_sync_rssi+0x238>)
    5e5c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    5e60:	601a      	str	r2, [r3, #0]
	cc2400_idle();
    5e62:	f7fe fbab 	bl	45bc <cc2400_idle>
	dio_ssp_stop ();
    5e66:	f001 ffc5 	bl	7df4 <dio_ssp_stop>
	cs_trigger_disable();
    5e6a:	f001 fe6f 	bl	7b4c <cs_trigger_disable>
}
    5e6e:	b04f      	add	sp, #316	; 0x13c
    5e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5e74:	10000e34 	.word	0x10000e34
    5e78:	10001024 	.word	0x10001024
    5e7c:	1000044c 	.word	0x1000044c
    5e80:	e000e100 	.word	0xe000e100
    5e84:	2009c03c 	.word	0x2009c03c
    5e88:	40004008 	.word	0x40004008
    5e8c:	2009c038 	.word	0x2009c038
    5e90:	e000e180 	.word	0xe000e180

00005e94 <bt_le_sync>:


void bt_le_sync(u8 active_mode)
{
    5e94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5e98:	b091      	sub	sp, #68	; 0x44
	int i;
	int8_t rssi;
	static int restart_jamming = 0;
	int sync_flag = 0; //JWHUR to detect packet with pdu sync

	modulation = MOD_BT_LOW_ENERGY;
    5e9a:	4caf      	ldr	r4, [pc, #700]	; (6158 <bt_le_sync+0x2c4>)
	mode = active_mode;

	le.link_state = LINK_LISTENING;
    5e9c:	4daf      	ldr	r5, [pc, #700]	; (615c <bt_le_sync+0x2c8>)
	int i;
	int8_t rssi;
	static int restart_jamming = 0;
	int sync_flag = 0; //JWHUR to detect packet with pdu sync

	modulation = MOD_BT_LOW_ENERGY;
    5e9e:	2301      	movs	r3, #1
    5ea0:	7023      	strb	r3, [r4, #0]
	mode = active_mode;

	le.link_state = LINK_LISTENING;
    5ea2:	762b      	strb	r3, [r5, #24]

	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    5ea4:	4bae      	ldr	r3, [pc, #696]	; (6160 <bt_le_sync+0x2cc>)
    5ea6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
	int8_t rssi;
	static int restart_jamming = 0;
	int sync_flag = 0; //JWHUR to detect packet with pdu sync

	modulation = MOD_BT_LOW_ENERGY;
	mode = active_mode;
    5eaa:	7460      	strb	r0, [r4, #17]

	le.link_state = LINK_LISTENING;

	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    5eac:	601a      	str	r2, [r3, #0]

	RXLED_CLR;
    5eae:	4bad      	ldr	r3, [pc, #692]	; (6164 <bt_le_sync+0x2d0>)
    5eb0:	2210      	movs	r2, #16
    5eb2:	601a      	str	r2, [r3, #0]
	cs_trigger_disable();
}


void bt_le_sync(u8 active_mode)
{
    5eb4:	4606      	mov	r6, r0
	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;

	RXLED_CLR;

	queue_init();
    5eb6:	f001 fcf9 	bl	78ac <queue_init>
	dio_ssp_init();
    5eba:	f002 fcf1 	bl	88a0 <dio_ssp_init>
	dma_init_le();
    5ebe:	f001 ff2b 	bl	7d18 <dma_init_le>
	dio_ssp_start();
    5ec2:	f001 ff71 	bl	7da8 <dio_ssp_start>

	cc2400_rx_sync(rbit(le.access_address)); // bit-reversed access address
    5ec6:	6868      	ldr	r0, [r5, #4]
    5ec8:	f002 fc86 	bl	87d8 <rbit>
    5ecc:	f7fe fac0 	bl	4450 <cc2400_rx_sync>

	while (requested_mode == active_mode) {
    5ed0:	7ca3      	ldrb	r3, [r4, #18]
    5ed2:	42b3      	cmp	r3, r6
    5ed4:	f040 81e2 	bne.w	629c <bt_le_sync+0x408>
		if (requested_channel != 0) {
    5ed8:	4b9f      	ldr	r3, [pc, #636]	; (6158 <bt_le_sync+0x2c4>)
    5eda:	89db      	ldrh	r3, [r3, #14]
    5edc:	b29b      	uxth	r3, r3
    5ede:	b1cb      	cbz	r3, 5f14 <bt_le_sync+0x80>
			cc2400_strobe(SRFOFF);
    5ee0:	2064      	movs	r0, #100	; 0x64
    5ee2:	f002 fe46 	bl	8b72 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    5ee6:	f002 fe3d 	bl	8b64 <cc2400_status>
    5eea:	0740      	lsls	r0, r0, #29
    5eec:	d4fb      	bmi.n	5ee6 <bt_le_sync+0x52>

			/* Retune */
			cc2400_set(FSDIV, channel - 1);
    5eee:	8829      	ldrh	r1, [r5, #0]
    5ef0:	2002      	movs	r0, #2
    5ef2:	b289      	uxth	r1, r1
    5ef4:	3901      	subs	r1, #1
    5ef6:	b289      	uxth	r1, r1
    5ef8:	f002 fd63 	bl	89c2 <cc2400_set>

			/* Wait for lock */
			cc2400_strobe(SFSON);
    5efc:	2061      	movs	r0, #97	; 0x61
    5efe:	f002 fe38 	bl	8b72 <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    5f02:	f002 fe2f 	bl	8b64 <cc2400_status>
    5f06:	0741      	lsls	r1, r0, #29
    5f08:	d5fb      	bpl.n	5f02 <bt_le_sync+0x6e>

			/* RX mode */
			cc2400_strobe(SRX);
    5f0a:	2062      	movs	r0, #98	; 0x62
    5f0c:	f002 fe31 	bl	8b72 <cc2400_strobe>

			requested_channel = 0;
    5f10:	2300      	movs	r3, #0
    5f12:	81e3      	strh	r3, [r4, #14]
		}

		RXLED_CLR;
    5f14:	4b93      	ldr	r3, [pc, #588]	; (6164 <bt_le_sync+0x2d0>)
    5f16:	2210      	movs	r2, #16
    5f18:	601a      	str	r2, [r3, #0]

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
    5f1a:	f001 fd57 	bl	79cc <rssi_reset>
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode)	;
    5f1e:	4b92      	ldr	r3, [pc, #584]	; (6168 <bt_le_sync+0x2d4>)
    5f20:	681a      	ldr	r2, [r3, #0]
    5f22:	4699      	mov	r9, r3
    5f24:	b942      	cbnz	r2, 5f38 <bt_le_sync+0xa4>
    5f26:	4b91      	ldr	r3, [pc, #580]	; (616c <bt_le_sync+0x2d8>)
    5f28:	681b      	ldr	r3, [r3, #0]
    5f2a:	b92b      	cbnz	r3, 5f38 <bt_le_sync+0xa4>
    5f2c:	7ae3      	ldrb	r3, [r4, #11]
    5f2e:	b91b      	cbnz	r3, 5f38 <bt_le_sync+0xa4>
    5f30:	4b89      	ldr	r3, [pc, #548]	; (6158 <bt_le_sync+0x2c4>)
    5f32:	7c9b      	ldrb	r3, [r3, #18]
    5f34:	42b3      	cmp	r3, r6
    5f36:	d0f2      	beq.n	5f1e <bt_le_sync+0x8a>

		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    5f38:	2006      	movs	r0, #6
    5f3a:	f002 fd39 	bl	89b0 <cc2400_get>
		rssi_min = rssi_max = rssi;
    5f3e:	4b8c      	ldr	r3, [pc, #560]	; (6170 <bt_le_sync+0x2dc>)

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode)	;

		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    5f40:	f3c0 2007 	ubfx	r0, r0, #8, #8
		rssi_min = rssi_max = rssi;

		if (requested_mode != active_mode) {
    5f44:	7ca2      	ldrb	r2, [r4, #18]
		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode)	;

		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
		rssi_min = rssi_max = rssi;
    5f46:	7018      	strb	r0, [r3, #0]
    5f48:	4b8a      	ldr	r3, [pc, #552]	; (6174 <bt_le_sync+0x2e0>)

		if (requested_mode != active_mode) {
    5f4a:	42b2      	cmp	r2, r6
		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode)	;

		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
		rssi_min = rssi_max = rssi;
    5f4c:	7018      	strb	r0, [r3, #0]

		if (requested_mode != active_mode) {
    5f4e:	4b82      	ldr	r3, [pc, #520]	; (6158 <bt_le_sync+0x2c4>)
    5f50:	f040 81a4 	bne.w	629c <bt_le_sync+0x408>
			goto cleanup;
		}

		if (rx_err) {
    5f54:	4f85      	ldr	r7, [pc, #532]	; (616c <bt_le_sync+0x2d8>)
    5f56:	683a      	ldr	r2, [r7, #0]
    5f58:	46bb      	mov	fp, r7
    5f5a:	b11a      	cbz	r2, 5f64 <bt_le_sync+0xd0>
			status |= DMA_ERROR;
    5f5c:	785a      	ldrb	r2, [r3, #1]
    5f5e:	f042 0202 	orr.w	r2, r2, #2
    5f62:	705a      	strb	r2, [r3, #1]
		}

		if (do_hop)
    5f64:	7ae3      	ldrb	r3, [r4, #11]
    5f66:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    5f6a:	2b00      	cmp	r3, #0
    5f6c:	f040 80e4 	bne.w	6138 <bt_le_sync+0x2a4>
			goto rx_flush;

		/* No DMA transfer? */
		if (!rx_tc)
    5f70:	f8d9 3000 	ldr.w	r3, [r9]
    5f74:	2b00      	cmp	r3, #0
    5f76:	d0ab      	beq.n	5ed0 <bt_le_sync+0x3c>
			continue;

		/////////////////////
		// process the packet

		uint32_t packet[48/4+1] = { 0, };
    5f78:	2234      	movs	r2, #52	; 0x34
    5f7a:	a803      	add	r0, sp, #12
    5f7c:	f7fe f958 	bl	4230 <memset>
		u8 *p = (u8 *)packet;
		packet[0] = le.access_address;

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    5f80:	8828      	ldrh	r0, [r5, #0]
		/////////////////////
		// process the packet

		uint32_t packet[48/4+1] = { 0, };
		u8 *p = (u8 *)packet;
		packet[0] = le.access_address;
    5f82:	686b      	ldr	r3, [r5, #4]

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    5f84:	b280      	uxth	r0, r0
    5f86:	3862      	subs	r0, #98	; 0x62
    5f88:	b2c0      	uxtb	r0, r0
		/////////////////////
		// process the packet

		uint32_t packet[48/4+1] = { 0, };
		u8 *p = (u8 *)packet;
		packet[0] = le.access_address;
    5f8a:	9303      	str	r3, [sp, #12]

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    5f8c:	f001 fb94 	bl	76b8 <btle_channel_index>
    5f90:	f04f 0830 	mov.w	r8, #48	; 0x30
    5f94:	fb08 f800 	mul.w	r8, r8, r0
    5f98:	f8df a204 	ldr.w	sl, [pc, #516]	; 61a0 <bt_le_sync+0x30c>
    5f9c:	eb0a 0308 	add.w	r3, sl, r8
    5fa0:	9301      	str	r3, [sp, #4]
		for (i = 0; i < 4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
    5fa2:	4b75      	ldr	r3, [pc, #468]	; (6178 <bt_le_sync+0x2e4>)
    5fa4:	f893 e000 	ldrb.w	lr, [r3]
					   | rxbuf1[i+1] << 16
    5fa8:	785a      	ldrb	r2, [r3, #1]
					   | rxbuf1[i+2] << 8
    5faa:	7898      	ldrb	r0, [r3, #2]
		packet[0] = le.access_address;

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
    5fac:	0412      	lsls	r2, r2, #16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
    5fae:	78d9      	ldrb	r1, [r3, #3]
		packet[0] = le.access_address;

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
    5fb0:	ea42 620e 	orr.w	r2, r2, lr, lsl #24
					   | rxbuf1[i+2] << 8
    5fb4:	430a      	orrs	r2, r1
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    5fb6:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
    5fba:	9300      	str	r3, [sp, #0]
    5fbc:	f002 fc0c 	bl	87d8 <rbit>
    5fc0:	f85a 2008 	ldr.w	r2, [sl, r8]
		}

		unsigned len = (p[5] & 0x3f) + 2;
		if (len > 39)
    5fc4:	9b00      	ldr	r3, [sp, #0]
		for (i = 0; i < 4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    5fc6:	4050      	eors	r0, r2
		}

		unsigned len = (p[5] & 0x3f) + 2;
    5fc8:	f3c0 2a05 	ubfx	sl, r0, #8, #6
    5fcc:	f10a 0802 	add.w	r8, sl, #2
		if (len > 39)
    5fd0:	f1b8 0f27 	cmp.w	r8, #39	; 0x27
		for (i = 0; i < 4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    5fd4:	9004      	str	r0, [sp, #16]
		}

		unsigned len = (p[5] & 0x3f) + 2;
		if (len > 39)
    5fd6:	f200 80af 	bhi.w	6138 <bt_le_sync+0x2a4>
			goto rx_flush;

		// transfer the minimum number of bytes from the CC2400
		// this allows us enough time to resume RX for subsequent packets on the same channel
		unsigned total_transfers = ((len + 3) + 4 - 1) / 4;
    5fda:	f10a 0a08 	add.w	sl, sl, #8
    5fde:	ea4f 029a 	mov.w	r2, sl, lsr #2
		if (total_transfers < 11) {
    5fe2:	2a0b      	cmp	r2, #11
    5fe4:	d00d      	beq.n	6002 <bt_le_sync+0x16e>
			while (DMACC0DestAddr < (uint32_t)rxbuf1 + 4 * total_transfers && rx_err == 0)
    5fe6:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    5fea:	4a64      	ldr	r2, [pc, #400]	; (617c <bt_le_sync+0x2e8>)
    5fec:	6812      	ldr	r2, [r2, #0]
    5fee:	429a      	cmp	r2, r3
    5ff0:	d20b      	bcs.n	600a <bt_le_sync+0x176>
    5ff2:	f8db 1000 	ldr.w	r1, [fp]
    5ff6:	2900      	cmp	r1, #0
    5ff8:	d0f7      	beq.n	5fea <bt_le_sync+0x156>
    5ffa:	e006      	b.n	600a <bt_le_sync+0x176>
				;
		} else { // max transfers? just wait till DMA's done
			while (DMACC0Config & DMACCxConfig_E && rx_err == 0)
    5ffc:	f8db 3000 	ldr.w	r3, [fp]
    6000:	b91b      	cbnz	r3, 600a <bt_le_sync+0x176>
    6002:	4b5f      	ldr	r3, [pc, #380]	; (6180 <bt_le_sync+0x2ec>)
    6004:	681b      	ldr	r3, [r3, #0]
    6006:	07da      	lsls	r2, r3, #31
    6008:	d4f8      	bmi.n	5ffc <bt_le_sync+0x168>
				;
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    600a:	4b5e      	ldr	r3, [pc, #376]	; (6184 <bt_le_sync+0x2f0>)

		// strobe SFSON to allow the resync to occur while we process the packet
		cc2400_strobe(SFSON);
    600c:	2061      	movs	r0, #97	; 0x61
				;
		} else { // max transfers? just wait till DMA's done
			while (DMACC0Config & DMACCxConfig_E && rx_err == 0)
				;
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    600e:	681a      	ldr	r2, [r3, #0]

		// strobe SFSON to allow the resync to occur while we process the packet
		cc2400_strobe(SFSON);

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
    6010:	f04f 0b04 	mov.w	fp, #4
				;
		} else { // max transfers? just wait till DMA's done
			while (DMACC0Config & DMACCxConfig_E && rx_err == 0)
				;
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6014:	f022 0201 	bic.w	r2, r2, #1
    6018:	601a      	str	r2, [r3, #0]

		// strobe SFSON to allow the resync to occur while we process the packet
		cc2400_strobe(SFSON);
    601a:	f002 fdaa 	bl	8b72 <cc2400_strobe>

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
			uint32_t v = rxbuf1[i+0] << 24
    601e:	4a56      	ldr	r2, [pc, #344]	; (6178 <bt_le_sync+0x2e4>)
    6020:	f10b 0001 	add.w	r0, fp, #1
    6024:	f812 100b 	ldrb.w	r1, [r2, fp]
    6028:	f10b 0c03 	add.w	ip, fp, #3
					   | rxbuf1[i+1] << 16
    602c:	f812 e000 	ldrb.w	lr, [r2, r0]
    6030:	f10b 0002 	add.w	r0, fp, #2
					   | rxbuf1[i+2] << 8
    6034:	5c10      	ldrb	r0, [r2, r0]
					   | rxbuf1[i+3] << 0;
    6036:	f812 c00c 	ldrb.w	ip, [r2, ip]
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    603a:	ea4f 02ab 	mov.w	r2, fp, asr #2
		cc2400_strobe(SFSON);

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
    603e:	ea4c 6101 	orr.w	r1, ip, r1, lsl #24
					   | rxbuf1[i+2] << 8
    6042:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    6046:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
    604a:	9200      	str	r2, [sp, #0]
    604c:	f002 fbc4 	bl	87d8 <rbit>
    6050:	9a00      	ldr	r2, [sp, #0]
    6052:	ab10      	add	r3, sp, #64	; 0x40
    6054:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    6058:	9b01      	ldr	r3, [sp, #4]

		// strobe SFSON to allow the resync to occur while we process the packet
		cc2400_strobe(SFSON);

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
    605a:	f10b 0b04 	add.w	fp, fp, #4
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    605e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]

		// strobe SFSON to allow the resync to occur while we process the packet
		cc2400_strobe(SFSON);

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
    6062:	f1bb 0f2c 	cmp.w	fp, #44	; 0x2c
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    6066:	ea82 0000 	eor.w	r0, r2, r0
    606a:	f841 0c30 	str.w	r0, [r1, #-48]

		// strobe SFSON to allow the resync to occur while we process the packet
		cc2400_strobe(SFSON);

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
    606e:	d1d6      	bne.n	601e <bt_le_sync+0x18a>
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
		}

		if (le.crc_verify) {
    6070:	696b      	ldr	r3, [r5, #20]
    6072:	b933      	cbnz	r3, 6082 <bt_le_sync+0x1ee>
				goto rx_flush;
		}

		//JWHUR rssi sampling synchronization test
		//If a BLE advertising packet with pdu preamble 0xff, data SYNC received, after 100ms goto le_sync_rssi
		if (p[23] == 0xff && p[24] == 0x53 && p[25] == 0x59 && p[26] == 0x4e && p[27] == 0x43) {
    6074:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    6078:	f8df a120 	ldr.w	sl, [pc, #288]	; 619c <bt_le_sync+0x308>
    607c:	2bff      	cmp	r3, #255	; 0xff
    607e:	d133      	bne.n	60e8 <bt_le_sync+0x254>
    6080:	e017      	b.n	60b2 <bt_le_sync+0x21e>
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
		}

		if (le.crc_verify) {
			u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
    6082:	4b36      	ldr	r3, [pc, #216]	; (615c <bt_le_sync+0x2c8>)
    6084:	a904      	add	r1, sp, #16
    6086:	6918      	ldr	r0, [r3, #16]
    6088:	4642      	mov	r2, r8
    608a:	f001 fb95 	bl	77b8 <btle_crcgen_lut>
			u32 wire_crc = (p[4+len+2] << 16)
    608e:	ab10      	add	r3, sp, #64	; 0x40
    6090:	4453      	add	r3, sl
    6092:	f813 2c34 	ldrb.w	r2, [r3, #-52]
						 | (p[4+len+1] << 8)
    6096:	ab10      	add	r3, sp, #64	; 0x40
    6098:	4443      	add	r3, r8
    609a:	f813 1c2f 	ldrb.w	r1, [r3, #-47]
    609e:	0209      	lsls	r1, r1, #8
    60a0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
						 | (p[4+len+0] << 0);
    60a4:	f813 2c30 	ldrb.w	r2, [r3, #-48]
    60a8:	ea41 0302 	orr.w	r3, r1, r2
			if (calc_crc != wire_crc) // skip packets with a bad CRC
    60ac:	4298      	cmp	r0, r3
    60ae:	d143      	bne.n	6138 <bt_le_sync+0x2a4>
    60b0:	e7e0      	b.n	6074 <bt_le_sync+0x1e0>
				goto rx_flush;
		}

		//JWHUR rssi sampling synchronization test
		//If a BLE advertising packet with pdu preamble 0xff, data SYNC received, after 100ms goto le_sync_rssi
		if (p[23] == 0xff && p[24] == 0x53 && p[25] == 0x59 && p[26] == 0x4e && p[27] == 0x43) {
    60b2:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
    60b6:	2b53      	cmp	r3, #83	; 0x53
    60b8:	d116      	bne.n	60e8 <bt_le_sync+0x254>
    60ba:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
    60be:	2b59      	cmp	r3, #89	; 0x59
    60c0:	d112      	bne.n	60e8 <bt_le_sync+0x254>
    60c2:	f89d 3026 	ldrb.w	r3, [sp, #38]	; 0x26
    60c6:	2b4e      	cmp	r3, #78	; 0x4e
    60c8:	d10e      	bne.n	60e8 <bt_le_sync+0x254>
    60ca:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    60ce:	2b43      	cmp	r3, #67	; 0x43
    60d0:	d10a      	bne.n	60e8 <bt_le_sync+0x254>
			sync_flag = 1;
			now_sync = (clkn & 0xffffff);
    60d2:	f8da 3000 	ldr.w	r3, [sl]
		}

		//JWHUR rssi sampling synchronization test
		//If a BLE advertising packet with pdu preamble 0xff, data SYNC received, after 100ms goto le_sync_rssi
		if (p[23] == 0xff && p[24] == 0x53 && p[25] == 0x59 && p[26] == 0x4e && p[27] == 0x43) {
			sync_flag = 1;
    60d6:	f04f 0801 	mov.w	r8, #1
			now_sync = (clkn & 0xffffff);
    60da:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    60de:	62e3      	str	r3, [r4, #44]	; 0x2c
			start_sync = now_sync + 100 * 10000 / 3125; // wait for 100 ms
    60e0:	f503 73a0 	add.w	r3, r3, #320	; 0x140
    60e4:	62a3      	str	r3, [r4, #40]	; 0x28
    60e6:	e001      	b.n	60ec <bt_le_sync+0x258>
    60e8:	f04f 0800 	mov.w	r8, #0
//			sync_channel = (u16)p[28];
		}


		RXLED_SET;
    60ec:	4b26      	ldr	r3, [pc, #152]	; (6188 <bt_le_sync+0x2f4>)
    60ee:	2210      	movs	r2, #16
    60f0:	601a      	str	r2, [r3, #0]
		packet_cb((uint8_t *)packet);
    60f2:	a803      	add	r0, sp, #12
    60f4:	69a3      	ldr	r3, [r4, #24]
    60f6:	4798      	blx	r3

		// disable USB interrupts while we touch USB data structures
		ICER0 = ICER0_ICE_USB;
    60f8:	4b24      	ldr	r3, [pc, #144]	; (618c <bt_le_sync+0x2f8>)
    60fa:	f04f 7b80 	mov.w	fp, #16777216	; 0x1000000
    60fe:	f8c3 b000 	str.w	fp, [r3]
		enqueue(LE_PACKET, (uint8_t *)packet);
    6102:	a903      	add	r1, sp, #12
    6104:	2001      	movs	r0, #1
    6106:	f7fe f9ff 	bl	4508 <enqueue>
		ISER0 = ISER0_ISE_USB;
    610a:	4b15      	ldr	r3, [pc, #84]	; (6160 <bt_le_sync+0x2cc>)

		le.last_packet = CLK100NS;
    610c:	4a20      	ldr	r2, [pc, #128]	; (6190 <bt_le_sync+0x2fc>)
		packet_cb((uint8_t *)packet);

		// disable USB interrupts while we touch USB data structures
		ICER0 = ICER0_ICE_USB;
		enqueue(LE_PACKET, (uint8_t *)packet);
		ISER0 = ISER0_ISE_USB;
    610e:	f8c3 b000 	str.w	fp, [r3]

		le.last_packet = CLK100NS;
    6112:	f8da 3000 	ldr.w	r3, [sl]
    6116:	6812      	ldr	r2, [r2, #0]
    6118:	f3c3 0313 	ubfx	r3, r3, #0, #20
    611c:	f640 4135 	movw	r1, #3125	; 0xc35
    6120:	fb01 2303 	mla	r3, r1, r3, r2
    6124:	646b      	str	r3, [r5, #68]	; 0x44

		//JWHUR if sync_flag receive
		if (sync_flag == 1) {
    6126:	f1b8 0f00 	cmp.w	r8, #0
    612a:	d005      	beq.n	6138 <bt_le_sync+0x2a4>
			requested_mode = MODE_BT_RSSI_LE;
    612c:	4b0a      	ldr	r3, [pc, #40]	; (6158 <bt_le_sync+0x2c4>)
    612e:	2012      	movs	r0, #18
    6130:	7498      	strb	r0, [r3, #18]
			bt_le_sync_rssi(MODE_BT_RSSI_LE);
    6132:	f7ff fd91 	bl	5c58 <bt_le_sync_rssi>
			goto cleanup;
    6136:	e0b1      	b.n	629c <bt_le_sync+0x408>
		}
	
	rx_flush:
		// this might happen twice, but it's safe to do so
		cc2400_strobe(SFSON);
    6138:	2061      	movs	r0, #97	; 0x61
    613a:	f002 fd1a 	bl	8b72 <cc2400_strobe>

		// flush any excess bytes from the SSP's buffer
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    613e:	4b11      	ldr	r3, [pc, #68]	; (6184 <bt_le_sync+0x2f0>)
    6140:	681a      	ldr	r2, [r3, #0]
    6142:	f022 0201 	bic.w	r2, r2, #1
    6146:	601a      	str	r2, [r3, #0]
		while (SSP1SR & SSPSR_RNE) {
    6148:	4b12      	ldr	r3, [pc, #72]	; (6194 <bt_le_sync+0x300>)
    614a:	681b      	ldr	r3, [r3, #0]
    614c:	075b      	lsls	r3, r3, #29
    614e:	d529      	bpl.n	61a4 <bt_le_sync+0x310>
			u8 tmp = (u8)DIO_SSP_DR;
    6150:	4b11      	ldr	r3, [pc, #68]	; (6198 <bt_le_sync+0x304>)
    6152:	681b      	ldr	r3, [r3, #0]
    6154:	e7f8      	b.n	6148 <bt_le_sync+0x2b4>
    6156:	bf00      	nop
    6158:	10000e34 	.word	0x10000e34
    615c:	1000044c 	.word	0x1000044c
    6160:	e000e100 	.word	0xe000e100
    6164:	2009c03c 	.word	0x2009c03c
    6168:	10001004 	.word	0x10001004
    616c:	1000151c 	.word	0x1000151c
    6170:	10001008 	.word	0x10001008
    6174:	1000100a 	.word	0x1000100a
    6178:	100014e9 	.word	0x100014e9
    617c:	50004104 	.word	0x50004104
    6180:	50004110 	.word	0x50004110
    6184:	40030024 	.word	0x40030024
    6188:	2009c038 	.word	0x2009c038
    618c:	e000e180 	.word	0xe000e180
    6190:	40004008 	.word	0x40004008
    6194:	4003000c 	.word	0x4003000c
    6198:	40030008 	.word	0x40030008
    619c:	10001024 	.word	0x10001024
    61a0:	0000a020 	.word	0x0000a020
		}

		// timeout - FIXME this is an ugly hack
		u32 now = CLK100NS;
    61a4:	4b44      	ldr	r3, [pc, #272]	; (62b8 <bt_le_sync+0x424>)
    61a6:	4a45      	ldr	r2, [pc, #276]	; (62bc <bt_le_sync+0x428>)
    61a8:	681b      	ldr	r3, [r3, #0]
    61aa:	6812      	ldr	r2, [r2, #0]
    61ac:	f640 4135 	movw	r1, #3125	; 0xc35
    61b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
    61b4:	fb01 2303 	mla	r3, r1, r3, r2
		if (now < le.last_packet)
    61b8:	6c6a      	ldr	r2, [r5, #68]	; 0x44
			now += 3276800000; // handle rollover
		if  ( // timeout
			((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING)
    61ba:	7e29      	ldrb	r1, [r5, #24]
			u8 tmp = (u8)DIO_SSP_DR;
		}

		// timeout - FIXME this is an ugly hack
		u32 now = CLK100NS;
		if (now < le.last_packet)
    61bc:	4293      	cmp	r3, r2
			now += 3276800000; // handle rollover
		if  ( // timeout
			((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING)
    61be:	f1a1 0102 	sub.w	r1, r1, #2
		}

		// timeout - FIXME this is an ugly hack
		u32 now = CLK100NS;
		if (now < le.last_packet)
			now += 3276800000; // handle rollover
    61c2:	bf38      	it	cc
    61c4:	f103 4343 	addcc.w	r3, r3, #3271557120	; 0xc3000000
		if  ( // timeout
    61c8:	b2c9      	uxtb	r1, r1
		}

		// timeout - FIXME this is an ugly hack
		u32 now = CLK100NS;
		if (now < le.last_packet)
			now += 3276800000; // handle rollover
    61ca:	bf38      	it	cc
    61cc:	f503 03a0 	addcc.w	r3, r3, #5242880	; 0x500000
		if  ( // timeout
    61d0:	2901      	cmp	r1, #1
    61d2:	d803      	bhi.n	61dc <bt_le_sync+0x348>
			((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING)
			&& (now - le.last_packet > 50000000))
    61d4:	493a      	ldr	r1, [pc, #232]	; (62c0 <bt_le_sync+0x42c>)
    61d6:	1a9b      	subs	r3, r3, r2
    61d8:	428b      	cmp	r3, r1
    61da:	d802      	bhi.n	61e2 <bt_le_sync+0x34e>
			// jam finished
			|| (le_jam_count == 1)
    61dc:	69e3      	ldr	r3, [r4, #28]
    61de:	2b01      	cmp	r3, #1
    61e0:	d127      	bne.n	6232 <bt_le_sync+0x39e>
			)
		{
			reset_le();
    61e2:	f7ff fc0d 	bl	5a00 <reset_le>
			le_jam_count = 0;
			TXLED_CLR;
    61e6:	4937      	ldr	r1, [pc, #220]	; (62c4 <bt_le_sync+0x430>)
			// jam finished
			|| (le_jam_count == 1)
			)
		{
			reset_le();
			le_jam_count = 0;
    61e8:	2300      	movs	r3, #0
			TXLED_CLR;
    61ea:	f44f 7080 	mov.w	r0, #256	; 0x100
			// jam finished
			|| (le_jam_count == 1)
			)
		{
			reset_le();
			le_jam_count = 0;
    61ee:	61e3      	str	r3, [r4, #28]
			TXLED_CLR;
    61f0:	6008      	str	r0, [r1, #0]

			if (jam_mode == JAM_ONCE) {
    61f2:	7ce1      	ldrb	r1, [r4, #19]
			// jam finished
			|| (le_jam_count == 1)
			)
		{
			reset_le();
			le_jam_count = 0;
    61f4:	4a34      	ldr	r2, [pc, #208]	; (62c8 <bt_le_sync+0x434>)
			TXLED_CLR;

			if (jam_mode == JAM_ONCE) {
    61f6:	2901      	cmp	r1, #1
    61f8:	d102      	bne.n	6200 <bt_le_sync+0x36c>
				jam_mode = JAM_NONE;
    61fa:	74d3      	strb	r3, [r2, #19]
				requested_mode = MODE_IDLE;
    61fc:	7493      	strb	r3, [r2, #18]
				goto cleanup;
    61fe:	e04d      	b.n	629c <bt_le_sync+0x408>
			}

			// go back to promisc if the connection dies
			if (active_mode == MODE_BT_PROMISC_LE)
    6200:	2e0a      	cmp	r6, #10
    6202:	d04b      	beq.n	629c <bt_le_sync+0x408>
				goto cleanup;

			le.link_state = LINK_LISTENING;
    6204:	2301      	movs	r3, #1

			cc2400_strobe(SRFOFF);
    6206:	2064      	movs	r0, #100	; 0x64

			// go back to promisc if the connection dies
			if (active_mode == MODE_BT_PROMISC_LE)
				goto cleanup;

			le.link_state = LINK_LISTENING;
    6208:	762b      	strb	r3, [r5, #24]

			cc2400_strobe(SRFOFF);
    620a:	f002 fcb2 	bl	8b72 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    620e:	f002 fca9 	bl	8b64 <cc2400_status>
    6212:	0740      	lsls	r0, r0, #29
    6214:	d4fb      	bmi.n	620e <bt_le_sync+0x37a>

			/* Retune */
			channel = le_adv_channel != 0 ? le_adv_channel : 2402;
    6216:	f8b5 304a 	ldrh.w	r3, [r5, #74]	; 0x4a
    621a:	b29b      	uxth	r3, r3
    621c:	b123      	cbz	r3, 6228 <bt_le_sync+0x394>
    621e:	4b2b      	ldr	r3, [pc, #172]	; (62cc <bt_le_sync+0x438>)
    6220:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
    6224:	b29b      	uxth	r3, r3
    6226:	e001      	b.n	622c <bt_le_sync+0x398>
    6228:	f640 1362 	movw	r3, #2402	; 0x962
    622c:	802b      	strh	r3, [r5, #0]
			restart_jamming = 1;
    622e:	2301      	movs	r3, #1
    6230:	6323      	str	r3, [r4, #48]	; 0x30
		}

		cc2400_set(SYNCL, le.syncl);
    6232:	202c      	movs	r0, #44	; 0x2c
    6234:	8969      	ldrh	r1, [r5, #10]
    6236:	f002 fbc4 	bl	89c2 <cc2400_set>
		cc2400_set(SYNCH, le.synch);
    623a:	202d      	movs	r0, #45	; 0x2d
    623c:	8929      	ldrh	r1, [r5, #8]
    623e:	f002 fbc0 	bl	89c2 <cc2400_set>

		if (do_hop)
    6242:	7ae3      	ldrb	r3, [r4, #11]
    6244:	b10b      	cbz	r3, 624a <bt_le_sync+0x3b6>
			hop();
    6246:	f7ff f91d 	bl	5484 <hop>

		// ♪ you can jam but you keep turning off the light ♪
		if (le_jam_count > 0) {
    624a:	69e3      	ldr	r3, [r4, #28]
    624c:	f8df 8078 	ldr.w	r8, [pc, #120]	; 62c8 <bt_le_sync+0x434>
    6250:	2b00      	cmp	r3, #0
    6252:	dd07      	ble.n	6264 <bt_le_sync+0x3d0>
			le_jam();
    6254:	f7ff f8da 	bl	540c <le_jam>
			--le_jam_count;
    6258:	f8d8 301c 	ldr.w	r3, [r8, #28]
    625c:	3b01      	subs	r3, #1
    625e:	f8c8 301c 	str.w	r3, [r8, #28]
    6262:	e016      	b.n	6292 <bt_le_sync+0x3fe>
		} else {
			/* RX mode */
			dma_init_le();
    6264:	f001 fd58 	bl	7d18 <dma_init_le>
			dio_ssp_start();
    6268:	f001 fd9e 	bl	7da8 <dio_ssp_start>

			if (restart_jamming) {
    626c:	f8d8 3030 	ldr.w	r3, [r8, #48]	; 0x30
    6270:	b143      	cbz	r3, 6284 <bt_le_sync+0x3f0>
				cc2400_rx_sync(rbit(le.access_address));
    6272:	6868      	ldr	r0, [r5, #4]
    6274:	f002 fab0 	bl	87d8 <rbit>
    6278:	f7fe f8ea 	bl	4450 <cc2400_rx_sync>
				restart_jamming = 0;
    627c:	2300      	movs	r3, #0
    627e:	f8c8 3030 	str.w	r3, [r8, #48]	; 0x30
    6282:	e006      	b.n	6292 <bt_le_sync+0x3fe>
			} else {
				// wait till we're in FSLOCK before strobing RX
				while (!(cc2400_status() & FS_LOCK));
    6284:	f002 fc6e 	bl	8b64 <cc2400_status>
    6288:	0741      	lsls	r1, r0, #29
    628a:	d5fb      	bpl.n	6284 <bt_le_sync+0x3f0>
				cc2400_strobe(SRX);
    628c:	2062      	movs	r0, #98	; 0x62
    628e:	f002 fc70 	bl	8b72 <cc2400_strobe>
			}
		}

		rx_tc = 0;
    6292:	2300      	movs	r3, #0
    6294:	f8c9 3000 	str.w	r3, [r9]
		rx_err = 0;
    6298:	603b      	str	r3, [r7, #0]
    629a:	e619      	b.n	5ed0 <bt_le_sync+0x3c>
	}

cleanup:

	// disable USB interrupts
	ICER0 = ICER0_ICE_USB;
    629c:	4b0c      	ldr	r3, [pc, #48]	; (62d0 <bt_le_sync+0x43c>)
    629e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    62a2:	601a      	str	r2, [r3, #0]

	// reset the radio completely
	cc2400_idle();
    62a4:	f7fe f98a 	bl	45bc <cc2400_idle>
	dio_ssp_stop();
    62a8:	f001 fda4 	bl	7df4 <dio_ssp_stop>
	cs_trigger_disable();
    62ac:	f001 fc4e 	bl	7b4c <cs_trigger_disable>
}
    62b0:	b011      	add	sp, #68	; 0x44
    62b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    62b6:	bf00      	nop
    62b8:	10001024 	.word	0x10001024
    62bc:	40004008 	.word	0x40004008
    62c0:	02faf080 	.word	0x02faf080
    62c4:	2009c03c 	.word	0x2009c03c
    62c8:	10000e34 	.word	0x10000e34
    62cc:	1000044c 	.word	0x1000044c
    62d0:	e000e180 	.word	0xe000e180

000062d4 <bt_le_sync_cfo>:

//JWHUR cfo estimation tracking
void bt_le_sync_cfo(u8 active_mode) 
{
    62d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    62d8:	b09d      	sub	sp, #116	; 0x74
	int i;
	int8_t rssi;
	static int restart_jamming = 0;
	u8 cfo_buf[DMA_SIZE] = {0, };
    62da:	2100      	movs	r1, #0
	cs_trigger_disable();
}

//JWHUR cfo estimation tracking
void bt_le_sync_cfo(u8 active_mode) 
{
    62dc:	4607      	mov	r7, r0
	int i;
	int8_t rssi;
	static int restart_jamming = 0;
	u8 cfo_buf[DMA_SIZE] = {0, };
    62de:	2232      	movs	r2, #50	; 0x32

	modulation = MOD_BT_LOW_ENERGY;
    62e0:	4da8      	ldr	r5, [pc, #672]	; (6584 <bt_le_sync_cfo+0x2b0>)
	mode = active_mode;

	le.link_state = LINK_LISTENING;
    62e2:	4ca9      	ldr	r4, [pc, #676]	; (6588 <bt_le_sync_cfo+0x2b4>)
void bt_le_sync_cfo(u8 active_mode) 
{
	int i;
	int8_t rssi;
	static int restart_jamming = 0;
	u8 cfo_buf[DMA_SIZE] = {0, };
    62e4:	a802      	add	r0, sp, #8
    62e6:	f7fd ffa3 	bl	4230 <memset>

	modulation = MOD_BT_LOW_ENERGY;
    62ea:	2301      	movs	r3, #1
    62ec:	702b      	strb	r3, [r5, #0]
	mode = active_mode;

	le.link_state = LINK_LISTENING;
    62ee:	7623      	strb	r3, [r4, #24]

	ISER0 = ISER0_ISE_USB;
    62f0:	4ba6      	ldr	r3, [pc, #664]	; (658c <bt_le_sync_cfo+0x2b8>)
    62f2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
	int8_t rssi;
	static int restart_jamming = 0;
	u8 cfo_buf[DMA_SIZE] = {0, };

	modulation = MOD_BT_LOW_ENERGY;
	mode = active_mode;
    62f6:	746f      	strb	r7, [r5, #17]

	le.link_state = LINK_LISTENING;

	ISER0 = ISER0_ISE_USB;
    62f8:	601a      	str	r2, [r3, #0]
	RXLED_CLR;
    62fa:	4ba5      	ldr	r3, [pc, #660]	; (6590 <bt_le_sync_cfo+0x2bc>)
    62fc:	2210      	movs	r2, #16
    62fe:	601a      	str	r2, [r3, #0]
	queue_init();
    6300:	f001 fad4 	bl	78ac <queue_init>
	dio_ssp_init();
    6304:	f002 facc 	bl	88a0 <dio_ssp_init>
	dma_init_le();
    6308:	f001 fd06 	bl	7d18 <dma_init_le>
	dio_ssp_start();
    630c:	f001 fd4c 	bl	7da8 <dio_ssp_start>

	cc2400_rx_sync(rbit(le.access_address));
    6310:	6860      	ldr	r0, [r4, #4]
    6312:	f002 fa61 	bl	87d8 <rbit>
    6316:	f7fe f89b 	bl	4450 <cc2400_rx_sync>

	while (requested_mode == active_mode) {
    631a:	7cab      	ldrb	r3, [r5, #18]
    631c:	42bb      	cmp	r3, r7
    631e:	f040 81cd 	bne.w	66bc <bt_le_sync_cfo+0x3e8>
		if (requested_channel != 0) {
    6322:	4b98      	ldr	r3, [pc, #608]	; (6584 <bt_le_sync_cfo+0x2b0>)
    6324:	89db      	ldrh	r3, [r3, #14]
    6326:	b29b      	uxth	r3, r3
    6328:	b1cb      	cbz	r3, 635e <bt_le_sync_cfo+0x8a>
			cc2400_strobe(SRFOFF);
    632a:	2064      	movs	r0, #100	; 0x64
    632c:	f002 fc21 	bl	8b72 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    6330:	f002 fc18 	bl	8b64 <cc2400_status>
    6334:	0746      	lsls	r6, r0, #29
    6336:	d4fb      	bmi.n	6330 <bt_le_sync_cfo+0x5c>
			cc2400_set(FSDIV, channel - 1);
    6338:	8821      	ldrh	r1, [r4, #0]
    633a:	2002      	movs	r0, #2
    633c:	b289      	uxth	r1, r1
    633e:	3901      	subs	r1, #1
    6340:	b289      	uxth	r1, r1
    6342:	f002 fb3e 	bl	89c2 <cc2400_set>
			cc2400_strobe(SFSON);
    6346:	2061      	movs	r0, #97	; 0x61
    6348:	f002 fc13 	bl	8b72 <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    634c:	f002 fc0a 	bl	8b64 <cc2400_status>
    6350:	0740      	lsls	r0, r0, #29
    6352:	d5fb      	bpl.n	634c <bt_le_sync_cfo+0x78>
			cc2400_strobe(SRX);
    6354:	2062      	movs	r0, #98	; 0x62
    6356:	f002 fc0c 	bl	8b72 <cc2400_strobe>
			requested_channel = 0;
    635a:	2300      	movs	r3, #0
    635c:	81eb      	strh	r3, [r5, #14]
		}
		RXLED_CLR;
    635e:	4b8c      	ldr	r3, [pc, #560]	; (6590 <bt_le_sync_cfo+0x2bc>)
    6360:	2210      	movs	r2, #16
    6362:	601a      	str	r2, [r3, #0]
		rssi_reset();
    6364:	f001 fb32 	bl	79cc <rssi_reset>
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode) ;
    6368:	4b8a      	ldr	r3, [pc, #552]	; (6594 <bt_le_sync_cfo+0x2c0>)
    636a:	681a      	ldr	r2, [r3, #0]
    636c:	4699      	mov	r9, r3
    636e:	b942      	cbnz	r2, 6382 <bt_le_sync_cfo+0xae>
    6370:	4b89      	ldr	r3, [pc, #548]	; (6598 <bt_le_sync_cfo+0x2c4>)
    6372:	681b      	ldr	r3, [r3, #0]
    6374:	b92b      	cbnz	r3, 6382 <bt_le_sync_cfo+0xae>
    6376:	7aeb      	ldrb	r3, [r5, #11]
    6378:	b91b      	cbnz	r3, 6382 <bt_le_sync_cfo+0xae>
    637a:	4b82      	ldr	r3, [pc, #520]	; (6584 <bt_le_sync_cfo+0x2b0>)
    637c:	7c9b      	ldrb	r3, [r3, #18]
    637e:	42bb      	cmp	r3, r7
    6380:	d0f2      	beq.n	6368 <bt_le_sync_cfo+0x94>
		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    6382:	2006      	movs	r0, #6
    6384:	f002 fb14 	bl	89b0 <cc2400_get>
		rssi_min = rssi_max = rssi;
    6388:	4b84      	ldr	r3, [pc, #528]	; (659c <bt_le_sync_cfo+0x2c8>)
			requested_channel = 0;
		}
		RXLED_CLR;
		rssi_reset();
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode) ;
		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    638a:	f3c0 2007 	ubfx	r0, r0, #8, #8
		rssi_min = rssi_max = rssi;

		if (requested_mode != active_mode) {
    638e:	7caa      	ldrb	r2, [r5, #18]
		}
		RXLED_CLR;
		rssi_reset();
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode) ;
		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
		rssi_min = rssi_max = rssi;
    6390:	7018      	strb	r0, [r3, #0]
    6392:	4b83      	ldr	r3, [pc, #524]	; (65a0 <bt_le_sync_cfo+0x2cc>)

		if (requested_mode != active_mode) {
    6394:	42ba      	cmp	r2, r7
		}
		RXLED_CLR;
		rssi_reset();
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode) ;
		rssi = (int8_t)(cc2400_get(RSSI) >> 8);
		rssi_min = rssi_max = rssi;
    6396:	7018      	strb	r0, [r3, #0]

		if (requested_mode != active_mode) {
    6398:	4b7a      	ldr	r3, [pc, #488]	; (6584 <bt_le_sync_cfo+0x2b0>)
    639a:	f040 818f 	bne.w	66bc <bt_le_sync_cfo+0x3e8>
			goto cleanup;
		}
		if (rx_err) {
    639e:	4e7e      	ldr	r6, [pc, #504]	; (6598 <bt_le_sync_cfo+0x2c4>)
    63a0:	6832      	ldr	r2, [r6, #0]
    63a2:	b11a      	cbz	r2, 63ac <bt_le_sync_cfo+0xd8>
			status |= DMA_ERROR;
    63a4:	785a      	ldrb	r2, [r3, #1]
    63a6:	f042 0202 	orr.w	r2, r2, #2
    63aa:	705a      	strb	r2, [r3, #1]
		}
		if (do_hop)
    63ac:	7aeb      	ldrb	r3, [r5, #11]
    63ae:	f003 08ff 	and.w	r8, r3, #255	; 0xff
    63b2:	2b00      	cmp	r3, #0
    63b4:	f040 80d6 	bne.w	6564 <bt_le_sync_cfo+0x290>
			goto rx_flush;
		if (!rx_tc)
    63b8:	f8d9 3000 	ldr.w	r3, [r9]
    63bc:	2b00      	cmp	r3, #0
    63be:	d0ac      	beq.n	631a <bt_le_sync_cfo+0x46>
			continue;
		
		uint32_t packet[48/4+1] = {0, };
    63c0:	a80f      	add	r0, sp, #60	; 0x3c
    63c2:	4641      	mov	r1, r8
    63c4:	2234      	movs	r2, #52	; 0x34
    63c6:	f7fd ff33 	bl	4230 <memset>
		uint32_t whiten_packet[48/4+1] = {0, };
		u8 *p = (u8 *)packet;

		//JWHUR buffering carrier frequency offset estimation
		for (i = 0; i < DMA_SIZE; i++) {
			cfo_buf[i] = cc2400_get_rev(FREQEST);
    63ca:	2007      	movs	r0, #7
    63cc:	f002 fb08 	bl	89e0 <cc2400_get_rev>
    63d0:	ab02      	add	r3, sp, #8
    63d2:	f803 0008 	strb.w	r0, [r3, r8]
		uint32_t packet[48/4+1] = {0, };
		uint32_t whiten_packet[48/4+1] = {0, };
		u8 *p = (u8 *)packet;

		//JWHUR buffering carrier frequency offset estimation
		for (i = 0; i < DMA_SIZE; i++) {
    63d6:	f108 0801 	add.w	r8, r8, #1
    63da:	f1b8 0f32 	cmp.w	r8, #50	; 0x32
    63de:	d1f4      	bne.n	63ca <bt_le_sync_cfo+0xf6>
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    63e0:	8820      	ldrh	r0, [r4, #0]
		//JWHUR buffering carrier frequency offset estimation
		for (i = 0; i < DMA_SIZE; i++) {
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
    63e2:	6863      	ldr	r3, [r4, #4]
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    63e4:	b280      	uxth	r0, r0
    63e6:	3862      	subs	r0, #98	; 0x62
    63e8:	b2c0      	uxtb	r0, r0
		//JWHUR buffering carrier frequency offset estimation
		for (i = 0; i < DMA_SIZE; i++) {
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
    63ea:	930f      	str	r3, [sp, #60]	; 0x3c
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    63ec:	f001 f964 	bl	76b8 <btle_channel_index>
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
    63f0:	f8df b1c0 	ldr.w	fp, [pc, #448]	; 65b4 <bt_le_sync_cfo+0x2e0>
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    63f4:	f04f 0a30 	mov.w	sl, #48	; 0x30
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
    63f8:	f89b e000 	ldrb.w	lr, [fp]
					   | rxbuf1[i+1] << 16
    63fc:	f89b 8001 	ldrb.w	r8, [fp, #1]
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    6400:	fb0a fa00 	mul.w	sl, sl, r0
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
    6404:	f89b 1002 	ldrb.w	r1, [fp, #2]
		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
    6408:	ea4f 4808 	mov.w	r8, r8, lsl #16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
    640c:	f89b 0003 	ldrb.w	r0, [fp, #3]
		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
    6410:	ea48 680e 	orr.w	r8, r8, lr, lsl #24
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    6414:	4a63      	ldr	r2, [pc, #396]	; (65a4 <bt_le_sync_cfo+0x2d0>)
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
    6416:	ea48 0800 	orr.w	r8, r8, r0
					   | rxbuf1[i+3] << 0;
    641a:	ea48 2801 	orr.w	r8, r8, r1, lsl #8
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    641e:	eb02 030a 	add.w	r3, r2, sl
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    6422:	4640      	mov	r0, r8
			cfo_buf[i] = cc2400_get_rev(FREQEST);
		}

		packet[0] = le.access_address;
		
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    6424:	9301      	str	r3, [sp, #4]
		for (i=0; i<4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    6426:	9200      	str	r2, [sp, #0]
    6428:	f002 f9d6 	bl	87d8 <rbit>
    642c:	9a00      	ldr	r2, [sp, #0]
    642e:	f852 200a 	ldr.w	r2, [r2, sl]
    6432:	4050      	eors	r0, r2
    6434:	9010      	str	r0, [sp, #64]	; 0x40
			whiten_packet[i/4+1] = rbit(v);
    6436:	4640      	mov	r0, r8
    6438:	f002 f9ce 	bl	87d8 <rbit>
		}

		unsigned len = (p[5] & 0x3f) + 2;
    643c:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
    6440:	f002 0a3f 	and.w	sl, r2, #63	; 0x3f
    6444:	f10a 0802 	add.w	r8, sl, #2
		cfo_buf[DMA_SIZE - 1] = p[5];

		if (len > 39)
    6448:	f1b8 0f27 	cmp.w	r8, #39	; 0x27
			packet[i/4+1] = rbit(v) ^ whit[i/4];
			whiten_packet[i/4+1] = rbit(v);
		}

		unsigned len = (p[5] & 0x3f) + 2;
		cfo_buf[DMA_SIZE - 1] = p[5];
    644c:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39

		if (len > 39)
    6450:	f200 8088 	bhi.w	6564 <bt_le_sync_cfo+0x290>
			goto rx_flush;

		unsigned total_transfers = ((len + 3) + 4 - 1) / 4;
    6454:	f10a 0a08 	add.w	sl, sl, #8
    6458:	ea4f 029a 	mov.w	r2, sl, lsr #2
		if (total_transfers < 11) {
    645c:	2a0b      	cmp	r2, #11
    645e:	d00b      	beq.n	6478 <bt_le_sync_cfo+0x1a4>
			while (DMACC0DestAddr < (uint32_t)rxbuf1 + 4 * total_transfers && rx_err == 0) ;
    6460:	eb0b 0382 	add.w	r3, fp, r2, lsl #2
    6464:	4a50      	ldr	r2, [pc, #320]	; (65a8 <bt_le_sync_cfo+0x2d4>)
    6466:	6812      	ldr	r2, [r2, #0]
    6468:	429a      	cmp	r2, r3
    646a:	d209      	bcs.n	6480 <bt_le_sync_cfo+0x1ac>
    646c:	6831      	ldr	r1, [r6, #0]
    646e:	2900      	cmp	r1, #0
    6470:	d0f8      	beq.n	6464 <bt_le_sync_cfo+0x190>
    6472:	e005      	b.n	6480 <bt_le_sync_cfo+0x1ac>
		} else { while (DMACC0Config & DMACCxConfig_E && rx_err == 0) ;
    6474:	6833      	ldr	r3, [r6, #0]
    6476:	b91b      	cbnz	r3, 6480 <bt_le_sync_cfo+0x1ac>
    6478:	4b4c      	ldr	r3, [pc, #304]	; (65ac <bt_le_sync_cfo+0x2d8>)
    647a:	681b      	ldr	r3, [r3, #0]
    647c:	07d9      	lsls	r1, r3, #31
    647e:	d4f9      	bmi.n	6474 <bt_le_sync_cfo+0x1a0>
		}

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6480:	4b4b      	ldr	r3, [pc, #300]	; (65b0 <bt_le_sync_cfo+0x2dc>)
		cc2400_strobe(SFSON);
    6482:	2061      	movs	r0, #97	; 0x61
		if (total_transfers < 11) {
			while (DMACC0DestAddr < (uint32_t)rxbuf1 + 4 * total_transfers && rx_err == 0) ;
		} else { while (DMACC0Config & DMACCxConfig_E && rx_err == 0) ;
		}

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6484:	681a      	ldr	r2, [r3, #0]
		cc2400_strobe(SFSON);

		for (i=4; i<44; i+=4) {
    6486:	2604      	movs	r6, #4
		if (total_transfers < 11) {
			while (DMACC0DestAddr < (uint32_t)rxbuf1 + 4 * total_transfers && rx_err == 0) ;
		} else { while (DMACC0Config & DMACCxConfig_E && rx_err == 0) ;
		}

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6488:	f022 0201 	bic.w	r2, r2, #1
    648c:	601a      	str	r2, [r3, #0]
		cc2400_strobe(SFSON);
    648e:	f002 fb70 	bl	8b72 <cc2400_strobe>

		for (i=4; i<44; i+=4) {
			uint32_t v = rxbuf1[i+0] << 24
    6492:	4b48      	ldr	r3, [pc, #288]	; (65b4 <bt_le_sync_cfo+0x2e0>)
    6494:	1c72      	adds	r2, r6, #1
    6496:	5d98      	ldrb	r0, [r3, r6]
    6498:	f106 0e03 	add.w	lr, r6, #3
					   | rxbuf1[i+1] << 16
    649c:	5c99      	ldrb	r1, [r3, r2]
    649e:	1cb2      	adds	r2, r6, #2
					   | rxbuf1[i+2] << 8
    64a0:	5c9a      	ldrb	r2, [r3, r2]
					   | rxbuf1[i+3] << 0;
    64a2:	f813 300e 	ldrb.w	r3, [r3, lr]
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
		cc2400_strobe(SFSON);

		for (i=4; i<44; i+=4) {
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
    64a6:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
					   | rxbuf1[i+2] << 8
    64aa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
					   | rxbuf1[i+3] << 0;
    64ae:	ea43 2b02 	orr.w	fp, r3, r2, lsl #8
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    64b2:	4658      	mov	r0, fp
    64b4:	10b2      	asrs	r2, r6, #2
    64b6:	9200      	str	r2, [sp, #0]
    64b8:	f002 f98e 	bl	87d8 <rbit>
    64bc:	9a00      	ldr	r2, [sp, #0]
    64be:	ab1c      	add	r3, sp, #112	; 0x70
    64c0:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    64c4:	9b01      	ldr	r3, [sp, #4]
		}

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
		cc2400_strobe(SFSON);

		for (i=4; i<44; i+=4) {
    64c6:	3604      	adds	r6, #4
			uint32_t v = rxbuf1[i+0] << 24
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    64c8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    64cc:	4050      	eors	r0, r2
    64ce:	f841 0c30 	str.w	r0, [r1, #-48]
			whiten_packet[i/4+1] = rbit(v);
    64d2:	4658      	mov	r0, fp
    64d4:	f002 f980 	bl	87d8 <rbit>
		}

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
		cc2400_strobe(SFSON);

		for (i=4; i<44; i+=4) {
    64d8:	2e2c      	cmp	r6, #44	; 0x2c
    64da:	d1da      	bne.n	6492 <bt_le_sync_cfo+0x1be>
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
			whiten_packet[i/4+1] = rbit(v);
		}

		if (le.crc_verify) {
    64dc:	6963      	ldr	r3, [r4, #20]
    64de:	b973      	cbnz	r3, 64fe <bt_le_sync_cfo+0x22a>
						 | (p[4+len+0] << 0);
			if (calc_crc != wire_crc)
				goto rx_flush;
		}

		RXLED_SET;
    64e0:	4b35      	ldr	r3, [pc, #212]	; (65b8 <bt_le_sync_cfo+0x2e4>)
    64e2:	2210      	movs	r2, #16
    64e4:	601a      	str	r2, [r3, #0]
		packet_cb((uint8_t *)packet);
    64e6:	a80f      	add	r0, sp, #60	; 0x3c
    64e8:	69ab      	ldr	r3, [r5, #24]
    64ea:	4798      	blx	r3

		ICER0 = ICER0_ICE_USB;
    64ec:	4b33      	ldr	r3, [pc, #204]	; (65bc <bt_le_sync_cfo+0x2e8>)
    64ee:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    64f2:	601a      	str	r2, [r3, #0]
		if (p[10] == 0x55 && p[11] == 0xec) {
    64f4:	f89d 3046 	ldrb.w	r3, [sp, #70]	; 0x46
    64f8:	2b55      	cmp	r3, #85	; 0x55
    64fa:	d124      	bne.n	6546 <bt_le_sync_cfo+0x272>
    64fc:	e017      	b.n	652e <bt_le_sync_cfo+0x25a>
			packet[i/4+1] = rbit(v) ^ whit[i/4];
			whiten_packet[i/4+1] = rbit(v);
		}

		if (le.crc_verify) {
			u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
    64fe:	4b22      	ldr	r3, [pc, #136]	; (6588 <bt_le_sync_cfo+0x2b4>)
    6500:	a910      	add	r1, sp, #64	; 0x40
    6502:	6918      	ldr	r0, [r3, #16]
    6504:	4642      	mov	r2, r8
    6506:	f001 f957 	bl	77b8 <btle_crcgen_lut>
			u32 wire_crc = (p[4+len+2] << 16)
    650a:	ab1c      	add	r3, sp, #112	; 0x70
    650c:	4453      	add	r3, sl
    650e:	f813 2c34 	ldrb.w	r2, [r3, #-52]
						 | (p[4+len+1] << 8)
    6512:	ab1c      	add	r3, sp, #112	; 0x70
    6514:	4443      	add	r3, r8
    6516:	f813 1c2f 	ldrb.w	r1, [r3, #-47]
    651a:	0209      	lsls	r1, r1, #8
    651c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
						 | (p[4+len+0] << 0);
    6520:	f813 2c30 	ldrb.w	r2, [r3, #-48]
    6524:	ea41 0302 	orr.w	r3, r1, r2
			if (calc_crc != wire_crc)
    6528:	4298      	cmp	r0, r3
    652a:	d11b      	bne.n	6564 <bt_le_sync_cfo+0x290>
    652c:	e7d8      	b.n	64e0 <bt_le_sync_cfo+0x20c>

		RXLED_SET;
		packet_cb((uint8_t *)packet);

		ICER0 = ICER0_ICE_USB;
		if (p[10] == 0x55 && p[11] == 0xec) {
    652e:	f89d 3047 	ldrb.w	r3, [sp, #71]	; 0x47
    6532:	2bec      	cmp	r3, #236	; 0xec
    6534:	d107      	bne.n	6546 <bt_le_sync_cfo+0x272>
			enqueue(LE_PACKET, (uint8_t *)packet);
    6536:	a90f      	add	r1, sp, #60	; 0x3c
    6538:	2001      	movs	r0, #1
    653a:	f7fd ffe5 	bl	4508 <enqueue>
			enqueue(CFO_TRACK, (uint8_t *)cfo_buf);
    653e:	2007      	movs	r0, #7
    6540:	a902      	add	r1, sp, #8
    6542:	f7fd ffe1 	bl	4508 <enqueue>
			//enqueue(MESSAGE, (uint8_t *)whiten_packet);
		}
		ISER0 = ISER0_ISE_USB;
    6546:	4b11      	ldr	r3, [pc, #68]	; (658c <bt_le_sync_cfo+0x2b8>)
    6548:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    654c:	601a      	str	r2, [r3, #0]

		le.last_packet = CLK100NS;
    654e:	4b1c      	ldr	r3, [pc, #112]	; (65c0 <bt_le_sync_cfo+0x2ec>)
    6550:	4a1c      	ldr	r2, [pc, #112]	; (65c4 <bt_le_sync_cfo+0x2f0>)
    6552:	681b      	ldr	r3, [r3, #0]
    6554:	6812      	ldr	r2, [r2, #0]
    6556:	f3c3 0313 	ubfx	r3, r3, #0, #20
    655a:	f640 4135 	movw	r1, #3125	; 0xc35
    655e:	fb01 2303 	mla	r3, r1, r3, r2
    6562:	6463      	str	r3, [r4, #68]	; 0x44

	rx_flush:
		cc2400_strobe(SFSON);
    6564:	2061      	movs	r0, #97	; 0x61
    6566:	f002 fb04 	bl	8b72 <cc2400_strobe>
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    656a:	4b11      	ldr	r3, [pc, #68]	; (65b0 <bt_le_sync_cfo+0x2dc>)
    656c:	681a      	ldr	r2, [r3, #0]
    656e:	f022 0201 	bic.w	r2, r2, #1
    6572:	601a      	str	r2, [r3, #0]
		while (SSP1SR & SSPSR_RNE) {
    6574:	4b14      	ldr	r3, [pc, #80]	; (65c8 <bt_le_sync_cfo+0x2f4>)
    6576:	681b      	ldr	r3, [r3, #0]
    6578:	075a      	lsls	r2, r3, #29
    657a:	d529      	bpl.n	65d0 <bt_le_sync_cfo+0x2fc>
			u8 tmp = (u8) DIO_SSP_DR;
    657c:	4b13      	ldr	r3, [pc, #76]	; (65cc <bt_le_sync_cfo+0x2f8>)
    657e:	681b      	ldr	r3, [r3, #0]
    6580:	e7f8      	b.n	6574 <bt_le_sync_cfo+0x2a0>
    6582:	bf00      	nop
    6584:	10000e34 	.word	0x10000e34
    6588:	1000044c 	.word	0x1000044c
    658c:	e000e100 	.word	0xe000e100
    6590:	2009c03c 	.word	0x2009c03c
    6594:	10001004 	.word	0x10001004
    6598:	1000151c 	.word	0x1000151c
    659c:	10001008 	.word	0x10001008
    65a0:	1000100a 	.word	0x1000100a
    65a4:	0000a020 	.word	0x0000a020
    65a8:	50004104 	.word	0x50004104
    65ac:	50004110 	.word	0x50004110
    65b0:	40030024 	.word	0x40030024
    65b4:	100014e9 	.word	0x100014e9
    65b8:	2009c038 	.word	0x2009c038
    65bc:	e000e180 	.word	0xe000e180
    65c0:	10001024 	.word	0x10001024
    65c4:	40004008 	.word	0x40004008
    65c8:	4003000c 	.word	0x4003000c
    65cc:	40030008 	.word	0x40030008
		}
		u32 now = CLK100NS;
    65d0:	4b41      	ldr	r3, [pc, #260]	; (66d8 <bt_le_sync_cfo+0x404>)
    65d2:	4a42      	ldr	r2, [pc, #264]	; (66dc <bt_le_sync_cfo+0x408>)
    65d4:	681b      	ldr	r3, [r3, #0]
    65d6:	6812      	ldr	r2, [r2, #0]
    65d8:	f640 4135 	movw	r1, #3125	; 0xc35
    65dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
    65e0:	fb01 2303 	mla	r3, r1, r3, r2
		if (now <le.last_packet)
    65e4:	6c62      	ldr	r2, [r4, #68]	; 0x44
			now += 3276800000;
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
    65e6:	7e21      	ldrb	r1, [r4, #24]
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
		while (SSP1SR & SSPSR_RNE) {
			u8 tmp = (u8) DIO_SSP_DR;
		}
		u32 now = CLK100NS;
		if (now <le.last_packet)
    65e8:	4293      	cmp	r3, r2
			now += 3276800000;
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
    65ea:	f1a1 0102 	sub.w	r1, r1, #2
		while (SSP1SR & SSPSR_RNE) {
			u8 tmp = (u8) DIO_SSP_DR;
		}
		u32 now = CLK100NS;
		if (now <le.last_packet)
			now += 3276800000;
    65ee:	bf38      	it	cc
    65f0:	f103 4343 	addcc.w	r3, r3, #3271557120	; 0xc3000000
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
    65f4:	b2c9      	uxtb	r1, r1
		while (SSP1SR & SSPSR_RNE) {
			u8 tmp = (u8) DIO_SSP_DR;
		}
		u32 now = CLK100NS;
		if (now <le.last_packet)
			now += 3276800000;
    65f6:	bf38      	it	cc
    65f8:	f503 03a0 	addcc.w	r3, r3, #5242880	; 0x500000
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
    65fc:	2901      	cmp	r1, #1
    65fe:	d803      	bhi.n	6608 <bt_le_sync_cfo+0x334>
    6600:	4937      	ldr	r1, [pc, #220]	; (66e0 <bt_le_sync_cfo+0x40c>)
    6602:	1a9b      	subs	r3, r3, r2
    6604:	428b      	cmp	r3, r1
    6606:	d802      	bhi.n	660e <bt_le_sync_cfo+0x33a>
    6608:	69eb      	ldr	r3, [r5, #28]
    660a:	2b01      	cmp	r3, #1
    660c:	d125      	bne.n	665a <bt_le_sync_cfo+0x386>
			reset_le();
    660e:	f7ff f9f7 	bl	5a00 <reset_le>
			le_jam_count = 0;
			TXLED_CLR;
    6612:	4934      	ldr	r1, [pc, #208]	; (66e4 <bt_le_sync_cfo+0x410>)
		u32 now = CLK100NS;
		if (now <le.last_packet)
			now += 3276800000;
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
			reset_le();
			le_jam_count = 0;
    6614:	2300      	movs	r3, #0
			TXLED_CLR;
    6616:	f44f 7080 	mov.w	r0, #256	; 0x100
		u32 now = CLK100NS;
		if (now <le.last_packet)
			now += 3276800000;
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
			reset_le();
			le_jam_count = 0;
    661a:	61eb      	str	r3, [r5, #28]
			TXLED_CLR;
    661c:	6008      	str	r0, [r1, #0]
			if (jam_mode == JAM_ONCE) {
    661e:	7ce9      	ldrb	r1, [r5, #19]
		u32 now = CLK100NS;
		if (now <le.last_packet)
			now += 3276800000;
		if ( ((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING) && (now - le.last_packet > 50000000)) || (le_jam_count == 1) ) {
			reset_le();
			le_jam_count = 0;
    6620:	4a31      	ldr	r2, [pc, #196]	; (66e8 <bt_le_sync_cfo+0x414>)
			TXLED_CLR;
			if (jam_mode == JAM_ONCE) {
    6622:	2901      	cmp	r1, #1
    6624:	d102      	bne.n	662c <bt_le_sync_cfo+0x358>
				jam_mode = JAM_NONE;
    6626:	74d3      	strb	r3, [r2, #19]
				requested_mode = MODE_IDLE;
    6628:	7493      	strb	r3, [r2, #18]
				goto cleanup;
    662a:	e047      	b.n	66bc <bt_le_sync_cfo+0x3e8>
			}
			le.link_state = LINK_LISTENING;
    662c:	2301      	movs	r3, #1
			cc2400_strobe(SRFOFF);
    662e:	2064      	movs	r0, #100	; 0x64
			if (jam_mode == JAM_ONCE) {
				jam_mode = JAM_NONE;
				requested_mode = MODE_IDLE;
				goto cleanup;
			}
			le.link_state = LINK_LISTENING;
    6630:	7623      	strb	r3, [r4, #24]
			cc2400_strobe(SRFOFF);
    6632:	f002 fa9e 	bl	8b72 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    6636:	f002 fa95 	bl	8b64 <cc2400_status>
    663a:	0743      	lsls	r3, r0, #29
    663c:	d4fb      	bmi.n	6636 <bt_le_sync_cfo+0x362>

			channel = le_adv_channel != 0 ? le_adv_channel : 2402;
    663e:	f8b4 304a 	ldrh.w	r3, [r4, #74]	; 0x4a
    6642:	b29b      	uxth	r3, r3
    6644:	b123      	cbz	r3, 6650 <bt_le_sync_cfo+0x37c>
    6646:	4b29      	ldr	r3, [pc, #164]	; (66ec <bt_le_sync_cfo+0x418>)
    6648:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
    664c:	b29b      	uxth	r3, r3
    664e:	e001      	b.n	6654 <bt_le_sync_cfo+0x380>
    6650:	f640 1362 	movw	r3, #2402	; 0x962
    6654:	8023      	strh	r3, [r4, #0]
			restart_jamming = 1;
    6656:	2301      	movs	r3, #1
    6658:	636b      	str	r3, [r5, #52]	; 0x34
		}

		cc2400_set(SYNCL, le.syncl);
    665a:	202c      	movs	r0, #44	; 0x2c
    665c:	8961      	ldrh	r1, [r4, #10]
    665e:	f002 f9b0 	bl	89c2 <cc2400_set>
		cc2400_set(SYNCH, le.synch);
    6662:	202d      	movs	r0, #45	; 0x2d
    6664:	8921      	ldrh	r1, [r4, #8]
    6666:	f002 f9ac 	bl	89c2 <cc2400_set>

		if (do_hop)
    666a:	7aeb      	ldrb	r3, [r5, #11]
    666c:	b10b      	cbz	r3, 6672 <bt_le_sync_cfo+0x39e>
			hop();
    666e:	f7fe ff09 	bl	5484 <hop>
		if (le_jam_count > 0) {
    6672:	69eb      	ldr	r3, [r5, #28]
    6674:	4e1c      	ldr	r6, [pc, #112]	; (66e8 <bt_le_sync_cfo+0x414>)
    6676:	2b00      	cmp	r3, #0
    6678:	dd05      	ble.n	6686 <bt_le_sync_cfo+0x3b2>
			le_jam();
    667a:	f7fe fec7 	bl	540c <le_jam>
			--le_jam_count;
    667e:	69f3      	ldr	r3, [r6, #28]
    6680:	3b01      	subs	r3, #1
    6682:	61f3      	str	r3, [r6, #28]
    6684:	e014      	b.n	66b0 <bt_le_sync_cfo+0x3dc>
		} else {
			dma_init_le();
    6686:	f001 fb47 	bl	7d18 <dma_init_le>
			dio_ssp_start();
    668a:	f001 fb8d 	bl	7da8 <dio_ssp_start>

			if (restart_jamming) {
    668e:	6b73      	ldr	r3, [r6, #52]	; 0x34
    6690:	b13b      	cbz	r3, 66a2 <bt_le_sync_cfo+0x3ce>
				cc2400_rx_sync(rbit(le.access_address));
    6692:	6860      	ldr	r0, [r4, #4]
    6694:	f002 f8a0 	bl	87d8 <rbit>
    6698:	f7fd feda 	bl	4450 <cc2400_rx_sync>
				restart_jamming = 0;
    669c:	2300      	movs	r3, #0
    669e:	6373      	str	r3, [r6, #52]	; 0x34
    66a0:	e006      	b.n	66b0 <bt_le_sync_cfo+0x3dc>
			} else {
				while (!(cc2400_status() & FS_LOCK));
    66a2:	f002 fa5f 	bl	8b64 <cc2400_status>
    66a6:	0746      	lsls	r6, r0, #29
    66a8:	d5fb      	bpl.n	66a2 <bt_le_sync_cfo+0x3ce>
				cc2400_strobe(SRX);
    66aa:	2062      	movs	r0, #98	; 0x62
    66ac:	f002 fa61 	bl	8b72 <cc2400_strobe>
			}
		}
		rx_tc = 0;
		rx_err = 0;
    66b0:	4a0f      	ldr	r2, [pc, #60]	; (66f0 <bt_le_sync_cfo+0x41c>)
			} else {
				while (!(cc2400_status() & FS_LOCK));
				cc2400_strobe(SRX);
			}
		}
		rx_tc = 0;
    66b2:	2300      	movs	r3, #0
    66b4:	f8c9 3000 	str.w	r3, [r9]
		rx_err = 0;
    66b8:	6013      	str	r3, [r2, #0]
    66ba:	e62e      	b.n	631a <bt_le_sync_cfo+0x46>

	}
	goto cleanup;

cleanup:
	ICER0 = ICER0_ICE_USB;
    66bc:	4b0d      	ldr	r3, [pc, #52]	; (66f4 <bt_le_sync_cfo+0x420>)
    66be:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    66c2:	601a      	str	r2, [r3, #0]
	cc2400_idle();
    66c4:	f7fd ff7a 	bl	45bc <cc2400_idle>
	dio_ssp_stop ();
    66c8:	f001 fb94 	bl	7df4 <dio_ssp_stop>
	cs_trigger_disable();
    66cc:	f001 fa3e 	bl	7b4c <cs_trigger_disable>
}
    66d0:	b01d      	add	sp, #116	; 0x74
    66d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    66d6:	bf00      	nop
    66d8:	10001024 	.word	0x10001024
    66dc:	40004008 	.word	0x40004008
    66e0:	02faf080 	.word	0x02faf080
    66e4:	2009c03c 	.word	0x2009c03c
    66e8:	10000e34 	.word	0x10000e34
    66ec:	1000044c 	.word	0x1000044c
    66f0:	1000151c 	.word	0x1000151c
    66f4:	e000e180 	.word	0xe000e180

000066f8 <bt_follow_le>:
			do_hop = 1;
		}
	}
}

void bt_follow_le() {
    66f8:	b510      	push	{r4, lr}
	reset_le();
    66fa:	f7ff f981 	bl	5a00 <reset_le>
	packet_cb = connection_follow_cb;
    66fe:	4c04      	ldr	r4, [pc, #16]	; (6710 <bt_follow_le+0x18>)
    6700:	4b04      	ldr	r3, [pc, #16]	; (6714 <bt_follow_le+0x1c>)
	bt_le_sync(MODE_BT_FOLLOW_LE);
    6702:	2009      	movs	r0, #9
	}
}

void bt_follow_le() {
	reset_le();
	packet_cb = connection_follow_cb;
    6704:	61a3      	str	r3, [r4, #24]
	bt_le_sync(MODE_BT_FOLLOW_LE);
    6706:	f7ff fbc5 	bl	5e94 <bt_le_sync>
	data_cb = cb_follow_le;
	packet_cb = connection_follow_cb;
	bt_generic_le(MODE_BT_FOLLOW_LE);
	*/

	mode = MODE_IDLE;
    670a:	2300      	movs	r3, #0
    670c:	7463      	strb	r3, [r4, #17]
    670e:	bd10      	pop	{r4, pc}
    6710:	10000e34 	.word	0x10000e34
    6714:	0000476d 	.word	0x0000476d

00006718 <bt_tracking_le>:
}

//JWHUR rssi estimation tracking
void bt_tracking_le(uint8_t tracking_mode) {
    6718:	b538      	push	{r3, r4, r5, lr}
    671a:	4604      	mov	r4, r0
	reset_le();
    671c:	f7ff f970 	bl	5a00 <reset_le>
	packet_cb = connection_follow_cb;
    6720:	4b08      	ldr	r3, [pc, #32]	; (6744 <bt_tracking_le+0x2c>)
    6722:	4a09      	ldr	r2, [pc, #36]	; (6748 <bt_tracking_le+0x30>)
	if (tracking_mode == MODE_BT_CFO_LE) bt_le_sync_cfo(MODE_BT_CFO_LE);
    6724:	2c11      	cmp	r4, #17
}

//JWHUR rssi estimation tracking
void bt_tracking_le(uint8_t tracking_mode) {
	reset_le();
	packet_cb = connection_follow_cb;
    6726:	619a      	str	r2, [r3, #24]
    6728:	461d      	mov	r5, r3
	if (tracking_mode == MODE_BT_CFO_LE) bt_le_sync_cfo(MODE_BT_CFO_LE);
    672a:	d103      	bne.n	6734 <bt_tracking_le+0x1c>
    672c:	4620      	mov	r0, r4
    672e:	f7ff fdd1 	bl	62d4 <bt_le_sync_cfo>
    6732:	e004      	b.n	673e <bt_tracking_le+0x26>
	if (tracking_mode == MODE_BT_RSSI_LE) bt_le_sync_rssi(MODE_BT_RSSI_LE);
    6734:	2c12      	cmp	r4, #18
    6736:	d102      	bne.n	673e <bt_tracking_le+0x26>
    6738:	4620      	mov	r0, r4
    673a:	f7ff fa8d 	bl	5c58 <bt_le_sync_rssi>
	requested_mode = MODE_IDLE;
    673e:	2300      	movs	r3, #0
    6740:	74ab      	strb	r3, [r5, #18]
    6742:	bd38      	pop	{r3, r4, r5, pc}
    6744:	10000e34 	.word	0x10000e34
    6748:	0000476d 	.word	0x0000476d

0000674c <le_promisc_state>:
}

// issue state change message
void le_promisc_state(u8 type, void *data, unsigned len) {
    674c:	b570      	push	{r4, r5, r6, lr}
    674e:	b08e      	sub	sp, #56	; 0x38
    6750:	4606      	mov	r6, r0
    6752:	460d      	mov	r5, r1
    6754:	4614      	mov	r4, r2
	u8 buf[50] = { 0, };
    6756:	a801      	add	r0, sp, #4
    6758:	2100      	movs	r1, #0
    675a:	2232      	movs	r2, #50	; 0x32
    675c:	f7fd fd68 	bl	4230 <memset>
	if (len > 49)
		len = 49;

	buf[0] = type;
	memcpy(&buf[1], data, len);
    6760:	4629      	mov	r1, r5
    6762:	2c31      	cmp	r4, #49	; 0x31
    6764:	bf34      	ite	cc
    6766:	4622      	movcc	r2, r4
    6768:	2231      	movcs	r2, #49	; 0x31
    676a:	f10d 0005 	add.w	r0, sp, #5
void le_promisc_state(u8 type, void *data, unsigned len) {
	u8 buf[50] = { 0, };
	if (len > 49)
		len = 49;

	buf[0] = type;
    676e:	f88d 6004 	strb.w	r6, [sp, #4]
	memcpy(&buf[1], data, len);
    6772:	f003 f9ed 	bl	9b50 <memcpy>
	enqueue(LE_PROMISC, (uint8_t*)buf);
    6776:	a901      	add	r1, sp, #4
    6778:	2005      	movs	r0, #5
    677a:	f7fd fec5 	bl	4508 <enqueue>
}
    677e:	b00e      	add	sp, #56	; 0x38
    6780:	bd70      	pop	{r4, r5, r6, pc}
    6782:	0000      	movs	r0, r0

00006784 <promisc_recover_hop_increment>:

// divide, rounding to the nearest integer: round up at 0.5.
#define DIVIDE_ROUND(N, D) ((N) + (D)/2) / (D)

void promisc_recover_hop_increment(u8 *packet) {
    6784:	b538      	push	{r3, r4, r5, lr}
	static u32 first_ts = 0;
	if (channel == 2404) {
    6786:	4a31      	ldr	r2, [pc, #196]	; (684c <promisc_recover_hop_increment+0xc8>)
    6788:	f640 1364 	movw	r3, #2404	; 0x964
    678c:	8811      	ldrh	r1, [r2, #0]
    678e:	4c30      	ldr	r4, [pc, #192]	; (6850 <promisc_recover_hop_increment+0xcc>)
    6790:	b289      	uxth	r1, r1
    6792:	4299      	cmp	r1, r3
    6794:	d10d      	bne.n	67b2 <promisc_recover_hop_increment+0x2e>
		first_ts = CLK100NS;
    6796:	4b2f      	ldr	r3, [pc, #188]	; (6854 <promisc_recover_hop_increment+0xd0>)
    6798:	4a2f      	ldr	r2, [pc, #188]	; (6858 <promisc_recover_hop_increment+0xd4>)
    679a:	681b      	ldr	r3, [r3, #0]
    679c:	6812      	ldr	r2, [r2, #0]
    679e:	f3c3 0313 	ubfx	r3, r3, #0, #20
    67a2:	f640 4135 	movw	r1, #3125	; 0xc35
    67a6:	fb01 2303 	mla	r3, r1, r3, r2
    67aa:	63a3      	str	r3, [r4, #56]	; 0x38
		hop_direct_channel = 2406;
    67ac:	f640 1366 	movw	r3, #2406	; 0x966
    67b0:	e048      	b.n	6844 <promisc_recover_hop_increment+0xc0>
		do_hop = 1;
	} else if (channel == 2406) {
    67b2:	8810      	ldrh	r0, [r2, #0]
    67b4:	f640 1166 	movw	r1, #2406	; 0x966
    67b8:	b280      	uxth	r0, r0
    67ba:	4288      	cmp	r0, r1
    67bc:	d142      	bne.n	6844 <promisc_recover_hop_increment+0xc0>
		u32 second_ts = CLK100NS;
    67be:	4b25      	ldr	r3, [pc, #148]	; (6854 <promisc_recover_hop_increment+0xd0>)
    67c0:	4925      	ldr	r1, [pc, #148]	; (6858 <promisc_recover_hop_increment+0xd4>)
    67c2:	681b      	ldr	r3, [r3, #0]
    67c4:	6809      	ldr	r1, [r1, #0]
    67c6:	f640 4035 	movw	r0, #3125	; 0xc35
    67ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
    67ce:	fb00 1303 	mla	r3, r0, r3, r1
		if (second_ts < first_ts)
    67d2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
			second_ts += 3276800000; // handle rollover
		// Number of channels hopped between previous and current timestamp.
		u32 channels_hopped = DIVIDE_ROUND(second_ts - first_ts,
    67d4:	8c52      	ldrh	r2, [r2, #34]	; 0x22
		first_ts = CLK100NS;
		hop_direct_channel = 2406;
		do_hop = 1;
	} else if (channel == 2406) {
		u32 second_ts = CLK100NS;
		if (second_ts < first_ts)
    67d6:	4283      	cmp	r3, r0
			second_ts += 3276800000; // handle rollover
    67d8:	bf3c      	itt	cc
    67da:	f103 4343 	addcc.w	r3, r3, #3271557120	; 0xc3000000
    67de:	f503 03a0 	addcc.w	r3, r3, #5242880	; 0x500000
		// Number of channels hopped between previous and current timestamp.
		u32 channels_hopped = DIVIDE_ROUND(second_ts - first_ts,
    67e2:	1a1b      	subs	r3, r3, r0
    67e4:	f243 05d4 	movw	r5, #12500	; 0x30d4
    67e8:	f641 006a 	movw	r0, #6250	; 0x186a
    67ec:	fb00 3302 	mla	r3, r0, r2, r3
    67f0:	4355      	muls	r5, r2
    67f2:	fbb3 f3f5 	udiv	r3, r3, r5
										   le.conn_interval * LE_BASECLK);
		if (channels_hopped < 37) {
    67f6:	2b24      	cmp	r3, #36	; 0x24
	} else if (channel == 2406) {
		u32 second_ts = CLK100NS;
		if (second_ts < first_ts)
			second_ts += 3276800000; // handle rollover
		// Number of channels hopped between previous and current timestamp.
		u32 channels_hopped = DIVIDE_ROUND(second_ts - first_ts,
    67f8:	4914      	ldr	r1, [pc, #80]	; (684c <promisc_recover_hop_increment+0xc8>)
										   le.conn_interval * LE_BASECLK);
		if (channels_hopped < 37) {
    67fa:	d821      	bhi.n	6840 <promisc_recover_hop_increment+0xbc>
			// Get the hop increment based on the number of channels hopped.
			le.channel_increment = hop_interval_lut[channels_hopped];
    67fc:	4817      	ldr	r0, [pc, #92]	; (685c <promisc_recover_hop_increment+0xd8>)
			le.interval_timer = le.conn_interval / 2;
    67fe:	0852      	lsrs	r2, r2, #1
		// Number of channels hopped between previous and current timestamp.
		u32 channels_hopped = DIVIDE_ROUND(second_ts - first_ts,
										   le.conn_interval * LE_BASECLK);
		if (channels_hopped < 37) {
			// Get the hop increment based on the number of channels hopped.
			le.channel_increment = hop_interval_lut[channels_hopped];
    6800:	4403      	add	r3, r0
    6802:	f893 0870 	ldrb.w	r0, [r3, #2160]	; 0x870
			le.interval_timer = le.conn_interval / 2;
    6806:	840a      	strh	r2, [r1, #32]
		// Number of channels hopped between previous and current timestamp.
		u32 channels_hopped = DIVIDE_ROUND(second_ts - first_ts,
										   le.conn_interval * LE_BASECLK);
		if (channels_hopped < 37) {
			// Get the hop increment based on the number of channels hopped.
			le.channel_increment = hop_interval_lut[channels_hopped];
    6808:	7688      	strb	r0, [r1, #26]
			le.interval_timer = le.conn_interval / 2;
			le.conn_count = 0;
			le.conn_epoch = 0;
			do_hop = 0;
			// Move on to regular connection following.
			le.channel_idx = (1 + le.channel_increment) % 37;
    680a:	2225      	movs	r2, #37	; 0x25
    680c:	3001      	adds	r0, #1
    680e:	fb90 f5f2 	sdiv	r5, r0, r2
    6812:	fb02 0215 	mls	r2, r2, r5, r0
										   le.conn_interval * LE_BASECLK);
		if (channels_hopped < 37) {
			// Get the hop increment based on the number of channels hopped.
			le.channel_increment = hop_interval_lut[channels_hopped];
			le.interval_timer = le.conn_interval / 2;
			le.conn_count = 0;
    6816:	2300      	movs	r3, #0
    6818:	848b      	strh	r3, [r1, #36]	; 0x24
			le.conn_epoch = 0;
    681a:	61cb      	str	r3, [r1, #28]
			do_hop = 0;
    681c:	72e3      	strb	r3, [r4, #11]
			// Move on to regular connection following.
			le.channel_idx = (1 + le.channel_increment) % 37;
			le.link_state = LINK_CONNECTED;
    681e:	2003      	movs	r0, #3
			le.crc_verify = 0;
    6820:	614b      	str	r3, [r1, #20]
			hop_mode = HOP_BTLE;
			packet_cb = connection_follow_cb;
    6822:	4b0f      	ldr	r3, [pc, #60]	; (6860 <promisc_recover_hop_increment+0xdc>)
			le.interval_timer = le.conn_interval / 2;
			le.conn_count = 0;
			le.conn_epoch = 0;
			do_hop = 0;
			// Move on to regular connection following.
			le.channel_idx = (1 + le.channel_increment) % 37;
    6824:	764a      	strb	r2, [r1, #25]
			le.link_state = LINK_CONNECTED;
    6826:	7608      	strb	r0, [r1, #24]
			le.crc_verify = 0;
			hop_mode = HOP_BTLE;
			packet_cb = connection_follow_cb;
			le_promisc_state(3, &le.channel_increment, 1);
    6828:	2201      	movs	r2, #1
    682a:	311a      	adds	r1, #26
			// Move on to regular connection following.
			le.channel_idx = (1 + le.channel_increment) % 37;
			le.link_state = LINK_CONNECTED;
			le.crc_verify = 0;
			hop_mode = HOP_BTLE;
			packet_cb = connection_follow_cb;
    682c:	61a3      	str	r3, [r4, #24]
			do_hop = 0;
			// Move on to regular connection following.
			le.channel_idx = (1 + le.channel_increment) % 37;
			le.link_state = LINK_CONNECTED;
			le.crc_verify = 0;
			hop_mode = HOP_BTLE;
    682e:	72a0      	strb	r0, [r4, #10]
			packet_cb = connection_follow_cb;
			le_promisc_state(3, &le.channel_increment, 1);
    6830:	f7ff ff8c 	bl	674c <le_promisc_state>

			if (jam_mode != JAM_NONE)
    6834:	7ce3      	ldrb	r3, [r4, #19]
    6836:	b143      	cbz	r3, 684a <promisc_recover_hop_increment+0xc6>
				le_jam_count = JAM_COUNT_DEFAULT;
    6838:	4b05      	ldr	r3, [pc, #20]	; (6850 <promisc_recover_hop_increment+0xcc>)
    683a:	2228      	movs	r2, #40	; 0x28
    683c:	61da      	str	r2, [r3, #28]
    683e:	bd38      	pop	{r3, r4, r5, pc}

			return;
		}
		hop_direct_channel = 2404;
    6840:	f640 1364 	movw	r3, #2404	; 0x964
		do_hop = 1;
	}
	else {
		hop_direct_channel = 2404;
    6844:	81a3      	strh	r3, [r4, #12]
		do_hop = 1;
    6846:	2301      	movs	r3, #1
    6848:	72e3      	strb	r3, [r4, #11]
    684a:	bd38      	pop	{r3, r4, r5, pc}
    684c:	1000044c 	.word	0x1000044c
    6850:	10000e34 	.word	0x10000e34
    6854:	10001024 	.word	0x10001024
    6858:	40004008 	.word	0x40004008
    685c:	00009f30 	.word	0x00009f30
    6860:	0000476d 	.word	0x0000476d

00006864 <promisc_recover_hop_interval>:
	}
}

void promisc_recover_hop_interval(u8 *packet) {
    6864:	b538      	push	{r3, r4, r5, lr}
	static u32 prev_clk = 0;

	u32 cur_clk = CLK100NS;
    6866:	4b25      	ldr	r3, [pc, #148]	; (68fc <promisc_recover_hop_interval+0x98>)
    6868:	f640 4235 	movw	r2, #3125	; 0xc35
    686c:	681c      	ldr	r4, [r3, #0]
    686e:	4b24      	ldr	r3, [pc, #144]	; (6900 <promisc_recover_hop_interval+0x9c>)
    6870:	f3c4 0413 	ubfx	r4, r4, #0, #20
    6874:	681b      	ldr	r3, [r3, #0]
	if (cur_clk < prev_clk)
    6876:	4d23      	ldr	r5, [pc, #140]	; (6904 <promisc_recover_hop_interval+0xa0>)
}

void promisc_recover_hop_interval(u8 *packet) {
	static u32 prev_clk = 0;

	u32 cur_clk = CLK100NS;
    6878:	fb02 3404 	mla	r4, r2, r4, r3
	if (cur_clk < prev_clk)
    687c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
    687e:	429c      	cmp	r4, r3
    6880:	d205      	bcs.n	688e <promisc_recover_hop_interval+0x2a>
		cur_clk += 3267800000; // handle rollover
    6882:	f104 4443 	add.w	r4, r4, #3271557120	; 0xc3000000
    6886:	f5a4 1465 	sub.w	r4, r4, #3751936	; 0x394000
    688a:	f5a4 54a2 	sub.w	r4, r4, #5184	; 0x1440
	u32 clk_diff = cur_clk - prev_clk;
    688e:	1ae3      	subs	r3, r4, r3
	u16 obsv_hop_interval; // observed hop interval

	// probably consecutive data packets on the same channel
	if (clk_diff < 2 * LE_BASECLK)
    6890:	f246 12a7 	movw	r2, #24999	; 0x61a7
    6894:	4293      	cmp	r3, r2
    6896:	d930      	bls.n	68fa <promisc_recover_hop_interval+0x96>
		return;

	if (clk_diff < le_promisc.smallest_hop_interval)
    6898:	4a1b      	ldr	r2, [pc, #108]	; (6908 <promisc_recover_hop_interval+0xa4>)
    689a:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
    689e:	428b      	cmp	r3, r1
		le_promisc.smallest_hop_interval = clk_diff;
    68a0:	bf38      	it	cc
    68a2:	f8c2 3100 	strcc.w	r3, [r2, #256]	; 0x100

	obsv_hop_interval = DIVIDE_ROUND(le_promisc.smallest_hop_interval, 37 * LE_BASECLK);
    68a6:	f8d2 2100 	ldr.w	r2, [r2, #256]	; 0x100
    68aa:	4918      	ldr	r1, [pc, #96]	; (690c <promisc_recover_hop_interval+0xa8>)
    68ac:	f502 3261 	add.w	r2, r2, #230400	; 0x38400
    68b0:	f202 3252 	addw	r2, r2, #850	; 0x352
    68b4:	fbb2 f2f1 	udiv	r2, r2, r1

	if (le.conn_interval == obsv_hop_interval) {
    68b8:	4915      	ldr	r1, [pc, #84]	; (6910 <promisc_recover_hop_interval+0xac>)
		return;

	if (clk_diff < le_promisc.smallest_hop_interval)
		le_promisc.smallest_hop_interval = clk_diff;

	obsv_hop_interval = DIVIDE_ROUND(le_promisc.smallest_hop_interval, 37 * LE_BASECLK);
    68ba:	b292      	uxth	r2, r2

	if (le.conn_interval == obsv_hop_interval) {
    68bc:	8c48      	ldrh	r0, [r1, #34]	; 0x22
		return;

	if (clk_diff < le_promisc.smallest_hop_interval)
		le_promisc.smallest_hop_interval = clk_diff;

	obsv_hop_interval = DIVIDE_ROUND(le_promisc.smallest_hop_interval, 37 * LE_BASECLK);
    68be:	4b12      	ldr	r3, [pc, #72]	; (6908 <promisc_recover_hop_interval+0xa4>)

	if (le.conn_interval == obsv_hop_interval) {
    68c0:	4290      	cmp	r0, r2
    68c2:	d115      	bne.n	68f0 <promisc_recover_hop_interval+0x8c>
		// 5 consecutive hop intervals: consider it legit and move on
		++le_promisc.consec_intervals;
    68c4:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    68c8:	3201      	adds	r2, #1
		if (le_promisc.consec_intervals == 5) {
    68ca:	2a05      	cmp	r2, #5

	obsv_hop_interval = DIVIDE_ROUND(le_promisc.smallest_hop_interval, 37 * LE_BASECLK);

	if (le.conn_interval == obsv_hop_interval) {
		// 5 consecutive hop intervals: consider it legit and move on
		++le_promisc.consec_intervals;
    68cc:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
		if (le_promisc.consec_intervals == 5) {
    68d0:	d112      	bne.n	68f8 <promisc_recover_hop_interval+0x94>
			packet_cb = promisc_recover_hop_increment;
    68d2:	4b10      	ldr	r3, [pc, #64]	; (6914 <promisc_recover_hop_interval+0xb0>)
			hop_direct_channel = 2404;
			hop_mode = HOP_DIRECT;
			do_hop = 1;
			le_promisc_state(2, &le.conn_interval, 2);
    68d4:	2002      	movs	r0, #2

	if (le.conn_interval == obsv_hop_interval) {
		// 5 consecutive hop intervals: consider it legit and move on
		++le_promisc.consec_intervals;
		if (le_promisc.consec_intervals == 5) {
			packet_cb = promisc_recover_hop_increment;
    68d6:	61ab      	str	r3, [r5, #24]
			hop_direct_channel = 2404;
    68d8:	f640 1364 	movw	r3, #2404	; 0x964
    68dc:	81ab      	strh	r3, [r5, #12]
			hop_mode = HOP_DIRECT;
    68de:	2304      	movs	r3, #4
    68e0:	72ab      	strb	r3, [r5, #10]
			do_hop = 1;
			le_promisc_state(2, &le.conn_interval, 2);
    68e2:	3122      	adds	r1, #34	; 0x22
		++le_promisc.consec_intervals;
		if (le_promisc.consec_intervals == 5) {
			packet_cb = promisc_recover_hop_increment;
			hop_direct_channel = 2404;
			hop_mode = HOP_DIRECT;
			do_hop = 1;
    68e4:	2301      	movs	r3, #1
			le_promisc_state(2, &le.conn_interval, 2);
    68e6:	4602      	mov	r2, r0
		++le_promisc.consec_intervals;
		if (le_promisc.consec_intervals == 5) {
			packet_cb = promisc_recover_hop_increment;
			hop_direct_channel = 2404;
			hop_mode = HOP_DIRECT;
			do_hop = 1;
    68e8:	72eb      	strb	r3, [r5, #11]
			le_promisc_state(2, &le.conn_interval, 2);
    68ea:	f7ff ff2f 	bl	674c <le_promisc_state>
    68ee:	e003      	b.n	68f8 <promisc_recover_hop_interval+0x94>
		}
	} else {
		le.conn_interval = obsv_hop_interval;
    68f0:	844a      	strh	r2, [r1, #34]	; 0x22
		le_promisc.consec_intervals = 0;
    68f2:	2200      	movs	r2, #0
    68f4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	}

	prev_clk = cur_clk;
    68f8:	63ec      	str	r4, [r5, #60]	; 0x3c
    68fa:	bd38      	pop	{r3, r4, r5, pc}
    68fc:	10001024 	.word	0x10001024
    6900:	40004008 	.word	0x40004008
    6904:	10000e34 	.word	0x10000e34
    6908:	10001068 	.word	0x10001068
    690c:	00070ea4 	.word	0x00070ea4
    6910:	1000044c 	.word	0x1000044c
    6914:	00006785 	.word	0x00006785

00006918 <promisc_follow_cb>:
}

void promisc_follow_cb(u8 *packet) {
    6918:	b538      	push	{r3, r4, r5, lr}
	int i;

	// get the CRCInit
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
    691a:	4c18      	ldr	r4, [pc, #96]	; (697c <promisc_follow_cb+0x64>)
	}

	prev_clk = cur_clk;
}

void promisc_follow_cb(u8 *packet) {
    691c:	4601      	mov	r1, r0
	int i;

	// get the CRCInit
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
    691e:	6963      	ldr	r3, [r4, #20]
    6920:	bb53      	cbnz	r3, 6978 <promisc_follow_cb+0x60>
    6922:	7903      	ldrb	r3, [r0, #4]
    6924:	2b01      	cmp	r3, #1
    6926:	d127      	bne.n	6978 <promisc_follow_cb+0x60>
    6928:	7945      	ldrb	r5, [r0, #5]
    692a:	bb2d      	cbnz	r5, 6978 <promisc_follow_cb+0x60>
		u32 crc = (packet[8] << 16) | (packet[7] << 8) | packet[6];
    692c:	7a03      	ldrb	r3, [r0, #8]
    692e:	79c0      	ldrb	r0, [r0, #7]

		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
    6930:	2202      	movs	r2, #2
void promisc_follow_cb(u8 *packet) {
	int i;

	// get the CRCInit
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
		u32 crc = (packet[8] << 16) | (packet[7] << 8) | packet[6];
    6932:	0200      	lsls	r0, r0, #8
    6934:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
    6938:	798b      	ldrb	r3, [r1, #6]

		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
    693a:	3104      	adds	r1, #4
    693c:	4318      	orrs	r0, r3
    693e:	f000 ff11 	bl	7764 <btle_reverse_crc>
    6942:	462a      	mov	r2, r5
    6944:	60e0      	str	r0, [r4, #12]
		le.crc_init_reversed = 0;
		for (i = 0; i < 24; ++i)
    6946:	462b      	mov	r3, r5
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);
    6948:	fa20 f103 	lsr.w	r1, r0, r3
    694c:	f1c3 0517 	rsb	r5, r3, #23
    6950:	f001 0101 	and.w	r1, r1, #1
    6954:	40a9      	lsls	r1, r5
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
		u32 crc = (packet[8] << 16) | (packet[7] << 8) | packet[6];

		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
		le.crc_init_reversed = 0;
		for (i = 0; i < 24; ++i)
    6956:	3301      	adds	r3, #1
    6958:	2b18      	cmp	r3, #24
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);
    695a:	ea42 0201 	orr.w	r2, r2, r1
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
		u32 crc = (packet[8] << 16) | (packet[7] << 8) | packet[6];

		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
		le.crc_init_reversed = 0;
		for (i = 0; i < 24; ++i)
    695e:	d1f3      	bne.n	6948 <promisc_follow_cb+0x30>
    6960:	6122      	str	r2, [r4, #16]
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);

		le.crc_verify = 1;
		packet_cb = promisc_recover_hop_interval;
    6962:	4b07      	ldr	r3, [pc, #28]	; (6980 <promisc_follow_cb+0x68>)
    6964:	4a07      	ldr	r2, [pc, #28]	; (6984 <promisc_follow_cb+0x6c>)
		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
		le.crc_init_reversed = 0;
		for (i = 0; i < 24; ++i)
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);

		le.crc_verify = 1;
    6966:	2001      	movs	r0, #1
		packet_cb = promisc_recover_hop_interval;
    6968:	619a      	str	r2, [r3, #24]
		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
		le.crc_init_reversed = 0;
		for (i = 0; i < 24; ++i)
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);

		le.crc_verify = 1;
    696a:	6160      	str	r0, [r4, #20]
		packet_cb = promisc_recover_hop_interval;
		le_promisc_state(1, &le.crc_init, 3);
    696c:	4906      	ldr	r1, [pc, #24]	; (6988 <promisc_follow_cb+0x70>)
    696e:	2203      	movs	r2, #3
	}
}
    6970:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		for (i = 0; i < 24; ++i)
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);

		le.crc_verify = 1;
		packet_cb = promisc_recover_hop_interval;
		le_promisc_state(1, &le.crc_init, 3);
    6974:	f7ff beea 	b.w	674c <le_promisc_state>
    6978:	bd38      	pop	{r3, r4, r5, pc}
    697a:	bf00      	nop
    697c:	1000044c 	.word	0x1000044c
    6980:	10000e34 	.word	0x10000e34
    6984:	00006865 	.word	0x00006865
    6988:	10000458 	.word	0x10000458

0000698c <see_aa>:
	}
}

// called when we see an AA, add it to the list
void see_aa(u32 aa) {
    698c:	b530      	push	{r4, r5, lr}
	int i, max = -1, killme = -1;
	for (i = 0; i < AA_LIST_SIZE; ++i)
    698e:	2200      	movs	r2, #0
		if (le_promisc.active_aa[i].aa == aa) {
    6990:	4d14      	ldr	r5, [pc, #80]	; (69e4 <see_aa+0x58>)
    6992:	f855 1032 	ldr.w	r1, [r5, r2, lsl #3]
    6996:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    699a:	4281      	cmp	r1, r0
    699c:	d102      	bne.n	69a4 <see_aa+0x18>
			++le_promisc.active_aa[i].count;
    699e:	685a      	ldr	r2, [r3, #4]
    69a0:	3201      	adds	r2, #1
    69a2:	e01c      	b.n	69de <see_aa+0x52>
}

// called when we see an AA, add it to the list
void see_aa(u32 aa) {
	int i, max = -1, killme = -1;
	for (i = 0; i < AA_LIST_SIZE; ++i)
    69a4:	3201      	adds	r2, #1
    69a6:	2a20      	cmp	r2, #32
    69a8:	d1f2      	bne.n	6990 <see_aa+0x4>
    69aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    69ae:	4619      	mov	r1, r3
    69b0:	2200      	movs	r2, #0
    69b2:	eb05 04c2 	add.w	r4, r5, r2, lsl #3
			return;
		}

	// evict someone
	for (i = 0; i < AA_LIST_SIZE; ++i)
		if (le_promisc.active_aa[i].count < max || max < 0) {
    69b6:	6864      	ldr	r4, [r4, #4]
    69b8:	428c      	cmp	r4, r1
    69ba:	db05      	blt.n	69c8 <see_aa+0x3c>
    69bc:	2900      	cmp	r1, #0
    69be:	bfa8      	it	ge
    69c0:	460c      	movge	r4, r1
    69c2:	bfb8      	it	lt
    69c4:	4613      	movlt	r3, r2
    69c6:	e000      	b.n	69ca <see_aa+0x3e>
    69c8:	4613      	mov	r3, r2
			++le_promisc.active_aa[i].count;
			return;
		}

	// evict someone
	for (i = 0; i < AA_LIST_SIZE; ++i)
    69ca:	3201      	adds	r2, #1
    69cc:	2a20      	cmp	r2, #32
    69ce:	d001      	beq.n	69d4 <see_aa+0x48>
    69d0:	4621      	mov	r1, r4
    69d2:	e7ee      	b.n	69b2 <see_aa+0x26>
		if (le_promisc.active_aa[i].count < max || max < 0) {
			killme = i;
			max = le_promisc.active_aa[i].count;
		}

	le_promisc.active_aa[killme].aa = aa;
    69d4:	f845 0033 	str.w	r0, [r5, r3, lsl #3]
	le_promisc.active_aa[killme].count = 1;
    69d8:	2201      	movs	r2, #1
    69da:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
    69de:	605a      	str	r2, [r3, #4]
    69e0:	bd30      	pop	{r4, r5, pc}
    69e2:	bf00      	nop
    69e4:	10001068 	.word	0x10001068

000069e8 <cb_le_promisc>:
}

/* le promiscuous mode */
int cb_le_promisc(char *unpacked) {
    69e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    69ec:	b095      	sub	sp, #84	; 0x54
	int i, j, k;
	int idx;

	// empty data PDU: 01 00
	char desired[4][16] = {
    69ee:	2100      	movs	r1, #0
	le_promisc.active_aa[killme].aa = aa;
	le_promisc.active_aa[killme].count = 1;
}

/* le promiscuous mode */
int cb_le_promisc(char *unpacked) {
    69f0:	4680      	mov	r8, r0
	int i, j, k;
	int idx;

	// empty data PDU: 01 00
	char desired[4][16] = {
    69f2:	2240      	movs	r2, #64	; 0x40
    69f4:	a804      	add	r0, sp, #16
    69f6:	f7fd fc1b 	bl	4230 <memset>
    69fa:	2301      	movs	r3, #1
    69fc:	f88d 3010 	strb.w	r3, [sp, #16]
    6a00:	f88d 3020 	strb.w	r3, [sp, #32]
    6a04:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
    6a08:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
    6a0c:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
    6a10:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
    6a14:	f88d 3042 	strb.w	r3, [sp, #66]	; 0x42
    6a18:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
    6a1c:	ad14      	add	r5, sp, #80	; 0x50
    6a1e:	ac04      	add	r4, sp, #16
		{ 1, 0, 1, 1, 0, 0, 0, 0,
		  0, 0, 0, 0, 0, 0, 0, 0, },
	};

	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];
    6a20:	4e50      	ldr	r6, [pc, #320]	; (6b64 <cb_le_promisc+0x17c>)
    6a22:	4f51      	ldr	r7, [pc, #324]	; (6b68 <cb_le_promisc+0x180>)
    6a24:	8830      	ldrh	r0, [r6, #0]
    6a26:	b280      	uxth	r0, r0
    6a28:	3862      	subs	r0, #98	; 0x62
    6a2a:	b2c0      	uxtb	r0, r0
    6a2c:	f000 fe44 	bl	76b8 <btle_channel_index>
    6a30:	5c3a      	ldrb	r2, [r7, r0]

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    6a32:	2300      	movs	r3, #0
			desired[i][j] ^= whitening[idx];
    6a34:	18b9      	adds	r1, r7, r2
    6a36:	5ce0      	ldrb	r0, [r4, r3]
    6a38:	f891 1028 	ldrb.w	r1, [r1, #40]	; 0x28
			idx = (idx + 1) % sizeof(whitening);
    6a3c:	3201      	adds	r2, #1
	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
			desired[i][j] ^= whitening[idx];
    6a3e:	4041      	eors	r1, r0
    6a40:	54e1      	strb	r1, [r4, r3]
			idx = (idx + 1) % sizeof(whitening);
    6a42:	217f      	movs	r1, #127	; 0x7f

	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    6a44:	3301      	adds	r3, #1
			desired[i][j] ^= whitening[idx];
			idx = (idx + 1) % sizeof(whitening);
    6a46:	fbb2 f0f1 	udiv	r0, r2, r1

	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    6a4a:	2b10      	cmp	r3, #16
			desired[i][j] ^= whitening[idx];
			idx = (idx + 1) % sizeof(whitening);
    6a4c:	fb01 2210 	mls	r2, r1, r0, r2

	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    6a50:	d1f0      	bne.n	6a34 <cb_le_promisc+0x4c>
    6a52:	3410      	adds	r4, #16
		  0, 0, 0, 0, 0, 0, 0, 0, },
		{ 1, 0, 1, 1, 0, 0, 0, 0,
		  0, 0, 0, 0, 0, 0, 0, 0, },
	};

	for (i = 0; i < 4; ++i) {
    6a54:	42ac      	cmp	r4, r5
    6a56:	d1e3      	bne.n	6a20 <cb_le_promisc+0x38>
    6a58:	f108 0520 	add.w	r5, r8, #32
    6a5c:	f508 783c 	add.w	r8, r8, #752	; 0x2f0
		}
	}

	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
		int ok[4] = { 1, 1, 1, 1 };
    6a60:	4b42      	ldr	r3, [pc, #264]	; (6b6c <cb_le_promisc+0x184>)
    6a62:	466c      	mov	r4, sp
    6a64:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    6a66:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
    6a6a:	2200      	movs	r2, #0
    6a6c:	ab04      	add	r3, sp, #16
    6a6e:	eb03 0182 	add.w	r1, r3, r2, lsl #2

	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    6a72:	2300      	movs	r3, #0
		int ok[4] = { 1, 1, 1, 1 };
		int matching = -1;

		for (j = 0; j < 4; ++j) {
			for (k = 0; k < (int)sizeof(desired[j]); ++k) {
				if (unpacked[i+k] != desired[j][k]) {
    6a74:	f815 c003 	ldrb.w	ip, [r5, r3]
    6a78:	5cc8      	ldrb	r0, [r1, r3]
    6a7a:	4584      	cmp	ip, r0
    6a7c:	d002      	beq.n	6a84 <cb_le_promisc+0x9c>
					ok[j] = 0;
    6a7e:	2300      	movs	r3, #0
    6a80:	50a3      	str	r3, [r4, r2]
					break;
    6a82:	e002      	b.n	6a8a <cb_le_promisc+0xa2>
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
		int ok[4] = { 1, 1, 1, 1 };
		int matching = -1;

		for (j = 0; j < 4; ++j) {
			for (k = 0; k < (int)sizeof(desired[j]); ++k) {
    6a84:	3301      	adds	r3, #1
    6a86:	2b10      	cmp	r3, #16
    6a88:	d1f4      	bne.n	6a74 <cb_le_promisc+0x8c>
    6a8a:	3204      	adds	r2, #4
	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
		int ok[4] = { 1, 1, 1, 1 };
		int matching = -1;

		for (j = 0; j < 4; ++j) {
    6a8c:	2a10      	cmp	r2, #16
    6a8e:	d1ed      	bne.n	6a6c <cb_le_promisc+0x84>
    6a90:	2300      	movs	r3, #0
			}
		}

		// see if any match
		for (j = 0; j < 4; ++j) {
			if (ok[j]) {
    6a92:	58e2      	ldr	r2, [r4, r3]
    6a94:	b91a      	cbnz	r2, 6a9e <cb_le_promisc+0xb6>
    6a96:	3304      	adds	r3, #4
				}
			}
		}

		// see if any match
		for (j = 0; j < 4; ++j) {
    6a98:	2b10      	cmp	r3, #16
    6a9a:	d1fa      	bne.n	6a92 <cb_le_promisc+0xaa>
    6a9c:	e03e      	b.n	6b1c <cb_le_promisc+0x134>
		// skip if no match
		if (matching < 0)
			continue;

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
    6a9e:	8830      	ldrh	r0, [r6, #0]
    6aa0:	b280      	uxth	r0, r0
    6aa2:	3862      	subs	r0, #98	; 0x62
    6aa4:	b2c0      	uxtb	r0, r0
    6aa6:	f000 fe07 	bl	76b8 <btle_channel_index>
    6aaa:	5c38      	ldrb	r0, [r7, r0]
		for (j = 0; j < 4+3+3; ++j) {
    6aac:	2300      	movs	r3, #0
	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
		int ok[4] = { 1, 1, 1, 1 };
		int matching = -1;

		for (j = 0; j < 4; ++j) {
    6aae:	2100      	movs	r1, #0
    6ab0:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
    6ab4:	460a      	mov	r2, r1
    6ab6:	eb0c 0402 	add.w	r4, ip, r2
			u8 byte = 0;
			for (k = 0; k < 8; k++) {
				int offset = k + (j * 8) + i - 32;
				if (offset >= DMA_SIZE*8*2) break;
				int bit = unpacked[offset];
				if (j >= 4) { // unwhiten data bytes
    6aba:	2b03      	cmp	r3, #3
		for (j = 0; j < 4+3+3; ++j) {
			u8 byte = 0;
			for (k = 0; k < 8; k++) {
				int offset = k + (j * 8) + i - 32;
				if (offset >= DMA_SIZE*8*2) break;
				int bit = unpacked[offset];
    6abc:	f814 4c20 	ldrb.w	r4, [r4, #-32]
				if (j >= 4) { // unwhiten data bytes
    6ac0:	dd0c      	ble.n	6adc <cb_le_promisc+0xf4>
					bit ^= whitening[idx];
    6ac2:	eb07 0e00 	add.w	lr, r7, r0
    6ac6:	f89e e028 	ldrb.w	lr, [lr, #40]	; 0x28
					idx = (idx + 1) % sizeof(whitening);
    6aca:	3001      	adds	r0, #1
			for (k = 0; k < 8; k++) {
				int offset = k + (j * 8) + i - 32;
				if (offset >= DMA_SIZE*8*2) break;
				int bit = unpacked[offset];
				if (j >= 4) { // unwhiten data bytes
					bit ^= whitening[idx];
    6acc:	ea84 040e 	eor.w	r4, r4, lr
					idx = (idx + 1) % sizeof(whitening);
    6ad0:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
    6ad4:	fbb0 f9fe 	udiv	r9, r0, lr
    6ad8:	fb0e 0019 	mls	r0, lr, r9, r0
				}
				byte |= bit << k;
    6adc:	4094      	lsls	r4, r2

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
		for (j = 0; j < 4+3+3; ++j) {
			u8 byte = 0;
			for (k = 0; k < 8; k++) {
    6ade:	3201      	adds	r2, #1
				int bit = unpacked[offset];
				if (j >= 4) { // unwhiten data bytes
					bit ^= whitening[idx];
					idx = (idx + 1) % sizeof(whitening);
				}
				byte |= bit << k;
    6ae0:	4321      	orrs	r1, r4

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
		for (j = 0; j < 4+3+3; ++j) {
			u8 byte = 0;
			for (k = 0; k < 8; k++) {
    6ae2:	2a08      	cmp	r2, #8
				int bit = unpacked[offset];
				if (j >= 4) { // unwhiten data bytes
					bit ^= whitening[idx];
					idx = (idx + 1) % sizeof(whitening);
				}
				byte |= bit << k;
    6ae4:	b2c9      	uxtb	r1, r1

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
		for (j = 0; j < 4+3+3; ++j) {
			u8 byte = 0;
			for (k = 0; k < 8; k++) {
    6ae6:	d1e6      	bne.n	6ab6 <cb_le_promisc+0xce>
					bit ^= whitening[idx];
					idx = (idx + 1) % sizeof(whitening);
				}
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
    6ae8:	4c21      	ldr	r4, [pc, #132]	; (6b70 <cb_le_promisc+0x188>)
    6aea:	6822      	ldr	r2, [r4, #0]
    6aec:	54d1      	strb	r1, [r2, r3]
		if (matching < 0)
			continue;

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
		for (j = 0; j < 4+3+3; ++j) {
    6aee:	3301      	adds	r3, #1
    6af0:	2b0a      	cmp	r3, #10
    6af2:	d1dc      	bne.n	6aae <cb_le_promisc+0xc6>
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
    6af4:	6823      	ldr	r3, [r4, #0]
    6af6:	78d9      	ldrb	r1, [r3, #3]
				 (idle_rxbuf[2] << 16) |
    6af8:	6823      	ldr	r3, [r4, #0]
    6afa:	789b      	ldrb	r3, [r3, #2]
				 (idle_rxbuf[1] <<  8) |
    6afc:	6822      	ldr	r2, [r4, #0]
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
				 (idle_rxbuf[2] << 16) |
    6afe:	041b      	lsls	r3, r3, #16
				 (idle_rxbuf[1] <<  8) |
    6b00:	7850      	ldrb	r0, [r2, #1]
				 (idle_rxbuf[0]);
    6b02:	6822      	ldr	r2, [r4, #0]
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
    6b04:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
				 (idle_rxbuf[2] << 16) |
				 (idle_rxbuf[1] <<  8) |
				 (idle_rxbuf[0]);
    6b08:	7812      	ldrb	r2, [r2, #0]
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
				 (idle_rxbuf[2] << 16) |
    6b0a:	4313      	orrs	r3, r2
				 (idle_rxbuf[1] <<  8) |
				 (idle_rxbuf[0]);
		see_aa(aa);
    6b0c:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
    6b10:	f7ff ff3c 	bl	698c <see_aa>

		enqueue(LE_PACKET, (uint8_t*)idle_rxbuf);
    6b14:	6821      	ldr	r1, [r4, #0]
    6b16:	2001      	movs	r0, #1
    6b18:	f7fd fcf6 	bl	4508 <enqueue>
    6b1c:	3501      	adds	r5, #1
			idx = (idx + 1) % sizeof(whitening);
		}
	}

	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
    6b1e:	4545      	cmp	r5, r8
    6b20:	d19e      	bne.n	6a60 <cb_le_promisc+0x78>
    6b22:	2300      	movs	r3, #0
    6b24:	4a13      	ldr	r2, [pc, #76]	; (6b74 <cb_le_promisc+0x18c>)
    6b26:	eb02 01c3 	add.w	r1, r2, r3, lsl #3

	}

	// once we see an AA 5 times, start following it
	for (i = 0; i < AA_LIST_SIZE; ++i) {
		if (le_promisc.active_aa[i].count > 3) {
    6b2a:	6849      	ldr	r1, [r1, #4]
    6b2c:	2903      	cmp	r1, #3
    6b2e:	dd11      	ble.n	6b54 <cb_le_promisc+0x16c>
			le_set_access_address(le_promisc.active_aa[i].aa);
    6b30:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
    6b34:	f7fd fd36 	bl	45a4 <le_set_access_address>
			data_cb = cb_follow_le;
    6b38:	4b0f      	ldr	r3, [pc, #60]	; (6b78 <cb_le_promisc+0x190>)
    6b3a:	4a10      	ldr	r2, [pc, #64]	; (6b7c <cb_le_promisc+0x194>)
			packet_cb = promisc_follow_cb;
			le.crc_verify = 0;
    6b3c:	2400      	movs	r4, #0

	// once we see an AA 5 times, start following it
	for (i = 0; i < AA_LIST_SIZE; ++i) {
		if (le_promisc.active_aa[i].count > 3) {
			le_set_access_address(le_promisc.active_aa[i].aa);
			data_cb = cb_follow_le;
    6b3e:	625a      	str	r2, [r3, #36]	; 0x24
			packet_cb = promisc_follow_cb;
    6b40:	4a0f      	ldr	r2, [pc, #60]	; (6b80 <cb_le_promisc+0x198>)
			le.crc_verify = 0;
			le_promisc_state(0, &le.access_address, 4);
    6b42:	4620      	mov	r0, r4
	// once we see an AA 5 times, start following it
	for (i = 0; i < AA_LIST_SIZE; ++i) {
		if (le_promisc.active_aa[i].count > 3) {
			le_set_access_address(le_promisc.active_aa[i].aa);
			data_cb = cb_follow_le;
			packet_cb = promisc_follow_cb;
    6b44:	619a      	str	r2, [r3, #24]
			le.crc_verify = 0;
			le_promisc_state(0, &le.access_address, 4);
    6b46:	490f      	ldr	r1, [pc, #60]	; (6b84 <cb_le_promisc+0x19c>)
    6b48:	2204      	movs	r2, #4
	for (i = 0; i < AA_LIST_SIZE; ++i) {
		if (le_promisc.active_aa[i].count > 3) {
			le_set_access_address(le_promisc.active_aa[i].aa);
			data_cb = cb_follow_le;
			packet_cb = promisc_follow_cb;
			le.crc_verify = 0;
    6b4a:	6174      	str	r4, [r6, #20]
			le_promisc_state(0, &le.access_address, 4);
    6b4c:	f7ff fdfe 	bl	674c <le_promisc_state>
			// quit using the old stuff and switch to sync mode
			return 0;
    6b50:	4620      	mov	r0, r4
    6b52:	e003      	b.n	6b5c <cb_le_promisc+0x174>
		enqueue(LE_PACKET, (uint8_t*)idle_rxbuf);

	}

	// once we see an AA 5 times, start following it
	for (i = 0; i < AA_LIST_SIZE; ++i) {
    6b54:	3301      	adds	r3, #1
    6b56:	2b20      	cmp	r3, #32
    6b58:	d1e4      	bne.n	6b24 <cb_le_promisc+0x13c>
			// quit using the old stuff and switch to sync mode
			return 0;
		}
	}

	return 1;
    6b5a:	2001      	movs	r0, #1
}
    6b5c:	b015      	add	sp, #84	; 0x54
    6b5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    6b62:	bf00      	nop
    6b64:	1000044c 	.word	0x1000044c
    6b68:	00009f30 	.word	0x00009f30
    6b6c:	0000a7c8 	.word	0x0000a7c8
    6b70:	10001180 	.word	0x10001180
    6b74:	10001068 	.word	0x10001068
    6b78:	10000e34 	.word	0x10000e34
    6b7c:	00004669 	.word	0x00004669
    6b80:	00006919 	.word	0x00006919
    6b84:	10000450 	.word	0x10000450

00006b88 <bt_promisc_le>:

void bt_promisc_le() {
    6b88:	b538      	push	{r3, r4, r5, lr}
	while (requested_mode == MODE_BT_PROMISC_LE) {
    6b8a:	4d16      	ldr	r5, [pc, #88]	; (6be4 <bt_promisc_le+0x5c>)
    6b8c:	7cab      	ldrb	r3, [r5, #18]
    6b8e:	2b0a      	cmp	r3, #10
    6b90:	d126      	bne.n	6be0 <bt_promisc_le+0x58>
		reset_le_promisc();

		// jump to a random data channel and turn up the squelch
		if ((channel & 1) == 1)
    6b92:	4c15      	ldr	r4, [pc, #84]	; (6be8 <bt_promisc_le+0x60>)
	return 1;
}

void bt_promisc_le() {
	while (requested_mode == MODE_BT_PROMISC_LE) {
		reset_le_promisc();
    6b94:	f7fe ff5e 	bl	5a54 <reset_le_promisc>

		// jump to a random data channel and turn up the squelch
		if ((channel & 1) == 1)
    6b98:	8823      	ldrh	r3, [r4, #0]
    6b9a:	07db      	lsls	r3, r3, #31
			channel = 2440;
    6b9c:	bf44      	itt	mi
    6b9e:	f640 1388 	movwmi	r3, #2440	; 0x988
    6ba2:	8023      	strhmi	r3, [r4, #0]

		// if the PC hasn't given us AA, determine by listening
		if (!le.target_set) {
    6ba4:	6c23      	ldr	r3, [r4, #64]	; 0x40
    6ba6:	b94b      	cbnz	r3, 6bbc <bt_promisc_le+0x34>
			// cs_threshold_req = -80;
			cs_threshold_calc_and_set(channel);
    6ba8:	4b0f      	ldr	r3, [pc, #60]	; (6be8 <bt_promisc_le+0x60>)
    6baa:	8818      	ldrh	r0, [r3, #0]
    6bac:	b280      	uxth	r0, r0
    6bae:	f000 ff85 	bl	7abc <cs_threshold_calc_and_set>
			data_cb = cb_le_promisc;
    6bb2:	4b0e      	ldr	r3, [pc, #56]	; (6bec <bt_promisc_le+0x64>)
			bt_generic_le(MODE_BT_PROMISC_LE);
    6bb4:	200a      	movs	r0, #10

		// if the PC hasn't given us AA, determine by listening
		if (!le.target_set) {
			// cs_threshold_req = -80;
			cs_threshold_calc_and_set(channel);
			data_cb = cb_le_promisc;
    6bb6:	626b      	str	r3, [r5, #36]	; 0x24
			bt_generic_le(MODE_BT_PROMISC_LE);
    6bb8:	f7fe ff5c 	bl	5a74 <bt_generic_le>
		}

		// could have got mode change in middle of above
		if (requested_mode != MODE_BT_PROMISC_LE)
    6bbc:	7cad      	ldrb	r5, [r5, #18]
    6bbe:	b2ed      	uxtb	r5, r5
    6bc0:	2d0a      	cmp	r5, #10
    6bc2:	d10d      	bne.n	6be0 <bt_promisc_le+0x58>
			break;

		le_promisc_state(0, &le.access_address, 4);
    6bc4:	2000      	movs	r0, #0
    6bc6:	490a      	ldr	r1, [pc, #40]	; (6bf0 <bt_promisc_le+0x68>)
    6bc8:	2204      	movs	r2, #4
    6bca:	f7ff fdbf 	bl	674c <le_promisc_state>
		packet_cb = promisc_follow_cb;
    6bce:	4a09      	ldr	r2, [pc, #36]	; (6bf4 <bt_promisc_le+0x6c>)
    6bd0:	4b04      	ldr	r3, [pc, #16]	; (6be4 <bt_promisc_le+0x5c>)
		le.crc_verify = 0;
		bt_le_sync(MODE_BT_PROMISC_LE);
    6bd2:	4628      	mov	r0, r5
		// could have got mode change in middle of above
		if (requested_mode != MODE_BT_PROMISC_LE)
			break;

		le_promisc_state(0, &le.access_address, 4);
		packet_cb = promisc_follow_cb;
    6bd4:	619a      	str	r2, [r3, #24]
		le.crc_verify = 0;
    6bd6:	2300      	movs	r3, #0
    6bd8:	6163      	str	r3, [r4, #20]
		bt_le_sync(MODE_BT_PROMISC_LE);
    6bda:	f7ff f95b 	bl	5e94 <bt_le_sync>
    6bde:	e7d4      	b.n	6b8a <bt_promisc_le+0x2>
    6be0:	bd38      	pop	{r3, r4, r5, pc}
    6be2:	bf00      	nop
    6be4:	10000e34 	.word	0x10000e34
    6be8:	1000044c 	.word	0x1000044c
    6bec:	000069e9 	.word	0x000069e9
    6bf0:	10000450 	.word	0x10000450
    6bf4:	00006919 	.word	0x00006919

00006bf8 <bt_slave_le>:
	}
}

void bt_slave_le() {
    6bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6bfc:	b08b      	sub	sp, #44	; 0x2c
	int i, j;
	int num_adv_ind = 1;
	int fin_adv_len = 0;
	u8 **adv_ind;
	u8 adv_ind_len;
	u16 ch[] = {2402, 2426, 2480};
    6bfe:	4981      	ldr	r1, [pc, #516]	; (6e04 <bt_slave_le+0x20c>)

	u8 adv_overhead[20] = {0x42, 0x1d,	// adv_nonconn_ind, length 29 (0001 1101)
    6c00:	aa05      	add	r2, sp, #20
	int i, j;
	int num_adv_ind = 1;
	int fin_adv_len = 0;
	u8 **adv_ind;
	u8 adv_ind_len;
	u16 ch[] = {2402, 2426, 2480};
    6c02:	888b      	ldrh	r3, [r1, #4]
    6c04:	6808      	ldr	r0, [r1, #0]
    6c06:	f8ad 3010 	strh.w	r3, [sp, #16]
    6c0a:	9003      	str	r0, [sp, #12]

	u8 adv_overhead[20] = {0x42, 0x1d,	// adv_nonconn_ind, length 29 (0001 1101)
    6c0c:	1d8b      	adds	r3, r1, #6
    6c0e:	f101 0516 	add.w	r5, r1, #22
    6c12:	6818      	ldr	r0, [r3, #0]
    6c14:	6859      	ldr	r1, [r3, #4]
    6c16:	4614      	mov	r4, r2
    6c18:	c403      	stmia	r4!, {r0, r1}
    6c1a:	3308      	adds	r3, #8
    6c1c:	42ab      	cmp	r3, r5
    6c1e:	4622      	mov	r2, r4
    6c20:	d1f7      	bne.n	6c12 <bt_slave_le+0x1a>
    6c22:	6818      	ldr	r0, [r3, #0]
						   0x12, 0x16, 0xaa, 0xfe, // len(3 + URL frame + Eddystone URL), type, eddystone UUID
						   0x10, 0x00, 0x02, // URL frame - frametype(URL), tx power, URL scheme prefix (0x02: http://)
						   0xaa }; // preamble 0xaa

	for (i = 0; i < 6; i++)
		slave_mac_address[i] = slave_mac_address_data[i];
    6c24:	4a78      	ldr	r2, [pc, #480]	; (6e08 <bt_slave_le+0x210>)
	int fin_adv_len = 0;
	u8 **adv_ind;
	u8 adv_ind_len;
	u16 ch[] = {2402, 2426, 2480};

	u8 adv_overhead[20] = {0x42, 0x1d,	// adv_nonconn_ind, length 29 (0001 1101)
    6c26:	6020      	str	r0, [r4, #0]
						   0x12, 0x16, 0xaa, 0xfe, // len(3 + URL frame + Eddystone URL), type, eddystone UUID
						   0x10, 0x00, 0x02, // URL frame - frametype(URL), tx power, URL scheme prefix (0x02: http://)
						   0xaa }; // preamble 0xaa

	for (i = 0; i < 6; i++)
		slave_mac_address[i] = slave_mac_address_data[i];
    6c28:	6814      	ldr	r4, [r2, #0]
						   0x03, 0x03, 0xaa, 0xfe, // service advertised - len, type, eddystone UUID
						   0x12, 0x16, 0xaa, 0xfe, // len(3 + URL frame + Eddystone URL), type, eddystone UUID
						   0x10, 0x00, 0x02, // URL frame - frametype(URL), tx power, URL scheme prefix (0x02: http://)
						   0xaa }; // preamble 0xaa

	for (i = 0; i < 6; i++)
    6c2a:	2300      	movs	r3, #0
    6c2c:	4692      	mov	sl, r2
		slave_mac_address[i] = slave_mac_address_data[i];
    6c2e:	4977      	ldr	r1, [pc, #476]	; (6e0c <bt_slave_le+0x214>)
    6c30:	5ce0      	ldrb	r0, [r4, r3]
    6c32:	f101 0240 	add.w	r2, r1, #64	; 0x40
    6c36:	5498      	strb	r0, [r3, r2]
						   0x03, 0x03, 0xaa, 0xfe, // service advertised - len, type, eddystone UUID
						   0x12, 0x16, 0xaa, 0xfe, // len(3 + URL frame + Eddystone URL), type, eddystone UUID
						   0x10, 0x00, 0x02, // URL frame - frametype(URL), tx power, URL scheme prefix (0x02: http://)
						   0xaa }; // preamble 0xaa

	for (i = 0; i < 6; i++)
    6c38:	3301      	adds	r3, #1
    6c3a:	2b06      	cmp	r3, #6
    6c3c:	468b      	mov	fp, r1
    6c3e:	d1f6      	bne.n	6c2e <bt_slave_le+0x36>
		slave_mac_address[i] = slave_mac_address_data[i];

	// Standards said maximum advertising channel PDU length 39 bytes (adv payload 19 + 1 (preamble))
	// There's a probem, actual maximum length 34 bytes (adv payload 14 + 1 (preamble)) in ubertooth
	// Nexsus 5 smartphone can not receive BLE packet which has length over 31 bytes (adv payload 11 + 1 (preamble))
	fin_adv_len = (dlen-6) % 11;
    6c40:	6a0a      	ldr	r2, [r1, #32]
    6c42:	230b      	movs	r3, #11
    6c44:	f1a2 0806 	sub.w	r8, r2, #6
    6c48:	fb98 f6f3 	sdiv	r6, r8, r3
	if (dlen > 11 + 6) {
    6c4c:	2a11      	cmp	r2, #17
		slave_mac_address[i] = slave_mac_address_data[i];

	// Standards said maximum advertising channel PDU length 39 bytes (adv payload 19 + 1 (preamble))
	// There's a probem, actual maximum length 34 bytes (adv payload 14 + 1 (preamble)) in ubertooth
	// Nexsus 5 smartphone can not receive BLE packet which has length over 31 bytes (adv payload 11 + 1 (preamble))
	fin_adv_len = (dlen-6) % 11;
    6c4e:	fb03 8816 	mls	r8, r3, r6, r8
	if (dlen > 11 + 6) {
    6c52:	dd04      	ble.n	6c5e <bt_slave_le+0x66>
		num_adv_ind = (dlen-6)/11 + 1;
		fin_adv_len = (dlen-6) % 11;
		if (fin_adv_len == 0) {
    6c54:	f1b8 0f00 	cmp.w	r8, #0
    6c58:	d003      	beq.n	6c62 <bt_slave_le+0x6a>
	// Standards said maximum advertising channel PDU length 39 bytes (adv payload 19 + 1 (preamble))
	// There's a probem, actual maximum length 34 bytes (adv payload 14 + 1 (preamble)) in ubertooth
	// Nexsus 5 smartphone can not receive BLE packet which has length over 31 bytes (adv payload 11 + 1 (preamble))
	fin_adv_len = (dlen-6) % 11;
	if (dlen > 11 + 6) {
		num_adv_ind = (dlen-6)/11 + 1;
    6c5a:	3601      	adds	r6, #1
    6c5c:	e002      	b.n	6c64 <bt_slave_le+0x6c>
}

void bt_slave_le() {
	u32 calc_crc;
	int i, j;
	int num_adv_ind = 1;
    6c5e:	2601      	movs	r6, #1
    6c60:	e000      	b.n	6c64 <bt_slave_le+0x6c>
	fin_adv_len = (dlen-6) % 11;
	if (dlen > 11 + 6) {
		num_adv_ind = (dlen-6)/11 + 1;
		fin_adv_len = (dlen-6) % 11;
		if (fin_adv_len == 0) {
			fin_adv_len = 11;
    6c62:	4698      	mov	r8, r3
			num_adv_ind = num_adv_ind - 1;}
	}

	adv_ind = (u8**) malloc(sizeof(u8*)*num_adv_ind);
    6c64:	00b5      	lsls	r5, r6, #2
    6c66:	4628      	mov	r0, r5
    6c68:	f002 fc7c 	bl	9564 <malloc>
	for (i=0; i< num_adv_ind-1; i++) {
    6c6c:	2700      	movs	r7, #0
		if (fin_adv_len == 0) {
			fin_adv_len = 11;
			num_adv_ind = num_adv_ind - 1;}
	}

	adv_ind = (u8**) malloc(sizeof(u8*)*num_adv_ind);
    6c6e:	4604      	mov	r4, r0
	for (i=0; i< num_adv_ind-1; i++) {
    6c70:	f106 39ff 	add.w	r9, r6, #4294967295	; 0xffffffff
    6c74:	454f      	cmp	r7, r9
    6c76:	da06      	bge.n	6c86 <bt_slave_le+0x8e>
		adv_ind[i] = (u8*) malloc(sizeof(u8)*31);
    6c78:	201f      	movs	r0, #31
    6c7a:	f002 fc73 	bl	9564 <malloc>
    6c7e:	f844 0027 	str.w	r0, [r4, r7, lsl #2]
			fin_adv_len = 11;
			num_adv_ind = num_adv_ind - 1;}
	}

	adv_ind = (u8**) malloc(sizeof(u8*)*num_adv_ind);
	for (i=0; i< num_adv_ind-1; i++) {
    6c82:	3701      	adds	r7, #1
    6c84:	e7f4      	b.n	6c70 <bt_slave_le+0x78>
		adv_ind[i] = (u8*) malloc(sizeof(u8)*31);
	}
	adv_ind[num_adv_ind-1] = (u8*) malloc(sizeof(u8)*(fin_adv_len + 1 + 3 + 4 + 4 + 6 + 2 + 3));
    6c86:	f108 0017 	add.w	r0, r8, #23
    6c8a:	f002 fc6b 	bl	9564 <malloc>
    6c8e:	3d04      	subs	r5, #4
    6c90:	5160      	str	r0, [r4, r5]

	for (i=0; i< num_adv_ind; i++) {
    6c92:	2500      	movs	r5, #0
    6c94:	462f      	mov	r7, r5
    6c96:	42b7      	cmp	r7, r6
    6c98:	da60      	bge.n	6d5c <bt_slave_le+0x164>
    6c9a:	2300      	movs	r3, #0
		for (j=0; j<20; j++) adv_ind[i][j] = adv_overhead[j];
    6c9c:	a805      	add	r0, sp, #20
    6c9e:	5cc1      	ldrb	r1, [r0, r3]
    6ca0:	5962      	ldr	r2, [r4, r5]
    6ca2:	54d1      	strb	r1, [r2, r3]
    6ca4:	3301      	adds	r3, #1
    6ca6:	2b14      	cmp	r3, #20
    6ca8:	d1f8      	bne.n	6c9c <bt_slave_le+0xa4>
    6caa:	2305      	movs	r3, #5
		for (j=0; j<6; j++) adv_ind[i][j+2] = slave_mac_address[5-j];
    6cac:	4958      	ldr	r1, [pc, #352]	; (6e10 <bt_slave_le+0x218>)
    6cae:	5962      	ldr	r2, [r4, r5]
    6cb0:	5cc8      	ldrb	r0, [r1, r3]
    6cb2:	f1c3 0107 	rsb	r1, r3, #7
    6cb6:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
    6cba:	5450      	strb	r0, [r2, r1]
    6cbc:	d2f6      	bcs.n	6cac <bt_slave_le+0xb4>
		adv_ind[i][17] = (u8) num_adv_ind;
    6cbe:	5963      	ldr	r3, [r4, r5]
		adv_ind[i][19] = adv_overhead[19] + (u8) i;
    6cc0:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
	adv_ind[num_adv_ind-1] = (u8*) malloc(sizeof(u8)*(fin_adv_len + 1 + 3 + 4 + 4 + 6 + 2 + 3));

	for (i=0; i< num_adv_ind; i++) {
		for (j=0; j<20; j++) adv_ind[i][j] = adv_overhead[j];
		for (j=0; j<6; j++) adv_ind[i][j+2] = slave_mac_address[5-j];
		adv_ind[i][17] = (u8) num_adv_ind;
    6cc4:	745e      	strb	r6, [r3, #17]
		adv_ind[i][19] = adv_overhead[19] + (u8) i;
    6cc6:	5963      	ldr	r3, [r4, r5]
    6cc8:	443a      	add	r2, r7
		if (i < num_adv_ind -1) {
    6cca:	454f      	cmp	r7, r9

	for (i=0; i< num_adv_ind; i++) {
		for (j=0; j<20; j++) adv_ind[i][j] = adv_overhead[j];
		for (j=0; j<6; j++) adv_ind[i][j+2] = slave_mac_address[5-j];
		adv_ind[i][17] = (u8) num_adv_ind;
		adv_ind[i][19] = adv_overhead[19] + (u8) i;
    6ccc:	74da      	strb	r2, [r3, #19]
		if (i < num_adv_ind -1) {
    6cce:	da0e      	bge.n	6cee <bt_slave_le+0xf6>
    6cd0:	210b      	movs	r1, #11
    6cd2:	4379      	muls	r1, r7
    6cd4:	2314      	movs	r3, #20
			for (j=0; j<11; j++) adv_ind[i][j+20] = slave_mac_address_data[6+11*i+j];
    6cd6:	f8da 2000 	ldr.w	r2, [sl]
    6cda:	440a      	add	r2, r1
    6cdc:	441a      	add	r2, r3
    6cde:	f812 0c0e 	ldrb.w	r0, [r2, #-14]
    6ce2:	5962      	ldr	r2, [r4, r5]
    6ce4:	54d0      	strb	r0, [r2, r3]
    6ce6:	3301      	adds	r3, #1
    6ce8:	2b1f      	cmp	r3, #31
    6cea:	d1f4      	bne.n	6cd6 <bt_slave_le+0xde>
    6cec:	e021      	b.n	6d32 <bt_slave_le+0x13a>
    6cee:	f04f 0e0b 	mov.w	lr, #11
			adv_ind_len = (u8) 31;
		} else {
			u8 tot_len = (u8)(fin_adv_len + 18);
    6cf2:	fa5f f288 	uxtb.w	r2, r8
    6cf6:	fb0e fe07 	mul.w	lr, lr, r7
			u8 adv_len = (u8)(fin_adv_len + 7);
    6cfa:	1dd3      	adds	r3, r2, #7
    6cfc:	b2db      	uxtb	r3, r3
		adv_ind[i][19] = adv_overhead[19] + (u8) i;
		if (i < num_adv_ind -1) {
			for (j=0; j<11; j++) adv_ind[i][j+20] = slave_mac_address_data[6+11*i+j];
			adv_ind_len = (u8) 31;
		} else {
			u8 tot_len = (u8)(fin_adv_len + 18);
    6cfe:	f102 0012 	add.w	r0, r2, #18
			u8 adv_len = (u8)(fin_adv_len + 7);
    6d02:	9301      	str	r3, [sp, #4]
		adv_ind[i][19] = adv_overhead[19] + (u8) i;
		if (i < num_adv_ind -1) {
			for (j=0; j<11; j++) adv_ind[i][j+20] = slave_mac_address_data[6+11*i+j];
			adv_ind_len = (u8) 31;
		} else {
			u8 tot_len = (u8)(fin_adv_len + 18);
    6d04:	b2c0      	uxtb	r0, r0
			u8 adv_len = (u8)(fin_adv_len + 7);
			for (j=0; j<fin_adv_len; j++) adv_ind[i][j+20] = slave_mac_address_data[6+11*i+j];
    6d06:	2300      	movs	r3, #0
    6d08:	4543      	cmp	r3, r8
    6d0a:	da0b      	bge.n	6d24 <bt_slave_le+0x12c>
    6d0c:	493e      	ldr	r1, [pc, #248]	; (6e08 <bt_slave_le+0x210>)
    6d0e:	6809      	ldr	r1, [r1, #0]
    6d10:	4471      	add	r1, lr
    6d12:	4419      	add	r1, r3
    6d14:	f891 c006 	ldrb.w	ip, [r1, #6]
    6d18:	5961      	ldr	r1, [r4, r5]
    6d1a:	4419      	add	r1, r3
    6d1c:	f881 c014 	strb.w	ip, [r1, #20]
    6d20:	3301      	adds	r3, #1
    6d22:	e7f1      	b.n	6d08 <bt_slave_le+0x110>
			adv_ind[i][1] = tot_len;
    6d24:	5963      	ldr	r3, [r4, r5]
			adv_ind[i][12] = adv_len;
			adv_ind_len = (u8) (fin_adv_len + 20);
    6d26:	3214      	adds	r2, #20
			adv_ind_len = (u8) 31;
		} else {
			u8 tot_len = (u8)(fin_adv_len + 18);
			u8 adv_len = (u8)(fin_adv_len + 7);
			for (j=0; j<fin_adv_len; j++) adv_ind[i][j+20] = slave_mac_address_data[6+11*i+j];
			adv_ind[i][1] = tot_len;
    6d28:	7058      	strb	r0, [r3, #1]
			adv_ind[i][12] = adv_len;
    6d2a:	5963      	ldr	r3, [r4, r5]
    6d2c:	9801      	ldr	r0, [sp, #4]
    6d2e:	7318      	strb	r0, [r3, #12]
			adv_ind_len = (u8) (fin_adv_len + 20);
    6d30:	b2d3      	uxtb	r3, r2
		}

		calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind[i], adv_ind_len);
    6d32:	4a38      	ldr	r2, [pc, #224]	; (6e14 <bt_slave_le+0x21c>)
    6d34:	5961      	ldr	r1, [r4, r5]
    6d36:	6910      	ldr	r0, [r2, #16]
    6d38:	461a      	mov	r2, r3
    6d3a:	9300      	str	r3, [sp, #0]
    6d3c:	f000 fcf6 	bl	772c <btle_calc_crc>
		adv_ind_len = (int) adv_ind_len;
		adv_ind[i][adv_ind_len+0] = (calc_crc >> 0) & 0xff;
    6d40:	5962      	ldr	r2, [r4, r5]
    6d42:	9b00      	ldr	r3, [sp, #0]
		adv_ind[i][adv_ind_len+1] = (calc_crc >> 8) & 0xff;
    6d44:	0a01      	lsrs	r1, r0, #8
			adv_ind_len = (u8) (fin_adv_len + 20);
		}

		calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind[i], adv_ind_len);
		adv_ind_len = (int) adv_ind_len;
		adv_ind[i][adv_ind_len+0] = (calc_crc >> 0) & 0xff;
    6d46:	54d0      	strb	r0, [r2, r3]
		adv_ind[i][adv_ind_len+1] = (calc_crc >> 8) & 0xff;
    6d48:	5962      	ldr	r2, [r4, r5]
		adv_ind[i][adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    6d4a:	0c00      	lsrs	r0, r0, #16
		}

		calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind[i], adv_ind_len);
		adv_ind_len = (int) adv_ind_len;
		adv_ind[i][adv_ind_len+0] = (calc_crc >> 0) & 0xff;
		adv_ind[i][adv_ind_len+1] = (calc_crc >> 8) & 0xff;
    6d4c:	441a      	add	r2, r3
    6d4e:	7051      	strb	r1, [r2, #1]
		adv_ind[i][adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    6d50:	5962      	ldr	r2, [r4, r5]
	for (i=0; i< num_adv_ind-1; i++) {
		adv_ind[i] = (u8*) malloc(sizeof(u8)*31);
	}
	adv_ind[num_adv_ind-1] = (u8*) malloc(sizeof(u8)*(fin_adv_len + 1 + 3 + 4 + 4 + 6 + 2 + 3));

	for (i=0; i< num_adv_ind; i++) {
    6d52:	3701      	adds	r7, #1

		calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind[i], adv_ind_len);
		adv_ind_len = (int) adv_ind_len;
		adv_ind[i][adv_ind_len+0] = (calc_crc >> 0) & 0xff;
		adv_ind[i][adv_ind_len+1] = (calc_crc >> 8) & 0xff;
		adv_ind[i][adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    6d54:	4413      	add	r3, r2
    6d56:	7098      	strb	r0, [r3, #2]
    6d58:	3504      	adds	r5, #4
    6d5a:	e79c      	b.n	6c96 <bt_slave_le+0x9e>
	}

	clkn_start();
    6d5c:	f000 ff46 	bl	7bec <clkn_start>

	// spam advertising packets
	while (requested_mode == MODE_BT_SLAVE_LE) {
    6d60:	f89b 2012 	ldrb.w	r2, [fp, #18]
    6d64:	4b29      	ldr	r3, [pc, #164]	; (6e0c <bt_slave_le+0x214>)
    6d66:	2a0c      	cmp	r2, #12
    6d68:	d12e      	bne.n	6dc8 <bt_slave_le+0x1d0>
		if (requested_mode != mode) break;
    6d6a:	7c9a      	ldrb	r2, [r3, #18]
    6d6c:	7c5b      	ldrb	r3, [r3, #17]
    6d6e:	429a      	cmp	r2, r3
    6d70:	d12a      	bne.n	6dc8 <bt_slave_le+0x1d0>
		ICER0 = ICER0_ICE_USB;
    6d72:	4b29      	ldr	r3, [pc, #164]	; (6e18 <bt_slave_le+0x220>)
    6d74:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    6d78:	601a      	str	r2, [r3, #0]
		ICER0 = ICER0_ICE_DMA;
    6d7a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    6d7e:	601a      	str	r2, [r3, #0]
    6d80:	2700      	movs	r7, #0
	for (i=0; i< num_adv_ind-1; i++) {
		adv_ind[i] = (u8*) malloc(sizeof(u8)*31);
	}
	adv_ind[num_adv_ind-1] = (u8*) malloc(sizeof(u8)*(fin_adv_len + 1 + 3 + 4 + 4 + 6 + 2 + 3));

	for (i=0; i< num_adv_ind; i++) {
    6d82:	2500      	movs	r5, #0
	while (requested_mode == MODE_BT_SLAVE_LE) {
		if (requested_mode != mode) break;
		ICER0 = ICER0_ICE_USB;
		ICER0 = ICER0_ICE_DMA;
		for(i=0; i<3; i++) {
			for(j=0; j<num_adv_ind; j++) {
    6d84:	42b5      	cmp	r5, r6
    6d86:	da12      	bge.n	6dae <bt_slave_le+0x1b6>
				if (j < num_adv_ind -1) {
    6d88:	454d      	cmp	r5, r9
    6d8a:	ab03      	add	r3, sp, #12
    6d8c:	da02      	bge.n	6d94 <bt_slave_le+0x19c>
					adv_ind_len = (u8) (31 + 3);
					le_transmit(0x8e89bed7, adv_ind_len, adv_ind[j], ch[i]);
    6d8e:	4823      	ldr	r0, [pc, #140]	; (6e1c <bt_slave_le+0x224>)
    6d90:	2122      	movs	r1, #34	; 0x22
    6d92:	e003      	b.n	6d9c <bt_slave_le+0x1a4>
				} else {
					adv_ind_len = (u8) (fin_adv_len + 20 + 3);
    6d94:	f108 0117 	add.w	r1, r8, #23
					le_transmit(0x8e89bed7, adv_ind_len, adv_ind[j], ch[i]);
    6d98:	4820      	ldr	r0, [pc, #128]	; (6e1c <bt_slave_le+0x224>)
    6d9a:	b2c9      	uxtb	r1, r1
    6d9c:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
    6da0:	5bdb      	ldrh	r3, [r3, r7]
    6da2:	f7fe fa5f 	bl	5264 <le_transmit>
	while (requested_mode == MODE_BT_SLAVE_LE) {
		if (requested_mode != mode) break;
		ICER0 = ICER0_ICE_USB;
		ICER0 = ICER0_ICE_DMA;
		for(i=0; i<3; i++) {
			for(j=0; j<num_adv_ind; j++) {
    6da6:	3501      	adds	r5, #1
					le_transmit(0x8e89bed7, adv_ind_len, adv_ind[j], ch[i]);
				} else {
					adv_ind_len = (u8) (fin_adv_len + 20 + 3);
					le_transmit(0x8e89bed7, adv_ind_len, adv_ind[j], ch[i]);
				}
				msleep(10);
    6da8:	f7fe f8f0 	bl	4f8c <msleep.constprop.3>
    6dac:	e7ea      	b.n	6d84 <bt_slave_le+0x18c>
    6dae:	3702      	adds	r7, #2
	// spam advertising packets
	while (requested_mode == MODE_BT_SLAVE_LE) {
		if (requested_mode != mode) break;
		ICER0 = ICER0_ICE_USB;
		ICER0 = ICER0_ICE_DMA;
		for(i=0; i<3; i++) {
    6db0:	2f06      	cmp	r7, #6
    6db2:	d1e6      	bne.n	6d82 <bt_slave_le+0x18a>
				}
				msleep(10);
			}
			//msleep(5);
		}
		ISER0 = ISER0_ISE_USB;
    6db4:	4b1a      	ldr	r3, [pc, #104]	; (6e20 <bt_slave_le+0x228>)
    6db6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    6dba:	601a      	str	r2, [r3, #0]
		ISER0 = ISER0_ISE_DMA;
    6dbc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    6dc0:	601a      	str	r2, [r3, #0]
		msleep(10);
    6dc2:	f7fe f8e3 	bl	4f8c <msleep.constprop.3>
    6dc6:	e7cb      	b.n	6d60 <bt_slave_le+0x168>
	}
	free(slave_mac_address_data);	
    6dc8:	f8da 0000 	ldr.w	r0, [sl]
    6dcc:	f002 fbd2 	bl	9574 <free>
	free(adv_ind);
    6dd0:	4620      	mov	r0, r4
    6dd2:	f002 fbcf 	bl	9574 <free>
	for(i=0; i<num_adv_ind; i++)
    6dd6:	2500      	movs	r5, #0
    6dd8:	42b5      	cmp	r5, r6
    6dda:	da05      	bge.n	6de8 <bt_slave_le+0x1f0>
		free(adv_ind[i]);
    6ddc:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
    6de0:	f002 fbc8 	bl	9574 <free>
		ISER0 = ISER0_ISE_DMA;
		msleep(10);
	}
	free(slave_mac_address_data);	
	free(adv_ind);
	for(i=0; i<num_adv_ind; i++)
    6de4:	3501      	adds	r5, #1
    6de6:	e7f7      	b.n	6dd8 <bt_slave_le+0x1e0>
		free(adv_ind[i]);
	ICER0 = ICER0_ICE_USB;
    6de8:	4b0b      	ldr	r3, [pc, #44]	; (6e18 <bt_slave_le+0x220>)
    6dea:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    6dee:	601a      	str	r2, [r3, #0]
	cc2400_idle();
    6df0:	f7fd fbe4 	bl	45bc <cc2400_idle>
	dio_ssp_stop ();
    6df4:	f000 fffe 	bl	7df4 <dio_ssp_stop>
	cs_trigger_disable();

}
    6df8:	b00b      	add	sp, #44	; 0x2c
    6dfa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	for(i=0; i<num_adv_ind; i++)
		free(adv_ind[i]);
	ICER0 = ICER0_ICE_USB;
	cc2400_idle();
	dio_ssp_stop ();
	cs_trigger_disable();
    6dfe:	f000 bea5 	b.w	7b4c <cs_trigger_disable>
    6e02:	bf00      	nop
    6e04:	0000a7d8 	.word	0x0000a7d8
    6e08:	100014e0 	.word	0x100014e0
    6e0c:	10000e34 	.word	0x10000e34
    6e10:	10000e74 	.word	0x10000e74
    6e14:	1000044c 	.word	0x1000044c
    6e18:	e000e180 	.word	0xe000e180
    6e1c:	8e89bed7 	.word	0x8e89bed7
    6e20:	e000e100 	.word	0xe000e100

00006e24 <bt_sync_le>:

}

void bt_sync_le() {
    6e24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    6e28:	b087      	sub	sp, #28
	int num_adv_ind = 1;
	u8 adv_ind_len;
	u8 *adv_ind;
	u16 ch[] = {2402, 2426, 2480};

	u8 adv_sync[24] = {0x42, 0x16,	// adv_nonconn_ind, length 22 (0001 0110)
    6e2a:	4b31      	ldr	r3, [pc, #196]	; (6ef0 <bt_sync_le+0xcc>)
    6e2c:	466a      	mov	r2, sp
    6e2e:	f103 0618 	add.w	r6, r3, #24
    6e32:	466d      	mov	r5, sp
    6e34:	6818      	ldr	r0, [r3, #0]
    6e36:	6859      	ldr	r1, [r3, #4]
    6e38:	4614      	mov	r4, r2
    6e3a:	c403      	stmia	r4!, {r0, r1}
    6e3c:	3308      	adds	r3, #8
    6e3e:	42b3      	cmp	r3, r6
    6e40:	4622      	mov	r2, r4
    6e42:	d1f7      	bne.n	6e34 <bt_sync_le+0x10>

	// Standards said maximum advertising channel PDU length 39 bytes (adv payload 19 + 1 (preamble))
	// There's a probem, actual maximum length 34 bytes (adv payload 14 + 1 (preamble)) in ubertooth
	// Nexsus 5 smartphone can not receive BLE packet which has length over 31 bytes (adv payload 11 + 1 (preamble))
	adv_ind_len = 24; 
	adv_ind = (u8*) malloc(sizeof(u8)*24);
    6e44:	2018      	movs	r0, #24
    6e46:	f002 fb8d 	bl	9564 <malloc>

	for (i=0; i<24; i++)
    6e4a:	2300      	movs	r3, #0

	// Standards said maximum advertising channel PDU length 39 bytes (adv payload 19 + 1 (preamble))
	// There's a probem, actual maximum length 34 bytes (adv payload 14 + 1 (preamble)) in ubertooth
	// Nexsus 5 smartphone can not receive BLE packet which has length over 31 bytes (adv payload 11 + 1 (preamble))
	adv_ind_len = 24; 
	adv_ind = (u8*) malloc(sizeof(u8)*24);
    6e4c:	4604      	mov	r4, r0

	for (i=0; i<24; i++)
		adv_ind[i] = adv_sync[i];
    6e4e:	5cea      	ldrb	r2, [r5, r3]
    6e50:	54e2      	strb	r2, [r4, r3]
	// There's a probem, actual maximum length 34 bytes (adv payload 14 + 1 (preamble)) in ubertooth
	// Nexsus 5 smartphone can not receive BLE packet which has length over 31 bytes (adv payload 11 + 1 (preamble))
	adv_ind_len = 24; 
	adv_ind = (u8*) malloc(sizeof(u8)*24);

	for (i=0; i<24; i++)
    6e52:	3301      	adds	r3, #1
    6e54:	2b18      	cmp	r3, #24
    6e56:	d1fa      	bne.n	6e4e <bt_sync_le+0x2a>
    6e58:	2300      	movs	r3, #0
		adv_ind[i] = adv_sync[i];
	for (i=0; i<6; i++) 
		adv_ind[i+2] = slave_mac_address_data[5-i];
    6e5a:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 6f0c <bt_sync_le+0xe8>
    6e5e:	f1c3 0105 	rsb	r1, r3, #5
    6e62:	f8d8 2000 	ldr.w	r2, [r8]
    6e66:	5c51      	ldrb	r1, [r2, r1]
    6e68:	18e2      	adds	r2, r4, r3
	adv_ind_len = 24; 
	adv_ind = (u8*) malloc(sizeof(u8)*24);

	for (i=0; i<24; i++)
		adv_ind[i] = adv_sync[i];
	for (i=0; i<6; i++) 
    6e6a:	3301      	adds	r3, #1
    6e6c:	2b06      	cmp	r3, #6
		adv_ind[i+2] = slave_mac_address_data[5-i];
    6e6e:	7091      	strb	r1, [r2, #2]
	adv_ind_len = 24; 
	adv_ind = (u8*) malloc(sizeof(u8)*24);

	for (i=0; i<24; i++)
		adv_ind[i] = adv_sync[i];
	for (i=0; i<6; i++) 
    6e70:	d1f3      	bne.n	6e5a <bt_sync_le+0x36>
		adv_ind[i+2] = slave_mac_address_data[5-i];

	calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind, adv_ind_len);
    6e72:	4b20      	ldr	r3, [pc, #128]	; (6ef4 <bt_sync_le+0xd0>)
    6e74:	4621      	mov	r1, r4
    6e76:	2218      	movs	r2, #24
    6e78:	6918      	ldr	r0, [r3, #16]
    6e7a:	f000 fc57 	bl	772c <btle_calc_crc>
	adv_ind[adv_ind_len+1] = (calc_crc >> 8) & 0xff;
	adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;

	clkn_start();

	ICER0 = ICER0_ICE_USB;
    6e7e:	4e1e      	ldr	r6, [pc, #120]	; (6ef8 <bt_sync_le+0xd4>)
		adv_ind[i+2] = slave_mac_address_data[5-i];

	calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind, adv_ind_len);
	adv_ind_len = (int) adv_ind_len;
	adv_ind[adv_ind_len+0] = (calc_crc >> 0) & 0xff;
	adv_ind[adv_ind_len+1] = (calc_crc >> 8) & 0xff;
    6e80:	0a03      	lsrs	r3, r0, #8
	for (i=0; i<6; i++) 
		adv_ind[i+2] = slave_mac_address_data[5-i];

	calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind, adv_ind_len);
	adv_ind_len = (int) adv_ind_len;
	adv_ind[adv_ind_len+0] = (calc_crc >> 0) & 0xff;
    6e82:	7620      	strb	r0, [r4, #24]
	adv_ind[adv_ind_len+1] = (calc_crc >> 8) & 0xff;
	adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    6e84:	0c00      	lsrs	r0, r0, #16

	clkn_start();

	ICER0 = ICER0_ICE_USB;
    6e86:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
		adv_ind[i+2] = slave_mac_address_data[5-i];

	calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind, adv_ind_len);
	adv_ind_len = (int) adv_ind_len;
	adv_ind[adv_ind_len+0] = (calc_crc >> 0) & 0xff;
	adv_ind[adv_ind_len+1] = (calc_crc >> 8) & 0xff;
    6e8a:	7663      	strb	r3, [r4, #25]
	adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    6e8c:	76a0      	strb	r0, [r4, #26]

	clkn_start();

	ICER0 = ICER0_ICE_USB;
	ICER0 = ICER0_ICE_DMA;
    6e8e:	f04f 6980 	mov.w	r9, #67108864	; 0x4000000
	adv_ind_len = (int) adv_ind_len;
	adv_ind[adv_ind_len+0] = (calc_crc >> 0) & 0xff;
	adv_ind[adv_ind_len+1] = (calc_crc >> 8) & 0xff;
	adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;

	clkn_start();
    6e92:	f000 feab 	bl	7bec <clkn_start>

	ICER0 = ICER0_ICE_USB;
	ICER0 = ICER0_ICE_DMA;
	adv_ind_len = (u8) (adv_ind_len + 3);
	le_transmit(0x8e89bed7, adv_ind_len, adv_ind, ch[0]);
    6e96:	211b      	movs	r1, #27
    6e98:	4622      	mov	r2, r4
	adv_ind[adv_ind_len+1] = (calc_crc >> 8) & 0xff;
	adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;

	clkn_start();

	ICER0 = ICER0_ICE_USB;
    6e9a:	6035      	str	r5, [r6, #0]
	ICER0 = ICER0_ICE_DMA;
	adv_ind_len = (u8) (adv_ind_len + 3);
	le_transmit(0x8e89bed7, adv_ind_len, adv_ind, ch[0]);
    6e9c:	4817      	ldr	r0, [pc, #92]	; (6efc <bt_sync_le+0xd8>)
	adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;

	clkn_start();

	ICER0 = ICER0_ICE_USB;
	ICER0 = ICER0_ICE_DMA;
    6e9e:	f8c6 9000 	str.w	r9, [r6]
	adv_ind_len = (u8) (adv_ind_len + 3);
	le_transmit(0x8e89bed7, adv_ind_len, adv_ind, ch[0]);
    6ea2:	f640 1362 	movw	r3, #2402	; 0x962
    6ea6:	f7fe f9dd 	bl	5264 <le_transmit>
	now_sync = (clkn & 0xffffff);
    6eaa:	4b15      	ldr	r3, [pc, #84]	; (6f00 <bt_sync_le+0xdc>)
    6eac:	4f15      	ldr	r7, [pc, #84]	; (6f04 <bt_sync_le+0xe0>)
    6eae:	681b      	ldr	r3, [r3, #0]
	start_sync = now_sync + 100 * 10000 / 3125; // wait for 99.8 ms

	ISER0 = ISER0_ISE_USB;
	ISER0 = ISER0_ISE_DMA;

	free(adv_ind);
    6eb0:	4620      	mov	r0, r4

	ICER0 = ICER0_ICE_USB;
	ICER0 = ICER0_ICE_DMA;
	adv_ind_len = (u8) (adv_ind_len + 3);
	le_transmit(0x8e89bed7, adv_ind_len, adv_ind, ch[0]);
	now_sync = (clkn & 0xffffff);
    6eb2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    6eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
	start_sync = now_sync + 100 * 10000 / 3125; // wait for 99.8 ms
    6eb8:	f503 73a0 	add.w	r3, r3, #320	; 0x140
    6ebc:	62bb      	str	r3, [r7, #40]	; 0x28

	ISER0 = ISER0_ISE_USB;
    6ebe:	4b12      	ldr	r3, [pc, #72]	; (6f08 <bt_sync_le+0xe4>)
    6ec0:	601d      	str	r5, [r3, #0]
	ISER0 = ISER0_ISE_DMA;
    6ec2:	f8c3 9000 	str.w	r9, [r3]

	free(adv_ind);
    6ec6:	f002 fb55 	bl	9574 <free>
	free(slave_mac_address_data);
    6eca:	f8d8 0000 	ldr.w	r0, [r8]
    6ece:	f002 fb51 	bl	9574 <free>
	requested_mode = MODE_BT_RSSI_LE;
    6ed2:	2012      	movs	r0, #18
    6ed4:	74b8      	strb	r0, [r7, #18]
	bt_tracking_le(MODE_BT_RSSI_LE);
    6ed6:	f7ff fc1f 	bl	6718 <bt_tracking_le>
	
	ICER0 = ICER0_ICE_USB;
    6eda:	6035      	str	r5, [r6, #0]
	cc2400_idle();
    6edc:	f7fd fb6e 	bl	45bc <cc2400_idle>
	dio_ssp_stop ();
    6ee0:	f000 ff88 	bl	7df4 <dio_ssp_stop>
	cs_trigger_disable();
}
    6ee4:	b007      	add	sp, #28
    6ee6:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	bt_tracking_le(MODE_BT_RSSI_LE);
	
	ICER0 = ICER0_ICE_USB;
	cc2400_idle();
	dio_ssp_stop ();
	cs_trigger_disable();
    6eea:	f000 be2f 	b.w	7b4c <cs_trigger_disable>
    6eee:	bf00      	nop
    6ef0:	0000a7f2 	.word	0x0000a7f2
    6ef4:	1000044c 	.word	0x1000044c
    6ef8:	e000e180 	.word	0xe000e180
    6efc:	8e89bed7 	.word	0x8e89bed7
    6f00:	10001024 	.word	0x10001024
    6f04:	10000e34 	.word	0x10000e34
    6f08:	e000e100 	.word	0xe000e100
    6f0c:	100014e0 	.word	0x100014e0

00006f10 <rx_generic_sync>:
}

void rx_generic_sync(void) {
    6f10:	b500      	push	{lr}
    6f12:	b08b      	sub	sp, #44	; 0x2c
	u16 reg_val;

	/* Put syncword at start of buffer
	 * DGS: fix this later, we don't know number of syncword bytes, etc
	 */
	reg_val = cc2400_get(SYNCH);
    6f14:	202d      	movs	r0, #45	; 0x2d
    6f16:	f001 fd4b 	bl	89b0 <cc2400_get>
	buf[0] = (reg_val >> 8) & 0xFF;
    6f1a:	0a03      	lsrs	r3, r0, #8
	buf[1] = reg_val & 0xFF;
    6f1c:	f88d 0005 	strb.w	r0, [sp, #5]
	reg_val = cc2400_get(SYNCL);
    6f20:	202c      	movs	r0, #44	; 0x2c

	/* Put syncword at start of buffer
	 * DGS: fix this later, we don't know number of syncword bytes, etc
	 */
	reg_val = cc2400_get(SYNCH);
	buf[0] = (reg_val >> 8) & 0xFF;
    6f22:	f88d 3004 	strb.w	r3, [sp, #4]
	buf[1] = reg_val & 0xFF;
	reg_val = cc2400_get(SYNCL);
    6f26:	f001 fd43 	bl	89b0 <cc2400_get>
	buf[2] = (reg_val >> 8) & 0xFF;
    6f2a:	0a03      	lsrs	r3, r0, #8
    6f2c:	f88d 3006 	strb.w	r3, [sp, #6]
	buf[3] = reg_val & 0xFF;
    6f30:	f88d 0007 	strb.w	r0, [sp, #7]

	queue_init();
    6f34:	f000 fcba 	bl	78ac <queue_init>
	clkn_start();
    6f38:	f000 fe58 	bl	7bec <clkn_start>

	while (!(cc2400_status() & XOSC16M_STABLE));
    6f3c:	f001 fe12 	bl	8b64 <cc2400_status>
    6f40:	0640      	lsls	r0, r0, #25
    6f42:	d5fb      	bpl.n	6f3c <rx_generic_sync+0x2c>
	cc2400_strobe(SFSON);
    6f44:	2061      	movs	r0, #97	; 0x61
    6f46:	f001 fe14 	bl	8b72 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    6f4a:	f001 fe0b 	bl	8b64 <cc2400_status>
    6f4e:	0741      	lsls	r1, r0, #29
    6f50:	d5fb      	bpl.n	6f4a <rx_generic_sync+0x3a>
	RXLED_SET;
    6f52:	4b14      	ldr	r3, [pc, #80]	; (6fa4 <rx_generic_sync+0x94>)
    6f54:	2210      	movs	r2, #16
    6f56:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
		PAEN_SET;
    6f58:	2280      	movs	r2, #128	; 0x80
    6f5a:	621a      	str	r2, [r3, #32]
		HGM_SET;
    6f5c:	f44f 7280 	mov.w	r2, #256	; 0x100
    6f60:	621a      	str	r2, [r3, #32]
#endif
	while (1) {
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    6f62:	200e      	movs	r0, #14
    6f64:	f001 fd24 	bl	89b0 <cc2400_get>
    6f68:	f000 001f 	and.w	r0, r0, #31
    6f6c:	280f      	cmp	r0, #15
    6f6e:	d1f8      	bne.n	6f62 <rx_generic_sync+0x52>
		cc2400_strobe(SRX);
    6f70:	2062      	movs	r0, #98	; 0x62
    6f72:	f001 fdfe 	bl	8b72 <cc2400_strobe>
		USRLED_CLR;
    6f76:	4b0c      	ldr	r3, [pc, #48]	; (6fa8 <rx_generic_sync+0x98>)
    6f78:	2202      	movs	r2, #2
    6f7a:	601a      	str	r2, [r3, #0]
		while (!(cc2400_status() & SYNC_RECEIVED));
    6f7c:	f001 fdf2 	bl	8b64 <cc2400_status>
    6f80:	06c2      	lsls	r2, r0, #27
    6f82:	d5fb      	bpl.n	6f7c <rx_generic_sync+0x6c>
		USRLED_SET;
    6f84:	4b07      	ldr	r3, [pc, #28]	; (6fa4 <rx_generic_sync+0x94>)
    6f86:	2202      	movs	r2, #2
    6f88:	601a      	str	r2, [r3, #0]

		cc2400_fifo_read(len, buf+4);
    6f8a:	a902      	add	r1, sp, #8
    6f8c:	2020      	movs	r0, #32
    6f8e:	f001 fda1 	bl	8ad4 <cc2400_fifo_read>
		enqueue(BR_PACKET, buf);
    6f92:	a901      	add	r1, sp, #4
    6f94:	2000      	movs	r0, #0
    6f96:	f7fd fab7 	bl	4508 <enqueue>
		handle_usb(clkn);
    6f9a:	4b04      	ldr	r3, [pc, #16]	; (6fac <rx_generic_sync+0x9c>)
    6f9c:	6818      	ldr	r0, [r3, #0]
    6f9e:	f000 fd01 	bl	79a4 <handle_usb>
	}
    6fa2:	e7de      	b.n	6f62 <rx_generic_sync+0x52>
    6fa4:	2009c038 	.word	0x2009c038
    6fa8:	2009c03c 	.word	0x2009c03c
    6fac:	10001024 	.word	0x10001024

00006fb0 <rx_generic>:
}

void rx_generic(void) {
    6fb0:	b508      	push	{r3, lr}
	// Check for packet mode
	if(cc2400_get(GRMDM) && 0x0400) {
    6fb2:	2020      	movs	r0, #32
    6fb4:	f001 fcfc 	bl	89b0 <cc2400_get>
    6fb8:	b108      	cbz	r0, 6fbe <rx_generic+0xe>
		rx_generic_sync();
    6fba:	f7ff ffa9 	bl	6f10 <rx_generic_sync>
	} else {
		modulation = MOD_NONE;
    6fbe:	4b03      	ldr	r3, [pc, #12]	; (6fcc <rx_generic+0x1c>)
    6fc0:	2203      	movs	r2, #3
    6fc2:	701a      	strb	r2, [r3, #0]
		bt_stream_rx();
	}
}
    6fc4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	// Check for packet mode
	if(cc2400_get(GRMDM) && 0x0400) {
		rx_generic_sync();
	} else {
		modulation = MOD_NONE;
		bt_stream_rx();
    6fc8:	f7fe bb2c 	b.w	5624 <bt_stream_rx>
    6fcc:	10000e34 	.word	0x10000e34

00006fd0 <tx_generic>:
	}
}

void tx_generic(void) {
    6fd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	u16 synch, syncl;
	u8 prev_mode = mode;
    6fd4:	4d35      	ldr	r5, [pc, #212]	; (70ac <tx_generic+0xdc>)

	mode = MODE_TX_GENERIC;
    6fd6:	2310      	movs	r3, #16

	// Save existing syncword
	synch = cc2400_get(SYNCH);
    6fd8:	202d      	movs	r0, #45	; 0x2d
	}
}

void tx_generic(void) {
	u16 synch, syncl;
	u8 prev_mode = mode;
    6fda:	7c6e      	ldrb	r6, [r5, #17]

	mode = MODE_TX_GENERIC;
    6fdc:	746b      	strb	r3, [r5, #17]

	// Save existing syncword
	synch = cc2400_get(SYNCH);
    6fde:	f001 fce7 	bl	89b0 <cc2400_get>
    6fe2:	4680      	mov	r8, r0
	syncl = cc2400_get(SYNCL);
    6fe4:	202c      	movs	r0, #44	; 0x2c
    6fe6:	f001 fce3 	bl	89b0 <cc2400_get>

	cc2400_set(SYNCH, tx_pkt.synch);
    6fea:	4c31      	ldr	r4, [pc, #196]	; (70b0 <tx_generic+0xe0>)

	mode = MODE_TX_GENERIC;

	// Save existing syncword
	synch = cc2400_get(SYNCH);
	syncl = cc2400_get(SYNCL);
    6fec:	4607      	mov	r7, r0

	cc2400_set(SYNCH, tx_pkt.synch);
    6fee:	8821      	ldrh	r1, [r4, #0]
    6ff0:	202d      	movs	r0, #45	; 0x2d
    6ff2:	f001 fce6 	bl	89c2 <cc2400_set>
	cc2400_set(SYNCL, tx_pkt.syncl);
    6ff6:	202c      	movs	r0, #44	; 0x2c
    6ff8:	8861      	ldrh	r1, [r4, #2]
    6ffa:	f001 fce2 	bl	89c2 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0057);
    6ffe:	2003      	movs	r0, #3
    7000:	2157      	movs	r1, #87	; 0x57
    7002:	f001 fcde 	bl	89c2 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b);
    7006:	2014      	movs	r0, #20
    7008:	f241 314b 	movw	r1, #4939	; 0x134b
    700c:	f001 fcd9 	bl	89c2 <cc2400_set>
	cc2400_set(GRMDM, 0x0f61);
    7010:	2020      	movs	r0, #32
    7012:	f640 7161 	movw	r1, #3937	; 0xf61
    7016:	f001 fcd4 	bl	89c2 <cc2400_set>
	cc2400_set(FSDIV, tx_pkt.channel);
    701a:	2002      	movs	r0, #2
    701c:	88a1      	ldrh	r1, [r4, #4]
    701e:	f001 fcd0 	bl	89c2 <cc2400_set>
	cc2400_set(FREND, tx_pkt.pa_level);
    7022:	2005      	movs	r0, #5
    7024:	79e1      	ldrb	r1, [r4, #7]
	}
}

void tx_generic(void) {
	u16 synch, syncl;
	u8 prev_mode = mode;
    7026:	b2f6      	uxtb	r6, r6
	cc2400_set(SYNCL, tx_pkt.syncl);
	cc2400_set(MDMCTRL, 0x0057);
	cc2400_set(MDMTST0, 0x134b);
	cc2400_set(GRMDM, 0x0f61);
	cc2400_set(FSDIV, tx_pkt.channel);
	cc2400_set(FREND, tx_pkt.pa_level);
    7028:	f001 fccb 	bl	89c2 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    702c:	f001 fd9a 	bl	8b64 <cc2400_status>
    7030:	0642      	lsls	r2, r0, #25
    7032:	d5fb      	bpl.n	702c <tx_generic+0x5c>
	cc2400_strobe(SFSON);
    7034:	2061      	movs	r0, #97	; 0x61
    7036:	f001 fd9c 	bl	8b72 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    703a:	f001 fd93 	bl	8b64 <cc2400_status>
    703e:	0743      	lsls	r3, r0, #29
    7040:	d5fb      	bpl.n	703a <tx_generic+0x6a>
	TXLED_SET;
    7042:	4b1c      	ldr	r3, [pc, #112]	; (70b4 <tx_generic+0xe4>)
    7044:	f44f 7280 	mov.w	r2, #256	; 0x100
    7048:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
		PAEN_SET;
    704a:	2280      	movs	r2, #128	; 0x80
    704c:	621a      	str	r2, [r3, #32]
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    704e:	200e      	movs	r0, #14
    7050:	f001 fcae 	bl	89b0 <cc2400_get>
    7054:	f000 001f 	and.w	r0, r0, #31
    7058:	280f      	cmp	r0, #15
    705a:	d1f8      	bne.n	704e <tx_generic+0x7e>

	cc2400_fifo_write(tx_pkt.length, tx_pkt.data);
    705c:	79a0      	ldrb	r0, [r4, #6]
    705e:	4916      	ldr	r1, [pc, #88]	; (70b8 <tx_generic+0xe8>)
    7060:	f001 fcf0 	bl	8a44 <cc2400_fifo_write>
	cc2400_strobe(STX);
    7064:	2063      	movs	r0, #99	; 0x63
    7066:	f001 fd84 	bl	8b72 <cc2400_strobe>

	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    706a:	200e      	movs	r0, #14
    706c:	f001 fca0 	bl	89b0 <cc2400_get>
    7070:	f000 001f 	and.w	r0, r0, #31
    7074:	280f      	cmp	r0, #15
    7076:	d1f8      	bne.n	706a <tx_generic+0x9a>
	TXLED_CLR;
    7078:	4b10      	ldr	r3, [pc, #64]	; (70bc <tx_generic+0xec>)
    707a:	f44f 7280 	mov.w	r2, #256	; 0x100
    707e:	601a      	str	r2, [r3, #0]

	cc2400_strobe(SRFOFF);
    7080:	2064      	movs	r0, #100	; 0x64
    7082:	f001 fd76 	bl	8b72 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    7086:	f001 fd6d 	bl	8b64 <cc2400_status>
    708a:	0744      	lsls	r4, r0, #29
    708c:	d4fb      	bmi.n	7086 <tx_generic+0xb6>

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    708e:	4b0c      	ldr	r3, [pc, #48]	; (70c0 <tx_generic+0xf0>)
    7090:	2280      	movs	r2, #128	; 0x80
    7092:	601a      	str	r2, [r3, #0]
#endif

	// Restore state
	cc2400_set(SYNCH, synch);
    7094:	202d      	movs	r0, #45	; 0x2d
    7096:	4641      	mov	r1, r8
    7098:	f001 fc93 	bl	89c2 <cc2400_set>
	cc2400_set(SYNCL, syncl);
    709c:	202c      	movs	r0, #44	; 0x2c
    709e:	4639      	mov	r1, r7
    70a0:	f001 fc8f 	bl	89c2 <cc2400_set>
	requested_mode = prev_mode;
    70a4:	74ae      	strb	r6, [r5, #18]
    70a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    70aa:	bf00      	nop
    70ac:	10000e34 	.word	0x10000e34
    70b0:	10001028 	.word	0x10001028
    70b4:	2009c038 	.word	0x2009c038
    70b8:	10001030 	.word	0x10001030
    70bc:	2009c03c 	.word	0x2009c03c
    70c0:	2009c05c 	.word	0x2009c05c

000070c4 <specan>:
}

/* spectrum analysis */
void specan()
{
    70c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    70c8:	b08e      	sub	sp, #56	; 0x38
	u16 f;
	u8 i = 0;
	u8 buf[DMA_SIZE];

	RXLED_SET;
    70ca:	4b3d      	ldr	r3, [pc, #244]	; (71c0 <specan+0xfc>)
    70cc:	2210      	movs	r2, #16
    70ce:	601a      	str	r2, [r3, #0]

	queue_init();
    70d0:	f000 fbec 	bl	78ac <queue_init>
	clkn_start();
    70d4:	f000 fd8a 	bl	7bec <clkn_start>

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    70d8:	4b3a      	ldr	r3, [pc, #232]	; (71c4 <specan+0x100>)
    70da:	2280      	movs	r2, #128	; 0x80
    70dc:	601a      	str	r2, [r3, #0]
	//HGM_SET;
#endif
	cc2400_set(LMTST,   0x2b22);
    70de:	2012      	movs	r0, #18
    70e0:	f642 3122 	movw	r1, #11042	; 0x2b22
    70e4:	f001 fc6d 	bl	89c2 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    70e8:	2014      	movs	r0, #20
    70ea:	f241 314b 	movw	r1, #4939	; 0x134b
    70ee:	f001 fc68 	bl	89c2 <cc2400_set>
	cc2400_set(GRMDM,   0x0101); // un-buffered mode, GFSK
    70f2:	2020      	movs	r0, #32
    70f4:	f240 1101 	movw	r1, #257	; 0x101
    70f8:	f001 fc63 	bl	89c2 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
    70fc:	2003      	movs	r0, #3
    70fe:	2129      	movs	r1, #41	; 0x29
    7100:	f001 fc5f 	bl	89c2 <cc2400_set>
	//FIXME maybe set RSSI.RSSI_FILT
	while (!(cc2400_status() & XOSC16M_STABLE));
    7104:	f001 fd2e 	bl	8b64 <cc2400_status>
    7108:	0644      	lsls	r4, r0, #25
    710a:	d5fb      	bpl.n	7104 <specan+0x40>
	while ((cc2400_status() & FS_LOCK));
    710c:	f001 fd2a 	bl	8b64 <cc2400_status>
    7110:	f000 0004 	and.w	r0, r0, #4
    7114:	f000 05ff 	and.w	r5, r0, #255	; 0xff
    7118:	2800      	cmp	r0, #0
    711a:	d1f7      	bne.n	710c <specan+0x48>

	while (requested_mode == MODE_SPECAN) {
    711c:	4b2a      	ldr	r3, [pc, #168]	; (71c8 <specan+0x104>)
    711e:	7c9b      	ldrb	r3, [r3, #18]
    7120:	2b04      	cmp	r3, #4
    7122:	d147      	bne.n	71b4 <specan+0xf0>
		for (f = low_freq; f < high_freq + 1; f++) {
    7124:	4b29      	ldr	r3, [pc, #164]	; (71cc <specan+0x108>)
    7126:	f8b3 404c 	ldrh.w	r4, [r3, #76]	; 0x4c
    712a:	4698      	mov	r8, r3
    712c:	b2a4      	uxth	r4, r4
    712e:	f8b8 304e 	ldrh.w	r3, [r8, #78]	; 0x4e
    7132:	b29b      	uxth	r3, r3
    7134:	42a3      	cmp	r3, r4
    7136:	dbf1      	blt.n	711c <specan+0x58>
    7138:	1e61      	subs	r1, r4, #1
			cc2400_set(FSDIV, f - 1);
    713a:	2002      	movs	r0, #2
    713c:	b289      	uxth	r1, r1
    713e:	f001 fc40 	bl	89c2 <cc2400_set>
			cc2400_strobe(SFSON);
    7142:	2061      	movs	r0, #97	; 0x61
    7144:	f001 fd15 	bl	8b72 <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    7148:	f001 fd0c 	bl	8b64 <cc2400_status>
    714c:	0740      	lsls	r0, r0, #29
    714e:	d5fb      	bpl.n	7148 <specan+0x84>
			cc2400_strobe(SRX);
    7150:	2062      	movs	r0, #98	; 0x62
    7152:	f001 fd0e 	bl	8b72 <cc2400_strobe>

			/* give the CC2400 time to acquire RSSI reading */
			volatile u32 j = 500; while (--j); //FIXME crude delay
    7156:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    715a:	9300      	str	r3, [sp, #0]
    715c:	9e00      	ldr	r6, [sp, #0]
    715e:	3e01      	subs	r6, #1
    7160:	9600      	str	r6, [sp, #0]
    7162:	2e00      	cmp	r6, #0
    7164:	d1fa      	bne.n	715c <specan+0x98>
			buf[3 * i] = (f >> 8) & 0xFF;
    7166:	ab0e      	add	r3, sp, #56	; 0x38
    7168:	2703      	movs	r7, #3
    716a:	fb07 3705 	mla	r7, r7, r5, r3
			buf[(3 * i) + 1] = f  & 0xFF;
			buf[(3 * i) + 2] = cc2400_get(RSSI) >> 8;
    716e:	2006      	movs	r0, #6
			while (!(cc2400_status() & FS_LOCK));
			cc2400_strobe(SRX);

			/* give the CC2400 time to acquire RSSI reading */
			volatile u32 j = 500; while (--j); //FIXME crude delay
			buf[3 * i] = (f >> 8) & 0xFF;
    7170:	0a23      	lsrs	r3, r4, #8
    7172:	f807 3c34 	strb.w	r3, [r7, #-52]
			buf[(3 * i) + 1] = f  & 0xFF;
    7176:	f807 4c33 	strb.w	r4, [r7, #-51]
			buf[(3 * i) + 2] = cc2400_get(RSSI) >> 8;
    717a:	f001 fc19 	bl	89b0 <cc2400_get>
			i++;
    717e:	3501      	adds	r5, #1
    7180:	b2ed      	uxtb	r5, r5

			/* give the CC2400 time to acquire RSSI reading */
			volatile u32 j = 500; while (--j); //FIXME crude delay
			buf[3 * i] = (f >> 8) & 0xFF;
			buf[(3 * i) + 1] = f  & 0xFF;
			buf[(3 * i) + 2] = cc2400_get(RSSI) >> 8;
    7182:	0a00      	lsrs	r0, r0, #8
			i++;
			if (i == 16) {
    7184:	2d10      	cmp	r5, #16

			/* give the CC2400 time to acquire RSSI reading */
			volatile u32 j = 500; while (--j); //FIXME crude delay
			buf[3 * i] = (f >> 8) & 0xFF;
			buf[(3 * i) + 1] = f  & 0xFF;
			buf[(3 * i) + 2] = cc2400_get(RSSI) >> 8;
    7186:	f807 0c32 	strb.w	r0, [r7, #-50]
			i++;
			if (i == 16) {
    718a:	d109      	bne.n	71a0 <specan+0xdc>
				enqueue(SPECAN, buf);
    718c:	2004      	movs	r0, #4
    718e:	eb0d 0100 	add.w	r1, sp, r0
    7192:	f7fd f9b9 	bl	4508 <enqueue>
				i = 0;

				handle_usb(clkn);
    7196:	4b0e      	ldr	r3, [pc, #56]	; (71d0 <specan+0x10c>)
			buf[(3 * i) + 1] = f  & 0xFF;
			buf[(3 * i) + 2] = cc2400_get(RSSI) >> 8;
			i++;
			if (i == 16) {
				enqueue(SPECAN, buf);
				i = 0;
    7198:	4635      	mov	r5, r6

				handle_usb(clkn);
    719a:	6818      	ldr	r0, [r3, #0]
    719c:	f000 fc02 	bl	79a4 <handle_usb>
			}

			cc2400_strobe(SRFOFF);
    71a0:	2064      	movs	r0, #100	; 0x64
    71a2:	f001 fce6 	bl	8b72 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    71a6:	f001 fcdd 	bl	8b64 <cc2400_status>
    71aa:	0741      	lsls	r1, r0, #29
    71ac:	d4fb      	bmi.n	71a6 <specan+0xe2>
	//FIXME maybe set RSSI.RSSI_FILT
	while (!(cc2400_status() & XOSC16M_STABLE));
	while ((cc2400_status() & FS_LOCK));

	while (requested_mode == MODE_SPECAN) {
		for (f = low_freq; f < high_freq + 1; f++) {
    71ae:	3401      	adds	r4, #1
    71b0:	b2a4      	uxth	r4, r4
    71b2:	e7bc      	b.n	712e <specan+0x6a>

			cc2400_strobe(SRFOFF);
			while ((cc2400_status() & FS_LOCK));
		}
	}
	RXLED_CLR;
    71b4:	4b07      	ldr	r3, [pc, #28]	; (71d4 <specan+0x110>)
    71b6:	2210      	movs	r2, #16
    71b8:	601a      	str	r2, [r3, #0]
}
    71ba:	b00e      	add	sp, #56	; 0x38
    71bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    71c0:	2009c038 	.word	0x2009c038
    71c4:	2009c058 	.word	0x2009c058
    71c8:	10000e34 	.word	0x10000e34
    71cc:	1000044c 	.word	0x1000044c
    71d0:	10001024 	.word	0x10001024
    71d4:	2009c03c 	.word	0x2009c03c

000071d8 <led_specan>:

/* LED based spectrum analysis */
void led_specan()
{
    71d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	int8_t lvl;
	u8 i = 0;
	u16 channels[3] = {2412, 2437, 2462};
    71da:	4b44      	ldr	r3, [pc, #272]	; (72ec <led_specan+0x114>)
	//void (*set[3]) = {TXLED_SET, RXLED_SET, USRLED_SET};
	//void (*clr[3]) = {TXLED_CLR, RXLED_CLR, USRLED_CLR};

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    71dc:	2280      	movs	r2, #128	; 0x80
/* LED based spectrum analysis */
void led_specan()
{
	int8_t lvl;
	u8 i = 0;
	u16 channels[3] = {2412, 2437, 2462};
    71de:	6818      	ldr	r0, [r3, #0]
    71e0:	889b      	ldrh	r3, [r3, #4]
    71e2:	9002      	str	r0, [sp, #8]
    71e4:	f8ad 300c 	strh.w	r3, [sp, #12]
	//void (*set[3]) = {TXLED_SET, RXLED_SET, USRLED_SET};
	//void (*clr[3]) = {TXLED_CLR, RXLED_CLR, USRLED_CLR};

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    71e8:	4b41      	ldr	r3, [pc, #260]	; (72f0 <led_specan+0x118>)
	//HGM_SET;
#endif
	cc2400_set(LMTST,   0x2b22);
    71ea:	2012      	movs	r0, #18
	u16 channels[3] = {2412, 2437, 2462};
	//void (*set[3]) = {TXLED_SET, RXLED_SET, USRLED_SET};
	//void (*clr[3]) = {TXLED_CLR, RXLED_CLR, USRLED_CLR};

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    71ec:	601a      	str	r2, [r3, #0]
	//HGM_SET;
#endif
	cc2400_set(LMTST,   0x2b22);
    71ee:	f642 3122 	movw	r1, #11042	; 0x2b22
    71f2:	f001 fbe6 	bl	89c2 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    71f6:	2014      	movs	r0, #20
    71f8:	f241 314b 	movw	r1, #4939	; 0x134b
    71fc:	f001 fbe1 	bl	89c2 <cc2400_set>
	cc2400_set(GRMDM,   0x0101); // un-buffered mode, GFSK
    7200:	2020      	movs	r0, #32
    7202:	f240 1101 	movw	r1, #257	; 0x101
    7206:	f001 fbdc 	bl	89c2 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
    720a:	2003      	movs	r0, #3
    720c:	2129      	movs	r1, #41	; 0x29
    720e:	f001 fbd8 	bl	89c2 <cc2400_set>
	cc2400_set(RSSI,    0x00F1); // RSSI Sample over 2 symbols
    7212:	2006      	movs	r0, #6
    7214:	21f1      	movs	r1, #241	; 0xf1
    7216:	f001 fbd4 	bl	89c2 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    721a:	f001 fca3 	bl	8b64 <cc2400_status>
    721e:	0641      	lsls	r1, r0, #25
    7220:	d5fb      	bpl.n	721a <led_specan+0x42>
	while ((cc2400_status() & FS_LOCK));
    7222:	f001 fc9f 	bl	8b64 <cc2400_status>
    7226:	f000 0004 	and.w	r0, r0, #4
    722a:	f000 04ff 	and.w	r4, r0, #255	; 0xff
    722e:	2800      	cmp	r0, #0
    7230:	d1f7      	bne.n	7222 <led_specan+0x4a>

	while (requested_mode == MODE_LED_SPECAN) {
    7232:	4b30      	ldr	r3, [pc, #192]	; (72f4 <led_specan+0x11c>)
    7234:	7c9b      	ldrb	r3, [r3, #18]
    7236:	2b07      	cmp	r3, #7
    7238:	d155      	bne.n	72e6 <led_specan+0x10e>
		cc2400_set(FSDIV, channels[i] - 1);
    723a:	aa04      	add	r2, sp, #16
    723c:	eb02 0344 	add.w	r3, r2, r4, lsl #1
    7240:	f833 1c08 	ldrh.w	r1, [r3, #-8]
    7244:	2002      	movs	r0, #2
    7246:	3901      	subs	r1, #1
    7248:	b289      	uxth	r1, r1
    724a:	f001 fbba 	bl	89c2 <cc2400_set>
		cc2400_strobe(SFSON);
    724e:	2061      	movs	r0, #97	; 0x61
    7250:	f001 fc8f 	bl	8b72 <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    7254:	f001 fc86 	bl	8b64 <cc2400_status>
    7258:	0742      	lsls	r2, r0, #29
    725a:	d5fb      	bpl.n	7254 <led_specan+0x7c>
		cc2400_strobe(SRX);
    725c:	2062      	movs	r0, #98	; 0x62
    725e:	f001 fc88 	bl	8b72 <cc2400_strobe>

		/* give the CC2400 time to acquire RSSI reading */
		volatile u32 j = 500; while (--j); //FIXME crude delay
    7262:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    7266:	9301      	str	r3, [sp, #4]
    7268:	9b01      	ldr	r3, [sp, #4]
    726a:	3b01      	subs	r3, #1
    726c:	9301      	str	r3, [sp, #4]
    726e:	2b00      	cmp	r3, #0
    7270:	d1fa      	bne.n	7268 <led_specan+0x90>
		lvl = (int8_t)((cc2400_get(RSSI) >> 8) & 0xff);
    7272:	2006      	movs	r0, #6
    7274:	f001 fb9c 	bl	89b0 <cc2400_get>
		if (lvl > rssi_threshold) {
    7278:	4b1f      	ldr	r3, [pc, #124]	; (72f8 <led_specan+0x120>)
    727a:	f340 2007 	sbfx	r0, r0, #8, #8
    727e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    7282:	b25b      	sxtb	r3, r3
    7284:	4298      	cmp	r0, r3
    7286:	dd0c      	ble.n	72a2 <led_specan+0xca>
			switch (i) {
    7288:	2c01      	cmp	r4, #1
    728a:	d007      	beq.n	729c <led_specan+0xc4>
    728c:	d303      	bcc.n	7296 <led_specan+0xbe>
    728e:	2c02      	cmp	r4, #2
    7290:	d116      	bne.n	72c0 <led_specan+0xe8>
					break;
				case 1:
					RXLED_SET;
					break;
				case 2:
					USRLED_SET;
    7292:	4b1a      	ldr	r3, [pc, #104]	; (72fc <led_specan+0x124>)
    7294:	e013      	b.n	72be <led_specan+0xe6>
		volatile u32 j = 500; while (--j); //FIXME crude delay
		lvl = (int8_t)((cc2400_get(RSSI) >> 8) & 0xff);
		if (lvl > rssi_threshold) {
			switch (i) {
				case 0:
					TXLED_SET;
    7296:	f44f 7280 	mov.w	r2, #256	; 0x100
    729a:	e000      	b.n	729e <led_specan+0xc6>
					break;
				case 1:
					RXLED_SET;
    729c:	2210      	movs	r2, #16
    729e:	4b17      	ldr	r3, [pc, #92]	; (72fc <led_specan+0x124>)
    72a0:	e00b      	b.n	72ba <led_specan+0xe2>
					USRLED_SET;
					break;
			}
		}
		else {
			switch (i) {
    72a2:	2c01      	cmp	r4, #1
    72a4:	d007      	beq.n	72b6 <led_specan+0xde>
    72a6:	d303      	bcc.n	72b0 <led_specan+0xd8>
    72a8:	2c02      	cmp	r4, #2
    72aa:	d109      	bne.n	72c0 <led_specan+0xe8>
					break;
				case 1:
					RXLED_CLR;
					break;
				case 2:
					USRLED_CLR;
    72ac:	4b14      	ldr	r3, [pc, #80]	; (7300 <led_specan+0x128>)
    72ae:	e006      	b.n	72be <led_specan+0xe6>
			}
		}
		else {
			switch (i) {
				case 0:
					TXLED_CLR;
    72b0:	f44f 7280 	mov.w	r2, #256	; 0x100
    72b4:	e000      	b.n	72b8 <led_specan+0xe0>
					break;
				case 1:
					RXLED_CLR;
    72b6:	2210      	movs	r2, #16
    72b8:	4b11      	ldr	r3, [pc, #68]	; (7300 <led_specan+0x128>)
    72ba:	601a      	str	r2, [r3, #0]
					break;
    72bc:	e000      	b.n	72c0 <led_specan+0xe8>
				case 2:
					USRLED_CLR;
    72be:	601c      	str	r4, [r3, #0]
					break;
			}
		}

		i = (i+1) % 3;
    72c0:	2303      	movs	r3, #3
    72c2:	3401      	adds	r4, #1
    72c4:	fb94 f2f3 	sdiv	r2, r4, r3
    72c8:	fb03 4412 	mls	r4, r3, r2, r4

		handle_usb(clkn);
    72cc:	4b0d      	ldr	r3, [pc, #52]	; (7304 <led_specan+0x12c>)
					USRLED_CLR;
					break;
			}
		}

		i = (i+1) % 3;
    72ce:	b2e4      	uxtb	r4, r4

		handle_usb(clkn);
    72d0:	6818      	ldr	r0, [r3, #0]
    72d2:	f000 fb67 	bl	79a4 <handle_usb>

		cc2400_strobe(SRFOFF);
    72d6:	2064      	movs	r0, #100	; 0x64
    72d8:	f001 fc4b 	bl	8b72 <cc2400_strobe>
		while ((cc2400_status() & FS_LOCK));
    72dc:	f001 fc42 	bl	8b64 <cc2400_status>
    72e0:	0743      	lsls	r3, r0, #29
    72e2:	d4fb      	bmi.n	72dc <led_specan+0x104>
    72e4:	e7a5      	b.n	7232 <led_specan+0x5a>
	}
}
    72e6:	b004      	add	sp, #16
    72e8:	bd10      	pop	{r4, pc}
    72ea:	bf00      	nop
    72ec:	0000a80a 	.word	0x0000a80a
    72f0:	2009c058 	.word	0x2009c058
    72f4:	10000e34 	.word	0x10000e34
    72f8:	1000044c 	.word	0x1000044c
    72fc:	2009c038 	.word	0x2009c038
    7300:	2009c03c 	.word	0x2009c03c
    7304:	10001024 	.word	0x10001024

00007308 <main>:

int main()
{
    7308:	b510      	push	{r4, lr}
	ubertooth_init();
    730a:	f001 fcf5 	bl	8cf8 <ubertooth_init>
	clkn_init();
    730e:	f000 fc73 	bl	7bf8 <clkn_init>
	ubertooth_usb_init(vendor_request_handler);
    7312:	4848      	ldr	r0, [pc, #288]	; (7434 <main+0x12c>)
    7314:	f000 faa4 	bl	7860 <ubertooth_usb_init>
	cc2400_idle();
    7318:	f7fd f950 	bl	45bc <cc2400_idle>

	while (1) {
		handle_usb(clkn);
    731c:	4b46      	ldr	r3, [pc, #280]	; (7438 <main+0x130>)
		if(requested_mode != mode) {
    731e:	4c47      	ldr	r4, [pc, #284]	; (743c <main+0x134>)
	clkn_init();
	ubertooth_usb_init(vendor_request_handler);
	cc2400_idle();

	while (1) {
		handle_usb(clkn);
    7320:	6818      	ldr	r0, [r3, #0]
    7322:	f000 fb3f 	bl	79a4 <handle_usb>
		if(requested_mode != mode) {
    7326:	7ca2      	ldrb	r2, [r4, #18]
    7328:	7c63      	ldrb	r3, [r4, #17]
    732a:	429a      	cmp	r2, r3
    732c:	d0f6      	beq.n	731c <main+0x14>
			switch (requested_mode) {
    732e:	7ca3      	ldrb	r3, [r4, #18]
    7330:	2b13      	cmp	r3, #19
    7332:	d8f3      	bhi.n	731c <main+0x14>
    7334:	a201      	add	r2, pc, #4	; (adr r2, 733c <main+0x34>)
    7336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    733a:	bf00      	nop
    733c:	00007319 	.word	0x00007319
    7340:	0000739d 	.word	0x0000739d
    7344:	000073a7 	.word	0x000073a7
    7348:	000073e1 	.word	0x000073e1
    734c:	0000740b 	.word	0x0000740b
    7350:	000073ef 	.word	0x000073ef
    7354:	000073ff 	.word	0x000073ff
    7358:	00007411 	.word	0x00007411
    735c:	000073b1 	.word	0x000073b1
    7360:	000073b5 	.word	0x000073b5
    7364:	000073c7 	.word	0x000073c7
    7368:	0000738d 	.word	0x0000738d
    736c:	000073cd 	.word	0x000073cd
    7370:	00007417 	.word	0x00007417
    7374:	00007399 	.word	0x00007399
    7378:	00007423 	.word	0x00007423
    737c:	0000742d 	.word	0x0000742d
    7380:	000073bb 	.word	0x000073bb
    7384:	000073bf 	.word	0x000073bf
    7388:	000073d7 	.word	0x000073d7
				case MODE_RESET:
					/* Allow time for the USB command to return correctly */
					wait(1);
    738c:	2001      	movs	r0, #1
    738e:	f001 fa3d 	bl	880c <wait>
					reset();
    7392:	f001 fcbb 	bl	8d0c <reset>
					break;
    7396:	e7c1      	b.n	731c <main+0x14>
				case MODE_AFH:
					mode = MODE_AFH;
    7398:	230e      	movs	r3, #14
    739a:	e000      	b.n	739e <main+0x96>
					bt_stream_rx();
					break;
				case MODE_RX_SYMBOLS:
					mode = MODE_RX_SYMBOLS;
    739c:	2301      	movs	r3, #1
    739e:	7463      	strb	r3, [r4, #17]
					bt_stream_rx();
    73a0:	f7fe f940 	bl	5624 <bt_stream_rx>
					break;
    73a4:	e7ba      	b.n	731c <main+0x14>
				case MODE_TX_SYMBOLS:
					mode = MODE_TX_SYMBOLS;
    73a6:	2302      	movs	r3, #2
    73a8:	7463      	strb	r3, [r4, #17]
					br_transmit();
    73aa:	f7fe f9e9 	bl	5780 <br_transmit>
					break;
    73ae:	e7b5      	b.n	731c <main+0x14>
				case MODE_BT_FOLLOW:
					mode = MODE_BT_FOLLOW;
    73b0:	2308      	movs	r3, #8
    73b2:	e7f4      	b.n	739e <main+0x96>
					bt_stream_rx();
					break;
				case MODE_BT_FOLLOW_LE:
					bt_follow_le();
    73b4:	f7ff f9a0 	bl	66f8 <bt_follow_le>
					break;
    73b8:	e7b0      	b.n	731c <main+0x14>
				//JWHUR cfo estimation tracking
				case MODE_BT_CFO_LE:
					bt_tracking_le(MODE_BT_CFO_LE);
    73ba:	2011      	movs	r0, #17
    73bc:	e000      	b.n	73c0 <main+0xb8>
					break;
				case MODE_BT_RSSI_LE:
					bt_tracking_le(MODE_BT_RSSI_LE);
    73be:	2012      	movs	r0, #18
    73c0:	f7ff f9aa 	bl	6718 <bt_tracking_le>
					break;
    73c4:	e7aa      	b.n	731c <main+0x14>
				case MODE_BT_PROMISC_LE:
					bt_promisc_le();
    73c6:	f7ff fbdf 	bl	6b88 <bt_promisc_le>
					break;
    73ca:	e7a7      	b.n	731c <main+0x14>
				case MODE_BT_SLAVE_LE:
					mode = MODE_BT_SLAVE_LE;
    73cc:	230c      	movs	r3, #12
    73ce:	7463      	strb	r3, [r4, #17]
					bt_slave_le();
    73d0:	f7ff fc12 	bl	6bf8 <bt_slave_le>
					break;
    73d4:	e7a2      	b.n	731c <main+0x14>
				case MODE_BT_SYNC_LE:
					mode = MODE_BT_SYNC_LE;
    73d6:	2313      	movs	r3, #19
    73d8:	7463      	strb	r3, [r4, #17]
					bt_sync_le();
    73da:	f7ff fd23 	bl	6e24 <bt_sync_le>
					break;
    73de:	e79d      	b.n	731c <main+0x14>
				case MODE_TX_TEST:
					mode = MODE_TX_TEST;
    73e0:	2303      	movs	r3, #3
					cc2400_txtest(&modulation, &channel);
    73e2:	4816      	ldr	r0, [pc, #88]	; (743c <main+0x134>)
    73e4:	4916      	ldr	r1, [pc, #88]	; (7440 <main+0x138>)
				case MODE_BT_SYNC_LE:
					mode = MODE_BT_SYNC_LE;
					bt_sync_le();
					break;
				case MODE_TX_TEST:
					mode = MODE_TX_TEST;
    73e6:	7463      	strb	r3, [r4, #17]
					cc2400_txtest(&modulation, &channel);
    73e8:	f000 ff16 	bl	8218 <cc2400_txtest>
					break;
    73ec:	e796      	b.n	731c <main+0x14>
				case MODE_RANGE_TEST:
					mode = MODE_RANGE_TEST;
    73ee:	2305      	movs	r3, #5
					cc2400_rangetest(&channel);
    73f0:	4813      	ldr	r0, [pc, #76]	; (7440 <main+0x138>)
				case MODE_TX_TEST:
					mode = MODE_TX_TEST;
					cc2400_txtest(&modulation, &channel);
					break;
				case MODE_RANGE_TEST:
					mode = MODE_RANGE_TEST;
    73f2:	7463      	strb	r3, [r4, #17]
					cc2400_rangetest(&channel);
    73f4:	f000 fd14 	bl	7e20 <cc2400_rangetest>
					requested_mode = MODE_IDLE;
    73f8:	2300      	movs	r3, #0
    73fa:	74a3      	strb	r3, [r4, #18]
					break;
    73fc:	e78e      	b.n	731c <main+0x14>
				case MODE_REPEATER:
					mode = MODE_REPEATER;
    73fe:	2306      	movs	r3, #6
					cc2400_repeater(&channel);
    7400:	480f      	ldr	r0, [pc, #60]	; (7440 <main+0x138>)
					mode = MODE_RANGE_TEST;
					cc2400_rangetest(&channel);
					requested_mode = MODE_IDLE;
					break;
				case MODE_REPEATER:
					mode = MODE_REPEATER;
    7402:	7463      	strb	r3, [r4, #17]
					cc2400_repeater(&channel);
    7404:	f000 fe50 	bl	80a8 <cc2400_repeater>
					break;
    7408:	e788      	b.n	731c <main+0x14>
				case MODE_SPECAN:
					specan();
    740a:	f7ff fe5b 	bl	70c4 <specan>
					break;
    740e:	e785      	b.n	731c <main+0x14>
				case MODE_LED_SPECAN:
					led_specan();
    7410:	f7ff fee2 	bl	71d8 <led_specan>
					break;
    7414:	e782      	b.n	731c <main+0x14>
				case MODE_EGO:
					mode = MODE_EGO;
    7416:	230d      	movs	r3, #13
    7418:	7463      	strb	r3, [r4, #17]
					ego_main(ego_mode);
    741a:	7d20      	ldrb	r0, [r4, #20]
    741c:	f001 f964 	bl	86e8 <ego_main>
					break;
    7420:	e77c      	b.n	731c <main+0x14>
				case MODE_RX_GENERIC:
					mode = MODE_RX_GENERIC;
    7422:	230f      	movs	r3, #15
    7424:	7463      	strb	r3, [r4, #17]
					rx_generic();
    7426:	f7ff fdc3 	bl	6fb0 <rx_generic>
					break;
    742a:	e777      	b.n	731c <main+0x14>
				case MODE_TX_GENERIC:
					tx_generic();
    742c:	f7ff fdd0 	bl	6fd0 <tx_generic>
					break;
    7430:	e774      	b.n	731c <main+0x14>
    7432:	bf00      	nop
    7434:	000048dd 	.word	0x000048dd
    7438:	10001024 	.word	0x10001024
    743c:	10000e34 	.word	0x10000e34
    7440:	1000044c 	.word	0x1000044c

00007444 <precalc>:
	return i;
}

/* do all of the one time precalculation */
void precalc(void)
{
    7444:	b5f0      	push	{r4, r5, r6, r7, lr}
	u8 i, j, chan;
	u32 address;
	address = target.address & 0xffffffff;
    7446:	4b42      	ldr	r3, [pc, #264]	; (7550 <precalc+0x10c>)
	syncword = 0;
    7448:	4842      	ldr	r0, [pc, #264]	; (7554 <precalc+0x110>)
/* do all of the one time precalculation */
void precalc(void)
{
	u8 i, j, chan;
	u32 address;
	address = target.address & 0xffffffff;
    744a:	6819      	ldr	r1, [r3, #0]
	syncword = 0;
    744c:	2200      	movs	r2, #0
    744e:	2300      	movs	r3, #0
    7450:	e9c0 2300 	strd	r2, r3, [r0]
    7454:	2300      	movs	r3, #0
    7456:	0058      	lsls	r0, r3, #1

	/* populate frequency register bank*/
	for (i = 0; i < NUM_BREDR_CHANNELS; i++)
		bank[i] = ((i * 2) % NUM_BREDR_CHANNELS);
    7458:	224f      	movs	r2, #79	; 0x4f
    745a:	fb90 f4f2 	sdiv	r4, r0, r2
    745e:	fb02 0214 	mls	r2, r2, r4, r0
    7462:	4e3d      	ldr	r6, [pc, #244]	; (7558 <precalc+0x114>)
    7464:	559a      	strb	r2, [r3, r6]
    7466:	3301      	adds	r3, #1
	u32 address;
	address = target.address & 0xffffffff;
	syncword = 0;

	/* populate frequency register bank*/
	for (i = 0; i < NUM_BREDR_CHANNELS; i++)
    7468:	2b4f      	cmp	r3, #79	; 0x4f
    746a:	d1f4      	bne.n	7456 <precalc+0x12>
		bank[i] = ((i * 2) % NUM_BREDR_CHANNELS);
		/* actual frequency is 2402 + bank[i] MHz */


	/* precalculate some of next_hop()'s variables */
	a1 = (address >> 23) & 0x1f;
    746c:	4b3b      	ldr	r3, [pc, #236]	; (755c <precalc+0x118>)
    746e:	f3c1 52c4 	ubfx	r2, r1, #23, #5
    7472:	701a      	strb	r2, [r3, #0]
	b = (address >> 19) & 0x0f;
	c1 = ((address >> 4) & 0x10) +
    7474:	f3c1 1407 	ubfx	r4, r1, #4, #8
    7478:	f3c1 00c7 	ubfx	r0, r1, #3, #8
		/* actual frequency is 2402 + bank[i] MHz */


	/* precalculate some of next_hop()'s variables */
	a1 = (address >> 23) & 0x1f;
	b = (address >> 19) & 0x0f;
    747c:	4b38      	ldr	r3, [pc, #224]	; (7560 <precalc+0x11c>)
    747e:	f3c1 42c3 	ubfx	r2, r1, #19, #4
	c1 = ((address >> 4) & 0x10) +
    7482:	f000 0508 	and.w	r5, r0, #8
    7486:	f004 0710 	and.w	r7, r4, #16
		/* actual frequency is 2402 + bank[i] MHz */


	/* precalculate some of next_hop()'s variables */
	a1 = (address >> 23) & 0x1f;
	b = (address >> 19) & 0x0f;
    748a:	701a      	strb	r2, [r3, #0]
	c1 = ((address >> 4) & 0x10) +
    748c:	442f      	add	r7, r5
    748e:	f3c1 0287 	ubfx	r2, r1, #2, #8
    7492:	f001 0501 	and.w	r5, r1, #1
    7496:	f3c1 0347 	ubfx	r3, r1, #1, #8
    749a:	442f      	add	r7, r5
    749c:	f002 0504 	and.w	r5, r2, #4
    74a0:	442f      	add	r7, r5
    74a2:	f003 0502 	and.w	r5, r3, #2
    74a6:	442f      	add	r7, r5
    74a8:	4d2e      	ldr	r5, [pc, #184]	; (7564 <precalc+0x120>)
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
		((address >> 1) & 0x02) +
		(address & 0x01);
	d1 = (address >> 10) & 0x1ff;
	e = ((address >> 7) & 0x40) +
    74aa:	f004 0408 	and.w	r4, r4, #8


	/* precalculate some of next_hop()'s variables */
	a1 = (address >> 23) & 0x1f;
	b = (address >> 19) & 0x0f;
	c1 = ((address >> 4) & 0x10) +
    74ae:	702f      	strb	r7, [r5, #0]
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
		((address >> 1) & 0x02) +
		(address & 0x01);
	d1 = (address >> 10) & 0x1ff;
    74b0:	4d2d      	ldr	r5, [pc, #180]	; (7568 <precalc+0x124>)
    74b2:	f3c1 2788 	ubfx	r7, r1, #10, #9
    74b6:	802f      	strh	r7, [r5, #0]
	e = ((address >> 7) & 0x40) +
		((address >> 6) & 0x20) +
    74b8:	098f      	lsrs	r7, r1, #6
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
		((address >> 1) & 0x02) +
		(address & 0x01);
	d1 = (address >> 10) & 0x1ff;
	e = ((address >> 7) & 0x40) +
    74ba:	09cd      	lsrs	r5, r1, #7
    74bc:	f007 0720 	and.w	r7, r7, #32
    74c0:	f005 0540 	and.w	r5, r5, #64	; 0x40
		((address >> 6) & 0x20) +
		((address >> 5) & 0x10) +
    74c4:	0949      	lsrs	r1, r1, #5
		((address >> 3) & 0x08) +
		((address >> 2) & 0x04) +
		((address >> 1) & 0x02) +
		(address & 0x01);
	d1 = (address >> 10) & 0x1ff;
	e = ((address >> 7) & 0x40) +
    74c6:	443d      	add	r5, r7
    74c8:	f001 0110 	and.w	r1, r1, #16
    74cc:	4429      	add	r1, r5
    74ce:	440c      	add	r4, r1
    74d0:	f000 0004 	and.w	r0, r0, #4
    74d4:	4420      	add	r0, r4
    74d6:	f002 0202 	and.w	r2, r2, #2
    74da:	4402      	add	r2, r0
    74dc:	f003 0301 	and.w	r3, r3, #1
    74e0:	4922      	ldr	r1, [pc, #136]	; (756c <precalc+0x128>)
    74e2:	4413      	add	r3, r2
    74e4:	700b      	strb	r3, [r1, #0]
		((address >> 4) & 0x08) +
		((address >> 3) & 0x04) +
		((address >> 2) & 0x02) +
		((address >> 1) & 0x01);

	if(afh_enabled) {
    74e6:	4b22      	ldr	r3, [pc, #136]	; (7570 <precalc+0x12c>)
    74e8:	781b      	ldrb	r3, [r3, #0]
    74ea:	b383      	cbz	r3, 754e <precalc+0x10a>
    74ec:	2400      	movs	r4, #0
    74ee:	46a4      	mov	ip, r4
		used_channels = 0;
		for(i = 0; i < 10; i++)
			used_channels += count_bits((uint64_t) afh_map[i]);
    74f0:	4f20      	ldr	r7, [pc, #128]	; (7574 <precalc+0x130>)
    74f2:	2300      	movs	r3, #0
    74f4:	5de2      	ldrb	r2, [r4, r7]

/* count the number of 1 bits in a uint64_t */
static uint8_t count_bits(uint64_t n)
{
	uint8_t i = 0;
	for (i = 0; n != 0; i++)
    74f6:	2500      	movs	r5, #0
    74f8:	ea52 0103 	orrs.w	r1, r2, r3
    74fc:	d008      	beq.n	7510 <precalc+0xcc>
		n &= n - 1;
    74fe:	f112 30ff 	adds.w	r0, r2, #4294967295	; 0xffffffff
    7502:	f143 31ff 	adc.w	r1, r3, #4294967295	; 0xffffffff

/* count the number of 1 bits in a uint64_t */
static uint8_t count_bits(uint64_t n)
{
	uint8_t i = 0;
	for (i = 0; n != 0; i++)
    7506:	3501      	adds	r5, #1
		n &= n - 1;
    7508:	4002      	ands	r2, r0
    750a:	400b      	ands	r3, r1

/* count the number of 1 bits in a uint64_t */
static uint8_t count_bits(uint64_t n)
{
	uint8_t i = 0;
	for (i = 0; n != 0; i++)
    750c:	b2ed      	uxtb	r5, r5
    750e:	e7f3      	b.n	74f8 <precalc+0xb4>
    7510:	3401      	adds	r4, #1
		((address >> 1) & 0x01);

	if(afh_enabled) {
		used_channels = 0;
		for(i = 0; i < 10; i++)
			used_channels += count_bits((uint64_t) afh_map[i]);
    7512:	4465      	add	r5, ip
		((address >> 2) & 0x02) +
		((address >> 1) & 0x01);

	if(afh_enabled) {
		used_channels = 0;
		for(i = 0; i < 10; i++)
    7514:	2c0a      	cmp	r4, #10
			used_channels += count_bits((uint64_t) afh_map[i]);
    7516:	b2ed      	uxtb	r5, r5
		((address >> 2) & 0x02) +
		((address >> 1) & 0x01);

	if(afh_enabled) {
		used_channels = 0;
		for(i = 0; i < 10; i++)
    7518:	d001      	beq.n	751e <precalc+0xda>
			used_channels += count_bits((uint64_t) afh_map[i]);
    751a:	46ac      	mov	ip, r5
    751c:	e7e8      	b.n	74f0 <precalc+0xac>
    751e:	4b16      	ldr	r3, [pc, #88]	; (7578 <precalc+0x134>)
    7520:	701d      	strb	r5, [r3, #0]
		((address >> 2) & 0x02) +
		((address >> 1) & 0x01);

	if(afh_enabled) {
		used_channels = 0;
		for(i = 0; i < 10; i++)
    7522:	2300      	movs	r3, #0
    7524:	461a      	mov	r2, r3
			used_channels += count_bits((uint64_t) afh_map[i]);
		j = 0;
		for (i = 0; i < NUM_BREDR_CHANNELS; i++) {
			chan = (i * 2) % NUM_BREDR_CHANNELS;
    7526:	214f      	movs	r1, #79	; 0x4f
    7528:	fb93 f0f1 	sdiv	r0, r3, r1
    752c:	fb01 3010 	mls	r0, r1, r0, r3
    7530:	b2c1      	uxtb	r1, r0
			if(afh_map[chan/8] & (0x1 << (chan % 8)))
    7532:	08cc      	lsrs	r4, r1, #3
    7534:	5d3c      	ldrb	r4, [r7, r4]
    7536:	f000 0007 	and.w	r0, r0, #7
    753a:	fa44 f000 	asr.w	r0, r4, r0
    753e:	07c0      	lsls	r0, r0, #31
    7540:	d502      	bpl.n	7548 <precalc+0x104>
				bank[j++] = chan;
    7542:	1c50      	adds	r0, r2, #1
    7544:	54b1      	strb	r1, [r6, r2]
    7546:	b2c2      	uxtb	r2, r0
    7548:	3302      	adds	r3, #2
	if(afh_enabled) {
		used_channels = 0;
		for(i = 0; i < 10; i++)
			used_channels += count_bits((uint64_t) afh_map[i]);
		j = 0;
		for (i = 0; i < NUM_BREDR_CHANNELS; i++) {
    754a:	2b9e      	cmp	r3, #158	; 0x9e
    754c:	d1eb      	bne.n	7526 <precalc+0xe2>
    754e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7550:	10001528 	.word	0x10001528
    7554:	10001178 	.word	0x10001178
    7558:	1000158d 	.word	0x1000158d
    755c:	1000158b 	.word	0x1000158b
    7560:	10001538 	.word	0x10001538
    7564:	1000158c 	.word	0x1000158c
    7568:	1000153a 	.word	0x1000153a
    756c:	100015dc 	.word	0x100015dc
    7570:	100014a7 	.word	0x100014a7
    7574:	1000100b 	.word	0x1000100b
    7578:	10001009 	.word	0x10001009

0000757c <next_hop>:

	return output;
}

u16 next_hop(u32 clock)
{
    757c:	b5f0      	push	{r4, r5, r6, r7, lr}
    757e:	b087      	sub	sp, #28
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
    7580:	f3c0 02d8 	ubfx	r2, r0, #3, #25
	f = base_f % 79;
    7584:	214f      	movs	r1, #79	; 0x4f
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
    7586:	f022 020f 	bic.w	r2, r2, #15
	f = base_f % 79;
    758a:	fbb2 f7f1 	udiv	r7, r2, r1
    758e:	fb01 2717 	mls	r7, r1, r7, r2
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
    7592:	493f      	ldr	r1, [pc, #252]	; (7690 <next_hop+0x114>)
	u32 base_f, f, f_dash;

	clock &= 0xffffffff;
	/* Variable names used in Vol 2, Part B, Section 2.6 of the spec */
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
    7594:	f3c0 0340 	ubfx	r3, r0, #1, #1
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
    7598:	f891 c000 	ldrb.w	ip, [r1]
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
	f = base_f % 79;

	perm = perm5(
    759c:	211f      	movs	r1, #31

	clock &= 0xffffffff;
	/* Variable names used in Vol 2, Part B, Section 2.6 of the spec */
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
    759e:	015e      	lsls	r6, r3, #5
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
	f = base_f % 79;

	perm = perm5(
    75a0:	434b      	muls	r3, r1
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
    75a2:	ea8c 4c10 	eor.w	ip, ip, r0, lsr #16
    75a6:	f00c 0c1f 	and.w	ip, ip, #31
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
	f = base_f % 79;

	perm = perm5(
    75aa:	ea8c 0c03 	eor.w	ip, ip, r3
	clock &= 0xffffffff;
	/* Variable names used in Vol 2, Part B, Section 2.6 of the spec */
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
    75ae:	4b39      	ldr	r3, [pc, #228]	; (7694 <next_hop+0x118>)

	clock &= 0xffffffff;
	/* Variable names used in Vol 2, Part B, Section 2.6 of the spec */
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
    75b0:	b2b6      	uxth	r6, r6
	a = (a1 ^ (clock >> 21)) & 0x1f;
    75b2:	781c      	ldrb	r4, [r3, #0]
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
	f = base_f % 79;

	perm = perm5(
    75b4:	4b38      	ldr	r3, [pc, #224]	; (7698 <next_hop+0x11c>)
	clock &= 0xffffffff;
	/* Variable names used in Vol 2, Part B, Section 2.6 of the spec */
	x = (clock >> 2) & 0x1f;
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
    75b6:	ea84 5450 	eor.w	r4, r4, r0, lsr #21
	d = (d1 ^ (clock >> 7)) & 0x1ff;
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
	f = base_f % 79;

	perm = perm5(
    75ba:	781b      	ldrb	r3, [r3, #0]
    75bc:	eb04 0490 	add.w	r4, r4, r0, lsr #2
    75c0:	405c      	eors	r4, r3
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
	d = (d1 ^ (clock >> 7)) & 0x1ff;
    75c2:	4b36      	ldr	r3, [pc, #216]	; (769c <next_hop+0x120>)

/* 5 bit permutation */
static u8 perm5(u8 z, u8 p_high, u16 p_low)
{
	/* z is constrained to 5 bits, p_high to 5 bits, p_low to 9 bits */
	z &= 0x1f;
    75c4:	400c      	ands	r4, r1
	y1 = (clock >> 1) & 0x01;
	y2 = y1 << 5;
	a = (a1 ^ (clock >> 21)) & 0x1f;
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
	d = (d1 ^ (clock >> 7)) & 0x1ff;
    75c6:	881b      	ldrh	r3, [r3, #0]
    75c8:	ea83 10d0 	eor.w	r0, r3, r0, lsr #7
static u8 perm5(u8 z, u8 p_high, u16 p_low)
{
	/* z is constrained to 5 bits, p_high to 5 bits, p_low to 9 bits */
	z &= 0x1f;
	p_high &= 0x1f;
	p_low &= 0x1ff;
    75cc:	f3c0 0008 	ubfx	r0, r0, #0, #9
    75d0:	b280      	uxth	r0, r0
	u8 tmp, output, z_bit[5], p[14];
	static const u8 index1[] = {0, 2, 1, 3, 0, 1, 0, 3, 1, 0, 2, 1, 0, 1};
	static const u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
    75d2:	2300      	movs	r3, #0
		p[i] = (p_low >> i) & 0x01;
    75d4:	fa40 f103 	asr.w	r1, r0, r3
    75d8:	ad02      	add	r5, sp, #8
    75da:	f001 0101 	and.w	r1, r1, #1
    75de:	5559      	strb	r1, [r3, r5]
	u8 tmp, output, z_bit[5], p[14];
	static const u8 index1[] = {0, 2, 1, 3, 0, 1, 0, 3, 1, 0, 2, 1, 0, 1};
	static const u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
    75e0:	3301      	adds	r3, #1
    75e2:	2b09      	cmp	r3, #9
    75e4:	d1f6      	bne.n	75d4 <next_hop+0x58>
    75e6:	2300      	movs	r3, #0
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
		p[i+9] = (p_high >> i) & 0x01;
    75e8:	fa4c f003 	asr.w	r0, ip, r3
    75ec:	18e9      	adds	r1, r5, r3
	static const u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
    75ee:	3301      	adds	r3, #1
		p[i+9] = (p_high >> i) & 0x01;
    75f0:	f000 0001 	and.w	r0, r0, #1
	static const u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
    75f4:	2b05      	cmp	r3, #5
		p[i+9] = (p_high >> i) & 0x01;
    75f6:	7248      	strb	r0, [r1, #9]
	static const u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
    75f8:	d1f6      	bne.n	75e8 <next_hop+0x6c>
    75fa:	2300      	movs	r3, #0
		p[i+9] = (p_high >> i) & 0x01;

	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
		z_bit[i] = (z >> i) & 0x01;
    75fc:	fa44 f103 	asr.w	r1, r4, r3
    7600:	f001 0101 	and.w	r1, r1, #1
    7604:	f80d 1003 	strb.w	r1, [sp, r3]
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
		p[i+9] = (p_high >> i) & 0x01;

	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
    7608:	3301      	adds	r3, #1
    760a:	2b05      	cmp	r3, #5
    760c:	d1f6      	bne.n	75fc <next_hop+0x80>
    760e:	230d      	movs	r3, #13
		z_bit[i] = (z >> i) & 0x01;

	/* butterfly operations */
	for (i = 13; i >= 0; i--) {
		/* swap bits according to index arrays if control signal tells us to */
		if (p[i]) {
    7610:	5ce9      	ldrb	r1, [r5, r3]
    7612:	b179      	cbz	r1, 7634 <next_hop+0xb8>
			tmp = z_bit[index1[i]];
    7614:	4922      	ldr	r1, [pc, #136]	; (76a0 <next_hop+0x124>)
    7616:	a806      	add	r0, sp, #24
    7618:	5c5c      	ldrb	r4, [r3, r1]
			z_bit[index1[i]] = z_bit[index2[i]];
    761a:	310e      	adds	r1, #14

	/* butterfly operations */
	for (i = 13; i >= 0; i--) {
		/* swap bits according to index arrays if control signal tells us to */
		if (p[i]) {
			tmp = z_bit[index1[i]];
    761c:	4404      	add	r4, r0
			z_bit[index1[i]] = z_bit[index2[i]];
    761e:	5c58      	ldrb	r0, [r3, r1]
    7620:	a906      	add	r1, sp, #24
    7622:	4408      	add	r0, r1

	/* butterfly operations */
	for (i = 13; i >= 0; i--) {
		/* swap bits according to index arrays if control signal tells us to */
		if (p[i]) {
			tmp = z_bit[index1[i]];
    7624:	f814 cc18 	ldrb.w	ip, [r4, #-24]
			z_bit[index1[i]] = z_bit[index2[i]];
    7628:	f810 1c18 	ldrb.w	r1, [r0, #-24]
    762c:	f804 1c18 	strb.w	r1, [r4, #-24]
			z_bit[index2[i]] = tmp;
    7630:	f800 cc18 	strb.w	ip, [r0, #-24]
	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
		z_bit[i] = (z >> i) & 0x01;

	/* butterfly operations */
	for (i = 13; i >= 0; i--) {
    7634:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
    7638:	d2ea      	bcs.n	7610 <next_hop+0x94>
    763a:	2100      	movs	r1, #0
    763c:	460b      	mov	r3, r1
	}

	/* reconstruct output from rearranged bits */
	output = 0;
	for (i = 0; i < 5; i++)
		output += z_bit[i] << i;
    763e:	f81d 0003 	ldrb.w	r0, [sp, r3]
    7642:	4098      	lsls	r0, r3
		}
	}

	/* reconstruct output from rearranged bits */
	output = 0;
	for (i = 0; i < 5; i++)
    7644:	3301      	adds	r3, #1
		output += z_bit[i] << i;
    7646:	4401      	add	r1, r0
		}
	}

	/* reconstruct output from rearranged bits */
	output = 0;
	for (i = 0; i < 5; i++)
    7648:	2b05      	cmp	r3, #5
		output += z_bit[i] << i;
    764a:	b2c9      	uxtb	r1, r1
		}
	}

	/* reconstruct output from rearranged bits */
	output = 0;
	for (i = 0; i < 5; i++)
    764c:	d1f7      	bne.n	763e <next_hop+0xc2>
	perm = perm5(
		((x + a) % 32) ^ b,
		(y1 * 0x1f) ^ c,
		d);
	/* hop selection */
	next_channel = bank[(perm + e + f + y2) % NUM_BREDR_CHANNELS];
    764e:	4b15      	ldr	r3, [pc, #84]	; (76a4 <next_hop+0x128>)
    7650:	4437      	add	r7, r6
    7652:	781b      	ldrb	r3, [r3, #0]
    7654:	4419      	add	r1, r3
    7656:	440f      	add	r7, r1
    7658:	234f      	movs	r3, #79	; 0x4f
    765a:	fbb7 f0f3 	udiv	r0, r7, r3
    765e:	fb03 7710 	mls	r7, r3, r0, r7
    7662:	4b11      	ldr	r3, [pc, #68]	; (76a8 <next_hop+0x12c>)
    7664:	5dd8      	ldrb	r0, [r3, r7]
	if(afh_enabled) {
    7666:	4b11      	ldr	r3, [pc, #68]	; (76ac <next_hop+0x130>)
    7668:	781b      	ldrb	r3, [r3, #0]
    766a:	b16b      	cbz	r3, 7688 <next_hop+0x10c>
		f_dash = base_f % used_channels;
    766c:	4b10      	ldr	r3, [pc, #64]	; (76b0 <next_hop+0x134>)
    766e:	781b      	ldrb	r3, [r3, #0]
    7670:	fbb2 f0f3 	udiv	r0, r2, r3
    7674:	fb03 2210 	mls	r2, r3, r0, r2
		next_channel = afh_bank[(perm + e + f_dash + y2) % used_channels];
    7678:	4416      	add	r6, r2
    767a:	440e      	add	r6, r1
    767c:	fbb6 f1f3 	udiv	r1, r6, r3
    7680:	fb03 6611 	mls	r6, r3, r1, r6
    7684:	4b0b      	ldr	r3, [pc, #44]	; (76b4 <next_hop+0x138>)
    7686:	5d98      	ldrb	r0, [r3, r6]
	}
	return (2402 + next_channel);

}
    7688:	f600 1062 	addw	r0, r0, #2402	; 0x962
    768c:	b007      	add	sp, #28
    768e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7690:	1000158c 	.word	0x1000158c
    7694:	1000158b 	.word	0x1000158b
    7698:	10001538 	.word	0x10001538
    769c:	1000153a 	.word	0x1000153a
    76a0:	0000a81b 	.word	0x0000a81b
    76a4:	100015dc 	.word	0x100015dc
    76a8:	1000158d 	.word	0x1000158d
    76ac:	100014a7 	.word	0x100014a7
    76b0:	10001009 	.word	0x10001009
    76b4:	1000153c 	.word	0x1000153c

000076b8 <btle_channel_index>:
}

u8 btle_channel_index(u8 channel) {
	u8 idx;
	channel /= 2;
	if (channel == 0)
    76b8:	0840      	lsrs	r0, r0, #1
    76ba:	d00a      	beq.n	76d2 <btle_channel_index+0x1a>
		idx = 37;
	else if (channel < 12)
    76bc:	280b      	cmp	r0, #11
    76be:	d801      	bhi.n	76c4 <btle_channel_index+0xc>
		idx = channel - 1;
    76c0:	3801      	subs	r0, #1
    76c2:	e004      	b.n	76ce <btle_channel_index+0x16>
	else if (channel == 12)
    76c4:	280c      	cmp	r0, #12
    76c6:	d006      	beq.n	76d6 <btle_channel_index+0x1e>
		idx = 38;
	else if (channel < 39)
    76c8:	2826      	cmp	r0, #38	; 0x26
    76ca:	d806      	bhi.n	76da <btle_channel_index+0x22>
		idx = channel - 2;
    76cc:	3802      	subs	r0, #2
    76ce:	b2c0      	uxtb	r0, r0
    76d0:	4770      	bx	lr

u8 btle_channel_index(u8 channel) {
	u8 idx;
	channel /= 2;
	if (channel == 0)
		idx = 37;
    76d2:	2025      	movs	r0, #37	; 0x25
    76d4:	4770      	bx	lr
	else if (channel < 12)
		idx = channel - 1;
	else if (channel == 12)
		idx = 38;
    76d6:	2026      	movs	r0, #38	; 0x26
    76d8:	4770      	bx	lr
	else if (channel < 39)
		idx = channel - 2;
	else
		idx = 39;
    76da:	2027      	movs	r0, #39	; 0x27
	return idx;
}
    76dc:	4770      	bx	lr

000076de <btle_channel_index_to_phys>:

u16 btle_channel_index_to_phys(u8 idx) {
	u16 phys;
	if (idx < 11)
    76de:	280a      	cmp	r0, #10
    76e0:	d802      	bhi.n	76e8 <btle_channel_index_to_phys+0xa>
		phys = 2404 + 2 * idx;
    76e2:	f200 40b2 	addw	r0, r0, #1202	; 0x4b2
    76e6:	e003      	b.n	76f0 <btle_channel_index_to_phys+0x12>
	else if (idx < 37)
    76e8:	2824      	cmp	r0, #36	; 0x24
    76ea:	d803      	bhi.n	76f4 <btle_channel_index_to_phys+0x16>
		phys = 2428 + 2 * (idx - 11);
    76ec:	f200 40b3 	addw	r0, r0, #1203	; 0x4b3
    76f0:	0040      	lsls	r0, r0, #1
    76f2:	4770      	bx	lr
	else if (idx == 37)
    76f4:	2825      	cmp	r0, #37	; 0x25
    76f6:	d007      	beq.n	7708 <btle_channel_index_to_phys+0x2a>
		phys = 2402;
	else if (idx == 38)
		phys = 2426;
    76f8:	f640 137a 	movw	r3, #2426	; 0x97a
    76fc:	2826      	cmp	r0, #38	; 0x26
    76fe:	bf0c      	ite	eq
    7700:	4618      	moveq	r0, r3
    7702:	f44f 601b 	movne.w	r0, #2480	; 0x9b0
    7706:	4770      	bx	lr
	if (idx < 11)
		phys = 2404 + 2 * idx;
	else if (idx < 37)
		phys = 2428 + 2 * (idx - 11);
	else if (idx == 37)
		phys = 2402;
    7708:	f640 1062 	movw	r0, #2402	; 0x962
	else if (idx == 38)
		phys = 2426;
	else
		phys = 2480;
	return phys;
}
    770c:	4770      	bx	lr

0000770e <btle_next_hop>:

extern u8 le_channel_idx;
extern u8 le_hop_amount;

u16 btle_next_hop(le_state_t *le)
{
    770e:	b538      	push	{r3, r4, r5, lr}
	u16 phys = btle_channel_index_to_phys(le->channel_idx);
    7710:	7d45      	ldrb	r5, [r0, #21]

extern u8 le_channel_idx;
extern u8 le_hop_amount;

u16 btle_next_hop(le_state_t *le)
{
    7712:	4604      	mov	r4, r0
	u16 phys = btle_channel_index_to_phys(le->channel_idx);
    7714:	4628      	mov	r0, r5
    7716:	f7ff ffe2 	bl	76de <btle_channel_index_to_phys>
	le->channel_idx = (le->channel_idx + le->channel_increment) % 37;
    771a:	7da2      	ldrb	r2, [r4, #22]
    771c:	2325      	movs	r3, #37	; 0x25
    771e:	442a      	add	r2, r5
    7720:	fb92 f1f3 	sdiv	r1, r2, r3
    7724:	fb03 2311 	mls	r3, r3, r1, r2
    7728:	7563      	strb	r3, [r4, #21]
	return phys;
}
    772a:	bd38      	pop	{r3, r4, r5, pc}

0000772c <btle_calc_crc>:
//			0x6ff46e
//
//		bytes in packet will be:
//		  { 0x6e, 0xf4, 0x6f }
//
u32 btle_calc_crc(u32 crc_init, u8 *data, int len) {
    772c:	b570      	push	{r4, r5, r6, lr}
	u32 state = crc_init & 0xffffff;
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
	int i, j;

	for (i = 0; i < len; ++i) {
    772e:	2300      	movs	r3, #0
//
//		bytes in packet will be:
//		  { 0x6e, 0xf4, 0x6f }
//
u32 btle_calc_crc(u32 crc_init, u8 *data, int len) {
	u32 state = crc_init & 0xffffff;
    7730:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
	int i, j;

	for (i = 0; i < len; ++i) {
    7734:	4293      	cmp	r3, r2
    7736:	da14      	bge.n	7762 <btle_calc_crc+0x36>
		u8 cur = data[i];
    7738:	5ccd      	ldrb	r5, [r1, r3]
    773a:	2408      	movs	r4, #8
		for (j = 0; j < 8; ++j) {
			int next_bit = (state ^ cur) & 1;
    773c:	ea85 0600 	eor.w	r6, r5, r0
			cur >>= 1;
			state >>= 1;
			if (next_bit) {
    7740:	f016 0f01 	tst.w	r6, #1
    7744:	ea4f 0555 	mov.w	r5, r5, lsr #1
    7748:	ea4f 0050 	mov.w	r0, r0, lsr #1
    774c:	d005      	beq.n	775a <btle_calc_crc+0x2e>
				state |= 1 << 23;
    774e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
				state ^= lfsr_mask;
    7752:	f480 00b4 	eor.w	r0, r0, #5898240	; 0x5a0000
    7756:	f480 40c0 	eor.w	r0, r0, #24576	; 0x6000
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
	int i, j;

	for (i = 0; i < len; ++i) {
		u8 cur = data[i];
		for (j = 0; j < 8; ++j) {
    775a:	3c01      	subs	r4, #1
    775c:	d1ee      	bne.n	773c <btle_calc_crc+0x10>
u32 btle_calc_crc(u32 crc_init, u8 *data, int len) {
	u32 state = crc_init & 0xffffff;
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
	int i, j;

	for (i = 0; i < len; ++i) {
    775e:	3301      	adds	r3, #1
    7760:	e7e8      	b.n	7734 <btle_calc_crc+0x8>
			}
		}
	}

	return state;
}
    7762:	bd70      	pop	{r4, r5, r6, pc}

00007764 <btle_reverse_crc>:
// runs the CRC in reverse to generate a CRCInit
//
//	crc should be big endian
//	the return will be big endian
//
u32 btle_reverse_crc(u32 crc, u8 *data, int len) {
    7764:	b570      	push	{r4, r5, r6, lr}
	u32 state = crc;
	u32 lfsr_mask = 0xb4c000; // 101101001100000000000000
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
    7766:	3a01      	subs	r2, #1
    7768:	2a00      	cmp	r2, #0
    776a:	db14      	blt.n	7796 <btle_reverse_crc+0x32>
		u8 cur = data[i];
    776c:	5c8d      	ldrb	r5, [r1, r2]
    776e:	2307      	movs	r3, #7
		for (j = 0; j < 8; ++j) {
			int top_bit = state >> 23;
    7770:	0dc4      	lsrs	r4, r0, #23
			state = (state << 1) & 0xffffff;
    7772:	0040      	lsls	r0, r0, #1
    7774:	f020 467f 	bic.w	r6, r0, #4278190080	; 0xff000000
			state |= top_bit ^ ((cur >> (7 - j)) & 1);
    7778:	fa45 f003 	asr.w	r0, r5, r3
    777c:	f000 0001 	and.w	r0, r0, #1
    7780:	4060      	eors	r0, r4
    7782:	4330      	orrs	r0, r6
			if (top_bit)
    7784:	b11c      	cbz	r4, 778e <btle_reverse_crc+0x2a>
				state ^= lfsr_mask;
    7786:	f480 0034 	eor.w	r0, r0, #11796480	; 0xb40000
    778a:	f480 4040 	eor.w	r0, r0, #49152	; 0xc000
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
		u8 cur = data[i];
		for (j = 0; j < 8; ++j) {
    778e:	f113 33ff 	adds.w	r3, r3, #4294967295	; 0xffffffff
    7792:	d2ed      	bcs.n	7770 <btle_reverse_crc+0xc>
    7794:	e7e7      	b.n	7766 <btle_reverse_crc+0x2>
	u32 state = crc;
	u32 lfsr_mask = 0xb4c000; // 101101001100000000000000
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
    7796:	2300      	movs	r3, #0
    7798:	461a      	mov	r2, r3
		}
	}

	ret = 0;
	for (i = 0; i < 24; ++i)
		ret |= ((state >> i) & 1) << (23 - i);
    779a:	fa20 f103 	lsr.w	r1, r0, r3
    779e:	f1c3 0417 	rsb	r4, r3, #23
    77a2:	f001 0101 	and.w	r1, r1, #1
    77a6:	40a1      	lsls	r1, r4
				state ^= lfsr_mask;
		}
	}

	ret = 0;
	for (i = 0; i < 24; ++i)
    77a8:	3301      	adds	r3, #1
    77aa:	2b18      	cmp	r3, #24
		ret |= ((state >> i) & 1) << (23 - i);
    77ac:	ea42 0201 	orr.w	r2, r2, r1
				state ^= lfsr_mask;
		}
	}

	ret = 0;
	for (i = 0; i < 24; ++i)
    77b0:	d1f3      	bne.n	779a <btle_reverse_crc+0x36>
		ret |= ((state >> i) & 1) << (23 - i);

	return ret;
}
    77b2:	4610      	mov	r0, r2
    77b4:	bd70      	pop	{r4, r5, r6, pc}
    77b6:	0000      	movs	r0, r0

000077b8 <btle_crcgen_lut>:
 * Michael Ossmann for writing and optimizing this.
 *
 * Arguments: CRCInit, pointer to start of packet, length of packet in
 * bytes
 * */
u32 btle_crcgen_lut(u32 crc_init, u8 *data, int len) {
    77b8:	b530      	push	{r4, r5, lr}
	u32 state;
	int i;
	u8 key;

	state = crc_init & 0xffffff;
	for (i = 0; i < len; ++i) {
    77ba:	2300      	movs	r3, #0
u32 btle_crcgen_lut(u32 crc_init, u8 *data, int len) {
	u32 state;
	int i;
	u8 key;

	state = crc_init & 0xffffff;
    77bc:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	for (i = 0; i < len; ++i) {
    77c0:	4293      	cmp	r3, r2
    77c2:	da09      	bge.n	77d8 <btle_crcgen_lut+0x20>
		key = data[i] ^ (state & 0xff);
    77c4:	5ccd      	ldrb	r5, [r1, r3]
		state = (state >> 8) ^ btle_crc_lut[key];
    77c6:	4c05      	ldr	r4, [pc, #20]	; (77dc <btle_crcgen_lut+0x24>)
	int i;
	u8 key;

	state = crc_init & 0xffffff;
	for (i = 0; i < len; ++i) {
		key = data[i] ^ (state & 0xff);
    77c8:	4045      	eors	r5, r0
		state = (state >> 8) ^ btle_crc_lut[key];
    77ca:	b2ed      	uxtb	r5, r5
    77cc:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
	u32 state;
	int i;
	u8 key;

	state = crc_init & 0xffffff;
	for (i = 0; i < len; ++i) {
    77d0:	3301      	adds	r3, #1
		key = data[i] ^ (state & 0xff);
		state = (state >> 8) ^ btle_crc_lut[key];
    77d2:	ea84 2010 	eor.w	r0, r4, r0, lsr #8
    77d6:	e7f3      	b.n	77c0 <btle_crcgen_lut+0x8>
	}
	return state;
}
    77d8:	bd30      	pop	{r4, r5, pc}
    77da:	bf00      	nop
    77dc:	100004a0 	.word	0x100004a0

000077e0 <usb_vendor_request_handler>:
*/

VendorRequestHandler *v_req_handler;

BOOL usb_vendor_request_handler(TSetupPacket *pSetup, int *piLen, u8 **ppbData)
{
    77e0:	b513      	push	{r0, r1, r4, lr}
    77e2:	460b      	mov	r3, r1
	int rv;
	u16 params[2] = {pSetup->wValue, pSetup->wIndex};
    77e4:	8841      	ldrh	r1, [r0, #2]
	rv = v_req_handler(pSetup->bRequest, params, *ppbData, piLen);
    77e6:	6812      	ldr	r2, [r2, #0]
VendorRequestHandler *v_req_handler;

BOOL usb_vendor_request_handler(TSetupPacket *pSetup, int *piLen, u8 **ppbData)
{
	int rv;
	u16 params[2] = {pSetup->wValue, pSetup->wIndex};
    77e8:	f8ad 1004 	strh.w	r1, [sp, #4]
    77ec:	8881      	ldrh	r1, [r0, #4]
	rv = v_req_handler(pSetup->bRequest, params, *ppbData, piLen);
    77ee:	7840      	ldrb	r0, [r0, #1]
VendorRequestHandler *v_req_handler;

BOOL usb_vendor_request_handler(TSetupPacket *pSetup, int *piLen, u8 **ppbData)
{
	int rv;
	u16 params[2] = {pSetup->wValue, pSetup->wIndex};
    77f0:	f8ad 1006 	strh.w	r1, [sp, #6]
	rv = v_req_handler(pSetup->bRequest, params, *ppbData, piLen);
    77f4:	4904      	ldr	r1, [pc, #16]	; (7808 <usb_vendor_request_handler+0x28>)
    77f6:	680c      	ldr	r4, [r1, #0]
    77f8:	a901      	add	r1, sp, #4
    77fa:	47a0      	blx	r4
	return (BOOL) (rv==1);
}
    77fc:	1e43      	subs	r3, r0, #1
    77fe:	4258      	negs	r0, r3
    7800:	4158      	adcs	r0, r3
    7802:	b002      	add	sp, #8
    7804:	bd10      	pop	{r4, pc}
    7806:	bf00      	nop
    7808:	100036e4 	.word	0x100036e4

0000780c <set_serial_descriptor>:


void set_serial_descriptor(u8 *descriptors) {
    780c:	b530      	push	{r4, r5, lr}
    780e:	b087      	sub	sp, #28
	u8 buf[17], *desc, nibble;
	int len, i;
	get_device_serial(buf, &len);
    7810:	ad01      	add	r5, sp, #4
	rv = v_req_handler(pSetup->bRequest, params, *ppbData, piLen);
	return (BOOL) (rv==1);
}


void set_serial_descriptor(u8 *descriptors) {
    7812:	4604      	mov	r4, r0
	u8 buf[17], *desc, nibble;
	int len, i;
	get_device_serial(buf, &len);
    7814:	4669      	mov	r1, sp
    7816:	4628      	mov	r0, r5
    7818:	f001 faae 	bl	8d78 <get_device_serial>
	if(buf[0] == 0) { /* IAP success */
    781c:	f89d 2004 	ldrb.w	r2, [sp, #4]
    7820:	b9e2      	cbnz	r2, 785c <set_serial_descriptor+0x50>
    7822:	4623      	mov	r3, r4
		desc = descriptors + USB_SERIAL_OFFSET;
		for(i=0; i<16; i++) {
			nibble  = (buf[i+1]>>4) & 0xF;
    7824:	3201      	adds	r2, #1
    7826:	5ca9      	ldrb	r1, [r5, r2]
			desc[i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
			desc[1+ i * 4] = 0;
    7828:	2000      	movs	r0, #0
	int len, i;
	get_device_serial(buf, &len);
	if(buf[0] == 0) { /* IAP success */
		desc = descriptors + USB_SERIAL_OFFSET;
		for(i=0; i<16; i++) {
			nibble  = (buf[i+1]>>4) & 0xF;
    782a:	090c      	lsrs	r4, r1, #4
			desc[i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
    782c:	2c09      	cmp	r4, #9
			desc[1+ i * 4] = 0;
			nibble = buf[i+1]&0xF;
    782e:	f001 010f 	and.w	r1, r1, #15
	get_device_serial(buf, &len);
	if(buf[0] == 0) { /* IAP success */
		desc = descriptors + USB_SERIAL_OFFSET;
		for(i=0; i<16; i++) {
			nibble  = (buf[i+1]>>4) & 0xF;
			desc[i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
    7832:	bf86      	itte	hi
    7834:	3457      	addhi	r4, #87	; 0x57
    7836:	b2e4      	uxtbhi	r4, r4
    7838:	3430      	addls	r4, #48	; 0x30
			desc[1+ i * 4] = 0;
			nibble = buf[i+1]&0xF;
			desc[2 + i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
    783a:	2909      	cmp	r1, #9
    783c:	bf86      	itte	hi
    783e:	3157      	addhi	r1, #87	; 0x57
    7840:	b2c9      	uxtbhi	r1, r1
    7842:	3130      	addls	r1, #48	; 0x30
	u8 buf[17], *desc, nibble;
	int len, i;
	get_device_serial(buf, &len);
	if(buf[0] == 0) { /* IAP success */
		desc = descriptors + USB_SERIAL_OFFSET;
		for(i=0; i<16; i++) {
    7844:	2a10      	cmp	r2, #16
			nibble  = (buf[i+1]>>4) & 0xF;
			desc[i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
    7846:	f883 407c 	strb.w	r4, [r3, #124]	; 0x7c
			desc[1+ i * 4] = 0;
    784a:	f883 007d 	strb.w	r0, [r3, #125]	; 0x7d
			nibble = buf[i+1]&0xF;
			desc[2 + i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
    784e:	f883 107e 	strb.w	r1, [r3, #126]	; 0x7e
			desc[3 + i * 4] = 0;
    7852:	f883 007f 	strb.w	r0, [r3, #127]	; 0x7f
    7856:	f103 0304 	add.w	r3, r3, #4
	u8 buf[17], *desc, nibble;
	int len, i;
	get_device_serial(buf, &len);
	if(buf[0] == 0) { /* IAP success */
		desc = descriptors + USB_SERIAL_OFFSET;
		for(i=0; i<16; i++) {
    785a:	d1e3      	bne.n	7824 <set_serial_descriptor+0x18>
			nibble = buf[i+1]&0xF;
			desc[2 + i * 4] = (nibble > 9) ? ('a' + nibble - 10) : ('0' + nibble);
			desc[3 + i * 4] = 0;
		}
	}
}
    785c:	b007      	add	sp, #28
    785e:	bd30      	pop	{r4, r5, pc}

00007860 <ubertooth_usb_init>:

int ubertooth_usb_init(VendorRequestHandler *vendor_req_handler)
{
    7860:	b538      	push	{r3, r4, r5, lr}
	// initialise stack
	USBInit();

	set_serial_descriptor(abDescriptors);
    7862:	4c0d      	ldr	r4, [pc, #52]	; (7898 <ubertooth_usb_init+0x38>)
		}
	}
}

int ubertooth_usb_init(VendorRequestHandler *vendor_req_handler)
{
    7864:	4605      	mov	r5, r0
	// initialise stack
	USBInit();
    7866:	f001 fb65 	bl	8f34 <USBInit>

	set_serial_descriptor(abDescriptors);
    786a:	4620      	mov	r0, r4
    786c:	f7ff ffce 	bl	780c <set_serial_descriptor>
	
	// register device descriptors
	USBRegisterDescriptors(abDescriptors);
    7870:	4620      	mov	r0, r4
    7872:	f001 fd9d 	bl	93b0 <USBRegisterDescriptors>

	// Request handler
	v_req_handler = vendor_req_handler;
    7876:	4b09      	ldr	r3, [pc, #36]	; (789c <ubertooth_usb_init+0x3c>)

	// override standard request handler
	USBRegisterRequestHandler(REQTYPE_TYPE_VENDOR, usb_vendor_request_handler, abVendorReqData);
    7878:	4a09      	ldr	r2, [pc, #36]	; (78a0 <ubertooth_usb_init+0x40>)
    787a:	2002      	movs	r0, #2
    787c:	4909      	ldr	r1, [pc, #36]	; (78a4 <ubertooth_usb_init+0x44>)
	
	// register device descriptors
	USBRegisterDescriptors(abDescriptors);

	// Request handler
	v_req_handler = vendor_req_handler;
    787e:	601d      	str	r5, [r3, #0]

	// override standard request handler
	USBRegisterRequestHandler(REQTYPE_TYPE_VENDOR, usb_vendor_request_handler, abVendorReqData);
    7880:	f001 fb4e 	bl	8f20 <USBRegisterRequestHandler>

	// enable USB interrupts
	//ISER0 = ISER0_ISE_USB;

	// Enable WCID / driverless setup on Windows - Consumes Vendor Request 0xFF
	USBRegisterWinusbInterface(0xFF, "{8ac47a88-cc26-4aa9-887b-42ca8cf07a63}");
    7884:	4908      	ldr	r1, [pc, #32]	; (78a8 <ubertooth_usb_init+0x48>)
    7886:	20ff      	movs	r0, #255	; 0xff
    7888:	f001 fd78 	bl	937c <USBRegisterWinusbInterface>

	// connect to bus
	USBHwConnect(TRUE);
    788c:	2001      	movs	r0, #1
    788e:	f001 fbe6 	bl	905e <USBHwConnect>

	return 0;
}
    7892:	2000      	movs	r0, #0
    7894:	bd38      	pop	{r3, r4, r5, pc}
    7896:	bf00      	nop
    7898:	100008a0 	.word	0x100008a0
    789c:	100036e4 	.word	0x100036e4
    78a0:	100035e0 	.word	0x100035e0
    78a4:	000077e1 	.word	0x000077e1
    78a8:	0000a837 	.word	0x0000a837

000078ac <queue_init>:
volatile u32 head = 0;
volatile u32 tail = 0;

void queue_init(void)
{
	head = 0;
    78ac:	4b04      	ldr	r3, [pc, #16]	; (78c0 <queue_init+0x14>)
    78ae:	2100      	movs	r1, #0
	tail = 0;
	memset(fifo, 0, sizeof(fifo));
    78b0:	4804      	ldr	r0, [pc, #16]	; (78c4 <queue_init+0x18>)
    78b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
volatile u32 head = 0;
volatile u32 tail = 0;

void queue_init(void)
{
	head = 0;
    78b6:	6019      	str	r1, [r3, #0]
	tail = 0;
    78b8:	6059      	str	r1, [r3, #4]
	memset(fifo, 0, sizeof(fifo));
    78ba:	f7fc bcb9 	b.w	4230 <memset>
    78be:	bf00      	nop
    78c0:	10000e7c 	.word	0x10000e7c
    78c4:	100015e0 	.word	0x100015e0

000078c8 <usb_enqueue>:
}

usb_pkt_rx *usb_enqueue(void)
{
	u8 h = head & 0x7F;
    78c8:	4b0a      	ldr	r3, [pc, #40]	; (78f4 <usb_enqueue+0x2c>)
    78ca:	6819      	ldr	r1, [r3, #0]
	u8 t = tail & 0x7F;
    78cc:	6858      	ldr	r0, [r3, #4]
	u8 n = (t + 1) & 0x7F;

	/* fail if queue is full */
	if (h == n) {
    78ce:	f001 017f 	and.w	r1, r1, #127	; 0x7f
}

usb_pkt_rx *usb_enqueue(void)
{
	u8 h = head & 0x7F;
	u8 t = tail & 0x7F;
    78d2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
	u8 n = (t + 1) & 0x7F;
    78d6:	1c42      	adds	r2, r0, #1

	/* fail if queue is full */
	if (h == n) {
    78d8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    78dc:	4291      	cmp	r1, r2
    78de:	d006      	beq.n	78ee <usb_enqueue+0x26>
		return NULL;
	}

	++tail;
    78e0:	685a      	ldr	r2, [r3, #4]
    78e2:	3201      	adds	r2, #1
    78e4:	605a      	str	r2, [r3, #4]
	return &fifo[t];
    78e6:	4b04      	ldr	r3, [pc, #16]	; (78f8 <usb_enqueue+0x30>)
    78e8:	eb03 1080 	add.w	r0, r3, r0, lsl #6
    78ec:	4770      	bx	lr
	u8 t = tail & 0x7F;
	u8 n = (t + 1) & 0x7F;

	/* fail if queue is full */
	if (h == n) {
		return NULL;
    78ee:	2000      	movs	r0, #0
	}

	++tail;
	return &fifo[t];

}
    78f0:	4770      	bx	lr
    78f2:	bf00      	nop
    78f4:	10000e7c 	.word	0x10000e7c
    78f8:	100015e0 	.word	0x100015e0

000078fc <usb_enqueue_time>:

//JWHUR
usb_time_rx *usb_enqueue_time(void)
{
	u8 h = head & 0x7F;
    78fc:	4b0a      	ldr	r3, [pc, #40]	; (7928 <usb_enqueue_time+0x2c>)
    78fe:	6819      	ldr	r1, [r3, #0]
	u8 t = tail & 0x7F;
    7900:	6858      	ldr	r0, [r3, #4]
	u8 n = (t + 1) & 0x7F;

	/* fail if queue is full */
	if (h == n) {
    7902:	f001 017f 	and.w	r1, r1, #127	; 0x7f

//JWHUR
usb_time_rx *usb_enqueue_time(void)
{
	u8 h = head & 0x7F;
	u8 t = tail & 0x7F;
    7906:	f000 007f 	and.w	r0, r0, #127	; 0x7f
	u8 n = (t + 1) & 0x7F;
    790a:	1c42      	adds	r2, r0, #1

	/* fail if queue is full */
	if (h == n) {
    790c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    7910:	4291      	cmp	r1, r2
    7912:	d006      	beq.n	7922 <usb_enqueue_time+0x26>
		return NULL;
	}

	++tail;
    7914:	685a      	ldr	r2, [r3, #4]
    7916:	3201      	adds	r2, #1
    7918:	605a      	str	r2, [r3, #4]
	return &fifo[t];
    791a:	4b04      	ldr	r3, [pc, #16]	; (792c <usb_enqueue_time+0x30>)
    791c:	eb03 1080 	add.w	r0, r3, r0, lsl #6
    7920:	4770      	bx	lr
	u8 t = tail & 0x7F;
	u8 n = (t + 1) & 0x7F;

	/* fail if queue is full */
	if (h == n) {
		return NULL;
    7922:	2000      	movs	r0, #0
	}

	++tail;
	return &fifo[t];

}
    7924:	4770      	bx	lr
    7926:	bf00      	nop
    7928:	10000e7c 	.word	0x10000e7c
    792c:	100015e0 	.word	0x100015e0

00007930 <dequeue>:


usb_pkt_rx *dequeue(void)
{
	u8 h = head & 0x7F;
    7930:	4b08      	ldr	r3, [pc, #32]	; (7954 <dequeue+0x24>)
    7932:	6818      	ldr	r0, [r3, #0]
	u8 t = tail & 0x7F;
    7934:	685a      	ldr	r2, [r3, #4]
}


usb_pkt_rx *dequeue(void)
{
	u8 h = head & 0x7F;
    7936:	f000 007f 	and.w	r0, r0, #127	; 0x7f
	u8 t = tail & 0x7F;

	/* fail if queue is empty */
	if (h == t) {
    793a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    793e:	4290      	cmp	r0, r2
    7940:	d006      	beq.n	7950 <dequeue+0x20>
		return NULL;
	}

	++head;
    7942:	681a      	ldr	r2, [r3, #0]
    7944:	3201      	adds	r2, #1
    7946:	601a      	str	r2, [r3, #0]
	return &fifo[h];
    7948:	4b03      	ldr	r3, [pc, #12]	; (7958 <dequeue+0x28>)
    794a:	eb03 1080 	add.w	r0, r3, r0, lsl #6
    794e:	4770      	bx	lr
	u8 h = head & 0x7F;
	u8 t = tail & 0x7F;

	/* fail if queue is empty */
	if (h == t) {
		return NULL;
    7950:	2000      	movs	r0, #0
	}

	++head;
	return &fifo[h];
}
    7952:	4770      	bx	lr
    7954:	10000e7c 	.word	0x10000e7c
    7958:	100015e0 	.word	0x100015e0

0000795c <dequeue_send>:

#define USB_KEEP_ALIVE 400000
u32 last_usb_pkt = 0;  // for keep alive packets

int dequeue_send(u32 clkn)
{
    795c:	b537      	push	{r0, r1, r2, r4, r5, lr}
    795e:	4605      	mov	r5, r0
	usb_pkt_rx *pkt = dequeue();
    7960:	f7ff ffe6 	bl	7930 <dequeue>
    7964:	4b0d      	ldr	r3, [pc, #52]	; (799c <dequeue_send+0x40>)
	if (pkt != NULL) {
    7966:	4604      	mov	r4, r0
    7968:	b138      	cbz	r0, 797a <dequeue_send+0x1e>
		last_usb_pkt = clkn;
		USBHwEPWrite(BULK_IN_EP, (u8 *)pkt, sizeof(usb_pkt_rx));
    796a:	2082      	movs	r0, #130	; 0x82
    796c:	4621      	mov	r1, r4
    796e:	2240      	movs	r2, #64	; 0x40

int dequeue_send(u32 clkn)
{
	usb_pkt_rx *pkt = dequeue();
	if (pkt != NULL) {
		last_usb_pkt = clkn;
    7970:	609d      	str	r5, [r3, #8]
		USBHwEPWrite(BULK_IN_EP, (u8 *)pkt, sizeof(usb_pkt_rx));
    7972:	f001 fba5 	bl	90c0 <USBHwEPWrite>
		return 1;
    7976:	2001      	movs	r0, #1
    7978:	e00e      	b.n	7998 <dequeue_send+0x3c>
	} else {
		if (clkn - last_usb_pkt > USB_KEEP_ALIVE) {
    797a:	689a      	ldr	r2, [r3, #8]
    797c:	4908      	ldr	r1, [pc, #32]	; (79a0 <dequeue_send+0x44>)
    797e:	1aaa      	subs	r2, r5, r2
    7980:	428a      	cmp	r2, r1
    7982:	d908      	bls.n	7996 <dequeue_send+0x3a>
			u8 pkt_type = KEEP_ALIVE;
    7984:	2203      	movs	r2, #3
    7986:	a902      	add	r1, sp, #8
    7988:	f801 2d01 	strb.w	r2, [r1, #-1]!
			last_usb_pkt = clkn;
			USBHwEPWrite(BULK_IN_EP, &pkt_type, 1);
    798c:	2082      	movs	r0, #130	; 0x82
    798e:	2201      	movs	r2, #1
		USBHwEPWrite(BULK_IN_EP, (u8 *)pkt, sizeof(usb_pkt_rx));
		return 1;
	} else {
		if (clkn - last_usb_pkt > USB_KEEP_ALIVE) {
			u8 pkt_type = KEEP_ALIVE;
			last_usb_pkt = clkn;
    7990:	609d      	str	r5, [r3, #8]
			USBHwEPWrite(BULK_IN_EP, &pkt_type, 1);
    7992:	f001 fb95 	bl	90c0 <USBHwEPWrite>
		}
		return 0;
    7996:	4620      	mov	r0, r4
	}
}
    7998:	b003      	add	sp, #12
    799a:	bd30      	pop	{r4, r5, pc}
    799c:	10000e7c 	.word	0x10000e7c
    79a0:	00061a80 	.word	0x00061a80

000079a4 <handle_usb>:

void handle_usb(u32 clkn)
{
    79a4:	b538      	push	{r3, r4, r5, lr}
    79a6:	4604      	mov	r4, r0
	u8 epstat;

	/* write queued packets to USB if possible */
	epstat = USBHwEPGetStatus(BULK_IN_EP);
    79a8:	2082      	movs	r0, #130	; 0x82
    79aa:	f001 fb63 	bl	9074 <USBHwEPGetStatus>
	if (!(epstat & EPSTAT_B1FULL)) {
    79ae:	0681      	lsls	r1, r0, #26
void handle_usb(u32 clkn)
{
	u8 epstat;

	/* write queued packets to USB if possible */
	epstat = USBHwEPGetStatus(BULK_IN_EP);
    79b0:	4605      	mov	r5, r0
	if (!(epstat & EPSTAT_B1FULL)) {
    79b2:	d402      	bmi.n	79ba <handle_usb+0x16>
		dequeue_send(clkn);
    79b4:	4620      	mov	r0, r4
    79b6:	f7ff ffd1 	bl	795c <dequeue_send>
	}
	if (!(epstat & EPSTAT_B2FULL)) {
    79ba:	066a      	lsls	r2, r5, #25
    79bc:	d402      	bmi.n	79c4 <handle_usb+0x20>
		dequeue_send(clkn);
    79be:	4620      	mov	r0, r4
    79c0:	f7ff ffcc 	bl	795c <dequeue_send>
	}

	/* polled "interrupt" */
	USBHwISR();
}
    79c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	if (!(epstat & EPSTAT_B2FULL)) {
		dequeue_send(clkn);
	}

	/* polled "interrupt" */
	USBHwISR();
    79c8:	f001 bbe6 	b.w	9198 <USBHwISR>

000079cc <rssi_reset>:

int32_t rssi_sum;
int16_t rssi_iir[79] = {0};

void rssi_reset(void)
{
    79cc:	b508      	push	{r3, lr}
	memset(rssi_iir, 0, sizeof(rssi_iir));
    79ce:	229e      	movs	r2, #158	; 0x9e
    79d0:	4807      	ldr	r0, [pc, #28]	; (79f0 <rssi_reset+0x24>)
    79d2:	2100      	movs	r1, #0
    79d4:	f7fc fc2c 	bl	4230 <memset>

	rssi_count = 0;
    79d8:	4a06      	ldr	r2, [pc, #24]	; (79f4 <rssi_reset+0x28>)
    79da:	2300      	movs	r3, #0
    79dc:	7013      	strb	r3, [r2, #0]
	rssi_sum = 0;
    79de:	4a06      	ldr	r2, [pc, #24]	; (79f8 <rssi_reset+0x2c>)
    79e0:	6013      	str	r3, [r2, #0]
	rssi_max = INT8_MIN;
    79e2:	4b06      	ldr	r3, [pc, #24]	; (79fc <rssi_reset+0x30>)
    79e4:	2280      	movs	r2, #128	; 0x80
    79e6:	701a      	strb	r2, [r3, #0]
	rssi_min = INT8_MAX;
    79e8:	4b05      	ldr	r3, [pc, #20]	; (7a00 <rssi_reset+0x34>)
    79ea:	227f      	movs	r2, #127	; 0x7f
    79ec:	701a      	strb	r2, [r3, #0]
    79ee:	bd08      	pop	{r3, pc}
    79f0:	10000e88 	.word	0x10000e88
    79f4:	100014a6 	.word	0x100014a6
    79f8:	100036e8 	.word	0x100036e8
    79fc:	10001008 	.word	0x10001008
    7a00:	1000100a 	.word	0x1000100a

00007a04 <rssi_add>:
}

void rssi_add(int8_t v)
{
	rssi_max = (v > rssi_max) ? v : rssi_max;
    7a04:	4b0b      	ldr	r3, [pc, #44]	; (7a34 <rssi_add+0x30>)
    7a06:	f993 2000 	ldrsb.w	r2, [r3]
    7a0a:	4290      	cmp	r0, r2
    7a0c:	bfa8      	it	ge
    7a0e:	4602      	movge	r2, r0
    7a10:	701a      	strb	r2, [r3, #0]
	rssi_min = (v < rssi_min) ? v : rssi_min;
    7a12:	4b09      	ldr	r3, [pc, #36]	; (7a38 <rssi_add+0x34>)
    7a14:	f993 2000 	ldrsb.w	r2, [r3]
    7a18:	4290      	cmp	r0, r2
    7a1a:	bfb8      	it	lt
    7a1c:	4602      	movlt	r2, r0
    7a1e:	701a      	strb	r2, [r3, #0]
	rssi_sum += ((int32_t)v * 256);  // scaled int math (x256)
    7a20:	4b06      	ldr	r3, [pc, #24]	; (7a3c <rssi_add+0x38>)
    7a22:	681a      	ldr	r2, [r3, #0]
    7a24:	eb02 2000 	add.w	r0, r2, r0, lsl #8
    7a28:	6018      	str	r0, [r3, #0]
	rssi_count += 1;
    7a2a:	4b05      	ldr	r3, [pc, #20]	; (7a40 <rssi_add+0x3c>)
    7a2c:	781a      	ldrb	r2, [r3, #0]
    7a2e:	3201      	adds	r2, #1
    7a30:	701a      	strb	r2, [r3, #0]
    7a32:	4770      	bx	lr
    7a34:	10001008 	.word	0x10001008
    7a38:	1000100a 	.word	0x1000100a
    7a3c:	100036e8 	.word	0x100036e8
    7a40:	100014a6 	.word	0x100014a6

00007a44 <rssi_iir_update>:
}

/* For sweep mode, update IIR per channel. Otherwise, use single value. */
void rssi_iir_update(uint16_t channel)
{
    7a44:	b510      	push	{r4, lr}
	int32_t rssi_iir_acc;

	/* Use array to track 79 Bluetooth channels, or just first slot
	 * of array if the frequency is not a valid Bluetooth channel. */
	if ( channel < 2402 || channel < 2480 )
		channel = 2402;
    7a46:	f640 1362 	movw	r3, #2402	; 0x962
    7a4a:	f5b0 6f1b 	cmp.w	r0, #2480	; 0x9b0
    7a4e:	bf38      	it	cc
    7a50:	4618      	movcc	r0, r3

	int i = channel - 2402;

	// IIR using scaled int math (x256)
	if (rssi_count != 0)
    7a52:	4b0d      	ldr	r3, [pc, #52]	; (7a88 <rssi_iir_update+0x44>)
	/* Use array to track 79 Bluetooth channels, or just first slot
	 * of array if the frequency is not a valid Bluetooth channel. */
	if ( channel < 2402 || channel < 2480 )
		channel = 2402;

	int i = channel - 2402;
    7a54:	f6a0 1062 	subw	r0, r0, #2402	; 0x962

	// IIR using scaled int math (x256)
	if (rssi_count != 0)
    7a58:	781b      	ldrb	r3, [r3, #0]
    7a5a:	b123      	cbz	r3, 7a66 <rssi_iir_update+0x22>
		avg = (rssi_sum  + 128) / rssi_count;
    7a5c:	4a0b      	ldr	r2, [pc, #44]	; (7a8c <rssi_iir_update+0x48>)
    7a5e:	6812      	ldr	r2, [r2, #0]
    7a60:	3280      	adds	r2, #128	; 0x80
    7a62:	fb92 f3f3 	sdiv	r3, r2, r3
	else
		avg = 0; // really an error
	rssi_iir_acc = rssi_iir[i] * (256-RSSI_IIR_ALPHA);
	rssi_iir_acc += avg * RSSI_IIR_ALPHA;
    7a66:	2403      	movs	r4, #3
	// IIR using scaled int math (x256)
	if (rssi_count != 0)
		avg = (rssi_sum  + 128) / rssi_count;
	else
		avg = 0; // really an error
	rssi_iir_acc = rssi_iir[i] * (256-RSSI_IIR_ALPHA);
    7a68:	4a09      	ldr	r2, [pc, #36]	; (7a90 <rssi_iir_update+0x4c>)
	rssi_iir_acc += avg * RSSI_IIR_ALPHA;
    7a6a:	4363      	muls	r3, r4
	// IIR using scaled int math (x256)
	if (rssi_count != 0)
		avg = (rssi_sum  + 128) / rssi_count;
	else
		avg = 0; // really an error
	rssi_iir_acc = rssi_iir[i] * (256-RSSI_IIR_ALPHA);
    7a6c:	f932 1010 	ldrsh.w	r1, [r2, r0, lsl #1]
	rssi_iir_acc += avg * RSSI_IIR_ALPHA;
    7a70:	24fd      	movs	r4, #253	; 0xfd
    7a72:	fb04 3301 	mla	r3, r4, r1, r3
	rssi_iir[i] = (int16_t)((rssi_iir_acc + 128) / 256);
    7a76:	f44f 7180 	mov.w	r1, #256	; 0x100
    7a7a:	3380      	adds	r3, #128	; 0x80
    7a7c:	fb93 f3f1 	sdiv	r3, r3, r1
    7a80:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    7a84:	bd10      	pop	{r4, pc}
    7a86:	bf00      	nop
    7a88:	100014a6 	.word	0x100014a6
    7a8c:	100036e8 	.word	0x100036e8
    7a90:	10000e88 	.word	0x10000e88

00007a94 <rssi_get_avg>:
int8_t rssi_get_avg(uint16_t channel)
{
	/* Use array to track 79 Bluetooth channels, or just first slot
	 * of array if the frequency is not a valid Bluetooth channel. */
	if ( channel < 2402 || channel < 2480 )
		channel = 2402;
    7a94:	f640 1362 	movw	r3, #2402	; 0x962
    7a98:	f5b0 6f1b 	cmp.w	r0, #2480	; 0x9b0
    7a9c:	bf38      	it	cc
    7a9e:	4618      	movcc	r0, r3

	return (rssi_iir[channel-2402] + 128) / 256;
    7aa0:	4a05      	ldr	r2, [pc, #20]	; (7ab8 <rssi_get_avg+0x24>)
    7aa2:	f6a0 1362 	subw	r3, r0, #2402	; 0x962
    7aa6:	f932 0013 	ldrsh.w	r0, [r2, r3, lsl #1]
    7aaa:	f44f 7380 	mov.w	r3, #256	; 0x100
    7aae:	3080      	adds	r0, #128	; 0x80
    7ab0:	fb90 f0f3 	sdiv	r0, r0, r3
}
    7ab4:	b240      	sxtb	r0, r0
    7ab6:	4770      	bx	lr
    7ab8:	10000e88 	.word	0x10000e88

00007abc <cs_threshold_calc_and_set>:
	cs_threshold_cur = level;
	cs_no_squelch = (level <= -120);
}

void cs_threshold_calc_and_set(uint16_t channel)
{
    7abc:	b538      	push	{r3, r4, r5, lr}

	/* If threshold is max/avg based (>0), reset here while rx is
	 * off.  TODO - max-to-iir only works in SWEEP mode, where the
	 * channel is known to be in the BT band, i.e., rssi_iir has a
	 * value for it. */
	if (cs_threshold_req > 0) {
    7abe:	4d15      	ldr	r5, [pc, #84]	; (7b14 <cs_threshold_calc_and_set+0x58>)
    7ac0:	782c      	ldrb	r4, [r5, #0]
    7ac2:	b263      	sxtb	r3, r4
    7ac4:	2b00      	cmp	r3, #0
    7ac6:	dd05      	ble.n	7ad4 <cs_threshold_calc_and_set+0x18>
		int8_t rssi = rssi_get_avg(channel);
    7ac8:	f7ff ffe4 	bl	7a94 <rssi_get_avg>
		level = rssi - 54 + cs_threshold_req;
    7acc:	782c      	ldrb	r4, [r5, #0]
    7ace:	3c36      	subs	r4, #54	; 0x36
    7ad0:	4420      	add	r0, r4
    7ad2:	b2c4      	uxtb	r4, r0
 * in 4dBm steps, so the provided level is rounded to the nearest
 * multiple of 4 by adding 56. Useful range is -100 to -20. */
static void cs_threshold_set(int8_t level, cs_samples_t samples)
{
	level = level < -120 ? -120 : level;
	level = level > -20 ? -20 : level;
    7ad4:	f06f 0377 	mvn.w	r3, #119	; 0x77
 * global. CC2400 RSSI is determined by 54dBm + level. CS threshold is
 * in 4dBm steps, so the provided level is rounded to the nearest
 * multiple of 4 by adding 56. Useful range is -100 to -20. */
static void cs_threshold_set(int8_t level, cs_samples_t samples)
{
	level = level < -120 ? -120 : level;
    7ad8:	b264      	sxtb	r4, r4
	level = level > -20 ? -20 : level;
    7ada:	429c      	cmp	r4, r3
    7adc:	bfb8      	it	lt
    7ade:	461c      	movlt	r4, r3
    7ae0:	f06f 0313 	mvn.w	r3, #19
    7ae4:	429c      	cmp	r4, r3
    7ae6:	bfa8      	it	ge
    7ae8:	461c      	movge	r4, r3
    7aea:	b2e4      	uxtb	r4, r4
	cc2400_set(RSSI, (uint8_t)((level + 56) & (0x3f << 2)) | ((uint8_t)samples&3));
    7aec:	f104 0138 	add.w	r1, r4, #56	; 0x38
    7af0:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
    7af4:	2006      	movs	r0, #6
    7af6:	f041 0103 	orr.w	r1, r1, #3
    7afa:	f000 ff62 	bl	89c2 <cc2400_set>
	cs_threshold_cur = level;
    7afe:	4b06      	ldr	r3, [pc, #24]	; (7b18 <cs_threshold_calc_and_set+0x5c>)
    7b00:	701c      	strb	r4, [r3, #0]
	cs_no_squelch = (level <= -120);
    7b02:	b264      	sxtb	r4, r4
    7b04:	f114 0f77 	cmn.w	r4, #119	; 0x77
    7b08:	4b04      	ldr	r3, [pc, #16]	; (7b1c <cs_threshold_calc_and_set+0x60>)
    7b0a:	bfac      	ite	ge
    7b0c:	2400      	movge	r4, #0
    7b0e:	2401      	movlt	r4, #1
    7b10:	701c      	strb	r4, [r3, #0]
    7b12:	bd38      	pop	{r3, r4, r5, pc}
    7b14:	100014a8 	.word	0x100014a8
    7b18:	10001520 	.word	0x10001520
    7b1c:	10001170 	.word	0x10001170

00007b20 <cs_trigger_enable>:
 * triggers EINT3, which could be used for other things (but is not
 * currently). TODO - EINT3 should be managed globally, not turned on
 * and off here. */
void cs_trigger_enable(void)
{
	cs_trigger = 0;
    7b20:	4b07      	ldr	r3, [pc, #28]	; (7b40 <cs_trigger_enable+0x20>)
    7b22:	2200      	movs	r2, #0
    7b24:	701a      	strb	r2, [r3, #0]
	ISER0 = ISER0_ISE_EINT3;
    7b26:	4b07      	ldr	r3, [pc, #28]	; (7b44 <cs_trigger_enable+0x24>)
    7b28:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    7b2c:	601a      	str	r2, [r3, #0]
	IO2IntClr = PIN_GIO6;      // Clear pending
    7b2e:	4b06      	ldr	r3, [pc, #24]	; (7b48 <cs_trigger_enable+0x28>)
    7b30:	2204      	movs	r2, #4
    7b32:	601a      	str	r2, [r3, #0]
	IO2IntEnF |= PIN_GIO6;     // Enable port 2.2 falling (CS active low)
    7b34:	689a      	ldr	r2, [r3, #8]
    7b36:	f042 0204 	orr.w	r2, r2, #4
    7b3a:	609a      	str	r2, [r3, #8]
    7b3c:	4770      	bx	lr
    7b3e:	bf00      	nop
    7b40:	10001521 	.word	0x10001521
    7b44:	e000e100 	.word	0xe000e100
    7b48:	400280ac 	.word	0x400280ac

00007b4c <cs_trigger_disable>:
}

void cs_trigger_disable(void)
{
	IO2IntEnF &= ~PIN_GIO6;    // Disable port 2.2 falling (CS active low)
    7b4c:	4b07      	ldr	r3, [pc, #28]	; (7b6c <cs_trigger_disable+0x20>)
    7b4e:	681a      	ldr	r2, [r3, #0]
    7b50:	f022 0204 	bic.w	r2, r2, #4
    7b54:	601a      	str	r2, [r3, #0]
	IO2IntClr = PIN_GIO6;      // Clear pending
    7b56:	2204      	movs	r2, #4
    7b58:	f843 2c08 	str.w	r2, [r3, #-8]
	ICER0 = ICER0_ICE_EINT3;
    7b5c:	4b04      	ldr	r3, [pc, #16]	; (7b70 <cs_trigger_disable+0x24>)
    7b5e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    7b62:	601a      	str	r2, [r3, #0]
	cs_trigger = 0;
    7b64:	4b03      	ldr	r3, [pc, #12]	; (7b74 <cs_trigger_disable+0x28>)
    7b66:	2200      	movs	r2, #0
    7b68:	701a      	strb	r2, [r3, #0]
    7b6a:	4770      	bx	lr
    7b6c:	400280b4 	.word	0x400280b4
    7b70:	e000e180 	.word	0xe000e180
    7b74:	10001521 	.word	0x10001521

00007b78 <cs_reset>:
}

void cs_reset(void)
{
    7b78:	b508      	push	{r3, lr}
	cs_trigger_disable();
    7b7a:	f7ff ffe7 	bl	7b4c <cs_trigger_disable>

	cs_no_squelch = 0;
    7b7e:	4b04      	ldr	r3, [pc, #16]	; (7b90 <cs_reset+0x18>)
    7b80:	2200      	movs	r2, #0
    7b82:	701a      	strb	r2, [r3, #0]
	cs_threshold_req=CS_THRESHOLD_DEFAULT;
    7b84:	4a03      	ldr	r2, [pc, #12]	; (7b94 <cs_reset+0x1c>)
    7b86:	2388      	movs	r3, #136	; 0x88
    7b88:	7013      	strb	r3, [r2, #0]
	cs_threshold_cur=CS_THRESHOLD_DEFAULT;
    7b8a:	4a03      	ldr	r2, [pc, #12]	; (7b98 <cs_reset+0x20>)
    7b8c:	7013      	strb	r3, [r2, #0]
    7b8e:	bd08      	pop	{r3, pc}
    7b90:	10001170 	.word	0x10001170
    7b94:	100014a8 	.word	0x100014a8
    7b98:	10001520 	.word	0x10001520

00007b9c <clkn_stop>:
#include "ubertooth.h"

void clkn_stop()
{
	/* stop and reset the timer to zero */
	T0TCR = TCR_Counter_Reset;
    7b9c:	4b0a      	ldr	r3, [pc, #40]	; (7bc8 <clkn_stop+0x2c>)
    7b9e:	2202      	movs	r2, #2
    7ba0:	601a      	str	r2, [r3, #0]

	clkn = 0;
    7ba2:	4a0a      	ldr	r2, [pc, #40]	; (7bcc <clkn_stop+0x30>)
    7ba4:	2300      	movs	r3, #0
    7ba6:	6013      	str	r3, [r2, #0]
	last_hop = 0;
    7ba8:	4a09      	ldr	r2, [pc, #36]	; (7bd0 <clkn_stop+0x34>)
    7baa:	6013      	str	r3, [r2, #0]

	clkn_offset = 0;
    7bac:	4a09      	ldr	r2, [pc, #36]	; (7bd4 <clkn_stop+0x38>)
    7bae:	6013      	str	r3, [r2, #0]
	clk100ns_offset = 0;
    7bb0:	4a09      	ldr	r2, [pc, #36]	; (7bd8 <clkn_stop+0x3c>)
    7bb2:	8013      	strh	r3, [r2, #0]

	clk_drift_ppm = 0;
    7bb4:	4a09      	ldr	r2, [pc, #36]	; (7bdc <clkn_stop+0x40>)
    7bb6:	8013      	strh	r3, [r2, #0]
	clk_drift_correction = 0;
    7bb8:	4a09      	ldr	r2, [pc, #36]	; (7be0 <clkn_stop+0x44>)
    7bba:	8013      	strh	r3, [r2, #0]

	clkn_last_drift_fix = 0;
    7bbc:	4a09      	ldr	r2, [pc, #36]	; (7be4 <clkn_stop+0x48>)
    7bbe:	6013      	str	r3, [r2, #0]
	clkn_next_drift_fix = 0;
    7bc0:	4a09      	ldr	r2, [pc, #36]	; (7be8 <clkn_stop+0x4c>)
    7bc2:	6013      	str	r3, [r2, #0]
    7bc4:	4770      	bx	lr
    7bc6:	bf00      	nop
    7bc8:	40004004 	.word	0x40004004
    7bcc:	10001024 	.word	0x10001024
    7bd0:	10001000 	.word	0x10001000
    7bd4:	10001018 	.word	0x10001018
    7bd8:	10001172 	.word	0x10001172
    7bdc:	100014a4 	.word	0x100014a4
    7be0:	10001020 	.word	0x10001020
    7be4:	1000101c 	.word	0x1000101c
    7be8:	100014dc 	.word	0x100014dc

00007bec <clkn_start>:
}

void clkn_start()
{
	/* start timer */
	T0TCR = TCR_Counter_Enable;
    7bec:	4b01      	ldr	r3, [pc, #4]	; (7bf4 <clkn_start+0x8>)
    7bee:	2201      	movs	r2, #1
    7bf0:	601a      	str	r2, [r3, #0]
    7bf2:	4770      	bx	lr
    7bf4:	40004004 	.word	0x40004004

00007bf8 <clkn_init>:
}

void clkn_init()
{
    7bf8:	b508      	push	{r3, lr}
	 * Because these are reset defaults, we're assuming TIMER0 is powered on
	 * and in timer mode.  The TIMER0 peripheral clock should have been set by
	 * clock_start().
	 */

	clkn_stop();
    7bfa:	f7ff ffcf 	bl	7b9c <clkn_stop>
#else
	/*
	 * The peripheral clock has a period of 20ns.  5 pclk periods
	 * makes one CLK100NS period (100 ns).
	 */
	T0PR = 4;
    7bfe:	4b06      	ldr	r3, [pc, #24]	; (7c18 <clkn_init+0x20>)
    7c00:	2204      	movs	r2, #4
    7c02:	601a      	str	r2, [r3, #0]
#endif
	/* 3125 * 100 ns = 312.5 us, the Bluetooth clock (CLKN). */
	T0MR0 = 3124;
    7c04:	f502 6243 	add.w	r2, r2, #3120	; 0xc30
    7c08:	60da      	str	r2, [r3, #12]
	T0MCR = TMCR_MR0R | TMCR_MR0I;
    7c0a:	2203      	movs	r2, #3
    7c0c:	609a      	str	r2, [r3, #8]
	ISER0 = ISER0_ISE_TIMER0;
    7c0e:	4b03      	ldr	r3, [pc, #12]	; (7c1c <clkn_init+0x24>)
    7c10:	2202      	movs	r2, #2
    7c12:	601a      	str	r2, [r3, #0]
    7c14:	bd08      	pop	{r3, pc}
    7c16:	bf00      	nop
    7c18:	4000400c 	.word	0x4000400c
    7c1c:	e000e100 	.word	0xe000e100

00007c20 <dma_disable>:
{
	// disable DMA engine:
	// refer to UM10360 LPC17xx User Manual Ch 31 Sec 31.6.1, PDF page 607

	// disable DMA interrupts
	ICER0 = ICER0_ICE_DMA;
    7c20:	4b15      	ldr	r3, [pc, #84]	; (7c78 <dma_disable+0x58>)
    7c22:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    7c26:	601a      	str	r2, [r3, #0]

	// disable active channels
	DMACC0Config = 0;
    7c28:	4a14      	ldr	r2, [pc, #80]	; (7c7c <dma_disable+0x5c>)
    7c2a:	2300      	movs	r3, #0
    7c2c:	6013      	str	r3, [r2, #0]
	DMACC1Config = 0;
    7c2e:	6213      	str	r3, [r2, #32]
	DMACC2Config = 0;
    7c30:	6413      	str	r3, [r2, #64]	; 0x40
	DMACC3Config = 0;
    7c32:	6613      	str	r3, [r2, #96]	; 0x60
	DMACC4Config = 0;
    7c34:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	DMACC5Config = 0;
    7c38:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	DMACC6Config = 0;
    7c3c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	DMACC7Config = 0;
    7c40:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
	DMACIntTCClear = 0xFF;
    7c44:	23ff      	movs	r3, #255	; 0xff
    7c46:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
    7c4a:	6013      	str	r3, [r2, #0]
	DMACIntErrClr = 0xFF;
    7c4c:	6093      	str	r3, [r2, #8]

	// Disable the DMA controller by writing 0 to the DMA Enable bit in the DMACConfig
	// register.
	DMACConfig &= ~DMACConfig_E;
    7c4e:	4b0c      	ldr	r3, [pc, #48]	; (7c80 <dma_disable+0x60>)
    7c50:	681a      	ldr	r2, [r3, #0]
    7c52:	f022 0201 	bic.w	r2, r2, #1
    7c56:	601a      	str	r2, [r3, #0]
	while (DMACConfig & DMACConfig_E);
    7c58:	681a      	ldr	r2, [r3, #0]
    7c5a:	f012 0201 	ands.w	r2, r2, #1
    7c5e:	d1fb      	bne.n	7c58 <dma_disable+0x38>

	/* reset interrupt counters */
	rx_tc = 0;
    7c60:	4b08      	ldr	r3, [pc, #32]	; (7c84 <dma_disable+0x64>)
    7c62:	601a      	str	r2, [r3, #0]
	rx_err = 0;
    7c64:	4b08      	ldr	r3, [pc, #32]	; (7c88 <dma_disable+0x68>)
    7c66:	601a      	str	r2, [r3, #0]

	active_rxbuf = &rxbuf1[0];
    7c68:	4a08      	ldr	r2, [pc, #32]	; (7c8c <dma_disable+0x6c>)
    7c6a:	4b09      	ldr	r3, [pc, #36]	; (7c90 <dma_disable+0x70>)
    7c6c:	601a      	str	r2, [r3, #0]
	idle_rxbuf = &rxbuf2[0];
    7c6e:	4a09      	ldr	r2, [pc, #36]	; (7c94 <dma_disable+0x74>)
    7c70:	4b09      	ldr	r3, [pc, #36]	; (7c98 <dma_disable+0x78>)
    7c72:	601a      	str	r2, [r3, #0]
    7c74:	4770      	bx	lr
    7c76:	bf00      	nop
    7c78:	e000e180 	.word	0xe000e180
    7c7c:	50004110 	.word	0x50004110
    7c80:	50004030 	.word	0x50004030
    7c84:	10001004 	.word	0x10001004
    7c88:	1000151c 	.word	0x1000151c
    7c8c:	100014e9 	.word	0x100014e9
    7c90:	10001064 	.word	0x10001064
    7c94:	100014a9 	.word	0x100014a9
    7c98:	10001180 	.word	0x10001180

00007c9c <dma_init>:
}

void dma_init()
{
    7c9c:	b508      	push	{r3, lr}
	/* power up GPDMA controller */
	PCONP |= PCONP_PCGPDMA;
    7c9e:	4b14      	ldr	r3, [pc, #80]	; (7cf0 <dma_init+0x54>)
    7ca0:	681a      	ldr	r2, [r3, #0]
    7ca2:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
    7ca6:	601a      	str	r2, [r3, #0]

	dma_disable();
    7ca8:	f7ff ffba 	bl	7c20 <dma_disable>

	/* DMA linked lists */
	rx_dma_lli1.src = (uint32_t)&(DIO_SSP_DR);
    7cac:	4b11      	ldr	r3, [pc, #68]	; (7cf4 <dma_init+0x58>)
	rx_dma_lli1.dest = (uint32_t)&rxbuf1[0];
    7cae:	4a12      	ldr	r2, [pc, #72]	; (7cf8 <dma_init+0x5c>)
	PCONP |= PCONP_PCGPDMA;

	dma_disable();

	/* DMA linked lists */
	rx_dma_lli1.src = (uint32_t)&(DIO_SSP_DR);
    7cb0:	4812      	ldr	r0, [pc, #72]	; (7cfc <dma_init+0x60>)
	rx_dma_lli1.dest = (uint32_t)&rxbuf1[0];
    7cb2:	605a      	str	r2, [r3, #4]
	rx_dma_lli1.next_lli = (uint32_t)&rx_dma_lli2;
    7cb4:	4a12      	ldr	r2, [pc, #72]	; (7d00 <dma_init+0x64>)
	rx_dma_lli1.control = (DMA_SIZE) |
    7cb6:	4913      	ldr	r1, [pc, #76]	; (7d04 <dma_init+0x68>)
			(0 << 18) |        /* source width 8 bits */
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	rx_dma_lli2.src = (uint32_t)&(DIO_SSP_DR);
    7cb8:	6010      	str	r0, [r2, #0]
	PCONP |= PCONP_PCGPDMA;

	dma_disable();

	/* DMA linked lists */
	rx_dma_lli1.src = (uint32_t)&(DIO_SSP_DR);
    7cba:	6018      	str	r0, [r3, #0]
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	rx_dma_lli2.src = (uint32_t)&(DIO_SSP_DR);
	rx_dma_lli2.dest = (uint32_t)&rxbuf2[0];
    7cbc:	4812      	ldr	r0, [pc, #72]	; (7d08 <dma_init+0x6c>)
	dma_disable();

	/* DMA linked lists */
	rx_dma_lli1.src = (uint32_t)&(DIO_SSP_DR);
	rx_dma_lli1.dest = (uint32_t)&rxbuf1[0];
	rx_dma_lli1.next_lli = (uint32_t)&rx_dma_lli2;
    7cbe:	609a      	str	r2, [r3, #8]
			DMACCxControl_I;   /* terminal count interrupt enable */

	rx_dma_lli2.src = (uint32_t)&(DIO_SSP_DR);
	rx_dma_lli2.dest = (uint32_t)&rxbuf2[0];
	rx_dma_lli2.next_lli = (uint32_t)&rx_dma_lli1;
	rx_dma_lli2.control = (DMA_SIZE) |
    7cc0:	60d1      	str	r1, [r2, #12]
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	rx_dma_lli2.src = (uint32_t)&(DIO_SSP_DR);
	rx_dma_lli2.dest = (uint32_t)&rxbuf2[0];
    7cc2:	6050      	str	r0, [r2, #4]
	rx_dma_lli2.next_lli = (uint32_t)&rx_dma_lli1;
    7cc4:	6093      	str	r3, [r2, #8]
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
    7cc6:	4a11      	ldr	r2, [pc, #68]	; (7d0c <dma_init+0x70>)

	/* DMA linked lists */
	rx_dma_lli1.src = (uint32_t)&(DIO_SSP_DR);
	rx_dma_lli1.dest = (uint32_t)&rxbuf1[0];
	rx_dma_lli1.next_lli = (uint32_t)&rx_dma_lli2;
	rx_dma_lli1.control = (DMA_SIZE) |
    7cc8:	60d9      	str	r1, [r3, #12]
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
    7cca:	2101      	movs	r1, #1
    7ccc:	6011      	str	r1, [r2, #0]
	while (!(DMACConfig & DMACConfig_E));
    7cce:	6811      	ldr	r1, [r2, #0]
    7cd0:	07c9      	lsls	r1, r1, #31
    7cd2:	d5fc      	bpl.n	7cce <dma_init+0x32>

	/* configure DMA channel 1 */
	DMACC0SrcAddr = rx_dma_lli1.src;
    7cd4:	681a      	ldr	r2, [r3, #0]
    7cd6:	490e      	ldr	r1, [pc, #56]	; (7d10 <dma_init+0x74>)
    7cd8:	600a      	str	r2, [r1, #0]
	DMACC0DestAddr = rx_dma_lli1.dest;
    7cda:	685a      	ldr	r2, [r3, #4]
    7cdc:	604a      	str	r2, [r1, #4]
	DMACC0LLI = rx_dma_lli1.next_lli;
    7cde:	689a      	ldr	r2, [r3, #8]
    7ce0:	608a      	str	r2, [r1, #8]
	DMACC0Control = rx_dma_lli1.control;
    7ce2:	68da      	ldr	r2, [r3, #12]
    7ce4:	4b0b      	ldr	r3, [pc, #44]	; (7d14 <dma_init+0x78>)
    7ce6:	601a      	str	r2, [r3, #0]
	DMACC0Config = DIO_SSP_SRC
    7ce8:	f24d 0206 	movw	r2, #53254	; 0xd006
    7cec:	605a      	str	r2, [r3, #4]
    7cee:	bd08      	pop	{r3, pc}
    7cf0:	400fc0c4 	.word	0x400fc0c4
    7cf4:	100037ac 	.word	0x100037ac
    7cf8:	100014e9 	.word	0x100014e9
    7cfc:	40030008 	.word	0x40030008
    7d00:	1000379c 	.word	0x1000379c
    7d04:	88009032 	.word	0x88009032
    7d08:	100014a9 	.word	0x100014a9
    7d0c:	50004030 	.word	0x50004030
    7d10:	50004100 	.word	0x50004100
    7d14:	5000410c 	.word	0x5000410c

00007d18 <dma_init_le>:
	               | DMACCxConfig_IE   /* allow error interrupts */
	               | DMACCxConfig_ITC; /* allow terminal count interrupts */
}

void dma_init_le()
{
    7d18:	b508      	push	{r3, lr}
	int i;

	/* power up GPDMA controller */
	PCONP |= PCONP_PCGPDMA;
    7d1a:	4b1a      	ldr	r3, [pc, #104]	; (7d84 <dma_init_le+0x6c>)
    7d1c:	681a      	ldr	r2, [r3, #0]
    7d1e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
    7d22:	601a      	str	r2, [r3, #0]

	dma_disable();
    7d24:	f7ff ff7c 	bl	7c20 <dma_disable>

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
    7d28:	4b17      	ldr	r3, [pc, #92]	; (7d88 <dma_init_le+0x70>)
    7d2a:	2201      	movs	r2, #1
    7d2c:	601a      	str	r2, [r3, #0]
	while (!(DMACConfig & DMACConfig_E));
    7d2e:	681a      	ldr	r2, [r3, #0]
    7d30:	07d0      	lsls	r0, r2, #31
    7d32:	d5fc      	bpl.n	7d2e <dma_init_le+0x16>
    7d34:	4b15      	ldr	r3, [pc, #84]	; (7d8c <dma_init_le+0x74>)
    7d36:	2200      	movs	r2, #0

	for (i = 0; i < 11; ++i) {
		le_dma_lli[i].src = (uint32_t)&(DIO_SSP_DR);
    7d38:	4915      	ldr	r1, [pc, #84]	; (7d90 <dma_init_le+0x78>)
    7d3a:	f843 1c10 	str.w	r1, [r3, #-16]
    7d3e:	4915      	ldr	r1, [pc, #84]	; (7d94 <dma_init_le+0x7c>)
    7d40:	eb01 0182 	add.w	r1, r1, r2, lsl #2
		le_dma_lli[i].dest = (uint32_t)&rxbuf1[4 * i];
    7d44:	f843 1c0c 	str.w	r1, [r3, #-12]
		le_dma_lli[i].next_lli = i < 10 ? (uint32_t)&le_dma_lli[i+1] : 0;
    7d48:	2a0a      	cmp	r2, #10
    7d4a:	bf14      	ite	ne
    7d4c:	4619      	movne	r1, r3
    7d4e:	2100      	moveq	r1, #0
    7d50:	f843 1c08 	str.w	r1, [r3, #-8]

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
	while (!(DMACConfig & DMACConfig_E));

	for (i = 0; i < 11; ++i) {
    7d54:	3201      	adds	r2, #1
		le_dma_lli[i].src = (uint32_t)&(DIO_SSP_DR);
		le_dma_lli[i].dest = (uint32_t)&rxbuf1[4 * i];
		le_dma_lli[i].next_lli = i < 10 ? (uint32_t)&le_dma_lli[i+1] : 0;
		le_dma_lli[i].control = 4 |
    7d56:	4910      	ldr	r1, [pc, #64]	; (7d98 <dma_init_le+0x80>)

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
	while (!(DMACConfig & DMACConfig_E));

	for (i = 0; i < 11; ++i) {
    7d58:	2a0b      	cmp	r2, #11
		le_dma_lli[i].src = (uint32_t)&(DIO_SSP_DR);
		le_dma_lli[i].dest = (uint32_t)&rxbuf1[4 * i];
		le_dma_lli[i].next_lli = i < 10 ? (uint32_t)&le_dma_lli[i+1] : 0;
		le_dma_lli[i].control = 4 |
    7d5a:	f843 1c04 	str.w	r1, [r3, #-4]
    7d5e:	f103 0310 	add.w	r3, r3, #16

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
	while (!(DMACConfig & DMACConfig_E));

	for (i = 0; i < 11; ++i) {
    7d62:	d1e9      	bne.n	7d38 <dma_init_le+0x20>
				DMACCxControl_DI | /* destination increment */
				DMACCxControl_I;   /* terminal count interrupt enable */
	}

	/* configure DMA channel 0 */
	DMACC0SrcAddr = le_dma_lli[0].src;
    7d64:	4b0d      	ldr	r3, [pc, #52]	; (7d9c <dma_init_le+0x84>)
    7d66:	490e      	ldr	r1, [pc, #56]	; (7da0 <dma_init_le+0x88>)
    7d68:	681a      	ldr	r2, [r3, #0]
    7d6a:	600a      	str	r2, [r1, #0]
	DMACC0DestAddr = le_dma_lli[0].dest;
    7d6c:	685a      	ldr	r2, [r3, #4]
    7d6e:	604a      	str	r2, [r1, #4]
	DMACC0LLI = le_dma_lli[0].next_lli;
    7d70:	689a      	ldr	r2, [r3, #8]
    7d72:	608a      	str	r2, [r1, #8]
	DMACC0Control = le_dma_lli[0].control;
    7d74:	68da      	ldr	r2, [r3, #12]
    7d76:	4b0b      	ldr	r3, [pc, #44]	; (7da4 <dma_init_le+0x8c>)
    7d78:	601a      	str	r2, [r3, #0]
	DMACC0Config =
    7d7a:	f24d 0206 	movw	r2, #53254	; 0xd006
    7d7e:	605a      	str	r2, [r3, #4]
    7d80:	bd08      	pop	{r3, pc}
    7d82:	bf00      	nop
    7d84:	400fc0c4 	.word	0x400fc0c4
    7d88:	50004030 	.word	0x50004030
    7d8c:	100036fc 	.word	0x100036fc
    7d90:	40030008 	.word	0x40030008
    7d94:	100014e9 	.word	0x100014e9
    7d98:	88001004 	.word	0x88001004
    7d9c:	100036ec 	.word	0x100036ec
    7da0:	50004100 	.word	0x50004100
    7da4:	5000410c 	.word	0x5000410c

00007da8 <dio_ssp_start>:


void dio_ssp_start()
{
	/* make sure the (active low) slave select signal is not active */
	DIO_SSEL_SET;
    7da8:	4a0d      	ldr	r2, [pc, #52]	; (7de0 <dio_ssp_start+0x38>)
    7daa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    7dae:	6013      	str	r3, [r2, #0]

	/* enable rx DMA on DIO_SSP */
	DIO_SSP_DMACR |= SSPDMACR_RXDMAE;
    7db0:	4a0c      	ldr	r2, [pc, #48]	; (7de4 <dio_ssp_start+0x3c>)
    7db2:	6811      	ldr	r1, [r2, #0]
    7db4:	f041 0101 	orr.w	r1, r1, #1
    7db8:	6011      	str	r1, [r2, #0]
	DIO_SSP_CR1 |= SSPCR1_SSE;
    7dba:	f852 1c20 	ldr.w	r1, [r2, #-32]
    7dbe:	f041 0102 	orr.w	r1, r1, #2
    7dc2:	f842 1c20 	str.w	r1, [r2, #-32]


static void dma_enable(void)
{
	/* enable DMA */
	DMACC0Config |= DMACCxConfig_E;
    7dc6:	4a08      	ldr	r2, [pc, #32]	; (7de8 <dio_ssp_start+0x40>)
    7dc8:	6811      	ldr	r1, [r2, #0]
    7dca:	f041 0101 	orr.w	r1, r1, #1
    7dce:	6011      	str	r1, [r2, #0]
	ISER0 = ISER0_ISE_DMA;
    7dd0:	4a06      	ldr	r2, [pc, #24]	; (7dec <dio_ssp_start+0x44>)
    7dd2:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
    7dd6:	6011      	str	r1, [r2, #0]
	DIO_SSP_CR1 |= SSPCR1_SSE;

	dma_enable();

	/* activate slave select pin */
	DIO_SSEL_CLR;
    7dd8:	4a05      	ldr	r2, [pc, #20]	; (7df0 <dio_ssp_start+0x48>)
    7dda:	6013      	str	r3, [r2, #0]
    7ddc:	4770      	bx	lr
    7dde:	bf00      	nop
    7de0:	2009c098 	.word	0x2009c098
    7de4:	40030024 	.word	0x40030024
    7de8:	50004110 	.word	0x50004110
    7dec:	e000e100 	.word	0xe000e100
    7df0:	2009c09c 	.word	0x2009c09c

00007df4 <dio_ssp_stop>:
}

void dio_ssp_stop()
{
	// disable CC2400's output (active low)
	DIO_SSEL_SET;
    7df4:	4b08      	ldr	r3, [pc, #32]	; (7e18 <dio_ssp_stop+0x24>)
    7df6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    7dfa:	601a      	str	r2, [r3, #0]

	// disable DMA on SSP; disable SSP
	DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    7dfc:	4b07      	ldr	r3, [pc, #28]	; (7e1c <dio_ssp_stop+0x28>)
    7dfe:	681a      	ldr	r2, [r3, #0]
    7e00:	f022 0201 	bic.w	r2, r2, #1
    7e04:	601a      	str	r2, [r3, #0]
	DIO_SSP_CR1 &= ~SSPCR1_SSE;
    7e06:	f853 2c20 	ldr.w	r2, [r3, #-32]
    7e0a:	f022 0202 	bic.w	r2, r2, #2
    7e0e:	f843 2c20 	str.w	r2, [r3, #-32]

	dma_disable();
    7e12:	f7ff bf05 	b.w	7c20 <dma_disable>
    7e16:	bf00      	nop
    7e18:	2009c098 	.word	0x2009c098
    7e1c:	40030024 	.word	0x40030024

00007e20 <cc2400_rangetest>:
 *     reply number: 1 byte
 *   crc: 2 bytes
 */

void cc2400_rangetest(volatile u16 *chan_ptr)
{
    7e20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7e24:	b096      	sub	sp, #88	; 0x58
    7e26:	af00      	add	r7, sp, #0
	u8 len = 22;
	u8 pa = 0;
	u8 txbuf[len];
	u8 rxbuf[len];

	txbuf[0] = len - 1; // length of data (rest of payload)
    7e28:	2315      	movs	r3, #21
    7e2a:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
	txbuf[1] = 0; // request
    7e2e:	2300      	movs	r3, #0
    7e30:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
 *     reply number: 1 byte
 *   crc: 2 bytes
 */

void cc2400_rangetest(volatile u16 *chan_ptr)
{
    7e34:	4681      	mov	r9, r0

	txbuf[0] = len - 1; // length of data (rest of payload)
	txbuf[1] = 0; // request

	// read device serial number
	command[0] = 58;
    7e36:	233a      	movs	r3, #58	; 0x3a
    7e38:	f107 0058 	add.w	r0, r7, #88	; 0x58
    7e3c:	f840 3d58 	str.w	r3, [r0, #-88]!
	iap_entry(command, result);
    7e40:	4b94      	ldr	r3, [pc, #592]	; (8094 <cc2400_rangetest+0x274>)
    7e42:	4638      	mov	r0, r7
    7e44:	f107 0114 	add.w	r1, r7, #20
    7e48:	681b      	ldr	r3, [r3, #0]
    7e4a:	4798      	blx	r3
	if ((result[0] & 0xFF) != 0) //status check
    7e4c:	7d3a      	ldrb	r2, [r7, #20]
    7e4e:	46ea      	mov	sl, sp
    7e50:	2a00      	cmp	r2, #0
    7e52:	f040 811b 	bne.w	808c <cc2400_rangetest+0x26c>
		return;
	txbuf[2] = (result[1] >> 24) & 0xFF;
    7e56:	69bb      	ldr	r3, [r7, #24]
	txbuf[19] = 0; // request number
	txbuf[20] = 0xff; // reply pa
	txbuf[21] = 0xff; // reply number

	// Bluetooth-like modulation
	cc2400_set(LMTST,   0x2b22);
    7e58:	2012      	movs	r0, #18
	// read device serial number
	command[0] = 58;
	iap_entry(command, result);
	if ((result[0] & 0xFF) != 0) //status check
		return;
	txbuf[2] = (result[1] >> 24) & 0xFF;
    7e5a:	0e19      	lsrs	r1, r3, #24
    7e5c:	f887 1042 	strb.w	r1, [r7, #66]	; 0x42
	txbuf[3] = (result[1] >> 16) & 0xFF;
    7e60:	0c19      	lsrs	r1, r3, #16
    7e62:	f887 1043 	strb.w	r1, [r7, #67]	; 0x43
	txbuf[4] = (result[1] >> 8) & 0xFF;
	txbuf[5] = result[1] & 0xFF;
    7e66:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
	iap_entry(command, result);
	if ((result[0] & 0xFF) != 0) //status check
		return;
	txbuf[2] = (result[1] >> 24) & 0xFF;
	txbuf[3] = (result[1] >> 16) & 0xFF;
	txbuf[4] = (result[1] >> 8) & 0xFF;
    7e6a:	0a19      	lsrs	r1, r3, #8
	txbuf[5] = result[1] & 0xFF;
	txbuf[6] = (result[2] >> 24) & 0xFF;
    7e6c:	69fb      	ldr	r3, [r7, #28]
	iap_entry(command, result);
	if ((result[0] & 0xFF) != 0) //status check
		return;
	txbuf[2] = (result[1] >> 24) & 0xFF;
	txbuf[3] = (result[1] >> 16) & 0xFF;
	txbuf[4] = (result[1] >> 8) & 0xFF;
    7e6e:	f887 1044 	strb.w	r1, [r7, #68]	; 0x44
	txbuf[5] = result[1] & 0xFF;
	txbuf[6] = (result[2] >> 24) & 0xFF;
    7e72:	0e19      	lsrs	r1, r3, #24
    7e74:	f887 1046 	strb.w	r1, [r7, #70]	; 0x46
	txbuf[7] = (result[2] >> 16) & 0xFF;
    7e78:	0c19      	lsrs	r1, r3, #16
    7e7a:	f887 1047 	strb.w	r1, [r7, #71]	; 0x47
	txbuf[8] = (result[2] >> 8) & 0xFF;
	txbuf[9] = result[2] & 0xFF;
    7e7e:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
	txbuf[3] = (result[1] >> 16) & 0xFF;
	txbuf[4] = (result[1] >> 8) & 0xFF;
	txbuf[5] = result[1] & 0xFF;
	txbuf[6] = (result[2] >> 24) & 0xFF;
	txbuf[7] = (result[2] >> 16) & 0xFF;
	txbuf[8] = (result[2] >> 8) & 0xFF;
    7e82:	0a19      	lsrs	r1, r3, #8
	txbuf[9] = result[2] & 0xFF;
	txbuf[10] = (result[3] >> 24) & 0xFF;
    7e84:	6a3b      	ldr	r3, [r7, #32]
	txbuf[3] = (result[1] >> 16) & 0xFF;
	txbuf[4] = (result[1] >> 8) & 0xFF;
	txbuf[5] = result[1] & 0xFF;
	txbuf[6] = (result[2] >> 24) & 0xFF;
	txbuf[7] = (result[2] >> 16) & 0xFF;
	txbuf[8] = (result[2] >> 8) & 0xFF;
    7e86:	f887 1048 	strb.w	r1, [r7, #72]	; 0x48
	txbuf[9] = result[2] & 0xFF;
	txbuf[10] = (result[3] >> 24) & 0xFF;
    7e8a:	0e19      	lsrs	r1, r3, #24
    7e8c:	f887 104a 	strb.w	r1, [r7, #74]	; 0x4a
	txbuf[11] = (result[3] >> 16) & 0xFF;
    7e90:	0c19      	lsrs	r1, r3, #16
    7e92:	f887 104b 	strb.w	r1, [r7, #75]	; 0x4b
	txbuf[12] = (result[3] >> 8) & 0xFF;
	txbuf[13] = result[3] & 0xFF;
    7e96:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
	txbuf[7] = (result[2] >> 16) & 0xFF;
	txbuf[8] = (result[2] >> 8) & 0xFF;
	txbuf[9] = result[2] & 0xFF;
	txbuf[10] = (result[3] >> 24) & 0xFF;
	txbuf[11] = (result[3] >> 16) & 0xFF;
	txbuf[12] = (result[3] >> 8) & 0xFF;
    7e9a:	0a19      	lsrs	r1, r3, #8
	txbuf[13] = result[3] & 0xFF;
	txbuf[14] = (result[4] >> 24) & 0xFF;
    7e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	txbuf[7] = (result[2] >> 16) & 0xFF;
	txbuf[8] = (result[2] >> 8) & 0xFF;
	txbuf[9] = result[2] & 0xFF;
	txbuf[10] = (result[3] >> 24) & 0xFF;
	txbuf[11] = (result[3] >> 16) & 0xFF;
	txbuf[12] = (result[3] >> 8) & 0xFF;
    7e9e:	f887 104c 	strb.w	r1, [r7, #76]	; 0x4c
	txbuf[13] = result[3] & 0xFF;
	txbuf[14] = (result[4] >> 24) & 0xFF;
    7ea2:	0e19      	lsrs	r1, r3, #24
    7ea4:	f887 104e 	strb.w	r1, [r7, #78]	; 0x4e
	txbuf[15] = (result[4] >> 16) & 0xFF;
    7ea8:	0c19      	lsrs	r1, r3, #16
    7eaa:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
	txbuf[16] = (result[4] >> 8) & 0xFF;
    7eae:	0a19      	lsrs	r1, r3, #8
    7eb0:	f887 1050 	strb.w	r1, [r7, #80]	; 0x50
	txbuf[17] = result[4] & 0xFF;
    7eb4:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
	txbuf[19] = 0; // request number
	txbuf[20] = 0xff; // reply pa
	txbuf[21] = 0xff; // reply number

	// Bluetooth-like modulation
	cc2400_set(LMTST,   0x2b22);
    7eb8:	f642 3122 	movw	r1, #11042	; 0x2b22
	txbuf[16] = (result[4] >> 8) & 0xFF;
	txbuf[17] = result[4] & 0xFF;

	txbuf[18] = pa; // request pa
	txbuf[19] = 0; // request number
	txbuf[20] = 0xff; // reply pa
    7ebc:	23ff      	movs	r3, #255	; 0xff
	txbuf[14] = (result[4] >> 24) & 0xFF;
	txbuf[15] = (result[4] >> 16) & 0xFF;
	txbuf[16] = (result[4] >> 8) & 0xFF;
	txbuf[17] = result[4] & 0xFF;

	txbuf[18] = pa; // request pa
    7ebe:	f887 2052 	strb.w	r2, [r7, #82]	; 0x52
	txbuf[19] = 0; // request number
    7ec2:	f887 2053 	strb.w	r2, [r7, #83]	; 0x53
	txbuf[20] = 0xff; // reply pa
    7ec6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	txbuf[21] = 0xff; // reply number
    7eca:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

	// Bluetooth-like modulation
	cc2400_set(LMTST,   0x2b22);
    7ece:	f000 fd78 	bl	89c2 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b);
    7ed2:	2014      	movs	r0, #20
    7ed4:	f241 314b 	movw	r1, #4939	; 0x134b
    7ed8:	f000 fd73 	bl	89c2 <cc2400_set>
	cc2400_set(GRMDM,   0x0df1);  // default value
    7edc:	2020      	movs	r0, #32
    7ede:	f640 51f1 	movw	r1, #3569	; 0xdf1
    7ee2:	f000 fd6e 	bl	89c2 <cc2400_set>
	cc2400_set(FSDIV,   *chan_ptr);
    7ee6:	f8b9 1000 	ldrh.w	r1, [r9]
    7eea:	2002      	movs	r0, #2
    7eec:	b289      	uxth	r1, r1
    7eee:	f000 fd68 	bl	89c2 <cc2400_set>
	cc2400_set(SYNCH,   0xf9ae);
    7ef2:	202d      	movs	r0, #45	; 0x2d
    7ef4:	f64f 11ae 	movw	r1, #63918	; 0xf9ae
    7ef8:	f000 fd63 	bl	89c2 <cc2400_set>
	cc2400_set(SYNCL,   0x1584);
    7efc:	202c      	movs	r0, #44	; 0x2c
    7efe:	f241 5184 	movw	r1, #5508	; 0x1584
    7f02:	f000 fd5e 	bl	89c2 <cc2400_set>
	cc2400_set(FREND,   8 | pa);
    7f06:	2005      	movs	r0, #5
    7f08:	2108      	movs	r1, #8
    7f0a:	f000 fd5a 	bl	89c2 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029);
    7f0e:	2003      	movs	r0, #3
    7f10:	2129      	movs	r1, #41	; 0x29
    7f12:	f000 fd56 	bl	89c2 <cc2400_set>
	while (!(cc2400_status() & XOSC16M_STABLE));
    7f16:	f000 fe25 	bl	8b64 <cc2400_status>
    7f1a:	0646      	lsls	r6, r0, #25
    7f1c:	d5fb      	bpl.n	7f16 <cc2400_rangetest+0xf6>
	cc2400_strobe(SFSON);
    7f1e:	2061      	movs	r0, #97	; 0x61
    7f20:	f000 fe27 	bl	8b72 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    7f24:	f000 fe1e 	bl	8b64 <cc2400_status>
    7f28:	0745      	lsls	r5, r0, #29
    7f2a:	d5fb      	bpl.n	7f24 <cc2400_rangetest+0x104>
	TXLED_SET;
    7f2c:	4b5a      	ldr	r3, [pc, #360]	; (8098 <cc2400_rangetest+0x278>)
    7f2e:	f44f 7280 	mov.w	r2, #256	; 0x100
    7f32:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    7f34:	2280      	movs	r2, #128	; 0x80
    7f36:	621a      	str	r2, [r3, #32]
#endif
	for (pa = 0; pa < 8; pa++) {
    7f38:	2400      	movs	r4, #0
		cc2400_set(FREND, 8 | pa);
    7f3a:	2005      	movs	r0, #5
    7f3c:	f044 0108 	orr.w	r1, r4, #8
    7f40:	f000 fd3f 	bl	89c2 <cc2400_set>
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
    7f44:	2500      	movs	r5, #0
#ifdef UBERTOOTH_ONE
	PAEN_SET;
#endif
	for (pa = 0; pa < 8; pa++) {
		cc2400_set(FREND, 8 | pa);
		txbuf[18] = pa;
    7f46:	f887 4052 	strb.w	r4, [r7, #82]	; 0x52
		for (i = 0; i < 16; i++) {
			txbuf[19] = i;
    7f4a:	f887 5053 	strb.w	r5, [r7, #83]	; 0x53
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    7f4e:	200e      	movs	r0, #14
    7f50:	f000 fd2e 	bl	89b0 <cc2400_get>
    7f54:	f000 001f 	and.w	r0, r0, #31
    7f58:	280f      	cmp	r0, #15
    7f5a:	d1f8      	bne.n	7f4e <cc2400_rangetest+0x12e>
    7f5c:	2600      	movs	r6, #0
			// transmit a packet
			for (j = 0; j < len; j++)
				cc2400_set8(FIFOREG, txbuf[j]);
    7f5e:	f107 0840 	add.w	r8, r7, #64	; 0x40
    7f62:	f818 1006 	ldrb.w	r1, [r8, r6]
    7f66:	2070      	movs	r0, #112	; 0x70
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
			txbuf[19] = i;
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
			// transmit a packet
			for (j = 0; j < len; j++)
    7f68:	3601      	adds	r6, #1
				cc2400_set8(FIFOREG, txbuf[j]);
    7f6a:	f000 fd65 	bl	8a38 <cc2400_set8>
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
			txbuf[19] = i;
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
			// transmit a packet
			for (j = 0; j < len; j++)
    7f6e:	2e16      	cmp	r6, #22
    7f70:	d1f5      	bne.n	7f5e <cc2400_rangetest+0x13e>
				cc2400_set8(FIFOREG, txbuf[j]);
			cc2400_strobe(STX);
    7f72:	2063      	movs	r0, #99	; 0x63
	PAEN_SET;
#endif
	for (pa = 0; pa < 8; pa++) {
		cc2400_set(FREND, 8 | pa);
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
    7f74:	3501      	adds	r5, #1
			txbuf[19] = i;
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
			// transmit a packet
			for (j = 0; j < len; j++)
				cc2400_set8(FIFOREG, txbuf[j]);
			cc2400_strobe(STX);
    7f76:	f000 fdfc 	bl	8b72 <cc2400_strobe>
	PAEN_SET;
#endif
	for (pa = 0; pa < 8; pa++) {
		cc2400_set(FREND, 8 | pa);
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
    7f7a:	2d10      	cmp	r5, #16
    7f7c:	d1e5      	bne.n	7f4a <cc2400_rangetest+0x12a>
	while (!(cc2400_status() & FS_LOCK));
	TXLED_SET;
#ifdef UBERTOOTH_ONE
	PAEN_SET;
#endif
	for (pa = 0; pa < 8; pa++) {
    7f7e:	3401      	adds	r4, #1
    7f80:	b2e4      	uxtb	r4, r4
    7f82:	2c08      	cmp	r4, #8
    7f84:	d1d9      	bne.n	7f3a <cc2400_rangetest+0x11a>
				cc2400_set8(FIFOREG, txbuf[j]);
			cc2400_strobe(STX);
		}
	}
	// sent packet, now look for repeated packet
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    7f86:	200e      	movs	r0, #14
    7f88:	f000 fd12 	bl	89b0 <cc2400_get>
    7f8c:	f000 001f 	and.w	r0, r0, #31
    7f90:	280f      	cmp	r0, #15
    7f92:	d1f8      	bne.n	7f86 <cc2400_rangetest+0x166>
	TXLED_CLR;
    7f94:	4b41      	ldr	r3, [pc, #260]	; (809c <cc2400_rangetest+0x27c>)
    7f96:	f44f 7280 	mov.w	r2, #256	; 0x100
    7f9a:	601a      	str	r2, [r3, #0]
	cc2400_strobe(SRFOFF);
    7f9c:	2064      	movs	r0, #100	; 0x64
    7f9e:	f000 fde8 	bl	8b72 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    7fa2:	f000 fddf 	bl	8b64 <cc2400_status>
    7fa6:	0744      	lsls	r4, r0, #29
    7fa8:	d4fb      	bmi.n	7fa2 <cc2400_rangetest+0x182>
	cc2400_set(FSDIV, *chan_ptr - 1);
    7faa:	f8b9 1000 	ldrh.w	r1, [r9]
    7fae:	2002      	movs	r0, #2
    7fb0:	b289      	uxth	r1, r1
    7fb2:	3901      	subs	r1, #1
    7fb4:	b289      	uxth	r1, r1
    7fb6:	f000 fd04 	bl	89c2 <cc2400_set>
	while (!(cc2400_status() & XOSC16M_STABLE));
    7fba:	f000 fdd3 	bl	8b64 <cc2400_status>
    7fbe:	0640      	lsls	r0, r0, #25
    7fc0:	d5fb      	bpl.n	7fba <cc2400_rangetest+0x19a>
	cc2400_strobe(SFSON);
    7fc2:	2061      	movs	r0, #97	; 0x61
    7fc4:	f000 fdd5 	bl	8b72 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    7fc8:	f000 fdcc 	bl	8b64 <cc2400_status>
    7fcc:	0741      	lsls	r1, r0, #29
    7fce:	d5fb      	bpl.n	7fc8 <cc2400_rangetest+0x1a8>
	RXLED_SET;
    7fd0:	4b31      	ldr	r3, [pc, #196]	; (8098 <cc2400_rangetest+0x278>)
    7fd2:	2210      	movs	r2, #16
    7fd4:	601a      	str	r2, [r3, #0]
	while (1) {
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    7fd6:	200e      	movs	r0, #14
    7fd8:	f000 fcea 	bl	89b0 <cc2400_get>
    7fdc:	f000 001f 	and.w	r0, r0, #31
    7fe0:	280f      	cmp	r0, #15
    7fe2:	d1f8      	bne.n	7fd6 <cc2400_rangetest+0x1b6>
		cc2400_strobe(SRX);
    7fe4:	2062      	movs	r0, #98	; 0x62
    7fe6:	f000 fdc4 	bl	8b72 <cc2400_strobe>
		while (!(cc2400_status() & SYNC_RECEIVED));
    7fea:	f000 fdbb 	bl	8b64 <cc2400_status>
    7fee:	06c2      	lsls	r2, r0, #27
    7ff0:	d5fb      	bpl.n	7fea <cc2400_rangetest+0x1ca>
		USRLED_SET;
    7ff2:	4b29      	ldr	r3, [pc, #164]	; (8098 <cc2400_rangetest+0x278>)
    7ff4:	2202      	movs	r2, #2
    7ff6:	601a      	str	r2, [r3, #0]
		for (j = 0; j < len; j++)
    7ff8:	2400      	movs	r4, #0
			rxbuf[j] = cc2400_get8(FIFOREG);
    7ffa:	2070      	movs	r0, #112	; 0x70
    7ffc:	f000 fce6 	bl	89cc <cc2400_get8>
    8000:	f107 0528 	add.w	r5, r7, #40	; 0x28
    8004:	5528      	strb	r0, [r5, r4]
	while (1) {
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
		cc2400_strobe(SRX);
		while (!(cc2400_status() & SYNC_RECEIVED));
		USRLED_SET;
		for (j = 0; j < len; j++)
    8006:	3401      	adds	r4, #1
    8008:	2c16      	cmp	r4, #22
    800a:	d1f6      	bne.n	7ffa <cc2400_rangetest+0x1da>
			rxbuf[j] = cc2400_get8(FIFOREG);
		if (cc2400_status() & STATUS_CRC_OK)
    800c:	f000 fdaa 	bl	8b64 <cc2400_status>
    8010:	0703      	lsls	r3, r0, #28
    8012:	d402      	bmi.n	801a <cc2400_rangetest+0x1fa>
			break;
		USRLED_CLR;
    8014:	2202      	movs	r2, #2
    8016:	4b21      	ldr	r3, [pc, #132]	; (809c <cc2400_rangetest+0x27c>)
    8018:	e7dc      	b.n	7fd4 <cc2400_rangetest+0x1b4>
	}

	// done
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    801a:	200e      	movs	r0, #14
    801c:	f000 fcc8 	bl	89b0 <cc2400_get>
    8020:	f000 001f 	and.w	r0, r0, #31
    8024:	280f      	cmp	r0, #15
    8026:	d1f8      	bne.n	801a <cc2400_rangetest+0x1fa>
	cc2400_strobe(SRFOFF);
    8028:	2064      	movs	r0, #100	; 0x64
    802a:	f000 fda2 	bl	8b72 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    802e:	f000 fd99 	bl	8b64 <cc2400_status>
    8032:	f000 0004 	and.w	r0, r0, #4
    8036:	f000 03ff 	and.w	r3, r0, #255	; 0xff
    803a:	2800      	cmp	r0, #0
    803c:	d1f7      	bne.n	802e <cc2400_rangetest+0x20e>
#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    803e:	4a18      	ldr	r2, [pc, #96]	; (80a0 <cc2400_rangetest+0x280>)
    8040:	2180      	movs	r1, #128	; 0x80
    8042:	6011      	str	r1, [r2, #0]
#endif
	RXLED_CLR;
    8044:	2110      	movs	r1, #16
    8046:	f842 1c20 	str.w	r1, [r2, #-32]

	// get test result
	rr.valid       = 1;
	rr.request_pa  = rxbuf[18];
    804a:	f897 003a 	ldrb.w	r0, [r7, #58]	; 0x3a
	PAEN_CLR;
#endif
	RXLED_CLR;

	// get test result
	rr.valid       = 1;
    804e:	4a15      	ldr	r2, [pc, #84]	; (80a4 <cc2400_rangetest+0x284>)
    8050:	2101      	movs	r1, #1
	rr.request_pa  = rxbuf[18];
    8052:	7050      	strb	r0, [r2, #1]
	rr.request_num = rxbuf[19];
    8054:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
	rr.reply_pa    = rxbuf[20];
	rr.reply_num   = rxbuf[21];

	// make sure rx packet is as expected
	txbuf[1] = 1; // expected value in rxbuf
    8058:	f887 1041 	strb.w	r1, [r7, #65]	; 0x41
	RXLED_CLR;

	// get test result
	rr.valid       = 1;
	rr.request_pa  = rxbuf[18];
	rr.request_num = rxbuf[19];
    805c:	7090      	strb	r0, [r2, #2]
	rr.reply_pa    = rxbuf[20];
    805e:	f897 003c 	ldrb.w	r0, [r7, #60]	; 0x3c
    8062:	70d0      	strb	r0, [r2, #3]
	rr.reply_num   = rxbuf[21];
    8064:	f897 003d 	ldrb.w	r0, [r7, #61]	; 0x3d
    8068:	7110      	strb	r0, [r2, #4]

	// make sure rx packet is as expected
	txbuf[1] = 1; // expected value in rxbuf
	for (i = 0; i < 18; i++)
		if (rxbuf[i] != txbuf[i])
    806a:	5cec      	ldrb	r4, [r5, r3]
    806c:	f818 0003 	ldrb.w	r0, [r8, r3]
    8070:	4284      	cmp	r4, r0
    8072:	bf18      	it	ne
    8074:	1c99      	addne	r1, r3, #2
	rr.reply_pa    = rxbuf[20];
	rr.reply_num   = rxbuf[21];

	// make sure rx packet is as expected
	txbuf[1] = 1; // expected value in rxbuf
	for (i = 0; i < 18; i++)
    8076:	f103 0301 	add.w	r3, r3, #1
    807a:	bf18      	it	ne
    807c:	b2c9      	uxtbne	r1, r1
    807e:	2b12      	cmp	r3, #18
    8080:	d1f3      	bne.n	806a <cc2400_rangetest+0x24a>
		if (rxbuf[i] != txbuf[i])
			rr.valid = 2 + i;

	USRLED_CLR;
    8082:	4b06      	ldr	r3, [pc, #24]	; (809c <cc2400_rangetest+0x27c>)
    8084:	7011      	strb	r1, [r2, #0]
    8086:	2202      	movs	r2, #2
    8088:	601a      	str	r2, [r3, #0]
    808a:	46d5      	mov	sp, sl
#endif
}
    808c:	3758      	adds	r7, #88	; 0x58
    808e:	46bd      	mov	sp, r7
    8090:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8094:	0000a8b4 	.word	0x0000a8b4
    8098:	2009c038 	.word	0x2009c038
    809c:	2009c03c 	.word	0x2009c03c
    80a0:	2009c05c 	.word	0x2009c05c
    80a4:	100014e4 	.word	0x100014e4

000080a8 <cc2400_repeater>:

/* This is the repeater implementation to be used with cc2400_rangetest(). */
void cc2400_repeater(volatile u16 *chan_ptr)
{
    80a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    80aa:	b087      	sub	sp, #28
    80ac:	4607      	mov	r7, r0
	u8 pa = 0;
	u8 buf[len];

	//FIXME allow to be turned off
	while (1) {
		cc2400_set(LMTST,   0x2b22);
    80ae:	2012      	movs	r0, #18
    80b0:	f642 3122 	movw	r1, #11042	; 0x2b22
    80b4:	f000 fc85 	bl	89c2 <cc2400_set>
		cc2400_set(MDMTST0, 0x134b);
    80b8:	2014      	movs	r0, #20
    80ba:	f241 314b 	movw	r1, #4939	; 0x134b
    80be:	f000 fc80 	bl	89c2 <cc2400_set>
		cc2400_set(FSDIV,   *chan_ptr - 1);
    80c2:	8839      	ldrh	r1, [r7, #0]
    80c4:	2002      	movs	r0, #2
    80c6:	b289      	uxth	r1, r1
    80c8:	3901      	subs	r1, #1
    80ca:	b289      	uxth	r1, r1
    80cc:	f000 fc79 	bl	89c2 <cc2400_set>
		cc2400_set(SYNCH,   0xf9ae);
    80d0:	202d      	movs	r0, #45	; 0x2d
    80d2:	f64f 11ae 	movw	r1, #63918	; 0xf9ae
    80d6:	f000 fc74 	bl	89c2 <cc2400_set>
		cc2400_set(SYNCL,   0x1584);
    80da:	202c      	movs	r0, #44	; 0x2c
    80dc:	f241 5184 	movw	r1, #5508	; 0x1584
    80e0:	f000 fc6f 	bl	89c2 <cc2400_set>
		cc2400_set(FREND,   0x0008); // minimum tx power
    80e4:	2005      	movs	r0, #5
    80e6:	2108      	movs	r1, #8
    80e8:	f000 fc6b 	bl	89c2 <cc2400_set>
		cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
    80ec:	2003      	movs	r0, #3
    80ee:	2129      	movs	r1, #41	; 0x29
    80f0:	f000 fc67 	bl	89c2 <cc2400_set>
		while (!(cc2400_status() & XOSC16M_STABLE));
    80f4:	f000 fd36 	bl	8b64 <cc2400_status>
    80f8:	0643      	lsls	r3, r0, #25
    80fa:	d5fb      	bpl.n	80f4 <cc2400_repeater+0x4c>
		cc2400_strobe(SFSON);
    80fc:	2061      	movs	r0, #97	; 0x61
    80fe:	f000 fd38 	bl	8b72 <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    8102:	f000 fd2f 	bl	8b64 <cc2400_status>
    8106:	0746      	lsls	r6, r0, #29
    8108:	d5fb      	bpl.n	8102 <cc2400_repeater+0x5a>
		RXLED_SET;
    810a:	4b41      	ldr	r3, [pc, #260]	; (8210 <cc2400_repeater+0x168>)
    810c:	2210      	movs	r2, #16
    810e:	601a      	str	r2, [r3, #0]
		TXLED_CLR;
    8110:	f44f 7280 	mov.w	r2, #256	; 0x100
    8114:	605a      	str	r2, [r3, #4]
		USRLED_CLR;
    8116:	2202      	movs	r2, #2
    8118:	605a      	str	r2, [r3, #4]
#ifdef UBERTOOTH_ONE
		PAEN_SET;
    811a:	2280      	movs	r2, #128	; 0x80
    811c:	621a      	str	r2, [r3, #32]
#endif
		while (1) {
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    811e:	200e      	movs	r0, #14
    8120:	f000 fc46 	bl	89b0 <cc2400_get>
    8124:	f000 001f 	and.w	r0, r0, #31
    8128:	280f      	cmp	r0, #15
    812a:	d1f8      	bne.n	811e <cc2400_repeater+0x76>
			USRLED_CLR;
    812c:	4b39      	ldr	r3, [pc, #228]	; (8214 <cc2400_repeater+0x16c>)
    812e:	2202      	movs	r2, #2
    8130:	601a      	str	r2, [r3, #0]
			cc2400_strobe(SRX);
    8132:	2062      	movs	r0, #98	; 0x62
    8134:	f000 fd1d 	bl	8b72 <cc2400_strobe>
			while (!(cc2400_status() & SYNC_RECEIVED));
    8138:	f000 fd14 	bl	8b64 <cc2400_status>
    813c:	06c5      	lsls	r5, r0, #27
    813e:	d5fb      	bpl.n	8138 <cc2400_repeater+0x90>
			USRLED_SET;
    8140:	4b33      	ldr	r3, [pc, #204]	; (8210 <cc2400_repeater+0x168>)
    8142:	2202      	movs	r2, #2
    8144:	601a      	str	r2, [r3, #0]
			for (i = 0; i < len; i++)
    8146:	2400      	movs	r4, #0
				buf[i] = cc2400_get8(FIFOREG);
    8148:	2070      	movs	r0, #112	; 0x70
    814a:	f000 fc3f 	bl	89cc <cc2400_get8>
    814e:	f80d 0004 	strb.w	r0, [sp, r4]
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
			USRLED_CLR;
			cc2400_strobe(SRX);
			while (!(cc2400_status() & SYNC_RECEIVED));
			USRLED_SET;
			for (i = 0; i < len; i++)
    8152:	3401      	adds	r4, #1
    8154:	2c16      	cmp	r4, #22
    8156:	d1f7      	bne.n	8148 <cc2400_repeater+0xa0>
				buf[i] = cc2400_get8(FIFOREG);
			if (cc2400_status() & STATUS_CRC_OK)
    8158:	f000 fd04 	bl	8b64 <cc2400_status>
    815c:	0704      	lsls	r4, r0, #28
    815e:	d5de      	bpl.n	811e <cc2400_repeater+0x76>
				break;
		}
		// got packet, now repeat it
		i = 2000000; while (--i); // allow time for requester to switch to rx
		USRLED_CLR;
    8160:	4b2c      	ldr	r3, [pc, #176]	; (8214 <cc2400_repeater+0x16c>)
    8162:	2202      	movs	r2, #2
    8164:	601a      	str	r2, [r3, #0]
		RXLED_CLR;
    8166:	2210      	movs	r2, #16
    8168:	601a      	str	r2, [r3, #0]
		cc2400_strobe(SRFOFF);
    816a:	2064      	movs	r0, #100	; 0x64
    816c:	f000 fd01 	bl	8b72 <cc2400_strobe>
		while ((cc2400_status() & FS_LOCK));
    8170:	f000 fcf8 	bl	8b64 <cc2400_status>
    8174:	0740      	lsls	r0, r0, #29
    8176:	d4fb      	bmi.n	8170 <cc2400_repeater+0xc8>
		while (!(cc2400_status() & XOSC16M_STABLE));
    8178:	f000 fcf4 	bl	8b64 <cc2400_status>
    817c:	0641      	lsls	r1, r0, #25
    817e:	d5fb      	bpl.n	8178 <cc2400_repeater+0xd0>
		cc2400_set(FSDIV, *chan_ptr);
    8180:	8839      	ldrh	r1, [r7, #0]
    8182:	2002      	movs	r0, #2
    8184:	b289      	uxth	r1, r1
    8186:	f000 fc1c 	bl	89c2 <cc2400_set>
		while (!(cc2400_status() & XOSC16M_STABLE));
    818a:	f000 fceb 	bl	8b64 <cc2400_status>
    818e:	0642      	lsls	r2, r0, #25
    8190:	d5fb      	bpl.n	818a <cc2400_repeater+0xe2>
		cc2400_strobe(SFSON);
    8192:	2061      	movs	r0, #97	; 0x61
    8194:	f000 fced 	bl	8b72 <cc2400_strobe>
		TXLED_SET;
    8198:	4b1d      	ldr	r3, [pc, #116]	; (8210 <cc2400_repeater+0x168>)
    819a:	f44f 7280 	mov.w	r2, #256	; 0x100
    819e:	601a      	str	r2, [r3, #0]
		buf[0] = len - 1; // length of data (rest of payload)
    81a0:	2315      	movs	r3, #21
    81a2:	f88d 3000 	strb.w	r3, [sp]
		buf[1] = 1; // reply
    81a6:	2301      	movs	r3, #1
    81a8:	f88d 3001 	strb.w	r3, [sp, #1]
		for (pa = 0; pa < 8; pa++) {
    81ac:	2400      	movs	r4, #0
			cc2400_set(FREND, 8 | pa);
    81ae:	2005      	movs	r0, #5
    81b0:	f044 0108 	orr.w	r1, r4, #8
    81b4:	f000 fc05 	bl	89c2 <cc2400_set>
			buf[20] = pa;
			for (i = 0; i < 16; i++) {
    81b8:	2500      	movs	r5, #0
		TXLED_SET;
		buf[0] = len - 1; // length of data (rest of payload)
		buf[1] = 1; // reply
		for (pa = 0; pa < 8; pa++) {
			cc2400_set(FREND, 8 | pa);
			buf[20] = pa;
    81ba:	f88d 4014 	strb.w	r4, [sp, #20]
			for (i = 0; i < 16; i++) {
				buf[21] = i;
    81be:	f88d 5015 	strb.w	r5, [sp, #21]
				while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    81c2:	200e      	movs	r0, #14
    81c4:	f000 fbf4 	bl	89b0 <cc2400_get>
    81c8:	f000 001f 	and.w	r0, r0, #31
    81cc:	280f      	cmp	r0, #15
    81ce:	d1f8      	bne.n	81c2 <cc2400_repeater+0x11a>
    81d0:	2600      	movs	r6, #0
				for (j = 0; j < len; j++)
					cc2400_set8(FIFOREG, buf[j]);
    81d2:	f81d 1006 	ldrb.w	r1, [sp, r6]
    81d6:	2070      	movs	r0, #112	; 0x70
			cc2400_set(FREND, 8 | pa);
			buf[20] = pa;
			for (i = 0; i < 16; i++) {
				buf[21] = i;
				while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
				for (j = 0; j < len; j++)
    81d8:	3601      	adds	r6, #1
					cc2400_set8(FIFOREG, buf[j]);
    81da:	f000 fc2d 	bl	8a38 <cc2400_set8>
			cc2400_set(FREND, 8 | pa);
			buf[20] = pa;
			for (i = 0; i < 16; i++) {
				buf[21] = i;
				while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
				for (j = 0; j < len; j++)
    81de:	2e16      	cmp	r6, #22
    81e0:	d1f7      	bne.n	81d2 <cc2400_repeater+0x12a>
					cc2400_set8(FIFOREG, buf[j]);
				cc2400_strobe(STX);
    81e2:	2063      	movs	r0, #99	; 0x63
		buf[0] = len - 1; // length of data (rest of payload)
		buf[1] = 1; // reply
		for (pa = 0; pa < 8; pa++) {
			cc2400_set(FREND, 8 | pa);
			buf[20] = pa;
			for (i = 0; i < 16; i++) {
    81e4:	3501      	adds	r5, #1
				buf[21] = i;
				while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
				for (j = 0; j < len; j++)
					cc2400_set8(FIFOREG, buf[j]);
				cc2400_strobe(STX);
    81e6:	f000 fcc4 	bl	8b72 <cc2400_strobe>
		buf[0] = len - 1; // length of data (rest of payload)
		buf[1] = 1; // reply
		for (pa = 0; pa < 8; pa++) {
			cc2400_set(FREND, 8 | pa);
			buf[20] = pa;
			for (i = 0; i < 16; i++) {
    81ea:	2d10      	cmp	r5, #16
    81ec:	d1e7      	bne.n	81be <cc2400_repeater+0x116>
		while (!(cc2400_status() & XOSC16M_STABLE));
		cc2400_strobe(SFSON);
		TXLED_SET;
		buf[0] = len - 1; // length of data (rest of payload)
		buf[1] = 1; // reply
		for (pa = 0; pa < 8; pa++) {
    81ee:	3401      	adds	r4, #1
    81f0:	b2e4      	uxtb	r4, r4
    81f2:	2c08      	cmp	r4, #8
    81f4:	d1db      	bne.n	81ae <cc2400_repeater+0x106>
				for (j = 0; j < len; j++)
					cc2400_set8(FIFOREG, buf[j]);
				cc2400_strobe(STX);
			}
		}
		TXLED_CLR;
    81f6:	4b07      	ldr	r3, [pc, #28]	; (8214 <cc2400_repeater+0x16c>)
    81f8:	f44f 7280 	mov.w	r2, #256	; 0x100
    81fc:	601a      	str	r2, [r3, #0]
		cc2400_strobe(SRFOFF);
    81fe:	2064      	movs	r0, #100	; 0x64
    8200:	f000 fcb7 	bl	8b72 <cc2400_strobe>
		while ((cc2400_status() & FS_LOCK));
    8204:	f000 fcae 	bl	8b64 <cc2400_status>
    8208:	0743      	lsls	r3, r0, #29
    820a:	d4fb      	bmi.n	8204 <cc2400_repeater+0x15c>
    820c:	e74f      	b.n	80ae <cc2400_repeater+0x6>
    820e:	bf00      	nop
    8210:	2009c038 	.word	0x2009c038
    8214:	2009c03c 	.word	0x2009c03c

00008218 <cc2400_txtest>:
	}
#endif
}

void cc2400_txtest(volatile u8 *mod_ptr, volatile u16 *chan_ptr)
{
    8218:	b538      	push	{r3, r4, r5, lr}
#ifdef TX_ENABLE
	u16 mdmctrl;
	if (*mod_ptr == MOD_BT_BASIC_RATE) {
    821a:	7803      	ldrb	r3, [r0, #0]
	}
#endif
}

void cc2400_txtest(volatile u8 *mod_ptr, volatile u16 *chan_ptr)
{
    821c:	460d      	mov	r5, r1
#ifdef TX_ENABLE
	u16 mdmctrl;
	if (*mod_ptr == MOD_BT_BASIC_RATE) {
    821e:	b123      	cbz	r3, 822a <cc2400_txtest+0x12>
		mdmctrl = 0x0029; // 160 kHz frequency deviation
	} else if (*mod_ptr == MOD_BT_LOW_ENERGY) {
    8220:	7803      	ldrb	r3, [r0, #0]
    8222:	2b01      	cmp	r3, #1
    8224:	d12f      	bne.n	8286 <cc2400_txtest+0x6e>
		mdmctrl = 0x0040; // 250 kHz frequency deviation
    8226:	2440      	movs	r4, #64	; 0x40
    8228:	e000      	b.n	822c <cc2400_txtest+0x14>
void cc2400_txtest(volatile u8 *mod_ptr, volatile u16 *chan_ptr)
{
#ifdef TX_ENABLE
	u16 mdmctrl;
	if (*mod_ptr == MOD_BT_BASIC_RATE) {
		mdmctrl = 0x0029; // 160 kHz frequency deviation
    822a:	2429      	movs	r4, #41	; 0x29
		mdmctrl = 0x0040; // 250 kHz frequency deviation
	} else {
		/* oops */
		return;
	}
	cc2400_set(LMTST,   0x2b22);
    822c:	2012      	movs	r0, #18
    822e:	f642 3122 	movw	r1, #11042	; 0x2b22
    8232:	f000 fbc6 	bl	89c2 <cc2400_set>
	cc2400_set(MDMTST0, 0x334b); // with PRNG
    8236:	2014      	movs	r0, #20
    8238:	f243 314b 	movw	r1, #13131	; 0x334b
    823c:	f000 fbc1 	bl	89c2 <cc2400_set>
	cc2400_set(GRMDM,   0x0df1); // default value
    8240:	2020      	movs	r0, #32
    8242:	f640 51f1 	movw	r1, #3569	; 0xdf1
    8246:	f000 fbbc 	bl	89c2 <cc2400_set>
	cc2400_set(FSDIV,   *chan_ptr);
    824a:	8829      	ldrh	r1, [r5, #0]
    824c:	2002      	movs	r0, #2
    824e:	b289      	uxth	r1, r1
    8250:	f000 fbb7 	bl	89c2 <cc2400_set>
	cc2400_set(MDMCTRL, mdmctrl);
    8254:	2003      	movs	r0, #3
    8256:	4621      	mov	r1, r4
    8258:	f000 fbb3 	bl	89c2 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    825c:	f000 fc82 	bl	8b64 <cc2400_status>
    8260:	0641      	lsls	r1, r0, #25
    8262:	d5fb      	bpl.n	825c <cc2400_txtest+0x44>
	cc2400_strobe(SFSON);
    8264:	2061      	movs	r0, #97	; 0x61
    8266:	f000 fc84 	bl	8b72 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    826a:	f000 fc7b 	bl	8b64 <cc2400_status>
    826e:	0742      	lsls	r2, r0, #29
    8270:	d5fb      	bpl.n	826a <cc2400_txtest+0x52>
	TXLED_SET;
    8272:	4b05      	ldr	r3, [pc, #20]	; (8288 <cc2400_txtest+0x70>)
    8274:	f44f 7280 	mov.w	r2, #256	; 0x100
    8278:	601a      	str	r2, [r3, #0]
	cc2400_strobe(STX);
    827a:	2063      	movs	r0, #99	; 0x63
    827c:	f000 fc79 	bl	8b72 <cc2400_strobe>
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    8280:	4b02      	ldr	r3, [pc, #8]	; (828c <cc2400_txtest+0x74>)
    8282:	2280      	movs	r2, #128	; 0x80
    8284:	601a      	str	r2, [r3, #0]
    8286:	bd38      	pop	{r3, r4, r5, pc}
    8288:	2009c038 	.word	0x2009c038
    828c:	2009c058 	.word	0x2009c058

00008290 <ssp_stop>:
	DIO_SSEL_CLR;
}

static void ssp_stop() {
	// disable CC2400's output (active low)
	DIO_SSEL_SET;
    8290:	4b04      	ldr	r3, [pc, #16]	; (82a4 <ssp_stop+0x14>)
    8292:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    8296:	601a      	str	r2, [r3, #0]

	// disable SSP
	DIO_SSP_CR1 &= ~SSPCR1_SSE;
    8298:	4b03      	ldr	r3, [pc, #12]	; (82a8 <ssp_stop+0x18>)
    829a:	681a      	ldr	r2, [r3, #0]
    829c:	f022 0202 	bic.w	r2, r2, #2
    82a0:	601a      	str	r2, [r3, #0]
    82a2:	4770      	bx	lr
    82a4:	2009c098 	.word	0x2009c098
    82a8:	40030004 	.word	0x40030004

000082ac <do_rx>:
	cc2400_strobe(SRX);
}

static void do_rx(ego_packet_t *packet) {
	int i;
	for (i = 0; i < EGO_PACKET_LEN; i++) {
    82ac:	2300      	movs	r3, #0
		// make sure there are bytes ready
		while (!(SSP1SR & SSPSR_RNE)) ;
    82ae:	4a05      	ldr	r2, [pc, #20]	; (82c4 <do_rx+0x18>)
    82b0:	6812      	ldr	r2, [r2, #0]
    82b2:	0752      	lsls	r2, r2, #29
    82b4:	d5fb      	bpl.n	82ae <do_rx+0x2>
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
    82b6:	4a04      	ldr	r2, [pc, #16]	; (82c8 <do_rx+0x1c>)
    82b8:	6812      	ldr	r2, [r2, #0]
    82ba:	54c2      	strb	r2, [r0, r3]
	cc2400_strobe(SRX);
}

static void do_rx(ego_packet_t *packet) {
	int i;
	for (i = 0; i < EGO_PACKET_LEN; i++) {
    82bc:	3301      	adds	r3, #1
    82be:	2b24      	cmp	r3, #36	; 0x24
    82c0:	d1f5      	bne.n	82ae <do_rx+0x2>
		// make sure there are bytes ready
		while (!(SSP1SR & SSPSR_RNE)) ;
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
	}
}
    82c2:	4770      	bx	lr
    82c4:	4003000c 	.word	0x4003000c
    82c8:	40030008 	.word	0x40030008

000082cc <sleep_ms>:
static inline int sync_received(void) {
	return cc2400_status() & SYNC_RECEIVED;
}

// sleep for some milliseconds
static void sleep_ms(ego_fsm_state_t *state, u32 duration) {
    82cc:	b510      	push	{r4, lr}
	state->sleep_start = CLK100NS;
    82ce:	4b08      	ldr	r3, [pc, #32]	; (82f0 <sleep_ms+0x24>)
    82d0:	4a08      	ldr	r2, [pc, #32]	; (82f4 <sleep_ms+0x28>)
    82d2:	681b      	ldr	r3, [r3, #0]
    82d4:	6812      	ldr	r2, [r2, #0]
    82d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
    82da:	f640 4435 	movw	r4, #3125	; 0xc35
    82de:	fb04 2303 	mla	r3, r4, r3, r2
    82e2:	6083      	str	r3, [r0, #8]
	state->sleep_duration = duration * 1000*10;
    82e4:	f242 7310 	movw	r3, #10000	; 0x2710
    82e8:	4359      	muls	r1, r3
    82ea:	60c1      	str	r1, [r0, #12]
    82ec:	bd10      	pop	{r4, pc}
    82ee:	bf00      	nop
    82f0:	10001024 	.word	0x10001024
    82f4:	40004008 	.word	0x40004008

000082f8 <sleep_elapsed>:
	state->sleep_start = state->anchor;
	state->sleep_duration = duration * 1000*10;
}

static inline int sleep_elapsed(ego_fsm_state_t *state) {
	u32 now = CLK100NS;
    82f8:	4b0b      	ldr	r3, [pc, #44]	; (8328 <sleep_elapsed+0x30>)
    82fa:	4a0c      	ldr	r2, [pc, #48]	; (832c <sleep_elapsed+0x34>)
    82fc:	681b      	ldr	r3, [r3, #0]
    82fe:	6812      	ldr	r2, [r2, #0]
    8300:	f640 4135 	movw	r1, #3125	; 0xc35
    8304:	f3c3 0313 	ubfx	r3, r3, #0, #20
    8308:	fb01 2303 	mla	r3, r1, r3, r2
	if (now < state->sleep_start)
    830c:	6882      	ldr	r2, [r0, #8]
		now += 3276800000;
	return (now - state->sleep_start) >= state->sleep_duration;
    830e:	68c0      	ldr	r0, [r0, #12]
	state->sleep_duration = duration * 1000*10;
}

static inline int sleep_elapsed(ego_fsm_state_t *state) {
	u32 now = CLK100NS;
	if (now < state->sleep_start)
    8310:	4293      	cmp	r3, r2
		now += 3276800000;
    8312:	bf3c      	itt	cc
    8314:	f103 4343 	addcc.w	r3, r3, #3271557120	; 0xc3000000
    8318:	f503 03a0 	addcc.w	r3, r3, #5242880	; 0x500000
	return (now - state->sleep_start) >= state->sleep_duration;
    831c:	1a9b      	subs	r3, r3, r2
}
    831e:	4283      	cmp	r3, r0
    8320:	bf34      	ite	cc
    8322:	2000      	movcc	r0, #0
    8324:	2001      	movcs	r0, #1
    8326:	4770      	bx	lr
    8328:	10001024 	.word	0x10001024
    832c:	40004008 	.word	0x40004008

00008330 <nop_state>:

/////////////
// states

// do nothing
static void nop_state(ego_fsm_state_t *state) {
    8330:	4770      	bx	lr
    8332:	0000      	movs	r0, r0

00008334 <init_state>:
}

// used in follow and jam mode, override the channel supplied by user
static void init_state(ego_fsm_state_t *state) {
	state->channel_index = 0;
    8334:	2300      	movs	r3, #0
    8336:	6043      	str	r3, [r0, #4]
	channel = channels[state->channel_index];
    8338:	4b03      	ldr	r3, [pc, #12]	; (8348 <init_state+0x14>)
    833a:	f640 1268 	movw	r2, #2408	; 0x968
    833e:	801a      	strh	r2, [r3, #0]
	state->state = EGO_ST_START_RX;
    8340:	2301      	movs	r3, #1
    8342:	7003      	strb	r3, [r0, #0]
    8344:	4770      	bx	lr
    8346:	bf00      	nop
    8348:	1000044c 	.word	0x1000044c

0000834c <continuous_init_state>:
	}
}

// continuous cap states (reuses START_RX state)
static void continuous_init_state(ego_fsm_state_t *state) {
	state->state = EGO_ST_START_RX;
    834c:	2301      	movs	r3, #1
    834e:	7003      	strb	r3, [r0, #0]
    8350:	4770      	bx	lr
    8352:	0000      	movs	r0, r0

00008354 <start_rf_state>:
	state->channel_index = 0;
	channel = channels[state->channel_index];
	state->state = EGO_ST_START_RX;
}

static void start_rf_state(ego_fsm_state_t *state) {
    8354:	b510      	push	{r4, lr}
	ssp_stop(); // TODO disable SSP
	ICER0 = ICER0_ICE_USB;
}

static void rf_on(void) {
	cc2400_set(MANAND,  0x7fff);
    8356:	f647 71ff 	movw	r1, #32767	; 0x7fff
	state->channel_index = 0;
	channel = channels[state->channel_index];
	state->state = EGO_ST_START_RX;
}

static void start_rf_state(ego_fsm_state_t *state) {
    835a:	4604      	mov	r4, r0
	ssp_stop(); // TODO disable SSP
	ICER0 = ICER0_ICE_USB;
}

static void rf_on(void) {
	cc2400_set(MANAND,  0x7fff);
    835c:	200d      	movs	r0, #13
    835e:	f000 fb30 	bl	89c2 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    8362:	2012      	movs	r0, #18
    8364:	f642 3122 	movw	r1, #11042	; 0x2b22
    8368:	f000 fb2b 	bl	89c2 <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    836c:	2014      	movs	r0, #20
    836e:	f241 314b 	movw	r1, #4939	; 0x134b
    8372:	f000 fb26 	bl	89c2 <cc2400_set>
	cc2400_set(GRMDM,   0x04c0); // un-buffered mode, 2FSK
    8376:	2020      	movs	r0, #32
    8378:	f44f 6198 	mov.w	r1, #1216	; 0x4c0
    837c:	f000 fb21 	bl	89c2 <cc2400_set>
	//      |  | |   |  +--------> CRC off
	//      |  | |   +-----------> sync word: 24 MSB bits of SYNC_WORD
	//      |  | +---------------> 1 byte of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> un-buffered mode
	cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    8380:	4b1e      	ldr	r3, [pc, #120]	; (83fc <start_rf_state+0xa8>)
    8382:	2002      	movs	r0, #2
    8384:	8819      	ldrh	r1, [r3, #0]
    8386:	b289      	uxth	r1, r1
    8388:	3901      	subs	r1, #1
    838a:	b289      	uxth	r1, r1
    838c:	f000 fb19 	bl	89c2 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0026); // 150 kHz frequency deviation
    8390:	2003      	movs	r0, #3
    8392:	2126      	movs	r1, #38	; 0x26
    8394:	f000 fb15 	bl	89c2 <cc2400_set>
	cc2400_set(GRDEC,  3);       // 250 kbit
    8398:	2021      	movs	r0, #33	; 0x21
    839a:	2103      	movs	r1, #3
    839c:	f000 fb11 	bl	89c2 <cc2400_set>

    // 630f9ffe86
	cc2400_set(SYNCH,   0x630f);
    83a0:	202d      	movs	r0, #45	; 0x2d
    83a2:	f246 310f 	movw	r1, #25359	; 0x630f
    83a6:	f000 fb0c 	bl	89c2 <cc2400_set>
	cc2400_set(SYNCL,   0x9ffe);
    83aa:	202c      	movs	r0, #44	; 0x2c
    83ac:	f649 71fe 	movw	r1, #40958	; 0x9ffe
    83b0:	f000 fb07 	bl	89c2 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    83b4:	f000 fbd6 	bl	8b64 <cc2400_status>
    83b8:	0640      	lsls	r0, r0, #25
    83ba:	d5fb      	bpl.n	83b4 <start_rf_state+0x60>
	u32 rxtime;
} ego_packet_t;

static void ssp_start(void) {
	// make sure the (active low) slave select signal is not active
	DIO_SSEL_SET;
    83bc:	4a10      	ldr	r2, [pc, #64]	; (8400 <start_rf_state+0xac>)
    83be:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    83c2:	6013      	str	r3, [r2, #0]

	// enable SSP
	DIO_SSP_CR1 |= SSPCR1_SSE;
    83c4:	4a0f      	ldr	r2, [pc, #60]	; (8404 <start_rf_state+0xb0>)

	while (!(cc2400_status() & XOSC16M_STABLE));

	ssp_start();

	cc2400_strobe(SFSON);
    83c6:	2061      	movs	r0, #97	; 0x61
static void ssp_start(void) {
	// make sure the (active low) slave select signal is not active
	DIO_SSEL_SET;

	// enable SSP
	DIO_SSP_CR1 |= SSPCR1_SSE;
    83c8:	6811      	ldr	r1, [r2, #0]
    83ca:	f041 0102 	orr.w	r1, r1, #2
    83ce:	6011      	str	r1, [r2, #0]

	// activate slave select pin
	DIO_SSEL_CLR;
    83d0:	4a0d      	ldr	r2, [pc, #52]	; (8408 <start_rf_state+0xb4>)
    83d2:	6013      	str	r3, [r2, #0]

	while (!(cc2400_status() & XOSC16M_STABLE));

	ssp_start();

	cc2400_strobe(SFSON);
    83d4:	f000 fbcd 	bl	8b72 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    83d8:	f000 fbc4 	bl	8b64 <cc2400_status>
    83dc:	0741      	lsls	r1, r0, #29
    83de:	d5fb      	bpl.n	83d8 <start_rf_state+0x84>
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    83e0:	200e      	movs	r0, #14
    83e2:	f000 fae5 	bl	89b0 <cc2400_get>
    83e6:	f000 001f 	and.w	r0, r0, #31
    83ea:	280f      	cmp	r0, #15
    83ec:	d1f8      	bne.n	83e0 <start_rf_state+0x8c>

	cc2400_strobe(SRX);
    83ee:	2062      	movs	r0, #98	; 0x62
    83f0:	f000 fbbf 	bl	8b72 <cc2400_strobe>
	state->state = EGO_ST_START_RX;
}

static void start_rf_state(ego_fsm_state_t *state) {
	rf_on();
	state->state = EGO_ST_CAP;
    83f4:	2302      	movs	r3, #2
    83f6:	7023      	strb	r3, [r4, #0]
    83f8:	bd10      	pop	{r4, pc}
    83fa:	bf00      	nop
    83fc:	1000044c 	.word	0x1000044c
    8400:	2009c098 	.word	0x2009c098
    8404:	40030004 	.word	0x40030004
    8408:	2009c09c 	.word	0x2009c09c

0000840c <start_jamming_state>:
		cc2400_strobe(SRFOFF);
		ssp_stop();
	}
}

static void start_jamming_state(ego_fsm_state_t *state) {
    840c:	b510      	push	{r4, lr}
#ifdef TX_ENABLE
	cc2400_set(MANAND,  0x7fff);
    840e:	f647 71ff 	movw	r1, #32767	; 0x7fff
		cc2400_strobe(SRFOFF);
		ssp_stop();
	}
}

static void start_jamming_state(ego_fsm_state_t *state) {
    8412:	4604      	mov	r4, r0
#ifdef TX_ENABLE
	cc2400_set(MANAND,  0x7fff);
    8414:	200d      	movs	r0, #13
    8416:	f000 fad4 	bl	89c2 <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    841a:	2012      	movs	r0, #18
    841c:	f642 3122 	movw	r1, #11042	; 0x2b22
    8420:	f000 facf 	bl	89c2 <cc2400_set>
	cc2400_set(MDMTST0, 0x334b); // with PRNG
    8424:	2014      	movs	r0, #20
    8426:	f243 314b 	movw	r1, #13131	; 0x334b
    842a:	f000 faca 	bl	89c2 <cc2400_set>
	// cc2400_set(GRMDM,   0x04e0); // un-buffered mode, 2FSK
	cc2400_set(GRMDM,   0x04c0); // un-buffered mode, 2FSK
    842e:	2020      	movs	r0, #32
    8430:	f44f 6198 	mov.w	r1, #1216	; 0x4c0
    8434:	f000 fac5 	bl	89c2 <cc2400_set>
	//      |  | |   |  +--------> CRC off
	//      |  | |   +-----------> sync word: 24 MSB bits of SYNC_WORD
	//      |  | +---------------> 1 byte of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> un-buffered mode
	cc2400_set(FSDIV,   channel); // no IF for TX
    8438:	4b1a      	ldr	r3, [pc, #104]	; (84a4 <start_jamming_state+0x98>)
    843a:	2002      	movs	r0, #2
    843c:	8819      	ldrh	r1, [r3, #0]
    843e:	b289      	uxth	r1, r1
    8440:	f000 fabf 	bl	89c2 <cc2400_set>
	cc2400_set(MDMCTRL, 0x0026); // 150 kHz frequency deviation
    8444:	2003      	movs	r0, #3
    8446:	2126      	movs	r1, #38	; 0x26
    8448:	f000 fabb 	bl	89c2 <cc2400_set>
	cc2400_set(GRDEC,  3);       // 250 kbit
    844c:	2021      	movs	r0, #33	; 0x21
    844e:	2103      	movs	r1, #3
    8450:	f000 fab7 	bl	89c2 <cc2400_set>
	cc2400_set(FREND, 0xf);
    8454:	2005      	movs	r0, #5
    8456:	210f      	movs	r1, #15
    8458:	f000 fab3 	bl	89c2 <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    845c:	f000 fb82 	bl	8b64 <cc2400_status>
    8460:	0642      	lsls	r2, r0, #25
    8462:	d5fb      	bpl.n	845c <start_jamming_state+0x50>

	cc2400_strobe(SFSON);
    8464:	2061      	movs	r0, #97	; 0x61
    8466:	f000 fb84 	bl	8b72 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    846a:	f000 fb7b 	bl	8b64 <cc2400_status>
    846e:	0743      	lsls	r3, r0, #29
    8470:	d5fb      	bpl.n	846a <start_jamming_state+0x5e>
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8472:	200e      	movs	r0, #14
    8474:	f000 fa9c 	bl	89b0 <cc2400_get>
    8478:	f000 001f 	and.w	r0, r0, #31
    847c:	280f      	cmp	r0, #15
    847e:	d1f8      	bne.n	8472 <start_jamming_state+0x66>

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    8480:	4b09      	ldr	r3, [pc, #36]	; (84a8 <start_jamming_state+0x9c>)
    8482:	2280      	movs	r2, #128	; 0x80
    8484:	601a      	str	r2, [r3, #0]
#endif

	cc2400_strobe(STX);
    8486:	2063      	movs	r0, #99	; 0x63
    8488:	f000 fb73 	bl	8b72 <cc2400_strobe>
	TXLED_SET;
    848c:	4b07      	ldr	r3, [pc, #28]	; (84ac <start_jamming_state+0xa0>)
    848e:	f44f 7280 	mov.w	r2, #256	; 0x100
    8492:	601a      	str	r2, [r3, #0]
#endif

	state->state = EGO_ST_JAMMING;
    8494:	2305      	movs	r3, #5
    8496:	7023      	strb	r3, [r4, #0]
	state->sleep_duration = duration * 1000*10;
}

// sleep for some milliseconds relative to the current anchor point
static void sleep_ms_anchor(ego_fsm_state_t *state, u32 duration) {
	state->sleep_start = state->anchor;
    8498:	69a3      	ldr	r3, [r4, #24]
    849a:	60a3      	str	r3, [r4, #8]
	state->sleep_duration = duration * 1000*10;
    849c:	f644 6320 	movw	r3, #20000	; 0x4e20
    84a0:	60e3      	str	r3, [r4, #12]
    84a2:	bd10      	pop	{r4, pc}
    84a4:	1000044c 	.word	0x1000044c
    84a8:	2009c058 	.word	0x2009c058
    84ac:	2009c038 	.word	0x2009c038

000084b0 <sleep_state>:
		ssp_stop();
		state->timer_active = 1;
	}
}

static void sleep_state(ego_fsm_state_t *state) {
    84b0:	b510      	push	{r4, lr}
    84b2:	4604      	mov	r4, r0
	if (sleep_elapsed(state)) {
    84b4:	f7ff ff20 	bl	82f8 <sleep_elapsed>
    84b8:	b1b0      	cbz	r0, 84e8 <sleep_state+0x38>
		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
    84ba:	6863      	ldr	r3, [r4, #4]
    84bc:	1c5a      	adds	r2, r3, #1
    84be:	4b0b      	ldr	r3, [pc, #44]	; (84ec <sleep_state+0x3c>)
    84c0:	4013      	ands	r3, r2
    84c2:	2b00      	cmp	r3, #0
    84c4:	da03      	bge.n	84ce <sleep_state+0x1e>
    84c6:	3b01      	subs	r3, #1
    84c8:	f063 0303 	orn	r3, r3, #3
    84cc:	3301      	adds	r3, #1
		channel = channels[state->channel_index];
    84ce:	4a08      	ldr	r2, [pc, #32]	; (84f0 <sleep_state+0x40>)
}

static void sleep_state(ego_fsm_state_t *state) {
	if (sleep_elapsed(state)) {
		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
    84d0:	6063      	str	r3, [r4, #4]
		channel = channels[state->channel_index];
    84d2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
    84d6:	4b07      	ldr	r3, [pc, #28]	; (84f4 <sleep_state+0x44>)

		// set 7 ms timeout for RX
		sleep_ms(state, 7);
    84d8:	4620      	mov	r0, r4
    84da:	2107      	movs	r1, #7

static void sleep_state(ego_fsm_state_t *state) {
	if (sleep_elapsed(state)) {
		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
		channel = channels[state->channel_index];
    84dc:	801a      	strh	r2, [r3, #0]

		// set 7 ms timeout for RX
		sleep_ms(state, 7);
    84de:	f7ff fef5 	bl	82cc <sleep_ms>
		state->timer_active = 1;
    84e2:	2301      	movs	r3, #1
    84e4:	6123      	str	r3, [r4, #16]

		state->state = EGO_ST_START_RX;
    84e6:	7023      	strb	r3, [r4, #0]
    84e8:	bd10      	pop	{r4, pc}
    84ea:	bf00      	nop
    84ec:	80000003 	.word	0x80000003
    84f0:	0000a860 	.word	0x0000a860
    84f4:	1000044c 	.word	0x1000044c

000084f8 <jam_sleep_state>:
		state->state = EGO_ST_SLEEP;
		sleep_ms_anchor(state, 6);
	}
}

static void jam_sleep_state(ego_fsm_state_t *state) {
    84f8:	b510      	push	{r4, lr}
    84fa:	4604      	mov	r4, r0
	if (sleep_elapsed(state)) {
    84fc:	f7ff fefc 	bl	82f8 <sleep_elapsed>
    8500:	b130      	cbz	r0, 8510 <jam_sleep_state+0x18>
		state->state = EGO_ST_START_RX;
    8502:	2301      	movs	r3, #1
    8504:	7023      	strb	r3, [r4, #0]
		state->timer_active = 1;
    8506:	6123      	str	r3, [r4, #16]
	state->sleep_duration = duration * 1000*10;
}

// sleep for some milliseconds relative to the current anchor point
static void sleep_ms_anchor(ego_fsm_state_t *state, u32 duration) {
	state->sleep_start = state->anchor;
    8508:	69a3      	ldr	r3, [r4, #24]
    850a:	60a3      	str	r3, [r4, #8]
	state->sleep_duration = duration * 1000*10;
    850c:	4b01      	ldr	r3, [pc, #4]	; (8514 <jam_sleep_state+0x1c>)
    850e:	60e3      	str	r3, [r4, #12]
    8510:	bd10      	pop	{r4, pc}
    8512:	bf00      	nop
    8514:	0001adb0 	.word	0x0001adb0

00008518 <jamming_state>:

	state->state = EGO_ST_JAMMING;
	sleep_ms_anchor(state, 2);
}

void jamming_state(ego_fsm_state_t *state) {
    8518:	b510      	push	{r4, lr}
    851a:	4604      	mov	r4, r0
	if (sleep_elapsed(state)) {
    851c:	f7ff feec 	bl	82f8 <sleep_elapsed>
    8520:	b300      	cbz	r0, 8564 <jamming_state+0x4c>
		cc2400_strobe(SRFOFF);
    8522:	2064      	movs	r0, #100	; 0x64
    8524:	f000 fb25 	bl	8b72 <cc2400_strobe>
#ifdef UBERTOOTH_ONE
		PAEN_CLR;
    8528:	4b0f      	ldr	r3, [pc, #60]	; (8568 <jamming_state+0x50>)
    852a:	2280      	movs	r2, #128	; 0x80
    852c:	601a      	str	r2, [r3, #0]
#endif
		TXLED_CLR;
    852e:	f44f 7280 	mov.w	r2, #256	; 0x100
    8532:	f843 2c20 	str.w	r2, [r3, #-32]

		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
    8536:	6863      	ldr	r3, [r4, #4]
    8538:	1c5a      	adds	r2, r3, #1
    853a:	4b0c      	ldr	r3, [pc, #48]	; (856c <jamming_state+0x54>)
    853c:	4013      	ands	r3, r2
    853e:	2b00      	cmp	r3, #0
    8540:	da03      	bge.n	854a <jamming_state+0x32>
    8542:	3b01      	subs	r3, #1
    8544:	f063 0303 	orn	r3, r3, #3
    8548:	3301      	adds	r3, #1
		channel = channels[state->channel_index];
    854a:	4a09      	ldr	r2, [pc, #36]	; (8570 <jamming_state+0x58>)
		PAEN_CLR;
#endif
		TXLED_CLR;

		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
    854c:	6063      	str	r3, [r4, #4]
		channel = channels[state->channel_index];
    854e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
    8552:	4b08      	ldr	r3, [pc, #32]	; (8574 <jamming_state+0x5c>)
    8554:	801a      	strh	r2, [r3, #0]

		state->state = EGO_ST_SLEEP;
    8556:	2303      	movs	r3, #3
    8558:	7023      	strb	r3, [r4, #0]
	state->sleep_duration = duration * 1000*10;
}

// sleep for some milliseconds relative to the current anchor point
static void sleep_ms_anchor(ego_fsm_state_t *state, u32 duration) {
	state->sleep_start = state->anchor;
    855a:	69a3      	ldr	r3, [r4, #24]
    855c:	60a3      	str	r3, [r4, #8]
	state->sleep_duration = duration * 1000*10;
    855e:	f64e 2360 	movw	r3, #60000	; 0xea60
    8562:	60e3      	str	r3, [r4, #12]
    8564:	bd10      	pop	{r4, pc}
    8566:	bf00      	nop
    8568:	2009c05c 	.word	0x2009c05c
    856c:	80000003 	.word	0x80000003
    8570:	0000a860 	.word	0x0000a860
    8574:	1000044c 	.word	0x1000044c

00008578 <continuous_cap_state>:
// continuous cap states (reuses START_RX state)
static void continuous_init_state(ego_fsm_state_t *state) {
	state->state = EGO_ST_START_RX;
}

static void continuous_cap_state(ego_fsm_state_t *state) {
    8578:	b510      	push	{r4, lr}
    857a:	b08a      	sub	sp, #40	; 0x28
	ego_packet_t packet = {
    857c:	2100      	movs	r1, #0
    857e:	2228      	movs	r2, #40	; 0x28
    8580:	4668      	mov	r0, sp
    8582:	f7fb fe55 	bl	4230 <memset>
		.rxtime = CLK100NS,
    8586:	4b17      	ldr	r3, [pc, #92]	; (85e4 <continuous_cap_state+0x6c>)
    8588:	4a17      	ldr	r2, [pc, #92]	; (85e8 <continuous_cap_state+0x70>)
    858a:	681b      	ldr	r3, [r3, #0]
    858c:	6812      	ldr	r2, [r2, #0]
    858e:	f640 4135 	movw	r1, #3125	; 0xc35
    8592:	f3c3 0313 	ubfx	r3, r3, #0, #20
    8596:	fb01 2303 	mla	r3, r1, r3, r2
static void continuous_init_state(ego_fsm_state_t *state) {
	state->state = EGO_ST_START_RX;
}

static void continuous_cap_state(ego_fsm_state_t *state) {
	ego_packet_t packet = {
    859a:	9309      	str	r3, [sp, #36]	; 0x24
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
	}
}

static inline int sync_received(void) {
	return cc2400_status() & SYNC_RECEIVED;
    859c:	f000 fae2 	bl	8b64 <cc2400_status>
static void continuous_cap_state(ego_fsm_state_t *state) {
	ego_packet_t packet = {
		.rxtime = CLK100NS,
	};

	if (sync_received()) {
    85a0:	06c0      	lsls	r0, r0, #27
    85a2:	d51d      	bpl.n	85e0 <continuous_cap_state+0x68>
		RXLED_SET;
    85a4:	4b11      	ldr	r3, [pc, #68]	; (85ec <continuous_cap_state+0x74>)
    85a6:	2410      	movs	r4, #16
    85a8:	601c      	str	r4, [r3, #0]
		do_rx(&packet);
    85aa:	4668      	mov	r0, sp
    85ac:	f7ff fe7e 	bl	82ac <do_rx>
		enqueue_with_ts(EGO_PACKET, packet.rxbuf, packet.rxtime);
    85b0:	2006      	movs	r0, #6
    85b2:	4669      	mov	r1, sp
    85b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    85b6:	f7fc fcf7 	bl	4fa8 <enqueue_with_ts>
		RXLED_CLR;
    85ba:	4b0d      	ldr	r3, [pc, #52]	; (85f0 <continuous_cap_state+0x78>)

		// restart cap with radio warm
		cc2400_strobe(SFSON);
    85bc:	2061      	movs	r0, #97	; 0x61

	if (sync_received()) {
		RXLED_SET;
		do_rx(&packet);
		enqueue_with_ts(EGO_PACKET, packet.rxbuf, packet.rxtime);
		RXLED_CLR;
    85be:	601c      	str	r4, [r3, #0]

		// restart cap with radio warm
		cc2400_strobe(SFSON);
    85c0:	f000 fad7 	bl	8b72 <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    85c4:	f000 face 	bl	8b64 <cc2400_status>
    85c8:	0741      	lsls	r1, r0, #29
    85ca:	d5fb      	bpl.n	85c4 <continuous_cap_state+0x4c>
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    85cc:	200e      	movs	r0, #14
    85ce:	f000 f9ef 	bl	89b0 <cc2400_get>
    85d2:	f000 001f 	and.w	r0, r0, #31
    85d6:	280f      	cmp	r0, #15
    85d8:	d1f8      	bne.n	85cc <continuous_cap_state+0x54>
		cc2400_strobe(SRX);
    85da:	2062      	movs	r0, #98	; 0x62
    85dc:	f000 fac9 	bl	8b72 <cc2400_strobe>
	}
}
    85e0:	b00a      	add	sp, #40	; 0x28
    85e2:	bd10      	pop	{r4, pc}
    85e4:	10001024 	.word	0x10001024
    85e8:	40004008 	.word	0x40004008
    85ec:	2009c038 	.word	0x2009c038
    85f0:	2009c03c 	.word	0x2009c03c

000085f4 <jam_cap_state>:

// jammer states
static void jam_cap_state(ego_fsm_state_t *state) {
    85f4:	b510      	push	{r4, lr}
    85f6:	4604      	mov	r4, r0
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
	}
}

static inline int sync_received(void) {
	return cc2400_status() & SYNC_RECEIVED;
    85f8:	f000 fab4 	bl	8b64 <cc2400_status>
	}
}

// jammer states
static void jam_cap_state(ego_fsm_state_t *state) {
	if (sync_received()) {
    85fc:	06c3      	lsls	r3, r0, #27
    85fe:	d50e      	bpl.n	861e <jam_cap_state+0x2a>
		state->state = EGO_ST_START_JAMMING;
    8600:	2304      	movs	r3, #4
    8602:	7023      	strb	r3, [r4, #0]
		state->packet_observed = 1;
    8604:	2301      	movs	r3, #1
    8606:	6163      	str	r3, [r4, #20]
		state->anchor = CLK100NS;
    8608:	4b11      	ldr	r3, [pc, #68]	; (8650 <jam_cap_state+0x5c>)
    860a:	4a12      	ldr	r2, [pc, #72]	; (8654 <jam_cap_state+0x60>)
    860c:	681b      	ldr	r3, [r3, #0]
    860e:	6812      	ldr	r2, [r2, #0]
    8610:	f3c3 0313 	ubfx	r3, r3, #0, #20
    8614:	f640 4135 	movw	r1, #3125	; 0xc35
    8618:	fb01 2303 	mla	r3, r1, r3, r2
    861c:	61a3      	str	r3, [r4, #24]
	}
	if (state->timer_active && sleep_elapsed(state)) {
    861e:	6923      	ldr	r3, [r4, #16]
    8620:	b15b      	cbz	r3, 863a <jam_cap_state+0x46>
    8622:	4620      	mov	r0, r4
    8624:	f7ff fe68 	bl	82f8 <sleep_elapsed>
    8628:	b138      	cbz	r0, 863a <jam_cap_state+0x46>
		state->state = EGO_ST_START_JAMMING;
    862a:	2304      	movs	r3, #4
    862c:	7023      	strb	r3, [r4, #0]
		state->packet_observed = 0;
    862e:	2300      	movs	r3, #0
    8630:	6163      	str	r3, [r4, #20]
		sleep_ms(state, 11); // 11 ms hop interval
    8632:	4620      	mov	r0, r4
    8634:	210b      	movs	r1, #11
    8636:	f7ff fe49 	bl	82cc <sleep_ms>
	}

	// state changed, kill radio
	if (state->state != EGO_ST_CAP) {
    863a:	7823      	ldrb	r3, [r4, #0]
    863c:	2b02      	cmp	r3, #2
    863e:	d006      	beq.n	864e <jam_cap_state+0x5a>
		cc2400_strobe(SRFOFF);
    8640:	2064      	movs	r0, #100	; 0x64
    8642:	f000 fa96 	bl	8b72 <cc2400_strobe>
		ssp_stop();
	}
}
    8646:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	}

	// state changed, kill radio
	if (state->state != EGO_ST_CAP) {
		cc2400_strobe(SRFOFF);
		ssp_stop();
    864a:	f7ff be21 	b.w	8290 <ssp_stop>
    864e:	bd10      	pop	{r4, pc}
    8650:	10001024 	.word	0x10001024
    8654:	40004008 	.word	0x40004008

00008658 <cap_state>:
static void start_rf_state(ego_fsm_state_t *state) {
	rf_on();
	state->state = EGO_ST_CAP;
}

static void cap_state(ego_fsm_state_t *state) {
    8658:	b530      	push	{r4, r5, lr}
    865a:	b08b      	sub	sp, #44	; 0x2c
	ego_packet_t packet = {
    865c:	2100      	movs	r1, #0
static void start_rf_state(ego_fsm_state_t *state) {
	rf_on();
	state->state = EGO_ST_CAP;
}

static void cap_state(ego_fsm_state_t *state) {
    865e:	4604      	mov	r4, r0
	ego_packet_t packet = {
    8660:	2228      	movs	r2, #40	; 0x28
    8662:	4668      	mov	r0, sp
    8664:	f7fb fde4 	bl	4230 <memset>
		.rxtime = CLK100NS,
    8668:	4b1b      	ldr	r3, [pc, #108]	; (86d8 <cap_state+0x80>)
    866a:	4a1c      	ldr	r2, [pc, #112]	; (86dc <cap_state+0x84>)
    866c:	681b      	ldr	r3, [r3, #0]
    866e:	6812      	ldr	r2, [r2, #0]
    8670:	f3c3 0313 	ubfx	r3, r3, #0, #20
    8674:	f640 4135 	movw	r1, #3125	; 0xc35
    8678:	fb01 2303 	mla	r3, r1, r3, r2
	};

	if (sleep_elapsed(state)) {
    867c:	4620      	mov	r0, r4
	rf_on();
	state->state = EGO_ST_CAP;
}

static void cap_state(ego_fsm_state_t *state) {
	ego_packet_t packet = {
    867e:	9309      	str	r3, [sp, #36]	; 0x24
		.rxtime = CLK100NS,
	};

	if (sleep_elapsed(state)) {
    8680:	f7ff fe3a 	bl	82f8 <sleep_elapsed>
    8684:	b128      	cbz	r0, 8692 <cap_state+0x3a>
		sleep_ms(state, 4);
    8686:	4620      	mov	r0, r4
    8688:	2104      	movs	r1, #4
    868a:	f7ff fe1f 	bl	82cc <sleep_ms>
		state->state = EGO_ST_SLEEP;
    868e:	2303      	movs	r3, #3
    8690:	7023      	strb	r3, [r4, #0]
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
	}
}

static inline int sync_received(void) {
	return cc2400_status() & SYNC_RECEIVED;
    8692:	f000 fa67 	bl	8b64 <cc2400_status>
	if (sleep_elapsed(state)) {
		sleep_ms(state, 4);
		state->state = EGO_ST_SLEEP;
	}

	if (sync_received()) {
    8696:	06c2      	lsls	r2, r0, #27
    8698:	d512      	bpl.n	86c0 <cap_state+0x68>
		RXLED_SET;
    869a:	4b11      	ldr	r3, [pc, #68]	; (86e0 <cap_state+0x88>)
    869c:	2510      	movs	r5, #16
    869e:	601d      	str	r5, [r3, #0]
		do_rx(&packet);
    86a0:	4668      	mov	r0, sp
    86a2:	f7ff fe03 	bl	82ac <do_rx>
		enqueue_with_ts(EGO_PACKET, packet.rxbuf, packet.rxtime);
    86a6:	4669      	mov	r1, sp
    86a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    86aa:	2006      	movs	r0, #6
    86ac:	f7fc fc7c 	bl	4fa8 <enqueue_with_ts>
		RXLED_CLR;
    86b0:	4b0c      	ldr	r3, [pc, #48]	; (86e4 <cap_state+0x8c>)

		sleep_ms(state, 6);
    86b2:	4620      	mov	r0, r4

	if (sync_received()) {
		RXLED_SET;
		do_rx(&packet);
		enqueue_with_ts(EGO_PACKET, packet.rxbuf, packet.rxtime);
		RXLED_CLR;
    86b4:	601d      	str	r5, [r3, #0]

		sleep_ms(state, 6);
    86b6:	2106      	movs	r1, #6
    86b8:	f7ff fe08 	bl	82cc <sleep_ms>
		state->state = EGO_ST_SLEEP;
    86bc:	2303      	movs	r3, #3
    86be:	7023      	strb	r3, [r4, #0]
	}

	// kill RF on state change
	if (state->state != EGO_ST_CAP) {
    86c0:	7823      	ldrb	r3, [r4, #0]
    86c2:	2b02      	cmp	r3, #2
    86c4:	d006      	beq.n	86d4 <cap_state+0x7c>
		cc2400_strobe(SRFOFF);
    86c6:	2064      	movs	r0, #100	; 0x64
    86c8:	f000 fa53 	bl	8b72 <cc2400_strobe>
		ssp_stop();
    86cc:	f7ff fde0 	bl	8290 <ssp_stop>
		state->timer_active = 1;
    86d0:	2301      	movs	r3, #1
    86d2:	6123      	str	r3, [r4, #16]
	}
}
    86d4:	b00b      	add	sp, #44	; 0x2c
    86d6:	bd30      	pop	{r4, r5, pc}
    86d8:	10001024 	.word	0x10001024
    86dc:	40004008 	.word	0x40004008
    86e0:	2009c038 	.word	0x2009c038
    86e4:	2009c03c 	.word	0x2009c03c

000086e8 <ego_main>:
		state->timer_active = 1;
		sleep_ms_anchor(state, 11);
	}
}

void ego_main(ego_mode_t mode) {
    86e8:	b530      	push	{r4, r5, lr}
    86ea:	b089      	sub	sp, #36	; 0x24
	const ego_st_handler *handler; // set depending on mode
	ego_fsm_state_t state = {
    86ec:	2100      	movs	r1, #0
		state->timer_active = 1;
		sleep_ms_anchor(state, 11);
	}
}

void ego_main(ego_mode_t mode) {
    86ee:	4604      	mov	r4, r0
	const ego_st_handler *handler; // set depending on mode
	ego_fsm_state_t state = {
    86f0:	221c      	movs	r2, #28
    86f2:	a801      	add	r0, sp, #4
    86f4:	f7fb fd9c 	bl	4230 <memset>
		jam_sleep_state,
		start_jamming_state,
		jamming_state,
	};

	switch (mode) {
    86f8:	2c01      	cmp	r4, #1
    86fa:	4d14      	ldr	r5, [pc, #80]	; (874c <ego_main+0x64>)
    86fc:	d009      	beq.n	8712 <ego_main+0x2a>
    86fe:	d306      	bcc.n	870e <ego_main+0x26>
    8700:	2c02      	cmp	r4, #2
    8702:	d101      	bne.n	8708 <ego_main+0x20>
		case EGO_CONTINUOUS_RX:
			handler = continuous_rx_handler;
			break;
#ifdef TX_ENABLE
		case EGO_JAM:
			handler = jam_handler;
    8704:	4c12      	ldr	r4, [pc, #72]	; (8750 <ego_main+0x68>)
			break;
    8706:	e005      	b.n	8714 <ego_main+0x2c>
#endif
		default: // should never happen
			requested_mode = MODE_IDLE;
    8708:	2300      	movs	r3, #0
    870a:	702b      	strb	r3, [r5, #0]
    870c:	e01b      	b.n	8746 <ego_main+0x5e>
		jamming_state,
	};

	switch (mode) {
		case EGO_FOLLOW:
			handler = follow_handler;
    870e:	4c11      	ldr	r4, [pc, #68]	; (8754 <ego_main+0x6c>)
    8710:	e000      	b.n	8714 <ego_main+0x2c>
			break;
		case EGO_CONTINUOUS_RX:
			handler = continuous_rx_handler;
    8712:	4c11      	ldr	r4, [pc, #68]	; (8758 <ego_main+0x70>)
	DIO_SSP_CR1 &= ~SSPCR1_SSE;
}

static void ego_init(void) {
	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    8714:	4b11      	ldr	r3, [pc, #68]	; (875c <ego_main+0x74>)
    8716:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    871a:	601a      	str	r2, [r3, #0]

	dio_ssp_init();
    871c:	f000 f8c0 	bl	88a0 <dio_ssp_init>
	}

	ego_init();

	while (1) {
		if (requested_mode != MODE_EGO)
    8720:	782b      	ldrb	r3, [r5, #0]
    8722:	2b0d      	cmp	r3, #13
    8724:	d106      	bne.n	8734 <ego_main+0x4c>
			break;
		handler[state.state](&state);
    8726:	f89d 3004 	ldrb.w	r3, [sp, #4]
    872a:	a801      	add	r0, sp, #4
    872c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    8730:	4798      	blx	r3
	}
    8732:	e7f5      	b.n	8720 <ego_main+0x38>

	dio_ssp_init();
}

static void ego_deinit(void) {
	cc2400_strobe(SRFOFF);
    8734:	2064      	movs	r0, #100	; 0x64
    8736:	f000 fa1c 	bl	8b72 <cc2400_strobe>
	ssp_stop(); // TODO disable SSP
    873a:	f7ff fda9 	bl	8290 <ssp_stop>
	ICER0 = ICER0_ICE_USB;
    873e:	4b08      	ldr	r3, [pc, #32]	; (8760 <ego_main+0x78>)
    8740:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    8744:	601a      	str	r2, [r3, #0]
			break;
		handler[state.state](&state);
	}

	ego_deinit();
}
    8746:	b009      	add	sp, #36	; 0x24
    8748:	bd30      	pop	{r4, r5, pc}
    874a:	bf00      	nop
    874c:	10000e46 	.word	0x10000e46
    8750:	0000a89c 	.word	0x0000a89c
    8754:	0000a868 	.word	0x0000a868
    8758:	0000a884 	.word	0x0000a884
    875c:	e000e100 	.word	0xe000e100
    8760:	e000e180 	.word	0xe000e180

00008764 <USB_IRQHandler>:
	return fifo_get(&rxfifo, &c) ? c : EOF;
}

void USB_IRQHandler()
{
	USBHwISR();
    8764:	f000 bd18 	b.w	9198 <USBHwISR>

00008768 <Reset_Handler>:
extern void __libc_init_array(void);
extern int main(void);

/* Reset Handler */
void Reset_Handler(void)
{
    8768:	b508      	push	{r3, lr}
	unsigned long *src, *dest;

	// Copy the data segment initializers from flash to SRAM
	src = &_etext;
	for(dest = &_data; dest < &_edata; )
    876a:	2300      	movs	r3, #0
    876c:	4a0c      	ldr	r2, [pc, #48]	; (87a0 <Reset_Handler+0x38>)
    876e:	490d      	ldr	r1, [pc, #52]	; (87a4 <Reset_Handler+0x3c>)
    8770:	1898      	adds	r0, r3, r2
    8772:	4288      	cmp	r0, r1
    8774:	d204      	bcs.n	8780 <Reset_Handler+0x18>
	{
		*dest++ = *src++;
    8776:	490c      	ldr	r1, [pc, #48]	; (87a8 <Reset_Handler+0x40>)
    8778:	5859      	ldr	r1, [r3, r1]
    877a:	5099      	str	r1, [r3, r2]
    877c:	3304      	adds	r3, #4
    877e:	e7f5      	b.n	876c <Reset_Handler+0x4>
{
	unsigned long *src, *dest;

	// Copy the data segment initializers from flash to SRAM
	src = &_etext;
	for(dest = &_data; dest < &_edata; )
    8780:	4b0a      	ldr	r3, [pc, #40]	; (87ac <Reset_Handler+0x44>)
		*dest++ = *src++;
	}

	// Initialize the .bss segment of memory to zeros
	src = &_bss;
	while (src < &_ebss)
    8782:	4a0b      	ldr	r2, [pc, #44]	; (87b0 <Reset_Handler+0x48>)
    8784:	4293      	cmp	r3, r2
    8786:	d203      	bcs.n	8790 <Reset_Handler+0x28>
	{
		*src++ = 0;
    8788:	2200      	movs	r2, #0
    878a:	f843 2b04 	str.w	r2, [r3], #4
    878e:	e7f8      	b.n	8782 <Reset_Handler+0x1a>
	}

	__libc_init_array();
    8790:	f7fb fd20 	bl	41d4 <__libc_init_array>

	// Set the vector table location.
	SCB_VTOR = (uint32_t)&_interrupt_vector_table;
    8794:	4b07      	ldr	r3, [pc, #28]	; (87b4 <Reset_Handler+0x4c>)
    8796:	4a08      	ldr	r2, [pc, #32]	; (87b8 <Reset_Handler+0x50>)
    8798:	601a      	str	r2, [r3, #0]

	main();
    879a:	f7fe fdb5 	bl	7308 <main>
    879e:	e7fe      	b.n	879e <Reset_Handler+0x36>
    87a0:	10000020 	.word	0x10000020
    87a4:	10000e14 	.word	0x10000e14
    87a8:	0000a908 	.word	0x0000a908
    87ac:	10000e18 	.word	0x10000e18
    87b0:	100037c0 	.word	0x100037c0
    87b4:	e000ed08 	.word	0xe000ed08
    87b8:	00004000 	.word	0x00004000

000087bc <ADC_IRQHandler>:
extern unsigned long _StackTop;

extern void Reset_Handler(void);

/* Default interrupt handler */
static void Default_Handler(void) { while(1) {;} }
    87bc:	e7fe      	b.n	87bc <ADC_IRQHandler>
    87be:	0000      	movs	r0, r0

000087c0 <spi_delay>:
	cc2400_spi(16, out);
}

static volatile u32 delay_counter;
static void spi_delay() {
       delay_counter = 10;
    87c0:	4a04      	ldr	r2, [pc, #16]	; (87d4 <spi_delay+0x14>)
    87c2:	230a      	movs	r3, #10
    87c4:	6013      	str	r3, [r2, #0]
       while (--delay_counter);
    87c6:	6813      	ldr	r3, [r2, #0]
    87c8:	3b01      	subs	r3, #1
    87ca:	6013      	str	r3, [r2, #0]
    87cc:	2b00      	cmp	r3, #0
    87ce:	d1fa      	bne.n	87c6 <spi_delay+0x6>
}
    87d0:	4770      	bx	lr
    87d2:	bf00      	nop
    87d4:	10000f28 	.word	0x10000f28

000087d8 <rbit>:
}

/* efficiently reverse the bits of a 32-bit word */
u32 rbit(u32 value) {
  u32 result = 0;
  asm("rbit %0, %1" : "=r" (result) : "r" (value));
    87d8:	fa90 f0a0 	rbit	r0, r0
  return result;
}
    87dc:	4770      	bx	lr
    87de:	0000      	movs	r0, r0

000087e0 <wait_us>:
	/* This is binary multiply by ~0.3999, i.e, multiply by
	   0.011011011b. The loop also contains 6 instructions at -Os, so
	   why this factor works is not at all related to the comment
	   above ;-) */
	wait_us_counter =
		(us>>2) + (us>>3) + (us>>6) + (us>>7) + (us>>10) + (us>>11);
    87e0:	0883      	lsrs	r3, r0, #2
    87e2:	eb03 03d0 	add.w	r3, r3, r0, lsr #3
    87e6:	eb03 1390 	add.w	r3, r3, r0, lsr #6
    87ea:	eb03 13d0 	add.w	r3, r3, r0, lsr #7
    87ee:	eb03 2390 	add.w	r3, r3, r0, lsr #10
{
	/* This is binary multiply by ~0.3999, i.e, multiply by
	   0.011011011b. The loop also contains 6 instructions at -Os, so
	   why this factor works is not at all related to the comment
	   above ;-) */
	wait_us_counter =
    87f2:	4a05      	ldr	r2, [pc, #20]	; (8808 <wait_us+0x28>)
		(us>>2) + (us>>3) + (us>>6) + (us>>7) + (us>>10) + (us>>11);
    87f4:	eb03 20d0 	add.w	r0, r3, r0, lsr #11
{
	/* This is binary multiply by ~0.3999, i.e, multiply by
	   0.011011011b. The loop also contains 6 instructions at -Os, so
	   why this factor works is not at all related to the comment
	   above ;-) */
	wait_us_counter =
    87f8:	6050      	str	r0, [r2, #4]
		(us>>2) + (us>>3) + (us>>6) + (us>>7) + (us>>10) + (us>>11);
	while(--wait_us_counter);
    87fa:	6853      	ldr	r3, [r2, #4]
    87fc:	3b01      	subs	r3, #1
    87fe:	6053      	str	r3, [r2, #4]
    8800:	2b00      	cmp	r3, #0
    8802:	d1fa      	bne.n	87fa <wait_us+0x1a>
}
    8804:	4770      	bx	lr
    8806:	bf00      	nop
    8808:	10000f28 	.word	0x10000f28

0000880c <wait>:
const IAP_ENTRY iap_entry = (IAP_ENTRY)IAP_LOCATION;

/* delay a number of seconds while on internal oscillator (4 MHz) */
void wait(u8 seconds)
{
	wait_us(seconds * 1000000);
    880c:	4b01      	ldr	r3, [pc, #4]	; (8814 <wait+0x8>)
    880e:	4358      	muls	r0, r3
    8810:	f7ff bfe6 	b.w	87e0 <wait_us>
    8814:	000f4240 	.word	0x000f4240

00008818 <all_pins_off>:
}

void all_pins_off(void)
{
	/* configure all pins for GPIO */
	PINSEL0 = 0;
    8818:	4a10      	ldr	r2, [pc, #64]	; (885c <all_pins_off+0x44>)
    881a:	2300      	movs	r3, #0
    881c:	6013      	str	r3, [r2, #0]
	PINSEL1 = 0;
    881e:	6053      	str	r3, [r2, #4]
	PINSEL2 = 0;
    8820:	6093      	str	r3, [r2, #8]
	PINSEL3 = 0;
    8822:	60d3      	str	r3, [r2, #12]
	PINSEL4 = 0;
    8824:	6113      	str	r3, [r2, #16]
	PINSEL7 = 0;
    8826:	61d3      	str	r3, [r2, #28]
	PINSEL9 = 0;
    8828:	6253      	str	r3, [r2, #36]	; 0x24
	PINSEL10 = 0;
    882a:	6293      	str	r3, [r2, #40]	; 0x28

	/* configure all pins as inputs */
	FIO0DIR = 0;
    882c:	4a0c      	ldr	r2, [pc, #48]	; (8860 <all_pins_off+0x48>)
    882e:	6013      	str	r3, [r2, #0]
	FIO1DIR = 0;
    8830:	6213      	str	r3, [r2, #32]
	FIO2DIR = 0;
    8832:	6413      	str	r3, [r2, #64]	; 0x40
	FIO3DIR = 0;
    8834:	6613      	str	r3, [r2, #96]	; 0x60
	FIO4DIR = 0;
    8836:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

	/* pull-up on every pin */
	PINMODE0 = 0;
    883a:	4a0a      	ldr	r2, [pc, #40]	; (8864 <all_pins_off+0x4c>)
    883c:	6013      	str	r3, [r2, #0]
	PINMODE1 = 0;
    883e:	6053      	str	r3, [r2, #4]
	PINMODE2 = 0;
    8840:	6093      	str	r3, [r2, #8]
	PINMODE3 = 0;
    8842:	60d3      	str	r3, [r2, #12]
	PINMODE4 = 0;
    8844:	6113      	str	r3, [r2, #16]
	PINMODE7 = 0;
    8846:	61d3      	str	r3, [r2, #28]
	PINMODE9 = 0;
    8848:	6253      	str	r3, [r2, #36]	; 0x24

	/* set all outputs low */
	FIO0PIN = 0;
    884a:	4a07      	ldr	r2, [pc, #28]	; (8868 <all_pins_off+0x50>)
    884c:	6013      	str	r3, [r2, #0]
	FIO1PIN = 0;
    884e:	6213      	str	r3, [r2, #32]
	FIO2PIN = 0;
    8850:	6413      	str	r3, [r2, #64]	; 0x40
	FIO3PIN = 0;
    8852:	6613      	str	r3, [r2, #96]	; 0x60
	FIO4PIN = 0;
    8854:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    8858:	4770      	bx	lr
    885a:	bf00      	nop
    885c:	4002c000 	.word	0x4002c000
    8860:	2009c000 	.word	0x2009c000
    8864:	4002c040 	.word	0x4002c040
    8868:	2009c014 	.word	0x2009c014

0000886c <gpio_init>:
/*
 * This should be called very early by every firmware in order to ensure safe
 * operating conditions for the CC2400.
 */
void gpio_init()
{
    886c:	b508      	push	{r3, lr}
	/* 
	 * Set all pins for GPIO.  This shouldn't be necessary after a reset, but
	 * we might get called at other times.
	 */
	all_pins_off();
    886e:	f7ff ffd3 	bl	8818 <all_pins_off>
	FIO2DIR = PIN_SSEL0;
	FIO3DIR = 0;
	FIO4DIR = (PIN_RXLED | PIN_TXLED);
#endif
#ifdef UBERTOOTH_ONE
	FIO0DIR = 0;
    8872:	4a0a      	ldr	r2, [pc, #40]	; (889c <gpio_init+0x30>)
    8874:	2300      	movs	r3, #0
	FIO1DIR = (PIN_USRLED | PIN_RXLED | PIN_TXLED | PIN_CC3V3 |
    8876:	f24c 7112 	movw	r1, #50962	; 0xc712
	FIO2DIR = PIN_SSEL0;
	FIO3DIR = 0;
	FIO4DIR = (PIN_RXLED | PIN_TXLED);
#endif
#ifdef UBERTOOTH_ONE
	FIO0DIR = 0;
    887a:	6013      	str	r3, [r2, #0]
	FIO1DIR = (PIN_USRLED | PIN_RXLED | PIN_TXLED | PIN_CC3V3 |
    887c:	6211      	str	r1, [r2, #32]
			PIN_RX | PIN_CC1V8 | PIN_BTGR);
	FIO2DIR = (PIN_CSN | PIN_SCLK | PIN_MOSI | PIN_PAEN | PIN_HGM);
    887e:	f240 11b1 	movw	r1, #433	; 0x1b1
    8882:	6411      	str	r1, [r2, #64]	; 0x40
	FIO3DIR = 0;
	FIO4DIR = (PIN_TX | PIN_SSEL1);
    8884:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
#ifdef UBERTOOTH_ONE
	FIO0DIR = 0;
	FIO1DIR = (PIN_USRLED | PIN_RXLED | PIN_TXLED | PIN_CC3V3 |
			PIN_RX | PIN_CC1V8 | PIN_BTGR);
	FIO2DIR = (PIN_CSN | PIN_SCLK | PIN_MOSI | PIN_PAEN | PIN_HGM);
	FIO3DIR = 0;
    8888:	6613      	str	r3, [r2, #96]	; 0x60
	FIO4DIR = (PIN_TX | PIN_SSEL1);
    888a:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
	FIO3DIR = 0;
	FIO4DIR = 0;
#endif

	/* set all outputs low */
	FIO0PIN = 0;
    888e:	6153      	str	r3, [r2, #20]
	FIO1PIN = 0;
    8890:	6353      	str	r3, [r2, #52]	; 0x34
	FIO2PIN = 0;
    8892:	6553      	str	r3, [r2, #84]	; 0x54
	FIO3PIN = 0;
    8894:	6753      	str	r3, [r2, #116]	; 0x74
	FIO4PIN = 0;
    8896:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    889a:	bd08      	pop	{r3, pc}
    889c:	2009c000 	.word	0x2009c000

000088a0 <dio_ssp_init>:
	/* set P1.18 as MOSI0 */
	PINSEL1 = (PINSEL1 & ~(3 << 4)) | (2 << 4);
#endif
#if defined UBERTOOTH_ONE || defined TC13BADGE
	/* set P0.7 as SCK1 */
	PINSEL0 = (PINSEL0 & ~(3 << 14)) | (2 << 14);
    88a0:	4b11      	ldr	r3, [pc, #68]	; (88e8 <dio_ssp_init+0x48>)
    88a2:	681a      	ldr	r2, [r3, #0]
    88a4:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    88a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
    88ac:	601a      	str	r2, [r3, #0]

	/* set P0.6 as SSEL1 */
	PINSEL0 = (PINSEL0 & ~(3 << 12)) | (2 << 12);
    88ae:	681a      	ldr	r2, [r3, #0]
    88b0:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    88b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    88b8:	601a      	str	r2, [r3, #0]

	/* set P0.8 as MISO1 */
	PINSEL0 = (PINSEL0 & ~(3 << 16)) | (2 << 16);
    88ba:	681a      	ldr	r2, [r3, #0]
    88bc:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    88c0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
    88c4:	601a      	str	r2, [r3, #0]

	/* set P0.9 as MOSI1 */
	PINSEL0 = (PINSEL0 & ~(3 << 18)) | (2 << 18);
    88c6:	681a      	ldr	r2, [r3, #0]
    88c8:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
    88cc:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
    88d0:	601a      	str	r2, [r3, #0]
	 * interface.  Since the CC2400 doesn't have a slave select output, we
	 * control it with this.  DIO_SSEL should already be configured by
	 * gpio_init().  We set it high by default because it is an active low
	 * signal.
	 */
	DIO_SSEL_SET;
    88d2:	4b06      	ldr	r3, [pc, #24]	; (88ec <dio_ssp_init+0x4c>)
    88d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    88d8:	601a      	str	r2, [r3, #0]

	/* configure DIO_SSP */
	DIO_SSP_CR0 = (0x7 /* 8 bit transfer */ | SSPCR0_CPOL | SSPCR0_CPHA);
    88da:	4b05      	ldr	r3, [pc, #20]	; (88f0 <dio_ssp_init+0x50>)
    88dc:	22c7      	movs	r2, #199	; 0xc7
    88de:	601a      	str	r2, [r3, #0]
	DIO_SSP_CR1 = (SSPCR1_MS | SSPCR1_SOD);
    88e0:	220c      	movs	r2, #12
    88e2:	605a      	str	r2, [r3, #4]
    88e4:	4770      	bx	lr
    88e6:	bf00      	nop
    88e8:	4002c000 	.word	0x4002c000
    88ec:	2009c098 	.word	0x2009c098
    88f0:	40030000 	.word	0x40030000

000088f4 <atest_init>:
	 * ADC can optionally be configured for ATEST1 and ATEST2, but for now we
	 * set them as floating inputs.
	 */

	/* P0.25 is ATEST1, P0.26 is ATEST2 */
	PINSEL1 &= ~((0x3 << 20) | (0x3 << 18)); // set as GPIO
    88f4:	4b09      	ldr	r3, [pc, #36]	; (891c <atest_init+0x28>)
    88f6:	681a      	ldr	r2, [r3, #0]
    88f8:	f422 1270 	bic.w	r2, r2, #3932160	; 0x3c0000
    88fc:	601a      	str	r2, [r3, #0]
	FIO0DIR &= ~(0x3 << 25); // set as input
    88fe:	4b08      	ldr	r3, [pc, #32]	; (8920 <atest_init+0x2c>)
    8900:	681a      	ldr	r2, [r3, #0]
    8902:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
    8906:	601a      	str	r2, [r3, #0]
	PINMODE1 |= (0x5 << 19); // no pull-up/pull-down
    8908:	4b06      	ldr	r3, [pc, #24]	; (8924 <atest_init+0x30>)
    890a:	681a      	ldr	r2, [r3, #0]
    890c:	f442 1220 	orr.w	r2, r2, #2621440	; 0x280000
    8910:	601a      	str	r2, [r3, #0]
	PINMODE1 &= ~(0x5 << 18); // no pull-up/pull-down
    8912:	681a      	ldr	r2, [r3, #0]
    8914:	f422 12a0 	bic.w	r2, r2, #1310720	; 0x140000
    8918:	601a      	str	r2, [r3, #0]
    891a:	4770      	bx	lr
    891c:	4002c004 	.word	0x4002c004
    8920:	2009c000 	.word	0x2009c000
    8924:	4002c044 	.word	0x4002c044

00008928 <cc2400_spi>:
 * 2. We're saving the second SPI peripheral for an expansion port.
 * 3. The CC2400 needs CSN held low for the entire transaction which the
 *    LPC17xx SPI peripheral won't do without some workaround anyway.
 */
u32 cc2400_spi(u8 len, u32 data)
{
    8928:	b530      	push	{r4, r5, lr}
	u32 msb = 1 << (len - 1);
    892a:	2401      	movs	r4, #1
    892c:	1e43      	subs	r3, r0, #1
    892e:	409c      	lsls	r4, r3

	/* start transaction by dropping CSN */
	CSN_CLR;
    8930:	2220      	movs	r2, #32

	while (len--) {
    8932:	3801      	subs	r0, #1

		SCLK_SET;
		if (MISO)
			data |= 1;

		SCLK_CLR;
    8934:	4b0d      	ldr	r3, [pc, #52]	; (896c <cc2400_spi+0x44>)
	u32 msb = 1 << (len - 1);

	/* start transaction by dropping CSN */
	CSN_CLR;

	while (len--) {
    8936:	b2c0      	uxtb	r0, r0
    8938:	28ff      	cmp	r0, #255	; 0xff

		SCLK_SET;
		if (MISO)
			data |= 1;

		SCLK_CLR;
    893a:	601a      	str	r2, [r3, #0]
    893c:	4b0c      	ldr	r3, [pc, #48]	; (8970 <cc2400_spi+0x48>)
	u32 msb = 1 << (len - 1);

	/* start transaction by dropping CSN */
	CSN_CLR;

	while (len--) {
    893e:	d011      	beq.n	8964 <cc2400_spi+0x3c>
		if (data & msb)
    8940:	4221      	tst	r1, r4
			MOSI_SET;
		else
			MOSI_CLR;
    8942:	bf08      	it	eq
    8944:	4d09      	ldreq	r5, [pc, #36]	; (896c <cc2400_spi+0x44>)
    8946:	f04f 0201 	mov.w	r2, #1
	/* start transaction by dropping CSN */
	CSN_CLR;

	while (len--) {
		if (data & msb)
			MOSI_SET;
    894a:	bf14      	ite	ne
    894c:	601a      	strne	r2, [r3, #0]
		else
			MOSI_CLR;
    894e:	602a      	streq	r2, [r5, #0]
		data <<= 1;

		SCLK_SET;
    8950:	2210      	movs	r2, #16
    8952:	601a      	str	r2, [r3, #0]
		if (MISO)
    8954:	4b07      	ldr	r3, [pc, #28]	; (8974 <cc2400_spi+0x4c>)
	while (len--) {
		if (data & msb)
			MOSI_SET;
		else
			MOSI_CLR;
		data <<= 1;
    8956:	0049      	lsls	r1, r1, #1

		SCLK_SET;
		if (MISO)
    8958:	681b      	ldr	r3, [r3, #0]
    895a:	079b      	lsls	r3, r3, #30
			data |= 1;
    895c:	bf48      	it	mi
    895e:	f041 0101 	orrmi.w	r1, r1, #1
    8962:	e7e6      	b.n	8932 <cc2400_spi+0xa>

		SCLK_CLR;
	}

	/* end transaction by raising CSN */
	CSN_SET;
    8964:	2220      	movs	r2, #32
    8966:	601a      	str	r2, [r3, #0]

	return data;
}
    8968:	4608      	mov	r0, r1
    896a:	bd30      	pop	{r4, r5, pc}
    896c:	2009c05c 	.word	0x2009c05c
    8970:	2009c058 	.word	0x2009c058
    8974:	2009c054 	.word	0x2009c054

00008978 <cc2400_init>:
	PINMODE1 |= (0x5 << 19); // no pull-up/pull-down
	PINMODE1 &= ~(0x5 << 18); // no pull-up/pull-down
}

void cc2400_init()
{
    8978:	b510      	push	{r4, lr}
#else
	atest_init();
#endif

	/* activate 1V8 supply for CC2400 */
	CC1V8_SET;
    897a:	4c0a      	ldr	r4, [pc, #40]	; (89a4 <cc2400_init+0x2c>)
	FIO1PIN = 0; /* assuming we have already asserted R8C_CTL low */
	FIO2PIN = 0;
	FIO3PIN = 0;
	FIO4PIN = 0;
#else
	atest_init();
    897c:	f7ff ffba 	bl	88f4 <atest_init>
#endif

	/* activate 1V8 supply for CC2400 */
	CC1V8_SET;
    8980:	f44f 7300 	mov.w	r3, #512	; 0x200
    8984:	6023      	str	r3, [r4, #0]
	wait_us(50);
    8986:	2032      	movs	r0, #50	; 0x32
    8988:	f7ff ff2a 	bl	87e0 <wait_us>

	/* CSN (slave select) is active low */
	CSN_SET;
    898c:	4b06      	ldr	r3, [pc, #24]	; (89a8 <cc2400_init+0x30>)
    898e:	2220      	movs	r2, #32
    8990:	601a      	str	r2, [r3, #0]

	/* activate 3V3 supply for CC2400 IO */
	CC3V3_SET;
    8992:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    8996:	6023      	str	r3, [r4, #0]

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
	u32 out = (reg << 16) | val;
	cc2400_spi(24, out);
    8998:	2018      	movs	r0, #24
    899a:	4904      	ldr	r1, [pc, #16]	; (89ac <cc2400_init+0x34>)
	/* activate 3V3 supply for CC2400 IO */
	CC3V3_SET;

	/* initialise various cc2400 settings - see datasheet pg63 */
	cc2400_set(MANAND,  0x7fff);
}
    899c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
	u32 out = (reg << 16) | val;
	cc2400_spi(24, out);
    89a0:	f7ff bfc2 	b.w	8928 <cc2400_spi>
    89a4:	2009c038 	.word	0x2009c038
    89a8:	2009c058 	.word	0x2009c058
    89ac:	000d7fff 	.word	0x000d7fff

000089b0 <cc2400_get>:
	return data;
}

/* read 16 bit value from a register */
u16 cc2400_get(u8 reg)
{
    89b0:	b508      	push	{r3, lr}
	u32 in;

	u32 out = (reg | 0x80) << 16;
    89b2:	f040 0180 	orr.w	r1, r0, #128	; 0x80
	in = cc2400_spi(24, out);
    89b6:	0409      	lsls	r1, r1, #16
    89b8:	2018      	movs	r0, #24
    89ba:	f7ff ffb5 	bl	8928 <cc2400_spi>
	return in & 0xFFFF;
}
    89be:	b280      	uxth	r0, r0
    89c0:	bd08      	pop	{r3, pc}

000089c2 <cc2400_set>:

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
	u32 out = (reg << 16) | val;
    89c2:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
	cc2400_spi(24, out);
    89c6:	2018      	movs	r0, #24
    89c8:	f7ff bfae 	b.w	8928 <cc2400_spi>

000089cc <cc2400_get8>:
}

/* read 8 bit value from a register */
u8 cc2400_get8(u8 reg)
{
    89cc:	b508      	push	{r3, lr}
	u16 in;

	u16 out = (reg | 0x80) << 8;
    89ce:	f040 0180 	orr.w	r1, r0, #128	; 0x80
	in = cc2400_spi(16, out);
    89d2:	0209      	lsls	r1, r1, #8
    89d4:	2010      	movs	r0, #16
    89d6:	f7ff ffa7 	bl	8928 <cc2400_spi>
	return in & 0xFF;
}
    89da:	b2c0      	uxtb	r0, r0
    89dc:	bd08      	pop	{r3, pc}
    89de:	0000      	movs	r0, r0

000089e0 <cc2400_get_rev>:

//JWHUR cc2400_get_rev
u8 cc2400_get_rev (u8 reg)
{
    89e0:	b510      	push	{r4, lr}
	u32 out = (reg | 0x80) << 8;
	u32 msb = 1 << 15;
	u8 len = 16;
	CSN_CLR;
    89e2:	4b12      	ldr	r3, [pc, #72]	; (8a2c <cc2400_get_rev+0x4c>)
    89e4:	2220      	movs	r2, #32
}

//JWHUR cc2400_get_rev
u8 cc2400_get_rev (u8 reg)
{
	u32 out = (reg | 0x80) << 8;
    89e6:	f040 0080 	orr.w	r0, r0, #128	; 0x80
	u32 msb = 1 << 15;
	u8 len = 16;
	CSN_CLR;
    89ea:	601a      	str	r2, [r3, #0]
}

//JWHUR cc2400_get_rev
u8 cc2400_get_rev (u8 reg)
{
	u32 out = (reg | 0x80) << 8;
    89ec:	0200      	lsls	r0, r0, #8
	u32 msb = 1 << 15;
	u8 len = 16;
	CSN_CLR;
	while (len--) {
    89ee:	2211      	movs	r2, #17
    89f0:	1e53      	subs	r3, r2, #1
    89f2:	f013 02ff 	ands.w	r2, r3, #255	; 0xff
    89f6:	4b0e      	ldr	r3, [pc, #56]	; (8a30 <cc2400_get_rev+0x50>)
    89f8:	d014      	beq.n	8a24 <cc2400_get_rev+0x44>
		if (out & msb) MOSI_SET;
    89fa:	f410 4f00 	tst.w	r0, #32768	; 0x8000
		else MOSI_CLR;
    89fe:	bf08      	it	eq
    8a00:	4c0a      	ldreq	r4, [pc, #40]	; (8a2c <cc2400_get_rev+0x4c>)
    8a02:	f04f 0101 	mov.w	r1, #1
	u32 out = (reg | 0x80) << 8;
	u32 msb = 1 << 15;
	u8 len = 16;
	CSN_CLR;
	while (len--) {
		if (out & msb) MOSI_SET;
    8a06:	bf14      	ite	ne
    8a08:	6019      	strne	r1, [r3, #0]
		else MOSI_CLR;
    8a0a:	6021      	streq	r1, [r4, #0]
		out <<= 1;
		SCLK_SET;
    8a0c:	2110      	movs	r1, #16
    8a0e:	6019      	str	r1, [r3, #0]
		if (MISO) out |= 1;
    8a10:	4b08      	ldr	r3, [pc, #32]	; (8a34 <cc2400_get_rev+0x54>)
	u8 len = 16;
	CSN_CLR;
	while (len--) {
		if (out & msb) MOSI_SET;
		else MOSI_CLR;
		out <<= 1;
    8a12:	0040      	lsls	r0, r0, #1
		SCLK_SET;
		if (MISO) out |= 1;
    8a14:	681b      	ldr	r3, [r3, #0]
    8a16:	079c      	lsls	r4, r3, #30
		SCLK_CLR;
    8a18:	4b04      	ldr	r3, [pc, #16]	; (8a2c <cc2400_get_rev+0x4c>)
	while (len--) {
		if (out & msb) MOSI_SET;
		else MOSI_CLR;
		out <<= 1;
		SCLK_SET;
		if (MISO) out |= 1;
    8a1a:	bf48      	it	mi
    8a1c:	f040 0001 	orrmi.w	r0, r0, #1
		SCLK_CLR;
    8a20:	6019      	str	r1, [r3, #0]
    8a22:	e7e5      	b.n	89f0 <cc2400_get_rev+0x10>
	}
	CSN_SET;
    8a24:	2220      	movs	r2, #32
    8a26:	601a      	str	r2, [r3, #0]
	return out & 0xFF;
}
    8a28:	b2c0      	uxtb	r0, r0
    8a2a:	bd10      	pop	{r4, pc}
    8a2c:	2009c05c 	.word	0x2009c05c
    8a30:	2009c058 	.word	0x2009c058
    8a34:	2009c054 	.word	0x2009c054

00008a38 <cc2400_set8>:

/* write 8 bit value to a register */
void cc2400_set8(u8 reg, u8 val)
{
	u32 out = (reg << 8) | val;
    8a38:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
	cc2400_spi(16, out);
    8a3c:	2010      	movs	r0, #16
    8a3e:	f7ff bf73 	b.w	8928 <cc2400_spi>
    8a42:	0000      	movs	r0, r0

00008a44 <cc2400_fifo_write>:
       while (--delay_counter);
}


/* write multiple bytes to SPI */
void cc2400_fifo_write(u8 len, u8 *data) {
    8a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	u8 msb = 1 << 7;
	u8 reg = FIFOREG;
	u8 i, j, temp;

	/* start transaction by dropping CSN */
	CSN_CLR;
    8a46:	4b21      	ldr	r3, [pc, #132]	; (8acc <cc2400_fifo_write+0x88>)
    8a48:	2220      	movs	r2, #32
    8a4a:	601a      	str	r2, [r3, #0]
    8a4c:	2308      	movs	r3, #8


/* write multiple bytes to SPI */
void cc2400_fifo_write(u8 len, u8 *data) {
	u8 msb = 1 << 7;
	u8 reg = FIFOREG;
    8a4e:	2270      	movs	r2, #112	; 0x70

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
		if (reg & msb)
    8a50:	f012 0f80 	tst.w	r2, #128	; 0x80
    8a54:	4d1e      	ldr	r5, [pc, #120]	; (8ad0 <cc2400_fifo_write+0x8c>)
			MOSI_SET;
		else
			MOSI_CLR;
    8a56:	bf08      	it	eq
    8a58:	4e1c      	ldreq	r6, [pc, #112]	; (8acc <cc2400_fifo_write+0x88>)
    8a5a:	f04f 0401 	mov.w	r4, #1
	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
		if (reg & msb)
			MOSI_SET;
    8a5e:	bf14      	ite	ne
    8a60:	602c      	strne	r4, [r5, #0]
		else
			MOSI_CLR;
    8a62:	6034      	streq	r4, [r6, #0]
		reg <<= 1;
		SCLK_SET;
    8a64:	2410      	movs	r4, #16
    8a66:	602c      	str	r4, [r5, #0]
    8a68:	3b01      	subs	r3, #1
		SCLK_CLR;
    8a6a:	4d18      	ldr	r5, [pc, #96]	; (8acc <cc2400_fifo_write+0x88>)
	for (i = 0; i < 8; ++i) {
		if (reg & msb)
			MOSI_SET;
		else
			MOSI_CLR;
		reg <<= 1;
    8a6c:	0052      	lsls	r2, r2, #1
	u8 i, j, temp;

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
    8a6e:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
		if (reg & msb)
			MOSI_SET;
		else
			MOSI_CLR;
		reg <<= 1;
    8a72:	b2d2      	uxtb	r2, r2
		SCLK_SET;
		SCLK_CLR;
    8a74:	602c      	str	r4, [r5, #0]
	u8 i, j, temp;

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
    8a76:	d1eb      	bne.n	8a50 <cc2400_fifo_write+0xc>
		reg <<= 1;
		SCLK_SET;
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
    8a78:	b2da      	uxtb	r2, r3
    8a7a:	4282      	cmp	r2, r0
    8a7c:	d217      	bcs.n	8aae <cc2400_fifo_write+0x6a>
		temp = data[i];
    8a7e:	5cca      	ldrb	r2, [r1, r3]
    8a80:	2408      	movs	r4, #8
		for (j = 0; j < 8; ++j) {
			if (temp & msb)
    8a82:	f012 0f80 	tst.w	r2, #128	; 0x80
    8a86:	4e12      	ldr	r6, [pc, #72]	; (8ad0 <cc2400_fifo_write+0x8c>)
				MOSI_SET;
			else
				MOSI_CLR;
    8a88:	bf08      	it	eq
    8a8a:	4f10      	ldreq	r7, [pc, #64]	; (8acc <cc2400_fifo_write+0x88>)
    8a8c:	f04f 0501 	mov.w	r5, #1

	for (i = 0; i < len; ++i) {
		temp = data[i];
		for (j = 0; j < 8; ++j) {
			if (temp & msb)
				MOSI_SET;
    8a90:	bf14      	ite	ne
    8a92:	6035      	strne	r5, [r6, #0]
			else
				MOSI_CLR;
    8a94:	603d      	streq	r5, [r7, #0]
			temp <<= 1;
			SCLK_SET;
    8a96:	2510      	movs	r5, #16
    8a98:	6035      	str	r5, [r6, #0]
    8a9a:	3c01      	subs	r4, #1
			SCLK_CLR;
    8a9c:	4e0b      	ldr	r6, [pc, #44]	; (8acc <cc2400_fifo_write+0x88>)
		for (j = 0; j < 8; ++j) {
			if (temp & msb)
				MOSI_SET;
			else
				MOSI_CLR;
			temp <<= 1;
    8a9e:	0052      	lsls	r2, r2, #1
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
		temp = data[i];
		for (j = 0; j < 8; ++j) {
    8aa0:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
			if (temp & msb)
				MOSI_SET;
			else
				MOSI_CLR;
			temp <<= 1;
    8aa4:	b2d2      	uxtb	r2, r2
			SCLK_SET;
			SCLK_CLR;
    8aa6:	6035      	str	r5, [r6, #0]
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
		temp = data[i];
		for (j = 0; j < 8; ++j) {
    8aa8:	d1eb      	bne.n	8a82 <cc2400_fifo_write+0x3e>
    8aaa:	3301      	adds	r3, #1
    8aac:	e7e4      	b.n	8a78 <cc2400_fifo_write+0x34>
		reg <<= 1;
		SCLK_SET;
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
    8aae:	2308      	movs	r3, #8
		}
	}

	// this is necessary to clock in the last byte
	for (i = 0; i < 8; ++i) {
		SCLK_SET;
    8ab0:	4c07      	ldr	r4, [pc, #28]	; (8ad0 <cc2400_fifo_write+0x8c>)
		SCLK_CLR;
    8ab2:	4906      	ldr	r1, [pc, #24]	; (8acc <cc2400_fifo_write+0x88>)
    8ab4:	3b01      	subs	r3, #1
		}
	}

	// this is necessary to clock in the last byte
	for (i = 0; i < 8; ++i) {
		SCLK_SET;
    8ab6:	2210      	movs	r2, #16
			SCLK_CLR;
		}
	}

	// this is necessary to clock in the last byte
	for (i = 0; i < 8; ++i) {
    8ab8:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
		SCLK_SET;
    8abc:	6022      	str	r2, [r4, #0]
		SCLK_CLR;
    8abe:	600a      	str	r2, [r1, #0]
			SCLK_CLR;
		}
	}

	// this is necessary to clock in the last byte
	for (i = 0; i < 8; ++i) {
    8ac0:	d1f6      	bne.n	8ab0 <cc2400_fifo_write+0x6c>
		SCLK_SET;
		SCLK_CLR;
	}
	
	spi_delay();
    8ac2:	f7ff fe7d 	bl	87c0 <spi_delay>
	/* end transaction by raising CSN */
	CSN_SET;
    8ac6:	2320      	movs	r3, #32
    8ac8:	6023      	str	r3, [r4, #0]
    8aca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8acc:	2009c05c 	.word	0x2009c05c
    8ad0:	2009c058 	.word	0x2009c058

00008ad4 <cc2400_fifo_read>:
}

/* read multiple bytes from SPI */
void cc2400_fifo_read(u8 len, u8 *buf) {
    8ad4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	u8 i, j, temp, reg;
	// Set first bit because it's a read
	reg = 0x80 | FIFOREG;

	/* start transaction by dropping CSN */
	CSN_CLR;
    8ad8:	4b20      	ldr	r3, [pc, #128]	; (8b5c <cc2400_fifo_read+0x88>)
    8ada:	2220      	movs	r2, #32
    8adc:	601a      	str	r2, [r3, #0]
	/* end transaction by raising CSN */
	CSN_SET;
}

/* read multiple bytes from SPI */
void cc2400_fifo_read(u8 len, u8 *buf) {
    8ade:	4607      	mov	r7, r0
    8ae0:	4688      	mov	r8, r1
	u8 i, j, temp, reg;
	// Set first bit because it's a read
	reg = 0x80 | FIFOREG;

	/* start transaction by dropping CSN */
	CSN_CLR;
    8ae2:	2508      	movs	r5, #8
/* read multiple bytes from SPI */
void cc2400_fifo_read(u8 len, u8 *buf) {
	u8 msb = 1 << 7;
	u8 i, j, temp, reg;
	// Set first bit because it's a read
	reg = 0x80 | FIFOREG;
    8ae4:	23f0      	movs	r3, #240	; 0xf0

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
		if (reg & msb)
    8ae6:	f013 0f80 	tst.w	r3, #128	; 0x80
    8aea:	491d      	ldr	r1, [pc, #116]	; (8b60 <cc2400_fifo_read+0x8c>)
			MOSI_SET;
		else
			MOSI_CLR;
    8aec:	bf08      	it	eq
    8aee:	481b      	ldreq	r0, [pc, #108]	; (8b5c <cc2400_fifo_read+0x88>)
    8af0:	f04f 0201 	mov.w	r2, #1
	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
		if (reg & msb)
			MOSI_SET;
    8af4:	bf14      	ite	ne
    8af6:	600a      	strne	r2, [r1, #0]
		else
			MOSI_CLR;
    8af8:	6002      	streq	r2, [r0, #0]
		reg <<= 1;
		SCLK_SET;
    8afa:	2210      	movs	r2, #16
    8afc:	600a      	str	r2, [r1, #0]
    8afe:	3d01      	subs	r5, #1
		SCLK_CLR;
    8b00:	4916      	ldr	r1, [pc, #88]	; (8b5c <cc2400_fifo_read+0x88>)
	for (i = 0; i < 8; ++i) {
		if (reg & msb)
			MOSI_SET;
		else
			MOSI_CLR;
		reg <<= 1;
    8b02:	005b      	lsls	r3, r3, #1
	reg = 0x80 | FIFOREG;

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
    8b04:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
		if (reg & msb)
			MOSI_SET;
		else
			MOSI_CLR;
		reg <<= 1;
    8b08:	b2db      	uxtb	r3, r3
		SCLK_SET;
		SCLK_CLR;
    8b0a:	600a      	str	r2, [r1, #0]
	reg = 0x80 | FIFOREG;

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
    8b0c:	d1eb      	bne.n	8ae6 <cc2400_fifo_read+0x12>
		reg <<= 1;
		SCLK_SET;
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
    8b0e:	b2eb      	uxtb	r3, r5
    8b10:	42bb      	cmp	r3, r7
    8b12:	d21b      	bcs.n	8b4c <cc2400_fifo_read+0x78>
    8b14:	2608      	movs	r6, #8
    8b16:	2400      	movs	r4, #0
		temp = 0;
		for (j = 0; j < 8; ++j) {
			spi_delay();
    8b18:	f7ff fe52 	bl	87c0 <spi_delay>
			SCLK_SET;
    8b1c:	4b10      	ldr	r3, [pc, #64]	; (8b60 <cc2400_fifo_read+0x8c>)
    8b1e:	2210      	movs	r2, #16
    8b20:	601a      	str	r2, [r3, #0]
			temp <<= 1;
			if (MISO)
    8b22:	3b04      	subs	r3, #4
    8b24:	681b      	ldr	r3, [r3, #0]
	for (i = 0; i < len; ++i) {
		temp = 0;
		for (j = 0; j < 8; ++j) {
			spi_delay();
			SCLK_SET;
			temp <<= 1;
    8b26:	0064      	lsls	r4, r4, #1
			if (MISO)
    8b28:	079b      	lsls	r3, r3, #30
	for (i = 0; i < len; ++i) {
		temp = 0;
		for (j = 0; j < 8; ++j) {
			spi_delay();
			SCLK_SET;
			temp <<= 1;
    8b2a:	b2e4      	uxtb	r4, r4
			if (MISO)
				temp |= 1;
    8b2c:	bf48      	it	mi
    8b2e:	f044 0401 	orrmi.w	r4, r4, #1
    8b32:	3e01      	subs	r6, #1
			spi_delay();
    8b34:	f7ff fe44 	bl	87c0 <spi_delay>
			SCLK_CLR;
    8b38:	4b08      	ldr	r3, [pc, #32]	; (8b5c <cc2400_fifo_read+0x88>)
    8b3a:	2210      	movs	r2, #16
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
		temp = 0;
		for (j = 0; j < 8; ++j) {
    8b3c:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
			SCLK_SET;
			temp <<= 1;
			if (MISO)
				temp |= 1;
			spi_delay();
			SCLK_CLR;
    8b40:	601a      	str	r2, [r3, #0]
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
		temp = 0;
		for (j = 0; j < 8; ++j) {
    8b42:	d1e9      	bne.n	8b18 <cc2400_fifo_read+0x44>
			if (MISO)
				temp |= 1;
			spi_delay();
			SCLK_CLR;
		}
		buf[i] = temp;
    8b44:	f808 4005 	strb.w	r4, [r8, r5]
    8b48:	3501      	adds	r5, #1
    8b4a:	e7e0      	b.n	8b0e <cc2400_fifo_read+0x3a>
	}

	/* end transaction by raising CSN */
	spi_delay();
    8b4c:	f7ff fe38 	bl	87c0 <spi_delay>
	CSN_SET;
    8b50:	4b03      	ldr	r3, [pc, #12]	; (8b60 <cc2400_fifo_read+0x8c>)
    8b52:	2220      	movs	r2, #32
    8b54:	601a      	str	r2, [r3, #0]
    8b56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8b5a:	bf00      	nop
    8b5c:	2009c05c 	.word	0x2009c05c
    8b60:	2009c058 	.word	0x2009c058

00008b64 <cc2400_status>:
}

/* get the status */
u8 cc2400_status()
{
    8b64:	b508      	push	{r3, lr}
	return cc2400_spi(8, 0);
    8b66:	2100      	movs	r1, #0
    8b68:	2008      	movs	r0, #8
    8b6a:	f7ff fedd 	bl	8928 <cc2400_spi>
}
    8b6e:	b2c0      	uxtb	r0, r0
    8b70:	bd08      	pop	{r3, pc}

00008b72 <cc2400_strobe>:

/* strobe register, return status */
u8 cc2400_strobe(u8 reg)
{
    8b72:	b508      	push	{r3, lr}
    8b74:	4601      	mov	r1, r0
	return cc2400_spi(8, reg);
    8b76:	2008      	movs	r0, #8
    8b78:	f7ff fed6 	bl	8928 <cc2400_spi>
}
    8b7c:	b2c0      	uxtb	r0, r0
    8b7e:	bd08      	pop	{r3, pc}

00008b80 <cc2400_reset>:
/*
 * Warning: This should only be called when running on the internal oscillator.
 * Otherwise use clock_start().
 */
void cc2400_reset()
{
    8b80:	b508      	push	{r3, lr}

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
	u32 out = (reg << 16) | val;
	cc2400_spi(24, out);
    8b82:	2018      	movs	r0, #24
    8b84:	2100      	movs	r1, #0
    8b86:	f7ff fecf 	bl	8928 <cc2400_spi>
 * Otherwise use clock_start().
 */
void cc2400_reset()
{
	cc2400_set(MAIN, 0x0000);
	while (cc2400_get(MAIN) != 0x0000);
    8b8a:	2000      	movs	r0, #0
    8b8c:	f7ff ff10 	bl	89b0 <cc2400_get>
    8b90:	2800      	cmp	r0, #0
    8b92:	d1fa      	bne.n	8b8a <cc2400_reset+0xa>

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
	u32 out = (reg << 16) | val;
	cc2400_spi(24, out);
    8b94:	2018      	movs	r0, #24
    8b96:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    8b9a:	f7ff fec5 	bl	8928 <cc2400_spi>
void cc2400_reset()
{
	cc2400_set(MAIN, 0x0000);
	while (cc2400_get(MAIN) != 0x0000);
	cc2400_set(MAIN, 0x8000);
	while (cc2400_get(MAIN) != 0x8000);
    8b9e:	2000      	movs	r0, #0
    8ba0:	f7ff ff06 	bl	89b0 <cc2400_get>
    8ba4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
    8ba8:	d1f9      	bne.n	8b9e <cc2400_reset+0x1e>
}
    8baa:	bd08      	pop	{r3, pc}

00008bac <clock_start>:

/* activate the CC2400's 16 MHz oscillator and sync LPC175x to it */
void clock_start()
{
    8bac:	b510      	push	{r4, lr}
	/* configure flash accelerator for higher clock rate */
	FLASHCFG = (0x03A | (FLASHTIM << 12));
    8bae:	4b46      	ldr	r3, [pc, #280]	; (8cc8 <clock_start+0x11c>)
    8bb0:	f244 023a 	movw	r2, #16442	; 0x403a
    8bb4:	601a      	str	r2, [r3, #0]

	/* switch to the internal oscillator if necessary */
	CLKSRCSEL = 0;
    8bb6:	2200      	movs	r2, #0
    8bb8:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

	/* disconnect PLL0 */
	PLL0CON &= ~PLL0CON_PLLC0;
    8bbc:	3380      	adds	r3, #128	; 0x80
    8bbe:	681a      	ldr	r2, [r3, #0]
	PLL0FEED_SEQUENCE;
    8bc0:	21aa      	movs	r1, #170	; 0xaa

	/* switch to the internal oscillator if necessary */
	CLKSRCSEL = 0;

	/* disconnect PLL0 */
	PLL0CON &= ~PLL0CON_PLLC0;
    8bc2:	f022 0202 	bic.w	r2, r2, #2
    8bc6:	601a      	str	r2, [r3, #0]
	PLL0FEED_SEQUENCE;
    8bc8:	4a40      	ldr	r2, [pc, #256]	; (8ccc <clock_start+0x120>)
    8bca:	6011      	str	r1, [r2, #0]
    8bcc:	2155      	movs	r1, #85	; 0x55
    8bce:	6011      	str	r1, [r2, #0]
	while (PLL0STAT & PLL0STAT_PLLC0_STAT);
    8bd0:	4a3f      	ldr	r2, [pc, #252]	; (8cd0 <clock_start+0x124>)
    8bd2:	6812      	ldr	r2, [r2, #0]
    8bd4:	0190      	lsls	r0, r2, #6
    8bd6:	d4fb      	bmi.n	8bd0 <clock_start+0x24>

	/* turn off PLL0 */
	PLL0CON &= ~PLL0CON_PLLE0;
    8bd8:	681a      	ldr	r2, [r3, #0]
    8bda:	f022 0201 	bic.w	r2, r2, #1
    8bde:	601a      	str	r2, [r3, #0]
	PLL0FEED_SEQUENCE;
    8be0:	4b3a      	ldr	r3, [pc, #232]	; (8ccc <clock_start+0x120>)
    8be2:	22aa      	movs	r2, #170	; 0xaa
    8be4:	601a      	str	r2, [r3, #0]
    8be6:	2255      	movs	r2, #85	; 0x55
    8be8:	601a      	str	r2, [r3, #0]
	while (PLL0STAT & PLL0STAT_PLLE0_STAT);
    8bea:	4b39      	ldr	r3, [pc, #228]	; (8cd0 <clock_start+0x124>)
    8bec:	681b      	ldr	r3, [r3, #0]
    8bee:	f013 7380 	ands.w	r3, r3, #16777216	; 0x1000000
    8bf2:	d1fa      	bne.n	8bea <clock_start+0x3e>

	/* temporarily set CPU clock divider to 1 */
	CCLKCFG = 0;
    8bf4:	4a37      	ldr	r2, [pc, #220]	; (8cd4 <clock_start+0x128>)
    8bf6:	6013      	str	r3, [r2, #0]

	/* configure CC2400 oscillator, output carrier sense on GIO6 */
	cc2400_reset();
    8bf8:	f7ff ffc2 	bl	8b80 <cc2400_reset>

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
	u32 out = (reg << 16) | val;
	cc2400_spi(24, out);
    8bfc:	2018      	movs	r0, #24
    8bfe:	4936      	ldr	r1, [pc, #216]	; (8cd8 <clock_start+0x12c>)
    8c00:	f7ff fe92 	bl	8928 <cc2400_spi>
	CCLKCFG = 0;

	/* configure CC2400 oscillator, output carrier sense on GIO6 */
	cc2400_reset();
	cc2400_set(IOCFG, (GIO_CARRIER_SENSE_N << 9) | (GIO_CLK_16M << 3));
	cc2400_strobe(SXOSCON);
    8c04:	2060      	movs	r0, #96	; 0x60
    8c06:	f7ff ffb4 	bl	8b72 <cc2400_strobe>
	while (!(cc2400_status() & XOSC16M_STABLE));
    8c0a:	f7ff ffab 	bl	8b64 <cc2400_status>
    8c0e:	0641      	lsls	r1, r0, #25
    8c10:	d5fb      	bpl.n	8c0a <clock_start+0x5e>

	/* activate main oscillator */
	SCS = SCS_OSCEN;
    8c12:	4b32      	ldr	r3, [pc, #200]	; (8cdc <clock_start+0x130>)
    8c14:	2220      	movs	r2, #32
    8c16:	601a      	str	r2, [r3, #0]
	while (!(SCS & SCS_OSCSTAT));
    8c18:	681a      	ldr	r2, [r3, #0]
    8c1a:	0652      	lsls	r2, r2, #25
    8c1c:	d5fc      	bpl.n	8c18 <clock_start+0x6c>
	 * connecting PLL0
 	 */
#ifdef TC13BADGE
	PCLKSEL0  = (1 << 2); /* TIMER0 at cclk (30 MHz) */
#else
	PCLKSEL0  = (2 << 2); /* TIMER0 at cclk/2 (50 MHz) */
    8c1e:	4b30      	ldr	r3, [pc, #192]	; (8ce0 <clock_start+0x134>)
    8c20:	2208      	movs	r2, #8
    8c22:	601a      	str	r2, [r3, #0]
#endif
	PCLKSEL1  = 0;
    8c24:	2200      	movs	r2, #0
    8c26:	605a      	str	r2, [r3, #4]

	/* switch to main oscillator */
	CLKSRCSEL = 1;
    8c28:	2201      	movs	r2, #1
    8c2a:	f843 2c9c 	str.w	r2, [r3, #-156]

	/* configure PLL0 */
	PLL0CFG = (MSEL0 << 0) | (NSEL0 << 16);
    8c2e:	4a2d      	ldr	r2, [pc, #180]	; (8ce4 <clock_start+0x138>)
	PCLKSEL0  = (2 << 2); /* TIMER0 at cclk/2 (50 MHz) */
#endif
	PCLKSEL1  = 0;

	/* switch to main oscillator */
	CLKSRCSEL = 1;
    8c30:	3b9c      	subs	r3, #156	; 0x9c

	/* configure PLL0 */
	PLL0CFG = (MSEL0 << 0) | (NSEL0 << 16);
    8c32:	f843 2c88 	str.w	r2, [r3, #-136]
	PLL0FEED_SEQUENCE;
    8c36:	21aa      	movs	r1, #170	; 0xaa
    8c38:	2255      	movs	r2, #85	; 0x55

	/* turn on PLL0 */
	PLL0CON |= PLL0CON_PLLE0;
    8c3a:	482b      	ldr	r0, [pc, #172]	; (8ce8 <clock_start+0x13c>)
	/* switch to main oscillator */
	CLKSRCSEL = 1;

	/* configure PLL0 */
	PLL0CFG = (MSEL0 << 0) | (NSEL0 << 16);
	PLL0FEED_SEQUENCE;
    8c3c:	f843 1c80 	str.w	r1, [r3, #-128]
    8c40:	f843 2c80 	str.w	r2, [r3, #-128]

	/* turn on PLL0 */
	PLL0CON |= PLL0CON_PLLE0;
    8c44:	6804      	ldr	r4, [r0, #0]
    8c46:	f044 0401 	orr.w	r4, r4, #1
    8c4a:	6004      	str	r4, [r0, #0]
	PLL0FEED_SEQUENCE;
    8c4c:	f843 1c80 	str.w	r1, [r3, #-128]
    8c50:	f843 2c80 	str.w	r2, [r3, #-128]
	while (!(PLL0STAT & PLL0STAT_PLLE0_STAT));
    8c54:	4b1e      	ldr	r3, [pc, #120]	; (8cd0 <clock_start+0x124>)
    8c56:	681b      	ldr	r3, [r3, #0]
    8c58:	01db      	lsls	r3, r3, #7
    8c5a:	d5fb      	bpl.n	8c54 <clock_start+0xa8>

	/* set CPU clock divider */
	CCLKCFG = CCLKSEL;
    8c5c:	4b1d      	ldr	r3, [pc, #116]	; (8cd4 <clock_start+0x128>)
    8c5e:	2203      	movs	r2, #3
    8c60:	601a      	str	r2, [r3, #0]

	/* connect PLL0 */
	PLL0CON |= PLL0CON_PLLC0;
    8c62:	f853 2c84 	ldr.w	r2, [r3, #-132]
    8c66:	f042 0202 	orr.w	r2, r2, #2
    8c6a:	f843 2c84 	str.w	r2, [r3, #-132]
	PLL0FEED_SEQUENCE;
    8c6e:	22aa      	movs	r2, #170	; 0xaa
    8c70:	f843 2c78 	str.w	r2, [r3, #-120]
    8c74:	2255      	movs	r2, #85	; 0x55
    8c76:	f843 2c78 	str.w	r2, [r3, #-120]
	while (!(PLL0STAT & PLL0STAT_PLLC0_STAT));
    8c7a:	4b15      	ldr	r3, [pc, #84]	; (8cd0 <clock_start+0x124>)
    8c7c:	681b      	ldr	r3, [r3, #0]
    8c7e:	019c      	lsls	r4, r3, #6
    8c80:	d5fb      	bpl.n	8c7a <clock_start+0xce>

	/* configure PLL1 */
	PLL1CFG = (MSEL1 << 0) | (PSEL1 << 5);
    8c82:	4b1a      	ldr	r3, [pc, #104]	; (8cec <clock_start+0x140>)
    8c84:	2222      	movs	r2, #34	; 0x22
    8c86:	601a      	str	r2, [r3, #0]
	PLL1FEED_SEQUENCE;
    8c88:	21aa      	movs	r1, #170	; 0xaa
    8c8a:	2255      	movs	r2, #85	; 0x55

	/* turn on PLL1 */
	PLL1CON |= PLL1CON_PLLE1;
    8c8c:	4818      	ldr	r0, [pc, #96]	; (8cf0 <clock_start+0x144>)
	PLL0FEED_SEQUENCE;
	while (!(PLL0STAT & PLL0STAT_PLLC0_STAT));

	/* configure PLL1 */
	PLL1CFG = (MSEL1 << 0) | (PSEL1 << 5);
	PLL1FEED_SEQUENCE;
    8c8e:	6099      	str	r1, [r3, #8]
    8c90:	609a      	str	r2, [r3, #8]

	/* turn on PLL1 */
	PLL1CON |= PLL1CON_PLLE1;
    8c92:	6804      	ldr	r4, [r0, #0]
    8c94:	f044 0401 	orr.w	r4, r4, #1
    8c98:	6004      	str	r4, [r0, #0]
	PLL1FEED_SEQUENCE;
    8c9a:	6099      	str	r1, [r3, #8]
    8c9c:	609a      	str	r2, [r3, #8]
	while (!(PLL1STAT & PLL1STAT_PLLE1_STAT));
    8c9e:	4b15      	ldr	r3, [pc, #84]	; (8cf4 <clock_start+0x148>)
    8ca0:	681a      	ldr	r2, [r3, #0]
    8ca2:	05d0      	lsls	r0, r2, #23
    8ca4:	d5fb      	bpl.n	8c9e <clock_start+0xf2>
	while (!(PLL1STAT & PLL1STAT_PLOCK1));
    8ca6:	681a      	ldr	r2, [r3, #0]
    8ca8:	0551      	lsls	r1, r2, #21
    8caa:	d5fc      	bpl.n	8ca6 <clock_start+0xfa>

	/* connect PLL1 */
	PLL1CON |= PLL1CON_PLLC1;
    8cac:	4b10      	ldr	r3, [pc, #64]	; (8cf0 <clock_start+0x144>)
    8cae:	681a      	ldr	r2, [r3, #0]
    8cb0:	f042 0202 	orr.w	r2, r2, #2
    8cb4:	601a      	str	r2, [r3, #0]
	PLL1FEED_SEQUENCE;
    8cb6:	22aa      	movs	r2, #170	; 0xaa
    8cb8:	60da      	str	r2, [r3, #12]
    8cba:	2255      	movs	r2, #85	; 0x55
    8cbc:	60da      	str	r2, [r3, #12]
	while (!(PLL1STAT & PLL1STAT_PLLC1_STAT));
    8cbe:	4b0d      	ldr	r3, [pc, #52]	; (8cf4 <clock_start+0x148>)
    8cc0:	681b      	ldr	r3, [r3, #0]
    8cc2:	059a      	lsls	r2, r3, #22
    8cc4:	d5fb      	bpl.n	8cbe <clock_start+0x112>
}
    8cc6:	bd10      	pop	{r4, pc}
    8cc8:	400fc000 	.word	0x400fc000
    8ccc:	400fc08c 	.word	0x400fc08c
    8cd0:	400fc088 	.word	0x400fc088
    8cd4:	400fc104 	.word	0x400fc104
    8cd8:	00081570 	.word	0x00081570
    8cdc:	400fc1a0 	.word	0x400fc1a0
    8ce0:	400fc1a8 	.word	0x400fc1a8
    8ce4:	00010018 	.word	0x00010018
    8ce8:	400fc080 	.word	0x400fc080
    8cec:	400fc0a4 	.word	0x400fc0a4
    8cf0:	400fc0a0 	.word	0x400fc0a0
    8cf4:	400fc0a8 	.word	0x400fc0a8

00008cf8 <ubertooth_init>:
/*
 * Every application that uses the main oscillator (including any that use both
 * USB and the CC2400) should start with this.
 */
void ubertooth_init()
{
    8cf8:	b508      	push	{r3, lr}
	gpio_init();
    8cfa:	f7ff fdb7 	bl	886c <gpio_init>
	cc2400_init();
    8cfe:	f7ff fe3b 	bl	8978 <cc2400_init>
	clock_start();
}
    8d02:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 */
void ubertooth_init()
{
	gpio_init();
	cc2400_init();
	clock_start();
    8d06:	f7ff bf51 	b.w	8bac <clock_start>
    8d0a:	0000      	movs	r0, r0

00008d0c <reset>:
	while (!(PLL1STAT & PLL1STAT_PLLC1_STAT));
}

/* reset the LPC17xx, the cc2400 will be handled by the boot code */
void reset()
{
    8d0c:	b508      	push	{r3, lr}
	all_pins_off();
    8d0e:	f7ff fd83 	bl	8818 <all_pins_off>

	/* Enable the watchdog with reset enabled */
	USRLED_CLR;
    8d12:	4b09      	ldr	r3, [pc, #36]	; (8d38 <reset+0x2c>)
    8d14:	2202      	movs	r2, #2
    8d16:	601a      	str	r2, [r3, #0]
	WDMOD |= WDMOD_WDEN | WDMOD_WDRESET;
    8d18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8d1c:	681a      	ldr	r2, [r3, #0]
const IAP_ENTRY iap_entry = (IAP_ENTRY)IAP_LOCATION;

/* delay a number of seconds while on internal oscillator (4 MHz) */
void wait(u8 seconds)
{
	wait_us(seconds * 1000000);
    8d1e:	4807      	ldr	r0, [pc, #28]	; (8d3c <reset+0x30>)
{
	all_pins_off();

	/* Enable the watchdog with reset enabled */
	USRLED_CLR;
	WDMOD |= WDMOD_WDEN | WDMOD_WDRESET;
    8d20:	f042 0203 	orr.w	r2, r2, #3
    8d24:	601a      	str	r2, [r3, #0]
	WDFEED_SEQUENCE;
    8d26:	22aa      	movs	r2, #170	; 0xaa
    8d28:	609a      	str	r2, [r3, #8]
    8d2a:	2255      	movs	r2, #85	; 0x55
    8d2c:	609a      	str	r2, [r3, #8]
	
	/* Set watchdog timeout to 256us (minimum) */
	
	/* sleep for 1s (minimum) */
	wait(1);
}
    8d2e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
const IAP_ENTRY iap_entry = (IAP_ENTRY)IAP_LOCATION;

/* delay a number of seconds while on internal oscillator (4 MHz) */
void wait(u8 seconds)
{
	wait_us(seconds * 1000000);
    8d32:	f7ff bd55 	b.w	87e0 <wait_us>
    8d36:	bf00      	nop
    8d38:	2009c03c 	.word	0x2009c03c
    8d3c:	000f4240 	.word	0x000f4240

00008d40 <get_part_num>:
	while (!(cc2400_status() & FS_LOCK));
	cc2400_strobe(SRX);
}

void get_part_num(uint8_t *buffer, int *len)
{
    8d40:	b530      	push	{r4, r5, lr}
    8d42:	b08b      	sub	sp, #44	; 0x2c
	u32 command[5];
	u32 result[5];
	command[0] = 54; /* read part number */
    8d44:	2336      	movs	r3, #54	; 0x36
	while (!(cc2400_status() & FS_LOCK));
	cc2400_strobe(SRX);
}

void get_part_num(uint8_t *buffer, int *len)
{
    8d46:	4604      	mov	r4, r0
	u32 command[5];
	u32 result[5];
	command[0] = 54; /* read part number */
    8d48:	a80a      	add	r0, sp, #40	; 0x28
	while (!(cc2400_status() & FS_LOCK));
	cc2400_strobe(SRX);
}

void get_part_num(uint8_t *buffer, int *len)
{
    8d4a:	460d      	mov	r5, r1
	u32 command[5];
	u32 result[5];
	command[0] = 54; /* read part number */
    8d4c:	f840 3d28 	str.w	r3, [r0, #-40]!
	iap_entry(command, result);
    8d50:	a905      	add	r1, sp, #20
    8d52:	4668      	mov	r0, sp
    8d54:	4b07      	ldr	r3, [pc, #28]	; (8d74 <get_part_num+0x34>)
    8d56:	4798      	blx	r3
	buffer[0] = result[0] & 0xFF; /* status */
    8d58:	9b05      	ldr	r3, [sp, #20]
    8d5a:	7023      	strb	r3, [r4, #0]
	buffer[1] = result[1] & 0xFF;
    8d5c:	9b06      	ldr	r3, [sp, #24]
	buffer[2] = (result[1] >> 8) & 0xFF;
    8d5e:	0a1a      	lsrs	r2, r3, #8
	u32 command[5];
	u32 result[5];
	command[0] = 54; /* read part number */
	iap_entry(command, result);
	buffer[0] = result[0] & 0xFF; /* status */
	buffer[1] = result[1] & 0xFF;
    8d60:	7063      	strb	r3, [r4, #1]
	buffer[2] = (result[1] >> 8) & 0xFF;
    8d62:	70a2      	strb	r2, [r4, #2]
	buffer[3] = (result[1] >> 16) & 0xFF;
    8d64:	0c1a      	lsrs	r2, r3, #16
	buffer[4] = (result[1] >> 24) & 0xFF;
    8d66:	0e1b      	lsrs	r3, r3, #24
    8d68:	7123      	strb	r3, [r4, #4]
	*len = 5;
    8d6a:	2305      	movs	r3, #5
	command[0] = 54; /* read part number */
	iap_entry(command, result);
	buffer[0] = result[0] & 0xFF; /* status */
	buffer[1] = result[1] & 0xFF;
	buffer[2] = (result[1] >> 8) & 0xFF;
	buffer[3] = (result[1] >> 16) & 0xFF;
    8d6c:	70e2      	strb	r2, [r4, #3]
	buffer[4] = (result[1] >> 24) & 0xFF;
	*len = 5;
    8d6e:	602b      	str	r3, [r5, #0]
	
}
    8d70:	b00b      	add	sp, #44	; 0x2c
    8d72:	bd30      	pop	{r4, r5, pc}
    8d74:	1fff1ff1 	.word	0x1fff1ff1

00008d78 <get_device_serial>:

void get_device_serial(uint8_t *buffer, int *len)
{
    8d78:	b530      	push	{r4, r5, lr}
    8d7a:	b08b      	sub	sp, #44	; 0x2c
	u32 command[5];
	u32 result[5];
	command[0] = 58; /* read device serial number */
    8d7c:	233a      	movs	r3, #58	; 0x3a
	*len = 5;
	
}

void get_device_serial(uint8_t *buffer, int *len)
{
    8d7e:	4604      	mov	r4, r0
	u32 command[5];
	u32 result[5];
	command[0] = 58; /* read device serial number */
    8d80:	a80a      	add	r0, sp, #40	; 0x28
	*len = 5;
	
}

void get_device_serial(uint8_t *buffer, int *len)
{
    8d82:	460d      	mov	r5, r1
	u32 command[5];
	u32 result[5];
	command[0] = 58; /* read device serial number */
    8d84:	f840 3d28 	str.w	r3, [r0, #-40]!
	iap_entry(command, result);
    8d88:	a905      	add	r1, sp, #20
    8d8a:	4668      	mov	r0, sp
    8d8c:	4b13      	ldr	r3, [pc, #76]	; (8ddc <get_device_serial+0x64>)
    8d8e:	4798      	blx	r3
	buffer[0] = result[0] & 0xFF; /* status */
    8d90:	9b05      	ldr	r3, [sp, #20]
    8d92:	7023      	strb	r3, [r4, #0]
	buffer[1] = result[1] & 0xFF;
    8d94:	9b06      	ldr	r3, [sp, #24]
	buffer[2] = (result[1] >> 8) & 0xFF;
    8d96:	0a1a      	lsrs	r2, r3, #8
	u32 command[5];
	u32 result[5];
	command[0] = 58; /* read device serial number */
	iap_entry(command, result);
	buffer[0] = result[0] & 0xFF; /* status */
	buffer[1] = result[1] & 0xFF;
    8d98:	7063      	strb	r3, [r4, #1]
	buffer[2] = (result[1] >> 8) & 0xFF;
    8d9a:	70a2      	strb	r2, [r4, #2]
	buffer[3] = (result[1] >> 16) & 0xFF;
    8d9c:	0c1a      	lsrs	r2, r3, #16
	buffer[4] = (result[1] >> 24) & 0xFF;
    8d9e:	0e1b      	lsrs	r3, r3, #24
    8da0:	7123      	strb	r3, [r4, #4]
	buffer[5] = result[2] & 0xFF;
    8da2:	9b07      	ldr	r3, [sp, #28]
	command[0] = 58; /* read device serial number */
	iap_entry(command, result);
	buffer[0] = result[0] & 0xFF; /* status */
	buffer[1] = result[1] & 0xFF;
	buffer[2] = (result[1] >> 8) & 0xFF;
	buffer[3] = (result[1] >> 16) & 0xFF;
    8da4:	70e2      	strb	r2, [r4, #3]
	buffer[4] = (result[1] >> 24) & 0xFF;
	buffer[5] = result[2] & 0xFF;
	buffer[6] = (result[2] >> 8) & 0xFF;
    8da6:	0a1a      	lsrs	r2, r3, #8
	buffer[0] = result[0] & 0xFF; /* status */
	buffer[1] = result[1] & 0xFF;
	buffer[2] = (result[1] >> 8) & 0xFF;
	buffer[3] = (result[1] >> 16) & 0xFF;
	buffer[4] = (result[1] >> 24) & 0xFF;
	buffer[5] = result[2] & 0xFF;
    8da8:	7163      	strb	r3, [r4, #5]
	buffer[6] = (result[2] >> 8) & 0xFF;
    8daa:	71a2      	strb	r2, [r4, #6]
	buffer[7] = (result[2] >> 16) & 0xFF;
    8dac:	0c1a      	lsrs	r2, r3, #16
	buffer[8] = (result[2] >> 24) & 0xFF;
    8dae:	0e1b      	lsrs	r3, r3, #24
    8db0:	7223      	strb	r3, [r4, #8]
	buffer[9] = result[3] & 0xFF;
    8db2:	9b08      	ldr	r3, [sp, #32]
	buffer[2] = (result[1] >> 8) & 0xFF;
	buffer[3] = (result[1] >> 16) & 0xFF;
	buffer[4] = (result[1] >> 24) & 0xFF;
	buffer[5] = result[2] & 0xFF;
	buffer[6] = (result[2] >> 8) & 0xFF;
	buffer[7] = (result[2] >> 16) & 0xFF;
    8db4:	71e2      	strb	r2, [r4, #7]
	buffer[8] = (result[2] >> 24) & 0xFF;
	buffer[9] = result[3] & 0xFF;
	buffer[10] = (result[3] >> 8) & 0xFF;
    8db6:	0a1a      	lsrs	r2, r3, #8
	buffer[4] = (result[1] >> 24) & 0xFF;
	buffer[5] = result[2] & 0xFF;
	buffer[6] = (result[2] >> 8) & 0xFF;
	buffer[7] = (result[2] >> 16) & 0xFF;
	buffer[8] = (result[2] >> 24) & 0xFF;
	buffer[9] = result[3] & 0xFF;
    8db8:	7263      	strb	r3, [r4, #9]
	buffer[10] = (result[3] >> 8) & 0xFF;
    8dba:	72a2      	strb	r2, [r4, #10]
	buffer[11] = (result[3] >> 16) & 0xFF;
    8dbc:	0c1a      	lsrs	r2, r3, #16
	buffer[12] = (result[3] >> 24) & 0xFF;
    8dbe:	0e1b      	lsrs	r3, r3, #24
    8dc0:	7323      	strb	r3, [r4, #12]
	buffer[13] = result[4] & 0xFF;
    8dc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
	buffer[6] = (result[2] >> 8) & 0xFF;
	buffer[7] = (result[2] >> 16) & 0xFF;
	buffer[8] = (result[2] >> 24) & 0xFF;
	buffer[9] = result[3] & 0xFF;
	buffer[10] = (result[3] >> 8) & 0xFF;
	buffer[11] = (result[3] >> 16) & 0xFF;
    8dc4:	72e2      	strb	r2, [r4, #11]
	buffer[12] = (result[3] >> 24) & 0xFF;
	buffer[13] = result[4] & 0xFF;
	buffer[14] = (result[4] >> 8) & 0xFF;
    8dc6:	0a1a      	lsrs	r2, r3, #8
	buffer[8] = (result[2] >> 24) & 0xFF;
	buffer[9] = result[3] & 0xFF;
	buffer[10] = (result[3] >> 8) & 0xFF;
	buffer[11] = (result[3] >> 16) & 0xFF;
	buffer[12] = (result[3] >> 24) & 0xFF;
	buffer[13] = result[4] & 0xFF;
    8dc8:	7363      	strb	r3, [r4, #13]
	buffer[14] = (result[4] >> 8) & 0xFF;
    8dca:	73a2      	strb	r2, [r4, #14]
	buffer[15] = (result[4] >> 16) & 0xFF;
    8dcc:	0c1a      	lsrs	r2, r3, #16
	buffer[16] = (result[4] >> 24) & 0xFF;
    8dce:	0e1b      	lsrs	r3, r3, #24
    8dd0:	7423      	strb	r3, [r4, #16]
	*len = 17;
    8dd2:	2311      	movs	r3, #17
	buffer[10] = (result[3] >> 8) & 0xFF;
	buffer[11] = (result[3] >> 16) & 0xFF;
	buffer[12] = (result[3] >> 24) & 0xFF;
	buffer[13] = result[4] & 0xFF;
	buffer[14] = (result[4] >> 8) & 0xFF;
	buffer[15] = (result[4] >> 16) & 0xFF;
    8dd4:	73e2      	strb	r2, [r4, #15]
	buffer[16] = (result[4] >> 24) & 0xFF;
	*len = 17;
    8dd6:	602b      	str	r3, [r5, #0]
}
    8dd8:	b00b      	add	sp, #44	; 0x2c
    8dda:	bd30      	pop	{r4, r5, pc}
    8ddc:	1fff1ff1 	.word	0x1fff1ff1

00008de0 <set_isp>:

void set_isp(void)
{
    8de0:	b500      	push	{lr}
    8de2:	b08b      	sub	sp, #44	; 0x2c
	u32 command[5];
	u32 result[5];
	command[0] = 57;
    8de4:	2339      	movs	r3, #57	; 0x39
    8de6:	a80a      	add	r0, sp, #40	; 0x28
    8de8:	f840 3d28 	str.w	r3, [r0, #-40]!
	iap_entry(command, result);
    8dec:	a905      	add	r1, sp, #20
    8dee:	4668      	mov	r0, sp
    8df0:	4b02      	ldr	r3, [pc, #8]	; (8dfc <set_isp+0x1c>)
    8df2:	4798      	blx	r3
}
    8df4:	b00b      	add	sp, #44	; 0x2c
    8df6:	f85d fb04 	ldr.w	pc, [sp], #4
    8dfa:	bf00      	nop
    8dfc:	1fff1ff1 	.word	0x1fff1ff1

00008e00 <DataIn>:

/**
	Sends next chunk of data (possibly 0 bytes) to host
 */
static void DataIn(void)
{
    8e00:	b538      	push	{r3, r4, r5, lr}
	int iChunk;

	iChunk = MIN(MAX_PACKET_SIZE0, iResidue);
    8e02:	4c08      	ldr	r4, [pc, #32]	; (8e24 <DataIn+0x24>)
	USBHwEPWrite(0x80, pbData, iChunk);
    8e04:	2080      	movs	r0, #128	; 0x80
 */
static void DataIn(void)
{
	int iChunk;

	iChunk = MIN(MAX_PACKET_SIZE0, iResidue);
    8e06:	6825      	ldr	r5, [r4, #0]
	USBHwEPWrite(0x80, pbData, iChunk);
    8e08:	6861      	ldr	r1, [r4, #4]
 */
static void DataIn(void)
{
	int iChunk;

	iChunk = MIN(MAX_PACKET_SIZE0, iResidue);
    8e0a:	2d40      	cmp	r5, #64	; 0x40
    8e0c:	bfa8      	it	ge
    8e0e:	2540      	movge	r5, #64	; 0x40
	USBHwEPWrite(0x80, pbData, iChunk);
    8e10:	462a      	mov	r2, r5
    8e12:	f000 f955 	bl	90c0 <USBHwEPWrite>
	pbData += iChunk;
    8e16:	6863      	ldr	r3, [r4, #4]
    8e18:	442b      	add	r3, r5
    8e1a:	6063      	str	r3, [r4, #4]
	iResidue -= iChunk;
    8e1c:	6823      	ldr	r3, [r4, #0]
    8e1e:	1b5d      	subs	r5, r3, r5
    8e20:	6025      	str	r5, [r4, #0]
    8e22:	bd38      	pop	{r3, r4, r5, pc}
    8e24:	10000f30 	.word	0x10000f30

00008e28 <_HandleRequest.constprop.1>:
	@param [in,out]	*piLen		Pointer to data length
	@param [in,out]	ppbData		Data buffer.

	@return TRUE if the request was handles successfully
 */
static BOOL _HandleRequest(TSetupPacket *pSetup, int *piLen, U8 **ppbData)
    8e28:	b537      	push	{r0, r1, r2, r4, r5, lr}
{
	TFnHandleRequest *pfnHandler;
	int iType;
	
	iType = REQTYPE_GET_TYPE(pSetup->bmRequestType);
    8e2a:	4b11      	ldr	r3, [pc, #68]	; (8e70 <_HandleRequest.constprop.1+0x48>)
    8e2c:	7a1c      	ldrb	r4, [r3, #8]
    8e2e:	461d      	mov	r5, r3
    8e30:	f3c4 1441 	ubfx	r4, r4, #5, #2
	
	if(iType == REQTYPE_TYPE_VENDOR) {
    8e34:	2c02      	cmp	r4, #2
    8e36:	d10d      	bne.n	8e54 <_HandleRequest.constprop.1+0x2c>
		BOOL fFilterStatus = FALSE;
    8e38:	2200      	movs	r2, #0
    8e3a:	a902      	add	r1, sp, #8
    8e3c:	f841 2d04 	str.w	r2, [r1, #-4]!
		if(USBFilterOsVendorMessage(pSetup, &fFilterStatus, piLen, ppbData)) {
    8e40:	f103 0008 	add.w	r0, r3, #8
    8e44:	f103 0210 	add.w	r2, r3, #16
    8e48:	3304      	adds	r3, #4
    8e4a:	f000 fa63 	bl	9314 <USBFilterOsVendorMessage>
    8e4e:	b108      	cbz	r0, 8e54 <_HandleRequest.constprop.1+0x2c>
			return fFilterStatus;
    8e50:	9801      	ldr	r0, [sp, #4]
    8e52:	e00a      	b.n	8e6a <_HandleRequest.constprop.1+0x42>
		}
	}
	
	pfnHandler = apfnReqHandlers[iType];
    8e54:	eb05 0484 	add.w	r4, r5, r4, lsl #2
    8e58:	6963      	ldr	r3, [r4, #20]
	if (pfnHandler == NULL) {
    8e5a:	b12b      	cbz	r3, 8e68 <_HandleRequest.constprop.1+0x40>
		DBG("No handler for reqtype %d\n", iType);
		return FALSE;
	}

	return pfnHandler(pSetup, piLen, ppbData);
    8e5c:	4805      	ldr	r0, [pc, #20]	; (8e74 <_HandleRequest.constprop.1+0x4c>)
    8e5e:	f100 0108 	add.w	r1, r0, #8
    8e62:	1f02      	subs	r2, r0, #4
    8e64:	4798      	blx	r3
    8e66:	e000      	b.n	8e6a <_HandleRequest.constprop.1+0x42>
	}
	
	pfnHandler = apfnReqHandlers[iType];
	if (pfnHandler == NULL) {
		DBG("No handler for reqtype %d\n", iType);
		return FALSE;
    8e68:	4618      	mov	r0, r3
	}

	return pfnHandler(pSetup, piLen, ppbData);
}
    8e6a:	b003      	add	sp, #12
    8e6c:	bd30      	pop	{r4, r5, pc}
    8e6e:	bf00      	nop
    8e70:	10000f30 	.word	0x10000f30
    8e74:	10000f38 	.word	0x10000f38

00008e78 <USBHandleControlTransfer>:
 *
 *	@param [in]	bEP		Endpoint address
 *	@param [in]	bEPStat	Endpoint status
 */
void USBHandleControlTransfer(U8 bEP, U8 bEPStat)
{
    8e78:	b510      	push	{r4, lr}
	int iChunk, iType;

	if (bEP == 0x00) {
    8e7a:	2800      	cmp	r0, #0
    8e7c:	d14a      	bne.n	8f14 <USBHandleControlTransfer+0x9c>
		// OUT transfer
		if (bEPStat & EP_STATUS_SETUP) {
    8e7e:	f001 0304 	and.w	r3, r1, #4
    8e82:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    8e86:	4c25      	ldr	r4, [pc, #148]	; (8f1c <USBHandleControlTransfer+0xa4>)
    8e88:	b30b      	cbz	r3, 8ece <USBHandleControlTransfer+0x56>
			// setup packet, reset request message state machine
			USBHwEPRead(0x00, (U8 *)&Setup, sizeof(Setup));
    8e8a:	2208      	movs	r2, #8
    8e8c:	f104 0108 	add.w	r1, r4, #8
    8e90:	f000 f946 	bl	9120 <USBHwEPRead>
			DBG("S%x", Setup.bRequest);

			// defaults for data pointer and residue
			iType = REQTYPE_GET_TYPE(Setup.bmRequestType);
    8e94:	7a22      	ldrb	r2, [r4, #8]
    8e96:	f3c2 1341 	ubfx	r3, r2, #5, #2
			pbData = apbDataStore[iType];
    8e9a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    8e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    8ea0:	6063      	str	r3, [r4, #4]
			iResidue = Setup.wLength;
    8ea2:	89e3      	ldrh	r3, [r4, #14]
    8ea4:	6023      	str	r3, [r4, #0]
			iLen = Setup.wLength;
    8ea6:	6123      	str	r3, [r4, #16]

			if ((Setup.wLength == 0) ||
    8ea8:	b10b      	cbz	r3, 8eae <USBHandleControlTransfer+0x36>
    8eaa:	09d2      	lsrs	r2, r2, #7
    8eac:	d034      	beq.n	8f18 <USBHandleControlTransfer+0xa0>
				(REQTYPE_GET_DIR(Setup.bmRequestType) == REQTYPE_DIR_TO_HOST)) {
				// ask installed handler to process request
				if (!_HandleRequest(&Setup, &iLen, &pbData)) {
    8eae:	f7ff ffbb 	bl	8e28 <_HandleRequest.constprop.1>
    8eb2:	b928      	cbnz	r0, 8ec0 <USBHandleControlTransfer+0x48>
static void StallControlPipe(U8 bEPStat)
{
	U8	*pb;
	int	i;

	USBHwEPStall(0x80, TRUE);
    8eb4:	2080      	movs	r0, #128	; 0x80
    8eb6:	2101      	movs	r1, #1
		DataIn();
	}
	else {
		ASSERT(FALSE);
	}
}
    8eb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
static void StallControlPipe(U8 bEPStat)
{
	U8	*pb;
	int	i;

	USBHwEPStall(0x80, TRUE);
    8ebc:	f000 b8f4 	b.w	90a8 <USBHwEPStall>
					DBG("_HandleRequest1 failed\n");
					StallControlPipe(bEPStat);
					return;
				}
				// send smallest of requested and offered length
				iResidue = MIN(iLen, Setup.wLength);
    8ec0:	89e2      	ldrh	r2, [r4, #14]
    8ec2:	6923      	ldr	r3, [r4, #16]
    8ec4:	429a      	cmp	r2, r3
    8ec6:	bfd4      	ite	le
    8ec8:	6022      	strle	r2, [r4, #0]
    8eca:	6023      	strgt	r3, [r4, #0]
    8ecc:	e019      	b.n	8f02 <USBHandleControlTransfer+0x8a>
				// send first part (possibly a zero-length status message)
				DataIn();
			}
		}
		else {		
			if (iResidue > 0) {
    8ece:	6822      	ldr	r2, [r4, #0]
    8ed0:	2a00      	cmp	r2, #0
    8ed2:	dd1a      	ble.n	8f0a <USBHandleControlTransfer+0x92>
				// store data
				iChunk = USBHwEPRead(0x00, pbData, iResidue);
    8ed4:	6861      	ldr	r1, [r4, #4]
    8ed6:	f000 f923 	bl	9120 <USBHwEPRead>
				if (iChunk < 0) {
    8eda:	2800      	cmp	r0, #0
    8edc:	dbea      	blt.n	8eb4 <USBHandleControlTransfer+0x3c>
					StallControlPipe(bEPStat);
					return;
				}
				pbData += iChunk;
    8ede:	6863      	ldr	r3, [r4, #4]
    8ee0:	4403      	add	r3, r0
    8ee2:	6063      	str	r3, [r4, #4]
				iResidue -= iChunk;
    8ee4:	6823      	ldr	r3, [r4, #0]
    8ee6:	1a18      	subs	r0, r3, r0
    8ee8:	6020      	str	r0, [r4, #0]
				if (iResidue == 0) {
    8eea:	b9a8      	cbnz	r0, 8f18 <USBHandleControlTransfer+0xa0>
					// received all, send data to handler
					iType = REQTYPE_GET_TYPE(Setup.bmRequestType);
    8eec:	7a23      	ldrb	r3, [r4, #8]
    8eee:	f3c3 1341 	ubfx	r3, r3, #5, #2
					pbData = apbDataStore[iType];
    8ef2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    8ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    8ef8:	6063      	str	r3, [r4, #4]
					if (!_HandleRequest(&Setup, &iLen, &pbData)) {
    8efa:	f7ff ff95 	bl	8e28 <_HandleRequest.constprop.1>
    8efe:	2800      	cmp	r0, #0
    8f00:	d0d8      	beq.n	8eb4 <USBHandleControlTransfer+0x3c>
		DataIn();
	}
	else {
		ASSERT(FALSE);
	}
}
    8f02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
						DBG("_HandleRequest2 failed\n");
						StallControlPipe(bEPStat);
						return;
					}
					// send status to host
					DataIn();
    8f06:	f7ff bf7b 	b.w	8e00 <DataIn>
				}
			}
			else {
				// absorb zero-length status message
				iChunk = USBHwEPRead(0x00, NULL, 0);
    8f0a:	460a      	mov	r2, r1
		DataIn();
	}
	else {
		ASSERT(FALSE);
	}
}
    8f0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
					DataIn();
				}
			}
			else {
				// absorb zero-length status message
				iChunk = USBHwEPRead(0x00, NULL, 0);
    8f10:	f000 b906 	b.w	9120 <USBHwEPRead>
				DBG(iChunk > 0 ? "?" : "");
			}
		}
	}
	else if (bEP == 0x80) {
    8f14:	2880      	cmp	r0, #128	; 0x80
    8f16:	d0f4      	beq.n	8f02 <USBHandleControlTransfer+0x8a>
    8f18:	bd10      	pop	{r4, pc}
    8f1a:	bf00      	nop
    8f1c:	10000f30 	.word	0x10000f30

00008f20 <USBRegisterRequestHandler>:
 */
void USBRegisterRequestHandler(int iType, TFnHandleRequest *pfnHandler, U8 *pbDataStore)
{
	ASSERT(iType >= 0);
	ASSERT(iType < 4);
	apfnReqHandlers[iType] = pfnHandler;
    8f20:	4b02      	ldr	r3, [pc, #8]	; (8f2c <USBRegisterRequestHandler+0xc>)
    8f22:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    8f26:	6141      	str	r1, [r0, #20]
	apbDataStore[iType] = pbDataStore;
    8f28:	6242      	str	r2, [r0, #36]	; 0x24
    8f2a:	4770      	bx	lr
    8f2c:	10000f30 	.word	0x10000f30

00008f30 <HandleUsbReset>:
	USB reset handler
	
	@param [in] bDevStatus	Device status
 */
static void HandleUsbReset(U8 bDevStatus)
{
    8f30:	4770      	bx	lr
    8f32:	0000      	movs	r0, r0

00008f34 <USBInit>:
	installing default callbacks.
	
	@return TRUE if initialisation was successful
 */
BOOL USBInit(void)
{
    8f34:	b510      	push	{r4, lr}
	
	// register bus reset handler
	USBHwRegisterDevIntHandler(HandleUsbReset);
	
	// register control transfer handler on EP0
	USBHwRegisterEPIntHandler(0x00, USBHandleControlTransfer);
    8f36:	4c0e      	ldr	r4, [pc, #56]	; (8f70 <USBInit+0x3c>)
	@return TRUE if initialisation was successful
 */
BOOL USBInit(void)
{
	// init hardware
	USBHwInit();
    8f38:	f000 f994 	bl	9264 <USBHwInit>
	
	// register bus reset handler
	USBHwRegisterDevIntHandler(HandleUsbReset);
    8f3c:	480d      	ldr	r0, [pc, #52]	; (8f74 <USBInit+0x40>)
    8f3e:	f000 f87d 	bl	903c <USBHwRegisterDevIntHandler>
	
	// register control transfer handler on EP0
	USBHwRegisterEPIntHandler(0x00, USBHandleControlTransfer);
    8f42:	4621      	mov	r1, r4
    8f44:	2000      	movs	r0, #0
    8f46:	f000 f85f 	bl	9008 <USBHwRegisterEPIntHandler>
	USBHwRegisterEPIntHandler(0x80, USBHandleControlTransfer);
    8f4a:	4621      	mov	r1, r4
    8f4c:	2080      	movs	r0, #128	; 0x80
    8f4e:	f000 f85b 	bl	9008 <USBHwRegisterEPIntHandler>
	
	// setup control endpoints
	USBHwEPConfig(0x00, MAX_PACKET_SIZE0);
    8f52:	2000      	movs	r0, #0
    8f54:	2140      	movs	r1, #64	; 0x40
    8f56:	f000 f83b 	bl	8fd0 <USBHwEPConfig>
	USBHwEPConfig(0x80, MAX_PACKET_SIZE0);
    8f5a:	2080      	movs	r0, #128	; 0x80
    8f5c:	2140      	movs	r1, #64	; 0x40
    8f5e:	f000 f837 	bl	8fd0 <USBHwEPConfig>
	
	// register standard request handler
	USBRegisterRequestHandler(REQTYPE_TYPE_STANDARD, USBHandleStandardRequest, abStdReqData);
    8f62:	2000      	movs	r0, #0
    8f64:	4904      	ldr	r1, [pc, #16]	; (8f78 <USBInit+0x44>)
    8f66:	4a05      	ldr	r2, [pc, #20]	; (8f7c <USBInit+0x48>)
    8f68:	f7ff ffda 	bl	8f20 <USBRegisterRequestHandler>

	return TRUE;
}
    8f6c:	2001      	movs	r0, #1
    8f6e:	bd10      	pop	{r4, pc}
    8f70:	00008e79 	.word	0x00008e79
    8f74:	00008f31 	.word	0x00008f31
    8f78:	00009415 	.word	0x00009415
    8f7c:	10000f64 	.word	0x10000f64

00008f80 <Wait4DevInt>:
    @param [in] dwIntr      Bitmask of interrupts to wait for   
 */
static void Wait4DevInt(U32 dwIntr)
{
    // wait for specific interrupt
    while ((USBDevIntSt & dwIntr) != dwIntr);
    8f80:	4b03      	ldr	r3, [pc, #12]	; (8f90 <Wait4DevInt+0x10>)
    8f82:	681b      	ldr	r3, [r3, #0]
    8f84:	4003      	ands	r3, r0
    8f86:	4283      	cmp	r3, r0
    8f88:	d1fa      	bne.n	8f80 <Wait4DevInt>
    // clear the interrupt bits
    USBDevIntClr = dwIntr;
    8f8a:	4b02      	ldr	r3, [pc, #8]	; (8f94 <Wait4DevInt+0x14>)
    8f8c:	6018      	str	r0, [r3, #0]
    8f8e:	4770      	bx	lr
    8f90:	5000c200 	.word	0x5000c200
    8f94:	5000c208 	.word	0x5000c208

00008f98 <USBHwCmd>:
    @param [in] bCmd        Command to send
 */
static void USBHwCmd(U8 bCmd)
{
    // clear CDFULL/CCEMTY
    USBDevIntClr = CDFULL | CCEMTY;
    8f98:	4b04      	ldr	r3, [pc, #16]	; (8fac <USBHwCmd+0x14>)
    // write command code
    USBCmdCode = 0x00000500 | (bCmd << 16);
    8f9a:	0400      	lsls	r0, r0, #16
    8f9c:	f440 60a0 	orr.w	r0, r0, #1280	; 0x500
    @param [in] bCmd        Command to send
 */
static void USBHwCmd(U8 bCmd)
{
    // clear CDFULL/CCEMTY
    USBDevIntClr = CDFULL | CCEMTY;
    8fa0:	2230      	movs	r2, #48	; 0x30
    8fa2:	601a      	str	r2, [r3, #0]
    // write command code
    USBCmdCode = 0x00000500 | (bCmd << 16);
    8fa4:	6098      	str	r0, [r3, #8]
    Wait4DevInt(CCEMTY);
    8fa6:	2010      	movs	r0, #16
    8fa8:	f7ff bfea 	b.w	8f80 <Wait4DevInt>
    8fac:	5000c208 	.word	0x5000c208

00008fb0 <USBHwCmdWrite>:
        
    @param [in] bCmd        Command to send
    @param [in] bData       Data to send
 */
static void USBHwCmdWrite(U8 bCmd, U16 bData)
{
    8fb0:	b510      	push	{r4, lr}
    8fb2:	460c      	mov	r4, r1
    // write command code
    USBHwCmd(bCmd);

    // write command data
    USBCmdCode = 0x00000100 | (bData << 16);
    8fb4:	0424      	lsls	r4, r4, #16
    @param [in] bData       Data to send
 */
static void USBHwCmdWrite(U8 bCmd, U16 bData)
{
    // write command code
    USBHwCmd(bCmd);
    8fb6:	f7ff ffef 	bl	8f98 <USBHwCmd>

    // write command data
    USBCmdCode = 0x00000100 | (bData << 16);
    8fba:	4b04      	ldr	r3, [pc, #16]	; (8fcc <USBHwCmdWrite+0x1c>)
    8fbc:	f444 7480 	orr.w	r4, r4, #256	; 0x100
    8fc0:	601c      	str	r4, [r3, #0]
    Wait4DevInt(CCEMTY);
    8fc2:	2010      	movs	r0, #16
}
    8fc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    // write command code
    USBHwCmd(bCmd);

    // write command data
    USBCmdCode = 0x00000100 | (bData << 16);
    Wait4DevInt(CCEMTY);
    8fc8:	f7ff bfda 	b.w	8f80 <Wait4DevInt>
    8fcc:	5000c210 	.word	0x5000c210

00008fd0 <USBHwEPConfig>:
        
    @param [in] bEP             Endpoint number
    @param [in] wMaxPacketSize  Maximum packet size for this EP
 */
void USBHwEPConfig(U8 bEP, U16 wMaxPacketSize)
{
    8fd0:	b510      	push	{r4, lr}
    int idx;
    
    idx = EP2IDX(bEP);
    8fd2:	f000 040f 	and.w	r4, r0, #15
    8fd6:	09c0      	lsrs	r0, r0, #7
    8fd8:	ea40 0444 	orr.w	r4, r0, r4, lsl #1
    @param [in] idx         Endpoint index
    @param [in] wMaxPSize   Maximum packet size for this endpoint
 */
static void USBHwEPRealize(int idx, U16 wMaxPSize)
{
    USBReEp |= (1 << idx);
    8fdc:	2201      	movs	r2, #1
    8fde:	40a2      	lsls	r2, r4
    8fe0:	4b08      	ldr	r3, [pc, #32]	; (9004 <USBHwEPConfig+0x34>)
    8fe2:	6818      	ldr	r0, [r3, #0]
    8fe4:	4302      	orrs	r2, r0
    8fe6:	601a      	str	r2, [r3, #0]
    USBEpIn = idx;
#else
    USBEpInd = idx;
#endif
    USBMaxPSize = wMaxPSize;
    Wait4DevInt(EP_RLZED);
    8fe8:	f44f 7080 	mov.w	r0, #256	; 0x100
 */
static void USBHwEPRealize(int idx, U16 wMaxPSize)
{
    USBReEp |= (1 << idx);
#ifdef LPC17xx
    USBEpIn = idx;
    8fec:	605c      	str	r4, [r3, #4]
#else
    USBEpInd = idx;
#endif
    USBMaxPSize = wMaxPSize;
    8fee:	6099      	str	r1, [r3, #8]
    Wait4DevInt(EP_RLZED);
    8ff0:	f7ff ffc6 	bl	8f80 <Wait4DevInt>
    @param [in] idx     Endpoint index
    @param [in] fEnable TRUE to enable, FALSE to disable
 */
static void USBHwEPEnable(int idx, BOOL fEnable)
{
    USBHwCmdWrite(CMD_EP_SET_STATUS | idx, fEnable ? 0 : EP_DA);
    8ff4:	f044 0040 	orr.w	r0, r4, #64	; 0x40
    8ff8:	2100      	movs	r1, #0
    // realise EP
    USBHwEPRealize(idx, wMaxPacketSize);

    // enable EP
    USBHwEPEnable(idx, TRUE);
}
    8ffa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    @param [in] idx     Endpoint index
    @param [in] fEnable TRUE to enable, FALSE to disable
 */
static void USBHwEPEnable(int idx, BOOL fEnable)
{
    USBHwCmdWrite(CMD_EP_SET_STATUS | idx, fEnable ? 0 : EP_DA);
    8ffe:	f7ff bfd7 	b.w	8fb0 <USBHwCmdWrite>
    9002:	bf00      	nop
    9004:	5000c244 	.word	0x5000c244

00009008 <USBHwRegisterEPIntHandler>:
    idx = EP2IDX(bEP);

    ASSERT(idx<32);

    /* add handler to list of EP handlers */
    _apfnEPIntHandlers[idx / 2] = pfnHandler;
    9008:	4a0a      	ldr	r2, [pc, #40]	; (9034 <USBHwRegisterEPIntHandler+0x2c>)
 */
void USBHwRegisterEPIntHandler(U8 bEP, TFnEPIntHandler *pfnHandler)
{
    int idx;
    
    idx = EP2IDX(bEP);
    900a:	f000 030f 	and.w	r3, r0, #15
    900e:	09c0      	lsrs	r0, r0, #7

    ASSERT(idx<32);

    /* add handler to list of EP handlers */
    _apfnEPIntHandlers[idx / 2] = pfnHandler;
    9010:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    9014:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
    
    /* enable EP interrupt */
    USBEpIntEn |= (1 << idx);
    9018:	2101      	movs	r1, #1
    901a:	fa01 f000 	lsl.w	r0, r1, r0
    901e:	4b06      	ldr	r3, [pc, #24]	; (9038 <USBHwRegisterEPIntHandler+0x30>)
    9020:	681a      	ldr	r2, [r3, #0]
    9022:	4310      	orrs	r0, r2
    9024:	6018      	str	r0, [r3, #0]
    USBDevIntEn |= EP_SLOW;
    9026:	f853 2c30 	ldr.w	r2, [r3, #-48]
    902a:	f042 0204 	orr.w	r2, r2, #4
    902e:	f843 2c30 	str.w	r2, [r3, #-48]
    9032:	4770      	bx	lr
    9034:	10000f6c 	.word	0x10000f6c
    9038:	5000c234 	.word	0x5000c234

0000903c <USBHwRegisterDevIntHandler>:
        
    @param [in] pfnHandler  Callback function
 */
void USBHwRegisterDevIntHandler(TFnDevIntHandler *pfnHandler)
{
    _pfnDevIntHandler = pfnHandler;
    903c:	4b03      	ldr	r3, [pc, #12]	; (904c <USBHwRegisterDevIntHandler+0x10>)
    903e:	6418      	str	r0, [r3, #64]	; 0x40
    
    // enable device interrupt
    USBDevIntEn |= DEV_STAT;
    9040:	4b03      	ldr	r3, [pc, #12]	; (9050 <USBHwRegisterDevIntHandler+0x14>)
    9042:	681a      	ldr	r2, [r3, #0]
    9044:	f042 0208 	orr.w	r2, r2, #8
    9048:	601a      	str	r2, [r3, #0]
    904a:	4770      	bx	lr
    904c:	10000f6c 	.word	0x10000f6c
    9050:	5000c204 	.word	0x5000c204

00009054 <USBHwSetAddress>:
        
    @param [in] bAddr       Device address to set
 */
void USBHwSetAddress(U8 bAddr)
{
    USBHwCmdWrite(CMD_DEV_SET_ADDRESS, DEV_EN | bAddr);
    9054:	f040 0180 	orr.w	r1, r0, #128	; 0x80
    9058:	20d0      	movs	r0, #208	; 0xd0
    905a:	f7ff bfa9 	b.w	8fb0 <USBHwCmdWrite>

0000905e <USBHwConnect>:
    FIO0CLR = (1<<14);
  else
    FIO0SET = (1<<14);
#endif
#endif
    USBHwCmdWrite(CMD_DEV_STATUS, fConnect ? CON : 0);
    905e:	1c01      	adds	r1, r0, #0
    9060:	bf18      	it	ne
    9062:	2101      	movne	r1, #1
    9064:	20fe      	movs	r0, #254	; 0xfe
    9066:	f7ff bfa3 	b.w	8fb0 <USBHwCmdWrite>

0000906a <USBHwNakIntEnable>:
    from NAK interrupt by checking the bits in their bEPStatus argument.
    
    @param [in] bIntBits    Bitmap indicating which NAK interrupts to enable
 */
void USBHwNakIntEnable(U8 bIntBits)
{
    906a:	4601      	mov	r1, r0
    USBHwCmdWrite(CMD_DEV_SET_MODE, bIntBits);
    906c:	20f3      	movs	r0, #243	; 0xf3
    906e:	f7ff bf9f 	b.w	8fb0 <USBHwCmdWrite>
    9072:	0000      	movs	r0, r0

00009074 <USBHwEPGetStatus>:
        
    @param [in] bEP     Endpoint number
    @return Endpoint status byte (containing EP_STATUS_xxx bits)
 */
U8  USBHwEPGetStatus(U8 bEP)
{
    9074:	b510      	push	{r4, lr}
    int idx = EP2IDX(bEP);
    9076:	f000 040f 	and.w	r4, r0, #15
    907a:	09c0      	lsrs	r0, r0, #7
    907c:	ea40 0444 	orr.w	r4, r0, r4, lsl #1
    @return the data
 */
static U8 USBHwCmdRead(U8 bCmd)
{
    // write command code
    USBHwCmd(bCmd);
    9080:	4620      	mov	r0, r4
    9082:	f7ff ff89 	bl	8f98 <USBHwCmd>
    
    // get data
    USBCmdCode = 0x00000200 | (bCmd << 16);
    9086:	0424      	lsls	r4, r4, #16
    9088:	4b05      	ldr	r3, [pc, #20]	; (90a0 <USBHwEPGetStatus+0x2c>)
    908a:	f444 7400 	orr.w	r4, r4, #512	; 0x200
    908e:	601c      	str	r4, [r3, #0]
    Wait4DevInt(CDFULL);
    9090:	2020      	movs	r0, #32
    9092:	f7ff ff75 	bl	8f80 <Wait4DevInt>
    return USBCmdData;
    9096:	4b03      	ldr	r3, [pc, #12]	; (90a4 <USBHwEPGetStatus+0x30>)
    9098:	6818      	ldr	r0, [r3, #0]
U8  USBHwEPGetStatus(U8 bEP)
{
    int idx = EP2IDX(bEP);

    return USBHwCmdRead(CMD_EP_SELECT | idx);
}
    909a:	b2c0      	uxtb	r0, r0
    909c:	bd10      	pop	{r4, pc}
    909e:	bf00      	nop
    90a0:	5000c210 	.word	0x5000c210
    90a4:	5000c214 	.word	0x5000c214

000090a8 <USBHwEPStall>:
    @param [in] bEP     Endpoint number
    @param [in] fStall  TRUE to stall, FALSE to unstall
 */
void USBHwEPStall(U8 bEP, BOOL fStall)
{
    int idx = EP2IDX(bEP);
    90a8:	f000 030f 	and.w	r3, r0, #15
    90ac:	09c0      	lsrs	r0, r0, #7
    90ae:	ea40 0043 	orr.w	r0, r0, r3, lsl #1

    USBHwCmdWrite(CMD_EP_SET_STATUS | idx, fStall ? EP_ST : 0);
    90b2:	3100      	adds	r1, #0
    90b4:	f040 0040 	orr.w	r0, r0, #64	; 0x40
    90b8:	bf18      	it	ne
    90ba:	2101      	movne	r1, #1
    90bc:	f7ff bf78 	b.w	8fb0 <USBHwCmdWrite>

000090c0 <USBHwEPWrite>:
    @param [in] iLen    Number of bytes to write
            
    @return number of bytes written into the endpoint buffer
*/
int USBHwEPWrite(U8 bEP, U8 *pbBuf, U32 iLen)
{
    90c0:	b510      	push	{r4, lr}
    U32 idx;
    
    idx = EP2IDX(bEP);
    90c2:	f000 030f 	and.w	r3, r0, #15
    90c6:	09c0      	lsrs	r0, r0, #7
    @param [in] iLen    Number of bytes to write
            
    @return number of bytes written into the endpoint buffer
*/
int USBHwEPWrite(U8 bEP, U8 *pbBuf, U32 iLen)
{
    90c8:	4614      	mov	r4, r2
    U32 idx;
    
    idx = EP2IDX(bEP);
    90ca:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
    
    // set write enable for specific endpoint
    USBCtrl = WR_EN | ((bEP & 0xF) << 2);
    90ce:	4a11      	ldr	r2, [pc, #68]	; (9114 <USBHwEPWrite+0x54>)
    90d0:	009b      	lsls	r3, r3, #2
    90d2:	f043 0302 	orr.w	r3, r3, #2
    90d6:	6013      	str	r3, [r2, #0]
    
    // set packet length
    USBTxPLen = iLen;
    90d8:	4b0f      	ldr	r3, [pc, #60]	; (9118 <USBHwEPWrite+0x58>)
    90da:	601c      	str	r4, [r3, #0]
    
    // write data
    while (USBCtrl & WR_EN) {
    90dc:	4b0d      	ldr	r3, [pc, #52]	; (9114 <USBHwEPWrite+0x54>)
    90de:	681a      	ldr	r2, [r3, #0]
    90e0:	f012 0202 	ands.w	r2, r2, #2
    90e4:	d00e      	beq.n	9104 <USBHwEPWrite+0x44>
        USBTxData = (pbBuf[3] << 24) | (pbBuf[2] << 16) | (pbBuf[1] << 8) | pbBuf[0];
    90e6:	788a      	ldrb	r2, [r1, #2]
    90e8:	78cb      	ldrb	r3, [r1, #3]
    90ea:	0412      	lsls	r2, r2, #16
    90ec:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
    90f0:	780b      	ldrb	r3, [r1, #0]
        pbBuf += 4;
    90f2:	3104      	adds	r1, #4
    // set packet length
    USBTxPLen = iLen;
    
    // write data
    while (USBCtrl & WR_EN) {
        USBTxData = (pbBuf[3] << 24) | (pbBuf[2] << 16) | (pbBuf[1] << 8) | pbBuf[0];
    90f4:	431a      	orrs	r2, r3
    90f6:	f811 3c03 	ldrb.w	r3, [r1, #-3]
    90fa:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    90fe:	4b07      	ldr	r3, [pc, #28]	; (911c <USBHwEPWrite+0x5c>)
    9100:	601a      	str	r2, [r3, #0]
    9102:	e7eb      	b.n	90dc <USBHwEPWrite+0x1c>
        pbBuf += 4;
    }

    USBCtrl = 0;
    9104:	601a      	str	r2, [r3, #0]

    // select endpoint and validate buffer
    USBHwCmd(CMD_EP_SELECT | idx);
    9106:	f7ff ff47 	bl	8f98 <USBHwCmd>
    USBHwCmd(CMD_EP_VALIDATE_BUFFER);
    910a:	20fa      	movs	r0, #250	; 0xfa
    910c:	f7ff ff44 	bl	8f98 <USBHwCmd>
    
    return iLen;
}
    9110:	4620      	mov	r0, r4
    9112:	bd10      	pop	{r4, pc}
    9114:	5000c228 	.word	0x5000c228
    9118:	5000c224 	.word	0x5000c224
    911c:	5000c21c 	.word	0x5000c21c

00009120 <USBHwEPRead>:
            
    @return the number of bytes available in the EP (possibly more than iMaxLen),
    or <0 in case of error.
 */
int USBHwEPRead(U8 bEP, U8 *pbBuf, U32 iMaxLen)
{
    9120:	b538      	push	{r3, r4, r5, lr}
    U32 i, idx;
    U32 dwData, dwLen;
    
    idx = EP2IDX(bEP);
    9122:	f000 030f 	and.w	r3, r0, #15
    9126:	09c0      	lsrs	r0, r0, #7
    9128:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
    
    // set read enable bit for specific endpoint
    USBCtrl = RD_EN | ((bEP & 0xF) << 2);
    912c:	4c14      	ldr	r4, [pc, #80]	; (9180 <USBHwEPRead+0x60>)
    912e:	009b      	lsls	r3, r3, #2
    9130:	f043 0301 	orr.w	r3, r3, #1
    9134:	6023      	str	r3, [r4, #0]
    
    // wait for PKT_RDY
    do {
        dwLen = USBRxPLen;
    9136:	4b13      	ldr	r3, [pc, #76]	; (9184 <USBHwEPRead+0x64>)
    9138:	681b      	ldr	r3, [r3, #0]
    } while ((dwLen & PKT_RDY) == 0);
    913a:	051d      	lsls	r5, r3, #20
    913c:	d5fb      	bpl.n	9136 <USBHwEPRead+0x16>
    
    // packet valid?
    if ((dwLen & DV) == 0) {
    913e:	055c      	lsls	r4, r3, #21
    9140:	d51b      	bpl.n	917a <USBHwEPRead+0x5a>
        return -1;
    }
    
    // get length
    dwLen &= PKT_LNGTH_MASK;
    9142:	f3c3 0509 	ubfx	r5, r3, #0, #10
    
    // get data
    dwData = 0;
    9146:	2300      	movs	r3, #0
    for (i = 0; i < dwLen; i++) {
    9148:	461c      	mov	r4, r3
    914a:	42ac      	cmp	r4, r5
    914c:	d00b      	beq.n	9166 <USBHwEPRead+0x46>
        if ((i % 4) == 0) {
    914e:	f014 0f03 	tst.w	r4, #3
            dwData = USBRxData;
    9152:	bf04      	itt	eq
    9154:	4b0c      	ldreq	r3, [pc, #48]	; (9188 <USBHwEPRead+0x68>)
    9156:	681b      	ldreq	r3, [r3, #0]
        }
        if ((pbBuf != NULL) && (i < iMaxLen)) {
    9158:	b111      	cbz	r1, 9160 <USBHwEPRead+0x40>
    915a:	4294      	cmp	r4, r2
            pbBuf[i] = dwData & 0xFF;
    915c:	bf38      	it	cc
    915e:	550b      	strbcc	r3, [r1, r4]
        }
        dwData >>= 8;
    9160:	0a1b      	lsrs	r3, r3, #8
    // get length
    dwLen &= PKT_LNGTH_MASK;
    
    // get data
    dwData = 0;
    for (i = 0; i < dwLen; i++) {
    9162:	3401      	adds	r4, #1
    9164:	e7f1      	b.n	914a <USBHwEPRead+0x2a>
        }
        dwData >>= 8;
    }

    // make sure RD_EN is clear
    USBCtrl = 0;
    9166:	4b06      	ldr	r3, [pc, #24]	; (9180 <USBHwEPRead+0x60>)
    9168:	2200      	movs	r2, #0
    916a:	601a      	str	r2, [r3, #0]

    // select endpoint and clear buffer
    USBHwCmd(CMD_EP_SELECT | idx);
    916c:	f7ff ff14 	bl	8f98 <USBHwCmd>
    USBHwCmd(CMD_EP_CLEAR_BUFFER);
    9170:	20f2      	movs	r0, #242	; 0xf2
    9172:	f7ff ff11 	bl	8f98 <USBHwCmd>
    
    return dwLen;
    9176:	4620      	mov	r0, r4
    9178:	bd38      	pop	{r3, r4, r5, pc}
        dwLen = USBRxPLen;
    } while ((dwLen & PKT_RDY) == 0);
    
    // packet valid?
    if ((dwLen & DV) == 0) {
        return -1;
    917a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    // select endpoint and clear buffer
    USBHwCmd(CMD_EP_SELECT | idx);
    USBHwCmd(CMD_EP_CLEAR_BUFFER);
    
    return dwLen;
}
    917e:	bd38      	pop	{r3, r4, r5, pc}
    9180:	5000c228 	.word	0x5000c228
    9184:	5000c220 	.word	0x5000c220
    9188:	5000c218 	.word	0x5000c218

0000918c <USBHwConfigDevice>:
    @param [in] fConfigured If TRUE, configure device, else unconfigure
 */
void USBHwConfigDevice(BOOL fConfigured)
{
    // set configured bit
    USBHwCmdWrite(CMD_DEV_CONFIG, fConfigured ? CONF_DEVICE : 0);
    918c:	1c01      	adds	r1, r0, #0
    918e:	bf18      	it	ne
    9190:	2101      	movne	r1, #1
    9192:	20d8      	movs	r0, #216	; 0xd8
    9194:	f7ff bf0c 	b.w	8fb0 <USBHwCmdWrite>

00009198 <USBHwISR>:
    @todo Get all 11 bits of frame number instead of just 8

    Endpoint interrupts are mapped to the slow interrupt
 */
void USBHwISR(void)
{
    9198:	b538      	push	{r3, r4, r5, lr}

// LED9 monitors total time in interrupt routine
DEBUG_LED_ON(9);

    // handle device interrupts
    dwStatus = USBDevIntSt;
    919a:	4b29      	ldr	r3, [pc, #164]	; (9240 <USBHwISR+0xa8>)
    919c:	681c      	ldr	r4, [r3, #0]
    
    // frame interrupt
    if (dwStatus & FRAME) {
    919e:	07e1      	lsls	r1, r4, #31
    91a0:	d511      	bpl.n	91c6 <USBHwISR+0x2e>
        // clear int
        USBDevIntClr = FRAME;
    91a2:	2201      	movs	r2, #1
    91a4:	609a      	str	r2, [r3, #8]
        // call handler
        if (_pfnFrameHandler != NULL) {
    91a6:	4b27      	ldr	r3, [pc, #156]	; (9244 <USBHwISR+0xac>)
    91a8:	6c5d      	ldr	r5, [r3, #68]	; 0x44
    91aa:	b165      	cbz	r5, 91c6 <USBHwISR+0x2e>
    @return the data
 */
static U8 USBHwCmdRead(U8 bCmd)
{
    // write command code
    USBHwCmd(bCmd);
    91ac:	20f5      	movs	r0, #245	; 0xf5
    91ae:	f7ff fef3 	bl	8f98 <USBHwCmd>
    
    // get data
    USBCmdCode = 0x00000200 | (bCmd << 16);
    91b2:	4b25      	ldr	r3, [pc, #148]	; (9248 <USBHwISR+0xb0>)
    91b4:	4a25      	ldr	r2, [pc, #148]	; (924c <USBHwISR+0xb4>)
    Wait4DevInt(CDFULL);
    91b6:	2020      	movs	r0, #32
{
    // write command code
    USBHwCmd(bCmd);
    
    // get data
    USBCmdCode = 0x00000200 | (bCmd << 16);
    91b8:	601a      	str	r2, [r3, #0]
    Wait4DevInt(CDFULL);
    91ba:	f7ff fee1 	bl	8f80 <Wait4DevInt>
    return USBCmdData;
    91be:	4b24      	ldr	r3, [pc, #144]	; (9250 <USBHwISR+0xb8>)
    91c0:	6818      	ldr	r0, [r3, #0]
        // clear int
        USBDevIntClr = FRAME;
        // call handler
        if (_pfnFrameHandler != NULL) {
            wFrame = USBHwCmdRead(CMD_DEV_READ_CUR_FRAME_NR);
            _pfnFrameHandler(wFrame);
    91c2:	b2c0      	uxtb	r0, r0
    91c4:	47a8      	blx	r5
        }
    }
    
    // device status interrupt
    if (dwStatus & DEV_STAT) {
    91c6:	0722      	lsls	r2, r4, #28
    91c8:	d517      	bpl.n	91fa <USBHwISR+0x62>
        /*  Clear DEV_STAT interrupt before reading DEV_STAT register.
            This prevents corrupted device status reads, see
            LPC2148 User manual revision 2, 25 july 2006.
        */
        USBDevIntClr = DEV_STAT;
    91ca:	4b22      	ldr	r3, [pc, #136]	; (9254 <USBHwISR+0xbc>)
    91cc:	2208      	movs	r2, #8
    91ce:	601a      	str	r2, [r3, #0]
    @return the data
 */
static U8 USBHwCmdRead(U8 bCmd)
{
    // write command code
    USBHwCmd(bCmd);
    91d0:	20fe      	movs	r0, #254	; 0xfe
    91d2:	f7ff fee1 	bl	8f98 <USBHwCmd>
    
    // get data
    USBCmdCode = 0x00000200 | (bCmd << 16);
    91d6:	4b1c      	ldr	r3, [pc, #112]	; (9248 <USBHwISR+0xb0>)
    91d8:	4a1f      	ldr	r2, [pc, #124]	; (9258 <USBHwISR+0xc0>)
    Wait4DevInt(CDFULL);
    91da:	2020      	movs	r0, #32
{
    // write command code
    USBHwCmd(bCmd);
    
    // get data
    USBCmdCode = 0x00000200 | (bCmd << 16);
    91dc:	601a      	str	r2, [r3, #0]
    Wait4DevInt(CDFULL);
    91de:	f7ff fecf 	bl	8f80 <Wait4DevInt>
    return USBCmdData;
    91e2:	4b1b      	ldr	r3, [pc, #108]	; (9250 <USBHwISR+0xb8>)
    91e4:	6818      	ldr	r0, [r3, #0]
    91e6:	b2c0      	uxtb	r0, r0
            This prevents corrupted device status reads, see
            LPC2148 User manual revision 2, 25 july 2006.
        */
        USBDevIntClr = DEV_STAT;
        bDevStat = USBHwCmdRead(CMD_DEV_STATUS);
        if (bDevStat & (CON_CH | SUS_CH | RST)) {
    91e8:	f010 0f1a 	tst.w	r0, #26
    91ec:	d005      	beq.n	91fa <USBHwISR+0x62>
            // convert device status into something HW independent
            bStat = ((bDevStat & CON) ? DEV_STATUS_CONNECT : 0) |
                    ((bDevStat & SUS) ? DEV_STATUS_SUSPEND : 0) |
                    ((bDevStat & RST) ? DEV_STATUS_RESET : 0);
            // call handler
            if (_pfnDevIntHandler != NULL) {
    91ee:	4b15      	ldr	r3, [pc, #84]	; (9244 <USBHwISR+0xac>)
    91f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    91f2:	b113      	cbz	r3, 91fa <USBHwISR+0x62>
DEBUG_LED_ON(8);        
                _pfnDevIntHandler(bStat);
    91f4:	f000 0015 	and.w	r0, r0, #21
    91f8:	4798      	blx	r3
            }
        }
    }
    
    // endpoint interrupt
    if (dwStatus & EP_SLOW) {
    91fa:	0763      	lsls	r3, r4, #29
    91fc:	d51e      	bpl.n	923c <USBHwISR+0xa4>
        // clear EP_SLOW
        USBDevIntClr = EP_SLOW;
    91fe:	4b15      	ldr	r3, [pc, #84]	; (9254 <USBHwISR+0xbc>)
    9200:	2204      	movs	r2, #4
    9202:	601a      	str	r2, [r3, #0]
        // check all endpoints
        for (i = 0; i < 32; i++) {
    9204:	2400      	movs	r4, #0
            dwIntBit = (1 << i);
    9206:	2301      	movs	r3, #1
    9208:	40a3      	lsls	r3, r4
            if (USBEpIntSt & dwIntBit) {
    920a:	4a14      	ldr	r2, [pc, #80]	; (925c <USBHwISR+0xc4>)
    920c:	6812      	ldr	r2, [r2, #0]
    920e:	4213      	tst	r3, r2
    9210:	d011      	beq.n	9236 <USBHwISR+0x9e>
                // clear int (and retrieve status)
                USBEpIntClr = dwIntBit;
    9212:	4a13      	ldr	r2, [pc, #76]	; (9260 <USBHwISR+0xc8>)
                Wait4DevInt(CDFULL);
    9214:	2020      	movs	r0, #32
        // check all endpoints
        for (i = 0; i < 32; i++) {
            dwIntBit = (1 << i);
            if (USBEpIntSt & dwIntBit) {
                // clear int (and retrieve status)
                USBEpIntClr = dwIntBit;
    9216:	6013      	str	r3, [r2, #0]
                Wait4DevInt(CDFULL);
    9218:	f7ff feb2 	bl	8f80 <Wait4DevInt>
                bEPStat = USBCmdData;
    921c:	4b0c      	ldr	r3, [pc, #48]	; (9250 <USBHwISR+0xb8>)
                        ((bEPStat & EPSTAT_ST) ? EP_STATUS_STALLED : 0) |
                        ((bEPStat & EPSTAT_STP) ? EP_STATUS_SETUP : 0) |
                        ((bEPStat & EPSTAT_EPN) ? EP_STATUS_NACKED : 0) |
                        ((bEPStat & EPSTAT_PO) ? EP_STATUS_ERROR : 0);
                // call handler
                if (_apfnEPIntHandlers[i / 2] != NULL) {
    921e:	1060      	asrs	r0, r4, #1
            dwIntBit = (1 << i);
            if (USBEpIntSt & dwIntBit) {
                // clear int (and retrieve status)
                USBEpIntClr = dwIntBit;
                Wait4DevInt(CDFULL);
                bEPStat = USBCmdData;
    9220:	6819      	ldr	r1, [r3, #0]
                        ((bEPStat & EPSTAT_ST) ? EP_STATUS_STALLED : 0) |
                        ((bEPStat & EPSTAT_STP) ? EP_STATUS_SETUP : 0) |
                        ((bEPStat & EPSTAT_EPN) ? EP_STATUS_NACKED : 0) |
                        ((bEPStat & EPSTAT_PO) ? EP_STATUS_ERROR : 0);
                // call handler
                if (_apfnEPIntHandlers[i / 2] != NULL) {
    9222:	4b08      	ldr	r3, [pc, #32]	; (9244 <USBHwISR+0xac>)
    9224:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    9228:	b12b      	cbz	r3, 9236 <USBHwISR+0x9e>
DEBUG_LED_ON(10);       
                    _apfnEPIntHandlers[i / 2](IDX2EP(i), bStat);
    922a:	ea40 10c4 	orr.w	r0, r0, r4, lsl #7
    922e:	b2c0      	uxtb	r0, r0
    9230:	f001 011f 	and.w	r1, r1, #31
    9234:	4798      	blx	r3
    // endpoint interrupt
    if (dwStatus & EP_SLOW) {
        // clear EP_SLOW
        USBDevIntClr = EP_SLOW;
        // check all endpoints
        for (i = 0; i < 32; i++) {
    9236:	3401      	adds	r4, #1
    9238:	2c20      	cmp	r4, #32
    923a:	d1e4      	bne.n	9206 <USBHwISR+0x6e>
    923c:	bd38      	pop	{r3, r4, r5, pc}
    923e:	bf00      	nop
    9240:	5000c200 	.word	0x5000c200
    9244:	10000f6c 	.word	0x10000f6c
    9248:	5000c210 	.word	0x5000c210
    924c:	00f50200 	.word	0x00f50200
    9250:	5000c214 	.word	0x5000c214
    9254:	5000c208 	.word	0x5000c208
    9258:	00fe0200 	.word	0x00fe0200
    925c:	5000c230 	.word	0x5000c230
    9260:	5000c238 	.word	0x5000c238

00009264 <USBHwInit>:
    acts as a pull-up and so prevents detection of USB disconnect.
        
    @return TRUE if the hardware was successfully initialised
 */
BOOL USBHwInit(void)
{
    9264:	b508      	push	{r3, lr}
#ifdef LPC17xx
	// P2.9 is USB_CONNECT
    PINSEL4 = (PINSEL4 & ~(3 << 18)) | (1 << 18);
    9266:	4b24      	ldr	r3, [pc, #144]	; (92f8 <USBHwInit+0x94>)
    9268:	681a      	ldr	r2, [r3, #0]
    926a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
    926e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
    9272:	601a      	str	r2, [r3, #0]

	// P1.18 is USB_UP_LED
    PINSEL3 = (PINSEL3 & ~(3 << 4)) | (1 << 4);
    9274:	f853 2c04 	ldr.w	r2, [r3, #-4]
    9278:	f022 0230 	bic.w	r2, r2, #48	; 0x30
    927c:	f042 0210 	orr.w	r2, r2, #16
    9280:	f843 2c04 	str.w	r2, [r3, #-4]

	// P1.30 is VBUS
    PINSEL3 = (PINSEL3 & ~(3 << 28)) | (2 << 28);
    9284:	f853 2c04 	ldr.w	r2, [r3, #-4]
    9288:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
    928c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
    9290:	f843 2c04 	str.w	r2, [r3, #-4]

	// P0.29 is USB_D+
    PINSEL1 = (PINSEL1 & ~(3 << 26)) | (1 << 26);
    9294:	f853 2c0c 	ldr.w	r2, [r3, #-12]
    9298:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
    929c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
    92a0:	f843 2c0c 	str.w	r2, [r3, #-12]

	// P0.30 is USB_D-
    PINSEL1 = (PINSEL1 & ~(3 << 28)) | (1 << 28);
    92a4:	f853 2c0c 	ldr.w	r2, [r3, #-12]
    92a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
    92ac:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    92b0:	f843 2c0c 	str.w	r2, [r3, #-12]

	// enable PUSB
	PCONP |= PCONP_PCUSB;
    92b4:	4b11      	ldr	r3, [pc, #68]	; (92fc <USBHwInit+0x98>)
    92b6:	681a      	ldr	r2, [r3, #0]
    92b8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    92bc:	601a      	str	r2, [r3, #0]

	/* enable the USB controller clocks */
    USBClkCtrl |= (USBClkCtrl_DEV_CLK_EN | USBClkCtrl_AHB_CLK_EN);
    92be:	4b10      	ldr	r3, [pc, #64]	; (9300 <USBHwInit+0x9c>)
    92c0:	681a      	ldr	r2, [r3, #0]
    92c2:	f042 0212 	orr.w	r2, r2, #18
    92c6:	601a      	str	r2, [r3, #0]
    while (!(USBClkSt & USBClkSt_DEV_CLK_ON));
    92c8:	4b0e      	ldr	r3, [pc, #56]	; (9304 <USBHwInit+0xa0>)
    92ca:	681a      	ldr	r2, [r3, #0]
    92cc:	0792      	lsls	r2, r2, #30
    92ce:	d5fb      	bpl.n	92c8 <USBHwInit+0x64>
    while (!(USBClkSt & USBClkSt_AHB_CLK_ON));
    92d0:	681a      	ldr	r2, [r3, #0]
    92d2:	06d0      	lsls	r0, r2, #27
    92d4:	d5fc      	bpl.n	92d0 <USBHwInit+0x6c>
#endif

#endif
    
    // disable/clear all interrupts for now
    USBDevIntEn = 0;
    92d6:	4b0c      	ldr	r3, [pc, #48]	; (9308 <USBHwInit+0xa4>)
    92d8:	2000      	movs	r0, #0
    USBDevIntClr = 0xFFFFFFFF;
    92da:	4a0c      	ldr	r2, [pc, #48]	; (930c <USBHwInit+0xa8>)
#endif

#endif
    
    // disable/clear all interrupts for now
    USBDevIntEn = 0;
    92dc:	6018      	str	r0, [r3, #0]
    USBDevIntClr = 0xFFFFFFFF;
    92de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    92e2:	6013      	str	r3, [r2, #0]
    USBDevIntPri = 0;
    92e4:	6250      	str	r0, [r2, #36]	; 0x24

    USBEpIntEn = 0;
    92e6:	62d0      	str	r0, [r2, #44]	; 0x2c
    USBEpIntClr = 0xFFFFFFFF;
    92e8:	6313      	str	r3, [r2, #48]	; 0x30
    USBEpIntPri = 0;
    92ea:	4b09      	ldr	r3, [pc, #36]	; (9310 <USBHwInit+0xac>)
    92ec:	6018      	str	r0, [r3, #0]

    // by default, only ACKs generate interrupts
    USBHwNakIntEnable(0);
    92ee:	f7ff febc 	bl	906a <USBHwNakIntEnable>
    DEBUG_LED_INIT(8);
    DEBUG_LED_INIT(9);
    DEBUG_LED_INIT(10);

    return TRUE;
}
    92f2:	2001      	movs	r0, #1
    92f4:	bd08      	pop	{r3, pc}
    92f6:	bf00      	nop
    92f8:	4002c010 	.word	0x4002c010
    92fc:	400fc0c4 	.word	0x400fc0c4
    9300:	5000cff4 	.word	0x5000cff4
    9304:	5000cff8 	.word	0x5000cff8
    9308:	5000c204 	.word	0x5000c204
    930c:	5000c208 	.word	0x5000c208
    9310:	5000c240 	.word	0x5000c240

00009314 <USBFilterOsVendorMessage>:
	@param [out]	*ppbData	Descriptor data
	
	@return TRUE if the request was handled by this filter, FALSE otherwise
 */
BOOL USBFilterOsVendorMessage(TSetupPacket *pSetup, BOOL *pfSuccess, int *piLen, U8 **ppbData)
{
    9314:	b570      	push	{r4, r5, r6, lr}
	if(bMsVendorIndex == 0)	{
    9316:	4c16      	ldr	r4, [pc, #88]	; (9370 <USBFilterOsVendorMessage+0x5c>)
    9318:	2500      	movs	r5, #0
    931a:	7824      	ldrb	r4, [r4, #0]
    931c:	b314      	cbz	r4, 9364 <USBFilterOsVendorMessage+0x50>
		// Feature is disabled.
		return FALSE;
	}
	
	if(pSetup->bRequest == bMsVendorIndex) {
    931e:	7846      	ldrb	r6, [r0, #1]
    9320:	42a6      	cmp	r6, r4
    9322:	d121      	bne.n	9368 <USBFilterOsVendorMessage+0x54>
	
		int iRequestLength = pSetup->wLength;
		U8 bInterfaceNumber = GET_OS_DESC_INTERFACE(pSetup->wValue);
		U8 bPageNumber = GET_OS_DESC_PAGE(pSetup->wValue);
	
		switch (pSetup->wIndex) {
    9324:	8884      	ldrh	r4, [r0, #4]
		return FALSE;
	}
	
	if(pSetup->bRequest == bMsVendorIndex) {
		// Fail unless we make it to the end.
		*pfSuccess = FALSE;
    9326:	600d      	str	r5, [r1, #0]
	
		int iRequestLength = pSetup->wLength;
		U8 bInterfaceNumber = GET_OS_DESC_INTERFACE(pSetup->wValue);
		U8 bPageNumber = GET_OS_DESC_PAGE(pSetup->wValue);
	
		switch (pSetup->wIndex) {
    9328:	2c04      	cmp	r4, #4
	
	if(pSetup->bRequest == bMsVendorIndex) {
		// Fail unless we make it to the end.
		*pfSuccess = FALSE;
	
		int iRequestLength = pSetup->wLength;
    932a:	88c6      	ldrh	r6, [r0, #6]
		U8 bInterfaceNumber = GET_OS_DESC_INTERFACE(pSetup->wValue);
		U8 bPageNumber = GET_OS_DESC_PAGE(pSetup->wValue);
    932c:	8845      	ldrh	r5, [r0, #2]
	
		switch (pSetup->wIndex) {
    932e:	d005      	beq.n	933c <USBFilterOsVendorMessage+0x28>
    9330:	2c05      	cmp	r4, #5
    9332:	d11b      	bne.n	936c <USBFilterOsVendorMessage+0x58>
			*ppbData = (U8*)abExtendedOsFeatureDescriptor;
			*piLen = sizeof(abExtendedOsFeatureDescriptor);
			break;
			
		case DESC_EXT_OS_PROPERTIES:
			*ppbData = abExtendedPropertiesFeatureDescriptor;
    9334:	480f      	ldr	r0, [pc, #60]	; (9374 <USBFilterOsVendorMessage+0x60>)
    9336:	6018      	str	r0, [r3, #0]
			*piLen = sizeof(abExtendedPropertiesFeatureDescriptor);			
    9338:	2092      	movs	r0, #146	; 0x92
    933a:	e002      	b.n	9342 <USBFilterOsVendorMessage+0x2e>
		U8 bInterfaceNumber = GET_OS_DESC_INTERFACE(pSetup->wValue);
		U8 bPageNumber = GET_OS_DESC_PAGE(pSetup->wValue);
	
		switch (pSetup->wIndex) {
		case DESC_EXT_OS_FEATURES:
			*ppbData = (U8*)abExtendedOsFeatureDescriptor;
    933c:	480e      	ldr	r0, [pc, #56]	; (9378 <USBFilterOsVendorMessage+0x64>)
    933e:	6018      	str	r0, [r3, #0]
			*piLen = sizeof(abExtendedOsFeatureDescriptor);
    9340:	2028      	movs	r0, #40	; 0x28
			break;
			
		case DESC_EXT_OS_PROPERTIES:
			*ppbData = abExtendedPropertiesFeatureDescriptor;
			*piLen = sizeof(abExtendedPropertiesFeatureDescriptor);			
    9342:	6010      	str	r0, [r2, #0]
			return TRUE;
		}
		
		// Decide what portion of the descriptor to return.
		int iPageOffset = bPageNumber*0x10000; // This will probably always be zero...
		if (*piLen < iPageOffset) {
    9344:	6814      	ldr	r4, [r2, #0]
		default:
			return TRUE;
		}
		
		// Decide what portion of the descriptor to return.
		int iPageOffset = bPageNumber*0x10000; // This will probably always be zero...
    9346:	0a28      	lsrs	r0, r5, #8
    9348:	0400      	lsls	r0, r0, #16
		if (*piLen < iPageOffset) {
    934a:	4284      	cmp	r4, r0
    934c:	db0e      	blt.n	936c <USBFilterOsVendorMessage+0x58>
			// Not enough data for the requested offset.
			return TRUE;
		}
		*ppbData += iPageOffset;
    934e:	681d      	ldr	r5, [r3, #0]
    9350:	4405      	add	r5, r0
		*piLen -= iPageOffset;
    9352:	1a20      	subs	r0, r4, r0
		int iPageOffset = bPageNumber*0x10000; // This will probably always be zero...
		if (*piLen < iPageOffset) {
			// Not enough data for the requested offset.
			return TRUE;
		}
		*ppbData += iPageOffset;
    9354:	601d      	str	r5, [r3, #0]
    9356:	42b0      	cmp	r0, r6
    9358:	bfd4      	ite	le
    935a:	6010      	strle	r0, [r2, #0]
    935c:	6016      	strgt	r6, [r2, #0]
		if (*piLen > iRequestLength) {
			// Clip data longer than the requested length
			*piLen = iRequestLength;
		}
	
		*pfSuccess = TRUE;
    935e:	2001      	movs	r0, #1
    9360:	6008      	str	r0, [r1, #0]
		return TRUE;
    9362:	bd70      	pop	{r4, r5, r6, pc}
 */
BOOL USBFilterOsVendorMessage(TSetupPacket *pSetup, BOOL *pfSuccess, int *piLen, U8 **ppbData)
{
	if(bMsVendorIndex == 0)	{
		// Feature is disabled.
		return FALSE;
    9364:	4620      	mov	r0, r4
    9366:	bd70      	pop	{r4, r5, r6, pc}
    9368:	4628      	mov	r0, r5
    936a:	bd70      	pop	{r4, r5, r6, pc}
		
		// Decide what portion of the descriptor to return.
		int iPageOffset = bPageNumber*0x10000; // This will probably always be zero...
		if (*piLen < iPageOffset) {
			// Not enough data for the requested offset.
			return TRUE;
    936c:	2001      	movs	r0, #1
		return TRUE;
	}
	
	// These are not the requests you are looking for
	return FALSE;
}
    936e:	bd70      	pop	{r4, r5, r6, pc}
    9370:	10000fb4 	.word	0x10000fb4
    9374:	1000095d 	.word	0x1000095d
    9378:	0000a8b8 	.word	0x0000a8b8

0000937c <USBRegisterWinusbInterface>:
	@param [in]		pcInterfaceGuid			ASCII String GUID in curly braces
												Windows will use this as a 
												Device Interface GUID
 */
void USBRegisterWinusbInterface(U8 bVendorRequestIndex, const char* pcInterfaceGuid)
{
    937c:	b510      	push	{r4, lr}
	bMsVendorIndex = bVendorRequestIndex;
    937e:	4b0a      	ldr	r3, [pc, #40]	; (93a8 <USBRegisterWinusbInterface+0x2c>)
    9380:	7018      	strb	r0, [r3, #0]
	
	if(!pcInterfaceGuid) {
    9382:	b179      	cbz	r1, 93a4 <USBRegisterWinusbInterface+0x28>
    9384:	4b09      	ldr	r3, [pc, #36]	; (93ac <USBRegisterWinusbInterface+0x30>)
    9386:	2200      	movs	r2, #0
	// Trust that the caller did the right thing, but ensure double null termination if string terminates early.
	U8* pbWriteCursor = abExtendedPropertiesFeatureDescriptor + EXTENDEDPROPERTIESFEATURE_GUIDSTRINGOFFSET;
	const int ciMaxLength = 38;
	
	for(int i = 0; i < ciMaxLength; i++) {
		if(!pcInterfaceGuid[i]) break;
    9388:	5c8c      	ldrb	r4, [r1, r2]
    938a:	1e98      	subs	r0, r3, #2
    938c:	b13c      	cbz	r4, 939e <USBRegisterWinusbInterface+0x22>
	// Copy GUID into Extended Properties feature descriptor.
	// Trust that the caller did the right thing, but ensure double null termination if string terminates early.
	U8* pbWriteCursor = abExtendedPropertiesFeatureDescriptor + EXTENDEDPROPERTIESFEATURE_GUIDSTRINGOFFSET;
	const int ciMaxLength = 38;
	
	for(int i = 0; i < ciMaxLength; i++) {
    938e:	3201      	adds	r2, #1
    9390:	2a26      	cmp	r2, #38	; 0x26
    9392:	4618      	mov	r0, r3
		if(!pcInterfaceGuid[i]) break;
		pbWriteCursor[0] = (U8) pcInterfaceGuid[i];
    9394:	f803 4c02 	strb.w	r4, [r3, #-2]
    9398:	f103 0302 	add.w	r3, r3, #2
	// Copy GUID into Extended Properties feature descriptor.
	// Trust that the caller did the right thing, but ensure double null termination if string terminates early.
	U8* pbWriteCursor = abExtendedPropertiesFeatureDescriptor + EXTENDEDPROPERTIESFEATURE_GUIDSTRINGOFFSET;
	const int ciMaxLength = 38;
	
	for(int i = 0; i < ciMaxLength; i++) {
    939c:	d1f4      	bne.n	9388 <USBRegisterWinusbInterface+0xc>
		if(!pcInterfaceGuid[i]) break;
		pbWriteCursor[0] = (U8) pcInterfaceGuid[i];
		pbWriteCursor += 2;
	}
	// Double terminate
	pbWriteCursor[0] = 0;
    939e:	2300      	movs	r3, #0
    93a0:	7003      	strb	r3, [r0, #0]
	pbWriteCursor[2] = 0;
    93a2:	7083      	strb	r3, [r0, #2]
    93a4:	bd10      	pop	{r4, pc}
    93a6:	bf00      	nop
    93a8:	10000fb4 	.word	0x10000fb4
    93ac:	100009a1 	.word	0x100009a1

000093b0 <USBRegisterDescriptors>:

	@param [in]	pabDescriptors	The descriptor byte array
 */
void USBRegisterDescriptors(U8 *pabDescriptors)
{
	pabDescrip = pabDescriptors;
    93b0:	4b01      	ldr	r3, [pc, #4]	; (93b8 <USBRegisterDescriptors+0x8>)
    93b2:	6058      	str	r0, [r3, #4]
    93b4:	4770      	bx	lr
    93b6:	bf00      	nop
    93b8:	10000fb4 	.word	0x10000fb4

000093bc <USBGetDescriptor>:
	@param [out]	*ppbData	Descriptor data
	
	@return TRUE if the descriptor was found, FALSE otherwise
 */
BOOL USBGetDescriptor(U16 wTypeIndex, U16 wLangID, int *piLen, U8 **ppbData)
{
    93bc:	b5f0      	push	{r4, r5, r6, r7, lr}
	U8	*pab;
	int iCurIndex;
	
	ASSERT(pabDescrip != NULL);

	bType = GET_DESC_TYPE(wTypeIndex);
    93be:	0a05      	lsrs	r5, r0, #8
	bIndex = GET_DESC_INDEX(wTypeIndex);
	
    if (bType == DESC_STRING &&
    93c0:	2d03      	cmp	r5, #3
	int iCurIndex;
	
	ASSERT(pabDescrip != NULL);

	bType = GET_DESC_TYPE(wTypeIndex);
	bIndex = GET_DESC_INDEX(wTypeIndex);
    93c2:	b2c6      	uxtb	r6, r0
    93c4:	4911      	ldr	r1, [pc, #68]	; (940c <USBGetDescriptor+0x50>)
	
    if (bType == DESC_STRING &&
    93c6:	d108      	bne.n	93da <USBGetDescriptor+0x1e>
    93c8:	2eee      	cmp	r6, #238	; 0xee
    93ca:	d106      	bne.n	93da <USBGetDescriptor+0x1e>
	@return TRUE if the descriptor was found, FALSE otherwise
 */
BOOL USBGetOsStringDescriptor(int *piLen, U8 **ppbData)
{
	// The last character in the OS String descriptor specifies the vendor request index to use.
	abOsStringDescriptor[sizeof(abOsStringDescriptor)-2] = bMsVendorIndex;
    93cc:	4810      	ldr	r0, [pc, #64]	; (9410 <USBGetDescriptor+0x54>)
    93ce:	7809      	ldrb	r1, [r1, #0]
	
	*ppbData = abOsStringDescriptor;
    93d0:	3092      	adds	r0, #146	; 0x92
	@return TRUE if the descriptor was found, FALSE otherwise
 */
BOOL USBGetOsStringDescriptor(int *piLen, U8 **ppbData)
{
	// The last character in the OS String descriptor specifies the vendor request index to use.
	abOsStringDescriptor[sizeof(abOsStringDescriptor)-2] = bMsVendorIndex;
    93d2:	7401      	strb	r1, [r0, #16]
	
	*ppbData = abOsStringDescriptor;
    93d4:	6018      	str	r0, [r3, #0]
	*piLen = sizeof(abOsStringDescriptor);
    93d6:	2312      	movs	r3, #18
    93d8:	e012      	b.n	9400 <USBGetDescriptor+0x44>
            return TRUE;
        }
    }
    	
	
	pab = (U8 *)pabDescrip;
    93da:	6849      	ldr	r1, [r1, #4]
	iCurIndex = 0;
    93dc:	2400      	movs	r4, #0
	
	while (pab[DESC_bLength] != 0) {
    93de:	e001      	b.n	93e4 <USBGetDescriptor+0x28>
					// normally length is at offset 0
					*piLen = pab[DESC_bLength];
				}
				return TRUE;
			}
			iCurIndex++;
    93e0:	3401      	adds	r4, #1
		}
		// skip to next descriptor
		pab += pab[DESC_bLength];
    93e2:	4401      	add	r1, r0
    	
	
	pab = (U8 *)pabDescrip;
	iCurIndex = 0;
	
	while (pab[DESC_bLength] != 0) {
    93e4:	7808      	ldrb	r0, [r1, #0]
    93e6:	b180      	cbz	r0, 940a <USBGetDescriptor+0x4e>
		if (pab[DESC_bDescriptorType] == bType) {
    93e8:	784f      	ldrb	r7, [r1, #1]
    93ea:	42af      	cmp	r7, r5
    93ec:	d1f9      	bne.n	93e2 <USBGetDescriptor+0x26>
			if (iCurIndex == bIndex) {
    93ee:	42b4      	cmp	r4, r6
    93f0:	d1f6      	bne.n	93e0 <USBGetDescriptor+0x24>
				// set data pointer
				*ppbData = pab;
				// get length from structure
				if (bType == DESC_CONFIGURATION) {
    93f2:	2d02      	cmp	r5, #2
	
	while (pab[DESC_bLength] != 0) {
		if (pab[DESC_bDescriptorType] == bType) {
			if (iCurIndex == bIndex) {
				// set data pointer
				*ppbData = pab;
    93f4:	6019      	str	r1, [r3, #0]
				// get length from structure
				if (bType == DESC_CONFIGURATION) {
    93f6:	d106      	bne.n	9406 <USBGetDescriptor+0x4a>
					// configuration descriptor is an exception, length is at offset 2 and 3
					*piLen =	(pab[CONF_DESC_wTotalLength]) |
								(pab[CONF_DESC_wTotalLength + 1] << 8);
    93f8:	78c8      	ldrb	r0, [r1, #3]
				// set data pointer
				*ppbData = pab;
				// get length from structure
				if (bType == DESC_CONFIGURATION) {
					// configuration descriptor is an exception, length is at offset 2 and 3
					*piLen =	(pab[CONF_DESC_wTotalLength]) |
    93fa:	788b      	ldrb	r3, [r1, #2]
    93fc:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    9400:	6013      	str	r3, [r2, #0]
				}
				else {
					// normally length is at offset 0
					*piLen = pab[DESC_bLength];
				}
				return TRUE;
    9402:	2001      	movs	r0, #1
    9404:	bdf0      	pop	{r4, r5, r6, r7, pc}
					*piLen =	(pab[CONF_DESC_wTotalLength]) |
								(pab[CONF_DESC_wTotalLength + 1] << 8);
				}
				else {
					// normally length is at offset 0
					*piLen = pab[DESC_bLength];
    9406:	780b      	ldrb	r3, [r1, #0]
    9408:	e7fa      	b.n	9400 <USBGetDescriptor+0x44>
		pab += pab[DESC_bLength];
	}
	// nothing found
	DBG("Desc %x not found!\n", wTypeIndex);
	return FALSE;
}
    940a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    940c:	10000fb4 	.word	0x10000fb4
    9410:	1000095d 	.word	0x1000095d

00009414 <USBHandleStandardRequest>:
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    9414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	// try the custom request handler first
	if ((pfnHandleCustomReq != NULL) && pfnHandleCustomReq(pSetup, piLen, ppbData)) {
    9418:	4e4b      	ldr	r6, [pc, #300]	; (9548 <USBHandleStandardRequest+0x134>)
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    941a:	4604      	mov	r4, r0
	// try the custom request handler first
	if ((pfnHandleCustomReq != NULL) && pfnHandleCustomReq(pSetup, piLen, ppbData)) {
    941c:	68b3      	ldr	r3, [r6, #8]
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    941e:	460d      	mov	r5, r1
    9420:	4617      	mov	r7, r2
    9422:	46b0      	mov	r8, r6
	// try the custom request handler first
	if ((pfnHandleCustomReq != NULL) && pfnHandleCustomReq(pSetup, piLen, ppbData)) {
    9424:	b943      	cbnz	r3, 9438 <USBHandleStandardRequest+0x24>
		return TRUE;
	}
	
	switch (REQTYPE_GET_RECIP(pSetup->bmRequestType)) {
    9426:	7826      	ldrb	r6, [r4, #0]
    9428:	f006 061f 	and.w	r6, r6, #31
    942c:	2e01      	cmp	r6, #1
    942e:	d053      	beq.n	94d8 <USBHandleStandardRequest+0xc4>
    9430:	d306      	bcc.n	9440 <USBHandleStandardRequest+0x2c>
    9432:	2e02      	cmp	r6, #2
    9434:	d062      	beq.n	94fc <USBHandleStandardRequest+0xe8>
    9436:	e081      	b.n	953c <USBHandleStandardRequest+0x128>
	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
	// try the custom request handler first
	if ((pfnHandleCustomReq != NULL) && pfnHandleCustomReq(pSetup, piLen, ppbData)) {
    9438:	4798      	blx	r3
    943a:	2800      	cmp	r0, #0
    943c:	d0f3      	beq.n	9426 <USBHandleStandardRequest+0x12>
    943e:	e080      	b.n	9542 <USBHandleStandardRequest+0x12e>
 */
static BOOL HandleStdDeviceReq(TSetupPacket *pSetup, int *piLen, U8 **ppbData)
{
	U8	*pbData = *ppbData;

	switch (pSetup->bRequest) {
    9440:	7862      	ldrb	r2, [r4, #1]

	@return TRUE if the request was handled successfully
 */
static BOOL HandleStdDeviceReq(TSetupPacket *pSetup, int *piLen, U8 **ppbData)
{
	U8	*pbData = *ppbData;
    9442:	683b      	ldr	r3, [r7, #0]

	switch (pSetup->bRequest) {
    9444:	2a09      	cmp	r2, #9
    9446:	d879      	bhi.n	953c <USBHandleStandardRequest+0x128>
    9448:	e8df f002 	tbb	[pc, r2]
    944c:	78787805 	.word	0x78787805
    9450:	780d0978 	.word	0x780d0978
    9454:	1c15      	.short	0x1c15
	
	case REQ_GET_STATUS:
		// bit 0: self-powered
		// bit 1: remote wakeup = not supported
		pbData[0] = 0;
    9456:	2200      	movs	r2, #0
    9458:	701a      	strb	r2, [r3, #0]
		pbData[1] = 0;
    945a:	705a      	strb	r2, [r3, #1]
    945c:	e045      	b.n	94ea <USBHandleStandardRequest+0xd6>
		*piLen = 2;
		break;
		
	case REQ_SET_ADDRESS:
		USBHwSetAddress(pSetup->wValue);
    945e:	78a0      	ldrb	r0, [r4, #2]
    9460:	f7ff fdf8 	bl	9054 <USBHwSetAddress>
    9464:	e06d      	b.n	9542 <USBHandleStandardRequest+0x12e>
		break;

	case REQ_GET_DESCRIPTOR:
		DBG("D%x", pSetup->wValue);
		return USBGetDescriptor(pSetup->wValue, pSetup->wIndex, piLen, ppbData);
    9466:	8860      	ldrh	r0, [r4, #2]
    9468:	88a1      	ldrh	r1, [r4, #4]
    946a:	462a      	mov	r2, r5
    946c:	463b      	mov	r3, r7
	case REQTYPE_RECIP_DEVICE:		return HandleStdDeviceReq(pSetup, piLen, ppbData);
	case REQTYPE_RECIP_INTERFACE:	return HandleStdInterfaceReq(pSetup, piLen, ppbData);
	case REQTYPE_RECIP_ENDPOINT: 	return HandleStdEndPointReq(pSetup, piLen, ppbData);
	default: 						return FALSE;
	}
}
    946e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		USBHwSetAddress(pSetup->wValue);
		break;

	case REQ_GET_DESCRIPTOR:
		DBG("D%x", pSetup->wValue);
		return USBGetDescriptor(pSetup->wValue, pSetup->wIndex, piLen, ppbData);
    9472:	f7ff bfa3 	b.w	93bc <USBGetDescriptor>

	case REQ_GET_CONFIGURATION:
		// indicate if we are configured
		pbData[0] = bConfiguration;
    9476:	f898 200c 	ldrb.w	r2, [r8, #12]
		*piLen = 1;
    947a:	2001      	movs	r0, #1
		DBG("D%x", pSetup->wValue);
		return USBGetDescriptor(pSetup->wValue, pSetup->wIndex, piLen, ppbData);

	case REQ_GET_CONFIGURATION:
		// indicate if we are configured
		pbData[0] = bConfiguration;
    947c:	701a      	strb	r2, [r3, #0]
		*piLen = 1;
    947e:	6028      	str	r0, [r5, #0]
    9480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		break;

	case REQ_SET_CONFIGURATION:
		if (!USBSetConfiguration(pSetup->wValue & 0xFF, 0)) {
    9484:	78a6      	ldrb	r6, [r4, #2]
	U8	bEP;
	U16	wMaxPktSize;
	
	ASSERT(pabDescrip != NULL);

	if (bConfigIndex == 0) {
    9486:	b90e      	cbnz	r6, 948c <USBHandleStandardRequest+0x78>
		// unconfigure device
		USBHwConfigDevice(FALSE);
    9488:	4630      	mov	r0, r6
    948a:	e01f      	b.n	94cc <USBHandleStandardRequest+0xb8>
	}
	else {
		// configure endpoints for this configuration/altsetting
		pab = (U8 *)pabDescrip;
		bCurConfig = 0xFF;
		bCurAltSetting = 0xFF;
    948c:	27ff      	movs	r7, #255	; 0xff
		// unconfigure device
		USBHwConfigDevice(FALSE);
	}
	else {
		// configure endpoints for this configuration/altsetting
		pab = (U8 *)pabDescrip;
    948e:	f8d8 5004 	ldr.w	r5, [r8, #4]
		bCurConfig = 0xFF;
    9492:	46b9      	mov	r9, r7
		bCurAltSetting = 0xFF;

		while (pab[DESC_bLength] != 0) {
    9494:	782b      	ldrb	r3, [r5, #0]
    9496:	b1c3      	cbz	r3, 94ca <USBHandleStandardRequest+0xb6>

			switch (pab[DESC_bDescriptorType]) {
    9498:	786b      	ldrb	r3, [r5, #1]
    949a:	2b04      	cmp	r3, #4
    949c:	d006      	beq.n	94ac <USBHandleStandardRequest+0x98>
    949e:	2b05      	cmp	r3, #5
    94a0:	d006      	beq.n	94b0 <USBHandleStandardRequest+0x9c>
    94a2:	2b02      	cmp	r3, #2
    94a4:	d10e      	bne.n	94c4 <USBHandleStandardRequest+0xb0>

			case DESC_CONFIGURATION:
				// remember current configuration index
				bCurConfig = pab[CONF_DESC_bConfigurationValue];
    94a6:	f895 9005 	ldrb.w	r9, [r5, #5]
    94aa:	e00b      	b.n	94c4 <USBHandleStandardRequest+0xb0>
				break;

			case DESC_INTERFACE:
				// remember current alternate setting
				bCurAltSetting = pab[INTF_DESC_bAlternateSetting];
    94ac:	78ef      	ldrb	r7, [r5, #3]
    94ae:	e009      	b.n	94c4 <USBHandleStandardRequest+0xb0>
				break;

			case DESC_ENDPOINT:
				if ((bCurConfig == bConfigIndex) &&
    94b0:	45b1      	cmp	r9, r6
    94b2:	d107      	bne.n	94c4 <USBHandleStandardRequest+0xb0>
    94b4:	b937      	cbnz	r7, 94c4 <USBHandleStandardRequest+0xb0>
					(bCurAltSetting == bAltSetting)) {
					// endpoint found for desired config and alternate setting
					bEP = pab[ENDP_DESC_bEndpointAddress];
					wMaxPktSize = 	(pab[ENDP_DESC_wMaxPacketSize]) |
									(pab[ENDP_DESC_wMaxPacketSize + 1] << 8);
    94b6:	7969      	ldrb	r1, [r5, #5]
			case DESC_ENDPOINT:
				if ((bCurConfig == bConfigIndex) &&
					(bCurAltSetting == bAltSetting)) {
					// endpoint found for desired config and alternate setting
					bEP = pab[ENDP_DESC_bEndpointAddress];
					wMaxPktSize = 	(pab[ENDP_DESC_wMaxPacketSize]) |
    94b8:	792b      	ldrb	r3, [r5, #4]
									(pab[ENDP_DESC_wMaxPacketSize + 1] << 8);
					// configure endpoint
					USBHwEPConfig(bEP, wMaxPktSize);
    94ba:	78a8      	ldrb	r0, [r5, #2]
    94bc:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
    94c0:	f7ff fd86 	bl	8fd0 <USBHwEPConfig>

			default:
				break;
			}
			// skip to next descriptor
			pab += pab[DESC_bLength];
    94c4:	782b      	ldrb	r3, [r5, #0]
    94c6:	441d      	add	r5, r3
    94c8:	e7e4      	b.n	9494 <USBHandleStandardRequest+0x80>
		}
		
		// configure device
		USBHwConfigDevice(TRUE);
    94ca:	2001      	movs	r0, #1
    94cc:	f7ff fe5e 	bl	918c <USBHwConfigDevice>
		if (!USBSetConfiguration(pSetup->wValue & 0xFF, 0)) {
			DBG("USBSetConfiguration failed!\n");
			return FALSE;
		}
		// configuration successful, update current configuration
		bConfiguration = pSetup->wValue & 0xFF;	
    94d0:	8863      	ldrh	r3, [r4, #2]
    94d2:	f888 300c 	strb.w	r3, [r8, #12]
    94d6:	e034      	b.n	9542 <USBHandleStandardRequest+0x12e>
 */
static BOOL HandleStdInterfaceReq(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
	U8	*pbData = *ppbData;

	switch (pSetup->bRequest) {
    94d8:	7863      	ldrb	r3, [r4, #1]
	@param [in,out]	*piLen		Pointer to data length
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
    94da:	683a      	ldr	r2, [r7, #0]
 */
static BOOL HandleStdInterfaceReq(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
	U8	*pbData = *ppbData;

	switch (pSetup->bRequest) {
    94dc:	2b0a      	cmp	r3, #10
    94de:	d006      	beq.n	94ee <USBHandleStandardRequest+0xda>
    94e0:	2b0b      	cmp	r3, #11
    94e2:	d007      	beq.n	94f4 <USBHandleStandardRequest+0xe0>
    94e4:	bb53      	cbnz	r3, 953c <USBHandleStandardRequest+0x128>

	case REQ_GET_STATUS:
		// no bits specified
		pbData[0] = 0;
    94e6:	7013      	strb	r3, [r2, #0]
		pbData[1] = 0;
    94e8:	7053      	strb	r3, [r2, #1]
		*piLen = 2;
    94ea:	2302      	movs	r3, #2
    94ec:	e004      	b.n	94f8 <USBHandleStandardRequest+0xe4>
		// not defined for interface
		return FALSE;
	
	case REQ_GET_INTERFACE:	// TODO use bNumInterfaces
        // there is only one interface, return n-1 (= 0)
		pbData[0] = 0;
    94ee:	2300      	movs	r3, #0
    94f0:	7013      	strb	r3, [r2, #0]
    94f2:	e016      	b.n	9522 <USBHandleStandardRequest+0x10e>
		*piLen = 1;
		break;
	
	case REQ_SET_INTERFACE:	// TODO use bNumInterfaces
		// there is only one interface (= 0)
		if (pSetup->wValue != 0) {
    94f4:	8863      	ldrh	r3, [r4, #2]
    94f6:	bb0b      	cbnz	r3, 953c <USBHandleStandardRequest+0x128>
			return FALSE;
		}
		*piLen = 0;
    94f8:	602b      	str	r3, [r5, #0]
    94fa:	e022      	b.n	9542 <USBHandleStandardRequest+0x12e>
	@param [in,out]	*piLen		Pointer to data length
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
    94fc:	f8d7 8000 	ldr.w	r8, [r7]
 */
static BOOL HandleStdEndPointReq(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
	U8	*pbData = *ppbData;

	switch (pSetup->bRequest) {
    9500:	7867      	ldrb	r7, [r4, #1]
    9502:	2f01      	cmp	r7, #1
    9504:	d00f      	beq.n	9526 <USBHandleStandardRequest+0x112>
    9506:	d302      	bcc.n	950e <USBHandleStandardRequest+0xfa>
    9508:	2f03      	cmp	r7, #3
    950a:	d010      	beq.n	952e <USBHandleStandardRequest+0x11a>
    950c:	e016      	b.n	953c <USBHandleStandardRequest+0x128>
	case REQ_GET_STATUS:
		// bit 0 = endpointed halted or not
		pbData[0] = (USBHwEPGetStatus(pSetup->wIndex) & EP_STATUS_STALLED) ? 1 : 0;
    950e:	7920      	ldrb	r0, [r4, #4]
    9510:	f7ff fdb0 	bl	9074 <USBHwEPGetStatus>
		pbData[1] = 0;
    9514:	2300      	movs	r3, #0
	U8	*pbData = *ppbData;

	switch (pSetup->bRequest) {
	case REQ_GET_STATUS:
		// bit 0 = endpointed halted or not
		pbData[0] = (USBHwEPGetStatus(pSetup->wIndex) & EP_STATUS_STALLED) ? 1 : 0;
    9516:	f3c0 0040 	ubfx	r0, r0, #1, #1
    951a:	f888 0000 	strb.w	r0, [r8]
		pbData[1] = 0;
    951e:	f888 3001 	strb.w	r3, [r8, #1]
		*piLen = 2;
    9522:	602e      	str	r6, [r5, #0]
    9524:	e00d      	b.n	9542 <USBHandleStandardRequest+0x12e>
		break;
		
	case REQ_CLEAR_FEATURE:
		if (pSetup->wValue == FEA_ENDPOINT_HALT) {
    9526:	8861      	ldrh	r1, [r4, #2]
    9528:	b941      	cbnz	r1, 953c <USBHandleStandardRequest+0x128>
			// clear HALT by unstalling
			USBHwEPStall(pSetup->wIndex, FALSE);
    952a:	7920      	ldrb	r0, [r4, #4]
    952c:	e003      	b.n	9536 <USBHandleStandardRequest+0x122>
		}
		// only ENDPOINT_HALT defined for endpoints
		return FALSE;
	
	case REQ_SET_FEATURE:
		if (pSetup->wValue == FEA_ENDPOINT_HALT) {
    952e:	8863      	ldrh	r3, [r4, #2]
    9530:	b923      	cbnz	r3, 953c <USBHandleStandardRequest+0x128>
			// set HALT by stalling
			USBHwEPStall(pSetup->wIndex, TRUE);
    9532:	7920      	ldrb	r0, [r4, #4]
    9534:	2101      	movs	r1, #1
    9536:	f7ff fdb7 	bl	90a8 <USBHwEPStall>
    953a:	e002      	b.n	9542 <USBHandleStandardRequest+0x12e>
	
	switch (REQTYPE_GET_RECIP(pSetup->bmRequestType)) {
	case REQTYPE_RECIP_DEVICE:		return HandleStdDeviceReq(pSetup, piLen, ppbData);
	case REQTYPE_RECIP_INTERFACE:	return HandleStdInterfaceReq(pSetup, piLen, ppbData);
	case REQTYPE_RECIP_ENDPOINT: 	return HandleStdEndPointReq(pSetup, piLen, ppbData);
	default: 						return FALSE;
    953c:	2000      	movs	r0, #0
    953e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
	// try the custom request handler first
	if ((pfnHandleCustomReq != NULL) && pfnHandleCustomReq(pSetup, piLen, ppbData)) {
		return TRUE;
    9542:	2001      	movs	r0, #1
	case REQTYPE_RECIP_DEVICE:		return HandleStdDeviceReq(pSetup, piLen, ppbData);
	case REQTYPE_RECIP_INTERFACE:	return HandleStdInterfaceReq(pSetup, piLen, ppbData);
	case REQTYPE_RECIP_ENDPOINT: 	return HandleStdEndPointReq(pSetup, piLen, ppbData);
	default: 						return FALSE;
	}
}
    9544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    9548:	10000fb4 	.word	0x10000fb4

0000954c <__aeabi_llsl>:
    954c:	4091      	lsls	r1, r2
    954e:	1c03      	adds	r3, r0, #0
    9550:	4090      	lsls	r0, r2
    9552:	469c      	mov	ip, r3
    9554:	3a20      	subs	r2, #32
    9556:	4093      	lsls	r3, r2
    9558:	4319      	orrs	r1, r3
    955a:	4252      	negs	r2, r2
    955c:	4663      	mov	r3, ip
    955e:	40d3      	lsrs	r3, r2
    9560:	4319      	orrs	r1, r3
    9562:	4770      	bx	lr

00009564 <malloc>:
    9564:	f240 4348 	movw	r3, #1096	; 0x448
    9568:	f2c1 0300 	movt	r3, #4096	; 0x1000
    956c:	4601      	mov	r1, r0
    956e:	6818      	ldr	r0, [r3, #0]
    9570:	f000 b808 	b.w	9584 <_malloc_r>

00009574 <free>:
    9574:	f240 4348 	movw	r3, #1096	; 0x448
    9578:	f2c1 0300 	movt	r3, #4096	; 0x1000
    957c:	4601      	mov	r1, r0
    957e:	6818      	ldr	r0, [r3, #0]
    9580:	f000 bbf6 	b.w	9d70 <_free_r>

00009584 <_malloc_r>:
    9584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9588:	f101 050b 	add.w	r5, r1, #11
    958c:	2d16      	cmp	r5, #22
    958e:	bf87      	ittee	hi
    9590:	f025 0507 	bichi.w	r5, r5, #7
    9594:	0feb      	lsrhi	r3, r5, #31
    9596:	2300      	movls	r3, #0
    9598:	2510      	movls	r5, #16
    959a:	428d      	cmp	r5, r1
    959c:	bf2c      	ite	cs
    959e:	4619      	movcs	r1, r3
    95a0:	f043 0101 	orrcc.w	r1, r3, #1
    95a4:	b083      	sub	sp, #12
    95a6:	4607      	mov	r7, r0
    95a8:	2900      	cmp	r1, #0
    95aa:	f040 80b4 	bne.w	9716 <_malloc_r+0x192>
    95ae:	f000 fb45 	bl	9c3c <__malloc_lock>
    95b2:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
    95b6:	d21f      	bcs.n	95f8 <_malloc_r+0x74>
    95b8:	f640 2604 	movw	r6, #2564	; 0xa04
    95bc:	f2c1 0600 	movt	r6, #4096	; 0x1000
    95c0:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
    95c4:	eb06 03cc 	add.w	r3, r6, ip, lsl #3
    95c8:	68dc      	ldr	r4, [r3, #12]
    95ca:	429c      	cmp	r4, r3
    95cc:	f000 81f4 	beq.w	99b8 <_malloc_r+0x434>
    95d0:	6863      	ldr	r3, [r4, #4]
    95d2:	68e2      	ldr	r2, [r4, #12]
    95d4:	f023 0303 	bic.w	r3, r3, #3
    95d8:	4423      	add	r3, r4
    95da:	6858      	ldr	r0, [r3, #4]
    95dc:	68a1      	ldr	r1, [r4, #8]
    95de:	f040 0501 	orr.w	r5, r0, #1
    95e2:	60ca      	str	r2, [r1, #12]
    95e4:	4638      	mov	r0, r7
    95e6:	6091      	str	r1, [r2, #8]
    95e8:	605d      	str	r5, [r3, #4]
    95ea:	f000 fb29 	bl	9c40 <__malloc_unlock>
    95ee:	3408      	adds	r4, #8
    95f0:	4620      	mov	r0, r4
    95f2:	b003      	add	sp, #12
    95f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    95f8:	ea5f 2c55 	movs.w	ip, r5, lsr #9
    95fc:	bf04      	itt	eq
    95fe:	217e      	moveq	r1, #126	; 0x7e
    9600:	f04f 0c3f 	moveq.w	ip, #63	; 0x3f
    9604:	f040 808e 	bne.w	9724 <_malloc_r+0x1a0>
    9608:	f640 2604 	movw	r6, #2564	; 0xa04
    960c:	f2c1 0600 	movt	r6, #4096	; 0x1000
    9610:	eb06 0181 	add.w	r1, r6, r1, lsl #2
    9614:	68cc      	ldr	r4, [r1, #12]
    9616:	42a1      	cmp	r1, r4
    9618:	d106      	bne.n	9628 <_malloc_r+0xa4>
    961a:	e00d      	b.n	9638 <_malloc_r+0xb4>
    961c:	2b00      	cmp	r3, #0
    961e:	f280 8163 	bge.w	98e8 <_malloc_r+0x364>
    9622:	68e4      	ldr	r4, [r4, #12]
    9624:	42a1      	cmp	r1, r4
    9626:	d007      	beq.n	9638 <_malloc_r+0xb4>
    9628:	6862      	ldr	r2, [r4, #4]
    962a:	f022 0203 	bic.w	r2, r2, #3
    962e:	1b53      	subs	r3, r2, r5
    9630:	2b0f      	cmp	r3, #15
    9632:	ddf3      	ble.n	961c <_malloc_r+0x98>
    9634:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
    9638:	f10c 0c01 	add.w	ip, ip, #1
    963c:	f640 2304 	movw	r3, #2564	; 0xa04
    9640:	f2c1 0300 	movt	r3, #4096	; 0x1000
    9644:	6934      	ldr	r4, [r6, #16]
    9646:	f103 0e08 	add.w	lr, r3, #8
    964a:	4574      	cmp	r4, lr
    964c:	bf08      	it	eq
    964e:	685a      	ldreq	r2, [r3, #4]
    9650:	d021      	beq.n	9696 <_malloc_r+0x112>
    9652:	6861      	ldr	r1, [r4, #4]
    9654:	f021 0103 	bic.w	r1, r1, #3
    9658:	1b4a      	subs	r2, r1, r5
    965a:	2a0f      	cmp	r2, #15
    965c:	f300 8190 	bgt.w	9980 <_malloc_r+0x3fc>
    9660:	2a00      	cmp	r2, #0
    9662:	f8c3 e014 	str.w	lr, [r3, #20]
    9666:	f8c3 e010 	str.w	lr, [r3, #16]
    966a:	da66      	bge.n	973a <_malloc_r+0x1b6>
    966c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    9670:	f080 815f 	bcs.w	9932 <_malloc_r+0x3ae>
    9674:	08c9      	lsrs	r1, r1, #3
    9676:	108a      	asrs	r2, r1, #2
    9678:	f04f 0801 	mov.w	r8, #1
    967c:	fa08 f802 	lsl.w	r8, r8, r2
    9680:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    9684:	685a      	ldr	r2, [r3, #4]
    9686:	6888      	ldr	r0, [r1, #8]
    9688:	ea48 0202 	orr.w	r2, r8, r2
    968c:	60a0      	str	r0, [r4, #8]
    968e:	60e1      	str	r1, [r4, #12]
    9690:	605a      	str	r2, [r3, #4]
    9692:	608c      	str	r4, [r1, #8]
    9694:	60c4      	str	r4, [r0, #12]
    9696:	ea4f 03ac 	mov.w	r3, ip, asr #2
    969a:	2001      	movs	r0, #1
    969c:	4098      	lsls	r0, r3
    969e:	4290      	cmp	r0, r2
    96a0:	d858      	bhi.n	9754 <_malloc_r+0x1d0>
    96a2:	4202      	tst	r2, r0
    96a4:	d106      	bne.n	96b4 <_malloc_r+0x130>
    96a6:	f02c 0c03 	bic.w	ip, ip, #3
    96aa:	0040      	lsls	r0, r0, #1
    96ac:	4202      	tst	r2, r0
    96ae:	f10c 0c04 	add.w	ip, ip, #4
    96b2:	d0fa      	beq.n	96aa <_malloc_r+0x126>
    96b4:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
    96b8:	4644      	mov	r4, r8
    96ba:	46e1      	mov	r9, ip
    96bc:	68e3      	ldr	r3, [r4, #12]
    96be:	429c      	cmp	r4, r3
    96c0:	d107      	bne.n	96d2 <_malloc_r+0x14e>
    96c2:	e170      	b.n	99a6 <_malloc_r+0x422>
    96c4:	2a00      	cmp	r2, #0
    96c6:	f280 8181 	bge.w	99cc <_malloc_r+0x448>
    96ca:	68db      	ldr	r3, [r3, #12]
    96cc:	429c      	cmp	r4, r3
    96ce:	f000 816a 	beq.w	99a6 <_malloc_r+0x422>
    96d2:	6859      	ldr	r1, [r3, #4]
    96d4:	f021 0103 	bic.w	r1, r1, #3
    96d8:	1b4a      	subs	r2, r1, r5
    96da:	2a0f      	cmp	r2, #15
    96dc:	ddf2      	ble.n	96c4 <_malloc_r+0x140>
    96de:	461c      	mov	r4, r3
    96e0:	f854 cf08 	ldr.w	ip, [r4, #8]!
    96e4:	68d9      	ldr	r1, [r3, #12]
    96e6:	f045 0901 	orr.w	r9, r5, #1
    96ea:	f042 0801 	orr.w	r8, r2, #1
    96ee:	441d      	add	r5, r3
    96f0:	f8c3 9004 	str.w	r9, [r3, #4]
    96f4:	4638      	mov	r0, r7
    96f6:	f8cc 100c 	str.w	r1, [ip, #12]
    96fa:	f8c1 c008 	str.w	ip, [r1, #8]
    96fe:	6175      	str	r5, [r6, #20]
    9700:	6135      	str	r5, [r6, #16]
    9702:	f8c5 e00c 	str.w	lr, [r5, #12]
    9706:	f8c5 e008 	str.w	lr, [r5, #8]
    970a:	f8c5 8004 	str.w	r8, [r5, #4]
    970e:	50aa      	str	r2, [r5, r2]
    9710:	f000 fa96 	bl	9c40 <__malloc_unlock>
    9714:	e76c      	b.n	95f0 <_malloc_r+0x6c>
    9716:	230c      	movs	r3, #12
    9718:	2400      	movs	r4, #0
    971a:	6003      	str	r3, [r0, #0]
    971c:	4620      	mov	r0, r4
    971e:	b003      	add	sp, #12
    9720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9724:	f1bc 0f04 	cmp.w	ip, #4
    9728:	f200 80ef 	bhi.w	990a <_malloc_r+0x386>
    972c:	ea4f 1c95 	mov.w	ip, r5, lsr #6
    9730:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
    9734:	ea4f 014c 	mov.w	r1, ip, lsl #1
    9738:	e766      	b.n	9608 <_malloc_r+0x84>
    973a:	4421      	add	r1, r4
    973c:	684b      	ldr	r3, [r1, #4]
    973e:	4638      	mov	r0, r7
    9740:	f043 0301 	orr.w	r3, r3, #1
    9744:	604b      	str	r3, [r1, #4]
    9746:	f000 fa7b 	bl	9c40 <__malloc_unlock>
    974a:	3408      	adds	r4, #8
    974c:	4620      	mov	r0, r4
    974e:	b003      	add	sp, #12
    9750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9754:	68b4      	ldr	r4, [r6, #8]
    9756:	6863      	ldr	r3, [r4, #4]
    9758:	f023 0903 	bic.w	r9, r3, #3
    975c:	454d      	cmp	r5, r9
    975e:	d804      	bhi.n	976a <_malloc_r+0x1e6>
    9760:	ebc5 0309 	rsb	r3, r5, r9
    9764:	2b0f      	cmp	r3, #15
    9766:	f300 80af 	bgt.w	98c8 <_malloc_r+0x344>
    976a:	f640 73cc 	movw	r3, #4044	; 0xfcc
    976e:	f640 6a10 	movw	sl, #3600	; 0xe10
    9772:	f2c1 0300 	movt	r3, #4096	; 0x1000
    9776:	f2c1 0a00 	movt	sl, #4096	; 0x1000
    977a:	681b      	ldr	r3, [r3, #0]
    977c:	f8da 1000 	ldr.w	r1, [sl]
    9780:	442b      	add	r3, r5
    9782:	3101      	adds	r1, #1
    9784:	bf1d      	ittte	ne
    9786:	f503 5380 	addne.w	r3, r3, #4096	; 0x1000
    978a:	330f      	addne	r3, #15
    978c:	f423 637f 	bicne.w	r3, r3, #4080	; 0xff0
    9790:	f103 0c10 	addeq.w	ip, r3, #16
    9794:	bf18      	it	ne
    9796:	f023 0c0f 	bicne.w	ip, r3, #15
    979a:	eb04 0209 	add.w	r2, r4, r9
    979e:	4661      	mov	r1, ip
    97a0:	4638      	mov	r0, r7
    97a2:	e88d 1004 	stmia.w	sp, {r2, ip}
    97a6:	f000 fa4d 	bl	9c44 <_sbrk_r>
    97aa:	e89d 1004 	ldmia.w	sp, {r2, ip}
    97ae:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    97b2:	4680      	mov	r8, r0
    97b4:	f000 8120 	beq.w	99f8 <_malloc_r+0x474>
    97b8:	4282      	cmp	r2, r0
    97ba:	f200 811a 	bhi.w	99f2 <_malloc_r+0x46e>
    97be:	f640 7bd0 	movw	fp, #4048	; 0xfd0
    97c2:	f2c1 0b00 	movt	fp, #4096	; 0x1000
    97c6:	f8db 3000 	ldr.w	r3, [fp]
    97ca:	4542      	cmp	r2, r8
    97cc:	4463      	add	r3, ip
    97ce:	f8cb 3000 	str.w	r3, [fp]
    97d2:	f000 815f 	beq.w	9a94 <_malloc_r+0x510>
    97d6:	f8da 0000 	ldr.w	r0, [sl]
    97da:	f640 6110 	movw	r1, #3600	; 0xe10
    97de:	3001      	adds	r0, #1
    97e0:	bf1c      	itt	ne
    97e2:	ebc2 0208 	rsbne	r2, r2, r8
    97e6:	189b      	addne	r3, r3, r2
    97e8:	f2c1 0100 	movt	r1, #4096	; 0x1000
    97ec:	bf0c      	ite	eq
    97ee:	f8c1 8000 	streq.w	r8, [r1]
    97f2:	f8cb 3000 	strne.w	r3, [fp]
    97f6:	f018 0307 	ands.w	r3, r8, #7
    97fa:	bf1f      	itttt	ne
    97fc:	f1c3 0208 	rsbne	r2, r3, #8
    9800:	4490      	addne	r8, r2
    9802:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
    9806:	f103 0a08 	addne.w	sl, r3, #8
    980a:	eb08 030c 	add.w	r3, r8, ip
    980e:	bf08      	it	eq
    9810:	f44f 5a80 	moveq.w	sl, #4096	; 0x1000
    9814:	f3c3 030b 	ubfx	r3, r3, #0, #12
    9818:	ebc3 0a0a 	rsb	sl, r3, sl
    981c:	4651      	mov	r1, sl
    981e:	4638      	mov	r0, r7
    9820:	f000 fa10 	bl	9c44 <_sbrk_r>
    9824:	1c43      	adds	r3, r0, #1
    9826:	bf18      	it	ne
    9828:	ebc8 0100 	rsbne	r1, r8, r0
    982c:	f8db 3000 	ldr.w	r3, [fp]
    9830:	bf15      	itete	ne
    9832:	4451      	addne	r1, sl
    9834:	f04f 0a00 	moveq.w	sl, #0
    9838:	f041 0101 	orrne.w	r1, r1, #1
    983c:	2101      	moveq	r1, #1
    983e:	f640 72d0 	movw	r2, #4048	; 0xfd0
    9842:	4453      	add	r3, sl
    9844:	42b4      	cmp	r4, r6
    9846:	f8c6 8008 	str.w	r8, [r6, #8]
    984a:	f8cb 3000 	str.w	r3, [fp]
    984e:	f8c8 1004 	str.w	r1, [r8, #4]
    9852:	f2c1 0200 	movt	r2, #4096	; 0x1000
    9856:	d018      	beq.n	988a <_malloc_r+0x306>
    9858:	f1b9 0f0f 	cmp.w	r9, #15
    985c:	f240 80fb 	bls.w	9a56 <_malloc_r+0x4d2>
    9860:	6861      	ldr	r1, [r4, #4]
    9862:	f1a9 000c 	sub.w	r0, r9, #12
    9866:	f020 0007 	bic.w	r0, r0, #7
    986a:	f001 0101 	and.w	r1, r1, #1
    986e:	ea40 0c01 	orr.w	ip, r0, r1
    9872:	f04f 0e05 	mov.w	lr, #5
    9876:	1821      	adds	r1, r4, r0
    9878:	280f      	cmp	r0, #15
    987a:	f8c4 c004 	str.w	ip, [r4, #4]
    987e:	f8c1 e004 	str.w	lr, [r1, #4]
    9882:	f8c1 e008 	str.w	lr, [r1, #8]
    9886:	f200 8111 	bhi.w	9aac <_malloc_r+0x528>
    988a:	f640 72c8 	movw	r2, #4040	; 0xfc8
    988e:	f2c1 0200 	movt	r2, #4096	; 0x1000
    9892:	6811      	ldr	r1, [r2, #0]
    9894:	68b4      	ldr	r4, [r6, #8]
    9896:	428b      	cmp	r3, r1
    9898:	bf88      	it	hi
    989a:	6013      	strhi	r3, [r2, #0]
    989c:	f640 72c4 	movw	r2, #4036	; 0xfc4
    98a0:	f2c1 0200 	movt	r2, #4096	; 0x1000
    98a4:	6811      	ldr	r1, [r2, #0]
    98a6:	428b      	cmp	r3, r1
    98a8:	bf88      	it	hi
    98aa:	6013      	strhi	r3, [r2, #0]
    98ac:	6862      	ldr	r2, [r4, #4]
    98ae:	f022 0203 	bic.w	r2, r2, #3
    98b2:	4295      	cmp	r5, r2
    98b4:	ebc5 0302 	rsb	r3, r5, r2
    98b8:	d801      	bhi.n	98be <_malloc_r+0x33a>
    98ba:	2b0f      	cmp	r3, #15
    98bc:	dc04      	bgt.n	98c8 <_malloc_r+0x344>
    98be:	4638      	mov	r0, r7
    98c0:	f000 f9be 	bl	9c40 <__malloc_unlock>
    98c4:	2400      	movs	r4, #0
    98c6:	e693      	b.n	95f0 <_malloc_r+0x6c>
    98c8:	f045 0201 	orr.w	r2, r5, #1
    98cc:	f043 0301 	orr.w	r3, r3, #1
    98d0:	4425      	add	r5, r4
    98d2:	6062      	str	r2, [r4, #4]
    98d4:	4638      	mov	r0, r7
    98d6:	60b5      	str	r5, [r6, #8]
    98d8:	606b      	str	r3, [r5, #4]
    98da:	f000 f9b1 	bl	9c40 <__malloc_unlock>
    98de:	3408      	adds	r4, #8
    98e0:	4620      	mov	r0, r4
    98e2:	b003      	add	sp, #12
    98e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    98e8:	4422      	add	r2, r4
    98ea:	6850      	ldr	r0, [r2, #4]
    98ec:	68e3      	ldr	r3, [r4, #12]
    98ee:	68a1      	ldr	r1, [r4, #8]
    98f0:	f040 0501 	orr.w	r5, r0, #1
    98f4:	60cb      	str	r3, [r1, #12]
    98f6:	4638      	mov	r0, r7
    98f8:	6099      	str	r1, [r3, #8]
    98fa:	6055      	str	r5, [r2, #4]
    98fc:	f000 f9a0 	bl	9c40 <__malloc_unlock>
    9900:	3408      	adds	r4, #8
    9902:	4620      	mov	r0, r4
    9904:	b003      	add	sp, #12
    9906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    990a:	f1bc 0f14 	cmp.w	ip, #20
    990e:	bf9c      	itt	ls
    9910:	f10c 0c5b 	addls.w	ip, ip, #91	; 0x5b
    9914:	ea4f 014c 	movls.w	r1, ip, lsl #1
    9918:	f67f ae76 	bls.w	9608 <_malloc_r+0x84>
    991c:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
    9920:	f200 808f 	bhi.w	9a42 <_malloc_r+0x4be>
    9924:	ea4f 3c15 	mov.w	ip, r5, lsr #12
    9928:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
    992c:	ea4f 014c 	mov.w	r1, ip, lsl #1
    9930:	e66a      	b.n	9608 <_malloc_r+0x84>
    9932:	0a4b      	lsrs	r3, r1, #9
    9934:	2b04      	cmp	r3, #4
    9936:	d958      	bls.n	99ea <_malloc_r+0x466>
    9938:	2b14      	cmp	r3, #20
    993a:	bf9c      	itt	ls
    993c:	f103 025b 	addls.w	r2, r3, #91	; 0x5b
    9940:	0050      	lslls	r0, r2, #1
    9942:	d905      	bls.n	9950 <_malloc_r+0x3cc>
    9944:	2b54      	cmp	r3, #84	; 0x54
    9946:	f200 80ba 	bhi.w	9abe <_malloc_r+0x53a>
    994a:	0b0a      	lsrs	r2, r1, #12
    994c:	326e      	adds	r2, #110	; 0x6e
    994e:	0050      	lsls	r0, r2, #1
    9950:	eb06 0080 	add.w	r0, r6, r0, lsl #2
    9954:	6883      	ldr	r3, [r0, #8]
    9956:	f640 2804 	movw	r8, #2564	; 0xa04
    995a:	4283      	cmp	r3, r0
    995c:	f2c1 0800 	movt	r8, #4096	; 0x1000
    9960:	d07f      	beq.n	9a62 <_malloc_r+0x4de>
    9962:	685a      	ldr	r2, [r3, #4]
    9964:	f022 0203 	bic.w	r2, r2, #3
    9968:	4291      	cmp	r1, r2
    996a:	d202      	bcs.n	9972 <_malloc_r+0x3ee>
    996c:	689b      	ldr	r3, [r3, #8]
    996e:	4298      	cmp	r0, r3
    9970:	d1f7      	bne.n	9962 <_malloc_r+0x3de>
    9972:	68d9      	ldr	r1, [r3, #12]
    9974:	6872      	ldr	r2, [r6, #4]
    9976:	60e1      	str	r1, [r4, #12]
    9978:	60a3      	str	r3, [r4, #8]
    997a:	608c      	str	r4, [r1, #8]
    997c:	60dc      	str	r4, [r3, #12]
    997e:	e68a      	b.n	9696 <_malloc_r+0x112>
    9980:	f045 0601 	orr.w	r6, r5, #1
    9984:	f042 0101 	orr.w	r1, r2, #1
    9988:	4425      	add	r5, r4
    998a:	6066      	str	r6, [r4, #4]
    998c:	4638      	mov	r0, r7
    998e:	615d      	str	r5, [r3, #20]
    9990:	611d      	str	r5, [r3, #16]
    9992:	f8c5 e00c 	str.w	lr, [r5, #12]
    9996:	f8c5 e008 	str.w	lr, [r5, #8]
    999a:	6069      	str	r1, [r5, #4]
    999c:	50aa      	str	r2, [r5, r2]
    999e:	3408      	adds	r4, #8
    99a0:	f000 f94e 	bl	9c40 <__malloc_unlock>
    99a4:	e624      	b.n	95f0 <_malloc_r+0x6c>
    99a6:	f109 0901 	add.w	r9, r9, #1
    99aa:	f019 0f03 	tst.w	r9, #3
    99ae:	f104 0408 	add.w	r4, r4, #8
    99b2:	f47f ae83 	bne.w	96bc <_malloc_r+0x138>
    99b6:	e028      	b.n	9a0a <_malloc_r+0x486>
    99b8:	f104 0308 	add.w	r3, r4, #8
    99bc:	6964      	ldr	r4, [r4, #20]
    99be:	42a3      	cmp	r3, r4
    99c0:	bf08      	it	eq
    99c2:	f10c 0c02 	addeq.w	ip, ip, #2
    99c6:	f43f ae39 	beq.w	963c <_malloc_r+0xb8>
    99ca:	e601      	b.n	95d0 <_malloc_r+0x4c>
    99cc:	4419      	add	r1, r3
    99ce:	6848      	ldr	r0, [r1, #4]
    99d0:	461c      	mov	r4, r3
    99d2:	f854 2f08 	ldr.w	r2, [r4, #8]!
    99d6:	68db      	ldr	r3, [r3, #12]
    99d8:	f040 0501 	orr.w	r5, r0, #1
    99dc:	604d      	str	r5, [r1, #4]
    99de:	4638      	mov	r0, r7
    99e0:	60d3      	str	r3, [r2, #12]
    99e2:	609a      	str	r2, [r3, #8]
    99e4:	f000 f92c 	bl	9c40 <__malloc_unlock>
    99e8:	e602      	b.n	95f0 <_malloc_r+0x6c>
    99ea:	098a      	lsrs	r2, r1, #6
    99ec:	3238      	adds	r2, #56	; 0x38
    99ee:	0050      	lsls	r0, r2, #1
    99f0:	e7ae      	b.n	9950 <_malloc_r+0x3cc>
    99f2:	42b4      	cmp	r4, r6
    99f4:	f43f aee3 	beq.w	97be <_malloc_r+0x23a>
    99f8:	68b4      	ldr	r4, [r6, #8]
    99fa:	6862      	ldr	r2, [r4, #4]
    99fc:	f022 0203 	bic.w	r2, r2, #3
    9a00:	e757      	b.n	98b2 <_malloc_r+0x32e>
    9a02:	f8d8 8000 	ldr.w	r8, [r8]
    9a06:	4598      	cmp	r8, r3
    9a08:	d16b      	bne.n	9ae2 <_malloc_r+0x55e>
    9a0a:	f01c 0f03 	tst.w	ip, #3
    9a0e:	f1a8 0308 	sub.w	r3, r8, #8
    9a12:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
    9a16:	d1f4      	bne.n	9a02 <_malloc_r+0x47e>
    9a18:	6873      	ldr	r3, [r6, #4]
    9a1a:	ea23 0300 	bic.w	r3, r3, r0
    9a1e:	6073      	str	r3, [r6, #4]
    9a20:	0040      	lsls	r0, r0, #1
    9a22:	4298      	cmp	r0, r3
    9a24:	f63f ae96 	bhi.w	9754 <_malloc_r+0x1d0>
    9a28:	2800      	cmp	r0, #0
    9a2a:	f43f ae93 	beq.w	9754 <_malloc_r+0x1d0>
    9a2e:	4203      	tst	r3, r0
    9a30:	46cc      	mov	ip, r9
    9a32:	f47f ae3f 	bne.w	96b4 <_malloc_r+0x130>
    9a36:	0040      	lsls	r0, r0, #1
    9a38:	4203      	tst	r3, r0
    9a3a:	f10c 0c04 	add.w	ip, ip, #4
    9a3e:	d0fa      	beq.n	9a36 <_malloc_r+0x4b2>
    9a40:	e638      	b.n	96b4 <_malloc_r+0x130>
    9a42:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
    9a46:	d816      	bhi.n	9a76 <_malloc_r+0x4f2>
    9a48:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
    9a4c:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
    9a50:	ea4f 014c 	mov.w	r1, ip, lsl #1
    9a54:	e5d8      	b.n	9608 <_malloc_r+0x84>
    9a56:	2301      	movs	r3, #1
    9a58:	f8c8 3004 	str.w	r3, [r8, #4]
    9a5c:	4644      	mov	r4, r8
    9a5e:	2200      	movs	r2, #0
    9a60:	e727      	b.n	98b2 <_malloc_r+0x32e>
    9a62:	1092      	asrs	r2, r2, #2
    9a64:	2001      	movs	r0, #1
    9a66:	4090      	lsls	r0, r2
    9a68:	f8d8 2004 	ldr.w	r2, [r8, #4]
    9a6c:	4619      	mov	r1, r3
    9a6e:	4302      	orrs	r2, r0
    9a70:	f8c8 2004 	str.w	r2, [r8, #4]
    9a74:	e77f      	b.n	9976 <_malloc_r+0x3f2>
    9a76:	f240 5354 	movw	r3, #1364	; 0x554
    9a7a:	459c      	cmp	ip, r3
    9a7c:	bf9d      	ittte	ls
    9a7e:	ea4f 4c95 	movls.w	ip, r5, lsr #18
    9a82:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    9a86:	ea4f 014c 	movls.w	r1, ip, lsl #1
    9a8a:	21fc      	movhi	r1, #252	; 0xfc
    9a8c:	bf88      	it	hi
    9a8e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    9a92:	e5b9      	b.n	9608 <_malloc_r+0x84>
    9a94:	f3c2 010b 	ubfx	r1, r2, #0, #12
    9a98:	2900      	cmp	r1, #0
    9a9a:	f47f ae9c 	bne.w	97d6 <_malloc_r+0x252>
    9a9e:	eb0c 0109 	add.w	r1, ip, r9
    9aa2:	68b2      	ldr	r2, [r6, #8]
    9aa4:	f041 0101 	orr.w	r1, r1, #1
    9aa8:	6051      	str	r1, [r2, #4]
    9aaa:	e6ee      	b.n	988a <_malloc_r+0x306>
    9aac:	f104 0108 	add.w	r1, r4, #8
    9ab0:	4638      	mov	r0, r7
    9ab2:	9200      	str	r2, [sp, #0]
    9ab4:	f000 f95c 	bl	9d70 <_free_r>
    9ab8:	9a00      	ldr	r2, [sp, #0]
    9aba:	6813      	ldr	r3, [r2, #0]
    9abc:	e6e5      	b.n	988a <_malloc_r+0x306>
    9abe:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
    9ac2:	d803      	bhi.n	9acc <_malloc_r+0x548>
    9ac4:	0bca      	lsrs	r2, r1, #15
    9ac6:	3277      	adds	r2, #119	; 0x77
    9ac8:	0050      	lsls	r0, r2, #1
    9aca:	e741      	b.n	9950 <_malloc_r+0x3cc>
    9acc:	f240 5254 	movw	r2, #1364	; 0x554
    9ad0:	4293      	cmp	r3, r2
    9ad2:	bf9d      	ittte	ls
    9ad4:	0c8a      	lsrls	r2, r1, #18
    9ad6:	327c      	addls	r2, #124	; 0x7c
    9ad8:	0050      	lslls	r0, r2, #1
    9ada:	20fc      	movhi	r0, #252	; 0xfc
    9adc:	bf88      	it	hi
    9ade:	227e      	movhi	r2, #126	; 0x7e
    9ae0:	e736      	b.n	9950 <_malloc_r+0x3cc>
    9ae2:	6873      	ldr	r3, [r6, #4]
    9ae4:	e79c      	b.n	9a20 <_malloc_r+0x49c>
    9ae6:	bf00      	nop

00009ae8 <memcmp>:
    9ae8:	2a03      	cmp	r2, #3
    9aea:	b470      	push	{r4, r5, r6}
    9aec:	d914      	bls.n	9b18 <memcmp+0x30>
    9aee:	ea40 0301 	orr.w	r3, r0, r1
    9af2:	079b      	lsls	r3, r3, #30
    9af4:	d111      	bne.n	9b1a <memcmp+0x32>
    9af6:	460c      	mov	r4, r1
    9af8:	4603      	mov	r3, r0
    9afa:	6825      	ldr	r5, [r4, #0]
    9afc:	681e      	ldr	r6, [r3, #0]
    9afe:	4621      	mov	r1, r4
    9b00:	42ae      	cmp	r6, r5
    9b02:	4618      	mov	r0, r3
    9b04:	f104 0404 	add.w	r4, r4, #4
    9b08:	f103 0304 	add.w	r3, r3, #4
    9b0c:	d104      	bne.n	9b18 <memcmp+0x30>
    9b0e:	3a04      	subs	r2, #4
    9b10:	2a03      	cmp	r2, #3
    9b12:	4618      	mov	r0, r3
    9b14:	4621      	mov	r1, r4
    9b16:	d8f0      	bhi.n	9afa <memcmp+0x12>
    9b18:	b1c2      	cbz	r2, 9b4c <memcmp+0x64>
    9b1a:	7805      	ldrb	r5, [r0, #0]
    9b1c:	780c      	ldrb	r4, [r1, #0]
    9b1e:	42a5      	cmp	r5, r4
    9b20:	bf04      	itt	eq
    9b22:	f102 32ff 	addeq.w	r2, r2, #4294967295	; 0xffffffff
    9b26:	2300      	moveq	r3, #0
    9b28:	d006      	beq.n	9b38 <memcmp+0x50>
    9b2a:	e00c      	b.n	9b46 <memcmp+0x5e>
    9b2c:	f810 5f01 	ldrb.w	r5, [r0, #1]!
    9b30:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    9b34:	42a5      	cmp	r5, r4
    9b36:	d106      	bne.n	9b46 <memcmp+0x5e>
    9b38:	4293      	cmp	r3, r2
    9b3a:	f103 0301 	add.w	r3, r3, #1
    9b3e:	d1f5      	bne.n	9b2c <memcmp+0x44>
    9b40:	2000      	movs	r0, #0
    9b42:	bc70      	pop	{r4, r5, r6}
    9b44:	4770      	bx	lr
    9b46:	1b28      	subs	r0, r5, r4
    9b48:	bc70      	pop	{r4, r5, r6}
    9b4a:	4770      	bx	lr
    9b4c:	4610      	mov	r0, r2
    9b4e:	e7f8      	b.n	9b42 <memcmp+0x5a>

00009b50 <memcpy>:
    9b50:	4684      	mov	ip, r0
    9b52:	ea41 0300 	orr.w	r3, r1, r0
    9b56:	f013 0303 	ands.w	r3, r3, #3
    9b5a:	d149      	bne.n	9bf0 <memcpy+0xa0>
    9b5c:	3a40      	subs	r2, #64	; 0x40
    9b5e:	d323      	bcc.n	9ba8 <memcpy+0x58>
    9b60:	680b      	ldr	r3, [r1, #0]
    9b62:	6003      	str	r3, [r0, #0]
    9b64:	684b      	ldr	r3, [r1, #4]
    9b66:	6043      	str	r3, [r0, #4]
    9b68:	688b      	ldr	r3, [r1, #8]
    9b6a:	6083      	str	r3, [r0, #8]
    9b6c:	68cb      	ldr	r3, [r1, #12]
    9b6e:	60c3      	str	r3, [r0, #12]
    9b70:	690b      	ldr	r3, [r1, #16]
    9b72:	6103      	str	r3, [r0, #16]
    9b74:	694b      	ldr	r3, [r1, #20]
    9b76:	6143      	str	r3, [r0, #20]
    9b78:	698b      	ldr	r3, [r1, #24]
    9b7a:	6183      	str	r3, [r0, #24]
    9b7c:	69cb      	ldr	r3, [r1, #28]
    9b7e:	61c3      	str	r3, [r0, #28]
    9b80:	6a0b      	ldr	r3, [r1, #32]
    9b82:	6203      	str	r3, [r0, #32]
    9b84:	6a4b      	ldr	r3, [r1, #36]	; 0x24
    9b86:	6243      	str	r3, [r0, #36]	; 0x24
    9b88:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    9b8a:	6283      	str	r3, [r0, #40]	; 0x28
    9b8c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    9b8e:	62c3      	str	r3, [r0, #44]	; 0x2c
    9b90:	6b0b      	ldr	r3, [r1, #48]	; 0x30
    9b92:	6303      	str	r3, [r0, #48]	; 0x30
    9b94:	6b4b      	ldr	r3, [r1, #52]	; 0x34
    9b96:	6343      	str	r3, [r0, #52]	; 0x34
    9b98:	6b8b      	ldr	r3, [r1, #56]	; 0x38
    9b9a:	6383      	str	r3, [r0, #56]	; 0x38
    9b9c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
    9b9e:	63c3      	str	r3, [r0, #60]	; 0x3c
    9ba0:	3040      	adds	r0, #64	; 0x40
    9ba2:	3140      	adds	r1, #64	; 0x40
    9ba4:	3a40      	subs	r2, #64	; 0x40
    9ba6:	d2db      	bcs.n	9b60 <memcpy+0x10>
    9ba8:	3230      	adds	r2, #48	; 0x30
    9baa:	d30b      	bcc.n	9bc4 <memcpy+0x74>
    9bac:	680b      	ldr	r3, [r1, #0]
    9bae:	6003      	str	r3, [r0, #0]
    9bb0:	684b      	ldr	r3, [r1, #4]
    9bb2:	6043      	str	r3, [r0, #4]
    9bb4:	688b      	ldr	r3, [r1, #8]
    9bb6:	6083      	str	r3, [r0, #8]
    9bb8:	68cb      	ldr	r3, [r1, #12]
    9bba:	60c3      	str	r3, [r0, #12]
    9bbc:	3010      	adds	r0, #16
    9bbe:	3110      	adds	r1, #16
    9bc0:	3a10      	subs	r2, #16
    9bc2:	d2f3      	bcs.n	9bac <memcpy+0x5c>
    9bc4:	320c      	adds	r2, #12
    9bc6:	d305      	bcc.n	9bd4 <memcpy+0x84>
    9bc8:	f851 3b04 	ldr.w	r3, [r1], #4
    9bcc:	f840 3b04 	str.w	r3, [r0], #4
    9bd0:	3a04      	subs	r2, #4
    9bd2:	d2f9      	bcs.n	9bc8 <memcpy+0x78>
    9bd4:	3204      	adds	r2, #4
    9bd6:	d008      	beq.n	9bea <memcpy+0x9a>
    9bd8:	07d2      	lsls	r2, r2, #31
    9bda:	bf1c      	itt	ne
    9bdc:	f811 3b01 	ldrbne.w	r3, [r1], #1
    9be0:	f800 3b01 	strbne.w	r3, [r0], #1
    9be4:	d301      	bcc.n	9bea <memcpy+0x9a>
    9be6:	880b      	ldrh	r3, [r1, #0]
    9be8:	8003      	strh	r3, [r0, #0]
    9bea:	4660      	mov	r0, ip
    9bec:	4770      	bx	lr
    9bee:	bf00      	nop
    9bf0:	2a08      	cmp	r2, #8
    9bf2:	d313      	bcc.n	9c1c <memcpy+0xcc>
    9bf4:	078b      	lsls	r3, r1, #30
    9bf6:	d0b1      	beq.n	9b5c <memcpy+0xc>
    9bf8:	f010 0303 	ands.w	r3, r0, #3
    9bfc:	d0ae      	beq.n	9b5c <memcpy+0xc>
    9bfe:	f1c3 0304 	rsb	r3, r3, #4
    9c02:	1ad2      	subs	r2, r2, r3
    9c04:	07db      	lsls	r3, r3, #31
    9c06:	bf1c      	itt	ne
    9c08:	f811 3b01 	ldrbne.w	r3, [r1], #1
    9c0c:	f800 3b01 	strbne.w	r3, [r0], #1
    9c10:	d3a4      	bcc.n	9b5c <memcpy+0xc>
    9c12:	f831 3b02 	ldrh.w	r3, [r1], #2
    9c16:	f820 3b02 	strh.w	r3, [r0], #2
    9c1a:	e79f      	b.n	9b5c <memcpy+0xc>
    9c1c:	3a04      	subs	r2, #4
    9c1e:	d3d9      	bcc.n	9bd4 <memcpy+0x84>
    9c20:	3a01      	subs	r2, #1
    9c22:	f811 3b01 	ldrb.w	r3, [r1], #1
    9c26:	f800 3b01 	strb.w	r3, [r0], #1
    9c2a:	d2f9      	bcs.n	9c20 <memcpy+0xd0>
    9c2c:	780b      	ldrb	r3, [r1, #0]
    9c2e:	7003      	strb	r3, [r0, #0]
    9c30:	784b      	ldrb	r3, [r1, #1]
    9c32:	7043      	strb	r3, [r0, #1]
    9c34:	788b      	ldrb	r3, [r1, #2]
    9c36:	7083      	strb	r3, [r0, #2]
    9c38:	4660      	mov	r0, ip
    9c3a:	4770      	bx	lr

00009c3c <__malloc_lock>:
    9c3c:	4770      	bx	lr
    9c3e:	bf00      	nop

00009c40 <__malloc_unlock>:
    9c40:	4770      	bx	lr
    9c42:	bf00      	nop

00009c44 <_sbrk_r>:
    9c44:	b538      	push	{r3, r4, r5, lr}
    9c46:	f243 74bc 	movw	r4, #14268	; 0x37bc
    9c4a:	2300      	movs	r3, #0
    9c4c:	4605      	mov	r5, r0
    9c4e:	f2c1 0400 	movt	r4, #4096	; 0x1000
    9c52:	4608      	mov	r0, r1
    9c54:	6023      	str	r3, [r4, #0]
    9c56:	f000 f957 	bl	9f08 <_sbrk>
    9c5a:	1c43      	adds	r3, r0, #1
    9c5c:	d000      	beq.n	9c60 <_sbrk_r+0x1c>
    9c5e:	bd38      	pop	{r3, r4, r5, pc}
    9c60:	6823      	ldr	r3, [r4, #0]
    9c62:	2b00      	cmp	r3, #0
    9c64:	d0fb      	beq.n	9c5e <_sbrk_r+0x1a>
    9c66:	602b      	str	r3, [r5, #0]
    9c68:	bd38      	pop	{r3, r4, r5, pc}
    9c6a:	bf00      	nop

00009c6c <strlen>:
    9c6c:	f020 0103 	bic.w	r1, r0, #3
    9c70:	f010 0003 	ands.w	r0, r0, #3
    9c74:	f1c0 0000 	rsb	r0, r0, #0
    9c78:	f851 3b04 	ldr.w	r3, [r1], #4
    9c7c:	f100 0c04 	add.w	ip, r0, #4
    9c80:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    9c84:	f06f 0200 	mvn.w	r2, #0
    9c88:	bf1c      	itt	ne
    9c8a:	fa22 f20c 	lsrne.w	r2, r2, ip
    9c8e:	4313      	orrne	r3, r2
    9c90:	f04f 0c01 	mov.w	ip, #1
    9c94:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    9c98:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    9c9c:	eba3 020c 	sub.w	r2, r3, ip
    9ca0:	ea22 0203 	bic.w	r2, r2, r3
    9ca4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    9ca8:	bf04      	itt	eq
    9caa:	f851 3b04 	ldreq.w	r3, [r1], #4
    9cae:	3004      	addeq	r0, #4
    9cb0:	d0f4      	beq.n	9c9c <strlen+0x30>
    9cb2:	f013 0fff 	tst.w	r3, #255	; 0xff
    9cb6:	bf1f      	itttt	ne
    9cb8:	3001      	addne	r0, #1
    9cba:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    9cbe:	3001      	addne	r0, #1
    9cc0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    9cc4:	bf18      	it	ne
    9cc6:	3001      	addne	r0, #1
    9cc8:	4770      	bx	lr
    9cca:	bf00      	nop

00009ccc <_malloc_trim_r>:
    9ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9cce:	f640 2404 	movw	r4, #2564	; 0xa04
    9cd2:	f2c1 0400 	movt	r4, #4096	; 0x1000
    9cd6:	460f      	mov	r7, r1
    9cd8:	4605      	mov	r5, r0
    9cda:	f7ff ffaf 	bl	9c3c <__malloc_lock>
    9cde:	68a3      	ldr	r3, [r4, #8]
    9ce0:	685e      	ldr	r6, [r3, #4]
    9ce2:	f026 0603 	bic.w	r6, r6, #3
    9ce6:	1bf7      	subs	r7, r6, r7
    9ce8:	f607 77ef 	addw	r7, r7, #4079	; 0xfef
    9cec:	0b3f      	lsrs	r7, r7, #12
    9cee:	3f01      	subs	r7, #1
    9cf0:	033f      	lsls	r7, r7, #12
    9cf2:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    9cf6:	db07      	blt.n	9d08 <_malloc_trim_r+0x3c>
    9cf8:	4628      	mov	r0, r5
    9cfa:	2100      	movs	r1, #0
    9cfc:	f7ff ffa2 	bl	9c44 <_sbrk_r>
    9d00:	68a3      	ldr	r3, [r4, #8]
    9d02:	4433      	add	r3, r6
    9d04:	4298      	cmp	r0, r3
    9d06:	d004      	beq.n	9d12 <_malloc_trim_r+0x46>
    9d08:	4628      	mov	r0, r5
    9d0a:	f7ff ff99 	bl	9c40 <__malloc_unlock>
    9d0e:	2000      	movs	r0, #0
    9d10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9d12:	4628      	mov	r0, r5
    9d14:	4279      	negs	r1, r7
    9d16:	f7ff ff95 	bl	9c44 <_sbrk_r>
    9d1a:	3001      	adds	r0, #1
    9d1c:	d010      	beq.n	9d40 <_malloc_trim_r+0x74>
    9d1e:	f640 73d0 	movw	r3, #4048	; 0xfd0
    9d22:	f2c1 0300 	movt	r3, #4096	; 0x1000
    9d26:	681a      	ldr	r2, [r3, #0]
    9d28:	68a1      	ldr	r1, [r4, #8]
    9d2a:	1bf6      	subs	r6, r6, r7
    9d2c:	f046 0601 	orr.w	r6, r6, #1
    9d30:	4628      	mov	r0, r5
    9d32:	1bd7      	subs	r7, r2, r7
    9d34:	604e      	str	r6, [r1, #4]
    9d36:	601f      	str	r7, [r3, #0]
    9d38:	f7ff ff82 	bl	9c40 <__malloc_unlock>
    9d3c:	2001      	movs	r0, #1
    9d3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9d40:	4628      	mov	r0, r5
    9d42:	2100      	movs	r1, #0
    9d44:	f7ff ff7e 	bl	9c44 <_sbrk_r>
    9d48:	68a3      	ldr	r3, [r4, #8]
    9d4a:	1ac2      	subs	r2, r0, r3
    9d4c:	2a0f      	cmp	r2, #15
    9d4e:	dddb      	ble.n	9d08 <_malloc_trim_r+0x3c>
    9d50:	f640 6110 	movw	r1, #3600	; 0xe10
    9d54:	f2c1 0100 	movt	r1, #4096	; 0x1000
    9d58:	680c      	ldr	r4, [r1, #0]
    9d5a:	f640 71d0 	movw	r1, #4048	; 0xfd0
    9d5e:	f042 0201 	orr.w	r2, r2, #1
    9d62:	1b00      	subs	r0, r0, r4
    9d64:	f2c1 0100 	movt	r1, #4096	; 0x1000
    9d68:	605a      	str	r2, [r3, #4]
    9d6a:	6008      	str	r0, [r1, #0]
    9d6c:	e7cc      	b.n	9d08 <_malloc_trim_r+0x3c>
    9d6e:	bf00      	nop

00009d70 <_free_r>:
    9d70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    9d74:	460e      	mov	r6, r1
    9d76:	4681      	mov	r9, r0
    9d78:	2900      	cmp	r1, #0
    9d7a:	d060      	beq.n	9e3e <_free_r+0xce>
    9d7c:	f7ff ff5e 	bl	9c3c <__malloc_lock>
    9d80:	f856 1c04 	ldr.w	r1, [r6, #-4]
    9d84:	f1a6 0408 	sub.w	r4, r6, #8
    9d88:	f021 0301 	bic.w	r3, r1, #1
    9d8c:	18e2      	adds	r2, r4, r3
    9d8e:	6857      	ldr	r7, [r2, #4]
    9d90:	f640 2504 	movw	r5, #2564	; 0xa04
    9d94:	f2c1 0500 	movt	r5, #4096	; 0x1000
    9d98:	f027 0003 	bic.w	r0, r7, #3
    9d9c:	68af      	ldr	r7, [r5, #8]
    9d9e:	4297      	cmp	r7, r2
    9da0:	d062      	beq.n	9e68 <_free_r+0xf8>
    9da2:	f011 0c01 	ands.w	ip, r1, #1
    9da6:	6050      	str	r0, [r2, #4]
    9da8:	bf18      	it	ne
    9daa:	2100      	movne	r1, #0
    9dac:	d111      	bne.n	9dd2 <_free_r+0x62>
    9dae:	f856 1c08 	ldr.w	r1, [r6, #-8]
    9db2:	f105 0808 	add.w	r8, r5, #8
    9db6:	1a64      	subs	r4, r4, r1
    9db8:	68a6      	ldr	r6, [r4, #8]
    9dba:	440b      	add	r3, r1
    9dbc:	4546      	cmp	r6, r8
    9dbe:	bf1d      	ittte	ne
    9dc0:	f8d4 800c 	ldrne.w	r8, [r4, #12]
    9dc4:	4661      	movne	r1, ip
    9dc6:	f8c6 800c 	strne.w	r8, [r6, #12]
    9dca:	2101      	moveq	r1, #1
    9dcc:	bf18      	it	ne
    9dce:	f8c8 6008 	strne.w	r6, [r8, #8]
    9dd2:	1816      	adds	r6, r2, r0
    9dd4:	6876      	ldr	r6, [r6, #4]
    9dd6:	07f6      	lsls	r6, r6, #31
    9dd8:	d408      	bmi.n	9dec <_free_r+0x7c>
    9dda:	4403      	add	r3, r0
    9ddc:	6890      	ldr	r0, [r2, #8]
    9dde:	b911      	cbnz	r1, 9de6 <_free_r+0x76>
    9de0:	4e48      	ldr	r6, [pc, #288]	; (9f04 <_free_r+0x194>)
    9de2:	42b0      	cmp	r0, r6
    9de4:	d05f      	beq.n	9ea6 <_free_r+0x136>
    9de6:	68d2      	ldr	r2, [r2, #12]
    9de8:	60c2      	str	r2, [r0, #12]
    9dea:	6090      	str	r0, [r2, #8]
    9dec:	f043 0201 	orr.w	r2, r3, #1
    9df0:	6062      	str	r2, [r4, #4]
    9df2:	50e3      	str	r3, [r4, r3]
    9df4:	b9f1      	cbnz	r1, 9e34 <_free_r+0xc4>
    9df6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    9dfa:	d322      	bcc.n	9e42 <_free_r+0xd2>
    9dfc:	0a5a      	lsrs	r2, r3, #9
    9dfe:	2a04      	cmp	r2, #4
    9e00:	d85a      	bhi.n	9eb8 <_free_r+0x148>
    9e02:	0998      	lsrs	r0, r3, #6
    9e04:	3038      	adds	r0, #56	; 0x38
    9e06:	0041      	lsls	r1, r0, #1
    9e08:	eb05 0581 	add.w	r5, r5, r1, lsl #2
    9e0c:	68aa      	ldr	r2, [r5, #8]
    9e0e:	f640 2104 	movw	r1, #2564	; 0xa04
    9e12:	42aa      	cmp	r2, r5
    9e14:	f2c1 0100 	movt	r1, #4096	; 0x1000
    9e18:	d05a      	beq.n	9ed0 <_free_r+0x160>
    9e1a:	6851      	ldr	r1, [r2, #4]
    9e1c:	f021 0103 	bic.w	r1, r1, #3
    9e20:	428b      	cmp	r3, r1
    9e22:	d202      	bcs.n	9e2a <_free_r+0xba>
    9e24:	6892      	ldr	r2, [r2, #8]
    9e26:	4295      	cmp	r5, r2
    9e28:	d1f7      	bne.n	9e1a <_free_r+0xaa>
    9e2a:	68d3      	ldr	r3, [r2, #12]
    9e2c:	60e3      	str	r3, [r4, #12]
    9e2e:	60a2      	str	r2, [r4, #8]
    9e30:	609c      	str	r4, [r3, #8]
    9e32:	60d4      	str	r4, [r2, #12]
    9e34:	4648      	mov	r0, r9
    9e36:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    9e3a:	f7ff bf01 	b.w	9c40 <__malloc_unlock>
    9e3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    9e42:	08db      	lsrs	r3, r3, #3
    9e44:	109a      	asrs	r2, r3, #2
    9e46:	2001      	movs	r0, #1
    9e48:	4090      	lsls	r0, r2
    9e4a:	6869      	ldr	r1, [r5, #4]
    9e4c:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
    9e50:	689a      	ldr	r2, [r3, #8]
    9e52:	4301      	orrs	r1, r0
    9e54:	6069      	str	r1, [r5, #4]
    9e56:	60a2      	str	r2, [r4, #8]
    9e58:	60e3      	str	r3, [r4, #12]
    9e5a:	4648      	mov	r0, r9
    9e5c:	609c      	str	r4, [r3, #8]
    9e5e:	60d4      	str	r4, [r2, #12]
    9e60:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    9e64:	f7ff beec 	b.w	9c40 <__malloc_unlock>
    9e68:	07cf      	lsls	r7, r1, #31
    9e6a:	4418      	add	r0, r3
    9e6c:	d407      	bmi.n	9e7e <_free_r+0x10e>
    9e6e:	f856 1c08 	ldr.w	r1, [r6, #-8]
    9e72:	1a64      	subs	r4, r4, r1
    9e74:	68e3      	ldr	r3, [r4, #12]
    9e76:	68a2      	ldr	r2, [r4, #8]
    9e78:	4408      	add	r0, r1
    9e7a:	60d3      	str	r3, [r2, #12]
    9e7c:	609a      	str	r2, [r3, #8]
    9e7e:	f640 620c 	movw	r2, #3596	; 0xe0c
    9e82:	f2c1 0200 	movt	r2, #4096	; 0x1000
    9e86:	6813      	ldr	r3, [r2, #0]
    9e88:	f040 0201 	orr.w	r2, r0, #1
    9e8c:	4298      	cmp	r0, r3
    9e8e:	6062      	str	r2, [r4, #4]
    9e90:	60ac      	str	r4, [r5, #8]
    9e92:	d3cf      	bcc.n	9e34 <_free_r+0xc4>
    9e94:	f640 73cc 	movw	r3, #4044	; 0xfcc
    9e98:	f2c1 0300 	movt	r3, #4096	; 0x1000
    9e9c:	6819      	ldr	r1, [r3, #0]
    9e9e:	4648      	mov	r0, r9
    9ea0:	f7ff ff14 	bl	9ccc <_malloc_trim_r>
    9ea4:	e7c6      	b.n	9e34 <_free_r+0xc4>
    9ea6:	f043 0201 	orr.w	r2, r3, #1
    9eaa:	616c      	str	r4, [r5, #20]
    9eac:	612c      	str	r4, [r5, #16]
    9eae:	60e0      	str	r0, [r4, #12]
    9eb0:	60a0      	str	r0, [r4, #8]
    9eb2:	6062      	str	r2, [r4, #4]
    9eb4:	50e3      	str	r3, [r4, r3]
    9eb6:	e7bd      	b.n	9e34 <_free_r+0xc4>
    9eb8:	2a14      	cmp	r2, #20
    9eba:	bf9c      	itt	ls
    9ebc:	f102 005b 	addls.w	r0, r2, #91	; 0x5b
    9ec0:	0041      	lslls	r1, r0, #1
    9ec2:	d9a1      	bls.n	9e08 <_free_r+0x98>
    9ec4:	2a54      	cmp	r2, #84	; 0x54
    9ec6:	d80b      	bhi.n	9ee0 <_free_r+0x170>
    9ec8:	0b18      	lsrs	r0, r3, #12
    9eca:	306e      	adds	r0, #110	; 0x6e
    9ecc:	0041      	lsls	r1, r0, #1
    9ece:	e79b      	b.n	9e08 <_free_r+0x98>
    9ed0:	1080      	asrs	r0, r0, #2
    9ed2:	2501      	movs	r5, #1
    9ed4:	4085      	lsls	r5, r0
    9ed6:	6848      	ldr	r0, [r1, #4]
    9ed8:	4613      	mov	r3, r2
    9eda:	4328      	orrs	r0, r5
    9edc:	6048      	str	r0, [r1, #4]
    9ede:	e7a5      	b.n	9e2c <_free_r+0xbc>
    9ee0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    9ee4:	d803      	bhi.n	9eee <_free_r+0x17e>
    9ee6:	0bd8      	lsrs	r0, r3, #15
    9ee8:	3077      	adds	r0, #119	; 0x77
    9eea:	0041      	lsls	r1, r0, #1
    9eec:	e78c      	b.n	9e08 <_free_r+0x98>
    9eee:	f240 5154 	movw	r1, #1364	; 0x554
    9ef2:	428a      	cmp	r2, r1
    9ef4:	bf9d      	ittte	ls
    9ef6:	0c98      	lsrls	r0, r3, #18
    9ef8:	307c      	addls	r0, #124	; 0x7c
    9efa:	0041      	lslls	r1, r0, #1
    9efc:	21fc      	movhi	r1, #252	; 0xfc
    9efe:	bf88      	it	hi
    9f00:	207e      	movhi	r0, #126	; 0x7e
    9f02:	e781      	b.n	9e08 <_free_r+0x98>
    9f04:	10000a0c 	.word	0x10000a0c

00009f08 <_sbrk>:
    9f08:	f640 73f8 	movw	r3, #4088	; 0xff8
    9f0c:	f2c1 0300 	movt	r3, #4096	; 0x1000
    9f10:	6819      	ldr	r1, [r3, #0]
    9f12:	f243 72c0 	movw	r2, #14272	; 0x37c0
    9f16:	f2c1 0200 	movt	r2, #4096	; 0x1000
    9f1a:	2900      	cmp	r1, #0
    9f1c:	bf18      	it	ne
    9f1e:	460a      	movne	r2, r1
    9f20:	4410      	add	r0, r2
    9f22:	6018      	str	r0, [r3, #0]
    9f24:	4610      	mov	r0, r2
    9f26:	4770      	bx	lr
    9f28:	00000043 	.word	0x00000043

00009f2c <_global_impure_ptr>:
    9f2c:	10000020                                 ...

00009f30 <whitening_index>:
    9f30:	6f783e46 650f2e4d 1a1f2742 597d5350     F>xoM..eB'..PS}Y
    9f40:	3608230a 0021117a 5e06733a 14343156     .#.6z.!.:s.^V14.
    9f50:	5a541b28 662f703f                       (.TZ?p/f

00009f58 <whitening>:
    9f58:	01010101 01000100 00000100 00010000     ................
    9f68:	01000101 00010101 01010100 00010000     ................
    9f78:	01010001 01010000 00000000 00010100     ................
    9f88:	01000101 01010100 00000100 00010100     ................
    9f98:	00000100 00000100 00000000 01000001     ................
    9fa8:	01010000 00000100 01010101 01010100     ................
    9fb8:	00000000 01010101 00010101 01010000     ................
    9fc8:	01010001 01000000 00000100 75010001              ...............

00009fd7 <compile_info>:
    9fd7:	72656275 746f6f74 30322068 302d3731     ubertooth 2017-0
    9fe7:	32522d33 776d2820 6d406c6e 2d6c6e77     3-R2 (mwnl@mwnl-
    9ff7:	6f6e656c 20296f76 38313032 3930202e     lenovo) 2018. 09
    a007:	3530202e ec28202e 20299888 313a3331     . 05. (...) 13:1
    a017:	33353a32 54534b20 bcb24000                       2:53 KST.

0000a020 <whitening_word>:
    a020:	c3bcb240 5f4a371f 9a9cf685 44c5d6c1     @....7J_.......D
    a030:	e1de5920 afa51b8f cd4e7b42 2262eb60      Y......B{N.`.b"
    a040:	f0ef2c90 57d28dc7 66a73da1 113175b0     .,.....W.=.f.u1.
    a050:	bcb24089 4a371fc3 9cf6855f c5d6c19a     .@....7J_.......
    a060:	de592044 a51b8fe1 4e7b42af 62eb60cd     D Y......B{N.`.b
    a070:	ef2c9022 d28dc7f0 a73da157 3175b066     ".,.....W.=.f.u1
    a080:	3da157d2 75b066a7 96481131 46e3f877     .W.=.f.u1.H.w..F
    a090:	9ed0abe9 bad83353 cb240898 a371fc3b     ....S3....$.;.q.
    a0a0:	cf6855f4 5d6c19a9 e592044c 51b8fe1d     .Uh...l]L......Q
    a0b0:	42afa51b 60cd4e7b 902262eb c7f0ef2c     ...B{N.`.b".,...
    a0c0:	a157d28d b066a73d 48113175 e3f87796     ..W.=.f.u1.H.w..
    a0d0:	d0abe946 d833539e 240898ba 71fc3bcb     F....S3....$.;.q
    a0e0:	3f877964 0abe946e 833539ed 40898bad     dy.?n....95....@
    a0f0:	1fc3bcb2 855f4a37 c19a9cf6 2044c5d6     ....7J_.......D 
    a100:	8fe1de59 42afa51b 60cd4e7b 902262eb     Y......B{N.`.b".
    a110:	40898bad 1fc3bcb2 855f4a37 c19a9cf6     ...@....7J_.....
    a120:	2044c5d6 8fe1de59 42afa51b 60cd4e7b     ..D Y......B{N.`
    a130:	902262eb c7f0ef2c a157d28d b066a73d     .b".,.....W.=.f.
    a140:	c19a9cf6 2044c5d6 8fe1de59 42afa51b     ......D Y......B
    a150:	60cd4e7b 902262eb c7f0ef2c a157d28d     {N.`.b".,.....W.
    a160:	b066a73d 48113175 e3f87796 d0abe946     =.f.u1.H.w..F...
    a170:	be946e3f 3539ed0a 898bad83 c3bcb240     ?n....95....@...
    a180:	5f4a371f 9a9cf685 44c5d6c1 e1de5920     .7J_.......D Y..
    a190:	afa51b8f cd4e7b42 2262eb60 f0ef2c90     ....B{N.`.b".,..
    a1a0:	3bcb2408 f4a371fc a9cf6855 4c5d6c19     .$.;.q..Uh...l]L
    a1b0:	1de59204 fa51b8fe d4e7b42a 262eb60c     ......Q.*......&
    a1c0:	0ef2c902 7d28dc7f 6a73da15 13175b06     ......(}..sj.[..
    a1d0:	44c5d6c1 e1de5920 afa51b8f cd4e7b42     ...D Y......B{N.
    a1e0:	2262eb60 f0ef2c90 57d28dc7 66a73da1     `.b".,.....W.=.f
    a1f0:	113175b0 f8779648 abe946e3 33539ed0     .u1.H.w..F....S3
    a200:	c5d6c19a de592044 a51b8fe1 4e7b42af     ....D Y......B{N
    a210:	62eb60cd ef2c9022 d28dc7f0 a73da157     .`.b".,.....W.=.
    a220:	3175b066 77964811 e946e3f8 539ed0ab     f.u1.H.w..F....S
    a230:	bad83353 cb240898 a371fc3b cf6855f4     S3....$.;.q..Uh.
    a240:	5d6c19a9 e592044c 51b8fe1d e7b42afa     ..l]L......Q.*..
    a250:	2eb60cd4 f2c90226 28dc7f0e 73da157d     ....&......(}..s
    a260:	c7f0ef2c a157d28d b066a73d 48113175     ,.....W.=.f.u1.H
    a270:	e3f87796 d0abe946 d833539e 240898ba     .w..F....S3....$
    a280:	71fc3bcb 6855f4a3 6c19a9cf 92044c5d     .;.q..Uh...l]L..
    a290:	b8fe1de5 b42afa51 b60cd4e7 c902262e     ....Q.*......&..
    a2a0:	dc7f0ef2 da157d28 5b066a73 64811317     ....(}..sj.[...d
    a2b0:	6e3f8779 ed0abe94 ad833539 b240898b     y.?n....95....@.
    a2c0:	39ed0abe 8bad8335 bcb24089 4a371fc3     ...95....@....7J
    a2d0:	9cf6855f c5d6c19a de592044 a51b8fe1     _.......D Y.....
    a2e0:	4e7b42af 62eb60cd ef2c9022 d28dc7f0     .B{N.`.b".,.....
    a2f0:	46e3f877 9ed0abe9 bad83353 cb240898     w..F....S3....$.
    a300:	a371fc3b cf6855f4 5d6c19a9 e592044c     ;.q..Uh...l]L...
    a310:	51b8fe1d e7b42afa 2eb60cd4 f2c90226     ...Q.*......&...
    a320:	33539ed0 0898bad8 fc3bcb24 55f4a371     ..S3....$.;.q..U
    a330:	19a9cf68 044c5d6c fe1de592 2afa51b8     h...l]L......Q.*
    a340:	0cd4e7b4 02262eb6 7f0ef2c9 157d28dc     ......&......(}.
    a350:	4c5d6c19 1de59204 fa51b8fe d4e7b42a     .l]L......Q.*...
    a360:	262eb60c 0ef2c902 7d28dc7f 6a73da15     ...&......(}..sj
    a370:	13175b06 87796481 be946e3f 3539ed0a     .[...dy.?n....95
    a380:	cd4e7b42 2262eb60 f0ef2c90 57d28dc7     B{N.`.b".,.....W
    a390:	66a73da1 113175b0 f8779648 abe946e3     .=.f.u1.H.w..F..
    a3a0:	33539ed0 0898bad8 fc3bcb24 55f4a371     ..S3....$.;.q..U
    a3b0:	b240898b 371fc3bc f6855f4a d6c19a9c     ..@....7J_......
    a3c0:	592044c5 1b8fe1de 7b42afa5 eb60cd4e     .D Y......B{N.`.
    a3d0:	2c902262 8dc7f0ef 3da157d2 75b066a7     b".,.....W.=.f.u
    a3e0:	cf6855f4 5d6c19a9 e592044c 51b8fe1d     .Uh...l]L......Q
    a3f0:	e7b42afa 2eb60cd4 f2c90226 28dc7f0e     .*......&......(
    a400:	73da157d 175b066a 79648113 946e3f87     }..sj.[...dy.?n.
    a410:	b066a73d 48113175 e3f87796 d0abe946     =.f.u1.H.w..F...
    a420:	d833539e 240898ba 71fc3bcb 6855f4a3     .S3....$.;.q..Uh
    a430:	6c19a9cf 92044c5d b8fe1de5 b42afa51     ...l]L......Q.*.
    a440:	3175b066 77964811 e946e3f8 539ed0ab     f.u1.H.w..F....S
    a450:	98bad833 3bcb2408 f4a371fc a9cf6855     3....$.;.q..Uh..
    a460:	4c5d6c19 1de59204 fa51b8fe d4e7b42a     .l]L......Q.*...
    a470:	4e7b42af 62eb60cd ef2c9022 d28dc7f0     .B{N.`.b".,.....
    a480:	a73da157 3175b066 77964811 e946e3f8     W.=.f.u1.H.w..F.
    a490:	539ed0ab 98bad833 3bcb2408 f4a371fc     ...S3....$.;.q..
    a4a0:	cb240898 a371fc3b cf6855f4 5d6c19a9     ..$.;.q..Uh...l]
    a4b0:	e592044c 51b8fe1d e7b42afa 2eb60cd4     L......Q.*......
    a4c0:	f2c90226 28dc7f0e 73da157d 175b066a     &......(}..sj.[.
    a4d0:	b42afa51 b60cd4e7 c902262e dc7f0ef2     Q.*......&......
    a4e0:	da157d28 5b066a73 64811317 6e3f8779     (}..sj.[...dy.?n
    a4f0:	ed0abe94 ad833539 b240898b 371fc3bc     ....95....@....7
    a500:	3539ed0a 898bad83 c3bcb240 5f4a371f     ..95....@....7J_
    a510:	9a9cf685 44c5d6c1 e1de5920 afa51b8f     .......D Y......
    a520:	cd4e7b42 2262eb60 f0ef2c90 57d28dc7     B{N.`.b".,.....W
    a530:	4a371fc3 9cf6855f c5d6c19a de592044     ..7J_.......D Y.
    a540:	a51b8fe1 4e7b42af 62eb60cd ef2c9022     .....B{N.`.b".,.
    a550:	d28dc7f0 a73da157 3175b066 77964811     ....W.=.f.u1.H.w
    a560:	371fc3bc f6855f4a d6c19a9c 592044c5     ...7J_.......D Y
    a570:	1b8fe1de 7b42afa5 eb60cd4e 2c902262     ......B{N.`.b".,
    a580:	8dc7f0ef 3da157d2 75b066a7 96481131     .....W.=.f.u1.H.
    a590:	48113175 e3f87796 d0abe946 d833539e     u1.H.w..F....S3.
    a5a0:	240898ba 71fc3bcb 6855f4a3 6c19a9cf     ...$.;.q..Uh...l
    a5b0:	92044c5d b8fe1de5 b42afa51 b60cd4e7     ]L......Q.*.....
    a5c0:	c902262e dc7f0ef2 da157d28 5b066a73     .&......(}..sj.[
    a5d0:	64811317 6e3f8779 ed0abe94 ad833539     ...dy.?n....95..
    a5e0:	b240898b 371fc3bc f6855f4a d6c19a9c     ..@....7J_......
    a5f0:	b60cd4e7 c902262e dc7f0ef2 da157d28     .....&......(}..
    a600:	5b066a73 64811317 6e3f8779 ed0abe94     sj.[...dy.?n....
    a610:	ad833539 b240898b 371fc3bc f6855f4a     95....@....7J_..
    a620:	2262eb60 f0ef2c90 57d28dc7 66a73da1     `.b".,.....W.=.f
    a630:	113175b0 f8779648 abe946e3 33539ed0     .u1.H.w..F....S3
    a640:	0898bad8 fc3bcb24 55f4a371 19a9cf68     ....$.;.q..Uh...
    a650:	5d6c19a9 e592044c 51b8fe1d e7b42afa     ..l]L......Q.*..
    a660:	2eb60cd4 f2c90226 28dc7f0e 73da157d     ....&......(}..s
    a670:	175b066a 79648113 946e3f87 39ed0abe     j.[...dy.?n....9
    a680:	dc7f0ef2 da157d28 5b066a73 64811317     ....(}..sj.[...d
    a690:	6e3f8779 ed0abe94 ad833539 b240898b     y.?n....95....@.
    a6a0:	371fc3bc f6855f4a d6c19a9c 592044c5     ...7J_.......D Y
    a6b0:	a371fc3b cf6855f4 5d6c19a9 e592044c     ;.q..Uh...l]L...
    a6c0:	51b8fe1d e7b42afa 2eb60cd4 f2c90226     ...Q.*......&...
    a6d0:	28dc7f0e 73da157d 175b066a 79648113     ...(}..sj.[...dy
    a6e0:	de592044 a51b8fe1 4e7b42af 62eb60cd     D Y......B{N.`.b
    a6f0:	ef2c9022 d28dc7f0 a73da157 3175b066     ".,.....W.=.f.u1
    a700:	77964811 e946e3f8 539ed0ab 98bad833     .H.w..F....S3...
    a710:	a157d28d b066a73d 48113175 e3f87796     ..W.=.f.u1.H.w..
    a720:	d0abe946 d833539e 240898ba 71fc3bcb     F....S3....$.;.q
    a730:	6855f4a3 6c19a9cf 92044c5d b8fe1de5     ..Uh...l]L......
    a740:	2044c5d6 8fe1de59 42afa51b 60cd4e7b     ..D Y......B{N.`
    a750:	902262eb c7f0ef2c a157d28d b066a73d     .b".,.....W.=.f.
    a760:	48113175 e3f87796 d0abe946 d833539e     u1.H.w..F....S3.
    a770:	5f4a371f 9a9cf685 44c5d6c1 e1de5920     .7J_.......D Y..
    a780:	afa51b8f cd4e7b42 2262eb60 f0ef2c90     ....B{N.`.b".,..
    a790:	57d28dc7 66a73da1 113175b0 f8779648     ...W.=.f.u1.H.w.

0000a7a0 <hop_interval_lut>:
    a7a0:	19130100 101f0f1c 1b1a210e 05081422     .........!.."...
    a7b0:	02231807 1d201e0d 0b0a0311 06151704     ..#... .........
    a7c0:	120c0916 00000024 00000001 00000001     ....$...........
    a7d0:	00000001 00000001 097a0962 1d4209b0     ........b.z...B.
    a7e0:	ffffffff 0303ffff 1612feaa 0010feaa     ................
    a7f0:	1642aa02 ffffffff 0303ffff 160bfeaa     ..B.............
    a800:	0010feaa 5953ff02 096c434e 099e0985     ......SYNCl.....
    a810:	37313032 2d33302d 00003252                       2017-03-R2.

0000a81b <index1.3911>:
    a81b:	03010200 03000100 01020001 03010100              ..............

0000a829 <index2.3912>:
    a829:	04020301 04020304 03040304 387b0203     ..............{8
    a839:	37346361 2d383861 36326363 6161342d     ac47a88-cc26-4aa
    a849:	38382d39 342d6237 38616332 37306663     9-887b-42ca8cf07
    a859:	7d333661 68000000                                a63}...

0000a860 <channels>:
    a860:	09720968 09a50977                       h.r.w...

0000a868 <follow_handler.4002>:
    a868:	00008335 00008355 00008659 000084b1     5...U...Y.......
    a878:	00008331 00008331 00008331              1...1...1...

0000a884 <continuous_rx_handler.4003>:
    a884:	0000834d 00008355 00008579 00008331     M...U...y...1...
    a894:	00008331 00008331                       1...1...

0000a89c <jam_handler.4004>:
    a89c:	00008335 00008355 000085f5 000084f9     5...U...........
    a8ac:	0000840d 00008519                       ........

0000a8b4 <iap_entry>:
    a8b4:	1fff1ff1                                ....

0000a8b8 <abExtendedOsFeatureDescriptor>:
    a8b8:	00000028 00040100 00000001 00000000     (...............
    a8c8:	49570100 4253554e 00000000 00000000     ..WINUSB........
    a8d8:	00000000 00000000                       ........

0000a8e0 <_init>:
    a8e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a8e2:	bf00      	nop
    a8e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a8e6:	bc08      	pop	{r3}
    a8e8:	469e      	mov	lr, r3
    a8ea:	4770      	bx	lr

0000a8ec <__init_array_start>:
    a8ec:	00004371 	.word	0x00004371

0000a8f0 <__frame_dummy_init_array_entry>:
    a8f0:	00004155                                UA..

0000a8f4 <_fini>:
    a8f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a8f6:	bf00      	nop
    a8f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a8fa:	bc08      	pop	{r3}
    a8fc:	469e      	mov	lr, r3
    a8fe:	4770      	bx	lr

0000a900 <__fini_array_start>:
    a900:	00004125 	.word	0x00004125

0000a904 <__fini_array_end>:
    a904:	00000000 	.word	0x00000000
