<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
</head>
<body>

<h1 align="center">Single Cycle Processor Design and Implementation</h1>

<p>This project presents the design and implementation of a single cycle processor using Verilog. The processor executes instructions in a single clock cycle, offering a simplified approach to CPU architecture.</p>

<h2>Features</h2>
<ul>
    <li>Complete single-cycle datapath for basic RISC instructions</li>
    <li>Efficient instruction execution with minimal control complexity</li>
    <li>Simulation and testing support for verification</li>
</ul>

<h2>Usage</h2>
<p>This single cycle processor is designed to execute each instruction within one clock cycle, ideal for understanding the fundamental aspects of processor operation and datapath control in CPU design.</p>

<h2>Acknowledgments</h2>
<ul>
    <li>Reference materials on RISC architecture and single cycle processors</li>
    <li>Open source Verilog resources and simulation tools</li>
</ul>

<h2>Project Diagrams</h2>
<img src="https://github.com/sumair-ce/Single-Cycle-Processor-Verilog/blob/main/Datapath.png?raw=true" style="height: auto;" />
<img src="https://github.com/sumair-ce/Single-Cycle-Processor-Verilog/blob/main/ControlUnit.png?raw=true" style="height: auto; margin-top: 20px;" />

</body>
</html>
