`timescale 1ns / 1ps

module PC(
    input  wire        rst,
    input  wire        clk,
    input  wire [31:0] din,
    output reg  [31:0] pc
);

    // inner logic of PC

endmodule
