\doxysection{stm32f4xx\+\_\+rcc.\+h}
\label{stm32f4xx__rcc_8h_source}\index{Inc/stm32f4xx\_rcc.h@{Inc/stm32f4xx\_rcc.h}}
\textbf{ Go to the documentation of this file.}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00022\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_RCC\_H}}
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_RCC\_H}}
\DoxyCodeLine{00025\ }
\DoxyCodeLine{00026\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00027\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00030\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00031\ \textcolor{preprocessor}{\#include\ "{}stm32f4xx.h"{}}}
\DoxyCodeLine{00032\ }
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00042\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00043\ \{}
\DoxyCodeLine{00044\ \ \ uint32\_t\ SYSCLK\_Frequency;\ }
\DoxyCodeLine{00045\ \ \ uint32\_t\ HCLK\_Frequency;\ \ \ }
\DoxyCodeLine{00046\ \ \ uint32\_t\ PCLK1\_Frequency;\ \ }
\DoxyCodeLine{00047\ \ \ uint32\_t\ PCLK2\_Frequency;\ \ }
\DoxyCodeLine{00048\ \}RCC\_ClocksTypeDef;}
\DoxyCodeLine{00049\ }
\DoxyCodeLine{00050\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00051\ }
\DoxyCodeLine{00059\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_Bypass\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x05)}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSE(HSE)\ (((HSE)\ ==\ RCC\_HSE\_OFF)\ ||\ ((HSE)\ ==\ RCC\_HSE\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HSE)\ ==\ RCC\_HSE\_Bypass))}}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\#define\ RCC\_PLLSource\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ RCC\_PLLSource\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00400000)}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL\_SOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_PLLSource\_HSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_PLLSource\_HSE))}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLM\_VALUE(VALUE)\ ((VALUE)\ <=\ 63)}}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLN\_VALUE(VALUE)\ ((192\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 432))}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLP\_VALUE(VALUE)\ (((VALUE)\ ==\ 2)\ ||\ ((VALUE)\ ==\ 4)\ ||\ ((VALUE)\ ==\ 6)\ ||\ ((VALUE)\ ==\ 8))}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLQ\_VALUE(VALUE)\ ((4\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 15))}}
\DoxyCodeLine{00079\ \ }
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2SN\_VALUE(VALUE)\ ((192\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 432))}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLI2SR\_VALUE(VALUE)\ ((2\ <=\ (VALUE))\ \&\&\ ((VALUE)\ <=\ 7))\ \ \ }}
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSource\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)}}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSource\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000001)}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSource\_PLLCLK\ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000002)}}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SYSCLK\_SOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_SYSCLKSource\_HSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SYSCLKSource\_HSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_SYSCLKSource\_PLLCLK))}}
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_Div1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)}}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_Div2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000080)}}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_Div4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000090)}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_Div8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x000000A0)}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_Div16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x000000B0)}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_Div64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x000000C0)}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_Div128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x000000D0)}}
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_Div256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x000000E0)}}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_Div512\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x000000F0)}}
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HCLK(HCLK)\ (((HCLK)\ ==\ RCC\_SYSCLK\_Div1)\ ||\ ((HCLK)\ ==\ RCC\_SYSCLK\_Div2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_SYSCLK\_Div4)\ ||\ ((HCLK)\ ==\ RCC\_SYSCLK\_Div8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_SYSCLK\_Div16)\ ||\ ((HCLK)\ ==\ RCC\_SYSCLK\_Div64)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_SYSCLK\_Div128)\ ||\ ((HCLK)\ ==\ RCC\_SYSCLK\_Div256)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((HCLK)\ ==\ RCC\_SYSCLK\_Div512))}}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_Div1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_Div2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00001000)}}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_Div4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00001400)}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_Div8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00001800)}}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_Div16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00001C00)}}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PCLK(PCLK)\ (((PCLK)\ ==\ RCC\_HCLK\_Div1)\ ||\ ((PCLK)\ ==\ RCC\_HCLK\_Div2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PCLK)\ ==\ RCC\_HCLK\_Div4)\ ||\ ((PCLK)\ ==\ RCC\_HCLK\_Div8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PCLK)\ ==\ RCC\_HCLK\_Div16))}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x02)}}
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x04)}}
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x08)}}
\DoxyCodeLine{00142\ \textcolor{preprocessor}{\#define\ RCC\_IT\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x10)}}
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\#define\ RCC\_IT\_PLLI2SRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x20)}}
\DoxyCodeLine{00144\ \textcolor{preprocessor}{\#define\ RCC\_IT\_CSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x80)}}
\DoxyCodeLine{00145\ \textcolor{preprocessor}{\#define\ IS\_RCC\_IT(IT)\ ((((IT)\ \&\ (uint8\_t)0xC0)\ ==\ 0x00)\ \&\&\ ((IT)\ !=\ 0x00))}}
\DoxyCodeLine{00146\ \textcolor{preprocessor}{\#define\ IS\_RCC\_GET\_IT(IT)\ (((IT)\ ==\ RCC\_IT\_LSIRDY)\ ||\ ((IT)\ ==\ RCC\_IT\_LSERDY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ RCC\_IT\_HSIRDY)\ ||\ ((IT)\ ==\ RCC\_IT\_HSERDY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00148\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ RCC\_IT\_PLLRDY)\ ||\ ((IT)\ ==\ RCC\_IT\_CSS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IT)\ ==\ RCC\_IT\_PLLI2SRDY))}}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CLEAR\_IT(IT)\ ((((IT)\ \&\ (uint8\_t)0x40)\ ==\ 0x00)\ \&\&\ ((IT)\ !=\ 0x00))}}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_Bypass\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x04)}}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE(LSE)\ (((LSE)\ ==\ RCC\_LSE\_OFF)\ ||\ ((LSE)\ ==\ RCC\_LSE\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00162\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LSE)\ ==\ RCC\_LSE\_Bypass))}}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000100)}}
\DoxyCodeLine{00171\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000200)}}
\DoxyCodeLine{00172\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div2\ \ \ \ \ \ \ \ ((uint32\_t)0x00020300)}}
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div3\ \ \ \ \ \ \ \ ((uint32\_t)0x00030300)}}
\DoxyCodeLine{00174\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div4\ \ \ \ \ \ \ \ ((uint32\_t)0x00040300)}}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div5\ \ \ \ \ \ \ \ ((uint32\_t)0x00050300)}}
\DoxyCodeLine{00176\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div6\ \ \ \ \ \ \ \ ((uint32\_t)0x00060300)}}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div7\ \ \ \ \ \ \ \ ((uint32\_t)0x00070300)}}
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div8\ \ \ \ \ \ \ \ ((uint32\_t)0x00080300)}}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div9\ \ \ \ \ \ \ \ ((uint32\_t)0x00090300)}}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div10\ \ \ \ \ \ \ ((uint32\_t)0x000A0300)}}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div11\ \ \ \ \ \ \ ((uint32\_t)0x000B0300)}}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div12\ \ \ \ \ \ \ ((uint32\_t)0x000C0300)}}
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div13\ \ \ \ \ \ \ ((uint32\_t)0x000D0300)}}
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div14\ \ \ \ \ \ \ ((uint32\_t)0x000E0300)}}
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div15\ \ \ \ \ \ \ ((uint32\_t)0x000F0300)}}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div16\ \ \ \ \ \ \ ((uint32\_t)0x00100300)}}
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div17\ \ \ \ \ \ \ ((uint32\_t)0x00110300)}}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div18\ \ \ \ \ \ \ ((uint32\_t)0x00120300)}}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div19\ \ \ \ \ \ \ ((uint32\_t)0x00130300)}}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div20\ \ \ \ \ \ \ ((uint32\_t)0x00140300)}}
\DoxyCodeLine{00191\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div21\ \ \ \ \ \ \ ((uint32\_t)0x00150300)}}
\DoxyCodeLine{00192\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div22\ \ \ \ \ \ \ ((uint32\_t)0x00160300)}}
\DoxyCodeLine{00193\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div23\ \ \ \ \ \ \ ((uint32\_t)0x00170300)}}
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div24\ \ \ \ \ \ \ ((uint32\_t)0x00180300)}}
\DoxyCodeLine{00195\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div25\ \ \ \ \ \ \ ((uint32\_t)0x00190300)}}
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div26\ \ \ \ \ \ \ ((uint32\_t)0x001A0300)}}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div27\ \ \ \ \ \ \ ((uint32\_t)0x001B0300)}}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div28\ \ \ \ \ \ \ ((uint32\_t)0x001C0300)}}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div29\ \ \ \ \ \ \ ((uint32\_t)0x001D0300)}}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div30\ \ \ \ \ \ \ ((uint32\_t)0x001E0300)}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSource\_HSE\_Div31\ \ \ \ \ \ \ ((uint32\_t)0x001F0300)}}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#define\ IS\_RCC\_RTCCLK\_SOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_RTCCLKSource\_LSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_LSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div7)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div9)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div10)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div12)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div13)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div14)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div15)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div17)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div18)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div19)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div20)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div21)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div22)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div23)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div24)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div25)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div26)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div27)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div28)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div29)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div30)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_RTCCLKSource\_HSE\_Div31))}}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ RCC\_I2S2CLKSource\_PLLI2S\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x00)}}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\#define\ RCC\_I2S2CLKSource\_Ext\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x01)}}
\DoxyCodeLine{00243\ }
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\#define\ IS\_RCC\_I2SCLK\_SOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_I2S2CLKSource\_PLLI2S)\ ||\ ((SOURCE)\ ==\ RCC\_I2S2CLKSource\_Ext))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_GPIOA\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000001)}}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_GPIOB\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000002)}}
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_GPIOC\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000004)}}
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_GPIOD\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000008)}}
\DoxyCodeLine{00256\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_GPIOE\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000010)}}
\DoxyCodeLine{00257\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_GPIOF\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000020)}}
\DoxyCodeLine{00258\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_GPIOG\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000040)}}
\DoxyCodeLine{00259\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_GPIOH\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000080)}}
\DoxyCodeLine{00260\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_GPIOI\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000100)}}
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_CRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00001000)}}
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_FLITF\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00008000)}}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_SRAM1\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00010000)}}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_SRAM2\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00020000)}}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_BKPSRAM\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00040000)}}
\DoxyCodeLine{00266\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_CCMDATARAMEN\ \ \ \ \ \ ((uint32\_t)0x00100000)}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_DMA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00200000)}}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_DMA2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00400000)}}
\DoxyCodeLine{00269\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_ETH\_MAC\ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x02000000)}}
\DoxyCodeLine{00270\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_ETH\_MAC\_Tx\ \ \ \ \ \ \ \ ((uint32\_t)0x04000000)}}
\DoxyCodeLine{00271\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_ETH\_MAC\_Rx\ \ \ \ \ \ \ \ ((uint32\_t)0x08000000)}}
\DoxyCodeLine{00272\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_ETH\_MAC\_PTP\ \ \ \ \ \ \ ((uint32\_t)0x10000000)}}
\DoxyCodeLine{00273\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_OTG\_HS\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x20000000)}}
\DoxyCodeLine{00274\ \textcolor{preprocessor}{\#define\ RCC\_AHB1Periph\_OTG\_HS\_ULPI\ \ \ \ \ \ \ ((uint32\_t)0x40000000)}}
\DoxyCodeLine{00275\ \textcolor{preprocessor}{\#define\ IS\_RCC\_AHB1\_CLOCK\_PERIPH(PERIPH)\ ((((PERIPH)\ \&\ 0x818BEE00)\ ==\ 0x00)\ \&\&\ ((PERIPH)\ !=\ 0x00))}}
\DoxyCodeLine{00276\ \textcolor{preprocessor}{\#define\ IS\_RCC\_AHB1\_RESET\_PERIPH(PERIPH)\ ((((PERIPH)\ \&\ 0xDD9FEE00)\ ==\ 0x00)\ \&\&\ ((PERIPH)\ !=\ 0x00))}}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ IS\_RCC\_AHB1\_LPMODE\_PERIPH(PERIPH)\ ((((PERIPH)\ \&\ 0x81986E00)\ ==\ 0x00)\ \&\&\ ((PERIPH)\ !=\ 0x00))}}
\DoxyCodeLine{00285\ \textcolor{preprocessor}{\#define\ RCC\_AHB2Periph\_DCMI\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000001)}}
\DoxyCodeLine{00286\ \textcolor{preprocessor}{\#define\ RCC\_AHB2Periph\_CRYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000010)}}
\DoxyCodeLine{00287\ \textcolor{preprocessor}{\#define\ RCC\_AHB2Periph\_HASH\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000020)}}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\#define\ RCC\_AHB2Periph\_RNG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000040)}}
\DoxyCodeLine{00289\ \textcolor{preprocessor}{\#define\ RCC\_AHB2Periph\_OTG\_FS\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000080)}}
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#define\ IS\_RCC\_AHB2\_PERIPH(PERIPH)\ ((((PERIPH)\ \&\ 0xFFFFFF0E)\ ==\ 0x00)\ \&\&\ ((PERIPH)\ !=\ 0x00))}}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\#define\ RCC\_AHB3Periph\_FSMC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000001)}}
\DoxyCodeLine{00299\ \textcolor{preprocessor}{\#define\ IS\_RCC\_AHB3\_PERIPH(PERIPH)\ ((((PERIPH)\ \&\ 0xFFFFFFFE)\ ==\ 0x00)\ \&\&\ ((PERIPH)\ !=\ 0x00))}}
\DoxyCodeLine{00307\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_TIM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000001)}}
\DoxyCodeLine{00308\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_TIM3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000002)}}
\DoxyCodeLine{00309\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_TIM4\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000004)}}
\DoxyCodeLine{00310\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_TIM5\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000008)}}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_TIM6\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000010)}}
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_TIM7\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000020)}}
\DoxyCodeLine{00313\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_TIM12\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000040)}}
\DoxyCodeLine{00314\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_TIM13\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000080)}}
\DoxyCodeLine{00315\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_TIM14\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000100)}}
\DoxyCodeLine{00316\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_WWDG\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000800)}}
\DoxyCodeLine{00317\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_SPI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00004000)}}
\DoxyCodeLine{00318\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_SPI3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00008000)}}
\DoxyCodeLine{00319\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_USART2\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00020000)}}
\DoxyCodeLine{00320\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_USART3\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00040000)}}
\DoxyCodeLine{00321\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_UART4\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00080000)}}
\DoxyCodeLine{00322\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_UART5\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00100000)}}
\DoxyCodeLine{00323\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00200000)}}
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_I2C2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00400000)}}
\DoxyCodeLine{00325\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_I2C3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00800000)}}
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_CAN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x02000000)}}
\DoxyCodeLine{00327\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_CAN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x04000000)}}
\DoxyCodeLine{00328\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_PWR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x10000000)}}
\DoxyCodeLine{00329\ \textcolor{preprocessor}{\#define\ RCC\_APB1Periph\_DAC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x20000000)}}
\DoxyCodeLine{00330\ \textcolor{preprocessor}{\#define\ IS\_RCC\_APB1\_PERIPH(PERIPH)\ ((((PERIPH)\ \&\ 0xC9013600)\ ==\ 0x00)\ \&\&\ ((PERIPH)\ !=\ 0x00))}}
\DoxyCodeLine{00338\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_TIM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000001)}}
\DoxyCodeLine{00339\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_TIM8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000002)}}
\DoxyCodeLine{00340\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_USART1\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000010)}}
\DoxyCodeLine{00341\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_USART6\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000020)}}
\DoxyCodeLine{00342\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_ADC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000100)}}
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_ADC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000100)}}
\DoxyCodeLine{00344\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_ADC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000200)}}
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_ADC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000400)}}
\DoxyCodeLine{00346\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_SDIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000800)}}
\DoxyCodeLine{00347\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_SPI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00001000)}}
\DoxyCodeLine{00348\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_SYSCFG\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00004000)}}
\DoxyCodeLine{00349\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_TIM9\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00010000)}}
\DoxyCodeLine{00350\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_TIM10\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00020000)}}
\DoxyCodeLine{00351\ \textcolor{preprocessor}{\#define\ RCC\_APB2Periph\_TIM11\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00040000)}}
\DoxyCodeLine{00352\ \textcolor{preprocessor}{\#define\ IS\_RCC\_APB2\_PERIPH(PERIPH)\ ((((PERIPH)\ \&\ 0xFFF8A0CC)\ ==\ 0x00)\ \&\&\ ((PERIPH)\ !=\ 0x00))}}
\DoxyCodeLine{00353\ \textcolor{preprocessor}{\#define\ IS\_RCC\_APB2\_RESET\_PERIPH(PERIPH)\ ((((PERIPH)\ \&\ 0xFFF8A6CC)\ ==\ 0x00)\ \&\&\ ((PERIPH)\ !=\ 0x00))}}
\DoxyCodeLine{00361\ \textcolor{preprocessor}{\#define\ RCC\_MCO1Source\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)}}
\DoxyCodeLine{00362\ \textcolor{preprocessor}{\#define\ RCC\_MCO1Source\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00200000)}}
\DoxyCodeLine{00363\ \textcolor{preprocessor}{\#define\ RCC\_MCO1Source\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00400000)}}
\DoxyCodeLine{00364\ \textcolor{preprocessor}{\#define\ RCC\_MCO1Source\_PLLCLK\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00600000)}}
\DoxyCodeLine{00365\ \textcolor{preprocessor}{\#define\ RCC\_MCO1Div\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)}}
\DoxyCodeLine{00366\ \textcolor{preprocessor}{\#define\ RCC\_MCO1Div\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x04000000)}}
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#define\ RCC\_MCO1Div\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x05000000)}}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\#define\ RCC\_MCO1Div\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x06000000)}}
\DoxyCodeLine{00369\ \textcolor{preprocessor}{\#define\ RCC\_MCO1Div\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x07000000)}}
\DoxyCodeLine{00370\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO1SOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_MCO1Source\_HSI)\ ||\ ((SOURCE)\ ==\ RCC\_MCO1Source\_LSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00371\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO1Source\_HSE)\ ||\ ((SOURCE)\ ==\ RCC\_MCO1Source\_PLLCLK))}}
\DoxyCodeLine{00372\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00373\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO1DIV(DIV)\ (((DIV)\ ==\ RCC\_MCO1Div\_1)\ ||\ ((DIV)\ ==\ RCC\_MCO1Div\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00374\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ RCC\_MCO1Div\_3)\ ||\ ((DIV)\ ==\ RCC\_MCO1Div\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00375\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ RCC\_MCO1Div\_5))\ }}
\DoxyCodeLine{00383\ \textcolor{preprocessor}{\#define\ RCC\_MCO2Source\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)}}
\DoxyCodeLine{00384\ \textcolor{preprocessor}{\#define\ RCC\_MCO2Source\_PLLI2SCLK\ \ \ \ \ \ \ \ \ ((uint32\_t)0x40000000)}}
\DoxyCodeLine{00385\ \textcolor{preprocessor}{\#define\ RCC\_MCO2Source\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x80000000)}}
\DoxyCodeLine{00386\ \textcolor{preprocessor}{\#define\ RCC\_MCO2Source\_PLLCLK\ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0xC0000000)}}
\DoxyCodeLine{00387\ \textcolor{preprocessor}{\#define\ RCC\_MCO2Div\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x00000000)}}
\DoxyCodeLine{00388\ \textcolor{preprocessor}{\#define\ RCC\_MCO2Div\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x20000000)}}
\DoxyCodeLine{00389\ \textcolor{preprocessor}{\#define\ RCC\_MCO2Div\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x28000000)}}
\DoxyCodeLine{00390\ \textcolor{preprocessor}{\#define\ RCC\_MCO2Div\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x30000000)}}
\DoxyCodeLine{00391\ \textcolor{preprocessor}{\#define\ RCC\_MCO2Div\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)0x38000000)}}
\DoxyCodeLine{00392\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO2SOURCE(SOURCE)\ (((SOURCE)\ ==\ RCC\_MCO2Source\_SYSCLK)\ ||\ ((SOURCE)\ ==\ RCC\_MCO2Source\_PLLI2SCLK)||\ \(\backslash\)}}
\DoxyCodeLine{00393\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SOURCE)\ ==\ RCC\_MCO2Source\_HSE)\ ||\ ((SOURCE)\ ==\ RCC\_MCO2Source\_PLLCLK))}}
\DoxyCodeLine{00394\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00395\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO2DIV(DIV)\ (((DIV)\ ==\ RCC\_MCO2Div\_1)\ ||\ ((DIV)\ ==\ RCC\_MCO2Div\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00396\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ RCC\_MCO2Div\_3)\ ||\ ((DIV)\ ==\ RCC\_MCO2Div\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00397\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DIV)\ ==\ RCC\_MCO2Div\_5))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00405\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x21)}}
\DoxyCodeLine{00406\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x31)}}
\DoxyCodeLine{00407\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x39)}}
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PLLI2SRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x3B)}}
\DoxyCodeLine{00409\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x41)}}
\DoxyCodeLine{00410\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x61)}}
\DoxyCodeLine{00411\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_BORRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x79)}}
\DoxyCodeLine{00412\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PINRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7A)}}
\DoxyCodeLine{00413\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PORRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7B)}}
\DoxyCodeLine{00414\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_SFTRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7C)}}
\DoxyCodeLine{00415\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_IWDGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7D)}}
\DoxyCodeLine{00416\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_WWDGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7E)}}
\DoxyCodeLine{00417\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LPWRRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint8\_t)0x7F)}}
\DoxyCodeLine{00418\ \textcolor{preprocessor}{\#define\ IS\_RCC\_FLAG(FLAG)\ (((FLAG)\ ==\ RCC\_FLAG\_HSIRDY)\ ||\ ((FLAG)\ ==\ RCC\_FLAG\_HSERDY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00419\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_PLLRDY)\ ||\ ((FLAG)\ ==\ RCC\_FLAG\_LSERDY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00420\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_LSIRDY)\ ||\ ((FLAG)\ ==\ RCC\_FLAG\_BORRST)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00421\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_PINRST)\ ||\ ((FLAG)\ ==\ RCC\_FLAG\_PORRST)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00422\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_SFTRST)\ ||\ ((FLAG)\ ==\ RCC\_FLAG\_IWDGRST)||\ \(\backslash\)}}
\DoxyCodeLine{00423\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_WWDGRST)||\ ((FLAG)\ ==\ RCC\_FLAG\_LPWRRST)||\ \(\backslash\)}}
\DoxyCodeLine{00424\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLAG)\ ==\ RCC\_FLAG\_PLLI2SRDY))}}
\DoxyCodeLine{00425\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CALIBRATION\_VALUE(VALUE)\ ((VALUE)\ <=\ 0x1F)}}
\DoxyCodeLine{00434\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00435\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}\ }
\DoxyCodeLine{00436\ }
\DoxyCodeLine{00437\ \textcolor{comment}{/*\ Function\ used\ to\ set\ the\ RCC\ clock\ configuration\ to\ the\ default\ reset\ state\ */}}
\DoxyCodeLine{00438\ \textcolor{keywordtype}{void}\ RCC\_DeInit(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00439\ }
\DoxyCodeLine{00440\ \textcolor{comment}{/*\ Internal/external\ clocks,\ PLL,\ CSS\ and\ MCO\ configuration\ functions\ *********/}}
\DoxyCodeLine{00441\ \textcolor{keywordtype}{void}\ RCC\_HSEConfig(uint8\_t\ RCC\_HSE);}
\DoxyCodeLine{00442\ ErrorStatus\ RCC\_WaitForHSEStartUp(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00443\ \textcolor{keywordtype}{void}\ RCC\_AdjustHSICalibrationValue(uint8\_t\ HSICalibrationValue);}
\DoxyCodeLine{00444\ \textcolor{keywordtype}{void}\ RCC\_HSICmd(FunctionalState\ NewState);}
\DoxyCodeLine{00445\ \textcolor{keywordtype}{void}\ RCC\_LSEConfig(uint8\_t\ RCC\_LSE);}
\DoxyCodeLine{00446\ \textcolor{keywordtype}{void}\ RCC\_LSICmd(FunctionalState\ NewState);}
\DoxyCodeLine{00447\ }
\DoxyCodeLine{00448\ \textcolor{keywordtype}{void}\ RCC\_PLLConfig(uint32\_t\ RCC\_PLLSource,\ uint32\_t\ PLLM,\ uint32\_t\ PLLN,\ uint32\_t\ PLLP,\ uint32\_t\ PLLQ);}
\DoxyCodeLine{00449\ \textcolor{keywordtype}{void}\ RCC\_PLLCmd(FunctionalState\ NewState);}
\DoxyCodeLine{00450\ \textcolor{keywordtype}{void}\ RCC\_PLLI2SConfig(uint32\_t\ PLLI2SN,\ uint32\_t\ PLLI2SR);}
\DoxyCodeLine{00451\ \textcolor{keywordtype}{void}\ RCC\_PLLI2SCmd(FunctionalState\ NewState);}
\DoxyCodeLine{00452\ }
\DoxyCodeLine{00453\ \textcolor{keywordtype}{void}\ RCC\_ClockSecuritySystemCmd(FunctionalState\ NewState);}
\DoxyCodeLine{00454\ \textcolor{keywordtype}{void}\ RCC\_MCO1Config(uint32\_t\ RCC\_MCO1Source,\ uint32\_t\ RCC\_MCO1Div);}
\DoxyCodeLine{00455\ \textcolor{keywordtype}{void}\ RCC\_MCO2Config(uint32\_t\ RCC\_MCO2Source,\ uint32\_t\ RCC\_MCO2Div);}
\DoxyCodeLine{00456\ }
\DoxyCodeLine{00457\ \textcolor{comment}{/*\ System,\ AHB\ and\ APB\ busses\ clocks\ configuration\ functions\ ******************/}}
\DoxyCodeLine{00458\ \textcolor{keywordtype}{void}\ RCC\_SYSCLKConfig(uint32\_t\ RCC\_SYSCLKSource);}
\DoxyCodeLine{00459\ uint8\_t\ RCC\_GetSYSCLKSource(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00460\ \textcolor{keywordtype}{void}\ RCC\_HCLKConfig(uint32\_t\ RCC\_SYSCLK);}
\DoxyCodeLine{00461\ \textcolor{keywordtype}{void}\ RCC\_PCLK1Config(uint32\_t\ RCC\_HCLK);}
\DoxyCodeLine{00462\ \textcolor{keywordtype}{void}\ RCC\_PCLK2Config(uint32\_t\ RCC\_HCLK);}
\DoxyCodeLine{00463\ \textcolor{keywordtype}{void}\ RCC\_GetClocksFreq(RCC\_ClocksTypeDef*\ RCC\_Clocks);}
\DoxyCodeLine{00464\ }
\DoxyCodeLine{00465\ \textcolor{comment}{/*\ Peripheral\ clocks\ configuration\ functions\ **********************************/}}
\DoxyCodeLine{00466\ \textcolor{keywordtype}{void}\ RCC\_RTCCLKConfig(uint32\_t\ RCC\_RTCCLKSource);}
\DoxyCodeLine{00467\ \textcolor{keywordtype}{void}\ RCC\_RTCCLKCmd(FunctionalState\ NewState);}
\DoxyCodeLine{00468\ \textcolor{keywordtype}{void}\ RCC\_BackupResetCmd(FunctionalState\ NewState);}
\DoxyCodeLine{00469\ \textcolor{keywordtype}{void}\ RCC\_I2SCLKConfig(uint32\_t\ RCC\_I2SCLKSource);\ }
\DoxyCodeLine{00470\ }
\DoxyCodeLine{00471\ \textcolor{keywordtype}{void}\ RCC\_AHB1PeriphClockCmd(uint32\_t\ RCC\_AHB1Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{00472\ \textcolor{keywordtype}{void}\ RCC\_AHB2PeriphClockCmd(uint32\_t\ RCC\_AHB2Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{00473\ \textcolor{keywordtype}{void}\ RCC\_AHB3PeriphClockCmd(uint32\_t\ RCC\_AHB3Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{00474\ \textcolor{keywordtype}{void}\ RCC\_APB1PeriphClockCmd(uint32\_t\ RCC\_APB1Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{00475\ \textcolor{keywordtype}{void}\ RCC\_APB2PeriphClockCmd(uint32\_t\ RCC\_APB2Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{00476\ }
\DoxyCodeLine{00477\ \textcolor{keywordtype}{void}\ RCC\_AHB1PeriphResetCmd(uint32\_t\ RCC\_AHB1Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{00478\ \textcolor{keywordtype}{void}\ RCC\_AHB2PeriphResetCmd(uint32\_t\ RCC\_AHB2Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{00479\ \textcolor{keywordtype}{void}\ RCC\_AHB3PeriphResetCmd(uint32\_t\ RCC\_AHB3Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{00480\ \textcolor{keywordtype}{void}\ RCC\_APB1PeriphResetCmd(uint32\_t\ RCC\_APB1Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{00481\ \textcolor{keywordtype}{void}\ RCC\_APB2PeriphResetCmd(uint32\_t\ RCC\_APB2Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{00482\ }
\DoxyCodeLine{00483\ \textcolor{keywordtype}{void}\ RCC\_AHB1PeriphClockLPModeCmd(uint32\_t\ RCC\_AHB1Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{00484\ \textcolor{keywordtype}{void}\ RCC\_AHB2PeriphClockLPModeCmd(uint32\_t\ RCC\_AHB2Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{00485\ \textcolor{keywordtype}{void}\ RCC\_AHB3PeriphClockLPModeCmd(uint32\_t\ RCC\_AHB3Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{00486\ \textcolor{keywordtype}{void}\ RCC\_APB1PeriphClockLPModeCmd(uint32\_t\ RCC\_APB1Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{00487\ \textcolor{keywordtype}{void}\ RCC\_APB2PeriphClockLPModeCmd(uint32\_t\ RCC\_APB2Periph,\ FunctionalState\ NewState);}
\DoxyCodeLine{00488\ }
\DoxyCodeLine{00489\ \textcolor{comment}{/*\ Interrupts\ and\ flags\ management\ functions\ **********************************/}}
\DoxyCodeLine{00490\ \textcolor{keywordtype}{void}\ RCC\_ITConfig(uint8\_t\ RCC\_IT,\ FunctionalState\ NewState);}
\DoxyCodeLine{00491\ FlagStatus\ RCC\_GetFlagStatus(uint8\_t\ RCC\_FLAG);}
\DoxyCodeLine{00492\ \textcolor{keywordtype}{void}\ RCC\_ClearFlag(\textcolor{keywordtype}{void});}
\DoxyCodeLine{00493\ ITStatus\ RCC\_GetITStatus(uint8\_t\ RCC\_IT);}
\DoxyCodeLine{00494\ \textcolor{keywordtype}{void}\ RCC\_ClearITPendingBit(uint8\_t\ RCC\_IT);}
\DoxyCodeLine{00495\ }
\DoxyCodeLine{00496\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00497\ \}}
\DoxyCodeLine{00498\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00499\ }
\DoxyCodeLine{00500\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F4xx\_RCC\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00501\ }
\DoxyCodeLine{00510\ \textcolor{comment}{/*******************\ (C)\ COPYRIGHT\ 2011\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
