Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_12 -L c_reg_fd_v12_0_8 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_pipe_v3_0_8 -L xbip_dsp48_addsub_v3_0_8 -L xbip_addsub_v3_0_8 -L c_addsub_v12_0_17 -L xbip_bram18k_v3_0_8 -L mult_gen_v12_0_20 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_tree_behav xil_defaultlib.tb_tree xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'out' [C:/Users/User/Documents/studia/sem6/reconfigurable-systems/lab4/complex_module/complex_module.srcs/sources_1/new/acc2m.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_17.c_addsub_v12_0_17_viv_comp
Compiling package xbip_utils_v3_0_12.xbip_utils_v3_0_12_pkg
Compiling package xbip_pipe_v3_0_8.xbip_pipe_v3_0_8_viv_comp
Compiling package xbip_addsub_v3_0_8.xbip_addsub_v3_0_8_viv_comp
Compiling package c_addsub_v12_0_17.c_addsub_v12_0_17_pkg
Compiling package c_addsub_v12_0_17.c_addsub_v12_0_17_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_8.xbip_dsp48_addsub_v3_0_8_viv_com...
Compiling package ieee.std_logic_arith
Compiling package xbip_dsp48_addsub_v3_0_8.xbip_dsp48_addsub_v3_0_8_pkg
Compiling package xbip_dsp48_wrapper_v3_0_5.xbip_dsp48_wrapper_v3_0_5_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_20.mult_gen_v12_0_20_viv_comp
Compiling package mult_gen_v12_0_20.mult_gen_v12_0_20_pkg
Compiling package mult_gen_v12_0_20.dsp_pkg
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(inmodereg=0,mreg=0,use_...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_8.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_8.xbip_dsp48_addsub_v3_0_8_viv [\xbip_dsp48_addsub_v3_0_8_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_8.xbip_addsub_v3_0_8_viv [\xbip_addsub_v3_0_8_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_8.xbip_pipe_v3_0_8_viv [\xbip_pipe_v3_0_8_viv(c_latency=...]
Compiling architecture synth of entity c_addsub_v12_0_17.c_addsub_v12_0_17_viv [\c_addsub_v12_0_17_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_17.c_addsub_v12_0_17 [\c_addsub_v12_0_17(c_xdevicefami...]
Compiling architecture adder1_arch of entity xil_defaultlib.adder1 [adder1_default]
Compiling module xil_defaultlib.register(N=12)
Compiling module xil_defaultlib.delay_line(N=12,DELAY=2)
Compiling module xil_defaultlib.register(N=1)
Compiling module xil_defaultlib.delay_line(N=1,DELAY=2)
Compiling architecture xilinx of entity mult_gen_v12_0_20.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.mult_gen_v12_0_20_viv [\mult_gen_v12_0_20_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.mult_gen_v12_0_20 [\mult_gen_v12_0_20(c_xdevicefami...]
Compiling architecture mul1_arch of entity xil_defaultlib.mul1 [mul1_default]
Compiling module xil_defaultlib.accm
Compiling architecture synth of entity xbip_addsub_v3_0_8.xbip_addsub_v3_0_8_viv [\xbip_addsub_v3_0_8_viv(c_xdevic...]
Compiling architecture synth of entity c_addsub_v12_0_17.c_addsub_v12_0_17_viv [\c_addsub_v12_0_17_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_17.c_addsub_v12_0_17 [\c_addsub_v12_0_17(c_xdevicefami...]
Compiling architecture adder2_arch of entity xil_defaultlib.adder2 [adder2_default]
Compiling architecture synth of entity xbip_addsub_v3_0_8.xbip_addsub_v3_0_8_viv [\xbip_addsub_v3_0_8_viv(c_xdevic...]
Compiling architecture synth of entity c_addsub_v12_0_17.c_addsub_v12_0_17_viv [\c_addsub_v12_0_17_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_17.c_addsub_v12_0_17 [\c_addsub_v12_0_17(c_xdevicefami...]
Compiling architecture adder3_arch of entity xil_defaultlib.adder3 [adder3_default]
Compiling architecture xilinx of entity mult_gen_v12_0_20.op_resize [\op_resize(ai_width=15,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.mult_gen_v12_0_20_viv [\mult_gen_v12_0_20_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_20.mult_gen_v12_0_20 [\mult_gen_v12_0_20(c_xdevicefami...]
Compiling architecture mul2_arch of entity xil_defaultlib.mul2 [mul2_default]
Compiling module xil_defaultlib.acc2m
Compiling architecture synth of entity xbip_addsub_v3_0_8.xbip_addsub_v3_0_8_viv [\xbip_addsub_v3_0_8_viv(c_xdevic...]
Compiling architecture synth of entity c_addsub_v12_0_17.c_addsub_v12_0_17_viv [\c_addsub_v12_0_17_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_17.c_addsub_v12_0_17 [\c_addsub_v12_0_17(c_xdevicefami...]
Compiling architecture adder4_arch of entity xil_defaultlib.adder4 [adder4_default]
Compiling module xil_defaultlib.tree
Compiling module xil_defaultlib.tb_tree
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tree_behav
