# 6T-SRAM-Cell-Design
I have design 6T SRAM cell, with the goal of improved PPA at 65nm technology node.
And created the memory array of 64x64 bitcell array.Charaterization and layout making is primary focus.
