# ECE552 Project

## Phase 1

### Modules Needed

- ALU (lw sw opcode to do)
- Flag Register (to be discussed) DONE
- Data Memory (whl working on)
- Branch Mux (to be discussed)
- Instruction Fetch , hz working on
- Instruction Decode , tzq working on
- cpu (to be discussed)
