Testbench.vhd
	the generic testbench.

SerialAdder.vhd
	the design to be verified.

DUT.vhd
	the DUT wrapper for the design
	  (instantiated in testbench)

compile_ghdl.sh
	compile script for ghdl.

TRACEFILE.txt
	3 column trace file.
