{'cnt128d_rd': {'CDeps': [[[], ['rstn'], ['cnt128d_rd_valid']],
                          [[], ['rstn']]],
                'CLines': [[None, '127:C', '128:C'], [None, '127:C']],
                'Clocked': True,
                'DDeps': [['cnt128d_rd'], []],
                'DLines': ['128:D', '127:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f052b757910>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f052b757510>]},
 'cnt128d_rd_valid': {'CDeps': [[[], ['rstn']],
                                [[], ['rstn'], ['cnt128d_rd_valid_start']],
                                [[],
                                 ['rstn'],
                                 ['cnt128d_rd_valid_start'],
                                 ['cnt128d_rd_valid_stop']]],
                      'CLines': [[None, '121:C'],
                                 [None, '121:C', '122:C'],
                                 [None, '121:C', '122:C', '123:C']],
                      'Clocked': True,
                      'DDeps': [[], [], []],
                      'DLines': ['121:D', '122:D', '123:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f052b750b50>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f052b750ed0>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f052b757290>]},
 'cnt128d_rd_valid_start': {'CDeps': [],
                            'CLines': [],
                            'Clocked': False,
                            'DDeps': [['indicator_pos_edge',
                                       'indicator_neg_edge']],
                            'DLines': ['117:D'],
                            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f052b750390>]},
 'cnt128d_rd_valid_stop': {'CDeps': [],
                           'CLines': [],
                           'Clocked': False,
                           'DDeps': [['cnt128d_rd']],
                           'DLines': ['118:D'],
                           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f052b750710>]},
 'cnt128d_wr': {'CDeps': [[[], ['rstn']], [[], ['rstn'], ['inp_valid']]],
                'CLines': [[None, '100:C'], [None, '100:C', '101:C']],
                'Clocked': True,
                'DDeps': [[], ['cnt128d_wr']],
                'DLines': ['100:D', '101:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f052ba37990>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f052ba37d50>]},
 'indicator': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['cnt128d_wr']],
               'DLines': ['109:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f052b37d590>]},
 'indicator_1d': {'CDeps': [[[], ['rstn']], [[], ['rstn']]],
                  'CLines': [[None, '111:C'], [None, '111:C']],
                  'Clocked': True,
                  'DDeps': [['indicator'], []],
                  'DLines': ['112:D', '111:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f052b37dc10>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f052b37d9d0>]},
 'indicator_neg_edge': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['indicator', 'indicator_1d']],
                        'DLines': ['115:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f052b750050>]},
 'indicator_pos_edge': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['indicator', 'indicator_1d']],
                        'DLines': ['114:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f052b37de50>]},
 'mem_data': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['rd_DATA']],
              'DLines': ['138:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f052b75b650>]},
 'mem_valid': {'CDeps': [[[], ['rstn']], [[], ['rstn']]],
               'CLines': [[None, '135:C'], [None, '135:C']],
               'Clocked': True,
               'DDeps': [[], ['cnt128d_rd_valid']],
               'DLines': ['135:D', '136:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f052b75b210>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f052b75b450>]},
 'rd_ADDR': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['cnt128d_rd', 'cnt128d_rd', 'cnt128d_rd']],
             'DLines': ['130:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f052b757c90>]},
 'rd_CSN': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['cnt128d_rd_valid']],
            'DLines': ['131:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f052b757dd0>]},
 'wr_ADDR': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['cnt128d_wr']],
             'DLines': ['104:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f052b37d0d0>]},
 'wr_CSN': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['inp_valid']],
            'DLines': ['105:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f052b37d250>]},
 'wr_DATA': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['N', 'inp_data']],
             'DLines': ['103:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f052ba37f10>]},
 'wr_WEN': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['inp_valid']],
            'DLines': ['106:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f052b37d3d0>]}}
