#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 23 21:34:05 2025
# Process ID: 8968
# Current directory: E:/vivado files/I_CHIP_2024/microblaze_accelerator_interface
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13216 E:\vivado files\I_CHIP_2024\microblaze_accelerator_interface\microblaze_accelerator_interface.xpr
# Log file: E:/vivado files/I_CHIP_2024/microblaze_accelerator_interface/vivado.log
# Journal file: E:/vivado files/I_CHIP_2024/microblaze_accelerator_interface\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/vivado files/I_CHIP_2024/microblaze_accelerator_interface/microblaze_accelerator_interface.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/vivado files/I_CHIP_2024/axi master and slave implementation/matrix_convolution_ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/vivado files/I_CHIP_2024/axi master and slave implementation/matrix_convolution_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'accelerator_soc.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
accelerator_soc_hardware_acceletor_w_0_0

open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 889.414 ; gain = 259.832
update_compile_order -fileset sources_1
open_bd_design {E:/vivado files/I_CHIP_2024/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/accelerator_soc.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding cell -- xilinx.com:user:hardware_acceletor_wrapper:1.0 - hardware_acceletor_w_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /hardware_acceletor_w_0/interrupt_0(undef) and /axi_intc_0/intr(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_intc_0/irq(intr) and /microblaze_0/Interrupt(undef)
Successfully read diagram <accelerator_soc> from BD file <E:/vivado files/I_CHIP_2024/microblaze_accelerator_interface/microblaze_accelerator_interface.srcs/sources_1/bd/accelerator_soc/accelerator_soc.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1623.414 ; gain = 0.000
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 23 21:35:25 2025...
