# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.FIR_Filter_tb
# vsim -gui work.FIR_Filter_tb 
# Start time: 22:28:33 on Feb 26,2025
# Loading sv_std.std
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
add wave -position insertpoint  \
sim:/FIR_Filter_tb/clk \
sim:/FIR_Filter_tb/data_in \
sim:/FIR_Filter_tb/data_out \
sim:/FIR_Filter_tb/reset_n \
sim:/FIR_Filter_tb/signal
run 80000000000
# ** Warning: (vsim-PLI-3407) Too many data words read on line 128 of file "lpFilterTaps.txt". (Current address [127], address range [0:126])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv(28)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/FIR
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 128 of file "lpFilterTaps.txt". (Current address [127], address range [0:126])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv(28)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/FIR
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
add wave -position insertpoint  \
sim:/FIR_Filter_tb/FIR/taps
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 128 of file "lpFilterTaps.txt". (Current address [127], address range [0:126])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv(28)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/FIR
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
add wave -position insertpoint  \
sim:/FIR_Filter_tb/FIR/delay
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 128 of file "lpFilterTaps.txt". (Current address [127], address range [0:126])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv(28)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/FIR
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
add wave -position insertpoint  \
sim:/FIR_Filter_tb/counts
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 128 of file "lpFilterTaps.txt". (Current address [127], address range [0:126])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv(28)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/FIR
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 128 of file "lpFilterTaps.txt". (Current address [127], address range [0:126])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv(28)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/FIR
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 128 of file "lpFilterTaps.txt". (Current address [127], address range [0:126])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv(28)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/FIR
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 128 of file "lpFilterTaps.txt". (Current address [127], address range [0:126])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv(28)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/FIR
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 128 of file "lpFilterTaps.txt". (Current address [127], address range [0:126])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv(28)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/FIR
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 128 of file "lpFilterTaps.txt". (Current address [127], address range [0:126])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv(28)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/FIR
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 128 of file "lpFilterTaps.txt". (Current address [127], address range [0:126])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv(28)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/FIR
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 128 of file "lpFilterTaps.txt". (Current address [127], address range [0:126])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv(28)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/FIR
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 128 of file "lpFilterTaps.txt". (Current address [127], address range [0:126])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv(28)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/FIR
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 128 of file "lpFilterTaps.txt". (Current address [127], address range [0:126])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/fir_pipeline.sv(28)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/FIR
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3406) Too many digits (33) in data on line 1 of file "chirp_output_binary.txt". (Max is 32.)    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3406) Too many digits (33) in data on line 1 of file "chirp_output_binary.txt". (Max is 32.)    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3406) Too many digits (33) in data on line 1 of file "chirp_output_binary.txt". (Max is 32.)    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
restart -f
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3406) Too many digits (33) in data on line 1 of file "chirp_output_binary.txt". (Max is 32.)    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
restart -f
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
restart -f
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
add wave -position insertpoint  \
sim:/FIR_Filter_tb/data_out
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# Compile of counter.sv was successful.
# Compile of FIR_Filter_tb.sv was successful.
# Compile of fir_pipeline.sv was successful.
# Compile of SineWave.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FIR_Filter_tb
# Loading work.fir_pipeline
# Loading work.SineWave
# Loading work.counter
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (16) for port 'r_data'. The port definition is at: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine File: C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv Line: 34
run 80000000000
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: (vsim-PLI-3407) Too many data words read on line 513 of file "binary_signal.txt". (Current address [512], address range [0:511])    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/SineWave.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /FIR_Filter_tb/sine
# ** Note: $stop    : C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv(74)
#    Time: 20000200 ns  Iteration: 0  Instance: /FIR_Filter_tb
# Break in Module FIR_Filter_tb at C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Parallel Pipelined FIR Filter/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv line 74
# End time: 02:17:32 on Feb 27,2025, Elapsed time: 3:48:59
# Errors: 0, Warnings: 3
