<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/ppc/globals_ppc.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../aarch64/macroAssembler_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="../x86/methodHandles_x86.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/ppc/globals_ppc.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
  1 /*
  2  * Copyright (c) 2002, 2020, Oracle and/or its affiliates. All rights reserved.
<span class="line-modified">  3  * Copyright (c) 2012, 2018 SAP SE. All rights reserved.</span>
  4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  5  *
  6  * This code is free software; you can redistribute it and/or modify it
  7  * under the terms of the GNU General Public License version 2 only, as
  8  * published by the Free Software Foundation.
  9  *
 10  * This code is distributed in the hope that it will be useful, but WITHOUT
 11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 13  * version 2 for more details (a copy is included in the LICENSE file that
 14  * accompanied this code).
 15  *
 16  * You should have received a copy of the GNU General Public License version
 17  * 2 along with this work; if not, write to the Free Software Foundation,
 18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 19  *
 20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 21  * or visit www.oracle.com if you need additional information or have any
 22  * questions.
 23  *
</pre>
<hr />
<pre>
 98   product(bool, ReoptimizeCallSequences, true,                              \
 99           &quot;Reoptimize code-sequences of calls at runtime.&quot;)                 \
100                                                                             \
101   /* Power 8: Configure Data Stream Control Register. */                    \
102   product(uint64_t,DSCR_PPC64, (uintx)-1,                                   \
103           &quot;Power8 or later: Specify encoded value for Data Stream Control &quot; \
104           &quot;Register&quot;)                                                       \
105   product(uint64_t,DSCR_DPFD_PPC64, 8,                                      \
106           &quot;Power8 or later: DPFD (default prefetch depth) value of the &quot;    \
107           &quot;Data Stream Control Register.&quot;                                   \
108           &quot; 0: hardware default, 1: none, 2-7: min-max, 8: don&#39;t touch&quot;)    \
109   product(uint64_t,DSCR_URG_PPC64, 8,                                       \
110           &quot;Power8 or later: URG (depth attainment urgency) value of the &quot;   \
111           &quot;Data Stream Control Register.&quot;                                   \
112           &quot; 0: hardware default, 1: none, 2-7: min-max, 8: don&#39;t touch&quot;)    \
113                                                                             \
114   product(bool, UseLoadInstructionsForStackBangingPPC64, false,             \
115           &quot;Use load instructions for stack banging.&quot;)                       \
116                                                                             \
117   /* special instructions */                                                \


118                                                                             \
119   product(bool, UseCountLeadingZerosInstructionsPPC64, true,                \
120           &quot;Use count leading zeros instructions.&quot;)                          \
121                                                                             \
122   product(bool, UseCountTrailingZerosInstructionsPPC64, false,              \
123           &quot;Use count trailing zeros instructions.&quot;)                         \
124                                                                             \
125   product(bool, UseExtendedLoadAndReserveInstructionsPPC64, false,          \
126           &quot;Use extended versions of load-and-reserve instructions.&quot;)        \
127                                                                             \
128   product(bool, UseRotateAndMaskInstructionsPPC64, true,                    \
129           &quot;Use rotate and mask instructions.&quot;)                              \
130                                                                             \
131   product(bool, UseStaticBranchPredictionInCompareAndSwapPPC64, true,       \
132           &quot;Use static branch prediction hints in CAS operations.&quot;)          \
133   product(bool, UseStaticBranchPredictionForUncommonPathsPPC64, false,      \
134           &quot;Use static branch prediction hints for uncommon paths.&quot;)         \
135                                                                             \
136   product(bool, UsePower6SchedulerPPC64, false,                             \
137           &quot;Use Power6 Scheduler.&quot;)                                          \
</pre>
</td>
<td>
<hr />
<pre>
  1 /*
  2  * Copyright (c) 2002, 2020, Oracle and/or its affiliates. All rights reserved.
<span class="line-modified">  3  * Copyright (c) 2012, 2020 SAP SE. All rights reserved.</span>
  4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  5  *
  6  * This code is free software; you can redistribute it and/or modify it
  7  * under the terms of the GNU General Public License version 2 only, as
  8  * published by the Free Software Foundation.
  9  *
 10  * This code is distributed in the hope that it will be useful, but WITHOUT
 11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 13  * version 2 for more details (a copy is included in the LICENSE file that
 14  * accompanied this code).
 15  *
 16  * You should have received a copy of the GNU General Public License version
 17  * 2 along with this work; if not, write to the Free Software Foundation,
 18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 19  *
 20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 21  * or visit www.oracle.com if you need additional information or have any
 22  * questions.
 23  *
</pre>
<hr />
<pre>
 98   product(bool, ReoptimizeCallSequences, true,                              \
 99           &quot;Reoptimize code-sequences of calls at runtime.&quot;)                 \
100                                                                             \
101   /* Power 8: Configure Data Stream Control Register. */                    \
102   product(uint64_t,DSCR_PPC64, (uintx)-1,                                   \
103           &quot;Power8 or later: Specify encoded value for Data Stream Control &quot; \
104           &quot;Register&quot;)                                                       \
105   product(uint64_t,DSCR_DPFD_PPC64, 8,                                      \
106           &quot;Power8 or later: DPFD (default prefetch depth) value of the &quot;    \
107           &quot;Data Stream Control Register.&quot;                                   \
108           &quot; 0: hardware default, 1: none, 2-7: min-max, 8: don&#39;t touch&quot;)    \
109   product(uint64_t,DSCR_URG_PPC64, 8,                                       \
110           &quot;Power8 or later: URG (depth attainment urgency) value of the &quot;   \
111           &quot;Data Stream Control Register.&quot;                                   \
112           &quot; 0: hardware default, 1: none, 2-7: min-max, 8: don&#39;t touch&quot;)    \
113                                                                             \
114   product(bool, UseLoadInstructionsForStackBangingPPC64, false,             \
115           &quot;Use load instructions for stack banging.&quot;)                       \
116                                                                             \
117   /* special instructions */                                                \
<span class="line-added">118   product(bool, UseVectorByteReverseInstructionsPPC64, false,               \</span>
<span class="line-added">119           &quot;Use Power9 xxbr* vector byte reverse instructions.&quot;)             \</span>
120                                                                             \
121   product(bool, UseCountLeadingZerosInstructionsPPC64, true,                \
122           &quot;Use count leading zeros instructions.&quot;)                          \
123                                                                             \
124   product(bool, UseCountTrailingZerosInstructionsPPC64, false,              \
125           &quot;Use count trailing zeros instructions.&quot;)                         \
126                                                                             \
127   product(bool, UseExtendedLoadAndReserveInstructionsPPC64, false,          \
128           &quot;Use extended versions of load-and-reserve instructions.&quot;)        \
129                                                                             \
130   product(bool, UseRotateAndMaskInstructionsPPC64, true,                    \
131           &quot;Use rotate and mask instructions.&quot;)                              \
132                                                                             \
133   product(bool, UseStaticBranchPredictionInCompareAndSwapPPC64, true,       \
134           &quot;Use static branch prediction hints in CAS operations.&quot;)          \
135   product(bool, UseStaticBranchPredictionForUncommonPathsPPC64, false,      \
136           &quot;Use static branch prediction hints for uncommon paths.&quot;)         \
137                                                                             \
138   product(bool, UsePower6SchedulerPPC64, false,                             \
139           &quot;Use Power6 Scheduler.&quot;)                                          \
</pre>
</td>
</tr>
</table>
<center><a href="../aarch64/macroAssembler_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="../x86/methodHandles_x86.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>