Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jan  2 02:20:15 2024
| Host         : Desktop-Tyke running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         2           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-18  Warning           Missing input or output delay                                     2           
TIMING-20  Warning           Non-clocked latch                                                 1000        
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17014)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8557)
5. checking no_input_delay (23)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17014)
----------------------------
 There are 562 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[4] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[5] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[6] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[7] (HIGH)

 There are 252 register/latch pins with no clock driven by root clock pin: clk2/pwm_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mode_sel/en3_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mode_sel/en4_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: model2/player/beat1/pwm_reg/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music1/write_en1_reg/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[0]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[10]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[11]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[12]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[13]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[14]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[15]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[1]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[2]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[3]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[4]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[5]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[6]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[7]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[8]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_number_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/music_replayer/beat1/pwm_reg/Q (HIGH)

 There are 1095 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/studyer/beat1/pwm_reg/Q (HIGH)

 There are 401 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music1/write_en1_reg/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[0]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[10]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[11]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[12]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[13]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[14]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[15]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[1]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[2]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[3]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[4]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[5]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[6]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[7]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[8]/Q (HIGH)

 There are 404 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_number_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/music_replayer/beat1/pwm_reg/Q (HIGH)

 There are 1096 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/studyer/beat1/pwm_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8557)
---------------------------------------------------
 There are 8557 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.412        0.000                      0                  618        0.121        0.000                      0                  598        3.000        0.000                       0                   329  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                ------------       ----------      --------------
nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_core                                  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_core                                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_core                                  {0.000 5.000}      10.000          100.000         
vga_display_inst/clk_gen_inst/inst/inclk0            {0.000 5.000}      10.000          100.000         
  c0_clk_gen                                         {0.000 20.000}     40.000          25.000          
  clkfbout_clk_gen                                   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_core                                        5.412        0.000                      0                  269        0.121        0.000                      0                  269        4.500        0.000                       0                   155  
  clk_out2_clk_core                                        5.748        0.000                      0                  218        0.122        0.000                      0                  218        4.500        0.000                       0                   138  
  clkfbout_clk_core                                                                                                                                                                                    7.845        0.000                       0                     3  
vga_display_inst/clk_gen_inst/inst/inclk0                                                                                                                                                              3.000        0.000                       0                     1  
  c0_clk_gen                                              33.443        0.000                      0                   36        0.174        0.000                      0                   36       19.500        0.000                       0                    28  
  clkfbout_clk_gen                                                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_core  clk_out1_clk_core        8.751        0.000                      0                   10                                                                        
clk_out1_clk_core  clk_out2_clk_core        7.152        0.000                      0                   11        0.429        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_core  clk_out1_clk_core        7.940        0.000                      0                   41        0.454        0.000                      0                   41  
**async_default**  clk_out2_clk_core  clk_out2_clk_core        7.533        0.000                      0                   33        0.382        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out2_clk_core  clk_out1_clk_core  
(none)             clk_out1_clk_core  clk_out2_clk_core  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             c0_clk_gen                            
(none)             clk_out2_clk_core                     
(none)             clkfbout_clk_core                     
(none)             clkfbout_clk_gen                      
(none)                                c0_clk_gen         
(none)                                clk_out1_clk_core  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
  To Clock:  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.412ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 1.842ns (43.723%)  route 2.371ns (56.277%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 7.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    -2.397    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518    -1.879 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/Q
                         net (fo=2, routed)           1.175    -0.704    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_wr[0]
    SLICE_X51Y3          LUT4 (Prop_lut4_I0_O)        0.124    -0.580 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[0].gm1.m1_i_1__0/O
                         net (fo=1, routed)           0.000    -0.580    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg_0[0]
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.048 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.048    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet_3
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.223 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.814     1.037    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2
    SLICE_X52Y6          LUT5 (Prop_lut5_I0_O)        0.397     1.434 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.382     1.816    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X52Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.452     7.071    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X52Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.492     7.563    
                         clock uncertainty           -0.074     7.489    
    SLICE_X52Y6          FDPE (Setup_fdpe_C_D)       -0.261     7.228    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          7.228    
                         arrival time                          -1.816    
  -------------------------------------------------------------------
                         slack                                  5.412    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 1.087ns (26.564%)  route 3.005ns (73.436%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 7.132 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.632    -2.337    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X58Y13         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.881 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[2]/Q
                         net (fo=5, routed)           0.973    -0.908    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_1_[2]
    SLICE_X58Y12         LUT4 (Prop_lut4_I0_O)        0.124    -0.784 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2/O
                         net (fo=4, routed)           0.966     0.182    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[0]_i_2_n_1
    SLICE_X59Y13         LUT4 (Prop_lut4_I3_O)        0.152     0.334 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_5/O
                         net (fo=2, routed)           0.448     0.782    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_5_n_1
    SLICE_X59Y13         LUT4 (Prop_lut4_I0_O)        0.355     1.137 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/state[1]_i_1/O
                         net (fo=1, routed)           0.618     1.755    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/state[1]_i_1_n_1
    SLICE_X59Y13         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.513     7.132    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X59Y13         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.509     7.641    
                         clock uncertainty           -0.074     7.567    
    SLICE_X59Y13         FDRE (Setup_fdre_C_D)       -0.270     7.297    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.297    
                         arrival time                          -1.755    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 nolabel_line153/cmd_parse_i0/arg_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 1.200ns (29.790%)  route 2.828ns (70.210%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 7.069 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.566    -2.403    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X55Y13         FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.947 f  nolabel_line153/cmd_parse_i0/arg_cnt_reg[2]/Q
                         net (fo=2, routed)           0.651    -1.296    nolabel_line153/cmd_parse_i0/arg_cnt_reg_n_1_[2]
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124    -1.172 f  nolabel_line153/cmd_parse_i0/arg_cnt[2]_i_4/O
                         net (fo=2, routed)           0.312    -0.859    nolabel_line153/cmd_parse_i0/arg_cnt[2]_i_4_n_1
    SLICE_X54Y12         LUT5 (Prop_lut5_I4_O)        0.124    -0.735 r  nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_7/O
                         net (fo=1, routed)           0.452    -0.283    nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_7_n_1
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.124    -0.159 r  nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_6/O
                         net (fo=1, routed)           0.427     0.268    nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_6_n_1
    SLICE_X54Y11         LUT5 (Prop_lut5_I0_O)        0.124     0.392 r  nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_5/O
                         net (fo=2, routed)           0.321     0.713    nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_5_n_1
    SLICE_X54Y10         LUT4 (Prop_lut4_I3_O)        0.124     0.837 r  nolabel_line153/cmd_parse_i0/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.664     1.501    nolabel_line153/cmd_parse_i0/FSM_sequential_state[1]_i_2__0_n_1
    SLICE_X54Y10         LUT6 (Prop_lut6_I1_O)        0.124     1.625 r  nolabel_line153/cmd_parse_i0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.625    nolabel_line153/cmd_parse_i0/FSM_sequential_state[0]_i_1_n_1
    SLICE_X54Y10         FDRE                                         r  nolabel_line153/cmd_parse_i0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.450     7.069    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X54Y10         FDRE                                         r  nolabel_line153/cmd_parse_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.506     7.575    
                         clock uncertainty           -0.074     7.501    
    SLICE_X54Y10         FDRE (Setup_fdre_C_D)        0.077     7.578    nolabel_line153/cmd_parse_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 nolabel_line153/cmd_parse_i0/arg_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 1.200ns (30.552%)  route 2.728ns (69.448%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.931ns = ( 7.069 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.566    -2.403    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X55Y13         FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456    -1.947 f  nolabel_line153/cmd_parse_i0/arg_cnt_reg[2]/Q
                         net (fo=2, routed)           0.651    -1.296    nolabel_line153/cmd_parse_i0/arg_cnt_reg_n_1_[2]
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124    -1.172 f  nolabel_line153/cmd_parse_i0/arg_cnt[2]_i_4/O
                         net (fo=2, routed)           0.312    -0.859    nolabel_line153/cmd_parse_i0/arg_cnt[2]_i_4_n_1
    SLICE_X54Y12         LUT5 (Prop_lut5_I4_O)        0.124    -0.735 r  nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_7/O
                         net (fo=1, routed)           0.452    -0.283    nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_7_n_1
    SLICE_X54Y12         LUT6 (Prop_lut6_I3_O)        0.124    -0.159 r  nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_6/O
                         net (fo=1, routed)           0.427     0.268    nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_6_n_1
    SLICE_X54Y11         LUT5 (Prop_lut5_I0_O)        0.124     0.392 r  nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_5/O
                         net (fo=2, routed)           0.321     0.713    nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_5_n_1
    SLICE_X54Y10         LUT4 (Prop_lut4_I3_O)        0.124     0.837 r  nolabel_line153/cmd_parse_i0/FSM_sequential_state[1]_i_2__0/O
                         net (fo=3, routed)           0.564     1.401    nolabel_line153/cmd_parse_i0/FSM_sequential_state[1]_i_2__0_n_1
    SLICE_X54Y10         LUT4 (Prop_lut4_I0_O)        0.124     1.525 r  nolabel_line153/cmd_parse_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.525    nolabel_line153/cmd_parse_i0/FSM_sequential_state[1]_i_1_n_1
    SLICE_X54Y10         FDRE                                         r  nolabel_line153/cmd_parse_i0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.450     7.069    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X54Y10         FDRE                                         r  nolabel_line153/cmd_parse_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.506     7.575    
                         clock uncertainty           -0.074     7.501    
    SLICE_X54Y10         FDRE (Setup_fdre_C_D)        0.081     7.582    nolabel_line153/cmd_parse_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.582    
                         arrival time                          -1.525    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/resp_gen_i0/char_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.982ns (28.973%)  route 2.407ns (71.027%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 7.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.569    -2.400    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X55Y10         FDSE                                         r  nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDSE (Prop_fdse_C_Q)         0.456    -1.944 r  nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]/Q
                         net (fo=8, routed)           0.996    -0.948    nolabel_line153/resp_gen_i0/send_resp_type[0]
    SLICE_X56Y8          LUT4 (Prop_lut4_I3_O)        0.152    -0.796 r  nolabel_line153/resp_gen_i0/char_cnt[3]_i_4/O
                         net (fo=3, routed)           1.072     0.276    nolabel_line153/resp_gen_i0/char_cnt[3]_i_4_n_1
    SLICE_X54Y8          LUT4 (Prop_lut4_I0_O)        0.374     0.650 r  nolabel_line153/resp_gen_i0/char_cnt[3]_i_2/O
                         net (fo=4, routed)           0.339     0.989    nolabel_line153/resp_gen_i0/char_cnt
    SLICE_X56Y8          FDRE                                         r  nolabel_line153/resp_gen_i0/char_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.452     7.071    nolabel_line153/resp_gen_i0/CLK
    SLICE_X56Y8          FDRE                                         r  nolabel_line153/resp_gen_i0/char_cnt_reg[0]/C
                         clock pessimism              0.492     7.563    
                         clock uncertainty           -0.074     7.489    
    SLICE_X56Y8          FDRE (Setup_fdre_C_CE)      -0.393     7.096    nolabel_line153/resp_gen_i0/char_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.096    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/resp_gen_i0/char_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.982ns (28.973%)  route 2.407ns (71.027%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 7.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.569    -2.400    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X55Y10         FDSE                                         r  nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDSE (Prop_fdse_C_Q)         0.456    -1.944 r  nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]/Q
                         net (fo=8, routed)           0.996    -0.948    nolabel_line153/resp_gen_i0/send_resp_type[0]
    SLICE_X56Y8          LUT4 (Prop_lut4_I3_O)        0.152    -0.796 r  nolabel_line153/resp_gen_i0/char_cnt[3]_i_4/O
                         net (fo=3, routed)           1.072     0.276    nolabel_line153/resp_gen_i0/char_cnt[3]_i_4_n_1
    SLICE_X54Y8          LUT4 (Prop_lut4_I0_O)        0.374     0.650 r  nolabel_line153/resp_gen_i0/char_cnt[3]_i_2/O
                         net (fo=4, routed)           0.339     0.989    nolabel_line153/resp_gen_i0/char_cnt
    SLICE_X56Y8          FDRE                                         r  nolabel_line153/resp_gen_i0/char_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.452     7.071    nolabel_line153/resp_gen_i0/CLK
    SLICE_X56Y8          FDRE                                         r  nolabel_line153/resp_gen_i0/char_cnt_reg[1]/C
                         clock pessimism              0.492     7.563    
                         clock uncertainty           -0.074     7.489    
    SLICE_X56Y8          FDRE (Setup_fdre_C_CE)      -0.393     7.096    nolabel_line153/resp_gen_i0/char_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.096    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/resp_gen_i0/char_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.982ns (28.973%)  route 2.407ns (71.027%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 7.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.569    -2.400    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X55Y10         FDSE                                         r  nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDSE (Prop_fdse_C_Q)         0.456    -1.944 r  nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]/Q
                         net (fo=8, routed)           0.996    -0.948    nolabel_line153/resp_gen_i0/send_resp_type[0]
    SLICE_X56Y8          LUT4 (Prop_lut4_I3_O)        0.152    -0.796 r  nolabel_line153/resp_gen_i0/char_cnt[3]_i_4/O
                         net (fo=3, routed)           1.072     0.276    nolabel_line153/resp_gen_i0/char_cnt[3]_i_4_n_1
    SLICE_X54Y8          LUT4 (Prop_lut4_I0_O)        0.374     0.650 r  nolabel_line153/resp_gen_i0/char_cnt[3]_i_2/O
                         net (fo=4, routed)           0.339     0.989    nolabel_line153/resp_gen_i0/char_cnt
    SLICE_X56Y8          FDRE                                         r  nolabel_line153/resp_gen_i0/char_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.452     7.071    nolabel_line153/resp_gen_i0/CLK
    SLICE_X56Y8          FDRE                                         r  nolabel_line153/resp_gen_i0/char_cnt_reg[2]/C
                         clock pessimism              0.492     7.563    
                         clock uncertainty           -0.074     7.489    
    SLICE_X56Y8          FDRE (Setup_fdre_C_CE)      -0.393     7.096    nolabel_line153/resp_gen_i0/char_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.096    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/resp_gen_i0/char_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.982ns (28.973%)  route 2.407ns (71.027%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 7.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.569    -2.400    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X55Y10         FDSE                                         r  nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDSE (Prop_fdse_C_Q)         0.456    -1.944 r  nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]/Q
                         net (fo=8, routed)           0.996    -0.948    nolabel_line153/resp_gen_i0/send_resp_type[0]
    SLICE_X56Y8          LUT4 (Prop_lut4_I3_O)        0.152    -0.796 r  nolabel_line153/resp_gen_i0/char_cnt[3]_i_4/O
                         net (fo=3, routed)           1.072     0.276    nolabel_line153/resp_gen_i0/char_cnt[3]_i_4_n_1
    SLICE_X54Y8          LUT4 (Prop_lut4_I0_O)        0.374     0.650 r  nolabel_line153/resp_gen_i0/char_cnt[3]_i_2/O
                         net (fo=4, routed)           0.339     0.989    nolabel_line153/resp_gen_i0/char_cnt
    SLICE_X56Y8          FDRE                                         r  nolabel_line153/resp_gen_i0/char_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.452     7.071    nolabel_line153/resp_gen_i0/CLK
    SLICE_X56Y8          FDRE                                         r  nolabel_line153/resp_gen_i0/char_cnt_reg[3]/C
                         clock pessimism              0.492     7.563    
                         clock uncertainty           -0.074     7.489    
    SLICE_X56Y8          FDRE (Setup_fdre_C_CE)      -0.393     7.096    nolabel_line153/resp_gen_i0/char_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.096    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/arg_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 1.244ns (32.746%)  route 2.555ns (67.254%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 7.066 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.567    -2.402    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X56Y12         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=8, routed)           0.892    -0.992    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]_0
    SLICE_X57Y12         LUT3 (Prop_lut3_I2_O)        0.152    -0.840 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_cnt[2]_i_6/O
                         net (fo=1, routed)           0.433    -0.406    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_cnt[2]_i_6_n_1
    SLICE_X57Y12         LUT6 (Prop_lut6_I2_O)        0.326    -0.080 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_cnt[2]_i_3/O
                         net (fo=1, routed)           0.814     0.734    nolabel_line153/cmd_parse_i0/arg_cnt_reg[0]_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I0_O)        0.124     0.858 r  nolabel_line153/cmd_parse_i0/arg_cnt[2]_i_2/O
                         net (fo=3, routed)           0.415     1.273    nolabel_line153/cmd_parse_i0/arg_cnt
    SLICE_X55Y13         LUT6 (Prop_lut6_I4_O)        0.124     1.397 r  nolabel_line153/cmd_parse_i0/arg_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.397    nolabel_line153/cmd_parse_i0/arg_cnt[2]_i_1_n_1
    SLICE_X55Y13         FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.447     7.066    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X55Y13         FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_cnt_reg[2]/C
                         clock pessimism              0.492     7.558    
                         clock uncertainty           -0.074     7.484    
    SLICE_X55Y13         FDRE (Setup_fdre_C_D)        0.031     7.515    nolabel_line153/cmd_parse_i0/arg_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.515    
                         arrival time                          -1.397    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/arg_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 1.244ns (32.780%)  route 2.551ns (67.220%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 7.066 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.567    -2.402    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X56Y12         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=8, routed)           0.892    -0.992    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]_0
    SLICE_X57Y12         LUT3 (Prop_lut3_I2_O)        0.152    -0.840 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_cnt[2]_i_6/O
                         net (fo=1, routed)           0.433    -0.406    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_cnt[2]_i_6_n_1
    SLICE_X57Y12         LUT6 (Prop_lut6_I2_O)        0.326    -0.080 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_cnt[2]_i_3/O
                         net (fo=1, routed)           0.814     0.734    nolabel_line153/cmd_parse_i0/arg_cnt_reg[0]_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I0_O)        0.124     0.858 r  nolabel_line153/cmd_parse_i0/arg_cnt[2]_i_2/O
                         net (fo=3, routed)           0.411     1.269    nolabel_line153/cmd_parse_i0/arg_cnt
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.124     1.393 r  nolabel_line153/cmd_parse_i0/arg_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.393    nolabel_line153/cmd_parse_i0/arg_cnt[0]_i_1_n_1
    SLICE_X55Y13         FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.447     7.066    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X55Y13         FDRE                                         r  nolabel_line153/cmd_parse_i0/arg_cnt_reg[0]/C
                         clock pessimism              0.492     7.558    
                         clock uncertainty           -0.074     7.484    
    SLICE_X55Y13         FDRE (Setup_fdre_C_D)        0.029     7.513    nolabel_line153/cmd_parse_i0/arg_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -1.393    
  -------------------------------------------------------------------
                         slack                                  6.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.569    -0.839    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.698 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.642    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X57Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.838    -1.265    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.426    -0.839    
    SLICE_X57Y2          FDRE (Hold_fdre_C_D)         0.076    -0.763    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.566    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.701 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.645    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X55Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.837    -1.266    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.424    -0.842    
    SLICE_X55Y4          FDRE (Hold_fdre_C_D)         0.075    -0.767    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.566    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.701 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056    -0.645    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.837    -1.266    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.424    -0.842    
    SLICE_X53Y6          FDPE (Hold_fdpe_C_D)         0.075    -0.767    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.566    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.701 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.645    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X55Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.837    -1.266    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism              0.424    -0.842    
    SLICE_X55Y6          FDPE (Hold_fdpe_C_D)         0.075    -0.767    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.569    -0.839    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.698 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.642    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X57Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.838    -1.265    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.426    -0.839    
    SLICE_X57Y2          FDRE (Hold_fdre_C_D)         0.075    -0.764    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.764    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.566    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.701 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056    -0.645    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X55Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.837    -1.266    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.424    -0.842    
    SLICE_X55Y4          FDRE (Hold_fdre_C_D)         0.071    -0.771    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.569    -0.839    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.698 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.642    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X57Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.838    -1.265    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.426    -0.839    
    SLICE_X57Y2          FDRE (Hold_fdre_C_D)         0.071    -0.768    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.590    -0.818    nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X61Y13         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]/Q
                         net (fo=8, routed)           0.100    -0.577    nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[0]
    SLICE_X60Y13         LUT6 (Prop_lut6_I3_O)        0.045    -0.532 r  nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/internal_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.532    nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_m_1[5]
    SLICE_X60Y13         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.859    -1.244    nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X60Y13         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/C
                         clock pessimism              0.439    -0.805    
    SLICE_X60Y13         FDRE (Hold_fdre_C_D)         0.121    -0.684    nolabel_line153/uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.568    -0.840    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.676 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.620    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X56Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.837    -1.266    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.426    -0.840    
    SLICE_X56Y3          FDRE (Hold_fdre_C_D)         0.060    -0.780    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.780    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.568    -0.840    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.676 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.620    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X56Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.837    -1.266    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.426    -0.840    
    SLICE_X56Y4          FDRE (Hold_fdre_C_D)         0.060    -0.780    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.780    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.828ns (22.248%)  route 2.894ns (77.752%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 7.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.636    -2.333    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X63Y9          FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.877 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/Q
                         net (fo=2, routed)           0.870    -1.007    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    -0.883 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8/O
                         net (fo=1, routed)           0.638    -0.244    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8_n_1
    SLICE_X62Y10         LUT5 (Prop_lut5_I1_O)        0.124    -0.120 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.585     0.465    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.589 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.800     1.389    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X63Y12         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.515     7.134    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X63Y12         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[16]/C
                         clock pessimism              0.506     7.640    
                         clock uncertainty           -0.074     7.566    
    SLICE_X63Y12         FDSE (Setup_fdse_C_S)       -0.429     7.137    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          7.137    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.828ns (22.248%)  route 2.894ns (77.752%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 7.134 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.636    -2.333    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X63Y9          FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.877 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/Q
                         net (fo=2, routed)           0.870    -1.007    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    -0.883 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8/O
                         net (fo=1, routed)           0.638    -0.244    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8_n_1
    SLICE_X62Y10         LUT5 (Prop_lut5_I1_O)        0.124    -0.120 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.585     0.465    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.589 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.800     1.389    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X63Y12         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.515     7.134    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X63Y12         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
                         clock pessimism              0.506     7.640    
                         clock uncertainty           -0.074     7.566    
    SLICE_X63Y12         FDSE (Setup_fdse_C_S)       -0.429     7.137    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          7.137    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.828ns (23.107%)  route 2.755ns (76.893%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 7.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.636    -2.333    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X63Y9          FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.877 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/Q
                         net (fo=2, routed)           0.870    -1.007    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    -0.883 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8/O
                         net (fo=1, routed)           0.638    -0.244    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8_n_1
    SLICE_X62Y10         LUT5 (Prop_lut5_I1_O)        0.124    -0.120 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.585     0.465    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.589 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.662     1.250    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X63Y11         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.516     7.135    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X63Y11         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[12]/C
                         clock pessimism              0.506     7.641    
                         clock uncertainty           -0.074     7.567    
    SLICE_X63Y11         FDRE (Setup_fdre_C_R)       -0.429     7.138    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.138    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.828ns (23.107%)  route 2.755ns (76.893%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 7.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.636    -2.333    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X63Y9          FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.877 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/Q
                         net (fo=2, routed)           0.870    -1.007    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    -0.883 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8/O
                         net (fo=1, routed)           0.638    -0.244    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8_n_1
    SLICE_X62Y10         LUT5 (Prop_lut5_I1_O)        0.124    -0.120 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.585     0.465    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.589 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.662     1.250    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X63Y11         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.516     7.135    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X63Y11         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[13]/C
                         clock pessimism              0.506     7.641    
                         clock uncertainty           -0.074     7.567    
    SLICE_X63Y11         FDRE (Setup_fdre_C_R)       -0.429     7.138    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          7.138    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.828ns (23.107%)  route 2.755ns (76.893%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 7.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.636    -2.333    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X63Y9          FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.877 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/Q
                         net (fo=2, routed)           0.870    -1.007    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    -0.883 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8/O
                         net (fo=1, routed)           0.638    -0.244    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8_n_1
    SLICE_X62Y10         LUT5 (Prop_lut5_I1_O)        0.124    -0.120 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.585     0.465    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.589 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.662     1.250    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X63Y11         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.516     7.135    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X63Y11         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[14]/C
                         clock pessimism              0.506     7.641    
                         clock uncertainty           -0.074     7.567    
    SLICE_X63Y11         FDRE (Setup_fdre_C_R)       -0.429     7.138    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          7.138    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.828ns (23.107%)  route 2.755ns (76.893%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 7.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.636    -2.333    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X63Y9          FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.877 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/Q
                         net (fo=2, routed)           0.870    -1.007    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    -0.883 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8/O
                         net (fo=1, routed)           0.638    -0.244    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8_n_1
    SLICE_X62Y10         LUT5 (Prop_lut5_I1_O)        0.124    -0.120 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.585     0.465    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.589 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.662     1.250    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X63Y11         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.516     7.135    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X63Y11         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[15]/C
                         clock pessimism              0.506     7.641    
                         clock uncertainty           -0.074     7.567    
    SLICE_X63Y11         FDRE (Setup_fdre_C_R)       -0.429     7.138    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          7.138    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.828ns (23.131%)  route 2.752ns (76.869%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.636    -2.333    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X63Y9          FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.877 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/Q
                         net (fo=2, routed)           0.870    -1.007    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    -0.883 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8/O
                         net (fo=1, routed)           0.638    -0.244    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8_n_1
    SLICE_X62Y10         LUT5 (Prop_lut5_I1_O)        0.124    -0.120 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.585     0.465    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.589 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.658     1.247    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X63Y8          FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.518     7.137    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X63Y8          FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]/C
                         clock pessimism              0.506     7.643    
                         clock uncertainty           -0.074     7.569    
    SLICE_X63Y8          FDSE (Setup_fdse_C_S)       -0.429     7.140    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.140    
                         arrival time                          -1.247    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.828ns (23.131%)  route 2.752ns (76.869%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.636    -2.333    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X63Y9          FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.877 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/Q
                         net (fo=2, routed)           0.870    -1.007    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    -0.883 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8/O
                         net (fo=1, routed)           0.638    -0.244    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8_n_1
    SLICE_X62Y10         LUT5 (Prop_lut5_I1_O)        0.124    -0.120 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.585     0.465    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.589 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.658     1.247    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X63Y8          FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.518     7.137    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X63Y8          FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[1]/C
                         clock pessimism              0.506     7.643    
                         clock uncertainty           -0.074     7.569    
    SLICE_X63Y8          FDSE (Setup_fdse_C_S)       -0.429     7.140    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.140    
                         arrival time                          -1.247    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.828ns (23.131%)  route 2.752ns (76.869%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.636    -2.333    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X63Y9          FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.877 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/Q
                         net (fo=2, routed)           0.870    -1.007    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    -0.883 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8/O
                         net (fo=1, routed)           0.638    -0.244    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8_n_1
    SLICE_X62Y10         LUT5 (Prop_lut5_I1_O)        0.124    -0.120 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.585     0.465    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.589 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.658     1.247    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X63Y8          FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.518     7.137    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X63Y8          FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[2]/C
                         clock pessimism              0.506     7.643    
                         clock uncertainty           -0.074     7.569    
    SLICE_X63Y8          FDSE (Setup_fdse_C_S)       -0.429     7.140    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.140    
                         arrival time                          -1.247    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.828ns (23.131%)  route 2.752ns (76.869%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.636    -2.333    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X63Y9          FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.877 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/Q
                         net (fo=2, routed)           0.870    -1.007    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.124    -0.883 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8/O
                         net (fo=1, routed)           0.638    -0.244    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8_n_1
    SLICE_X62Y10         LUT5 (Prop_lut5_I1_O)        0.124    -0.120 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.585     0.465    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.589 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.658     1.247    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X63Y8          FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.518     7.137    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X63Y8          FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[3]/C
                         clock pessimism              0.506     7.643    
                         clock uncertainty           -0.074     7.569    
    SLICE_X63Y8          FDSE (Setup_fdse_C_S)       -0.429     7.140    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.140    
                         arrival time                          -1.247    
  -------------------------------------------------------------------
                         slack                                  5.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.814    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.617    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X59Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -1.239    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X59Y5          FDRE (Hold_fdre_C_D)         0.075    -0.739    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.595    -0.813    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.672 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.616    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X59Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.865    -1.238    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.425    -0.813    
    SLICE_X59Y2          FDRE (Hold_fdre_C_D)         0.075    -0.738    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.814    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.059    -0.614    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X58Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -1.239    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X58Y3          FDRE (Hold_fdre_C_D)         0.076    -0.738    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.814    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.059    -0.614    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X58Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -1.239    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X58Y4          FDRE (Hold_fdre_C_D)         0.076    -0.738    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.814    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.062    -0.611    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X58Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -1.239    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X58Y3          FDRE (Hold_fdre_C_D)         0.078    -0.736    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.814    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.617    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X59Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -1.239    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X59Y5          FDRE (Hold_fdre_C_D)         0.071    -0.743    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.814    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.058    -0.615    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X58Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -1.239    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X58Y4          FDRE (Hold_fdre_C_D)         0.071    -0.743    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.596    -0.812    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X62Y1          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y1          FDPE (Prop_fdpe_C_Q)         0.141    -0.671 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.605    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[0]
    SLICE_X62Y1          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.867    -1.236    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X62Y1          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism              0.424    -0.812    
    SLICE_X62Y1          FDPE (Hold_fdpe_C_D)         0.075    -0.737    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.814    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.065    -0.607    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X58Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -1.239    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X58Y4          FDRE (Hold_fdre_C_D)         0.075    -0.739    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.814    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3          FDRE (Prop_fdre_C_Q)         0.164    -0.650 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.594    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X60Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -1.239    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.425    -0.814    
    SLICE_X60Y3          FDRE (Hold_fdre_C_D)         0.060    -0.754    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.754    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y2      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y3      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y4      nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_core
  To Clock:  clkfbout_clk_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y12   nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_display_inst/clk_gen_inst/inst/inclk0
  To Clock:  vga_display_inst/clk_gen_inst/inst/inclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_display_inst/clk_gen_inst/inst/inclk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_inst/clk_gen_inst/inst/inclk0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  c0_clk_gen
  To Clock:  c0_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       33.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.443ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 1.860ns (28.447%)  route 4.678ns (71.553%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 37.163 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.549    -2.303    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDCE (Prop_fdce_C_Q)         0.518    -1.785 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.412    -0.373    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X54Y83         LUT4 (Prop_lut4_I2_O)        0.152    -0.221 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.776     0.555    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X48Y84         LUT4 (Prop_lut4_I3_O)        0.374     0.929 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          0.841     1.770    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X48Y83         LUT4 (Prop_lut4_I3_O)        0.360     2.130 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_2/O
                         net (fo=2, routed)           0.654     2.784    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_2_n_1
    SLICE_X48Y81         LUT6 (Prop_lut6_I5_O)        0.332     3.116 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5/O
                         net (fo=1, routed)           0.996     4.112    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5_n_1
    SLICE_X54Y83         LUT6 (Prop_lut6_I5_O)        0.124     4.236 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     4.236    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X54Y83         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.432    37.163    vga_display_inst/vga_pic_inst/CLK
    SLICE_X54Y83         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                         clock pessimism              0.534    37.697    
                         clock uncertainty           -0.098    37.600    
    SLICE_X54Y83         FDCE (Setup_fdce_C_D)        0.079    37.679    vga_display_inst/vga_pic_inst/pix_data_reg[11]
  -------------------------------------------------------------------
                         required time                         37.679    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                 33.443    

Slack (MET) :             34.122ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.736ns (30.077%)  route 4.036ns (69.923%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.839ns = ( 37.161 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.549    -2.303    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDCE (Prop_fdce_C_Q)         0.518    -1.785 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.412    -0.373    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X54Y83         LUT4 (Prop_lut4_I2_O)        0.152    -0.221 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.776     0.555    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X48Y84         LUT4 (Prop_lut4_I3_O)        0.374     0.929 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          0.841     1.770    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X48Y83         LUT4 (Prop_lut4_I3_O)        0.360     2.130 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_2/O
                         net (fo=2, routed)           1.007     3.137    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_2_n_1
    SLICE_X48Y82         LUT6 (Prop_lut6_I0_O)        0.332     3.469 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     3.469    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X48Y82         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.430    37.161    vga_display_inst/vga_pic_inst/CLK
    SLICE_X48Y82         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
                         clock pessimism              0.496    37.657    
                         clock uncertainty           -0.098    37.560    
    SLICE_X48Y82         FDCE (Setup_fdce_C_D)        0.031    37.591    vga_display_inst/vga_pic_inst/pix_data_reg[9]
  -------------------------------------------------------------------
                         required time                         37.591    
                         arrival time                          -3.469    
  -------------------------------------------------------------------
                         slack                                 34.122    

Slack (MET) :             34.275ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 1.500ns (26.723%)  route 4.113ns (73.277%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.842ns = ( 37.158 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.549    -2.303    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDCE (Prop_fdce_C_Q)         0.518    -1.785 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.412    -0.373    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X54Y83         LUT4 (Prop_lut4_I2_O)        0.152    -0.221 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.776     0.555    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X48Y84         LUT4 (Prop_lut4_I3_O)        0.374     0.929 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          1.475     2.404    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X46Y82         LUT6 (Prop_lut6_I3_O)        0.332     2.736 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_2/O
                         net (fo=1, routed)           0.450     3.186    vga_display_inst/vga_ctrl_inst/pix_data[5]_i_2_n_1
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.310 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     3.310    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X47Y82         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.427    37.158    vga_display_inst/vga_pic_inst/CLK
    SLICE_X47Y82         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
                         clock pessimism              0.496    37.654    
                         clock uncertainty           -0.098    37.557    
    SLICE_X47Y82         FDCE (Setup_fdce_C_D)        0.029    37.586    vga_display_inst/vga_pic_inst/pix_data_reg[5]
  -------------------------------------------------------------------
                         required time                         37.586    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                 34.275    

Slack (MET) :             34.357ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 1.500ns (27.096%)  route 4.036ns (72.904%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 37.162 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.549    -2.303    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDCE (Prop_fdce_C_Q)         0.518    -1.785 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.412    -0.373    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X54Y83         LUT4 (Prop_lut4_I2_O)        0.152    -0.221 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.776     0.555    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X48Y84         LUT4 (Prop_lut4_I3_O)        0.374     0.929 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          0.749     1.678    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X46Y83         LUT6 (Prop_lut6_I1_O)        0.332     2.010 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_5/O
                         net (fo=2, routed)           1.099     3.109    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_5_n_1
    SLICE_X48Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.233 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000     3.233    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X48Y83         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.431    37.162    vga_display_inst/vga_pic_inst/CLK
    SLICE_X48Y83         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
                         clock pessimism              0.496    37.658    
                         clock uncertainty           -0.098    37.561    
    SLICE_X48Y83         FDCE (Setup_fdce_C_D)        0.029    37.590    vga_display_inst/vga_pic_inst/pix_data_reg[3]
  -------------------------------------------------------------------
                         required time                         37.590    
                         arrival time                          -3.233    
  -------------------------------------------------------------------
                         slack                                 34.357    

Slack (MET) :             34.445ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 1.500ns (27.525%)  route 3.950ns (72.475%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.838ns = ( 37.162 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.549    -2.303    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDCE (Prop_fdce_C_Q)         0.518    -1.785 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.412    -0.373    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X54Y83         LUT4 (Prop_lut4_I2_O)        0.152    -0.221 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.776     0.555    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X48Y84         LUT4 (Prop_lut4_I3_O)        0.374     0.929 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          1.243     2.172    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X47Y83         LUT6 (Prop_lut6_I0_O)        0.332     2.504 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_2/O
                         net (fo=1, routed)           0.519     3.023    vga_display_inst/vga_ctrl_inst/pix_data[1]_i_2_n_1
    SLICE_X48Y83         LUT5 (Prop_lut5_I0_O)        0.124     3.147 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     3.147    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X48Y83         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.431    37.162    vga_display_inst/vga_pic_inst/CLK
    SLICE_X48Y83         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
                         clock pessimism              0.496    37.658    
                         clock uncertainty           -0.098    37.561    
    SLICE_X48Y83         FDCE (Setup_fdce_C_D)        0.031    37.592    vga_display_inst/vga_pic_inst/pix_data_reg[1]
  -------------------------------------------------------------------
                         required time                         37.592    
                         arrival time                          -3.147    
  -------------------------------------------------------------------
                         slack                                 34.445    

Slack (MET) :             34.747ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 1.500ns (29.171%)  route 3.642ns (70.829%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.841ns = ( 37.159 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.549    -2.303    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDCE (Prop_fdce_C_Q)         0.518    -1.785 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.412    -0.373    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X54Y83         LUT4 (Prop_lut4_I2_O)        0.152    -0.221 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.776     0.555    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X48Y84         LUT4 (Prop_lut4_I3_O)        0.374     0.929 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          1.017     1.946    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X47Y82         LUT6 (Prop_lut6_I1_O)        0.332     2.278 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2/O
                         net (fo=1, routed)           0.437     2.715    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2_n_1
    SLICE_X47Y83         LUT5 (Prop_lut5_I0_O)        0.124     2.839 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.839    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X47Y83         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.428    37.159    vga_display_inst/vga_pic_inst/CLK
    SLICE_X47Y83         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                         clock pessimism              0.496    37.655    
                         clock uncertainty           -0.098    37.558    
    SLICE_X47Y83         FDCE (Setup_fdce_C_D)        0.029    37.587    vga_display_inst/vga_pic_inst/pix_data_reg[7]
  -------------------------------------------------------------------
                         required time                         37.587    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                 34.747    

Slack (MET) :             35.127ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 1.244ns (26.083%)  route 3.525ns (73.917%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 37.164 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.302ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.550    -2.302    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDCE (Prop_fdce_C_Q)         0.518    -1.784 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/Q
                         net (fo=5, routed)           1.044    -0.740    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[4]
    SLICE_X54Y84         LUT5 (Prop_lut5_I4_O)        0.150    -0.590 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           1.002     0.412    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_1
    SLICE_X55Y82         LUT6 (Prop_lut6_I1_O)        0.328     0.740 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.642     1.381    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X56Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.505 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.838     2.343    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_1
    SLICE_X57Y83         LUT6 (Prop_lut6_I1_O)        0.124     2.467 r  vga_display_inst/vga_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=1, routed)           0.000     2.467    vga_display_inst/vga_ctrl_inst/p_0_in[0]
    SLICE_X57Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    37.164    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X57Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism              0.496    37.660    
                         clock uncertainty           -0.098    37.563    
    SLICE_X57Y83         FDCE (Setup_fdce_C_D)        0.032    37.595    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         37.595    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                 35.127    

Slack (MET) :             35.328ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 1.244ns (26.942%)  route 3.373ns (73.058%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 37.164 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.302ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.550    -2.302    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDCE (Prop_fdce_C_Q)         0.518    -1.784 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/Q
                         net (fo=5, routed)           1.044    -0.740    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[4]
    SLICE_X54Y84         LUT5 (Prop_lut5_I4_O)        0.150    -0.590 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           1.002     0.412    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_1
    SLICE_X55Y82         LUT6 (Prop_lut6_I1_O)        0.328     0.740 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.642     1.381    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X56Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.505 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.686     2.191    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_1
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.124     2.315 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_2/O
                         net (fo=1, routed)           0.000     2.315    vga_display_inst/vga_ctrl_inst/p_0_in[9]
    SLICE_X56Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    37.164    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X56Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                         clock pessimism              0.496    37.660    
                         clock uncertainty           -0.098    37.563    
    SLICE_X56Y83         FDCE (Setup_fdce_C_D)        0.081    37.644    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                         37.644    
                         arrival time                          -2.315    
  -------------------------------------------------------------------
                         slack                                 35.328    

Slack (MET) :             35.362ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 1.244ns (27.453%)  route 3.287ns (72.547%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 37.164 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.302ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.550    -2.302    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDCE (Prop_fdce_C_Q)         0.518    -1.784 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/Q
                         net (fo=5, routed)           1.044    -0.740    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[4]
    SLICE_X54Y84         LUT5 (Prop_lut5_I4_O)        0.150    -0.590 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           1.002     0.412    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_1
    SLICE_X55Y82         LUT6 (Prop_lut6_I1_O)        0.328     0.740 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.642     1.381    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X56Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.505 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.600     2.105    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_1
    SLICE_X57Y83         LUT6 (Prop_lut6_I2_O)        0.124     2.229 r  vga_display_inst/vga_ctrl_inst/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000     2.229    vga_display_inst/vga_ctrl_inst/p_0_in[2]
    SLICE_X57Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    37.164    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X57Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                         clock pessimism              0.496    37.660    
                         clock uncertainty           -0.098    37.563    
    SLICE_X57Y83         FDCE (Setup_fdce_C_D)        0.029    37.592    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         37.592    
                         arrival time                          -2.229    
  -------------------------------------------------------------------
                         slack                                 35.362    

Slack (MET) :             35.532ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 1.244ns (28.510%)  route 3.119ns (71.490%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 37.164 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.302ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.550    -2.302    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDCE (Prop_fdce_C_Q)         0.518    -1.784 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/Q
                         net (fo=5, routed)           1.044    -0.740    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[4]
    SLICE_X54Y84         LUT5 (Prop_lut5_I4_O)        0.150    -0.590 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           1.002     0.412    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_1
    SLICE_X55Y82         LUT6 (Prop_lut6_I1_O)        0.328     0.740 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.642     1.381    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X56Y82         LUT6 (Prop_lut6_I5_O)        0.124     1.505 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.432     1.937    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_1
    SLICE_X57Y83         LUT6 (Prop_lut6_I2_O)        0.124     2.061 r  vga_display_inst/vga_ctrl_inst/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000     2.061    vga_display_inst/vga_ctrl_inst/p_0_in[3]
    SLICE_X57Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    37.164    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X57Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                         clock pessimism              0.496    37.660    
                         clock uncertainty           -0.098    37.563    
    SLICE_X57Y83         FDCE (Setup_fdce_C_D)        0.031    37.594    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         37.594    
                         arrival time                          -2.061    
  -------------------------------------------------------------------
                         slack                                 35.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.812    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X57Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.671 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.121    -0.549    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X56Y84         LUT6 (Prop_lut6_I3_O)        0.045    -0.504 r  vga_display_inst/vga_ctrl_inst/cnt_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.504    vga_display_inst/vga_ctrl_inst/p_0_in[5]
    SLICE_X56Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.235    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X56Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                         clock pessimism              0.436    -0.799    
    SLICE_X56Y84         FDCE (Hold_fdce_C_D)         0.120    -0.679    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (67.981%)  route 0.098ns (32.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.813    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X56Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.164    -0.649 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=12, routed)          0.098    -0.550    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X57Y83         LUT6 (Prop_lut6_I0_O)        0.045    -0.505 r  vga_display_inst/vga_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.505    vga_display_inst/vga_ctrl_inst/p_0_in[0]
    SLICE_X57Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.236    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X57Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism              0.436    -0.800    
    SLICE_X57Y83         FDCE (Hold_fdce_C_D)         0.092    -0.708    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.709%)  route 0.160ns (43.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.558    -0.814    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X56Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.650 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/Q
                         net (fo=6, routed)           0.160    -0.490    vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]
    SLICE_X56Y82         LUT6 (Prop_lut6_I5_O)        0.045    -0.445 r  vga_display_inst/vga_ctrl_inst/cnt_v[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.445    vga_display_inst/vga_ctrl_inst/p_0_in[8]
    SLICE_X56Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.824    -1.237    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X56Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C
                         clock pessimism              0.423    -0.814    
    SLICE_X56Y82         FDCE (Hold_fdce_C_D)         0.121    -0.693    vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.477%)  route 0.168ns (47.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.813    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X57Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/Q
                         net (fo=9, routed)           0.168    -0.503    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
    SLICE_X57Y83         LUT6 (Prop_lut6_I1_O)        0.045    -0.458 r  vga_display_inst/vga_ctrl_inst/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.458    vga_display_inst/vga_ctrl_inst/p_0_in[3]
    SLICE_X57Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.236    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X57Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                         clock pessimism              0.423    -0.813    
    SLICE_X57Y83         FDCE (Hold_fdce_C_D)         0.092    -0.721    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.329%)  route 0.169ns (47.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.813    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X57Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.672 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/Q
                         net (fo=9, routed)           0.169    -0.502    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
    SLICE_X57Y83         LUT6 (Prop_lut6_I0_O)        0.045    -0.457 r  vga_display_inst/vga_ctrl_inst/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.457    vga_display_inst/vga_ctrl_inst/p_0_in[2]
    SLICE_X57Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.236    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X57Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                         clock pessimism              0.423    -0.813    
    SLICE_X57Y83         FDCE (Hold_fdce_C_D)         0.091    -0.722    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.246ns (58.680%)  route 0.173ns (41.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.557    -0.815    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDCE (Prop_fdce_C_Q)         0.148    -0.667 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.173    -0.494    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X54Y84         LUT5 (Prop_lut5_I3_O)        0.098    -0.396 r  vga_display_inst/vga_ctrl_inst/cnt_h[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.396    vga_display_inst/vga_ctrl_inst/cnt_h[4]
    SLICE_X54Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.235    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
                         clock pessimism              0.435    -0.800    
    SLICE_X54Y84         FDCE (Hold_fdce_C_D)         0.120    -0.680    vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.813%)  route 0.209ns (50.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.558    -0.814    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X56Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDCE (Prop_fdce_C_Q)         0.164    -0.650 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/Q
                         net (fo=8, routed)           0.209    -0.441    vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]
    SLICE_X56Y82         LUT5 (Prop_lut5_I3_O)        0.043    -0.398 r  vga_display_inst/vga_ctrl_inst/cnt_v[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.398    vga_display_inst/vga_ctrl_inst/p_0_in[7]
    SLICE_X56Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.824    -1.237    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X56Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C
                         clock pessimism              0.423    -0.814    
    SLICE_X56Y82         FDCE (Hold_fdce_C_D)         0.131    -0.683    vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.812    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X57Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.671 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.190    -0.480    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.045    -0.435 r  vga_display_inst/vga_ctrl_inst/cnt_v[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.435    vga_display_inst/vga_ctrl_inst/p_0_in[1]
    SLICE_X57Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.235    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X57Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                         clock pessimism              0.423    -0.812    
    SLICE_X57Y84         FDCE (Hold_fdce_C_D)         0.091    -0.721    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.865%)  route 0.211ns (53.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.555    -0.817    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X48Y81         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.676 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=21, routed)          0.211    -0.465    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[8]
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.045    -0.420 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.420    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X48Y82         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.823    -1.238    vga_display_inst/vga_pic_inst/CLK
    SLICE_X48Y82         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
                         clock pessimism              0.436    -0.802    
    SLICE_X48Y82         FDCE (Hold_fdce_C_D)         0.092    -0.710    vga_display_inst/vga_pic_inst/pix_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.710    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.549%)  route 0.197ns (51.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.555    -0.817    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X48Y81         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.676 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=21, routed)          0.197    -0.479    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[8]
    SLICE_X48Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.434 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.434    vga_display_inst/vga_ctrl_inst/cnt_h[9]
    SLICE_X48Y81         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.822    -1.239    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X48Y81         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
                         clock pessimism              0.422    -0.817    
    SLICE_X48Y81         FDCE (Hold_fdce_C_D)         0.092    -0.725    vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_clk_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   vga_display_inst/clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X54Y84     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X54Y83     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X54Y83     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X54Y83     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X54Y84     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X48Y84     vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X48Y84     vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X48Y82     vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y84     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y84     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y83     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y83     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y83     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y83     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y83     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y83     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y84     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y84     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y84     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y84     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y83     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y83     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y83     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y83     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y83     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y83     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y84     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y84     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   vga_display_inst/clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.031ns  (logic 0.419ns (40.657%)  route 0.612ns (59.343%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.612     1.031    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X56Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y4          FDRE (Setup_fdre_C_D)       -0.218     9.782    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.816ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.962ns  (logic 0.419ns (43.537%)  route 0.543ns (56.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.543     0.962    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X56Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y2          FDRE (Setup_fdre_C_D)       -0.222     9.778    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                  8.816    

Slack (MET) :             8.832ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.953ns  (logic 0.419ns (43.957%)  route 0.534ns (56.043%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.534     0.953    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X56Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y3          FDRE (Setup_fdre_C_D)       -0.215     9.785    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  8.832    

Slack (MET) :             8.857ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.878ns  (logic 0.419ns (47.716%)  route 0.459ns (52.284%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.459     0.878    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X55Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y4          FDRE (Setup_fdre_C_D)       -0.265     9.735    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                  8.857    

Slack (MET) :             8.876ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.968%)  route 0.437ns (51.032%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.437     0.856    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X57Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y2          FDRE (Setup_fdre_C_D)       -0.268     9.732    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  8.876    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.018ns  (logic 0.456ns (44.797%)  route 0.562ns (55.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.562     1.018    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X57Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y2          FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             8.921ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.986ns  (logic 0.456ns (46.254%)  route 0.530ns (53.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.530     0.986    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X57Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y2          FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                  8.921    

Slack (MET) :             8.993ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.960ns  (logic 0.456ns (47.476%)  route 0.504ns (52.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.504     0.960    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X56Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y4          FDRE (Setup_fdre_C_D)       -0.047     9.953    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                  8.993    

Slack (MET) :             9.010ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.895ns  (logic 0.456ns (50.932%)  route 0.439ns (49.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.439     0.895    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X55Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y4          FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                  9.010    

Slack (MET) :             9.094ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.859ns  (logic 0.456ns (53.070%)  route 0.403ns (46.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.403     0.859    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X56Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y3          FDRE (Setup_fdre_C_D)       -0.047     9.953    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  9.094    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.152ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.419ns (18.893%)  route 1.799ns (81.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 7.136 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.337ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.632    -2.337    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X58Y13         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.419    -1.918 r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=16, routed)          1.799    -0.119    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/rxd_clk_rx
    SLICE_X62Y9          FDRE                                         r  nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.517     7.136    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/clk_out2
    SLICE_X62Y9          FDRE                                         r  nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.328     7.464    
                         clock uncertainty           -0.194     7.269    
    SLICE_X62Y9          FDRE (Setup_fdre_C_D)       -0.237     7.032    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  7.152    

Slack (MET) :             8.533ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.200ns  (logic 0.478ns (39.826%)  route 0.722ns (60.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.722     1.200    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X58Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y4          FDRE (Setup_fdre_C_D)       -0.267     9.733    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                  8.533    

Slack (MET) :             8.590ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.317ns  (logic 0.518ns (39.320%)  route 0.799ns (60.680%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.799     1.317    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X58Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y4          FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.317    
  -------------------------------------------------------------------
                         slack                                  8.590    

Slack (MET) :             8.684ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.938%)  route 0.630ns (60.062%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.630     1.049    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X59Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y2          FDRE (Setup_fdre_C_D)       -0.267     9.733    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                  8.684    

Slack (MET) :             8.724ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.575%)  route 0.589ns (58.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.589     1.008    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X59Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y5          FDRE (Setup_fdre_C_D)       -0.268     9.732    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  8.724    

Slack (MET) :             8.726ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.179ns  (logic 0.456ns (38.689%)  route 0.723ns (61.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.723     1.179    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X59Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y5          FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                  8.726    

Slack (MET) :             8.801ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.932ns  (logic 0.419ns (44.980%)  route 0.513ns (55.020%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.513     0.932    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X58Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y3          FDRE (Setup_fdre_C_D)       -0.267     9.733    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                  8.801    

Slack (MET) :             8.814ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.094ns  (logic 0.518ns (47.341%)  route 0.576ns (52.659%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.576     1.094    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X57Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y4          FDRE (Setup_fdre_C_D)       -0.092     9.908    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                  8.814    

Slack (MET) :             8.861ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.872ns  (logic 0.478ns (54.806%)  route 0.394ns (45.194%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.394     0.872    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X58Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y4          FDRE (Setup_fdre_C_D)       -0.267     9.733    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                  8.861    

Slack (MET) :             8.947ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.960ns  (logic 0.456ns (47.495%)  route 0.504ns (52.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3                                       0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.504     0.960    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X58Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y3          FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.960    
  -------------------------------------------------------------------
                         slack                                  8.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.128ns (13.296%)  route 0.835ns (86.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.590    -0.818    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X58Y13         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDRE (Prop_fdre_C_Q)         0.128    -0.690 r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=16, routed)          0.835     0.145    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/rxd_clk_rx
    SLICE_X62Y9          FDRE                                         r  nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.865    -1.238    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/clk_out2
    SLICE_X62Y9          FDRE                                         r  nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.743    -0.495    
                         clock uncertainty            0.194    -0.301    
    SLICE_X62Y9          FDRE (Hold_fdre_C_D)         0.017    -0.284    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.429    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.456ns (29.304%)  route 1.100ns (70.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 7.072 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.571    -2.398    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDPE (Prop_fdpe_C_Q)         0.456    -1.942 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.100    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y2          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.453     7.072    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y2          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.506     7.578    
                         clock uncertainty           -0.074     7.504    
    SLICE_X51Y2          FDCE (Recov_fdce_C_CLR)     -0.405     7.099    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.099    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.456ns (29.304%)  route 1.100ns (70.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 7.072 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.571    -2.398    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDPE (Prop_fdpe_C_Q)         0.456    -1.942 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.100    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y2          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.453     7.072    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y2          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.506     7.578    
                         clock uncertainty           -0.074     7.504    
    SLICE_X51Y2          FDCE (Recov_fdce_C_CLR)     -0.405     7.099    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.099    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.456ns (29.304%)  route 1.100ns (70.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 7.072 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.571    -2.398    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDPE (Prop_fdpe_C_Q)         0.456    -1.942 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.100    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y2          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.453     7.072    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y2          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.506     7.578    
                         clock uncertainty           -0.074     7.504    
    SLICE_X51Y2          FDCE (Recov_fdce_C_CLR)     -0.405     7.099    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.099    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.456ns (29.304%)  route 1.100ns (70.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 7.072 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.571    -2.398    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDPE (Prop_fdpe_C_Q)         0.456    -1.942 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.100    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y2          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.453     7.072    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y2          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.506     7.578    
                         clock uncertainty           -0.074     7.504    
    SLICE_X51Y2          FDCE (Recov_fdce_C_CLR)     -0.405     7.099    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.099    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.456ns (29.304%)  route 1.100ns (70.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 7.072 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.571    -2.398    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDPE (Prop_fdpe_C_Q)         0.456    -1.942 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.100    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y2          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.453     7.072    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y2          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism              0.506     7.578    
                         clock uncertainty           -0.074     7.504    
    SLICE_X51Y2          FDCE (Recov_fdce_C_CLR)     -0.405     7.099    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.099    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             7.986ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.456ns (29.304%)  route 1.100ns (70.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 7.072 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.571    -2.398    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDPE (Prop_fdpe_C_Q)         0.456    -1.942 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.100    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y2          FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.453     7.072    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y2          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.506     7.578    
                         clock uncertainty           -0.074     7.504    
    SLICE_X51Y2          FDPE (Recov_fdpe_C_PRE)     -0.359     7.145    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.145    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  7.986    

Slack (MET) :             8.219ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.456ns (35.719%)  route 0.821ns (64.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 7.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.571    -2.398    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDPE (Prop_fdpe_C_Q)         0.456    -1.942 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.821    -1.121    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y3          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.452     7.071    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y3          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.506     7.577    
                         clock uncertainty           -0.074     7.503    
    SLICE_X51Y3          FDCE (Recov_fdce_C_CLR)     -0.405     7.098    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  8.219    

Slack (MET) :             8.219ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.456ns (35.719%)  route 0.821ns (64.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 7.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.571    -2.398    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDPE (Prop_fdpe_C_Q)         0.456    -1.942 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.821    -1.121    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y3          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.452     7.071    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y3          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.506     7.577    
                         clock uncertainty           -0.074     7.503    
    SLICE_X51Y3          FDCE (Recov_fdce_C_CLR)     -0.405     7.098    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  8.219    

Slack (MET) :             8.219ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.456ns (35.719%)  route 0.821ns (64.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 7.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.571    -2.398    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDPE (Prop_fdpe_C_Q)         0.456    -1.942 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.821    -1.121    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y3          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.452     7.071    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y3          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.506     7.577    
                         clock uncertainty           -0.074     7.503    
    SLICE_X51Y3          FDCE (Recov_fdce_C_CLR)     -0.405     7.098    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.098    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  8.219    

Slack (MET) :             8.265ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.456ns (35.719%)  route 0.821ns (64.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 7.071 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.398ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.571    -2.398    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDPE (Prop_fdpe_C_Q)         0.456    -1.942 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.821    -1.121    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X51Y3          FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.452     7.071    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y3          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.506     7.577    
                         clock uncertainty           -0.074     7.503    
    SLICE_X51Y3          FDPE (Recov_fdpe_C_PRE)     -0.359     7.144    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.144    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  8.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.122%)  route 0.217ns (62.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.566    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDPE (Prop_fdpe_C_Q)         0.128    -0.714 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.217    -0.497    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X53Y6          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.837    -1.266    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.461    -0.805    
    SLICE_X53Y6          FDCE (Remov_fdce_C_CLR)     -0.146    -0.951    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.951    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.122%)  route 0.217ns (62.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.566    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDPE (Prop_fdpe_C_Q)         0.128    -0.714 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.217    -0.497    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X53Y6          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.837    -1.266    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.461    -0.805    
    SLICE_X53Y6          FDCE (Remov_fdce_C_CLR)     -0.146    -0.951    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          0.951    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.122%)  route 0.217ns (62.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.566    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDPE (Prop_fdpe_C_Q)         0.128    -0.714 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.217    -0.497    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X53Y6          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.837    -1.266    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.461    -0.805    
    SLICE_X53Y6          FDCE (Remov_fdce_C_CLR)     -0.146    -0.951    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          0.951    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.122%)  route 0.217ns (62.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.566    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDPE (Prop_fdpe_C_Q)         0.128    -0.714 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.217    -0.497    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X53Y6          FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.837    -1.266    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.461    -0.805    
    SLICE_X53Y6          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.954    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.954    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.122%)  route 0.217ns (62.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.566    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDPE (Prop_fdpe_C_Q)         0.128    -0.714 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.217    -0.497    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X53Y6          FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.837    -1.266    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.461    -0.805    
    SLICE_X53Y6          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.954    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.954    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.122%)  route 0.217ns (62.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.566    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDPE (Prop_fdpe_C_Q)         0.128    -0.714 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.217    -0.497    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X53Y6          FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.837    -1.266    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.461    -0.805    
    SLICE_X53Y6          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.954    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.954    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.122%)  route 0.217ns (62.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.566    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDPE (Prop_fdpe_C_Q)         0.128    -0.714 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.217    -0.497    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X53Y6          FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.837    -1.266    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.461    -0.805    
    SLICE_X53Y6          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.954    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.954    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.122%)  route 0.217ns (62.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.566    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X55Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDPE (Prop_fdpe_C_Q)         0.128    -0.714 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.217    -0.497    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X53Y6          FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.837    -1.266    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.461    -0.805    
    SLICE_X53Y6          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.954    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                          0.954    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.700%)  route 0.265ns (65.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.566    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.701 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.265    -0.435    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y3          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.837    -1.266    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X55Y3          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.461    -0.805    
    SLICE_X55Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.897    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.897    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.759%)  route 0.289ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.566    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDPE (Prop_fdpe_C_Q)         0.141    -0.701 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.289    -0.411    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y3          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.837    -1.266    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X52Y3          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.440    -0.826    
    SLICE_X52Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.893    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.893    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.481    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.456ns (22.902%)  route 1.535ns (77.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.639    -2.330    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDPE (Prop_fdpe_C_Q)         0.456    -1.874 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.535    -0.339    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X60Y6          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.518     7.137    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X60Y6          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.492     7.629    
                         clock uncertainty           -0.074     7.555    
    SLICE_X60Y6          FDCE (Recov_fdce_C_CLR)     -0.361     7.194    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.194    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  7.533    

Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.456ns (22.902%)  route 1.535ns (77.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.639    -2.330    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDPE (Prop_fdpe_C_Q)         0.456    -1.874 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.535    -0.339    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X60Y6          FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.518     7.137    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X60Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.492     7.629    
                         clock uncertainty           -0.074     7.555    
    SLICE_X60Y6          FDPE (Recov_fdpe_C_PRE)     -0.361     7.194    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.194    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  7.533    

Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.456ns (22.902%)  route 1.535ns (77.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.639    -2.330    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDPE (Prop_fdpe_C_Q)         0.456    -1.874 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.535    -0.339    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X60Y6          FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.518     7.137    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X60Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.492     7.629    
                         clock uncertainty           -0.074     7.555    
    SLICE_X60Y6          FDPE (Recov_fdpe_C_PRE)     -0.361     7.194    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          7.194    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  7.533    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.456ns (22.902%)  route 1.535ns (77.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.639    -2.330    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDPE (Prop_fdpe_C_Q)         0.456    -1.874 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.535    -0.339    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X61Y6          FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.518     7.137    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X61Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.492     7.629    
                         clock uncertainty           -0.074     7.555    
    SLICE_X61Y6          FDPE (Recov_fdpe_C_PRE)     -0.359     7.196    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.196    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.456ns (22.902%)  route 1.535ns (77.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.639    -2.330    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDPE (Prop_fdpe_C_Q)         0.456    -1.874 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.535    -0.339    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X61Y6          FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.518     7.137    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X61Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.492     7.629    
                         clock uncertainty           -0.074     7.555    
    SLICE_X61Y6          FDPE (Recov_fdpe_C_PRE)     -0.359     7.196    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.196    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.456ns (22.902%)  route 1.535ns (77.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.639    -2.330    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDPE (Prop_fdpe_C_Q)         0.456    -1.874 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.535    -0.339    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X61Y6          FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.518     7.137    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X61Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.492     7.629    
                         clock uncertainty           -0.074     7.555    
    SLICE_X61Y6          FDPE (Recov_fdpe_C_PRE)     -0.359     7.196    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.196    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.456ns (22.902%)  route 1.535ns (77.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.639    -2.330    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDPE (Prop_fdpe_C_Q)         0.456    -1.874 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.535    -0.339    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X61Y6          FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.518     7.137    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X61Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.492     7.629    
                         clock uncertainty           -0.074     7.555    
    SLICE_X61Y6          FDPE (Recov_fdpe_C_PRE)     -0.359     7.196    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          7.196    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.575ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.456ns (22.902%)  route 1.535ns (77.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.639    -2.330    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDPE (Prop_fdpe_C_Q)         0.456    -1.874 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.535    -0.339    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X60Y6          FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.518     7.137    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X60Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.492     7.629    
                         clock uncertainty           -0.074     7.555    
    SLICE_X60Y6          FDPE (Recov_fdpe_C_PRE)     -0.319     7.236    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.236    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  7.575    

Slack (MET) :             7.575ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.456ns (22.902%)  route 1.535ns (77.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.639    -2.330    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDPE (Prop_fdpe_C_Q)         0.456    -1.874 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.535    -0.339    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X60Y6          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.518     7.137    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X60Y6          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.492     7.629    
                         clock uncertainty           -0.074     7.555    
    SLICE_X60Y6          FDCE (Recov_fdce_C_CLR)     -0.319     7.236    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.236    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  7.575    

Slack (MET) :             7.575ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.456ns (22.902%)  route 1.535ns (77.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.639    -2.330    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDPE (Prop_fdpe_C_Q)         0.456    -1.874 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.535    -0.339    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X60Y6          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.518     7.137    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X60Y6          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.492     7.629    
                         clock uncertainty           -0.074     7.555    
    SLICE_X60Y6          FDCE (Recov_fdce_C_CLR)     -0.319     7.236    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          7.236    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  7.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.596    -0.812    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X62Y1          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y1          FDPE (Prop_fdpe_C_Q)         0.128    -0.684 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.124    -0.560    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X62Y2          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.867    -1.236    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.440    -0.796    
    SLICE_X62Y2          FDCE (Remov_fdce_C_CLR)     -0.146    -0.942    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.942    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.596    -0.812    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X62Y1          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y1          FDPE (Prop_fdpe_C_Q)         0.128    -0.684 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.124    -0.560    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X62Y2          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.867    -1.236    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.440    -0.796    
    SLICE_X62Y2          FDCE (Remov_fdce_C_CLR)     -0.146    -0.942    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.942    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.596    -0.812    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X62Y1          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y1          FDPE (Prop_fdpe_C_Q)         0.128    -0.684 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.124    -0.560    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X62Y2          FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.867    -1.236    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.440    -0.796    
    SLICE_X62Y2          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.945    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.945    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.673%)  route 0.291ns (67.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.596    -0.812    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.291    -0.380    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X61Y2          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.865    -1.238    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X61Y2          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.461    -0.777    
    SLICE_X61Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.869    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.869    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.673%)  route 0.291ns (67.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.596    -0.812    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.291    -0.380    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X61Y2          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.865    -1.238    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X61Y2          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.461    -0.777    
    SLICE_X61Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.869    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.869    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.596    -0.812    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.344    -0.327    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X61Y3          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -1.239    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X61Y3          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.461    -0.778    
    SLICE_X61Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.870    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.596    -0.812    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.344    -0.327    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X61Y3          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -1.239    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X61Y3          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.461    -0.778    
    SLICE_X61Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.870    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.596    -0.812    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.344    -0.327    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X61Y3          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -1.239    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X61Y3          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.461    -0.778    
    SLICE_X61Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.870    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.075%)  route 0.344ns (70.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.596    -0.812    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.344    -0.327    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X61Y3          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.864    -1.239    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X61Y3          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.461    -0.778    
    SLICE_X61Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.870    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.484%)  route 0.354ns (71.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.596    -0.812    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.354    -0.317    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X62Y3          FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.866    -1.237    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X62Y3          FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.440    -0.797    
    SLICE_X62Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.889    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.889    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.572    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_core
  To Clock:  clk_out1_clk_core

Max Delay             1 Endpoint
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.175ns (27.363%)  route 0.465ns (72.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -1.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.867    -1.236    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X62Y2          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDPE (Prop_fdpe_C_Q)         0.175    -1.061 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.465    -0.596    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X54Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.566    -0.842    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X54Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.704ns  (logic 0.337ns (47.892%)  route 0.367ns (52.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.397ns
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.453    -2.928    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X57Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.337    -2.591 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.367    -2.224    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X57Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    -2.397    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.725ns  (logic 0.337ns (46.476%)  route 0.388ns (53.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.398ns
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.453    -2.928    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X57Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.337    -2.591 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.388    -2.203    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X55Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.571    -2.398    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.735ns  (logic 0.367ns (49.911%)  route 0.368ns (50.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.398ns
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.453    -2.928    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X57Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.367    -2.561 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.368    -2.193    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X55Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.571    -2.398    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.718ns  (logic 0.367ns (51.096%)  route 0.351ns (48.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.398ns
    Source Clock Delay      (SCD):    -2.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.518    -2.863    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X58Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.367    -2.496 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.351    -2.145    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X56Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.571    -2.398    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.789ns  (logic 0.367ns (46.486%)  route 0.422ns (53.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.398ns
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.453    -2.928    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X57Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.367    -2.561 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.422    -2.139    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X56Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.571    -2.398    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.839ns  (logic 0.367ns (43.746%)  route 0.472ns (56.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.397ns
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.453    -2.928    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X57Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.367    -2.561 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.472    -2.089    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X57Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    -2.397    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.856ns  (logic 0.337ns (39.389%)  route 0.519ns (60.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.398ns
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.453    -2.928    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X57Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.337    -2.591 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.519    -2.073    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X56Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.571    -2.398    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.803ns  (logic 0.337ns (41.957%)  route 0.466ns (58.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.398ns
    Source Clock Delay      (SCD):    -2.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.518    -2.863    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X58Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.337    -2.526 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.466    -2.060    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X56Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.571    -2.398    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.808ns  (logic 0.337ns (41.687%)  route 0.471ns (58.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.397ns
    Source Clock Delay      (SCD):    -2.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.518    -2.863    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X58Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.337    -2.526 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.471    -2.055    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X56Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    -2.397    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.825ns  (logic 0.367ns (44.492%)  route 0.458ns (55.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.397ns
    Source Clock Delay      (SCD):    -2.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.518    -2.863    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X58Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDRE (Prop_fdre_C_Q)         0.367    -2.496 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.458    -2.038    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X57Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.572    -2.397    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Max Delay             1 Endpoint
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.175ns (27.861%)  route 0.453ns (72.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -1.266ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.837    -1.266    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDPE (Prop_fdpe_C_Q)         0.175    -1.091 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.453    -0.638    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X60Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.595    -0.813    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X60Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.731ns  (logic 0.385ns (52.655%)  route 0.346ns (47.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.332ns
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.453    -2.928    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X56Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.385    -2.543 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.346    -2.197    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X58Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.637    -2.332    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.758ns  (logic 0.367ns (48.437%)  route 0.391ns (51.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.332ns
    Source Clock Delay      (SCD):    -2.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.518    -2.863    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X59Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.367    -2.496 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.391    -2.105    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X60Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.637    -2.332    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X60Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.769ns  (logic 0.337ns (43.850%)  route 0.432ns (56.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.332ns
    Source Clock Delay      (SCD):    -2.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.518    -2.863    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X59Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.337    -2.526 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.432    -2.095    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X58Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.637    -2.332    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.791ns  (logic 0.367ns (46.391%)  route 0.424ns (53.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.332ns
    Source Clock Delay      (SCD):    -2.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.518    -2.863    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X59Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.367    -2.496 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.424    -2.072    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X58Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.637    -2.332    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.832ns  (logic 0.337ns (40.514%)  route 0.495ns (59.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.332ns
    Source Clock Delay      (SCD):    -2.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.518    -2.863    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X58Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.337    -2.526 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.495    -2.031    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X59Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.637    -2.332    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.900ns  (logic 0.418ns (46.435%)  route 0.482ns (53.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.398ns
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.453    -2.928    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X56Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.418    -2.510 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.482    -2.028    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X57Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.571    -2.398    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.865ns  (logic 0.337ns (38.954%)  route 0.528ns (61.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.331ns
    Source Clock Delay      (SCD):    -2.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.518    -2.863    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X59Y3          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.337    -2.526 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.528    -1.998    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X59Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.638    -2.331    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.005ns  (logic 0.385ns (38.300%)  route 0.620ns (61.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.332ns
    Source Clock Delay      (SCD):    -2.928ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.453    -2.928    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X56Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.385    -2.543 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.620    -1.923    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X58Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.637    -2.332    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y4          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.974ns  (logic 0.367ns (37.694%)  route 0.607ns (62.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.332ns
    Source Clock Delay      (SCD):    -2.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.518    -2.863    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X58Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.367    -2.496 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.607    -1.889    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X59Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.637    -2.332    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y5          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.064ns  (logic 0.367ns (34.489%)  route 0.697ns (65.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.331ns
    Source Clock Delay      (SCD):    -2.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.452    -2.929    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y6          FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDPE (Prop_fdpe_C_Q)         0.367    -2.562 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.697    -1.865    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X60Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.638    -2.331    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X60Y2          FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8589 Endpoints
Min Delay          8589 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3_user1/studyer/user_times_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/user_score1/A[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        66.632ns  (logic 30.466ns (45.723%)  route 36.166ns (54.277%))
  Logic Levels:           116  (CARRY4=91 FDRE=1 LUT1=1 LUT3=23)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE                         0.000     0.000 r  model3_user1/studyer/user_times_reg[4]/C
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user1/studyer/user_times_reg[4]/Q
                         net (fo=3, routed)           0.934     1.390    model3_user1/studyer/user_times_reg[4]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.890 r  model3_user1/studyer/user_score1_i_228/CO[3]
                         net (fo=1, routed)           0.000     1.890    model3_user1/studyer/user_score1_i_228_n_1
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.213 f  model3_user1/studyer/user_score1_i_151/O[1]
                         net (fo=25, routed)          2.985     5.198    model3_user1/studyer/user_score1__1[6]
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.306     5.504 r  model3_user1/studyer/user_score1_i_443/O
                         net (fo=1, routed)           0.000     5.504    model3_user1/studyer/user_score1_i_443_n_1
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.884 r  model3_user1/studyer/user_score1_i_415/CO[3]
                         net (fo=1, routed)           0.000     5.884    model3_user1/studyer/user_score1_i_415_n_1
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.001 r  model3_user1/studyer/user_score1_i_411/CO[3]
                         net (fo=1, routed)           0.000     6.001    model3_user1/studyer/user_score1_i_411_n_1
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.158 r  model3_user1/studyer/user_score1_i_410/CO[1]
                         net (fo=16, routed)          1.358     7.516    model3_user1/studyer/user_score1_i_410_n_3
    SLICE_X50Y67         LUT3 (Prop_lut3_I0_O)        0.332     7.848 r  model3_user1/studyer/user_score1_i_427/O
                         net (fo=1, routed)           0.000     7.848    model3_user1/studyer/user_score1_i_427_n_1
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.381 r  model3_user1/studyer/user_score1_i_402/CO[3]
                         net (fo=1, routed)           0.000     8.381    model3_user1/studyer/user_score1_i_402_n_1
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.498 r  model3_user1/studyer/user_score1_i_397/CO[3]
                         net (fo=1, routed)           0.000     8.498    model3_user1/studyer/user_score1_i_397_n_1
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.615 r  model3_user1/studyer/user_score1_i_393/CO[3]
                         net (fo=1, routed)           0.000     8.615    model3_user1/studyer/user_score1_i_393_n_1
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.844 r  model3_user1/studyer/user_score1_i_392/CO[2]
                         net (fo=16, routed)          1.522    10.366    model3_user1/studyer/user_score1_i_392_n_2
    SLICE_X48Y67         LUT3 (Prop_lut3_I0_O)        0.310    10.676 r  model3_user1/studyer/user_score1_i_409/O
                         net (fo=1, routed)           0.000    10.676    model3_user1/studyer/user_score1_i_409_n_1
    SLICE_X48Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.226 r  model3_user1/studyer/user_score1_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.226    model3_user1/studyer/user_score1_i_384_n_1
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  model3_user1/studyer/user_score1_i_379/CO[3]
                         net (fo=1, routed)           0.000    11.340    model3_user1/studyer/user_score1_i_379_n_1
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  model3_user1/studyer/user_score1_i_375/CO[3]
                         net (fo=1, routed)           0.000    11.454    model3_user1/studyer/user_score1_i_375_n_1
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.682 r  model3_user1/studyer/user_score1_i_374/CO[2]
                         net (fo=16, routed)          1.409    13.091    model3_user1/studyer/user_score1_i_374_n_2
    SLICE_X44Y68         LUT3 (Prop_lut3_I0_O)        0.313    13.404 r  model3_user1/studyer/user_score1_i_390/O
                         net (fo=1, routed)           0.000    13.404    model3_user1/studyer/user_score1_i_390_n_1
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.802 r  model3_user1/studyer/user_score1_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.802    model3_user1/studyer/user_score1_i_366_n_1
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.916 r  model3_user1/studyer/user_score1_i_361/CO[3]
                         net (fo=1, routed)           0.000    13.916    model3_user1/studyer/user_score1_i_361_n_1
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.030 r  model3_user1/studyer/user_score1_i_357/CO[3]
                         net (fo=1, routed)           0.000    14.030    model3_user1/studyer/user_score1_i_357_n_1
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.258 r  model3_user1/studyer/user_score1_i_356/CO[2]
                         net (fo=16, routed)          1.195    15.453    model3_user1/studyer/user_score1_i_356_n_2
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.313    15.766 r  model3_user1/studyer/user_score1_i_373/O
                         net (fo=1, routed)           0.000    15.766    model3_user1/studyer/user_score1_i_373_n_1
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.316 r  model3_user1/studyer/user_score1_i_348/CO[3]
                         net (fo=1, routed)           0.000    16.316    model3_user1/studyer/user_score1_i_348_n_1
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.430 r  model3_user1/studyer/user_score1_i_343/CO[3]
                         net (fo=1, routed)           0.000    16.430    model3_user1/studyer/user_score1_i_343_n_1
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.544 r  model3_user1/studyer/user_score1_i_339/CO[3]
                         net (fo=1, routed)           0.000    16.544    model3_user1/studyer/user_score1_i_339_n_1
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.772 r  model3_user1/studyer/user_score1_i_338/CO[2]
                         net (fo=16, routed)          1.341    18.113    model3_user1/studyer/user_score1_i_338_n_2
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.313    18.426 r  model3_user1/studyer/user_score1_i_355/O
                         net (fo=1, routed)           0.000    18.426    model3_user1/studyer/user_score1_i_355_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.959 r  model3_user1/studyer/user_score1_i_330/CO[3]
                         net (fo=1, routed)           0.000    18.959    model3_user1/studyer/user_score1_i_330_n_1
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  model3_user1/studyer/user_score1_i_325/CO[3]
                         net (fo=1, routed)           0.000    19.076    model3_user1/studyer/user_score1_i_325_n_1
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.193 r  model3_user1/studyer/user_score1_i_321/CO[3]
                         net (fo=1, routed)           0.000    19.193    model3_user1/studyer/user_score1_i_321_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.422 r  model3_user1/studyer/user_score1_i_320/CO[2]
                         net (fo=16, routed)          1.370    20.793    model3_user1/studyer/user_score1_i_320_n_2
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.310    21.103 r  model3_user1/studyer/user_score1_i_337/O
                         net (fo=1, routed)           0.000    21.103    model3_user1/studyer/user_score1_i_337_n_1
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.653 r  model3_user1/studyer/user_score1_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.653    model3_user1/studyer/user_score1_i_312_n_1
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.767 r  model3_user1/studyer/user_score1_i_307/CO[3]
                         net (fo=1, routed)           0.000    21.767    model3_user1/studyer/user_score1_i_307_n_1
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.881 r  model3_user1/studyer/user_score1_i_303/CO[3]
                         net (fo=1, routed)           0.000    21.881    model3_user1/studyer/user_score1_i_303_n_1
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.109 r  model3_user1/studyer/user_score1_i_302/CO[2]
                         net (fo=16, routed)          1.359    23.467    model3_user1/studyer/user_score1_i_302_n_2
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.313    23.780 r  model3_user1/studyer/user_score1_i_317/O
                         net (fo=1, routed)           0.000    23.780    model3_user1/studyer/user_score1_i_317_n_1
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.181 r  model3_user1/studyer/user_score1_i_294/CO[3]
                         net (fo=1, routed)           0.000    24.181    model3_user1/studyer/user_score1_i_294_n_1
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.295 r  model3_user1/studyer/user_score1_i_289/CO[3]
                         net (fo=1, routed)           0.000    24.295    model3_user1/studyer/user_score1_i_289_n_1
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.409 r  model3_user1/studyer/user_score1_i_285/CO[3]
                         net (fo=1, routed)           0.000    24.409    model3_user1/studyer/user_score1_i_285_n_1
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.637 r  model3_user1/studyer/user_score1_i_284/CO[2]
                         net (fo=16, routed)          1.079    25.716    model3_user1/studyer/user_score1_i_284_n_2
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.313    26.029 r  model3_user1/studyer/user_score1_i_299/O
                         net (fo=1, routed)           0.000    26.029    model3_user1/studyer/user_score1_i_299_n_1
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.430 r  model3_user1/studyer/user_score1_i_242/CO[3]
                         net (fo=1, routed)           0.000    26.430    model3_user1/studyer/user_score1_i_242_n_1
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.544 r  model3_user1/studyer/user_score1_i_237/CO[3]
                         net (fo=1, routed)           0.000    26.544    model3_user1/studyer/user_score1_i_237_n_1
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.658 r  model3_user1/studyer/user_score1_i_233/CO[3]
                         net (fo=1, routed)           0.000    26.658    model3_user1/studyer/user_score1_i_233_n_1
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.886 r  model3_user1/studyer/user_score1_i_232/CO[2]
                         net (fo=16, routed)          1.553    28.439    model3_user1/studyer/user_score1_i_232_n_2
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.313    28.752 r  model3_user1/studyer/user_score1_i_249/O
                         net (fo=1, routed)           0.000    28.752    model3_user1/studyer/user_score1_i_249_n_1
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.302 r  model3_user1/studyer/user_score1_i_162/CO[3]
                         net (fo=1, routed)           0.000    29.302    model3_user1/studyer/user_score1_i_162_n_1
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.416 r  model3_user1/studyer/user_score1_i_157/CO[3]
                         net (fo=1, routed)           0.000    29.416    model3_user1/studyer/user_score1_i_157_n_1
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.530 r  model3_user1/studyer/user_score1_i_153/CO[3]
                         net (fo=1, routed)           0.000    29.530    model3_user1/studyer/user_score1_i_153_n_1
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.758 r  model3_user1/studyer/user_score1_i_152/CO[2]
                         net (fo=16, routed)          1.509    31.267    model3_user1/studyer/user_score1_i_152_n_2
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.313    31.580 r  model3_user1/studyer/user_score1_i_229/O
                         net (fo=1, routed)           0.000    31.580    model3_user1/studyer/user_score1_i_229_n_1
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.981 r  model3_user1/studyer/user_score1_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.981    model3_user1/studyer/user_score1_i_146_n_1
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.095 r  model3_user1/studyer/user_score1_i_79/CO[3]
                         net (fo=1, routed)           0.000    32.095    model3_user1/studyer/user_score1_i_79_n_1
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.209 r  model3_user1/studyer/user_score1_i_75/CO[3]
                         net (fo=1, routed)           0.000    32.209    model3_user1/studyer/user_score1_i_75_n_1
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.437 r  model3_user1/studyer/user_score1_i_74/CO[2]
                         net (fo=16, routed)          1.192    33.629    model3_user1/studyer/user_score1_i_74_n_2
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.313    33.942 r  model3_user1/studyer/user_score1_i_227/O
                         net (fo=1, routed)           0.000    33.942    model3_user1/studyer/user_score1_i_227_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.492 r  model3_user1/studyer/user_score1_i_141/CO[3]
                         net (fo=1, routed)           0.000    34.492    model3_user1/studyer/user_score1_i_141_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.606 r  model3_user1/studyer/user_score1_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.606    model3_user1/studyer/user_score1_i_69_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.720 r  model3_user1/studyer/user_score1_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.720    model3_user1/studyer/user_score1_i_21_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.948 r  model3_user1/studyer/user_score1_i_20/CO[2]
                         net (fo=16, routed)          1.156    36.104    model3_user1/studyer/user_score1_i_20_n_2
    SLICE_X45Y58         LUT3 (Prop_lut3_I0_O)        0.313    36.417 r  model3_user1/studyer/user_score1_i_144/O
                         net (fo=1, routed)           0.000    36.417    model3_user1/studyer/user_score1_i_144_n_1
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.967 r  model3_user1/studyer/user_score1_i_68/CO[3]
                         net (fo=1, routed)           0.000    36.967    model3_user1/studyer/user_score1_i_68_n_1
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.081 r  model3_user1/studyer/user_score1_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.081    model3_user1/studyer/user_score1_i_19_n_1
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.309 r  model3_user1/studyer/user_score1_i_7/CO[2]
                         net (fo=17, routed)          1.815    39.124    model3_user1/studyer/A[11]
    SLICE_X44Y56         LUT3 (Prop_lut3_I0_O)        0.313    39.437 r  model3_user1/studyer/user_score1_i_251/O
                         net (fo=1, routed)           0.000    39.437    model3_user1/studyer/user_score1_i_251_n_1
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.835 r  model3_user1/studyer/user_score1_i_167/CO[3]
                         net (fo=1, routed)           0.000    39.835    model3_user1/studyer/user_score1_i_167_n_1
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.949 r  model3_user1/studyer/user_score1_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.949    model3_user1/studyer/user_score1_i_85_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.063 r  model3_user1/studyer/user_score1_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.063    model3_user1/studyer/user_score1_i_25_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.291 r  model3_user1/studyer/user_score1_i_8/CO[2]
                         net (fo=17, routed)          1.628    41.919    model3_user1/studyer/A[10]
    SLICE_X44Y63         LUT3 (Prop_lut3_I0_O)        0.313    42.232 r  model3_user1/studyer/user_score1_i_32/O
                         net (fo=1, routed)           0.000    42.232    model3_user1/studyer/user_score1_i_32_n_1
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    42.768 r  model3_user1/studyer/user_score1_i_9/CO[2]
                         net (fo=17, routed)          0.924    43.693    model3_user1/studyer/A[9]
    SLICE_X45Y61         LUT3 (Prop_lut3_I0_O)        0.313    44.006 r  model3_user1/studyer/user_score1_i_257/O
                         net (fo=1, routed)           0.000    44.006    model3_user1/studyer/user_score1_i_257_n_1
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.404 r  model3_user1/studyer/user_score1_i_177/CO[3]
                         net (fo=1, routed)           0.000    44.404    model3_user1/studyer/user_score1_i_177_n_1
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.518 r  model3_user1/studyer/user_score1_i_95/CO[3]
                         net (fo=1, routed)           0.000    44.518    model3_user1/studyer/user_score1_i_95_n_1
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.632 r  model3_user1/studyer/user_score1_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.632    model3_user1/studyer/user_score1_i_33_n_1
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.860 r  model3_user1/studyer/user_score1_i_10/CO[2]
                         net (fo=17, routed)          1.837    46.696    model3_user1/studyer/A[8]
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.313    47.009 r  model3_user1/studyer/user_score1_i_261/O
                         net (fo=1, routed)           0.000    47.009    model3_user1/studyer/user_score1_i_261_n_1
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.559 r  model3_user1/studyer/user_score1_i_182/CO[3]
                         net (fo=1, routed)           0.000    47.559    model3_user1/studyer/user_score1_i_182_n_1
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.673 r  model3_user1/studyer/user_score1_i_100/CO[3]
                         net (fo=1, routed)           0.000    47.673    model3_user1/studyer/user_score1_i_100_n_1
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.787 r  model3_user1/studyer/user_score1_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.787    model3_user1/studyer/user_score1_i_37_n_1
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    48.037 r  model3_user1/studyer/user_score1_i_11/CO[2]
                         net (fo=18, routed)          1.250    49.288    model3_user1/studyer/A[7]
    SLICE_X48Y61         LUT3 (Prop_lut3_I0_O)        0.313    49.601 r  model3_user1/studyer/user_score1_i_262/O
                         net (fo=1, routed)           0.000    49.601    model3_user1/studyer/user_score1_i_262_n_1
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.002 r  model3_user1/studyer/user_score1_i_187/CO[3]
                         net (fo=1, routed)           0.000    50.002    model3_user1/studyer/user_score1_i_187_n_1
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.116 r  model3_user1/studyer/user_score1_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.116    model3_user1/studyer/user_score1_i_105_n_1
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.230 r  model3_user1/studyer/user_score1_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.230    model3_user1/studyer/user_score1_i_41_n_1
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.480 r  model3_user1/studyer/user_score1_i_12/CO[2]
                         net (fo=18, routed)          1.330    51.810    model3_user1/studyer/A[6]
    SLICE_X45Y68         LUT3 (Prop_lut3_I0_O)        0.313    52.123 r  model3_user1/studyer/user_score1_i_195/O
                         net (fo=1, routed)           0.000    52.123    model3_user1/studyer/user_score1_i_195_n_1
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.673 r  model3_user1/studyer/user_score1_i_110/CO[3]
                         net (fo=1, routed)           0.000    52.673    model3_user1/studyer/user_score1_i_110_n_1
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.787 r  model3_user1/studyer/user_score1_i_45/CO[3]
                         net (fo=1, routed)           0.000    52.787    model3_user1/studyer/user_score1_i_45_n_1
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.037 r  model3_user1/studyer/user_score1_i_13/CO[2]
                         net (fo=18, routed)          1.375    54.412    model3_user1/studyer/A[5]
    SLICE_X44Y64         LUT3 (Prop_lut3_I0_O)        0.313    54.725 r  model3_user1/studyer/user_score1_i_268/O
                         net (fo=1, routed)           0.000    54.725    model3_user1/studyer/user_score1_i_268_n_1
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.126 r  model3_user1/studyer/user_score1_i_197/CO[3]
                         net (fo=1, routed)           0.000    55.126    model3_user1/studyer/user_score1_i_197_n_1
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.240 r  model3_user1/studyer/user_score1_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.240    model3_user1/studyer/user_score1_i_115_n_1
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.354 r  model3_user1/studyer/user_score1_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.354    model3_user1/studyer/user_score1_i_49_n_1
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.604 r  model3_user1/studyer/user_score1_i_14/CO[2]
                         net (fo=18, routed)          1.356    56.960    model3_user1/studyer/A[4]
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.313    57.273 r  model3_user1/studyer/user_score1_i_273/O
                         net (fo=1, routed)           0.000    57.273    model3_user1/studyer/user_score1_i_273_n_1
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.823 r  model3_user1/studyer/user_score1_i_202/CO[3]
                         net (fo=1, routed)           0.000    57.823    model3_user1/studyer/user_score1_i_202_n_1
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.937 r  model3_user1/studyer/user_score1_i_120/CO[3]
                         net (fo=1, routed)           0.000    57.937    model3_user1/studyer/user_score1_i_120_n_1
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.051 r  model3_user1/studyer/user_score1_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.051    model3_user1/studyer/user_score1_i_53_n_1
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    58.301 r  model3_user1/studyer/user_score1_i_15/CO[2]
                         net (fo=18, routed)          1.370    59.670    model3_user1/studyer/A[3]
    SLICE_X46Y62         LUT3 (Prop_lut3_I0_O)        0.313    59.983 r  model3_user1/studyer/user_score1_i_276/O
                         net (fo=1, routed)           0.000    59.983    model3_user1/studyer/user_score1_i_276_n_1
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.516 r  model3_user1/studyer/user_score1_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.516    model3_user1/studyer/user_score1_i_207_n_1
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.633 r  model3_user1/studyer/user_score1_i_125/CO[3]
                         net (fo=1, routed)           0.000    60.633    model3_user1/studyer/user_score1_i_125_n_1
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.750 r  model3_user1/studyer/user_score1_i_57/CO[3]
                         net (fo=1, routed)           0.000    60.750    model3_user1/studyer/user_score1_i_57_n_1
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    61.002 r  model3_user1/studyer/user_score1_i_16/CO[2]
                         net (fo=18, routed)          1.370    62.372    model3_user1/studyer/A[2]
    SLICE_X47Y58         LUT3 (Prop_lut3_I0_O)        0.310    62.682 r  model3_user1/studyer/user_score1_i_277/O
                         net (fo=1, routed)           0.000    62.682    model3_user1/studyer/user_score1_i_277_n_1
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.083 r  model3_user1/studyer/user_score1_i_212/CO[3]
                         net (fo=1, routed)           0.000    63.083    model3_user1/studyer/user_score1_i_212_n_1
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.197 r  model3_user1/studyer/user_score1_i_130/CO[3]
                         net (fo=1, routed)           0.000    63.197    model3_user1/studyer/user_score1_i_130_n_1
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.311 r  model3_user1/studyer/user_score1_i_61/CO[3]
                         net (fo=1, routed)           0.000    63.311    model3_user1/studyer/user_score1_i_61_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    63.561 r  model3_user1/studyer/user_score1_i_17/CO[2]
                         net (fo=18, routed)          1.270    64.832    model3_user1/studyer/A[1]
    SLICE_X46Y59         LUT3 (Prop_lut3_I0_O)        0.313    65.145 r  model3_user1/studyer/user_score1_i_221/O
                         net (fo=1, routed)           0.000    65.145    model3_user1/studyer/user_score1_i_221_n_1
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    65.658 r  model3_user1/studyer/user_score1_i_135/CO[3]
                         net (fo=1, routed)           0.000    65.658    model3_user1/studyer/user_score1_i_135_n_1
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.775 r  model3_user1/studyer/user_score1_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.775    model3_user1/studyer/user_score1_i_65_n_1
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    65.954 r  model3_user1/studyer/user_score1_i_18/CO[1]
                         net (fo=2, routed)           0.678    66.632    model3_user1/studyer/A[0]
    DSP48_X1Y24          DSP48E1                                      r  model3_user1/studyer/user_score1/A[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/user_times_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/user_score_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        65.954ns  (logic 30.466ns (46.193%)  route 35.488ns (53.807%))
  Logic Levels:           116  (CARRY4=91 FDRE=1 LUT1=1 LUT3=23)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE                         0.000     0.000 r  model3_user1/studyer/user_times_reg[4]/C
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user1/studyer/user_times_reg[4]/Q
                         net (fo=3, routed)           0.934     1.390    model3_user1/studyer/user_times_reg[4]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.890 r  model3_user1/studyer/user_score1_i_228/CO[3]
                         net (fo=1, routed)           0.000     1.890    model3_user1/studyer/user_score1_i_228_n_1
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.213 f  model3_user1/studyer/user_score1_i_151/O[1]
                         net (fo=25, routed)          2.985     5.198    model3_user1/studyer/user_score1__1[6]
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.306     5.504 r  model3_user1/studyer/user_score1_i_443/O
                         net (fo=1, routed)           0.000     5.504    model3_user1/studyer/user_score1_i_443_n_1
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.884 r  model3_user1/studyer/user_score1_i_415/CO[3]
                         net (fo=1, routed)           0.000     5.884    model3_user1/studyer/user_score1_i_415_n_1
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.001 r  model3_user1/studyer/user_score1_i_411/CO[3]
                         net (fo=1, routed)           0.000     6.001    model3_user1/studyer/user_score1_i_411_n_1
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.158 r  model3_user1/studyer/user_score1_i_410/CO[1]
                         net (fo=16, routed)          1.358     7.516    model3_user1/studyer/user_score1_i_410_n_3
    SLICE_X50Y67         LUT3 (Prop_lut3_I0_O)        0.332     7.848 r  model3_user1/studyer/user_score1_i_427/O
                         net (fo=1, routed)           0.000     7.848    model3_user1/studyer/user_score1_i_427_n_1
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.381 r  model3_user1/studyer/user_score1_i_402/CO[3]
                         net (fo=1, routed)           0.000     8.381    model3_user1/studyer/user_score1_i_402_n_1
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.498 r  model3_user1/studyer/user_score1_i_397/CO[3]
                         net (fo=1, routed)           0.000     8.498    model3_user1/studyer/user_score1_i_397_n_1
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.615 r  model3_user1/studyer/user_score1_i_393/CO[3]
                         net (fo=1, routed)           0.000     8.615    model3_user1/studyer/user_score1_i_393_n_1
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.844 r  model3_user1/studyer/user_score1_i_392/CO[2]
                         net (fo=16, routed)          1.522    10.366    model3_user1/studyer/user_score1_i_392_n_2
    SLICE_X48Y67         LUT3 (Prop_lut3_I0_O)        0.310    10.676 r  model3_user1/studyer/user_score1_i_409/O
                         net (fo=1, routed)           0.000    10.676    model3_user1/studyer/user_score1_i_409_n_1
    SLICE_X48Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.226 r  model3_user1/studyer/user_score1_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.226    model3_user1/studyer/user_score1_i_384_n_1
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  model3_user1/studyer/user_score1_i_379/CO[3]
                         net (fo=1, routed)           0.000    11.340    model3_user1/studyer/user_score1_i_379_n_1
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  model3_user1/studyer/user_score1_i_375/CO[3]
                         net (fo=1, routed)           0.000    11.454    model3_user1/studyer/user_score1_i_375_n_1
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.682 r  model3_user1/studyer/user_score1_i_374/CO[2]
                         net (fo=16, routed)          1.409    13.091    model3_user1/studyer/user_score1_i_374_n_2
    SLICE_X44Y68         LUT3 (Prop_lut3_I0_O)        0.313    13.404 r  model3_user1/studyer/user_score1_i_390/O
                         net (fo=1, routed)           0.000    13.404    model3_user1/studyer/user_score1_i_390_n_1
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.802 r  model3_user1/studyer/user_score1_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.802    model3_user1/studyer/user_score1_i_366_n_1
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.916 r  model3_user1/studyer/user_score1_i_361/CO[3]
                         net (fo=1, routed)           0.000    13.916    model3_user1/studyer/user_score1_i_361_n_1
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.030 r  model3_user1/studyer/user_score1_i_357/CO[3]
                         net (fo=1, routed)           0.000    14.030    model3_user1/studyer/user_score1_i_357_n_1
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.258 r  model3_user1/studyer/user_score1_i_356/CO[2]
                         net (fo=16, routed)          1.195    15.453    model3_user1/studyer/user_score1_i_356_n_2
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.313    15.766 r  model3_user1/studyer/user_score1_i_373/O
                         net (fo=1, routed)           0.000    15.766    model3_user1/studyer/user_score1_i_373_n_1
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.316 r  model3_user1/studyer/user_score1_i_348/CO[3]
                         net (fo=1, routed)           0.000    16.316    model3_user1/studyer/user_score1_i_348_n_1
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.430 r  model3_user1/studyer/user_score1_i_343/CO[3]
                         net (fo=1, routed)           0.000    16.430    model3_user1/studyer/user_score1_i_343_n_1
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.544 r  model3_user1/studyer/user_score1_i_339/CO[3]
                         net (fo=1, routed)           0.000    16.544    model3_user1/studyer/user_score1_i_339_n_1
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.772 r  model3_user1/studyer/user_score1_i_338/CO[2]
                         net (fo=16, routed)          1.341    18.113    model3_user1/studyer/user_score1_i_338_n_2
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.313    18.426 r  model3_user1/studyer/user_score1_i_355/O
                         net (fo=1, routed)           0.000    18.426    model3_user1/studyer/user_score1_i_355_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.959 r  model3_user1/studyer/user_score1_i_330/CO[3]
                         net (fo=1, routed)           0.000    18.959    model3_user1/studyer/user_score1_i_330_n_1
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  model3_user1/studyer/user_score1_i_325/CO[3]
                         net (fo=1, routed)           0.000    19.076    model3_user1/studyer/user_score1_i_325_n_1
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.193 r  model3_user1/studyer/user_score1_i_321/CO[3]
                         net (fo=1, routed)           0.000    19.193    model3_user1/studyer/user_score1_i_321_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.422 r  model3_user1/studyer/user_score1_i_320/CO[2]
                         net (fo=16, routed)          1.370    20.793    model3_user1/studyer/user_score1_i_320_n_2
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.310    21.103 r  model3_user1/studyer/user_score1_i_337/O
                         net (fo=1, routed)           0.000    21.103    model3_user1/studyer/user_score1_i_337_n_1
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.653 r  model3_user1/studyer/user_score1_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.653    model3_user1/studyer/user_score1_i_312_n_1
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.767 r  model3_user1/studyer/user_score1_i_307/CO[3]
                         net (fo=1, routed)           0.000    21.767    model3_user1/studyer/user_score1_i_307_n_1
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.881 r  model3_user1/studyer/user_score1_i_303/CO[3]
                         net (fo=1, routed)           0.000    21.881    model3_user1/studyer/user_score1_i_303_n_1
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.109 r  model3_user1/studyer/user_score1_i_302/CO[2]
                         net (fo=16, routed)          1.359    23.467    model3_user1/studyer/user_score1_i_302_n_2
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.313    23.780 r  model3_user1/studyer/user_score1_i_317/O
                         net (fo=1, routed)           0.000    23.780    model3_user1/studyer/user_score1_i_317_n_1
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.181 r  model3_user1/studyer/user_score1_i_294/CO[3]
                         net (fo=1, routed)           0.000    24.181    model3_user1/studyer/user_score1_i_294_n_1
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.295 r  model3_user1/studyer/user_score1_i_289/CO[3]
                         net (fo=1, routed)           0.000    24.295    model3_user1/studyer/user_score1_i_289_n_1
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.409 r  model3_user1/studyer/user_score1_i_285/CO[3]
                         net (fo=1, routed)           0.000    24.409    model3_user1/studyer/user_score1_i_285_n_1
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.637 r  model3_user1/studyer/user_score1_i_284/CO[2]
                         net (fo=16, routed)          1.079    25.716    model3_user1/studyer/user_score1_i_284_n_2
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.313    26.029 r  model3_user1/studyer/user_score1_i_299/O
                         net (fo=1, routed)           0.000    26.029    model3_user1/studyer/user_score1_i_299_n_1
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.430 r  model3_user1/studyer/user_score1_i_242/CO[3]
                         net (fo=1, routed)           0.000    26.430    model3_user1/studyer/user_score1_i_242_n_1
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.544 r  model3_user1/studyer/user_score1_i_237/CO[3]
                         net (fo=1, routed)           0.000    26.544    model3_user1/studyer/user_score1_i_237_n_1
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.658 r  model3_user1/studyer/user_score1_i_233/CO[3]
                         net (fo=1, routed)           0.000    26.658    model3_user1/studyer/user_score1_i_233_n_1
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.886 r  model3_user1/studyer/user_score1_i_232/CO[2]
                         net (fo=16, routed)          1.553    28.439    model3_user1/studyer/user_score1_i_232_n_2
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.313    28.752 r  model3_user1/studyer/user_score1_i_249/O
                         net (fo=1, routed)           0.000    28.752    model3_user1/studyer/user_score1_i_249_n_1
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.302 r  model3_user1/studyer/user_score1_i_162/CO[3]
                         net (fo=1, routed)           0.000    29.302    model3_user1/studyer/user_score1_i_162_n_1
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.416 r  model3_user1/studyer/user_score1_i_157/CO[3]
                         net (fo=1, routed)           0.000    29.416    model3_user1/studyer/user_score1_i_157_n_1
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.530 r  model3_user1/studyer/user_score1_i_153/CO[3]
                         net (fo=1, routed)           0.000    29.530    model3_user1/studyer/user_score1_i_153_n_1
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.758 r  model3_user1/studyer/user_score1_i_152/CO[2]
                         net (fo=16, routed)          1.509    31.267    model3_user1/studyer/user_score1_i_152_n_2
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.313    31.580 r  model3_user1/studyer/user_score1_i_229/O
                         net (fo=1, routed)           0.000    31.580    model3_user1/studyer/user_score1_i_229_n_1
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.981 r  model3_user1/studyer/user_score1_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.981    model3_user1/studyer/user_score1_i_146_n_1
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.095 r  model3_user1/studyer/user_score1_i_79/CO[3]
                         net (fo=1, routed)           0.000    32.095    model3_user1/studyer/user_score1_i_79_n_1
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.209 r  model3_user1/studyer/user_score1_i_75/CO[3]
                         net (fo=1, routed)           0.000    32.209    model3_user1/studyer/user_score1_i_75_n_1
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.437 r  model3_user1/studyer/user_score1_i_74/CO[2]
                         net (fo=16, routed)          1.192    33.629    model3_user1/studyer/user_score1_i_74_n_2
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.313    33.942 r  model3_user1/studyer/user_score1_i_227/O
                         net (fo=1, routed)           0.000    33.942    model3_user1/studyer/user_score1_i_227_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.492 r  model3_user1/studyer/user_score1_i_141/CO[3]
                         net (fo=1, routed)           0.000    34.492    model3_user1/studyer/user_score1_i_141_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.606 r  model3_user1/studyer/user_score1_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.606    model3_user1/studyer/user_score1_i_69_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.720 r  model3_user1/studyer/user_score1_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.720    model3_user1/studyer/user_score1_i_21_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.948 r  model3_user1/studyer/user_score1_i_20/CO[2]
                         net (fo=16, routed)          1.156    36.104    model3_user1/studyer/user_score1_i_20_n_2
    SLICE_X45Y58         LUT3 (Prop_lut3_I0_O)        0.313    36.417 r  model3_user1/studyer/user_score1_i_144/O
                         net (fo=1, routed)           0.000    36.417    model3_user1/studyer/user_score1_i_144_n_1
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.967 r  model3_user1/studyer/user_score1_i_68/CO[3]
                         net (fo=1, routed)           0.000    36.967    model3_user1/studyer/user_score1_i_68_n_1
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.081 r  model3_user1/studyer/user_score1_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.081    model3_user1/studyer/user_score1_i_19_n_1
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.309 r  model3_user1/studyer/user_score1_i_7/CO[2]
                         net (fo=17, routed)          1.815    39.124    model3_user1/studyer/A[11]
    SLICE_X44Y56         LUT3 (Prop_lut3_I0_O)        0.313    39.437 r  model3_user1/studyer/user_score1_i_251/O
                         net (fo=1, routed)           0.000    39.437    model3_user1/studyer/user_score1_i_251_n_1
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.835 r  model3_user1/studyer/user_score1_i_167/CO[3]
                         net (fo=1, routed)           0.000    39.835    model3_user1/studyer/user_score1_i_167_n_1
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.949 r  model3_user1/studyer/user_score1_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.949    model3_user1/studyer/user_score1_i_85_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.063 r  model3_user1/studyer/user_score1_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.063    model3_user1/studyer/user_score1_i_25_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.291 r  model3_user1/studyer/user_score1_i_8/CO[2]
                         net (fo=17, routed)          1.628    41.919    model3_user1/studyer/A[10]
    SLICE_X44Y63         LUT3 (Prop_lut3_I0_O)        0.313    42.232 r  model3_user1/studyer/user_score1_i_32/O
                         net (fo=1, routed)           0.000    42.232    model3_user1/studyer/user_score1_i_32_n_1
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    42.768 r  model3_user1/studyer/user_score1_i_9/CO[2]
                         net (fo=17, routed)          0.924    43.693    model3_user1/studyer/A[9]
    SLICE_X45Y61         LUT3 (Prop_lut3_I0_O)        0.313    44.006 r  model3_user1/studyer/user_score1_i_257/O
                         net (fo=1, routed)           0.000    44.006    model3_user1/studyer/user_score1_i_257_n_1
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.404 r  model3_user1/studyer/user_score1_i_177/CO[3]
                         net (fo=1, routed)           0.000    44.404    model3_user1/studyer/user_score1_i_177_n_1
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.518 r  model3_user1/studyer/user_score1_i_95/CO[3]
                         net (fo=1, routed)           0.000    44.518    model3_user1/studyer/user_score1_i_95_n_1
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.632 r  model3_user1/studyer/user_score1_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.632    model3_user1/studyer/user_score1_i_33_n_1
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.860 r  model3_user1/studyer/user_score1_i_10/CO[2]
                         net (fo=17, routed)          1.837    46.696    model3_user1/studyer/A[8]
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.313    47.009 r  model3_user1/studyer/user_score1_i_261/O
                         net (fo=1, routed)           0.000    47.009    model3_user1/studyer/user_score1_i_261_n_1
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.559 r  model3_user1/studyer/user_score1_i_182/CO[3]
                         net (fo=1, routed)           0.000    47.559    model3_user1/studyer/user_score1_i_182_n_1
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.673 r  model3_user1/studyer/user_score1_i_100/CO[3]
                         net (fo=1, routed)           0.000    47.673    model3_user1/studyer/user_score1_i_100_n_1
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.787 r  model3_user1/studyer/user_score1_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.787    model3_user1/studyer/user_score1_i_37_n_1
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    48.037 r  model3_user1/studyer/user_score1_i_11/CO[2]
                         net (fo=18, routed)          1.250    49.288    model3_user1/studyer/A[7]
    SLICE_X48Y61         LUT3 (Prop_lut3_I0_O)        0.313    49.601 r  model3_user1/studyer/user_score1_i_262/O
                         net (fo=1, routed)           0.000    49.601    model3_user1/studyer/user_score1_i_262_n_1
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.002 r  model3_user1/studyer/user_score1_i_187/CO[3]
                         net (fo=1, routed)           0.000    50.002    model3_user1/studyer/user_score1_i_187_n_1
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.116 r  model3_user1/studyer/user_score1_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.116    model3_user1/studyer/user_score1_i_105_n_1
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.230 r  model3_user1/studyer/user_score1_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.230    model3_user1/studyer/user_score1_i_41_n_1
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.480 r  model3_user1/studyer/user_score1_i_12/CO[2]
                         net (fo=18, routed)          1.330    51.810    model3_user1/studyer/A[6]
    SLICE_X45Y68         LUT3 (Prop_lut3_I0_O)        0.313    52.123 r  model3_user1/studyer/user_score1_i_195/O
                         net (fo=1, routed)           0.000    52.123    model3_user1/studyer/user_score1_i_195_n_1
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.673 r  model3_user1/studyer/user_score1_i_110/CO[3]
                         net (fo=1, routed)           0.000    52.673    model3_user1/studyer/user_score1_i_110_n_1
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.787 r  model3_user1/studyer/user_score1_i_45/CO[3]
                         net (fo=1, routed)           0.000    52.787    model3_user1/studyer/user_score1_i_45_n_1
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.037 r  model3_user1/studyer/user_score1_i_13/CO[2]
                         net (fo=18, routed)          1.375    54.412    model3_user1/studyer/A[5]
    SLICE_X44Y64         LUT3 (Prop_lut3_I0_O)        0.313    54.725 r  model3_user1/studyer/user_score1_i_268/O
                         net (fo=1, routed)           0.000    54.725    model3_user1/studyer/user_score1_i_268_n_1
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.126 r  model3_user1/studyer/user_score1_i_197/CO[3]
                         net (fo=1, routed)           0.000    55.126    model3_user1/studyer/user_score1_i_197_n_1
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.240 r  model3_user1/studyer/user_score1_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.240    model3_user1/studyer/user_score1_i_115_n_1
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.354 r  model3_user1/studyer/user_score1_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.354    model3_user1/studyer/user_score1_i_49_n_1
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.604 r  model3_user1/studyer/user_score1_i_14/CO[2]
                         net (fo=18, routed)          1.356    56.960    model3_user1/studyer/A[4]
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.313    57.273 r  model3_user1/studyer/user_score1_i_273/O
                         net (fo=1, routed)           0.000    57.273    model3_user1/studyer/user_score1_i_273_n_1
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.823 r  model3_user1/studyer/user_score1_i_202/CO[3]
                         net (fo=1, routed)           0.000    57.823    model3_user1/studyer/user_score1_i_202_n_1
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.937 r  model3_user1/studyer/user_score1_i_120/CO[3]
                         net (fo=1, routed)           0.000    57.937    model3_user1/studyer/user_score1_i_120_n_1
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.051 r  model3_user1/studyer/user_score1_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.051    model3_user1/studyer/user_score1_i_53_n_1
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    58.301 r  model3_user1/studyer/user_score1_i_15/CO[2]
                         net (fo=18, routed)          1.370    59.670    model3_user1/studyer/A[3]
    SLICE_X46Y62         LUT3 (Prop_lut3_I0_O)        0.313    59.983 r  model3_user1/studyer/user_score1_i_276/O
                         net (fo=1, routed)           0.000    59.983    model3_user1/studyer/user_score1_i_276_n_1
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.516 r  model3_user1/studyer/user_score1_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.516    model3_user1/studyer/user_score1_i_207_n_1
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.633 r  model3_user1/studyer/user_score1_i_125/CO[3]
                         net (fo=1, routed)           0.000    60.633    model3_user1/studyer/user_score1_i_125_n_1
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.750 r  model3_user1/studyer/user_score1_i_57/CO[3]
                         net (fo=1, routed)           0.000    60.750    model3_user1/studyer/user_score1_i_57_n_1
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    61.002 r  model3_user1/studyer/user_score1_i_16/CO[2]
                         net (fo=18, routed)          1.370    62.372    model3_user1/studyer/A[2]
    SLICE_X47Y58         LUT3 (Prop_lut3_I0_O)        0.310    62.682 r  model3_user1/studyer/user_score1_i_277/O
                         net (fo=1, routed)           0.000    62.682    model3_user1/studyer/user_score1_i_277_n_1
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.083 r  model3_user1/studyer/user_score1_i_212/CO[3]
                         net (fo=1, routed)           0.000    63.083    model3_user1/studyer/user_score1_i_212_n_1
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.197 r  model3_user1/studyer/user_score1_i_130/CO[3]
                         net (fo=1, routed)           0.000    63.197    model3_user1/studyer/user_score1_i_130_n_1
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.311 r  model3_user1/studyer/user_score1_i_61/CO[3]
                         net (fo=1, routed)           0.000    63.311    model3_user1/studyer/user_score1_i_61_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    63.561 r  model3_user1/studyer/user_score1_i_17/CO[2]
                         net (fo=18, routed)          1.270    64.832    model3_user1/studyer/A[1]
    SLICE_X46Y59         LUT3 (Prop_lut3_I0_O)        0.313    65.145 r  model3_user1/studyer/user_score1_i_221/O
                         net (fo=1, routed)           0.000    65.145    model3_user1/studyer/user_score1_i_221_n_1
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    65.658 r  model3_user1/studyer/user_score1_i_135/CO[3]
                         net (fo=1, routed)           0.000    65.658    model3_user1/studyer/user_score1_i_135_n_1
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.775 r  model3_user1/studyer/user_score1_i_65/CO[3]
                         net (fo=1, routed)           0.000    65.775    model3_user1/studyer/user_score1_i_65_n_1
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    65.954 r  model3_user1/studyer/user_score1_i_18/CO[1]
                         net (fo=2, routed)           0.000    65.954    model3_user1/studyer/A[0]
    SLICE_X46Y61         FDRE                                         r  model3_user1/studyer/user_score_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/user_times_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/user_score1/A[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.438ns  (logic 29.344ns (45.538%)  route 35.094ns (54.462%))
  Logic Levels:           112  (CARRY4=88 FDRE=1 LUT1=1 LUT3=22)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE                         0.000     0.000 r  model3_user1/studyer/user_times_reg[4]/C
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user1/studyer/user_times_reg[4]/Q
                         net (fo=3, routed)           0.934     1.390    model3_user1/studyer/user_times_reg[4]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.890 r  model3_user1/studyer/user_score1_i_228/CO[3]
                         net (fo=1, routed)           0.000     1.890    model3_user1/studyer/user_score1_i_228_n_1
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.213 f  model3_user1/studyer/user_score1_i_151/O[1]
                         net (fo=25, routed)          2.985     5.198    model3_user1/studyer/user_score1__1[6]
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.306     5.504 r  model3_user1/studyer/user_score1_i_443/O
                         net (fo=1, routed)           0.000     5.504    model3_user1/studyer/user_score1_i_443_n_1
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.884 r  model3_user1/studyer/user_score1_i_415/CO[3]
                         net (fo=1, routed)           0.000     5.884    model3_user1/studyer/user_score1_i_415_n_1
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.001 r  model3_user1/studyer/user_score1_i_411/CO[3]
                         net (fo=1, routed)           0.000     6.001    model3_user1/studyer/user_score1_i_411_n_1
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.158 r  model3_user1/studyer/user_score1_i_410/CO[1]
                         net (fo=16, routed)          1.358     7.516    model3_user1/studyer/user_score1_i_410_n_3
    SLICE_X50Y67         LUT3 (Prop_lut3_I0_O)        0.332     7.848 r  model3_user1/studyer/user_score1_i_427/O
                         net (fo=1, routed)           0.000     7.848    model3_user1/studyer/user_score1_i_427_n_1
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.381 r  model3_user1/studyer/user_score1_i_402/CO[3]
                         net (fo=1, routed)           0.000     8.381    model3_user1/studyer/user_score1_i_402_n_1
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.498 r  model3_user1/studyer/user_score1_i_397/CO[3]
                         net (fo=1, routed)           0.000     8.498    model3_user1/studyer/user_score1_i_397_n_1
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.615 r  model3_user1/studyer/user_score1_i_393/CO[3]
                         net (fo=1, routed)           0.000     8.615    model3_user1/studyer/user_score1_i_393_n_1
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.844 r  model3_user1/studyer/user_score1_i_392/CO[2]
                         net (fo=16, routed)          1.522    10.366    model3_user1/studyer/user_score1_i_392_n_2
    SLICE_X48Y67         LUT3 (Prop_lut3_I0_O)        0.310    10.676 r  model3_user1/studyer/user_score1_i_409/O
                         net (fo=1, routed)           0.000    10.676    model3_user1/studyer/user_score1_i_409_n_1
    SLICE_X48Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.226 r  model3_user1/studyer/user_score1_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.226    model3_user1/studyer/user_score1_i_384_n_1
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  model3_user1/studyer/user_score1_i_379/CO[3]
                         net (fo=1, routed)           0.000    11.340    model3_user1/studyer/user_score1_i_379_n_1
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  model3_user1/studyer/user_score1_i_375/CO[3]
                         net (fo=1, routed)           0.000    11.454    model3_user1/studyer/user_score1_i_375_n_1
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.682 r  model3_user1/studyer/user_score1_i_374/CO[2]
                         net (fo=16, routed)          1.409    13.091    model3_user1/studyer/user_score1_i_374_n_2
    SLICE_X44Y68         LUT3 (Prop_lut3_I0_O)        0.313    13.404 r  model3_user1/studyer/user_score1_i_390/O
                         net (fo=1, routed)           0.000    13.404    model3_user1/studyer/user_score1_i_390_n_1
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.802 r  model3_user1/studyer/user_score1_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.802    model3_user1/studyer/user_score1_i_366_n_1
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.916 r  model3_user1/studyer/user_score1_i_361/CO[3]
                         net (fo=1, routed)           0.000    13.916    model3_user1/studyer/user_score1_i_361_n_1
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.030 r  model3_user1/studyer/user_score1_i_357/CO[3]
                         net (fo=1, routed)           0.000    14.030    model3_user1/studyer/user_score1_i_357_n_1
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.258 r  model3_user1/studyer/user_score1_i_356/CO[2]
                         net (fo=16, routed)          1.195    15.453    model3_user1/studyer/user_score1_i_356_n_2
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.313    15.766 r  model3_user1/studyer/user_score1_i_373/O
                         net (fo=1, routed)           0.000    15.766    model3_user1/studyer/user_score1_i_373_n_1
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.316 r  model3_user1/studyer/user_score1_i_348/CO[3]
                         net (fo=1, routed)           0.000    16.316    model3_user1/studyer/user_score1_i_348_n_1
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.430 r  model3_user1/studyer/user_score1_i_343/CO[3]
                         net (fo=1, routed)           0.000    16.430    model3_user1/studyer/user_score1_i_343_n_1
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.544 r  model3_user1/studyer/user_score1_i_339/CO[3]
                         net (fo=1, routed)           0.000    16.544    model3_user1/studyer/user_score1_i_339_n_1
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.772 r  model3_user1/studyer/user_score1_i_338/CO[2]
                         net (fo=16, routed)          1.341    18.113    model3_user1/studyer/user_score1_i_338_n_2
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.313    18.426 r  model3_user1/studyer/user_score1_i_355/O
                         net (fo=1, routed)           0.000    18.426    model3_user1/studyer/user_score1_i_355_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.959 r  model3_user1/studyer/user_score1_i_330/CO[3]
                         net (fo=1, routed)           0.000    18.959    model3_user1/studyer/user_score1_i_330_n_1
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  model3_user1/studyer/user_score1_i_325/CO[3]
                         net (fo=1, routed)           0.000    19.076    model3_user1/studyer/user_score1_i_325_n_1
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.193 r  model3_user1/studyer/user_score1_i_321/CO[3]
                         net (fo=1, routed)           0.000    19.193    model3_user1/studyer/user_score1_i_321_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.422 r  model3_user1/studyer/user_score1_i_320/CO[2]
                         net (fo=16, routed)          1.370    20.793    model3_user1/studyer/user_score1_i_320_n_2
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.310    21.103 r  model3_user1/studyer/user_score1_i_337/O
                         net (fo=1, routed)           0.000    21.103    model3_user1/studyer/user_score1_i_337_n_1
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.653 r  model3_user1/studyer/user_score1_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.653    model3_user1/studyer/user_score1_i_312_n_1
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.767 r  model3_user1/studyer/user_score1_i_307/CO[3]
                         net (fo=1, routed)           0.000    21.767    model3_user1/studyer/user_score1_i_307_n_1
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.881 r  model3_user1/studyer/user_score1_i_303/CO[3]
                         net (fo=1, routed)           0.000    21.881    model3_user1/studyer/user_score1_i_303_n_1
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.109 r  model3_user1/studyer/user_score1_i_302/CO[2]
                         net (fo=16, routed)          1.359    23.467    model3_user1/studyer/user_score1_i_302_n_2
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.313    23.780 r  model3_user1/studyer/user_score1_i_317/O
                         net (fo=1, routed)           0.000    23.780    model3_user1/studyer/user_score1_i_317_n_1
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.181 r  model3_user1/studyer/user_score1_i_294/CO[3]
                         net (fo=1, routed)           0.000    24.181    model3_user1/studyer/user_score1_i_294_n_1
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.295 r  model3_user1/studyer/user_score1_i_289/CO[3]
                         net (fo=1, routed)           0.000    24.295    model3_user1/studyer/user_score1_i_289_n_1
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.409 r  model3_user1/studyer/user_score1_i_285/CO[3]
                         net (fo=1, routed)           0.000    24.409    model3_user1/studyer/user_score1_i_285_n_1
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.637 r  model3_user1/studyer/user_score1_i_284/CO[2]
                         net (fo=16, routed)          1.079    25.716    model3_user1/studyer/user_score1_i_284_n_2
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.313    26.029 r  model3_user1/studyer/user_score1_i_299/O
                         net (fo=1, routed)           0.000    26.029    model3_user1/studyer/user_score1_i_299_n_1
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.430 r  model3_user1/studyer/user_score1_i_242/CO[3]
                         net (fo=1, routed)           0.000    26.430    model3_user1/studyer/user_score1_i_242_n_1
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.544 r  model3_user1/studyer/user_score1_i_237/CO[3]
                         net (fo=1, routed)           0.000    26.544    model3_user1/studyer/user_score1_i_237_n_1
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.658 r  model3_user1/studyer/user_score1_i_233/CO[3]
                         net (fo=1, routed)           0.000    26.658    model3_user1/studyer/user_score1_i_233_n_1
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.886 r  model3_user1/studyer/user_score1_i_232/CO[2]
                         net (fo=16, routed)          1.553    28.439    model3_user1/studyer/user_score1_i_232_n_2
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.313    28.752 r  model3_user1/studyer/user_score1_i_249/O
                         net (fo=1, routed)           0.000    28.752    model3_user1/studyer/user_score1_i_249_n_1
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.302 r  model3_user1/studyer/user_score1_i_162/CO[3]
                         net (fo=1, routed)           0.000    29.302    model3_user1/studyer/user_score1_i_162_n_1
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.416 r  model3_user1/studyer/user_score1_i_157/CO[3]
                         net (fo=1, routed)           0.000    29.416    model3_user1/studyer/user_score1_i_157_n_1
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.530 r  model3_user1/studyer/user_score1_i_153/CO[3]
                         net (fo=1, routed)           0.000    29.530    model3_user1/studyer/user_score1_i_153_n_1
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.758 r  model3_user1/studyer/user_score1_i_152/CO[2]
                         net (fo=16, routed)          1.509    31.267    model3_user1/studyer/user_score1_i_152_n_2
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.313    31.580 r  model3_user1/studyer/user_score1_i_229/O
                         net (fo=1, routed)           0.000    31.580    model3_user1/studyer/user_score1_i_229_n_1
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.981 r  model3_user1/studyer/user_score1_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.981    model3_user1/studyer/user_score1_i_146_n_1
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.095 r  model3_user1/studyer/user_score1_i_79/CO[3]
                         net (fo=1, routed)           0.000    32.095    model3_user1/studyer/user_score1_i_79_n_1
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.209 r  model3_user1/studyer/user_score1_i_75/CO[3]
                         net (fo=1, routed)           0.000    32.209    model3_user1/studyer/user_score1_i_75_n_1
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.437 r  model3_user1/studyer/user_score1_i_74/CO[2]
                         net (fo=16, routed)          1.192    33.629    model3_user1/studyer/user_score1_i_74_n_2
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.313    33.942 r  model3_user1/studyer/user_score1_i_227/O
                         net (fo=1, routed)           0.000    33.942    model3_user1/studyer/user_score1_i_227_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.492 r  model3_user1/studyer/user_score1_i_141/CO[3]
                         net (fo=1, routed)           0.000    34.492    model3_user1/studyer/user_score1_i_141_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.606 r  model3_user1/studyer/user_score1_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.606    model3_user1/studyer/user_score1_i_69_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.720 r  model3_user1/studyer/user_score1_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.720    model3_user1/studyer/user_score1_i_21_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.948 r  model3_user1/studyer/user_score1_i_20/CO[2]
                         net (fo=16, routed)          1.156    36.104    model3_user1/studyer/user_score1_i_20_n_2
    SLICE_X45Y58         LUT3 (Prop_lut3_I0_O)        0.313    36.417 r  model3_user1/studyer/user_score1_i_144/O
                         net (fo=1, routed)           0.000    36.417    model3_user1/studyer/user_score1_i_144_n_1
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.967 r  model3_user1/studyer/user_score1_i_68/CO[3]
                         net (fo=1, routed)           0.000    36.967    model3_user1/studyer/user_score1_i_68_n_1
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.081 r  model3_user1/studyer/user_score1_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.081    model3_user1/studyer/user_score1_i_19_n_1
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.309 r  model3_user1/studyer/user_score1_i_7/CO[2]
                         net (fo=17, routed)          1.815    39.124    model3_user1/studyer/A[11]
    SLICE_X44Y56         LUT3 (Prop_lut3_I0_O)        0.313    39.437 r  model3_user1/studyer/user_score1_i_251/O
                         net (fo=1, routed)           0.000    39.437    model3_user1/studyer/user_score1_i_251_n_1
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.835 r  model3_user1/studyer/user_score1_i_167/CO[3]
                         net (fo=1, routed)           0.000    39.835    model3_user1/studyer/user_score1_i_167_n_1
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.949 r  model3_user1/studyer/user_score1_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.949    model3_user1/studyer/user_score1_i_85_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.063 r  model3_user1/studyer/user_score1_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.063    model3_user1/studyer/user_score1_i_25_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.291 r  model3_user1/studyer/user_score1_i_8/CO[2]
                         net (fo=17, routed)          1.628    41.919    model3_user1/studyer/A[10]
    SLICE_X44Y63         LUT3 (Prop_lut3_I0_O)        0.313    42.232 r  model3_user1/studyer/user_score1_i_32/O
                         net (fo=1, routed)           0.000    42.232    model3_user1/studyer/user_score1_i_32_n_1
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    42.768 r  model3_user1/studyer/user_score1_i_9/CO[2]
                         net (fo=17, routed)          0.924    43.693    model3_user1/studyer/A[9]
    SLICE_X45Y61         LUT3 (Prop_lut3_I0_O)        0.313    44.006 r  model3_user1/studyer/user_score1_i_257/O
                         net (fo=1, routed)           0.000    44.006    model3_user1/studyer/user_score1_i_257_n_1
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.404 r  model3_user1/studyer/user_score1_i_177/CO[3]
                         net (fo=1, routed)           0.000    44.404    model3_user1/studyer/user_score1_i_177_n_1
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.518 r  model3_user1/studyer/user_score1_i_95/CO[3]
                         net (fo=1, routed)           0.000    44.518    model3_user1/studyer/user_score1_i_95_n_1
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.632 r  model3_user1/studyer/user_score1_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.632    model3_user1/studyer/user_score1_i_33_n_1
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.860 r  model3_user1/studyer/user_score1_i_10/CO[2]
                         net (fo=17, routed)          1.837    46.696    model3_user1/studyer/A[8]
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.313    47.009 r  model3_user1/studyer/user_score1_i_261/O
                         net (fo=1, routed)           0.000    47.009    model3_user1/studyer/user_score1_i_261_n_1
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.559 r  model3_user1/studyer/user_score1_i_182/CO[3]
                         net (fo=1, routed)           0.000    47.559    model3_user1/studyer/user_score1_i_182_n_1
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.673 r  model3_user1/studyer/user_score1_i_100/CO[3]
                         net (fo=1, routed)           0.000    47.673    model3_user1/studyer/user_score1_i_100_n_1
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.787 r  model3_user1/studyer/user_score1_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.787    model3_user1/studyer/user_score1_i_37_n_1
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    48.037 r  model3_user1/studyer/user_score1_i_11/CO[2]
                         net (fo=18, routed)          1.250    49.288    model3_user1/studyer/A[7]
    SLICE_X48Y61         LUT3 (Prop_lut3_I0_O)        0.313    49.601 r  model3_user1/studyer/user_score1_i_262/O
                         net (fo=1, routed)           0.000    49.601    model3_user1/studyer/user_score1_i_262_n_1
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.002 r  model3_user1/studyer/user_score1_i_187/CO[3]
                         net (fo=1, routed)           0.000    50.002    model3_user1/studyer/user_score1_i_187_n_1
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.116 r  model3_user1/studyer/user_score1_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.116    model3_user1/studyer/user_score1_i_105_n_1
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.230 r  model3_user1/studyer/user_score1_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.230    model3_user1/studyer/user_score1_i_41_n_1
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.480 r  model3_user1/studyer/user_score1_i_12/CO[2]
                         net (fo=18, routed)          1.330    51.810    model3_user1/studyer/A[6]
    SLICE_X45Y68         LUT3 (Prop_lut3_I0_O)        0.313    52.123 r  model3_user1/studyer/user_score1_i_195/O
                         net (fo=1, routed)           0.000    52.123    model3_user1/studyer/user_score1_i_195_n_1
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.673 r  model3_user1/studyer/user_score1_i_110/CO[3]
                         net (fo=1, routed)           0.000    52.673    model3_user1/studyer/user_score1_i_110_n_1
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.787 r  model3_user1/studyer/user_score1_i_45/CO[3]
                         net (fo=1, routed)           0.000    52.787    model3_user1/studyer/user_score1_i_45_n_1
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.037 r  model3_user1/studyer/user_score1_i_13/CO[2]
                         net (fo=18, routed)          1.375    54.412    model3_user1/studyer/A[5]
    SLICE_X44Y64         LUT3 (Prop_lut3_I0_O)        0.313    54.725 r  model3_user1/studyer/user_score1_i_268/O
                         net (fo=1, routed)           0.000    54.725    model3_user1/studyer/user_score1_i_268_n_1
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.126 r  model3_user1/studyer/user_score1_i_197/CO[3]
                         net (fo=1, routed)           0.000    55.126    model3_user1/studyer/user_score1_i_197_n_1
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.240 r  model3_user1/studyer/user_score1_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.240    model3_user1/studyer/user_score1_i_115_n_1
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.354 r  model3_user1/studyer/user_score1_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.354    model3_user1/studyer/user_score1_i_49_n_1
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.604 r  model3_user1/studyer/user_score1_i_14/CO[2]
                         net (fo=18, routed)          1.356    56.960    model3_user1/studyer/A[4]
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.313    57.273 r  model3_user1/studyer/user_score1_i_273/O
                         net (fo=1, routed)           0.000    57.273    model3_user1/studyer/user_score1_i_273_n_1
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.823 r  model3_user1/studyer/user_score1_i_202/CO[3]
                         net (fo=1, routed)           0.000    57.823    model3_user1/studyer/user_score1_i_202_n_1
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.937 r  model3_user1/studyer/user_score1_i_120/CO[3]
                         net (fo=1, routed)           0.000    57.937    model3_user1/studyer/user_score1_i_120_n_1
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.051 r  model3_user1/studyer/user_score1_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.051    model3_user1/studyer/user_score1_i_53_n_1
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    58.301 r  model3_user1/studyer/user_score1_i_15/CO[2]
                         net (fo=18, routed)          1.370    59.670    model3_user1/studyer/A[3]
    SLICE_X46Y62         LUT3 (Prop_lut3_I0_O)        0.313    59.983 r  model3_user1/studyer/user_score1_i_276/O
                         net (fo=1, routed)           0.000    59.983    model3_user1/studyer/user_score1_i_276_n_1
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.516 r  model3_user1/studyer/user_score1_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.516    model3_user1/studyer/user_score1_i_207_n_1
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.633 r  model3_user1/studyer/user_score1_i_125/CO[3]
                         net (fo=1, routed)           0.000    60.633    model3_user1/studyer/user_score1_i_125_n_1
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.750 r  model3_user1/studyer/user_score1_i_57/CO[3]
                         net (fo=1, routed)           0.000    60.750    model3_user1/studyer/user_score1_i_57_n_1
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    61.002 r  model3_user1/studyer/user_score1_i_16/CO[2]
                         net (fo=18, routed)          1.370    62.372    model3_user1/studyer/A[2]
    SLICE_X47Y58         LUT3 (Prop_lut3_I0_O)        0.310    62.682 r  model3_user1/studyer/user_score1_i_277/O
                         net (fo=1, routed)           0.000    62.682    model3_user1/studyer/user_score1_i_277_n_1
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.083 r  model3_user1/studyer/user_score1_i_212/CO[3]
                         net (fo=1, routed)           0.000    63.083    model3_user1/studyer/user_score1_i_212_n_1
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.197 r  model3_user1/studyer/user_score1_i_130/CO[3]
                         net (fo=1, routed)           0.000    63.197    model3_user1/studyer/user_score1_i_130_n_1
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.311 r  model3_user1/studyer/user_score1_i_61/CO[3]
                         net (fo=1, routed)           0.000    63.311    model3_user1/studyer/user_score1_i_61_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    63.561 r  model3_user1/studyer/user_score1_i_17/CO[2]
                         net (fo=18, routed)          0.877    64.438    model3_user1/studyer/A[1]
    DSP48_X1Y24          DSP48E1                                      r  model3_user1/studyer/user_score1/A[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/user_times_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/user_score_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        63.561ns  (logic 29.344ns (46.166%)  route 34.217ns (53.834%))
  Logic Levels:           112  (CARRY4=88 FDRE=1 LUT1=1 LUT3=22)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE                         0.000     0.000 r  model3_user1/studyer/user_times_reg[4]/C
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user1/studyer/user_times_reg[4]/Q
                         net (fo=3, routed)           0.934     1.390    model3_user1/studyer/user_times_reg[4]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.890 r  model3_user1/studyer/user_score1_i_228/CO[3]
                         net (fo=1, routed)           0.000     1.890    model3_user1/studyer/user_score1_i_228_n_1
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.213 f  model3_user1/studyer/user_score1_i_151/O[1]
                         net (fo=25, routed)          2.985     5.198    model3_user1/studyer/user_score1__1[6]
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.306     5.504 r  model3_user1/studyer/user_score1_i_443/O
                         net (fo=1, routed)           0.000     5.504    model3_user1/studyer/user_score1_i_443_n_1
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.884 r  model3_user1/studyer/user_score1_i_415/CO[3]
                         net (fo=1, routed)           0.000     5.884    model3_user1/studyer/user_score1_i_415_n_1
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.001 r  model3_user1/studyer/user_score1_i_411/CO[3]
                         net (fo=1, routed)           0.000     6.001    model3_user1/studyer/user_score1_i_411_n_1
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.158 r  model3_user1/studyer/user_score1_i_410/CO[1]
                         net (fo=16, routed)          1.358     7.516    model3_user1/studyer/user_score1_i_410_n_3
    SLICE_X50Y67         LUT3 (Prop_lut3_I0_O)        0.332     7.848 r  model3_user1/studyer/user_score1_i_427/O
                         net (fo=1, routed)           0.000     7.848    model3_user1/studyer/user_score1_i_427_n_1
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.381 r  model3_user1/studyer/user_score1_i_402/CO[3]
                         net (fo=1, routed)           0.000     8.381    model3_user1/studyer/user_score1_i_402_n_1
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.498 r  model3_user1/studyer/user_score1_i_397/CO[3]
                         net (fo=1, routed)           0.000     8.498    model3_user1/studyer/user_score1_i_397_n_1
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.615 r  model3_user1/studyer/user_score1_i_393/CO[3]
                         net (fo=1, routed)           0.000     8.615    model3_user1/studyer/user_score1_i_393_n_1
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.844 r  model3_user1/studyer/user_score1_i_392/CO[2]
                         net (fo=16, routed)          1.522    10.366    model3_user1/studyer/user_score1_i_392_n_2
    SLICE_X48Y67         LUT3 (Prop_lut3_I0_O)        0.310    10.676 r  model3_user1/studyer/user_score1_i_409/O
                         net (fo=1, routed)           0.000    10.676    model3_user1/studyer/user_score1_i_409_n_1
    SLICE_X48Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.226 r  model3_user1/studyer/user_score1_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.226    model3_user1/studyer/user_score1_i_384_n_1
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  model3_user1/studyer/user_score1_i_379/CO[3]
                         net (fo=1, routed)           0.000    11.340    model3_user1/studyer/user_score1_i_379_n_1
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  model3_user1/studyer/user_score1_i_375/CO[3]
                         net (fo=1, routed)           0.000    11.454    model3_user1/studyer/user_score1_i_375_n_1
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.682 r  model3_user1/studyer/user_score1_i_374/CO[2]
                         net (fo=16, routed)          1.409    13.091    model3_user1/studyer/user_score1_i_374_n_2
    SLICE_X44Y68         LUT3 (Prop_lut3_I0_O)        0.313    13.404 r  model3_user1/studyer/user_score1_i_390/O
                         net (fo=1, routed)           0.000    13.404    model3_user1/studyer/user_score1_i_390_n_1
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.802 r  model3_user1/studyer/user_score1_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.802    model3_user1/studyer/user_score1_i_366_n_1
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.916 r  model3_user1/studyer/user_score1_i_361/CO[3]
                         net (fo=1, routed)           0.000    13.916    model3_user1/studyer/user_score1_i_361_n_1
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.030 r  model3_user1/studyer/user_score1_i_357/CO[3]
                         net (fo=1, routed)           0.000    14.030    model3_user1/studyer/user_score1_i_357_n_1
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.258 r  model3_user1/studyer/user_score1_i_356/CO[2]
                         net (fo=16, routed)          1.195    15.453    model3_user1/studyer/user_score1_i_356_n_2
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.313    15.766 r  model3_user1/studyer/user_score1_i_373/O
                         net (fo=1, routed)           0.000    15.766    model3_user1/studyer/user_score1_i_373_n_1
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.316 r  model3_user1/studyer/user_score1_i_348/CO[3]
                         net (fo=1, routed)           0.000    16.316    model3_user1/studyer/user_score1_i_348_n_1
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.430 r  model3_user1/studyer/user_score1_i_343/CO[3]
                         net (fo=1, routed)           0.000    16.430    model3_user1/studyer/user_score1_i_343_n_1
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.544 r  model3_user1/studyer/user_score1_i_339/CO[3]
                         net (fo=1, routed)           0.000    16.544    model3_user1/studyer/user_score1_i_339_n_1
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.772 r  model3_user1/studyer/user_score1_i_338/CO[2]
                         net (fo=16, routed)          1.341    18.113    model3_user1/studyer/user_score1_i_338_n_2
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.313    18.426 r  model3_user1/studyer/user_score1_i_355/O
                         net (fo=1, routed)           0.000    18.426    model3_user1/studyer/user_score1_i_355_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.959 r  model3_user1/studyer/user_score1_i_330/CO[3]
                         net (fo=1, routed)           0.000    18.959    model3_user1/studyer/user_score1_i_330_n_1
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  model3_user1/studyer/user_score1_i_325/CO[3]
                         net (fo=1, routed)           0.000    19.076    model3_user1/studyer/user_score1_i_325_n_1
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.193 r  model3_user1/studyer/user_score1_i_321/CO[3]
                         net (fo=1, routed)           0.000    19.193    model3_user1/studyer/user_score1_i_321_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.422 r  model3_user1/studyer/user_score1_i_320/CO[2]
                         net (fo=16, routed)          1.370    20.793    model3_user1/studyer/user_score1_i_320_n_2
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.310    21.103 r  model3_user1/studyer/user_score1_i_337/O
                         net (fo=1, routed)           0.000    21.103    model3_user1/studyer/user_score1_i_337_n_1
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.653 r  model3_user1/studyer/user_score1_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.653    model3_user1/studyer/user_score1_i_312_n_1
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.767 r  model3_user1/studyer/user_score1_i_307/CO[3]
                         net (fo=1, routed)           0.000    21.767    model3_user1/studyer/user_score1_i_307_n_1
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.881 r  model3_user1/studyer/user_score1_i_303/CO[3]
                         net (fo=1, routed)           0.000    21.881    model3_user1/studyer/user_score1_i_303_n_1
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.109 r  model3_user1/studyer/user_score1_i_302/CO[2]
                         net (fo=16, routed)          1.359    23.467    model3_user1/studyer/user_score1_i_302_n_2
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.313    23.780 r  model3_user1/studyer/user_score1_i_317/O
                         net (fo=1, routed)           0.000    23.780    model3_user1/studyer/user_score1_i_317_n_1
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.181 r  model3_user1/studyer/user_score1_i_294/CO[3]
                         net (fo=1, routed)           0.000    24.181    model3_user1/studyer/user_score1_i_294_n_1
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.295 r  model3_user1/studyer/user_score1_i_289/CO[3]
                         net (fo=1, routed)           0.000    24.295    model3_user1/studyer/user_score1_i_289_n_1
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.409 r  model3_user1/studyer/user_score1_i_285/CO[3]
                         net (fo=1, routed)           0.000    24.409    model3_user1/studyer/user_score1_i_285_n_1
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.637 r  model3_user1/studyer/user_score1_i_284/CO[2]
                         net (fo=16, routed)          1.079    25.716    model3_user1/studyer/user_score1_i_284_n_2
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.313    26.029 r  model3_user1/studyer/user_score1_i_299/O
                         net (fo=1, routed)           0.000    26.029    model3_user1/studyer/user_score1_i_299_n_1
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.430 r  model3_user1/studyer/user_score1_i_242/CO[3]
                         net (fo=1, routed)           0.000    26.430    model3_user1/studyer/user_score1_i_242_n_1
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.544 r  model3_user1/studyer/user_score1_i_237/CO[3]
                         net (fo=1, routed)           0.000    26.544    model3_user1/studyer/user_score1_i_237_n_1
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.658 r  model3_user1/studyer/user_score1_i_233/CO[3]
                         net (fo=1, routed)           0.000    26.658    model3_user1/studyer/user_score1_i_233_n_1
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.886 r  model3_user1/studyer/user_score1_i_232/CO[2]
                         net (fo=16, routed)          1.553    28.439    model3_user1/studyer/user_score1_i_232_n_2
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.313    28.752 r  model3_user1/studyer/user_score1_i_249/O
                         net (fo=1, routed)           0.000    28.752    model3_user1/studyer/user_score1_i_249_n_1
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.302 r  model3_user1/studyer/user_score1_i_162/CO[3]
                         net (fo=1, routed)           0.000    29.302    model3_user1/studyer/user_score1_i_162_n_1
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.416 r  model3_user1/studyer/user_score1_i_157/CO[3]
                         net (fo=1, routed)           0.000    29.416    model3_user1/studyer/user_score1_i_157_n_1
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.530 r  model3_user1/studyer/user_score1_i_153/CO[3]
                         net (fo=1, routed)           0.000    29.530    model3_user1/studyer/user_score1_i_153_n_1
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.758 r  model3_user1/studyer/user_score1_i_152/CO[2]
                         net (fo=16, routed)          1.509    31.267    model3_user1/studyer/user_score1_i_152_n_2
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.313    31.580 r  model3_user1/studyer/user_score1_i_229/O
                         net (fo=1, routed)           0.000    31.580    model3_user1/studyer/user_score1_i_229_n_1
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.981 r  model3_user1/studyer/user_score1_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.981    model3_user1/studyer/user_score1_i_146_n_1
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.095 r  model3_user1/studyer/user_score1_i_79/CO[3]
                         net (fo=1, routed)           0.000    32.095    model3_user1/studyer/user_score1_i_79_n_1
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.209 r  model3_user1/studyer/user_score1_i_75/CO[3]
                         net (fo=1, routed)           0.000    32.209    model3_user1/studyer/user_score1_i_75_n_1
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.437 r  model3_user1/studyer/user_score1_i_74/CO[2]
                         net (fo=16, routed)          1.192    33.629    model3_user1/studyer/user_score1_i_74_n_2
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.313    33.942 r  model3_user1/studyer/user_score1_i_227/O
                         net (fo=1, routed)           0.000    33.942    model3_user1/studyer/user_score1_i_227_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.492 r  model3_user1/studyer/user_score1_i_141/CO[3]
                         net (fo=1, routed)           0.000    34.492    model3_user1/studyer/user_score1_i_141_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.606 r  model3_user1/studyer/user_score1_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.606    model3_user1/studyer/user_score1_i_69_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.720 r  model3_user1/studyer/user_score1_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.720    model3_user1/studyer/user_score1_i_21_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.948 r  model3_user1/studyer/user_score1_i_20/CO[2]
                         net (fo=16, routed)          1.156    36.104    model3_user1/studyer/user_score1_i_20_n_2
    SLICE_X45Y58         LUT3 (Prop_lut3_I0_O)        0.313    36.417 r  model3_user1/studyer/user_score1_i_144/O
                         net (fo=1, routed)           0.000    36.417    model3_user1/studyer/user_score1_i_144_n_1
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.967 r  model3_user1/studyer/user_score1_i_68/CO[3]
                         net (fo=1, routed)           0.000    36.967    model3_user1/studyer/user_score1_i_68_n_1
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.081 r  model3_user1/studyer/user_score1_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.081    model3_user1/studyer/user_score1_i_19_n_1
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.309 r  model3_user1/studyer/user_score1_i_7/CO[2]
                         net (fo=17, routed)          1.815    39.124    model3_user1/studyer/A[11]
    SLICE_X44Y56         LUT3 (Prop_lut3_I0_O)        0.313    39.437 r  model3_user1/studyer/user_score1_i_251/O
                         net (fo=1, routed)           0.000    39.437    model3_user1/studyer/user_score1_i_251_n_1
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.835 r  model3_user1/studyer/user_score1_i_167/CO[3]
                         net (fo=1, routed)           0.000    39.835    model3_user1/studyer/user_score1_i_167_n_1
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.949 r  model3_user1/studyer/user_score1_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.949    model3_user1/studyer/user_score1_i_85_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.063 r  model3_user1/studyer/user_score1_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.063    model3_user1/studyer/user_score1_i_25_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.291 r  model3_user1/studyer/user_score1_i_8/CO[2]
                         net (fo=17, routed)          1.628    41.919    model3_user1/studyer/A[10]
    SLICE_X44Y63         LUT3 (Prop_lut3_I0_O)        0.313    42.232 r  model3_user1/studyer/user_score1_i_32/O
                         net (fo=1, routed)           0.000    42.232    model3_user1/studyer/user_score1_i_32_n_1
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    42.768 r  model3_user1/studyer/user_score1_i_9/CO[2]
                         net (fo=17, routed)          0.924    43.693    model3_user1/studyer/A[9]
    SLICE_X45Y61         LUT3 (Prop_lut3_I0_O)        0.313    44.006 r  model3_user1/studyer/user_score1_i_257/O
                         net (fo=1, routed)           0.000    44.006    model3_user1/studyer/user_score1_i_257_n_1
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.404 r  model3_user1/studyer/user_score1_i_177/CO[3]
                         net (fo=1, routed)           0.000    44.404    model3_user1/studyer/user_score1_i_177_n_1
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.518 r  model3_user1/studyer/user_score1_i_95/CO[3]
                         net (fo=1, routed)           0.000    44.518    model3_user1/studyer/user_score1_i_95_n_1
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.632 r  model3_user1/studyer/user_score1_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.632    model3_user1/studyer/user_score1_i_33_n_1
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.860 r  model3_user1/studyer/user_score1_i_10/CO[2]
                         net (fo=17, routed)          1.837    46.696    model3_user1/studyer/A[8]
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.313    47.009 r  model3_user1/studyer/user_score1_i_261/O
                         net (fo=1, routed)           0.000    47.009    model3_user1/studyer/user_score1_i_261_n_1
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.559 r  model3_user1/studyer/user_score1_i_182/CO[3]
                         net (fo=1, routed)           0.000    47.559    model3_user1/studyer/user_score1_i_182_n_1
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.673 r  model3_user1/studyer/user_score1_i_100/CO[3]
                         net (fo=1, routed)           0.000    47.673    model3_user1/studyer/user_score1_i_100_n_1
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.787 r  model3_user1/studyer/user_score1_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.787    model3_user1/studyer/user_score1_i_37_n_1
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    48.037 r  model3_user1/studyer/user_score1_i_11/CO[2]
                         net (fo=18, routed)          1.250    49.288    model3_user1/studyer/A[7]
    SLICE_X48Y61         LUT3 (Prop_lut3_I0_O)        0.313    49.601 r  model3_user1/studyer/user_score1_i_262/O
                         net (fo=1, routed)           0.000    49.601    model3_user1/studyer/user_score1_i_262_n_1
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.002 r  model3_user1/studyer/user_score1_i_187/CO[3]
                         net (fo=1, routed)           0.000    50.002    model3_user1/studyer/user_score1_i_187_n_1
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.116 r  model3_user1/studyer/user_score1_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.116    model3_user1/studyer/user_score1_i_105_n_1
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.230 r  model3_user1/studyer/user_score1_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.230    model3_user1/studyer/user_score1_i_41_n_1
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.480 r  model3_user1/studyer/user_score1_i_12/CO[2]
                         net (fo=18, routed)          1.330    51.810    model3_user1/studyer/A[6]
    SLICE_X45Y68         LUT3 (Prop_lut3_I0_O)        0.313    52.123 r  model3_user1/studyer/user_score1_i_195/O
                         net (fo=1, routed)           0.000    52.123    model3_user1/studyer/user_score1_i_195_n_1
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.673 r  model3_user1/studyer/user_score1_i_110/CO[3]
                         net (fo=1, routed)           0.000    52.673    model3_user1/studyer/user_score1_i_110_n_1
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.787 r  model3_user1/studyer/user_score1_i_45/CO[3]
                         net (fo=1, routed)           0.000    52.787    model3_user1/studyer/user_score1_i_45_n_1
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.037 r  model3_user1/studyer/user_score1_i_13/CO[2]
                         net (fo=18, routed)          1.375    54.412    model3_user1/studyer/A[5]
    SLICE_X44Y64         LUT3 (Prop_lut3_I0_O)        0.313    54.725 r  model3_user1/studyer/user_score1_i_268/O
                         net (fo=1, routed)           0.000    54.725    model3_user1/studyer/user_score1_i_268_n_1
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.126 r  model3_user1/studyer/user_score1_i_197/CO[3]
                         net (fo=1, routed)           0.000    55.126    model3_user1/studyer/user_score1_i_197_n_1
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.240 r  model3_user1/studyer/user_score1_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.240    model3_user1/studyer/user_score1_i_115_n_1
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.354 r  model3_user1/studyer/user_score1_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.354    model3_user1/studyer/user_score1_i_49_n_1
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.604 r  model3_user1/studyer/user_score1_i_14/CO[2]
                         net (fo=18, routed)          1.356    56.960    model3_user1/studyer/A[4]
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.313    57.273 r  model3_user1/studyer/user_score1_i_273/O
                         net (fo=1, routed)           0.000    57.273    model3_user1/studyer/user_score1_i_273_n_1
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.823 r  model3_user1/studyer/user_score1_i_202/CO[3]
                         net (fo=1, routed)           0.000    57.823    model3_user1/studyer/user_score1_i_202_n_1
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.937 r  model3_user1/studyer/user_score1_i_120/CO[3]
                         net (fo=1, routed)           0.000    57.937    model3_user1/studyer/user_score1_i_120_n_1
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.051 r  model3_user1/studyer/user_score1_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.051    model3_user1/studyer/user_score1_i_53_n_1
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    58.301 r  model3_user1/studyer/user_score1_i_15/CO[2]
                         net (fo=18, routed)          1.370    59.670    model3_user1/studyer/A[3]
    SLICE_X46Y62         LUT3 (Prop_lut3_I0_O)        0.313    59.983 r  model3_user1/studyer/user_score1_i_276/O
                         net (fo=1, routed)           0.000    59.983    model3_user1/studyer/user_score1_i_276_n_1
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.516 r  model3_user1/studyer/user_score1_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.516    model3_user1/studyer/user_score1_i_207_n_1
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.633 r  model3_user1/studyer/user_score1_i_125/CO[3]
                         net (fo=1, routed)           0.000    60.633    model3_user1/studyer/user_score1_i_125_n_1
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.750 r  model3_user1/studyer/user_score1_i_57/CO[3]
                         net (fo=1, routed)           0.000    60.750    model3_user1/studyer/user_score1_i_57_n_1
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    61.002 r  model3_user1/studyer/user_score1_i_16/CO[2]
                         net (fo=18, routed)          1.370    62.372    model3_user1/studyer/A[2]
    SLICE_X47Y58         LUT3 (Prop_lut3_I0_O)        0.310    62.682 r  model3_user1/studyer/user_score1_i_277/O
                         net (fo=1, routed)           0.000    62.682    model3_user1/studyer/user_score1_i_277_n_1
    SLICE_X47Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.083 r  model3_user1/studyer/user_score1_i_212/CO[3]
                         net (fo=1, routed)           0.000    63.083    model3_user1/studyer/user_score1_i_212_n_1
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.197 r  model3_user1/studyer/user_score1_i_130/CO[3]
                         net (fo=1, routed)           0.000    63.197    model3_user1/studyer/user_score1_i_130_n_1
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.311 r  model3_user1/studyer/user_score1_i_61/CO[3]
                         net (fo=1, routed)           0.000    63.311    model3_user1/studyer/user_score1_i_61_n_1
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    63.561 r  model3_user1/studyer/user_score1_i_17/CO[2]
                         net (fo=18, routed)          0.000    63.561    model3_user1/studyer/A[1]
    SLICE_X47Y61         FDRE                                         r  model3_user1/studyer/user_score_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/user_times_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/user_score1/A[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        63.233ns  (logic 29.516ns (46.678%)  route 33.717ns (53.322%))
  Logic Levels:           110  (CARRY4=85 FDRE=1 LUT1=1 LUT3=23)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE                         0.000     0.000 r  model3_user2/studyer/user_times_reg[1]/C
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user2/studyer/user_times_reg[1]/Q
                         net (fo=4, routed)           0.617     1.073    model3_user2/studyer/user_times_reg[1]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.710 r  model3_user2/studyer/user_score1_i_228__0/CO[3]
                         net (fo=1, routed)           0.000     1.710    model3_user2/studyer/user_score1_i_228__0_n_1
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.929 f  model3_user2/studyer/user_score1_i_151__0/O[0]
                         net (fo=25, routed)          3.428     5.357    model3_user2/studyer/user_score1__1[5]
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.295     5.652 r  model3_user2/studyer/user_score1_i_444__0/O
                         net (fo=1, routed)           0.000     5.652    model3_user2/studyer/user_score1_i_444__0_n_1
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.202 r  model3_user2/studyer/user_score1_i_415__0/CO[3]
                         net (fo=1, routed)           0.000     6.202    model3_user2/studyer/user_score1_i_415__0_n_1
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.316 r  model3_user2/studyer/user_score1_i_411__0/CO[3]
                         net (fo=1, routed)           0.000     6.316    model3_user2/studyer/user_score1_i_411__0_n_1
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.473 r  model3_user2/studyer/user_score1_i_410__0/CO[1]
                         net (fo=16, routed)          1.473     7.946    model3_user2/studyer/user_score1_i_410__0_n_3
    SLICE_X41Y85         LUT3 (Prop_lut3_I0_O)        0.329     8.275 r  model3_user2/studyer/user_score1_i_425__0/O
                         net (fo=1, routed)           0.000     8.275    model3_user2/studyer/user_score1_i_425__0_n_1
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.676 r  model3_user2/studyer/user_score1_i_402__0/CO[3]
                         net (fo=1, routed)           0.000     8.676    model3_user2/studyer/user_score1_i_402__0_n_1
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.790 r  model3_user2/studyer/user_score1_i_397__0/CO[3]
                         net (fo=1, routed)           0.000     8.790    model3_user2/studyer/user_score1_i_397__0_n_1
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  model3_user2/studyer/user_score1_i_393__0/CO[3]
                         net (fo=1, routed)           0.000     8.904    model3_user2/studyer/user_score1_i_393__0_n_1
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.132 r  model3_user2/studyer/user_score1_i_392__0/CO[2]
                         net (fo=16, routed)          1.060    10.192    model3_user2/studyer/user_score1_i_392__0_n_2
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.313    10.505 r  model3_user2/studyer/user_score1_i_398__0/O
                         net (fo=1, routed)           0.000    10.505    model3_user2/studyer/user_score1_i_398__0_n_1
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.906 r  model3_user2/studyer/user_score1_i_375__0/CO[3]
                         net (fo=1, routed)           0.000    10.906    model3_user2/studyer/user_score1_i_375__0_n_1
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.134 r  model3_user2/studyer/user_score1_i_374__0/CO[2]
                         net (fo=16, routed)          1.247    12.381    model3_user2/studyer/user_score1_i_374__0_n_2
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.313    12.694 r  model3_user2/studyer/user_score1_i_386__0/O
                         net (fo=1, routed)           0.000    12.694    model3_user2/studyer/user_score1_i_386__0_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.074 r  model3_user2/studyer/user_score1_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    13.074    model3_user2/studyer/user_score1_i_361__0_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.191 r  model3_user2/studyer/user_score1_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    13.191    model3_user2/studyer/user_score1_i_357__0_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.420 r  model3_user2/studyer/user_score1_i_356__0/CO[2]
                         net (fo=16, routed)          1.067    14.487    model3_user2/studyer/user_score1_i_356__0_n_2
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.310    14.797 r  model3_user2/studyer/user_score1_i_371__0/O
                         net (fo=1, routed)           0.000    14.797    model3_user2/studyer/user_score1_i_371__0_n_1
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.198 r  model3_user2/studyer/user_score1_i_348__0/CO[3]
                         net (fo=1, routed)           0.000    15.198    model3_user2/studyer/user_score1_i_348__0_n_1
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.312 r  model3_user2/studyer/user_score1_i_343__0/CO[3]
                         net (fo=1, routed)           0.000    15.312    model3_user2/studyer/user_score1_i_343__0_n_1
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.426 r  model3_user2/studyer/user_score1_i_339__0/CO[3]
                         net (fo=1, routed)           0.000    15.426    model3_user2/studyer/user_score1_i_339__0_n_1
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.654 r  model3_user2/studyer/user_score1_i_338__0/CO[2]
                         net (fo=16, routed)          1.329    16.983    model3_user2/studyer/user_score1_i_338__0_n_2
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.313    17.296 r  model3_user2/studyer/user_score1_i_355__0/O
                         net (fo=1, routed)           0.000    17.296    model3_user2/studyer/user_score1_i_355__0_n_1
    SLICE_X44Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.846 r  model3_user2/studyer/user_score1_i_330__0/CO[3]
                         net (fo=1, routed)           0.000    17.846    model3_user2/studyer/user_score1_i_330__0_n_1
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.960 r  model3_user2/studyer/user_score1_i_325__0/CO[3]
                         net (fo=1, routed)           0.000    17.960    model3_user2/studyer/user_score1_i_325__0_n_1
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.074 r  model3_user2/studyer/user_score1_i_321__0/CO[3]
                         net (fo=1, routed)           0.000    18.074    model3_user2/studyer/user_score1_i_321__0_n_1
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.302 r  model3_user2/studyer/user_score1_i_320__0/CO[2]
                         net (fo=16, routed)          1.540    19.842    model3_user2/studyer/user_score1_i_320__0_n_2
    SLICE_X47Y97         LUT3 (Prop_lut3_I0_O)        0.313    20.155 r  model3_user2/studyer/user_score1_i_324__0/O
                         net (fo=1, routed)           0.000    20.155    model3_user2/studyer/user_score1_i_324__0_n_1
    SLICE_X47Y97         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    20.691 r  model3_user2/studyer/user_score1_i_302__0/CO[2]
                         net (fo=16, routed)          1.232    21.923    model3_user2/studyer/user_score1_i_302__0_n_2
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.313    22.236 r  model3_user2/studyer/user_score1_i_317__0/O
                         net (fo=1, routed)           0.000    22.236    model3_user2/studyer/user_score1_i_317__0_n_1
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.612 r  model3_user2/studyer/user_score1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    22.612    model3_user2/studyer/user_score1_i_294__0_n_1
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.729 r  model3_user2/studyer/user_score1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    22.729    model3_user2/studyer/user_score1_i_289__0_n_1
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.846 r  model3_user2/studyer/user_score1_i_285__0/CO[3]
                         net (fo=1, routed)           0.000    22.846    model3_user2/studyer/user_score1_i_285__0_n_1
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.075 r  model3_user2/studyer/user_score1_i_284__0/CO[2]
                         net (fo=16, routed)          1.075    24.150    model3_user2/studyer/user_score1_i_284__0_n_2
    SLICE_X44Y95         LUT3 (Prop_lut3_I0_O)        0.310    24.460 r  model3_user2/studyer/user_score1_i_297__0/O
                         net (fo=1, routed)           0.000    24.460    model3_user2/studyer/user_score1_i_297__0_n_1
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.010 r  model3_user2/studyer/user_score1_i_237__0/CO[3]
                         net (fo=1, routed)           0.000    25.010    model3_user2/studyer/user_score1_i_237__0_n_1
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.124 r  model3_user2/studyer/user_score1_i_233__0/CO[3]
                         net (fo=1, routed)           0.000    25.124    model3_user2/studyer/user_score1_i_233__0_n_1
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.352 r  model3_user2/studyer/user_score1_i_232__0/CO[2]
                         net (fo=16, routed)          1.583    26.935    model3_user2/studyer/user_score1_i_232__0_n_2
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.313    27.248 r  model3_user2/studyer/user_score1_i_249__0/O
                         net (fo=1, routed)           0.000    27.248    model3_user2/studyer/user_score1_i_249__0_n_1
    SLICE_X49Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.798 r  model3_user2/studyer/user_score1_i_162__0/CO[3]
                         net (fo=1, routed)           0.000    27.798    model3_user2/studyer/user_score1_i_162__0_n_1
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.912 r  model3_user2/studyer/user_score1_i_157__0/CO[3]
                         net (fo=1, routed)           0.000    27.912    model3_user2/studyer/user_score1_i_157__0_n_1
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.026 r  model3_user2/studyer/user_score1_i_153__0/CO[3]
                         net (fo=1, routed)           0.000    28.026    model3_user2/studyer/user_score1_i_153__0_n_1
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.254 r  model3_user2/studyer/user_score1_i_152__0/CO[2]
                         net (fo=16, routed)          1.008    29.262    model3_user2/studyer/user_score1_i_152__0_n_2
    SLICE_X50Y93         LUT3 (Prop_lut3_I0_O)        0.313    29.575 r  model3_user2/studyer/user_score1_i_231__0/O
                         net (fo=1, routed)           0.000    29.575    model3_user2/studyer/user_score1_i_231__0_n_1
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.108 r  model3_user2/studyer/user_score1_i_146__0/CO[3]
                         net (fo=1, routed)           0.000    30.108    model3_user2/studyer/user_score1_i_146__0_n_1
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.225 r  model3_user2/studyer/user_score1_i_79__0/CO[3]
                         net (fo=1, routed)           0.000    30.225    model3_user2/studyer/user_score1_i_79__0_n_1
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.342 r  model3_user2/studyer/user_score1_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    30.342    model3_user2/studyer/user_score1_i_75__0_n_1
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.571 r  model3_user2/studyer/user_score1_i_74__0/CO[2]
                         net (fo=16, routed)          1.219    31.790    model3_user2/studyer/user_score1_i_74__0_n_2
    SLICE_X51Y93         LUT3 (Prop_lut3_I0_O)        0.310    32.100 r  model3_user2/studyer/user_score1_i_225__0/O
                         net (fo=1, routed)           0.000    32.100    model3_user2/studyer/user_score1_i_225__0_n_1
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.501 r  model3_user2/studyer/user_score1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    32.501    model3_user2/studyer/user_score1_i_141__0_n_1
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.615 r  model3_user2/studyer/user_score1_i_69__0/CO[3]
                         net (fo=1, routed)           0.000    32.615    model3_user2/studyer/user_score1_i_69__0_n_1
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.729 r  model3_user2/studyer/user_score1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    32.729    model3_user2/studyer/user_score1_i_21__0_n_1
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.957 r  model3_user2/studyer/user_score1_i_20__0/CO[2]
                         net (fo=16, routed)          1.199    34.156    model3_user2/studyer/user_score1_i_20__0_n_2
    SLICE_X52Y92         LUT3 (Prop_lut3_I0_O)        0.313    34.469 r  model3_user2/studyer/user_score1_i_224__0/O
                         net (fo=1, routed)           0.000    34.469    model3_user2/studyer/user_score1_i_224__0_n_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.002 r  model3_user2/studyer/user_score1_i_140__0/CO[3]
                         net (fo=1, routed)           0.000    35.002    model3_user2/studyer/user_score1_i_140__0_n_1
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.119 r  model3_user2/studyer/user_score1_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    35.119    model3_user2/studyer/user_score1_i_68__0_n_1
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.236 r  model3_user2/studyer/user_score1_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    35.236    model3_user2/studyer/user_score1_i_19__0_n_1
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.465 r  model3_user2/studyer/user_score1_i_7__0/CO[2]
                         net (fo=17, routed)          1.124    36.589    model3_user2/studyer/A[11]
    SLICE_X53Y94         LUT3 (Prop_lut3_I0_O)        0.310    36.899 r  model3_user2/studyer/user_score1_i_169__0/O
                         net (fo=1, routed)           0.000    36.899    model3_user2/studyer/user_score1_i_169__0_n_1
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.297 r  model3_user2/studyer/user_score1_i_85__0/CO[3]
                         net (fo=1, routed)           0.000    37.297    model3_user2/studyer/user_score1_i_85__0_n_1
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.411 r  model3_user2/studyer/user_score1_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    37.411    model3_user2/studyer/user_score1_i_25__0_n_1
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.639 r  model3_user2/studyer/user_score1_i_8__0/CO[2]
                         net (fo=17, routed)          1.358    38.997    model3_user2/studyer/A[10]
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.313    39.310 r  model3_user2/studyer/user_score1_i_255__0/O
                         net (fo=1, routed)           0.000    39.310    model3_user2/studyer/user_score1_i_255__0_n_1
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.860 r  model3_user2/studyer/user_score1_i_172__0/CO[3]
                         net (fo=1, routed)           0.000    39.860    model3_user2/studyer/user_score1_i_172__0_n_1
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.974 r  model3_user2/studyer/user_score1_i_90__0/CO[3]
                         net (fo=1, routed)           0.000    39.974    model3_user2/studyer/user_score1_i_90__0_n_1
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.088 r  model3_user2/studyer/user_score1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    40.088    model3_user2/studyer/user_score1_i_29__0_n_1
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.316 r  model3_user2/studyer/user_score1_i_9__0/CO[2]
                         net (fo=17, routed)          1.301    41.618    model3_user2/studyer/A[9]
    SLICE_X48Y90         LUT3 (Prop_lut3_I0_O)        0.313    41.931 r  model3_user2/studyer/user_score1_i_180__0/O
                         net (fo=1, routed)           0.000    41.931    model3_user2/studyer/user_score1_i_180__0_n_1
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.481 r  model3_user2/studyer/user_score1_i_95__0/CO[3]
                         net (fo=1, routed)           0.000    42.481    model3_user2/studyer/user_score1_i_95__0_n_1
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.595 r  model3_user2/studyer/user_score1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    42.595    model3_user2/studyer/user_score1_i_33__0_n_1
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.823 r  model3_user2/studyer/user_score1_i_10__0/CO[2]
                         net (fo=17, routed)          1.216    44.039    model3_user2/studyer/A[8]
    SLICE_X53Y89         LUT3 (Prop_lut3_I0_O)        0.313    44.352 r  model3_user2/studyer/user_score1_i_260__0/O
                         net (fo=1, routed)           0.000    44.352    model3_user2/studyer/user_score1_i_260__0_n_1
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.750 r  model3_user2/studyer/user_score1_i_182__0/CO[3]
                         net (fo=1, routed)           0.000    44.750    model3_user2/studyer/user_score1_i_182__0_n_1
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.864 r  model3_user2/studyer/user_score1_i_100__0/CO[3]
                         net (fo=1, routed)           0.000    44.864    model3_user2/studyer/user_score1_i_100__0_n_1
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.978 r  model3_user2/studyer/user_score1_i_37__0/CO[3]
                         net (fo=1, routed)           0.000    44.978    model3_user2/studyer/user_score1_i_37__0_n_1
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    45.228 r  model3_user2/studyer/user_score1_i_11__0/CO[2]
                         net (fo=18, routed)          1.244    46.471    model3_user2/studyer/A[7]
    SLICE_X52Y88         LUT3 (Prop_lut3_I0_O)        0.313    46.784 r  model3_user2/studyer/user_score1_i_262__0/O
                         net (fo=1, routed)           0.000    46.784    model3_user2/studyer/user_score1_i_262__0_n_1
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.160 r  model3_user2/studyer/user_score1_i_187__0/CO[3]
                         net (fo=1, routed)           0.000    47.160    model3_user2/studyer/user_score1_i_187__0_n_1
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.277 r  model3_user2/studyer/user_score1_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    47.277    model3_user2/studyer/user_score1_i_105__0_n_1
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.394 r  model3_user2/studyer/user_score1_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    47.394    model3_user2/studyer/user_score1_i_41__0_n_1
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    47.646 r  model3_user2/studyer/user_score1_i_12__0/CO[2]
                         net (fo=18, routed)          1.144    48.790    model3_user2/studyer/A[6]
    SLICE_X50Y88         LUT3 (Prop_lut3_I0_O)        0.310    49.100 r  model3_user2/studyer/user_score1_i_267__0/O
                         net (fo=1, routed)           0.000    49.100    model3_user2/studyer/user_score1_i_267__0_n_1
    SLICE_X50Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.633 r  model3_user2/studyer/user_score1_i_192__0/CO[3]
                         net (fo=1, routed)           0.000    49.633    model3_user2/studyer/user_score1_i_192__0_n_1
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.750 r  model3_user2/studyer/user_score1_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    49.750    model3_user2/studyer/user_score1_i_110__0_n_1
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.867 r  model3_user2/studyer/user_score1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    49.867    model3_user2/studyer/user_score1_i_45__0_n_1
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    50.119 r  model3_user2/studyer/user_score1_i_13__0/CO[2]
                         net (fo=18, routed)          1.345    51.464    model3_user2/studyer/A[5]
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.310    51.774 r  model3_user2/studyer/user_score1_i_269__0/O
                         net (fo=1, routed)           0.000    51.774    model3_user2/studyer/user_score1_i_269__0_n_1
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    52.172 r  model3_user2/studyer/user_score1_i_197__0/CO[3]
                         net (fo=1, routed)           0.000    52.172    model3_user2/studyer/user_score1_i_197__0_n_1
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.286 r  model3_user2/studyer/user_score1_i_115__0/CO[3]
                         net (fo=1, routed)           0.000    52.286    model3_user2/studyer/user_score1_i_115__0_n_1
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.400 r  model3_user2/studyer/user_score1_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    52.400    model3_user2/studyer/user_score1_i_49__0_n_1
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.650 r  model3_user2/studyer/user_score1_i_14__0/CO[2]
                         net (fo=18, routed)          1.268    53.919    model3_user2/studyer/A[4]
    SLICE_X48Y85         LUT3 (Prop_lut3_I0_O)        0.313    54.232 r  model3_user2/studyer/user_score1_i_273__0/O
                         net (fo=1, routed)           0.000    54.232    model3_user2/studyer/user_score1_i_273__0_n_1
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.782 r  model3_user2/studyer/user_score1_i_202__0/CO[3]
                         net (fo=1, routed)           0.000    54.782    model3_user2/studyer/user_score1_i_202__0_n_1
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.896 r  model3_user2/studyer/user_score1_i_120__0/CO[3]
                         net (fo=1, routed)           0.000    54.896    model3_user2/studyer/user_score1_i_120__0_n_1
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.010 r  model3_user2/studyer/user_score1_i_53__0/CO[3]
                         net (fo=1, routed)           0.000    55.010    model3_user2/studyer/user_score1_i_53__0_n_1
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.260 r  model3_user2/studyer/user_score1_i_15__0/CO[2]
                         net (fo=18, routed)          1.330    56.589    model3_user2/studyer/A[3]
    SLICE_X51Y90         LUT3 (Prop_lut3_I0_O)        0.313    56.902 r  model3_user2/studyer/user_score1_i_59__0/O
                         net (fo=1, routed)           0.000    56.902    model3_user2/studyer/user_score1_i_59__0_n_1
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    57.472 r  model3_user2/studyer/user_score1_i_16__0/CO[2]
                         net (fo=18, routed)          1.612    59.084    model3_user2/studyer/A[2]
    SLICE_X51Y83         LUT3 (Prop_lut3_I0_O)        0.313    59.397 r  model3_user2/studyer/user_score1_i_277__0/O
                         net (fo=1, routed)           0.000    59.397    model3_user2/studyer/user_score1_i_277__0_n_1
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.798 r  model3_user2/studyer/user_score1_i_212__0/CO[3]
                         net (fo=1, routed)           0.000    59.798    model3_user2/studyer/user_score1_i_212__0_n_1
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.912 r  model3_user2/studyer/user_score1_i_130__0/CO[3]
                         net (fo=1, routed)           0.000    59.912    model3_user2/studyer/user_score1_i_130__0_n_1
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.026 r  model3_user2/studyer/user_score1_i_61__0/CO[3]
                         net (fo=1, routed)           0.000    60.026    model3_user2/studyer/user_score1_i_61__0_n_1
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    60.276 r  model3_user2/studyer/user_score1_i_17__0/CO[2]
                         net (fo=18, routed)          0.987    61.264    model3_user2/studyer/A[1]
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.313    61.577 r  model3_user2/studyer/user_score1_i_282__0/O
                         net (fo=1, routed)           0.000    61.577    model3_user2/studyer/user_score1_i_282__0_n_1
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.110 r  model3_user2/studyer/user_score1_i_217__0/CO[3]
                         net (fo=1, routed)           0.000    62.110    model3_user2/studyer/user_score1_i_217__0_n_1
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.227 r  model3_user2/studyer/user_score1_i_135__0/CO[3]
                         net (fo=1, routed)           0.000    62.227    model3_user2/studyer/user_score1_i_135__0_n_1
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.344 r  model3_user2/studyer/user_score1_i_65__0/CO[3]
                         net (fo=1, routed)           0.000    62.344    model3_user2/studyer/user_score1_i_65__0_n_1
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    62.523 r  model3_user2/studyer/user_score1_i_18__0/CO[1]
                         net (fo=2, routed)           0.710    63.233    model3_user2/studyer/A[0]
    DSP48_X1Y34          DSP48E1                                      r  model3_user2/studyer/user_score1/A[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/user_times_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/user_score_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.523ns  (logic 29.516ns (47.208%)  route 33.007ns (52.792%))
  Logic Levels:           110  (CARRY4=85 FDRE=1 LUT1=1 LUT3=23)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE                         0.000     0.000 r  model3_user2/studyer/user_times_reg[1]/C
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user2/studyer/user_times_reg[1]/Q
                         net (fo=4, routed)           0.617     1.073    model3_user2/studyer/user_times_reg[1]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.710 r  model3_user2/studyer/user_score1_i_228__0/CO[3]
                         net (fo=1, routed)           0.000     1.710    model3_user2/studyer/user_score1_i_228__0_n_1
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.929 f  model3_user2/studyer/user_score1_i_151__0/O[0]
                         net (fo=25, routed)          3.428     5.357    model3_user2/studyer/user_score1__1[5]
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.295     5.652 r  model3_user2/studyer/user_score1_i_444__0/O
                         net (fo=1, routed)           0.000     5.652    model3_user2/studyer/user_score1_i_444__0_n_1
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.202 r  model3_user2/studyer/user_score1_i_415__0/CO[3]
                         net (fo=1, routed)           0.000     6.202    model3_user2/studyer/user_score1_i_415__0_n_1
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.316 r  model3_user2/studyer/user_score1_i_411__0/CO[3]
                         net (fo=1, routed)           0.000     6.316    model3_user2/studyer/user_score1_i_411__0_n_1
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.473 r  model3_user2/studyer/user_score1_i_410__0/CO[1]
                         net (fo=16, routed)          1.473     7.946    model3_user2/studyer/user_score1_i_410__0_n_3
    SLICE_X41Y85         LUT3 (Prop_lut3_I0_O)        0.329     8.275 r  model3_user2/studyer/user_score1_i_425__0/O
                         net (fo=1, routed)           0.000     8.275    model3_user2/studyer/user_score1_i_425__0_n_1
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.676 r  model3_user2/studyer/user_score1_i_402__0/CO[3]
                         net (fo=1, routed)           0.000     8.676    model3_user2/studyer/user_score1_i_402__0_n_1
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.790 r  model3_user2/studyer/user_score1_i_397__0/CO[3]
                         net (fo=1, routed)           0.000     8.790    model3_user2/studyer/user_score1_i_397__0_n_1
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  model3_user2/studyer/user_score1_i_393__0/CO[3]
                         net (fo=1, routed)           0.000     8.904    model3_user2/studyer/user_score1_i_393__0_n_1
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.132 r  model3_user2/studyer/user_score1_i_392__0/CO[2]
                         net (fo=16, routed)          1.060    10.192    model3_user2/studyer/user_score1_i_392__0_n_2
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.313    10.505 r  model3_user2/studyer/user_score1_i_398__0/O
                         net (fo=1, routed)           0.000    10.505    model3_user2/studyer/user_score1_i_398__0_n_1
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.906 r  model3_user2/studyer/user_score1_i_375__0/CO[3]
                         net (fo=1, routed)           0.000    10.906    model3_user2/studyer/user_score1_i_375__0_n_1
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.134 r  model3_user2/studyer/user_score1_i_374__0/CO[2]
                         net (fo=16, routed)          1.247    12.381    model3_user2/studyer/user_score1_i_374__0_n_2
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.313    12.694 r  model3_user2/studyer/user_score1_i_386__0/O
                         net (fo=1, routed)           0.000    12.694    model3_user2/studyer/user_score1_i_386__0_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.074 r  model3_user2/studyer/user_score1_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    13.074    model3_user2/studyer/user_score1_i_361__0_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.191 r  model3_user2/studyer/user_score1_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    13.191    model3_user2/studyer/user_score1_i_357__0_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.420 r  model3_user2/studyer/user_score1_i_356__0/CO[2]
                         net (fo=16, routed)          1.067    14.487    model3_user2/studyer/user_score1_i_356__0_n_2
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.310    14.797 r  model3_user2/studyer/user_score1_i_371__0/O
                         net (fo=1, routed)           0.000    14.797    model3_user2/studyer/user_score1_i_371__0_n_1
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.198 r  model3_user2/studyer/user_score1_i_348__0/CO[3]
                         net (fo=1, routed)           0.000    15.198    model3_user2/studyer/user_score1_i_348__0_n_1
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.312 r  model3_user2/studyer/user_score1_i_343__0/CO[3]
                         net (fo=1, routed)           0.000    15.312    model3_user2/studyer/user_score1_i_343__0_n_1
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.426 r  model3_user2/studyer/user_score1_i_339__0/CO[3]
                         net (fo=1, routed)           0.000    15.426    model3_user2/studyer/user_score1_i_339__0_n_1
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.654 r  model3_user2/studyer/user_score1_i_338__0/CO[2]
                         net (fo=16, routed)          1.329    16.983    model3_user2/studyer/user_score1_i_338__0_n_2
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.313    17.296 r  model3_user2/studyer/user_score1_i_355__0/O
                         net (fo=1, routed)           0.000    17.296    model3_user2/studyer/user_score1_i_355__0_n_1
    SLICE_X44Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.846 r  model3_user2/studyer/user_score1_i_330__0/CO[3]
                         net (fo=1, routed)           0.000    17.846    model3_user2/studyer/user_score1_i_330__0_n_1
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.960 r  model3_user2/studyer/user_score1_i_325__0/CO[3]
                         net (fo=1, routed)           0.000    17.960    model3_user2/studyer/user_score1_i_325__0_n_1
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.074 r  model3_user2/studyer/user_score1_i_321__0/CO[3]
                         net (fo=1, routed)           0.000    18.074    model3_user2/studyer/user_score1_i_321__0_n_1
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.302 r  model3_user2/studyer/user_score1_i_320__0/CO[2]
                         net (fo=16, routed)          1.540    19.842    model3_user2/studyer/user_score1_i_320__0_n_2
    SLICE_X47Y97         LUT3 (Prop_lut3_I0_O)        0.313    20.155 r  model3_user2/studyer/user_score1_i_324__0/O
                         net (fo=1, routed)           0.000    20.155    model3_user2/studyer/user_score1_i_324__0_n_1
    SLICE_X47Y97         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    20.691 r  model3_user2/studyer/user_score1_i_302__0/CO[2]
                         net (fo=16, routed)          1.232    21.923    model3_user2/studyer/user_score1_i_302__0_n_2
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.313    22.236 r  model3_user2/studyer/user_score1_i_317__0/O
                         net (fo=1, routed)           0.000    22.236    model3_user2/studyer/user_score1_i_317__0_n_1
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.612 r  model3_user2/studyer/user_score1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    22.612    model3_user2/studyer/user_score1_i_294__0_n_1
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.729 r  model3_user2/studyer/user_score1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    22.729    model3_user2/studyer/user_score1_i_289__0_n_1
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.846 r  model3_user2/studyer/user_score1_i_285__0/CO[3]
                         net (fo=1, routed)           0.000    22.846    model3_user2/studyer/user_score1_i_285__0_n_1
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.075 r  model3_user2/studyer/user_score1_i_284__0/CO[2]
                         net (fo=16, routed)          1.075    24.150    model3_user2/studyer/user_score1_i_284__0_n_2
    SLICE_X44Y95         LUT3 (Prop_lut3_I0_O)        0.310    24.460 r  model3_user2/studyer/user_score1_i_297__0/O
                         net (fo=1, routed)           0.000    24.460    model3_user2/studyer/user_score1_i_297__0_n_1
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.010 r  model3_user2/studyer/user_score1_i_237__0/CO[3]
                         net (fo=1, routed)           0.000    25.010    model3_user2/studyer/user_score1_i_237__0_n_1
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.124 r  model3_user2/studyer/user_score1_i_233__0/CO[3]
                         net (fo=1, routed)           0.000    25.124    model3_user2/studyer/user_score1_i_233__0_n_1
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.352 r  model3_user2/studyer/user_score1_i_232__0/CO[2]
                         net (fo=16, routed)          1.583    26.935    model3_user2/studyer/user_score1_i_232__0_n_2
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.313    27.248 r  model3_user2/studyer/user_score1_i_249__0/O
                         net (fo=1, routed)           0.000    27.248    model3_user2/studyer/user_score1_i_249__0_n_1
    SLICE_X49Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.798 r  model3_user2/studyer/user_score1_i_162__0/CO[3]
                         net (fo=1, routed)           0.000    27.798    model3_user2/studyer/user_score1_i_162__0_n_1
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.912 r  model3_user2/studyer/user_score1_i_157__0/CO[3]
                         net (fo=1, routed)           0.000    27.912    model3_user2/studyer/user_score1_i_157__0_n_1
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.026 r  model3_user2/studyer/user_score1_i_153__0/CO[3]
                         net (fo=1, routed)           0.000    28.026    model3_user2/studyer/user_score1_i_153__0_n_1
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.254 r  model3_user2/studyer/user_score1_i_152__0/CO[2]
                         net (fo=16, routed)          1.008    29.262    model3_user2/studyer/user_score1_i_152__0_n_2
    SLICE_X50Y93         LUT3 (Prop_lut3_I0_O)        0.313    29.575 r  model3_user2/studyer/user_score1_i_231__0/O
                         net (fo=1, routed)           0.000    29.575    model3_user2/studyer/user_score1_i_231__0_n_1
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.108 r  model3_user2/studyer/user_score1_i_146__0/CO[3]
                         net (fo=1, routed)           0.000    30.108    model3_user2/studyer/user_score1_i_146__0_n_1
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.225 r  model3_user2/studyer/user_score1_i_79__0/CO[3]
                         net (fo=1, routed)           0.000    30.225    model3_user2/studyer/user_score1_i_79__0_n_1
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.342 r  model3_user2/studyer/user_score1_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    30.342    model3_user2/studyer/user_score1_i_75__0_n_1
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.571 r  model3_user2/studyer/user_score1_i_74__0/CO[2]
                         net (fo=16, routed)          1.219    31.790    model3_user2/studyer/user_score1_i_74__0_n_2
    SLICE_X51Y93         LUT3 (Prop_lut3_I0_O)        0.310    32.100 r  model3_user2/studyer/user_score1_i_225__0/O
                         net (fo=1, routed)           0.000    32.100    model3_user2/studyer/user_score1_i_225__0_n_1
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.501 r  model3_user2/studyer/user_score1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    32.501    model3_user2/studyer/user_score1_i_141__0_n_1
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.615 r  model3_user2/studyer/user_score1_i_69__0/CO[3]
                         net (fo=1, routed)           0.000    32.615    model3_user2/studyer/user_score1_i_69__0_n_1
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.729 r  model3_user2/studyer/user_score1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    32.729    model3_user2/studyer/user_score1_i_21__0_n_1
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.957 r  model3_user2/studyer/user_score1_i_20__0/CO[2]
                         net (fo=16, routed)          1.199    34.156    model3_user2/studyer/user_score1_i_20__0_n_2
    SLICE_X52Y92         LUT3 (Prop_lut3_I0_O)        0.313    34.469 r  model3_user2/studyer/user_score1_i_224__0/O
                         net (fo=1, routed)           0.000    34.469    model3_user2/studyer/user_score1_i_224__0_n_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.002 r  model3_user2/studyer/user_score1_i_140__0/CO[3]
                         net (fo=1, routed)           0.000    35.002    model3_user2/studyer/user_score1_i_140__0_n_1
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.119 r  model3_user2/studyer/user_score1_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    35.119    model3_user2/studyer/user_score1_i_68__0_n_1
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.236 r  model3_user2/studyer/user_score1_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    35.236    model3_user2/studyer/user_score1_i_19__0_n_1
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.465 r  model3_user2/studyer/user_score1_i_7__0/CO[2]
                         net (fo=17, routed)          1.124    36.589    model3_user2/studyer/A[11]
    SLICE_X53Y94         LUT3 (Prop_lut3_I0_O)        0.310    36.899 r  model3_user2/studyer/user_score1_i_169__0/O
                         net (fo=1, routed)           0.000    36.899    model3_user2/studyer/user_score1_i_169__0_n_1
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.297 r  model3_user2/studyer/user_score1_i_85__0/CO[3]
                         net (fo=1, routed)           0.000    37.297    model3_user2/studyer/user_score1_i_85__0_n_1
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.411 r  model3_user2/studyer/user_score1_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    37.411    model3_user2/studyer/user_score1_i_25__0_n_1
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.639 r  model3_user2/studyer/user_score1_i_8__0/CO[2]
                         net (fo=17, routed)          1.358    38.997    model3_user2/studyer/A[10]
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.313    39.310 r  model3_user2/studyer/user_score1_i_255__0/O
                         net (fo=1, routed)           0.000    39.310    model3_user2/studyer/user_score1_i_255__0_n_1
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.860 r  model3_user2/studyer/user_score1_i_172__0/CO[3]
                         net (fo=1, routed)           0.000    39.860    model3_user2/studyer/user_score1_i_172__0_n_1
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.974 r  model3_user2/studyer/user_score1_i_90__0/CO[3]
                         net (fo=1, routed)           0.000    39.974    model3_user2/studyer/user_score1_i_90__0_n_1
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.088 r  model3_user2/studyer/user_score1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    40.088    model3_user2/studyer/user_score1_i_29__0_n_1
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.316 r  model3_user2/studyer/user_score1_i_9__0/CO[2]
                         net (fo=17, routed)          1.301    41.618    model3_user2/studyer/A[9]
    SLICE_X48Y90         LUT3 (Prop_lut3_I0_O)        0.313    41.931 r  model3_user2/studyer/user_score1_i_180__0/O
                         net (fo=1, routed)           0.000    41.931    model3_user2/studyer/user_score1_i_180__0_n_1
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.481 r  model3_user2/studyer/user_score1_i_95__0/CO[3]
                         net (fo=1, routed)           0.000    42.481    model3_user2/studyer/user_score1_i_95__0_n_1
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.595 r  model3_user2/studyer/user_score1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    42.595    model3_user2/studyer/user_score1_i_33__0_n_1
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.823 r  model3_user2/studyer/user_score1_i_10__0/CO[2]
                         net (fo=17, routed)          1.216    44.039    model3_user2/studyer/A[8]
    SLICE_X53Y89         LUT3 (Prop_lut3_I0_O)        0.313    44.352 r  model3_user2/studyer/user_score1_i_260__0/O
                         net (fo=1, routed)           0.000    44.352    model3_user2/studyer/user_score1_i_260__0_n_1
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.750 r  model3_user2/studyer/user_score1_i_182__0/CO[3]
                         net (fo=1, routed)           0.000    44.750    model3_user2/studyer/user_score1_i_182__0_n_1
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.864 r  model3_user2/studyer/user_score1_i_100__0/CO[3]
                         net (fo=1, routed)           0.000    44.864    model3_user2/studyer/user_score1_i_100__0_n_1
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.978 r  model3_user2/studyer/user_score1_i_37__0/CO[3]
                         net (fo=1, routed)           0.000    44.978    model3_user2/studyer/user_score1_i_37__0_n_1
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    45.228 r  model3_user2/studyer/user_score1_i_11__0/CO[2]
                         net (fo=18, routed)          1.244    46.471    model3_user2/studyer/A[7]
    SLICE_X52Y88         LUT3 (Prop_lut3_I0_O)        0.313    46.784 r  model3_user2/studyer/user_score1_i_262__0/O
                         net (fo=1, routed)           0.000    46.784    model3_user2/studyer/user_score1_i_262__0_n_1
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.160 r  model3_user2/studyer/user_score1_i_187__0/CO[3]
                         net (fo=1, routed)           0.000    47.160    model3_user2/studyer/user_score1_i_187__0_n_1
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.277 r  model3_user2/studyer/user_score1_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    47.277    model3_user2/studyer/user_score1_i_105__0_n_1
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.394 r  model3_user2/studyer/user_score1_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    47.394    model3_user2/studyer/user_score1_i_41__0_n_1
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    47.646 r  model3_user2/studyer/user_score1_i_12__0/CO[2]
                         net (fo=18, routed)          1.144    48.790    model3_user2/studyer/A[6]
    SLICE_X50Y88         LUT3 (Prop_lut3_I0_O)        0.310    49.100 r  model3_user2/studyer/user_score1_i_267__0/O
                         net (fo=1, routed)           0.000    49.100    model3_user2/studyer/user_score1_i_267__0_n_1
    SLICE_X50Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.633 r  model3_user2/studyer/user_score1_i_192__0/CO[3]
                         net (fo=1, routed)           0.000    49.633    model3_user2/studyer/user_score1_i_192__0_n_1
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.750 r  model3_user2/studyer/user_score1_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    49.750    model3_user2/studyer/user_score1_i_110__0_n_1
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.867 r  model3_user2/studyer/user_score1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    49.867    model3_user2/studyer/user_score1_i_45__0_n_1
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    50.119 r  model3_user2/studyer/user_score1_i_13__0/CO[2]
                         net (fo=18, routed)          1.345    51.464    model3_user2/studyer/A[5]
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.310    51.774 r  model3_user2/studyer/user_score1_i_269__0/O
                         net (fo=1, routed)           0.000    51.774    model3_user2/studyer/user_score1_i_269__0_n_1
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    52.172 r  model3_user2/studyer/user_score1_i_197__0/CO[3]
                         net (fo=1, routed)           0.000    52.172    model3_user2/studyer/user_score1_i_197__0_n_1
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.286 r  model3_user2/studyer/user_score1_i_115__0/CO[3]
                         net (fo=1, routed)           0.000    52.286    model3_user2/studyer/user_score1_i_115__0_n_1
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.400 r  model3_user2/studyer/user_score1_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    52.400    model3_user2/studyer/user_score1_i_49__0_n_1
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.650 r  model3_user2/studyer/user_score1_i_14__0/CO[2]
                         net (fo=18, routed)          1.268    53.919    model3_user2/studyer/A[4]
    SLICE_X48Y85         LUT3 (Prop_lut3_I0_O)        0.313    54.232 r  model3_user2/studyer/user_score1_i_273__0/O
                         net (fo=1, routed)           0.000    54.232    model3_user2/studyer/user_score1_i_273__0_n_1
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.782 r  model3_user2/studyer/user_score1_i_202__0/CO[3]
                         net (fo=1, routed)           0.000    54.782    model3_user2/studyer/user_score1_i_202__0_n_1
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.896 r  model3_user2/studyer/user_score1_i_120__0/CO[3]
                         net (fo=1, routed)           0.000    54.896    model3_user2/studyer/user_score1_i_120__0_n_1
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.010 r  model3_user2/studyer/user_score1_i_53__0/CO[3]
                         net (fo=1, routed)           0.000    55.010    model3_user2/studyer/user_score1_i_53__0_n_1
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.260 r  model3_user2/studyer/user_score1_i_15__0/CO[2]
                         net (fo=18, routed)          1.330    56.589    model3_user2/studyer/A[3]
    SLICE_X51Y90         LUT3 (Prop_lut3_I0_O)        0.313    56.902 r  model3_user2/studyer/user_score1_i_59__0/O
                         net (fo=1, routed)           0.000    56.902    model3_user2/studyer/user_score1_i_59__0_n_1
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    57.472 r  model3_user2/studyer/user_score1_i_16__0/CO[2]
                         net (fo=18, routed)          1.612    59.084    model3_user2/studyer/A[2]
    SLICE_X51Y83         LUT3 (Prop_lut3_I0_O)        0.313    59.397 r  model3_user2/studyer/user_score1_i_277__0/O
                         net (fo=1, routed)           0.000    59.397    model3_user2/studyer/user_score1_i_277__0_n_1
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.798 r  model3_user2/studyer/user_score1_i_212__0/CO[3]
                         net (fo=1, routed)           0.000    59.798    model3_user2/studyer/user_score1_i_212__0_n_1
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.912 r  model3_user2/studyer/user_score1_i_130__0/CO[3]
                         net (fo=1, routed)           0.000    59.912    model3_user2/studyer/user_score1_i_130__0_n_1
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.026 r  model3_user2/studyer/user_score1_i_61__0/CO[3]
                         net (fo=1, routed)           0.000    60.026    model3_user2/studyer/user_score1_i_61__0_n_1
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    60.276 r  model3_user2/studyer/user_score1_i_17__0/CO[2]
                         net (fo=18, routed)          0.987    61.264    model3_user2/studyer/A[1]
    SLICE_X50Y83         LUT3 (Prop_lut3_I0_O)        0.313    61.577 r  model3_user2/studyer/user_score1_i_282__0/O
                         net (fo=1, routed)           0.000    61.577    model3_user2/studyer/user_score1_i_282__0_n_1
    SLICE_X50Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.110 r  model3_user2/studyer/user_score1_i_217__0/CO[3]
                         net (fo=1, routed)           0.000    62.110    model3_user2/studyer/user_score1_i_217__0_n_1
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.227 r  model3_user2/studyer/user_score1_i_135__0/CO[3]
                         net (fo=1, routed)           0.000    62.227    model3_user2/studyer/user_score1_i_135__0_n_1
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.344 r  model3_user2/studyer/user_score1_i_65__0/CO[3]
                         net (fo=1, routed)           0.000    62.344    model3_user2/studyer/user_score1_i_65__0_n_1
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    62.523 r  model3_user2/studyer/user_score1_i_18__0/CO[1]
                         net (fo=2, routed)           0.000    62.523    model3_user2/studyer/A[0]
    SLICE_X50Y86         FDRE                                         r  model3_user2/studyer/user_score_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/user_times_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/user_score1/A[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.341ns  (logic 28.155ns (45.163%)  route 34.186ns (54.837%))
  Logic Levels:           107  (CARRY4=84 FDRE=1 LUT1=1 LUT3=21)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE                         0.000     0.000 r  model3_user1/studyer/user_times_reg[4]/C
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user1/studyer/user_times_reg[4]/Q
                         net (fo=3, routed)           0.934     1.390    model3_user1/studyer/user_times_reg[4]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.890 r  model3_user1/studyer/user_score1_i_228/CO[3]
                         net (fo=1, routed)           0.000     1.890    model3_user1/studyer/user_score1_i_228_n_1
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.213 f  model3_user1/studyer/user_score1_i_151/O[1]
                         net (fo=25, routed)          2.985     5.198    model3_user1/studyer/user_score1__1[6]
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.306     5.504 r  model3_user1/studyer/user_score1_i_443/O
                         net (fo=1, routed)           0.000     5.504    model3_user1/studyer/user_score1_i_443_n_1
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.884 r  model3_user1/studyer/user_score1_i_415/CO[3]
                         net (fo=1, routed)           0.000     5.884    model3_user1/studyer/user_score1_i_415_n_1
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.001 r  model3_user1/studyer/user_score1_i_411/CO[3]
                         net (fo=1, routed)           0.000     6.001    model3_user1/studyer/user_score1_i_411_n_1
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.158 r  model3_user1/studyer/user_score1_i_410/CO[1]
                         net (fo=16, routed)          1.358     7.516    model3_user1/studyer/user_score1_i_410_n_3
    SLICE_X50Y67         LUT3 (Prop_lut3_I0_O)        0.332     7.848 r  model3_user1/studyer/user_score1_i_427/O
                         net (fo=1, routed)           0.000     7.848    model3_user1/studyer/user_score1_i_427_n_1
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.381 r  model3_user1/studyer/user_score1_i_402/CO[3]
                         net (fo=1, routed)           0.000     8.381    model3_user1/studyer/user_score1_i_402_n_1
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.498 r  model3_user1/studyer/user_score1_i_397/CO[3]
                         net (fo=1, routed)           0.000     8.498    model3_user1/studyer/user_score1_i_397_n_1
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.615 r  model3_user1/studyer/user_score1_i_393/CO[3]
                         net (fo=1, routed)           0.000     8.615    model3_user1/studyer/user_score1_i_393_n_1
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.844 r  model3_user1/studyer/user_score1_i_392/CO[2]
                         net (fo=16, routed)          1.522    10.366    model3_user1/studyer/user_score1_i_392_n_2
    SLICE_X48Y67         LUT3 (Prop_lut3_I0_O)        0.310    10.676 r  model3_user1/studyer/user_score1_i_409/O
                         net (fo=1, routed)           0.000    10.676    model3_user1/studyer/user_score1_i_409_n_1
    SLICE_X48Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.226 r  model3_user1/studyer/user_score1_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.226    model3_user1/studyer/user_score1_i_384_n_1
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  model3_user1/studyer/user_score1_i_379/CO[3]
                         net (fo=1, routed)           0.000    11.340    model3_user1/studyer/user_score1_i_379_n_1
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  model3_user1/studyer/user_score1_i_375/CO[3]
                         net (fo=1, routed)           0.000    11.454    model3_user1/studyer/user_score1_i_375_n_1
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.682 r  model3_user1/studyer/user_score1_i_374/CO[2]
                         net (fo=16, routed)          1.409    13.091    model3_user1/studyer/user_score1_i_374_n_2
    SLICE_X44Y68         LUT3 (Prop_lut3_I0_O)        0.313    13.404 r  model3_user1/studyer/user_score1_i_390/O
                         net (fo=1, routed)           0.000    13.404    model3_user1/studyer/user_score1_i_390_n_1
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.802 r  model3_user1/studyer/user_score1_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.802    model3_user1/studyer/user_score1_i_366_n_1
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.916 r  model3_user1/studyer/user_score1_i_361/CO[3]
                         net (fo=1, routed)           0.000    13.916    model3_user1/studyer/user_score1_i_361_n_1
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.030 r  model3_user1/studyer/user_score1_i_357/CO[3]
                         net (fo=1, routed)           0.000    14.030    model3_user1/studyer/user_score1_i_357_n_1
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.258 r  model3_user1/studyer/user_score1_i_356/CO[2]
                         net (fo=16, routed)          1.195    15.453    model3_user1/studyer/user_score1_i_356_n_2
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.313    15.766 r  model3_user1/studyer/user_score1_i_373/O
                         net (fo=1, routed)           0.000    15.766    model3_user1/studyer/user_score1_i_373_n_1
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.316 r  model3_user1/studyer/user_score1_i_348/CO[3]
                         net (fo=1, routed)           0.000    16.316    model3_user1/studyer/user_score1_i_348_n_1
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.430 r  model3_user1/studyer/user_score1_i_343/CO[3]
                         net (fo=1, routed)           0.000    16.430    model3_user1/studyer/user_score1_i_343_n_1
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.544 r  model3_user1/studyer/user_score1_i_339/CO[3]
                         net (fo=1, routed)           0.000    16.544    model3_user1/studyer/user_score1_i_339_n_1
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.772 r  model3_user1/studyer/user_score1_i_338/CO[2]
                         net (fo=16, routed)          1.341    18.113    model3_user1/studyer/user_score1_i_338_n_2
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.313    18.426 r  model3_user1/studyer/user_score1_i_355/O
                         net (fo=1, routed)           0.000    18.426    model3_user1/studyer/user_score1_i_355_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.959 r  model3_user1/studyer/user_score1_i_330/CO[3]
                         net (fo=1, routed)           0.000    18.959    model3_user1/studyer/user_score1_i_330_n_1
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  model3_user1/studyer/user_score1_i_325/CO[3]
                         net (fo=1, routed)           0.000    19.076    model3_user1/studyer/user_score1_i_325_n_1
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.193 r  model3_user1/studyer/user_score1_i_321/CO[3]
                         net (fo=1, routed)           0.000    19.193    model3_user1/studyer/user_score1_i_321_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.422 r  model3_user1/studyer/user_score1_i_320/CO[2]
                         net (fo=16, routed)          1.370    20.793    model3_user1/studyer/user_score1_i_320_n_2
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.310    21.103 r  model3_user1/studyer/user_score1_i_337/O
                         net (fo=1, routed)           0.000    21.103    model3_user1/studyer/user_score1_i_337_n_1
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.653 r  model3_user1/studyer/user_score1_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.653    model3_user1/studyer/user_score1_i_312_n_1
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.767 r  model3_user1/studyer/user_score1_i_307/CO[3]
                         net (fo=1, routed)           0.000    21.767    model3_user1/studyer/user_score1_i_307_n_1
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.881 r  model3_user1/studyer/user_score1_i_303/CO[3]
                         net (fo=1, routed)           0.000    21.881    model3_user1/studyer/user_score1_i_303_n_1
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.109 r  model3_user1/studyer/user_score1_i_302/CO[2]
                         net (fo=16, routed)          1.359    23.467    model3_user1/studyer/user_score1_i_302_n_2
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.313    23.780 r  model3_user1/studyer/user_score1_i_317/O
                         net (fo=1, routed)           0.000    23.780    model3_user1/studyer/user_score1_i_317_n_1
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.181 r  model3_user1/studyer/user_score1_i_294/CO[3]
                         net (fo=1, routed)           0.000    24.181    model3_user1/studyer/user_score1_i_294_n_1
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.295 r  model3_user1/studyer/user_score1_i_289/CO[3]
                         net (fo=1, routed)           0.000    24.295    model3_user1/studyer/user_score1_i_289_n_1
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.409 r  model3_user1/studyer/user_score1_i_285/CO[3]
                         net (fo=1, routed)           0.000    24.409    model3_user1/studyer/user_score1_i_285_n_1
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.637 r  model3_user1/studyer/user_score1_i_284/CO[2]
                         net (fo=16, routed)          1.079    25.716    model3_user1/studyer/user_score1_i_284_n_2
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.313    26.029 r  model3_user1/studyer/user_score1_i_299/O
                         net (fo=1, routed)           0.000    26.029    model3_user1/studyer/user_score1_i_299_n_1
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.430 r  model3_user1/studyer/user_score1_i_242/CO[3]
                         net (fo=1, routed)           0.000    26.430    model3_user1/studyer/user_score1_i_242_n_1
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.544 r  model3_user1/studyer/user_score1_i_237/CO[3]
                         net (fo=1, routed)           0.000    26.544    model3_user1/studyer/user_score1_i_237_n_1
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.658 r  model3_user1/studyer/user_score1_i_233/CO[3]
                         net (fo=1, routed)           0.000    26.658    model3_user1/studyer/user_score1_i_233_n_1
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.886 r  model3_user1/studyer/user_score1_i_232/CO[2]
                         net (fo=16, routed)          1.553    28.439    model3_user1/studyer/user_score1_i_232_n_2
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.313    28.752 r  model3_user1/studyer/user_score1_i_249/O
                         net (fo=1, routed)           0.000    28.752    model3_user1/studyer/user_score1_i_249_n_1
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.302 r  model3_user1/studyer/user_score1_i_162/CO[3]
                         net (fo=1, routed)           0.000    29.302    model3_user1/studyer/user_score1_i_162_n_1
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.416 r  model3_user1/studyer/user_score1_i_157/CO[3]
                         net (fo=1, routed)           0.000    29.416    model3_user1/studyer/user_score1_i_157_n_1
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.530 r  model3_user1/studyer/user_score1_i_153/CO[3]
                         net (fo=1, routed)           0.000    29.530    model3_user1/studyer/user_score1_i_153_n_1
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.758 r  model3_user1/studyer/user_score1_i_152/CO[2]
                         net (fo=16, routed)          1.509    31.267    model3_user1/studyer/user_score1_i_152_n_2
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.313    31.580 r  model3_user1/studyer/user_score1_i_229/O
                         net (fo=1, routed)           0.000    31.580    model3_user1/studyer/user_score1_i_229_n_1
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.981 r  model3_user1/studyer/user_score1_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.981    model3_user1/studyer/user_score1_i_146_n_1
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.095 r  model3_user1/studyer/user_score1_i_79/CO[3]
                         net (fo=1, routed)           0.000    32.095    model3_user1/studyer/user_score1_i_79_n_1
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.209 r  model3_user1/studyer/user_score1_i_75/CO[3]
                         net (fo=1, routed)           0.000    32.209    model3_user1/studyer/user_score1_i_75_n_1
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.437 r  model3_user1/studyer/user_score1_i_74/CO[2]
                         net (fo=16, routed)          1.192    33.629    model3_user1/studyer/user_score1_i_74_n_2
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.313    33.942 r  model3_user1/studyer/user_score1_i_227/O
                         net (fo=1, routed)           0.000    33.942    model3_user1/studyer/user_score1_i_227_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.492 r  model3_user1/studyer/user_score1_i_141/CO[3]
                         net (fo=1, routed)           0.000    34.492    model3_user1/studyer/user_score1_i_141_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.606 r  model3_user1/studyer/user_score1_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.606    model3_user1/studyer/user_score1_i_69_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.720 r  model3_user1/studyer/user_score1_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.720    model3_user1/studyer/user_score1_i_21_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.948 r  model3_user1/studyer/user_score1_i_20/CO[2]
                         net (fo=16, routed)          1.156    36.104    model3_user1/studyer/user_score1_i_20_n_2
    SLICE_X45Y58         LUT3 (Prop_lut3_I0_O)        0.313    36.417 r  model3_user1/studyer/user_score1_i_144/O
                         net (fo=1, routed)           0.000    36.417    model3_user1/studyer/user_score1_i_144_n_1
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.967 r  model3_user1/studyer/user_score1_i_68/CO[3]
                         net (fo=1, routed)           0.000    36.967    model3_user1/studyer/user_score1_i_68_n_1
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.081 r  model3_user1/studyer/user_score1_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.081    model3_user1/studyer/user_score1_i_19_n_1
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.309 r  model3_user1/studyer/user_score1_i_7/CO[2]
                         net (fo=17, routed)          1.815    39.124    model3_user1/studyer/A[11]
    SLICE_X44Y56         LUT3 (Prop_lut3_I0_O)        0.313    39.437 r  model3_user1/studyer/user_score1_i_251/O
                         net (fo=1, routed)           0.000    39.437    model3_user1/studyer/user_score1_i_251_n_1
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.835 r  model3_user1/studyer/user_score1_i_167/CO[3]
                         net (fo=1, routed)           0.000    39.835    model3_user1/studyer/user_score1_i_167_n_1
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.949 r  model3_user1/studyer/user_score1_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.949    model3_user1/studyer/user_score1_i_85_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.063 r  model3_user1/studyer/user_score1_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.063    model3_user1/studyer/user_score1_i_25_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.291 r  model3_user1/studyer/user_score1_i_8/CO[2]
                         net (fo=17, routed)          1.628    41.919    model3_user1/studyer/A[10]
    SLICE_X44Y63         LUT3 (Prop_lut3_I0_O)        0.313    42.232 r  model3_user1/studyer/user_score1_i_32/O
                         net (fo=1, routed)           0.000    42.232    model3_user1/studyer/user_score1_i_32_n_1
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    42.768 r  model3_user1/studyer/user_score1_i_9/CO[2]
                         net (fo=17, routed)          0.924    43.693    model3_user1/studyer/A[9]
    SLICE_X45Y61         LUT3 (Prop_lut3_I0_O)        0.313    44.006 r  model3_user1/studyer/user_score1_i_257/O
                         net (fo=1, routed)           0.000    44.006    model3_user1/studyer/user_score1_i_257_n_1
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.404 r  model3_user1/studyer/user_score1_i_177/CO[3]
                         net (fo=1, routed)           0.000    44.404    model3_user1/studyer/user_score1_i_177_n_1
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.518 r  model3_user1/studyer/user_score1_i_95/CO[3]
                         net (fo=1, routed)           0.000    44.518    model3_user1/studyer/user_score1_i_95_n_1
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.632 r  model3_user1/studyer/user_score1_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.632    model3_user1/studyer/user_score1_i_33_n_1
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.860 r  model3_user1/studyer/user_score1_i_10/CO[2]
                         net (fo=17, routed)          1.837    46.696    model3_user1/studyer/A[8]
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.313    47.009 r  model3_user1/studyer/user_score1_i_261/O
                         net (fo=1, routed)           0.000    47.009    model3_user1/studyer/user_score1_i_261_n_1
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.559 r  model3_user1/studyer/user_score1_i_182/CO[3]
                         net (fo=1, routed)           0.000    47.559    model3_user1/studyer/user_score1_i_182_n_1
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.673 r  model3_user1/studyer/user_score1_i_100/CO[3]
                         net (fo=1, routed)           0.000    47.673    model3_user1/studyer/user_score1_i_100_n_1
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.787 r  model3_user1/studyer/user_score1_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.787    model3_user1/studyer/user_score1_i_37_n_1
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    48.037 r  model3_user1/studyer/user_score1_i_11/CO[2]
                         net (fo=18, routed)          1.250    49.288    model3_user1/studyer/A[7]
    SLICE_X48Y61         LUT3 (Prop_lut3_I0_O)        0.313    49.601 r  model3_user1/studyer/user_score1_i_262/O
                         net (fo=1, routed)           0.000    49.601    model3_user1/studyer/user_score1_i_262_n_1
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.002 r  model3_user1/studyer/user_score1_i_187/CO[3]
                         net (fo=1, routed)           0.000    50.002    model3_user1/studyer/user_score1_i_187_n_1
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.116 r  model3_user1/studyer/user_score1_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.116    model3_user1/studyer/user_score1_i_105_n_1
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.230 r  model3_user1/studyer/user_score1_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.230    model3_user1/studyer/user_score1_i_41_n_1
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.480 r  model3_user1/studyer/user_score1_i_12/CO[2]
                         net (fo=18, routed)          1.330    51.810    model3_user1/studyer/A[6]
    SLICE_X45Y68         LUT3 (Prop_lut3_I0_O)        0.313    52.123 r  model3_user1/studyer/user_score1_i_195/O
                         net (fo=1, routed)           0.000    52.123    model3_user1/studyer/user_score1_i_195_n_1
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.673 r  model3_user1/studyer/user_score1_i_110/CO[3]
                         net (fo=1, routed)           0.000    52.673    model3_user1/studyer/user_score1_i_110_n_1
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.787 r  model3_user1/studyer/user_score1_i_45/CO[3]
                         net (fo=1, routed)           0.000    52.787    model3_user1/studyer/user_score1_i_45_n_1
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.037 r  model3_user1/studyer/user_score1_i_13/CO[2]
                         net (fo=18, routed)          1.375    54.412    model3_user1/studyer/A[5]
    SLICE_X44Y64         LUT3 (Prop_lut3_I0_O)        0.313    54.725 r  model3_user1/studyer/user_score1_i_268/O
                         net (fo=1, routed)           0.000    54.725    model3_user1/studyer/user_score1_i_268_n_1
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.126 r  model3_user1/studyer/user_score1_i_197/CO[3]
                         net (fo=1, routed)           0.000    55.126    model3_user1/studyer/user_score1_i_197_n_1
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.240 r  model3_user1/studyer/user_score1_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.240    model3_user1/studyer/user_score1_i_115_n_1
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.354 r  model3_user1/studyer/user_score1_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.354    model3_user1/studyer/user_score1_i_49_n_1
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.604 r  model3_user1/studyer/user_score1_i_14/CO[2]
                         net (fo=18, routed)          1.356    56.960    model3_user1/studyer/A[4]
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.313    57.273 r  model3_user1/studyer/user_score1_i_273/O
                         net (fo=1, routed)           0.000    57.273    model3_user1/studyer/user_score1_i_273_n_1
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.823 r  model3_user1/studyer/user_score1_i_202/CO[3]
                         net (fo=1, routed)           0.000    57.823    model3_user1/studyer/user_score1_i_202_n_1
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.937 r  model3_user1/studyer/user_score1_i_120/CO[3]
                         net (fo=1, routed)           0.000    57.937    model3_user1/studyer/user_score1_i_120_n_1
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.051 r  model3_user1/studyer/user_score1_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.051    model3_user1/studyer/user_score1_i_53_n_1
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    58.301 r  model3_user1/studyer/user_score1_i_15/CO[2]
                         net (fo=18, routed)          1.370    59.670    model3_user1/studyer/A[3]
    SLICE_X46Y62         LUT3 (Prop_lut3_I0_O)        0.313    59.983 r  model3_user1/studyer/user_score1_i_276/O
                         net (fo=1, routed)           0.000    59.983    model3_user1/studyer/user_score1_i_276_n_1
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.516 r  model3_user1/studyer/user_score1_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.516    model3_user1/studyer/user_score1_i_207_n_1
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.633 r  model3_user1/studyer/user_score1_i_125/CO[3]
                         net (fo=1, routed)           0.000    60.633    model3_user1/studyer/user_score1_i_125_n_1
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.750 r  model3_user1/studyer/user_score1_i_57/CO[3]
                         net (fo=1, routed)           0.000    60.750    model3_user1/studyer/user_score1_i_57_n_1
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    61.002 r  model3_user1/studyer/user_score1_i_16/CO[2]
                         net (fo=18, routed)          1.339    62.341    model3_user1/studyer/A[2]
    DSP48_X1Y24          DSP48E1                                      r  model3_user1/studyer/user_score1/A[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/user_times_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/user_score_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        61.002ns  (logic 28.155ns (46.154%)  route 32.847ns (53.846%))
  Logic Levels:           107  (CARRY4=84 FDRE=1 LUT1=1 LUT3=21)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE                         0.000     0.000 r  model3_user1/studyer/user_times_reg[4]/C
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user1/studyer/user_times_reg[4]/Q
                         net (fo=3, routed)           0.934     1.390    model3_user1/studyer/user_times_reg[4]
    SLICE_X50Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     1.890 r  model3_user1/studyer/user_score1_i_228/CO[3]
                         net (fo=1, routed)           0.000     1.890    model3_user1/studyer/user_score1_i_228_n_1
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.213 f  model3_user1/studyer/user_score1_i_151/O[1]
                         net (fo=25, routed)          2.985     5.198    model3_user1/studyer/user_score1__1[6]
    SLICE_X52Y68         LUT1 (Prop_lut1_I0_O)        0.306     5.504 r  model3_user1/studyer/user_score1_i_443/O
                         net (fo=1, routed)           0.000     5.504    model3_user1/studyer/user_score1_i_443_n_1
    SLICE_X52Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.884 r  model3_user1/studyer/user_score1_i_415/CO[3]
                         net (fo=1, routed)           0.000     5.884    model3_user1/studyer/user_score1_i_415_n_1
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.001 r  model3_user1/studyer/user_score1_i_411/CO[3]
                         net (fo=1, routed)           0.000     6.001    model3_user1/studyer/user_score1_i_411_n_1
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.158 r  model3_user1/studyer/user_score1_i_410/CO[1]
                         net (fo=16, routed)          1.358     7.516    model3_user1/studyer/user_score1_i_410_n_3
    SLICE_X50Y67         LUT3 (Prop_lut3_I0_O)        0.332     7.848 r  model3_user1/studyer/user_score1_i_427/O
                         net (fo=1, routed)           0.000     7.848    model3_user1/studyer/user_score1_i_427_n_1
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.381 r  model3_user1/studyer/user_score1_i_402/CO[3]
                         net (fo=1, routed)           0.000     8.381    model3_user1/studyer/user_score1_i_402_n_1
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.498 r  model3_user1/studyer/user_score1_i_397/CO[3]
                         net (fo=1, routed)           0.000     8.498    model3_user1/studyer/user_score1_i_397_n_1
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.615 r  model3_user1/studyer/user_score1_i_393/CO[3]
                         net (fo=1, routed)           0.000     8.615    model3_user1/studyer/user_score1_i_393_n_1
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.844 r  model3_user1/studyer/user_score1_i_392/CO[2]
                         net (fo=16, routed)          1.522    10.366    model3_user1/studyer/user_score1_i_392_n_2
    SLICE_X48Y67         LUT3 (Prop_lut3_I0_O)        0.310    10.676 r  model3_user1/studyer/user_score1_i_409/O
                         net (fo=1, routed)           0.000    10.676    model3_user1/studyer/user_score1_i_409_n_1
    SLICE_X48Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.226 r  model3_user1/studyer/user_score1_i_384/CO[3]
                         net (fo=1, routed)           0.000    11.226    model3_user1/studyer/user_score1_i_384_n_1
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.340 r  model3_user1/studyer/user_score1_i_379/CO[3]
                         net (fo=1, routed)           0.000    11.340    model3_user1/studyer/user_score1_i_379_n_1
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.454 r  model3_user1/studyer/user_score1_i_375/CO[3]
                         net (fo=1, routed)           0.000    11.454    model3_user1/studyer/user_score1_i_375_n_1
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.682 r  model3_user1/studyer/user_score1_i_374/CO[2]
                         net (fo=16, routed)          1.409    13.091    model3_user1/studyer/user_score1_i_374_n_2
    SLICE_X44Y68         LUT3 (Prop_lut3_I0_O)        0.313    13.404 r  model3_user1/studyer/user_score1_i_390/O
                         net (fo=1, routed)           0.000    13.404    model3_user1/studyer/user_score1_i_390_n_1
    SLICE_X44Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.802 r  model3_user1/studyer/user_score1_i_366/CO[3]
                         net (fo=1, routed)           0.000    13.802    model3_user1/studyer/user_score1_i_366_n_1
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.916 r  model3_user1/studyer/user_score1_i_361/CO[3]
                         net (fo=1, routed)           0.000    13.916    model3_user1/studyer/user_score1_i_361_n_1
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.030 r  model3_user1/studyer/user_score1_i_357/CO[3]
                         net (fo=1, routed)           0.000    14.030    model3_user1/studyer/user_score1_i_357_n_1
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.258 r  model3_user1/studyer/user_score1_i_356/CO[2]
                         net (fo=16, routed)          1.195    15.453    model3_user1/studyer/user_score1_i_356_n_2
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.313    15.766 r  model3_user1/studyer/user_score1_i_373/O
                         net (fo=1, routed)           0.000    15.766    model3_user1/studyer/user_score1_i_373_n_1
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.316 r  model3_user1/studyer/user_score1_i_348/CO[3]
                         net (fo=1, routed)           0.000    16.316    model3_user1/studyer/user_score1_i_348_n_1
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.430 r  model3_user1/studyer/user_score1_i_343/CO[3]
                         net (fo=1, routed)           0.000    16.430    model3_user1/studyer/user_score1_i_343_n_1
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.544 r  model3_user1/studyer/user_score1_i_339/CO[3]
                         net (fo=1, routed)           0.000    16.544    model3_user1/studyer/user_score1_i_339_n_1
    SLICE_X47Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.772 r  model3_user1/studyer/user_score1_i_338/CO[2]
                         net (fo=16, routed)          1.341    18.113    model3_user1/studyer/user_score1_i_338_n_2
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.313    18.426 r  model3_user1/studyer/user_score1_i_355/O
                         net (fo=1, routed)           0.000    18.426    model3_user1/studyer/user_score1_i_355_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.959 r  model3_user1/studyer/user_score1_i_330/CO[3]
                         net (fo=1, routed)           0.000    18.959    model3_user1/studyer/user_score1_i_330_n_1
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.076 r  model3_user1/studyer/user_score1_i_325/CO[3]
                         net (fo=1, routed)           0.000    19.076    model3_user1/studyer/user_score1_i_325_n_1
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.193 r  model3_user1/studyer/user_score1_i_321/CO[3]
                         net (fo=1, routed)           0.000    19.193    model3_user1/studyer/user_score1_i_321_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.422 r  model3_user1/studyer/user_score1_i_320/CO[2]
                         net (fo=16, routed)          1.370    20.793    model3_user1/studyer/user_score1_i_320_n_2
    SLICE_X41Y67         LUT3 (Prop_lut3_I0_O)        0.310    21.103 r  model3_user1/studyer/user_score1_i_337/O
                         net (fo=1, routed)           0.000    21.103    model3_user1/studyer/user_score1_i_337_n_1
    SLICE_X41Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.653 r  model3_user1/studyer/user_score1_i_312/CO[3]
                         net (fo=1, routed)           0.000    21.653    model3_user1/studyer/user_score1_i_312_n_1
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.767 r  model3_user1/studyer/user_score1_i_307/CO[3]
                         net (fo=1, routed)           0.000    21.767    model3_user1/studyer/user_score1_i_307_n_1
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.881 r  model3_user1/studyer/user_score1_i_303/CO[3]
                         net (fo=1, routed)           0.000    21.881    model3_user1/studyer/user_score1_i_303_n_1
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.109 r  model3_user1/studyer/user_score1_i_302/CO[2]
                         net (fo=16, routed)          1.359    23.467    model3_user1/studyer/user_score1_i_302_n_2
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.313    23.780 r  model3_user1/studyer/user_score1_i_317/O
                         net (fo=1, routed)           0.000    23.780    model3_user1/studyer/user_score1_i_317_n_1
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.181 r  model3_user1/studyer/user_score1_i_294/CO[3]
                         net (fo=1, routed)           0.000    24.181    model3_user1/studyer/user_score1_i_294_n_1
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.295 r  model3_user1/studyer/user_score1_i_289/CO[3]
                         net (fo=1, routed)           0.000    24.295    model3_user1/studyer/user_score1_i_289_n_1
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.409 r  model3_user1/studyer/user_score1_i_285/CO[3]
                         net (fo=1, routed)           0.000    24.409    model3_user1/studyer/user_score1_i_285_n_1
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.637 r  model3_user1/studyer/user_score1_i_284/CO[2]
                         net (fo=16, routed)          1.079    25.716    model3_user1/studyer/user_score1_i_284_n_2
    SLICE_X40Y64         LUT3 (Prop_lut3_I0_O)        0.313    26.029 r  model3_user1/studyer/user_score1_i_299/O
                         net (fo=1, routed)           0.000    26.029    model3_user1/studyer/user_score1_i_299_n_1
    SLICE_X40Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.430 r  model3_user1/studyer/user_score1_i_242/CO[3]
                         net (fo=1, routed)           0.000    26.430    model3_user1/studyer/user_score1_i_242_n_1
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.544 r  model3_user1/studyer/user_score1_i_237/CO[3]
                         net (fo=1, routed)           0.000    26.544    model3_user1/studyer/user_score1_i_237_n_1
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.658 r  model3_user1/studyer/user_score1_i_233/CO[3]
                         net (fo=1, routed)           0.000    26.658    model3_user1/studyer/user_score1_i_233_n_1
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.886 r  model3_user1/studyer/user_score1_i_232/CO[2]
                         net (fo=16, routed)          1.553    28.439    model3_user1/studyer/user_score1_i_232_n_2
    SLICE_X37Y58         LUT3 (Prop_lut3_I0_O)        0.313    28.752 r  model3_user1/studyer/user_score1_i_249/O
                         net (fo=1, routed)           0.000    28.752    model3_user1/studyer/user_score1_i_249_n_1
    SLICE_X37Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.302 r  model3_user1/studyer/user_score1_i_162/CO[3]
                         net (fo=1, routed)           0.000    29.302    model3_user1/studyer/user_score1_i_162_n_1
    SLICE_X37Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.416 r  model3_user1/studyer/user_score1_i_157/CO[3]
                         net (fo=1, routed)           0.000    29.416    model3_user1/studyer/user_score1_i_157_n_1
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.530 r  model3_user1/studyer/user_score1_i_153/CO[3]
                         net (fo=1, routed)           0.000    29.530    model3_user1/studyer/user_score1_i_153_n_1
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.758 r  model3_user1/studyer/user_score1_i_152/CO[2]
                         net (fo=16, routed)          1.509    31.267    model3_user1/studyer/user_score1_i_152_n_2
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.313    31.580 r  model3_user1/studyer/user_score1_i_229/O
                         net (fo=1, routed)           0.000    31.580    model3_user1/studyer/user_score1_i_229_n_1
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.981 r  model3_user1/studyer/user_score1_i_146/CO[3]
                         net (fo=1, routed)           0.000    31.981    model3_user1/studyer/user_score1_i_146_n_1
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.095 r  model3_user1/studyer/user_score1_i_79/CO[3]
                         net (fo=1, routed)           0.000    32.095    model3_user1/studyer/user_score1_i_79_n_1
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.209 r  model3_user1/studyer/user_score1_i_75/CO[3]
                         net (fo=1, routed)           0.000    32.209    model3_user1/studyer/user_score1_i_75_n_1
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.437 r  model3_user1/studyer/user_score1_i_74/CO[2]
                         net (fo=16, routed)          1.192    33.629    model3_user1/studyer/user_score1_i_74_n_2
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.313    33.942 r  model3_user1/studyer/user_score1_i_227/O
                         net (fo=1, routed)           0.000    33.942    model3_user1/studyer/user_score1_i_227_n_1
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.492 r  model3_user1/studyer/user_score1_i_141/CO[3]
                         net (fo=1, routed)           0.000    34.492    model3_user1/studyer/user_score1_i_141_n_1
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.606 r  model3_user1/studyer/user_score1_i_69/CO[3]
                         net (fo=1, routed)           0.000    34.606    model3_user1/studyer/user_score1_i_69_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.720 r  model3_user1/studyer/user_score1_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.720    model3_user1/studyer/user_score1_i_21_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.948 r  model3_user1/studyer/user_score1_i_20/CO[2]
                         net (fo=16, routed)          1.156    36.104    model3_user1/studyer/user_score1_i_20_n_2
    SLICE_X45Y58         LUT3 (Prop_lut3_I0_O)        0.313    36.417 r  model3_user1/studyer/user_score1_i_144/O
                         net (fo=1, routed)           0.000    36.417    model3_user1/studyer/user_score1_i_144_n_1
    SLICE_X45Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.967 r  model3_user1/studyer/user_score1_i_68/CO[3]
                         net (fo=1, routed)           0.000    36.967    model3_user1/studyer/user_score1_i_68_n_1
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.081 r  model3_user1/studyer/user_score1_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.081    model3_user1/studyer/user_score1_i_19_n_1
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.309 r  model3_user1/studyer/user_score1_i_7/CO[2]
                         net (fo=17, routed)          1.815    39.124    model3_user1/studyer/A[11]
    SLICE_X44Y56         LUT3 (Prop_lut3_I0_O)        0.313    39.437 r  model3_user1/studyer/user_score1_i_251/O
                         net (fo=1, routed)           0.000    39.437    model3_user1/studyer/user_score1_i_251_n_1
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    39.835 r  model3_user1/studyer/user_score1_i_167/CO[3]
                         net (fo=1, routed)           0.000    39.835    model3_user1/studyer/user_score1_i_167_n_1
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.949 r  model3_user1/studyer/user_score1_i_85/CO[3]
                         net (fo=1, routed)           0.000    39.949    model3_user1/studyer/user_score1_i_85_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.063 r  model3_user1/studyer/user_score1_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.063    model3_user1/studyer/user_score1_i_25_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.291 r  model3_user1/studyer/user_score1_i_8/CO[2]
                         net (fo=17, routed)          1.628    41.919    model3_user1/studyer/A[10]
    SLICE_X44Y63         LUT3 (Prop_lut3_I0_O)        0.313    42.232 r  model3_user1/studyer/user_score1_i_32/O
                         net (fo=1, routed)           0.000    42.232    model3_user1/studyer/user_score1_i_32_n_1
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    42.768 r  model3_user1/studyer/user_score1_i_9/CO[2]
                         net (fo=17, routed)          0.924    43.693    model3_user1/studyer/A[9]
    SLICE_X45Y61         LUT3 (Prop_lut3_I0_O)        0.313    44.006 r  model3_user1/studyer/user_score1_i_257/O
                         net (fo=1, routed)           0.000    44.006    model3_user1/studyer/user_score1_i_257_n_1
    SLICE_X45Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.404 r  model3_user1/studyer/user_score1_i_177/CO[3]
                         net (fo=1, routed)           0.000    44.404    model3_user1/studyer/user_score1_i_177_n_1
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.518 r  model3_user1/studyer/user_score1_i_95/CO[3]
                         net (fo=1, routed)           0.000    44.518    model3_user1/studyer/user_score1_i_95_n_1
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.632 r  model3_user1/studyer/user_score1_i_33/CO[3]
                         net (fo=1, routed)           0.000    44.632    model3_user1/studyer/user_score1_i_33_n_1
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    44.860 r  model3_user1/studyer/user_score1_i_10/CO[2]
                         net (fo=17, routed)          1.837    46.696    model3_user1/studyer/A[8]
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.313    47.009 r  model3_user1/studyer/user_score1_i_261/O
                         net (fo=1, routed)           0.000    47.009    model3_user1/studyer/user_score1_i_261_n_1
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.559 r  model3_user1/studyer/user_score1_i_182/CO[3]
                         net (fo=1, routed)           0.000    47.559    model3_user1/studyer/user_score1_i_182_n_1
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.673 r  model3_user1/studyer/user_score1_i_100/CO[3]
                         net (fo=1, routed)           0.000    47.673    model3_user1/studyer/user_score1_i_100_n_1
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.787 r  model3_user1/studyer/user_score1_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.787    model3_user1/studyer/user_score1_i_37_n_1
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    48.037 r  model3_user1/studyer/user_score1_i_11/CO[2]
                         net (fo=18, routed)          1.250    49.288    model3_user1/studyer/A[7]
    SLICE_X48Y61         LUT3 (Prop_lut3_I0_O)        0.313    49.601 r  model3_user1/studyer/user_score1_i_262/O
                         net (fo=1, routed)           0.000    49.601    model3_user1/studyer/user_score1_i_262_n_1
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.002 r  model3_user1/studyer/user_score1_i_187/CO[3]
                         net (fo=1, routed)           0.000    50.002    model3_user1/studyer/user_score1_i_187_n_1
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.116 r  model3_user1/studyer/user_score1_i_105/CO[3]
                         net (fo=1, routed)           0.000    50.116    model3_user1/studyer/user_score1_i_105_n_1
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.230 r  model3_user1/studyer/user_score1_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.230    model3_user1/studyer/user_score1_i_41_n_1
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    50.480 r  model3_user1/studyer/user_score1_i_12/CO[2]
                         net (fo=18, routed)          1.330    51.810    model3_user1/studyer/A[6]
    SLICE_X45Y68         LUT3 (Prop_lut3_I0_O)        0.313    52.123 r  model3_user1/studyer/user_score1_i_195/O
                         net (fo=1, routed)           0.000    52.123    model3_user1/studyer/user_score1_i_195_n_1
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.673 r  model3_user1/studyer/user_score1_i_110/CO[3]
                         net (fo=1, routed)           0.000    52.673    model3_user1/studyer/user_score1_i_110_n_1
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.787 r  model3_user1/studyer/user_score1_i_45/CO[3]
                         net (fo=1, routed)           0.000    52.787    model3_user1/studyer/user_score1_i_45_n_1
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    53.037 r  model3_user1/studyer/user_score1_i_13/CO[2]
                         net (fo=18, routed)          1.375    54.412    model3_user1/studyer/A[5]
    SLICE_X44Y64         LUT3 (Prop_lut3_I0_O)        0.313    54.725 r  model3_user1/studyer/user_score1_i_268/O
                         net (fo=1, routed)           0.000    54.725    model3_user1/studyer/user_score1_i_268_n_1
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.126 r  model3_user1/studyer/user_score1_i_197/CO[3]
                         net (fo=1, routed)           0.000    55.126    model3_user1/studyer/user_score1_i_197_n_1
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.240 r  model3_user1/studyer/user_score1_i_115/CO[3]
                         net (fo=1, routed)           0.000    55.240    model3_user1/studyer/user_score1_i_115_n_1
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.354 r  model3_user1/studyer/user_score1_i_49/CO[3]
                         net (fo=1, routed)           0.000    55.354    model3_user1/studyer/user_score1_i_49_n_1
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.604 r  model3_user1/studyer/user_score1_i_14/CO[2]
                         net (fo=18, routed)          1.356    56.960    model3_user1/studyer/A[4]
    SLICE_X47Y63         LUT3 (Prop_lut3_I0_O)        0.313    57.273 r  model3_user1/studyer/user_score1_i_273/O
                         net (fo=1, routed)           0.000    57.273    model3_user1/studyer/user_score1_i_273_n_1
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.823 r  model3_user1/studyer/user_score1_i_202/CO[3]
                         net (fo=1, routed)           0.000    57.823    model3_user1/studyer/user_score1_i_202_n_1
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.937 r  model3_user1/studyer/user_score1_i_120/CO[3]
                         net (fo=1, routed)           0.000    57.937    model3_user1/studyer/user_score1_i_120_n_1
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.051 r  model3_user1/studyer/user_score1_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.051    model3_user1/studyer/user_score1_i_53_n_1
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    58.301 r  model3_user1/studyer/user_score1_i_15/CO[2]
                         net (fo=18, routed)          1.370    59.670    model3_user1/studyer/A[3]
    SLICE_X46Y62         LUT3 (Prop_lut3_I0_O)        0.313    59.983 r  model3_user1/studyer/user_score1_i_276/O
                         net (fo=1, routed)           0.000    59.983    model3_user1/studyer/user_score1_i_276_n_1
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    60.516 r  model3_user1/studyer/user_score1_i_207/CO[3]
                         net (fo=1, routed)           0.000    60.516    model3_user1/studyer/user_score1_i_207_n_1
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.633 r  model3_user1/studyer/user_score1_i_125/CO[3]
                         net (fo=1, routed)           0.000    60.633    model3_user1/studyer/user_score1_i_125_n_1
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.750 r  model3_user1/studyer/user_score1_i_57/CO[3]
                         net (fo=1, routed)           0.000    60.750    model3_user1/studyer/user_score1_i_57_n_1
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    61.002 r  model3_user1/studyer/user_score1_i_16/CO[2]
                         net (fo=18, routed)          0.000    61.002    model3_user1/studyer/A[2]
    SLICE_X46Y65         FDRE                                         r  model3_user1/studyer/user_score_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/user_times_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/user_score1/A[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.897ns  (logic 28.257ns (46.402%)  route 32.640ns (53.598%))
  Logic Levels:           105  (CARRY4=81 FDRE=1 LUT1=1 LUT3=22)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE                         0.000     0.000 r  model3_user2/studyer/user_times_reg[1]/C
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user2/studyer/user_times_reg[1]/Q
                         net (fo=4, routed)           0.617     1.073    model3_user2/studyer/user_times_reg[1]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.710 r  model3_user2/studyer/user_score1_i_228__0/CO[3]
                         net (fo=1, routed)           0.000     1.710    model3_user2/studyer/user_score1_i_228__0_n_1
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.929 f  model3_user2/studyer/user_score1_i_151__0/O[0]
                         net (fo=25, routed)          3.428     5.357    model3_user2/studyer/user_score1__1[5]
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.295     5.652 r  model3_user2/studyer/user_score1_i_444__0/O
                         net (fo=1, routed)           0.000     5.652    model3_user2/studyer/user_score1_i_444__0_n_1
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.202 r  model3_user2/studyer/user_score1_i_415__0/CO[3]
                         net (fo=1, routed)           0.000     6.202    model3_user2/studyer/user_score1_i_415__0_n_1
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.316 r  model3_user2/studyer/user_score1_i_411__0/CO[3]
                         net (fo=1, routed)           0.000     6.316    model3_user2/studyer/user_score1_i_411__0_n_1
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.473 r  model3_user2/studyer/user_score1_i_410__0/CO[1]
                         net (fo=16, routed)          1.473     7.946    model3_user2/studyer/user_score1_i_410__0_n_3
    SLICE_X41Y85         LUT3 (Prop_lut3_I0_O)        0.329     8.275 r  model3_user2/studyer/user_score1_i_425__0/O
                         net (fo=1, routed)           0.000     8.275    model3_user2/studyer/user_score1_i_425__0_n_1
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.676 r  model3_user2/studyer/user_score1_i_402__0/CO[3]
                         net (fo=1, routed)           0.000     8.676    model3_user2/studyer/user_score1_i_402__0_n_1
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.790 r  model3_user2/studyer/user_score1_i_397__0/CO[3]
                         net (fo=1, routed)           0.000     8.790    model3_user2/studyer/user_score1_i_397__0_n_1
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  model3_user2/studyer/user_score1_i_393__0/CO[3]
                         net (fo=1, routed)           0.000     8.904    model3_user2/studyer/user_score1_i_393__0_n_1
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.132 r  model3_user2/studyer/user_score1_i_392__0/CO[2]
                         net (fo=16, routed)          1.060    10.192    model3_user2/studyer/user_score1_i_392__0_n_2
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.313    10.505 r  model3_user2/studyer/user_score1_i_398__0/O
                         net (fo=1, routed)           0.000    10.505    model3_user2/studyer/user_score1_i_398__0_n_1
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.906 r  model3_user2/studyer/user_score1_i_375__0/CO[3]
                         net (fo=1, routed)           0.000    10.906    model3_user2/studyer/user_score1_i_375__0_n_1
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.134 r  model3_user2/studyer/user_score1_i_374__0/CO[2]
                         net (fo=16, routed)          1.247    12.381    model3_user2/studyer/user_score1_i_374__0_n_2
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.313    12.694 r  model3_user2/studyer/user_score1_i_386__0/O
                         net (fo=1, routed)           0.000    12.694    model3_user2/studyer/user_score1_i_386__0_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.074 r  model3_user2/studyer/user_score1_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    13.074    model3_user2/studyer/user_score1_i_361__0_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.191 r  model3_user2/studyer/user_score1_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    13.191    model3_user2/studyer/user_score1_i_357__0_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.420 r  model3_user2/studyer/user_score1_i_356__0/CO[2]
                         net (fo=16, routed)          1.067    14.487    model3_user2/studyer/user_score1_i_356__0_n_2
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.310    14.797 r  model3_user2/studyer/user_score1_i_371__0/O
                         net (fo=1, routed)           0.000    14.797    model3_user2/studyer/user_score1_i_371__0_n_1
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.198 r  model3_user2/studyer/user_score1_i_348__0/CO[3]
                         net (fo=1, routed)           0.000    15.198    model3_user2/studyer/user_score1_i_348__0_n_1
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.312 r  model3_user2/studyer/user_score1_i_343__0/CO[3]
                         net (fo=1, routed)           0.000    15.312    model3_user2/studyer/user_score1_i_343__0_n_1
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.426 r  model3_user2/studyer/user_score1_i_339__0/CO[3]
                         net (fo=1, routed)           0.000    15.426    model3_user2/studyer/user_score1_i_339__0_n_1
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.654 r  model3_user2/studyer/user_score1_i_338__0/CO[2]
                         net (fo=16, routed)          1.329    16.983    model3_user2/studyer/user_score1_i_338__0_n_2
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.313    17.296 r  model3_user2/studyer/user_score1_i_355__0/O
                         net (fo=1, routed)           0.000    17.296    model3_user2/studyer/user_score1_i_355__0_n_1
    SLICE_X44Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.846 r  model3_user2/studyer/user_score1_i_330__0/CO[3]
                         net (fo=1, routed)           0.000    17.846    model3_user2/studyer/user_score1_i_330__0_n_1
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.960 r  model3_user2/studyer/user_score1_i_325__0/CO[3]
                         net (fo=1, routed)           0.000    17.960    model3_user2/studyer/user_score1_i_325__0_n_1
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.074 r  model3_user2/studyer/user_score1_i_321__0/CO[3]
                         net (fo=1, routed)           0.000    18.074    model3_user2/studyer/user_score1_i_321__0_n_1
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.302 r  model3_user2/studyer/user_score1_i_320__0/CO[2]
                         net (fo=16, routed)          1.540    19.842    model3_user2/studyer/user_score1_i_320__0_n_2
    SLICE_X47Y97         LUT3 (Prop_lut3_I0_O)        0.313    20.155 r  model3_user2/studyer/user_score1_i_324__0/O
                         net (fo=1, routed)           0.000    20.155    model3_user2/studyer/user_score1_i_324__0_n_1
    SLICE_X47Y97         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    20.691 r  model3_user2/studyer/user_score1_i_302__0/CO[2]
                         net (fo=16, routed)          1.232    21.923    model3_user2/studyer/user_score1_i_302__0_n_2
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.313    22.236 r  model3_user2/studyer/user_score1_i_317__0/O
                         net (fo=1, routed)           0.000    22.236    model3_user2/studyer/user_score1_i_317__0_n_1
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.612 r  model3_user2/studyer/user_score1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    22.612    model3_user2/studyer/user_score1_i_294__0_n_1
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.729 r  model3_user2/studyer/user_score1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    22.729    model3_user2/studyer/user_score1_i_289__0_n_1
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.846 r  model3_user2/studyer/user_score1_i_285__0/CO[3]
                         net (fo=1, routed)           0.000    22.846    model3_user2/studyer/user_score1_i_285__0_n_1
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.075 r  model3_user2/studyer/user_score1_i_284__0/CO[2]
                         net (fo=16, routed)          1.075    24.150    model3_user2/studyer/user_score1_i_284__0_n_2
    SLICE_X44Y95         LUT3 (Prop_lut3_I0_O)        0.310    24.460 r  model3_user2/studyer/user_score1_i_297__0/O
                         net (fo=1, routed)           0.000    24.460    model3_user2/studyer/user_score1_i_297__0_n_1
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.010 r  model3_user2/studyer/user_score1_i_237__0/CO[3]
                         net (fo=1, routed)           0.000    25.010    model3_user2/studyer/user_score1_i_237__0_n_1
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.124 r  model3_user2/studyer/user_score1_i_233__0/CO[3]
                         net (fo=1, routed)           0.000    25.124    model3_user2/studyer/user_score1_i_233__0_n_1
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.352 r  model3_user2/studyer/user_score1_i_232__0/CO[2]
                         net (fo=16, routed)          1.583    26.935    model3_user2/studyer/user_score1_i_232__0_n_2
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.313    27.248 r  model3_user2/studyer/user_score1_i_249__0/O
                         net (fo=1, routed)           0.000    27.248    model3_user2/studyer/user_score1_i_249__0_n_1
    SLICE_X49Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.798 r  model3_user2/studyer/user_score1_i_162__0/CO[3]
                         net (fo=1, routed)           0.000    27.798    model3_user2/studyer/user_score1_i_162__0_n_1
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.912 r  model3_user2/studyer/user_score1_i_157__0/CO[3]
                         net (fo=1, routed)           0.000    27.912    model3_user2/studyer/user_score1_i_157__0_n_1
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.026 r  model3_user2/studyer/user_score1_i_153__0/CO[3]
                         net (fo=1, routed)           0.000    28.026    model3_user2/studyer/user_score1_i_153__0_n_1
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.254 r  model3_user2/studyer/user_score1_i_152__0/CO[2]
                         net (fo=16, routed)          1.008    29.262    model3_user2/studyer/user_score1_i_152__0_n_2
    SLICE_X50Y93         LUT3 (Prop_lut3_I0_O)        0.313    29.575 r  model3_user2/studyer/user_score1_i_231__0/O
                         net (fo=1, routed)           0.000    29.575    model3_user2/studyer/user_score1_i_231__0_n_1
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.108 r  model3_user2/studyer/user_score1_i_146__0/CO[3]
                         net (fo=1, routed)           0.000    30.108    model3_user2/studyer/user_score1_i_146__0_n_1
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.225 r  model3_user2/studyer/user_score1_i_79__0/CO[3]
                         net (fo=1, routed)           0.000    30.225    model3_user2/studyer/user_score1_i_79__0_n_1
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.342 r  model3_user2/studyer/user_score1_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    30.342    model3_user2/studyer/user_score1_i_75__0_n_1
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.571 r  model3_user2/studyer/user_score1_i_74__0/CO[2]
                         net (fo=16, routed)          1.219    31.790    model3_user2/studyer/user_score1_i_74__0_n_2
    SLICE_X51Y93         LUT3 (Prop_lut3_I0_O)        0.310    32.100 r  model3_user2/studyer/user_score1_i_225__0/O
                         net (fo=1, routed)           0.000    32.100    model3_user2/studyer/user_score1_i_225__0_n_1
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.501 r  model3_user2/studyer/user_score1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    32.501    model3_user2/studyer/user_score1_i_141__0_n_1
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.615 r  model3_user2/studyer/user_score1_i_69__0/CO[3]
                         net (fo=1, routed)           0.000    32.615    model3_user2/studyer/user_score1_i_69__0_n_1
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.729 r  model3_user2/studyer/user_score1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    32.729    model3_user2/studyer/user_score1_i_21__0_n_1
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.957 r  model3_user2/studyer/user_score1_i_20__0/CO[2]
                         net (fo=16, routed)          1.199    34.156    model3_user2/studyer/user_score1_i_20__0_n_2
    SLICE_X52Y92         LUT3 (Prop_lut3_I0_O)        0.313    34.469 r  model3_user2/studyer/user_score1_i_224__0/O
                         net (fo=1, routed)           0.000    34.469    model3_user2/studyer/user_score1_i_224__0_n_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.002 r  model3_user2/studyer/user_score1_i_140__0/CO[3]
                         net (fo=1, routed)           0.000    35.002    model3_user2/studyer/user_score1_i_140__0_n_1
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.119 r  model3_user2/studyer/user_score1_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    35.119    model3_user2/studyer/user_score1_i_68__0_n_1
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.236 r  model3_user2/studyer/user_score1_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    35.236    model3_user2/studyer/user_score1_i_19__0_n_1
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.465 r  model3_user2/studyer/user_score1_i_7__0/CO[2]
                         net (fo=17, routed)          1.124    36.589    model3_user2/studyer/A[11]
    SLICE_X53Y94         LUT3 (Prop_lut3_I0_O)        0.310    36.899 r  model3_user2/studyer/user_score1_i_169__0/O
                         net (fo=1, routed)           0.000    36.899    model3_user2/studyer/user_score1_i_169__0_n_1
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.297 r  model3_user2/studyer/user_score1_i_85__0/CO[3]
                         net (fo=1, routed)           0.000    37.297    model3_user2/studyer/user_score1_i_85__0_n_1
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.411 r  model3_user2/studyer/user_score1_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    37.411    model3_user2/studyer/user_score1_i_25__0_n_1
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.639 r  model3_user2/studyer/user_score1_i_8__0/CO[2]
                         net (fo=17, routed)          1.358    38.997    model3_user2/studyer/A[10]
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.313    39.310 r  model3_user2/studyer/user_score1_i_255__0/O
                         net (fo=1, routed)           0.000    39.310    model3_user2/studyer/user_score1_i_255__0_n_1
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.860 r  model3_user2/studyer/user_score1_i_172__0/CO[3]
                         net (fo=1, routed)           0.000    39.860    model3_user2/studyer/user_score1_i_172__0_n_1
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.974 r  model3_user2/studyer/user_score1_i_90__0/CO[3]
                         net (fo=1, routed)           0.000    39.974    model3_user2/studyer/user_score1_i_90__0_n_1
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.088 r  model3_user2/studyer/user_score1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    40.088    model3_user2/studyer/user_score1_i_29__0_n_1
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.316 r  model3_user2/studyer/user_score1_i_9__0/CO[2]
                         net (fo=17, routed)          1.301    41.618    model3_user2/studyer/A[9]
    SLICE_X48Y90         LUT3 (Prop_lut3_I0_O)        0.313    41.931 r  model3_user2/studyer/user_score1_i_180__0/O
                         net (fo=1, routed)           0.000    41.931    model3_user2/studyer/user_score1_i_180__0_n_1
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.481 r  model3_user2/studyer/user_score1_i_95__0/CO[3]
                         net (fo=1, routed)           0.000    42.481    model3_user2/studyer/user_score1_i_95__0_n_1
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.595 r  model3_user2/studyer/user_score1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    42.595    model3_user2/studyer/user_score1_i_33__0_n_1
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.823 r  model3_user2/studyer/user_score1_i_10__0/CO[2]
                         net (fo=17, routed)          1.216    44.039    model3_user2/studyer/A[8]
    SLICE_X53Y89         LUT3 (Prop_lut3_I0_O)        0.313    44.352 r  model3_user2/studyer/user_score1_i_260__0/O
                         net (fo=1, routed)           0.000    44.352    model3_user2/studyer/user_score1_i_260__0_n_1
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.750 r  model3_user2/studyer/user_score1_i_182__0/CO[3]
                         net (fo=1, routed)           0.000    44.750    model3_user2/studyer/user_score1_i_182__0_n_1
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.864 r  model3_user2/studyer/user_score1_i_100__0/CO[3]
                         net (fo=1, routed)           0.000    44.864    model3_user2/studyer/user_score1_i_100__0_n_1
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.978 r  model3_user2/studyer/user_score1_i_37__0/CO[3]
                         net (fo=1, routed)           0.000    44.978    model3_user2/studyer/user_score1_i_37__0_n_1
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    45.228 r  model3_user2/studyer/user_score1_i_11__0/CO[2]
                         net (fo=18, routed)          1.244    46.471    model3_user2/studyer/A[7]
    SLICE_X52Y88         LUT3 (Prop_lut3_I0_O)        0.313    46.784 r  model3_user2/studyer/user_score1_i_262__0/O
                         net (fo=1, routed)           0.000    46.784    model3_user2/studyer/user_score1_i_262__0_n_1
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.160 r  model3_user2/studyer/user_score1_i_187__0/CO[3]
                         net (fo=1, routed)           0.000    47.160    model3_user2/studyer/user_score1_i_187__0_n_1
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.277 r  model3_user2/studyer/user_score1_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    47.277    model3_user2/studyer/user_score1_i_105__0_n_1
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.394 r  model3_user2/studyer/user_score1_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    47.394    model3_user2/studyer/user_score1_i_41__0_n_1
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    47.646 r  model3_user2/studyer/user_score1_i_12__0/CO[2]
                         net (fo=18, routed)          1.144    48.790    model3_user2/studyer/A[6]
    SLICE_X50Y88         LUT3 (Prop_lut3_I0_O)        0.310    49.100 r  model3_user2/studyer/user_score1_i_267__0/O
                         net (fo=1, routed)           0.000    49.100    model3_user2/studyer/user_score1_i_267__0_n_1
    SLICE_X50Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.633 r  model3_user2/studyer/user_score1_i_192__0/CO[3]
                         net (fo=1, routed)           0.000    49.633    model3_user2/studyer/user_score1_i_192__0_n_1
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.750 r  model3_user2/studyer/user_score1_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    49.750    model3_user2/studyer/user_score1_i_110__0_n_1
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.867 r  model3_user2/studyer/user_score1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    49.867    model3_user2/studyer/user_score1_i_45__0_n_1
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    50.119 r  model3_user2/studyer/user_score1_i_13__0/CO[2]
                         net (fo=18, routed)          1.345    51.464    model3_user2/studyer/A[5]
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.310    51.774 r  model3_user2/studyer/user_score1_i_269__0/O
                         net (fo=1, routed)           0.000    51.774    model3_user2/studyer/user_score1_i_269__0_n_1
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    52.172 r  model3_user2/studyer/user_score1_i_197__0/CO[3]
                         net (fo=1, routed)           0.000    52.172    model3_user2/studyer/user_score1_i_197__0_n_1
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.286 r  model3_user2/studyer/user_score1_i_115__0/CO[3]
                         net (fo=1, routed)           0.000    52.286    model3_user2/studyer/user_score1_i_115__0_n_1
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.400 r  model3_user2/studyer/user_score1_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    52.400    model3_user2/studyer/user_score1_i_49__0_n_1
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.650 r  model3_user2/studyer/user_score1_i_14__0/CO[2]
                         net (fo=18, routed)          1.268    53.919    model3_user2/studyer/A[4]
    SLICE_X48Y85         LUT3 (Prop_lut3_I0_O)        0.313    54.232 r  model3_user2/studyer/user_score1_i_273__0/O
                         net (fo=1, routed)           0.000    54.232    model3_user2/studyer/user_score1_i_273__0_n_1
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.782 r  model3_user2/studyer/user_score1_i_202__0/CO[3]
                         net (fo=1, routed)           0.000    54.782    model3_user2/studyer/user_score1_i_202__0_n_1
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.896 r  model3_user2/studyer/user_score1_i_120__0/CO[3]
                         net (fo=1, routed)           0.000    54.896    model3_user2/studyer/user_score1_i_120__0_n_1
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.010 r  model3_user2/studyer/user_score1_i_53__0/CO[3]
                         net (fo=1, routed)           0.000    55.010    model3_user2/studyer/user_score1_i_53__0_n_1
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.260 r  model3_user2/studyer/user_score1_i_15__0/CO[2]
                         net (fo=18, routed)          1.330    56.589    model3_user2/studyer/A[3]
    SLICE_X51Y90         LUT3 (Prop_lut3_I0_O)        0.313    56.902 r  model3_user2/studyer/user_score1_i_59__0/O
                         net (fo=1, routed)           0.000    56.902    model3_user2/studyer/user_score1_i_59__0_n_1
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    57.472 r  model3_user2/studyer/user_score1_i_16__0/CO[2]
                         net (fo=18, routed)          1.612    59.084    model3_user2/studyer/A[2]
    SLICE_X51Y83         LUT3 (Prop_lut3_I0_O)        0.313    59.397 r  model3_user2/studyer/user_score1_i_277__0/O
                         net (fo=1, routed)           0.000    59.397    model3_user2/studyer/user_score1_i_277__0_n_1
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.798 r  model3_user2/studyer/user_score1_i_212__0/CO[3]
                         net (fo=1, routed)           0.000    59.798    model3_user2/studyer/user_score1_i_212__0_n_1
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.912 r  model3_user2/studyer/user_score1_i_130__0/CO[3]
                         net (fo=1, routed)           0.000    59.912    model3_user2/studyer/user_score1_i_130__0_n_1
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.026 r  model3_user2/studyer/user_score1_i_61__0/CO[3]
                         net (fo=1, routed)           0.000    60.026    model3_user2/studyer/user_score1_i_61__0_n_1
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    60.276 r  model3_user2/studyer/user_score1_i_17__0/CO[2]
                         net (fo=18, routed)          0.620    60.897    model3_user2/studyer/A[1]
    DSP48_X1Y34          DSP48E1                                      r  model3_user2/studyer/user_score1/A[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/user_times_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/user_score_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.276ns  (logic 28.257ns (46.879%)  route 32.019ns (53.121%))
  Logic Levels:           105  (CARRY4=81 FDRE=1 LUT1=1 LUT3=22)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE                         0.000     0.000 r  model3_user2/studyer/user_times_reg[1]/C
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user2/studyer/user_times_reg[1]/Q
                         net (fo=4, routed)           0.617     1.073    model3_user2/studyer/user_times_reg[1]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.710 r  model3_user2/studyer/user_score1_i_228__0/CO[3]
                         net (fo=1, routed)           0.000     1.710    model3_user2/studyer/user_score1_i_228__0_n_1
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.929 f  model3_user2/studyer/user_score1_i_151__0/O[0]
                         net (fo=25, routed)          3.428     5.357    model3_user2/studyer/user_score1__1[5]
    SLICE_X41Y90         LUT1 (Prop_lut1_I0_O)        0.295     5.652 r  model3_user2/studyer/user_score1_i_444__0/O
                         net (fo=1, routed)           0.000     5.652    model3_user2/studyer/user_score1_i_444__0_n_1
    SLICE_X41Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.202 r  model3_user2/studyer/user_score1_i_415__0/CO[3]
                         net (fo=1, routed)           0.000     6.202    model3_user2/studyer/user_score1_i_415__0_n_1
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.316 r  model3_user2/studyer/user_score1_i_411__0/CO[3]
                         net (fo=1, routed)           0.000     6.316    model3_user2/studyer/user_score1_i_411__0_n_1
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.473 r  model3_user2/studyer/user_score1_i_410__0/CO[1]
                         net (fo=16, routed)          1.473     7.946    model3_user2/studyer/user_score1_i_410__0_n_3
    SLICE_X41Y85         LUT3 (Prop_lut3_I0_O)        0.329     8.275 r  model3_user2/studyer/user_score1_i_425__0/O
                         net (fo=1, routed)           0.000     8.275    model3_user2/studyer/user_score1_i_425__0_n_1
    SLICE_X41Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.676 r  model3_user2/studyer/user_score1_i_402__0/CO[3]
                         net (fo=1, routed)           0.000     8.676    model3_user2/studyer/user_score1_i_402__0_n_1
    SLICE_X41Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.790 r  model3_user2/studyer/user_score1_i_397__0/CO[3]
                         net (fo=1, routed)           0.000     8.790    model3_user2/studyer/user_score1_i_397__0_n_1
    SLICE_X41Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  model3_user2/studyer/user_score1_i_393__0/CO[3]
                         net (fo=1, routed)           0.000     8.904    model3_user2/studyer/user_score1_i_393__0_n_1
    SLICE_X41Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.132 r  model3_user2/studyer/user_score1_i_392__0/CO[2]
                         net (fo=16, routed)          1.060    10.192    model3_user2/studyer/user_score1_i_392__0_n_2
    SLICE_X40Y90         LUT3 (Prop_lut3_I0_O)        0.313    10.505 r  model3_user2/studyer/user_score1_i_398__0/O
                         net (fo=1, routed)           0.000    10.505    model3_user2/studyer/user_score1_i_398__0_n_1
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.906 r  model3_user2/studyer/user_score1_i_375__0/CO[3]
                         net (fo=1, routed)           0.000    10.906    model3_user2/studyer/user_score1_i_375__0_n_1
    SLICE_X40Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.134 r  model3_user2/studyer/user_score1_i_374__0/CO[2]
                         net (fo=16, routed)          1.247    12.381    model3_user2/studyer/user_score1_i_374__0_n_2
    SLICE_X42Y91         LUT3 (Prop_lut3_I0_O)        0.313    12.694 r  model3_user2/studyer/user_score1_i_386__0/O
                         net (fo=1, routed)           0.000    12.694    model3_user2/studyer/user_score1_i_386__0_n_1
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.074 r  model3_user2/studyer/user_score1_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    13.074    model3_user2/studyer/user_score1_i_361__0_n_1
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.191 r  model3_user2/studyer/user_score1_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    13.191    model3_user2/studyer/user_score1_i_357__0_n_1
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.420 r  model3_user2/studyer/user_score1_i_356__0/CO[2]
                         net (fo=16, routed)          1.067    14.487    model3_user2/studyer/user_score1_i_356__0_n_2
    SLICE_X43Y90         LUT3 (Prop_lut3_I0_O)        0.310    14.797 r  model3_user2/studyer/user_score1_i_371__0/O
                         net (fo=1, routed)           0.000    14.797    model3_user2/studyer/user_score1_i_371__0_n_1
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.198 r  model3_user2/studyer/user_score1_i_348__0/CO[3]
                         net (fo=1, routed)           0.000    15.198    model3_user2/studyer/user_score1_i_348__0_n_1
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.312 r  model3_user2/studyer/user_score1_i_343__0/CO[3]
                         net (fo=1, routed)           0.000    15.312    model3_user2/studyer/user_score1_i_343__0_n_1
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.426 r  model3_user2/studyer/user_score1_i_339__0/CO[3]
                         net (fo=1, routed)           0.000    15.426    model3_user2/studyer/user_score1_i_339__0_n_1
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.654 r  model3_user2/studyer/user_score1_i_338__0/CO[2]
                         net (fo=16, routed)          1.329    16.983    model3_user2/studyer/user_score1_i_338__0_n_2
    SLICE_X44Y90         LUT3 (Prop_lut3_I0_O)        0.313    17.296 r  model3_user2/studyer/user_score1_i_355__0/O
                         net (fo=1, routed)           0.000    17.296    model3_user2/studyer/user_score1_i_355__0_n_1
    SLICE_X44Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.846 r  model3_user2/studyer/user_score1_i_330__0/CO[3]
                         net (fo=1, routed)           0.000    17.846    model3_user2/studyer/user_score1_i_330__0_n_1
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.960 r  model3_user2/studyer/user_score1_i_325__0/CO[3]
                         net (fo=1, routed)           0.000    17.960    model3_user2/studyer/user_score1_i_325__0_n_1
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.074 r  model3_user2/studyer/user_score1_i_321__0/CO[3]
                         net (fo=1, routed)           0.000    18.074    model3_user2/studyer/user_score1_i_321__0_n_1
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.302 r  model3_user2/studyer/user_score1_i_320__0/CO[2]
                         net (fo=16, routed)          1.540    19.842    model3_user2/studyer/user_score1_i_320__0_n_2
    SLICE_X47Y97         LUT3 (Prop_lut3_I0_O)        0.313    20.155 r  model3_user2/studyer/user_score1_i_324__0/O
                         net (fo=1, routed)           0.000    20.155    model3_user2/studyer/user_score1_i_324__0_n_1
    SLICE_X47Y97         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    20.691 r  model3_user2/studyer/user_score1_i_302__0/CO[2]
                         net (fo=16, routed)          1.232    21.923    model3_user2/studyer/user_score1_i_302__0_n_2
    SLICE_X46Y93         LUT3 (Prop_lut3_I0_O)        0.313    22.236 r  model3_user2/studyer/user_score1_i_317__0/O
                         net (fo=1, routed)           0.000    22.236    model3_user2/studyer/user_score1_i_317__0_n_1
    SLICE_X46Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.612 r  model3_user2/studyer/user_score1_i_294__0/CO[3]
                         net (fo=1, routed)           0.000    22.612    model3_user2/studyer/user_score1_i_294__0_n_1
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.729 r  model3_user2/studyer/user_score1_i_289__0/CO[3]
                         net (fo=1, routed)           0.000    22.729    model3_user2/studyer/user_score1_i_289__0_n_1
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.846 r  model3_user2/studyer/user_score1_i_285__0/CO[3]
                         net (fo=1, routed)           0.000    22.846    model3_user2/studyer/user_score1_i_285__0_n_1
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.075 r  model3_user2/studyer/user_score1_i_284__0/CO[2]
                         net (fo=16, routed)          1.075    24.150    model3_user2/studyer/user_score1_i_284__0_n_2
    SLICE_X44Y95         LUT3 (Prop_lut3_I0_O)        0.310    24.460 r  model3_user2/studyer/user_score1_i_297__0/O
                         net (fo=1, routed)           0.000    24.460    model3_user2/studyer/user_score1_i_297__0_n_1
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.010 r  model3_user2/studyer/user_score1_i_237__0/CO[3]
                         net (fo=1, routed)           0.000    25.010    model3_user2/studyer/user_score1_i_237__0_n_1
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.124 r  model3_user2/studyer/user_score1_i_233__0/CO[3]
                         net (fo=1, routed)           0.000    25.124    model3_user2/studyer/user_score1_i_233__0_n_1
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.352 r  model3_user2/studyer/user_score1_i_232__0/CO[2]
                         net (fo=16, routed)          1.583    26.935    model3_user2/studyer/user_score1_i_232__0_n_2
    SLICE_X49Y93         LUT3 (Prop_lut3_I0_O)        0.313    27.248 r  model3_user2/studyer/user_score1_i_249__0/O
                         net (fo=1, routed)           0.000    27.248    model3_user2/studyer/user_score1_i_249__0_n_1
    SLICE_X49Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.798 r  model3_user2/studyer/user_score1_i_162__0/CO[3]
                         net (fo=1, routed)           0.000    27.798    model3_user2/studyer/user_score1_i_162__0_n_1
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.912 r  model3_user2/studyer/user_score1_i_157__0/CO[3]
                         net (fo=1, routed)           0.000    27.912    model3_user2/studyer/user_score1_i_157__0_n_1
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.026 r  model3_user2/studyer/user_score1_i_153__0/CO[3]
                         net (fo=1, routed)           0.000    28.026    model3_user2/studyer/user_score1_i_153__0_n_1
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.254 r  model3_user2/studyer/user_score1_i_152__0/CO[2]
                         net (fo=16, routed)          1.008    29.262    model3_user2/studyer/user_score1_i_152__0_n_2
    SLICE_X50Y93         LUT3 (Prop_lut3_I0_O)        0.313    29.575 r  model3_user2/studyer/user_score1_i_231__0/O
                         net (fo=1, routed)           0.000    29.575    model3_user2/studyer/user_score1_i_231__0_n_1
    SLICE_X50Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.108 r  model3_user2/studyer/user_score1_i_146__0/CO[3]
                         net (fo=1, routed)           0.000    30.108    model3_user2/studyer/user_score1_i_146__0_n_1
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.225 r  model3_user2/studyer/user_score1_i_79__0/CO[3]
                         net (fo=1, routed)           0.000    30.225    model3_user2/studyer/user_score1_i_79__0_n_1
    SLICE_X50Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.342 r  model3_user2/studyer/user_score1_i_75__0/CO[3]
                         net (fo=1, routed)           0.000    30.342    model3_user2/studyer/user_score1_i_75__0_n_1
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.571 r  model3_user2/studyer/user_score1_i_74__0/CO[2]
                         net (fo=16, routed)          1.219    31.790    model3_user2/studyer/user_score1_i_74__0_n_2
    SLICE_X51Y93         LUT3 (Prop_lut3_I0_O)        0.310    32.100 r  model3_user2/studyer/user_score1_i_225__0/O
                         net (fo=1, routed)           0.000    32.100    model3_user2/studyer/user_score1_i_225__0_n_1
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.501 r  model3_user2/studyer/user_score1_i_141__0/CO[3]
                         net (fo=1, routed)           0.000    32.501    model3_user2/studyer/user_score1_i_141__0_n_1
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.615 r  model3_user2/studyer/user_score1_i_69__0/CO[3]
                         net (fo=1, routed)           0.000    32.615    model3_user2/studyer/user_score1_i_69__0_n_1
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.729 r  model3_user2/studyer/user_score1_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    32.729    model3_user2/studyer/user_score1_i_21__0_n_1
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.957 r  model3_user2/studyer/user_score1_i_20__0/CO[2]
                         net (fo=16, routed)          1.199    34.156    model3_user2/studyer/user_score1_i_20__0_n_2
    SLICE_X52Y92         LUT3 (Prop_lut3_I0_O)        0.313    34.469 r  model3_user2/studyer/user_score1_i_224__0/O
                         net (fo=1, routed)           0.000    34.469    model3_user2/studyer/user_score1_i_224__0_n_1
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.002 r  model3_user2/studyer/user_score1_i_140__0/CO[3]
                         net (fo=1, routed)           0.000    35.002    model3_user2/studyer/user_score1_i_140__0_n_1
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.119 r  model3_user2/studyer/user_score1_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    35.119    model3_user2/studyer/user_score1_i_68__0_n_1
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.236 r  model3_user2/studyer/user_score1_i_19__0/CO[3]
                         net (fo=1, routed)           0.000    35.236    model3_user2/studyer/user_score1_i_19__0_n_1
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.465 r  model3_user2/studyer/user_score1_i_7__0/CO[2]
                         net (fo=17, routed)          1.124    36.589    model3_user2/studyer/A[11]
    SLICE_X53Y94         LUT3 (Prop_lut3_I0_O)        0.310    36.899 r  model3_user2/studyer/user_score1_i_169__0/O
                         net (fo=1, routed)           0.000    36.899    model3_user2/studyer/user_score1_i_169__0_n_1
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.297 r  model3_user2/studyer/user_score1_i_85__0/CO[3]
                         net (fo=1, routed)           0.000    37.297    model3_user2/studyer/user_score1_i_85__0_n_1
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.411 r  model3_user2/studyer/user_score1_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    37.411    model3_user2/studyer/user_score1_i_25__0_n_1
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.639 r  model3_user2/studyer/user_score1_i_8__0/CO[2]
                         net (fo=17, routed)          1.358    38.997    model3_user2/studyer/A[10]
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.313    39.310 r  model3_user2/studyer/user_score1_i_255__0/O
                         net (fo=1, routed)           0.000    39.310    model3_user2/studyer/user_score1_i_255__0_n_1
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.860 r  model3_user2/studyer/user_score1_i_172__0/CO[3]
                         net (fo=1, routed)           0.000    39.860    model3_user2/studyer/user_score1_i_172__0_n_1
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.974 r  model3_user2/studyer/user_score1_i_90__0/CO[3]
                         net (fo=1, routed)           0.000    39.974    model3_user2/studyer/user_score1_i_90__0_n_1
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.088 r  model3_user2/studyer/user_score1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    40.088    model3_user2/studyer/user_score1_i_29__0_n_1
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.316 r  model3_user2/studyer/user_score1_i_9__0/CO[2]
                         net (fo=17, routed)          1.301    41.618    model3_user2/studyer/A[9]
    SLICE_X48Y90         LUT3 (Prop_lut3_I0_O)        0.313    41.931 r  model3_user2/studyer/user_score1_i_180__0/O
                         net (fo=1, routed)           0.000    41.931    model3_user2/studyer/user_score1_i_180__0_n_1
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.481 r  model3_user2/studyer/user_score1_i_95__0/CO[3]
                         net (fo=1, routed)           0.000    42.481    model3_user2/studyer/user_score1_i_95__0_n_1
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.595 r  model3_user2/studyer/user_score1_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    42.595    model3_user2/studyer/user_score1_i_33__0_n_1
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    42.823 r  model3_user2/studyer/user_score1_i_10__0/CO[2]
                         net (fo=17, routed)          1.216    44.039    model3_user2/studyer/A[8]
    SLICE_X53Y89         LUT3 (Prop_lut3_I0_O)        0.313    44.352 r  model3_user2/studyer/user_score1_i_260__0/O
                         net (fo=1, routed)           0.000    44.352    model3_user2/studyer/user_score1_i_260__0_n_1
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.750 r  model3_user2/studyer/user_score1_i_182__0/CO[3]
                         net (fo=1, routed)           0.000    44.750    model3_user2/studyer/user_score1_i_182__0_n_1
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.864 r  model3_user2/studyer/user_score1_i_100__0/CO[3]
                         net (fo=1, routed)           0.000    44.864    model3_user2/studyer/user_score1_i_100__0_n_1
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.978 r  model3_user2/studyer/user_score1_i_37__0/CO[3]
                         net (fo=1, routed)           0.000    44.978    model3_user2/studyer/user_score1_i_37__0_n_1
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    45.228 r  model3_user2/studyer/user_score1_i_11__0/CO[2]
                         net (fo=18, routed)          1.244    46.471    model3_user2/studyer/A[7]
    SLICE_X52Y88         LUT3 (Prop_lut3_I0_O)        0.313    46.784 r  model3_user2/studyer/user_score1_i_262__0/O
                         net (fo=1, routed)           0.000    46.784    model3_user2/studyer/user_score1_i_262__0_n_1
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.160 r  model3_user2/studyer/user_score1_i_187__0/CO[3]
                         net (fo=1, routed)           0.000    47.160    model3_user2/studyer/user_score1_i_187__0_n_1
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.277 r  model3_user2/studyer/user_score1_i_105__0/CO[3]
                         net (fo=1, routed)           0.000    47.277    model3_user2/studyer/user_score1_i_105__0_n_1
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.394 r  model3_user2/studyer/user_score1_i_41__0/CO[3]
                         net (fo=1, routed)           0.000    47.394    model3_user2/studyer/user_score1_i_41__0_n_1
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    47.646 r  model3_user2/studyer/user_score1_i_12__0/CO[2]
                         net (fo=18, routed)          1.144    48.790    model3_user2/studyer/A[6]
    SLICE_X50Y88         LUT3 (Prop_lut3_I0_O)        0.310    49.100 r  model3_user2/studyer/user_score1_i_267__0/O
                         net (fo=1, routed)           0.000    49.100    model3_user2/studyer/user_score1_i_267__0_n_1
    SLICE_X50Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.633 r  model3_user2/studyer/user_score1_i_192__0/CO[3]
                         net (fo=1, routed)           0.000    49.633    model3_user2/studyer/user_score1_i_192__0_n_1
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.750 r  model3_user2/studyer/user_score1_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    49.750    model3_user2/studyer/user_score1_i_110__0_n_1
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.867 r  model3_user2/studyer/user_score1_i_45__0/CO[3]
                         net (fo=1, routed)           0.000    49.867    model3_user2/studyer/user_score1_i_45__0_n_1
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    50.119 r  model3_user2/studyer/user_score1_i_13__0/CO[2]
                         net (fo=18, routed)          1.345    51.464    model3_user2/studyer/A[5]
    SLICE_X49Y87         LUT3 (Prop_lut3_I0_O)        0.310    51.774 r  model3_user2/studyer/user_score1_i_269__0/O
                         net (fo=1, routed)           0.000    51.774    model3_user2/studyer/user_score1_i_269__0_n_1
    SLICE_X49Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    52.172 r  model3_user2/studyer/user_score1_i_197__0/CO[3]
                         net (fo=1, routed)           0.000    52.172    model3_user2/studyer/user_score1_i_197__0_n_1
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.286 r  model3_user2/studyer/user_score1_i_115__0/CO[3]
                         net (fo=1, routed)           0.000    52.286    model3_user2/studyer/user_score1_i_115__0_n_1
    SLICE_X49Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.400 r  model3_user2/studyer/user_score1_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    52.400    model3_user2/studyer/user_score1_i_49__0_n_1
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.650 r  model3_user2/studyer/user_score1_i_14__0/CO[2]
                         net (fo=18, routed)          1.268    53.919    model3_user2/studyer/A[4]
    SLICE_X48Y85         LUT3 (Prop_lut3_I0_O)        0.313    54.232 r  model3_user2/studyer/user_score1_i_273__0/O
                         net (fo=1, routed)           0.000    54.232    model3_user2/studyer/user_score1_i_273__0_n_1
    SLICE_X48Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.782 r  model3_user2/studyer/user_score1_i_202__0/CO[3]
                         net (fo=1, routed)           0.000    54.782    model3_user2/studyer/user_score1_i_202__0_n_1
    SLICE_X48Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.896 r  model3_user2/studyer/user_score1_i_120__0/CO[3]
                         net (fo=1, routed)           0.000    54.896    model3_user2/studyer/user_score1_i_120__0_n_1
    SLICE_X48Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.010 r  model3_user2/studyer/user_score1_i_53__0/CO[3]
                         net (fo=1, routed)           0.000    55.010    model3_user2/studyer/user_score1_i_53__0_n_1
    SLICE_X48Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.260 r  model3_user2/studyer/user_score1_i_15__0/CO[2]
                         net (fo=18, routed)          1.330    56.589    model3_user2/studyer/A[3]
    SLICE_X51Y90         LUT3 (Prop_lut3_I0_O)        0.313    56.902 r  model3_user2/studyer/user_score1_i_59__0/O
                         net (fo=1, routed)           0.000    56.902    model3_user2/studyer/user_score1_i_59__0_n_1
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    57.472 r  model3_user2/studyer/user_score1_i_16__0/CO[2]
                         net (fo=18, routed)          1.612    59.084    model3_user2/studyer/A[2]
    SLICE_X51Y83         LUT3 (Prop_lut3_I0_O)        0.313    59.397 r  model3_user2/studyer/user_score1_i_277__0/O
                         net (fo=1, routed)           0.000    59.397    model3_user2/studyer/user_score1_i_277__0_n_1
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.798 r  model3_user2/studyer/user_score1_i_212__0/CO[3]
                         net (fo=1, routed)           0.000    59.798    model3_user2/studyer/user_score1_i_212__0_n_1
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.912 r  model3_user2/studyer/user_score1_i_130__0/CO[3]
                         net (fo=1, routed)           0.000    59.912    model3_user2/studyer/user_score1_i_130__0_n_1
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.026 r  model3_user2/studyer/user_score1_i_61__0/CO[3]
                         net (fo=1, routed)           0.000    60.026    model3_user2/studyer/user_score1_i_61__0_n_1
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    60.276 r  model3_user2/studyer/user_score1_i_17__0/CO[2]
                         net (fo=18, routed)          0.000    60.276    model3_user2/studyer/A[1]
    SLICE_X51Y86         FDRE                                         r  model3_user2/studyer/user_score_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3_user2/studyer/music1/music_pack_in1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            model3_user2/studyer/music1/music1/music_play_pack_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.158ns (63.941%)  route 0.089ns (36.059%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        LDCE                         0.000     0.000 r  model3_user2/studyer/music1/music_pack_in1_reg[2]/G
    SLICE_X39Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  model3_user2/studyer/music1/music_pack_in1_reg[2]/Q
                         net (fo=1, routed)           0.089     0.247    model3_user2/studyer/music1/music1/Q[2]
    SLICE_X38Y100        LDCE                                         r  model3_user2/studyer/music1/music1/music_play_pack_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/music_play_reg[29][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/music1/music_pack_in1_reg[239]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.390%)  route 0.109ns (43.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/music_play_reg[29][7]/C
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user1/studyer/studyer/music_play_reg[29][7]/Q
                         net (fo=2, routed)           0.109     0.250    model3_user1/studyer/music1/music_play_pack_reg[391][239]
    SLICE_X63Y46         LDCE                                         r  model3_user1/studyer/music1/music_pack_in1_reg[239]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/music_play_reg[42][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/music1/music_pack_in1_reg[342]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/music_play_reg[42][6]/C
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user1/studyer/studyer/music_play_reg[42][6]/Q
                         net (fo=2, routed)           0.109     0.250    model3_user1/studyer/music1/music_play_pack_reg[391][342]
    SLICE_X42Y47         LDCE                                         r  model3_user1/studyer/music1/music_pack_in1_reg[342]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/music_play_reg[45][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/music1/music_pack_in1_reg[362]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/music_play_reg[45][2]/C
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user1/studyer/studyer/music_play_reg[45][2]/Q
                         net (fo=2, routed)           0.110     0.251    model3_user1/studyer/music1/music_play_pack_reg[391][362]
    SLICE_X34Y49         LDCE                                         r  model3_user1/studyer/music1/music_pack_in1_reg[362]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/music_play_reg[22][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/music1/music_pack_in1_reg[181]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.921%)  route 0.111ns (44.079%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y104        FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/music_play_reg[22][5]/C
    SLICE_X16Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/studyer/studyer/music_play_reg[22][5]/Q
                         net (fo=2, routed)           0.111     0.252    model3_user2/studyer/music1/music_play_pack_reg[391][181]
    SLICE_X18Y105        LDCE                                         r  model3_user2/studyer/music1/music_pack_in1_reg[181]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/music_play_reg[24][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/music1/music_pack_in1_reg[196]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/music_play_reg[24][4]/C
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user1/studyer/studyer/music_play_reg[24][4]/Q
                         net (fo=2, routed)           0.111     0.252    model3_user1/studyer/music1/music_play_pack_reg[391][196]
    SLICE_X51Y45         LDCE                                         r  model3_user1/studyer/music1/music_pack_in1_reg[196]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/music_play_reg[12][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/music1/music_pack_in1_reg[97]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/music_play_reg[12][1]/C
    SLICE_X53Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user1/studyer/studyer/music_play_reg[12][1]/Q
                         net (fo=2, routed)           0.111     0.252    model3_user1/studyer/music1/music_play_pack_reg[391][97]
    SLICE_X50Y41         LDCE                                         r  model3_user1/studyer/music1/music_pack_in1_reg[97]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/music_play_reg[35][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/music1/music_pack_in1_reg[285]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/music_play_reg[35][5]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user1/studyer/studyer/music_play_reg[35][5]/Q
                         net (fo=2, routed)           0.112     0.253    model3_user1/studyer/music1/music_play_pack_reg[391][285]
    SLICE_X46Y44         LDCE                                         r  model3_user1/studyer/music1/music_pack_in1_reg[285]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/music_play_reg[22][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/music1/music_pack_in1_reg[176]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/music_play_reg[22][0]/C
    SLICE_X17Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/studyer/studyer/music_play_reg[22][0]/Q
                         net (fo=2, routed)           0.112     0.253    model3_user2/studyer/music1/music_play_pack_reg[391][176]
    SLICE_X18Y100        LDCE                                         r  model3_user2/studyer/music1/music_pack_in1_reg[176]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/music_play_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/music1/music_pack_in1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/music_play_reg[1][0]/C
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/studyer/studyer/music_play_reg[1][0]/Q
                         net (fo=2, routed)           0.112     0.253    model3_user2/studyer/music1/music_play_pack_reg[391][8]
    SLICE_X32Y98         LDCE                                         r  model3_user2/studyer/music1/music_pack_in1_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  c0_clk_gen
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.122ns  (logic 4.248ns (41.970%)  route 5.874ns (58.030%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.549    -2.303    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X48Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.456    -1.847 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/Q
                         net (fo=22, routed)          2.373     0.526    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[6]
    SLICE_X54Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.650 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           1.154     1.804    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_1
    SLICE_X56Y84         LUT6 (Prop_lut6_I4_O)        0.124     1.928 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.347     4.275    rgb_OBUF[9]
    C5                   OBUF (Prop_obuf_I_O)         3.544     7.819 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.819    rgb[9]
    C5                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.989ns  (logic 4.263ns (42.682%)  route 5.725ns (57.318%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.549    -2.303    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X48Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.456    -1.847 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/Q
                         net (fo=22, routed)          2.373     0.526    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[6]
    SLICE_X54Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.650 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.770     1.420    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_1
    SLICE_X56Y83         LUT6 (Prop_lut6_I4_O)        0.124     1.544 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           2.583     4.127    rgb_OBUF[4]
    B6                   OBUF (Prop_obuf_I_O)         3.559     7.686 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.686    rgb[7]
    B6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.849ns  (logic 4.264ns (43.297%)  route 5.584ns (56.703%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.549    -2.303    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X48Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.456    -1.847 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/Q
                         net (fo=22, routed)          2.373     0.526    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[6]
    SLICE_X54Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.650 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.770     1.420    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_1
    SLICE_X56Y83         LUT6 (Prop_lut6_I4_O)        0.124     1.544 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           2.442     3.985    rgb_OBUF[4]
    A6                   OBUF (Prop_obuf_I_O)         3.560     7.546 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.546    rgb[6]
    A6                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.752ns  (logic 4.262ns (43.707%)  route 5.490ns (56.293%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.549    -2.303    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X48Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.456    -1.847 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/Q
                         net (fo=22, routed)          2.373     0.526    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[6]
    SLICE_X54Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.650 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.833     1.483    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_1
    SLICE_X56Y83         LUT6 (Prop_lut6_I4_O)        0.124     1.607 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.283     3.891    rgb_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.558     7.449 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.449    rgb[3]
    C7                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.737ns  (logic 4.248ns (43.626%)  route 5.489ns (56.374%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.549    -2.303    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X48Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.456    -1.847 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/Q
                         net (fo=22, routed)          2.373     0.526    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[6]
    SLICE_X54Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.650 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.833     1.483    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_1
    SLICE_X56Y83         LUT6 (Prop_lut6_I4_O)        0.124     1.607 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.283     3.890    rgb_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.544     7.434 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.434    rgb[2]
    E6                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.695ns  (logic 4.262ns (43.960%)  route 5.433ns (56.040%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.549    -2.303    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X48Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.456    -1.847 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/Q
                         net (fo=22, routed)          2.373     0.526    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[6]
    SLICE_X54Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.650 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.770     1.420    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_1
    SLICE_X56Y83         LUT6 (Prop_lut6_I4_O)        0.124     1.544 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           2.290     3.834    rgb_OBUF[4]
    D8                   OBUF (Prop_obuf_I_O)         3.558     7.392 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.392    rgb[4]
    D8                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.585ns  (logic 4.249ns (44.331%)  route 5.336ns (55.669%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.549    -2.303    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X48Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.456    -1.847 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/Q
                         net (fo=22, routed)          2.373     0.526    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[6]
    SLICE_X54Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.650 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.833     1.483    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_1
    SLICE_X56Y83         LUT6 (Prop_lut6_I4_O)        0.124     1.607 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.130     3.737    rgb_OBUF[0]
    E7                   OBUF (Prop_obuf_I_O)         3.545     7.282 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.282    rgb[0]
    E7                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.562ns  (logic 4.201ns (43.940%)  route 5.360ns (56.060%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.549    -2.303    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X48Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.456    -1.847 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/Q
                         net (fo=22, routed)          2.373     0.526    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[6]
    SLICE_X54Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.650 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.341     0.991    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_1
    SLICE_X56Y85         LUT6 (Prop_lut6_I4_O)        0.124     1.115 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           2.646     3.761    rgb_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         3.497     7.259 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.259    rgb[11]
    F5                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.559ns  (logic 4.261ns (44.570%)  route 5.299ns (55.430%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.549    -2.303    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X48Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.456    -1.847 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/Q
                         net (fo=22, routed)          2.373     0.526    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[6]
    SLICE_X54Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.650 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.770     1.420    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_1
    SLICE_X56Y84         LUT6 (Prop_lut6_I4_O)        0.124     1.544 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.156     3.700    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         3.557     7.257 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.257    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.469ns  (logic 4.250ns (44.882%)  route 5.219ns (55.118%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.549    -2.303    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X48Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.456    -1.847 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/Q
                         net (fo=22, routed)          2.373     0.526    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[6]
    SLICE_X54Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.650 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.341     0.991    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_1
    SLICE_X56Y85         LUT6 (Prop_lut6_I4_O)        0.124     1.115 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           2.505     3.620    rgb_OBUF[8]
    C6                   OBUF (Prop_obuf_I_O)         3.546     7.166 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.166    rgb[10]
    C6                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.449ns (66.986%)  route 0.714ns (33.014%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.812    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X57Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.671 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.192    -0.478    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X57Y84         LUT6 (Prop_lut6_I3_O)        0.045    -0.433 r  vga_display_inst/vga_ctrl_inst/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.522     0.088    vsync_OBUF
    C4                   OBUF (Prop_obuf_I_O)         1.263     1.351 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.351    vsync
    C4                                                                r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.430ns (64.571%)  route 0.785ns (35.429%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.558    -0.814    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X48Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.673 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/Q
                         net (fo=11, routed)          0.296    -0.376    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[5]
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.045    -0.331 r  vga_display_inst/vga_ctrl_inst/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.488     0.157    hsync_OBUF
    D7                   OBUF (Prop_obuf_I_O)         1.244     1.401 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.401    hsync
    D7                                                                r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.432ns (64.228%)  route 0.797ns (35.772%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.557    -0.815    vga_display_inst/vga_pic_inst/CLK
    SLICE_X48Y83         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/Q
                         net (fo=1, routed)           0.239    -0.435    vga_display_inst/vga_ctrl_inst/Q[1]
    SLICE_X56Y83         LUT6 (Prop_lut6_I5_O)        0.045    -0.390 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.559     0.169    rgb_OBUF[0]
    E7                   OBUF (Prop_obuf_I_O)         1.246     1.415 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.415    rgb[0]
    E7                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.466ns (64.911%)  route 0.793ns (35.089%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.812    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X56Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.648 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/Q
                         net (fo=14, routed)          0.211    -0.437    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
    SLICE_X56Y84         LUT6 (Prop_lut6_I2_O)        0.045    -0.392 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.582     0.190    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         1.257     1.447 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.447    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.431ns (62.249%)  route 0.868ns (37.751%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.557    -0.815    vga_display_inst/vga_pic_inst/CLK
    SLICE_X48Y83         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/Q
                         net (fo=1, routed)           0.239    -0.435    vga_display_inst/vga_ctrl_inst/Q[1]
    SLICE_X56Y83         LUT6 (Prop_lut6_I5_O)        0.045    -0.390 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.629     0.239    rgb_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.245     1.483 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.483    rgb[2]
    E6                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.445ns (62.387%)  route 0.871ns (37.613%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.557    -0.815    vga_display_inst/vga_pic_inst/CLK
    SLICE_X48Y83         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/Q
                         net (fo=1, routed)           0.239    -0.435    vga_display_inst/vga_ctrl_inst/Q[1]
    SLICE_X56Y83         LUT6 (Prop_lut6_I5_O)        0.045    -0.390 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.632     0.242    rgb_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.259     1.501 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.501    rgb[3]
    C7                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.455ns (62.709%)  route 0.865ns (37.291%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.812    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X56Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.648 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/Q
                         net (fo=14, routed)          0.312    -0.336    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
    SLICE_X56Y85         LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.554     0.263    rgb_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         1.246     1.509 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.509    rgb[1]
    E5                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.468ns (61.683%)  route 0.912ns (38.317%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.813    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X56Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.164    -0.649 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=12, routed)          0.263    -0.385    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.045    -0.340 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.648     0.308    rgb_OBUF[4]
    D8                   OBUF (Prop_obuf_I_O)         1.259     1.566 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.566    rgb[4]
    D8                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.454ns (60.974%)  route 0.931ns (39.026%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.812    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X56Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.648 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/Q
                         net (fo=14, routed)          0.273    -0.375    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
    SLICE_X56Y84         LUT6 (Prop_lut6_I2_O)        0.045    -0.330 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.658     0.328    rgb_OBUF[9]
    C5                   OBUF (Prop_obuf_I_O)         1.245     1.573 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.573    rgb[9]
    C5                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.470ns (60.108%)  route 0.976ns (39.892%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.812    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X56Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDCE (Prop_fdce_C_Q)         0.164    -0.648 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/Q
                         net (fo=14, routed)          0.313    -0.335    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
    SLICE_X56Y85         LUT6 (Prop_lut6_I2_O)        0.045    -0.290 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.663     0.373    rgb_OBUF[8]
    B7                   OBUF (Prop_obuf_I_O)         1.261     1.634 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.634    rgb[8]
    B7                                                                r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_core
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.719ns  (logic 3.992ns (59.415%)  route 2.727ns (40.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.636    -2.333    nolabel_line153/lb_ctl_i0/clk_out2
    SLICE_X62Y9          FDRE                                         r  nolabel_line153/lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.877 r  nolabel_line153/lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           2.727     0.850    nolabel_line153/txd_o
    N2                   OBUF (Prop_obuf_I_O)         3.536     4.386 r  nolabel_line153/OBUF_txd/O
                         net (fo=0)                   0.000     4.386    txd_pin
    N2                                                                r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.169ns  (logic 1.378ns (63.534%)  route 0.791ns (36.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.594    -0.814    nolabel_line153/lb_ctl_i0/clk_out2
    SLICE_X62Y9          FDRE                                         r  nolabel_line153/lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  nolabel_line153/lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           0.791     0.118    nolabel_line153/txd_o
    N2                   OBUF (Prop_obuf_I_O)         1.237     1.355 r  nolabel_line153/OBUF_txd/O
                         net (fo=0)                   0.000     1.355    txd_pin
    N2                                                                r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_core
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_core'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_core fall edge)
                                                      5.000     5.000 f  
    P17                  IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     5.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.335 f  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     2.869    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     2.898 f  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     3.713    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_buf_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_core'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -2.926    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_buf_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.029ns (2.110%)  route 1.345ns (97.890%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen fall edge)
                                                      5.000     5.000 f  
    P17                  IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     5.517    vga_display_inst/clk_gen_inst/inst/inclk0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.141     2.376 f  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     2.910    vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.939 f  vga_display_inst/clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.812     3.750    vga_display_inst/clk_gen_inst/inst/clkfbout_buf_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.120ns  (logic 0.091ns (2.917%)  route 3.029ns (97.083%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.442    -2.827    vga_display_inst/clk_gen_inst/inst/clkfbout_buf_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  c0_clk_gen

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.084ns  (logic 1.587ns (19.633%)  route 6.497ns (80.367%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          4.255     8.084    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X54Y84         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    -2.836    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.084ns  (logic 1.587ns (19.633%)  route 6.497ns (80.367%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          4.255     8.084    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X54Y84         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    -2.836    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X54Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.770ns  (logic 1.587ns (20.425%)  route 6.183ns (79.575%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.942     7.770    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X57Y84         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.434    -2.835    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X57Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.770ns  (logic 1.587ns (20.425%)  route 6.183ns (79.575%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.942     7.770    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X56Y84         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.434    -2.835    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X56Y84         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.614ns  (logic 1.587ns (20.843%)  route 6.027ns (79.157%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.786     7.614    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X57Y83         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    -2.836    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X57Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.614ns  (logic 1.587ns (20.843%)  route 6.027ns (79.157%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.786     7.614    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X57Y83         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    -2.836    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X57Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.614ns  (logic 1.587ns (20.843%)  route 6.027ns (79.157%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.786     7.614    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X57Y83         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    -2.836    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X57Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.614ns  (logic 1.587ns (20.843%)  route 6.027ns (79.157%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.786     7.614    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X57Y83         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    -2.836    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X57Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.614ns  (logic 1.587ns (20.843%)  route 6.027ns (79.157%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.786     7.614    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X56Y83         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.433    -2.836    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X56Y83         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.450ns  (logic 1.587ns (21.304%)  route 5.862ns (78.696%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.621     7.450    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X56Y82         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.432    -2.837    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X56Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.223ns (49.726%)  route 0.225ns (50.274%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         LDCE                         0.000     0.000 r  display_data_reg[0]/G
    SLICE_X46Y80         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  display_data_reg[0]/Q
                         net (fo=2, routed)           0.225     0.403    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][0]
    SLICE_X47Y82         LUT6 (Prop_lut6_I3_O)        0.045     0.448 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.448    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X47Y82         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.822    -1.240    vga_display_inst/vga_pic_inst/CLK
    SLICE_X47Y82         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C

Slack:                    inf
  Source:                 display_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.248ns (38.608%)  route 0.394ns (61.392%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         LDCE                         0.000     0.000 r  display_data_reg[6]/G
    SLICE_X45Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[6]/Q
                         net (fo=4, routed)           0.253     0.411    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][6]
    SLICE_X47Y82         LUT6 (Prop_lut6_I5_O)        0.045     0.456 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2/O
                         net (fo=1, routed)           0.141     0.597    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2_n_1
    SLICE_X47Y83         LUT5 (Prop_lut5_I0_O)        0.045     0.642 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.642    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X47Y83         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.823    -1.239    vga_display_inst/vga_pic_inst/CLK
    SLICE_X47Y83         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C

Slack:                    inf
  Source:                 display_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.203ns (31.419%)  route 0.443ns (68.581%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         LDCE                         0.000     0.000 r  display_data_reg[5]/G
    SLICE_X37Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[5]/Q
                         net (fo=4, routed)           0.443     0.601    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][5]
    SLICE_X48Y83         LUT6 (Prop_lut6_I3_O)        0.045     0.646 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.646    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X48Y83         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.825    -1.237    vga_display_inst/vga_pic_inst/CLK
    SLICE_X48Y83         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C

Slack:                    inf
  Source:                 display_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.248ns (30.046%)  route 0.577ns (69.954%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         LDCE                         0.000     0.000 r  display_data_reg[6]/G
    SLICE_X45Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[6]/Q
                         net (fo=4, routed)           0.479     0.637    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][6]
    SLICE_X48Y83         LUT6 (Prop_lut6_I3_O)        0.045     0.682 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_3/O
                         net (fo=1, routed)           0.099     0.780    vga_display_inst/vga_ctrl_inst/pix_data[1]_i_3_n_1
    SLICE_X48Y83         LUT5 (Prop_lut5_I3_O)        0.045     0.825 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.825    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X48Y83         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.825    -1.237    vga_display_inst/vga_pic_inst/CLK
    SLICE_X48Y83         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C

Slack:                    inf
  Source:                 display_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.248ns (27.001%)  route 0.670ns (72.999%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         LDCE                         0.000     0.000 r  display_data_reg[3]/G
    SLICE_X40Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[3]/Q
                         net (fo=6, routed)           0.581     0.739    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][3]
    SLICE_X54Y83         LUT5 (Prop_lut5_I0_O)        0.045     0.784 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2/O
                         net (fo=1, routed)           0.089     0.873    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2_n_1
    SLICE_X54Y83         LUT6 (Prop_lut6_I0_O)        0.045     0.918 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     0.918    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X54Y83         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -1.236    vga_display_inst/vga_pic_inst/CLK
    SLICE_X54Y83         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C

Slack:                    inf
  Source:                 display_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.248ns (26.586%)  route 0.685ns (73.414%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         LDCE                         0.000     0.000 r  display_data_reg[1]/G
    SLICE_X45Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[1]/Q
                         net (fo=7, routed)           0.331     0.489    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][1]
    SLICE_X47Y81         LUT6 (Prop_lut6_I5_O)        0.045     0.534 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_5/O
                         net (fo=1, routed)           0.354     0.888    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_5_n_1
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.045     0.933 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     0.933    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X48Y82         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.823    -1.238    vga_display_inst/vga_pic_inst/CLK
    SLICE_X48Y82         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.045ns (3.078%)  route 1.417ns (96.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.389 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.073     1.462    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X47Y82         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.822    -1.240    vga_display_inst/vga_pic_inst/CLK
    SLICE_X47Y82         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.045ns (2.969%)  route 1.470ns (97.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.389 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.127     1.515    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X47Y83         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.823    -1.239    vga_display_inst/vga_pic_inst/CLK
    SLICE_X47Y83         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.045ns (2.699%)  route 1.622ns (97.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.389 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.278     1.667    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X48Y82         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.823    -1.238    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X48Y82         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.045ns (2.699%)  route 1.622ns (97.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.389 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.278     1.667    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X48Y82         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.823    -1.238    vga_display_inst/vga_pic_inst/CLK
    SLICE_X48Y82         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_core

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd_pin
                            (input port)
  Destination:            nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.503ns  (logic 1.464ns (41.786%)  route 2.039ns (58.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line153/rxd_pin
    L3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  nolabel_line153/IBUF_rxd_i0/O
                         net (fo=1, routed)           2.039     3.503    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X58Y13         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         1.513    -2.868    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X58Y13         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd_pin
                            (input port)
  Destination:            nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.142ns  (logic 0.232ns (20.286%)  route 0.910ns (79.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line153/rxd_pin
    L3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  nolabel_line153/IBUF_rxd_i0/O
                         net (fo=1, routed)           0.910     1.142    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X58Y13         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=564, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=153, routed)         0.859    -1.244    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X58Y13         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C





