// Seed: 535445505
module module_0 (
    output wand id_0,
    output supply0 id_1
);
  wire id_3;
  ;
  assign module_2.id_1 = 0;
  wire id_4;
endmodule
module module_1 (
    output uwire id_0,
    output wire  id_1
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_1,
      id_0
  );
endmodule
module module_2 (
    output uwire id_0,
    input tri0 id_1,
    input wor id_2,
    output wor id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wire id_6
);
  assign id_0 = -1;
  nor primCall (id_0, id_6, id_2, id_4, id_8, id_1);
  logic [1  -  -1 : -1] id_8;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  wire id_9;
endmodule
