verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" \
"../../../bd/system/ip/system_PS_GPIO_0_0/sim/system_PS_GPIO_0_0.v" \
"../../../bd/system/ip/system_PS_GPIO_2_0/sim/system_PS_GPIO_2_0.v" \
"../../../bd/system/ip/system_PS_GPIO_3_0/sim/system_PS_GPIO_3_0.v" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/2a7c/src/mmcme2_drp.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tdata_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tuser_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tstrb_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tkeep_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tid_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tdest_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/tlast_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/hdl/top_system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_0/sim/system_axis_subset_converter_0_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tdata_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tuser_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tstrb_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tkeep_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tid_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tdest_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/tlast_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/hdl/top_system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_in_0/sim/system_axis_subset_converter_in_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tdata_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tuser_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tstrb_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tkeep_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tid_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tdest_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/tlast_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/hdl/top_system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_out_0/sim/system_axis_subset_converter_out_0.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/sim/ila_pixclk.v" \
"../../../bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/sim/ila_refclk.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_0/sim/bd_ca02_xbar_0.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_2/sim/bd_ca02_rx_0.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0/support/bd_ca02_phy_0_support.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0_c1.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0_core.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_3/bd_ca02_phy_0.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/ip_0/sim/bd_ca02_vfb_0_0_axis_converter.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/ip_1/sim/bd_ca02_vfb_0_0_axisswitch.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/ip_2/sim/bd_ca02_vfb_0_0_sli.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/ip_3/sim/bd_ca02_vfb_0_0_slo.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_fifo.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_axis_ycomp_dconverter.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_fifo_ycomp.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_YUV420_DT_Demux.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_YUV420_DT_Mux.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_YUV420_vc4_mux.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_YUV420_vc4_demux.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_YUV420_vc16_mux.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_YUV420_vc16_demux.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_fifo_yuv.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_fifo_sb.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0/src/verilog/bd_ca02_vfb_0_0_axis_dconverter.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0_core.v" \
"../../../bd/system/ip/system_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_4/bd_ca02_vfb_0_0.v" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" \
"../../../bd/system/ipshared/d587/hdl/PWM_AXI.sv" \
"../../../bd/system/ipshared/d587/hdl/PWM_v2_0.sv" \
"../../../bd/system/ip/system_pwm_rgb_0/sim/system_pwm_rgb_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/bff4/hdl" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/434f/hdl" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/c2c6" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_refclk/hdl/verilog" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_dvi2rgb_1_0/src/ila_pixclk/hdl/verilog" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/b332/hdl" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ipshared/570d/hdl" --include "../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog" \
"../../../bd/system/ip/system_v_axi4s_vid_out_0_0/sim/system_v_axi4s_vid_out_0_0.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_BYTES_PER_PIXEL_ROM_AUTO_1R.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_CTRL_s_axi.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_entry_proc.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d2_S.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w15_d3_S.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w24_d2_S.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w32_d4_S.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_fifo_w64_d960_B.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_flow_control_loop_pipe_sequential_init.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_FrmbufWrHlsDataFlow.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_hls_deadlock_detection_unit.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_hls_deadlock_idx0_monitor.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_hls_deadlock_idx1_monitor.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_hls_deadlock_idx2_monitor.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MEMORY2LIVE_ROM_AUTO_1R.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mm_video_m_axi.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_mul_15s_3ns_15_1_1.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_674_1.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_716_5.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_757_8.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_reg_unsigned_short_s.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_regslice_both.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/hdl/verilog/system_v_frmbuf_wr_0_0_v_frmbuf_wr.v" \
"../../../bd/system/ip/system_v_frmbuf_wr_0_0/sim/system_v_frmbuf_wr_0_0.v" \
"../../../bd/system/ip/system_v_vid_in_axi4s_0_0/sim/system_v_vid_in_axi4s_0_0.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../../bd/system/ip/system_xlconstant_1_0/sim/system_xlconstant_1_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_xbar_1/sim/system_xbar_1.v" \
"../../../bd/system/ip/system_PetaENC_1_0/src/PetaENC_xlconstant_0_0/sim/PetaENC_xlconstant_0_0.v" \
"../../../../hw_with_enc.gen/sources_1/bd/system/ip/system_PetaENC_1_0/src/PetaENC_pmod_bridge_0_1/src/pmod_concat.v" \
"../../../bd/system/ip/system_PetaENC_1_0/src/PetaENC_pmod_bridge_0_1/sim/PetaENC_pmod_bridge_0_1.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_s00_regslice_0/sim/system_s00_regslice_0.v" \
"../../../bd/system/ip/system_s01_regslice_0/sim/system_s01_regslice_0.v" \
"../../../bd/system/ip/system_m00_regslice_0/sim/system_m00_regslice_0.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
