$date
   Mon Jul  1 17:09:44 2024
$end
$version
  2018.3
$end
$timescale
  1ps
$end
$scope module Differ_tb $end
$var reg 1 ! clock $end
$var reg 1 " reset $end
$var reg 1 # ivalid $end
$var reg 12 $ idata [11:0] $end
$var wire 1 % ovalid $end
$var wire 12 & odata [11:0] $end
$var parameter 32 ' WIDTH [31:0] $end
$scope module uut $end
$var wire 1 ( clock $end
$var wire 1 ) reset $end
$var wire 1 * ivalid $end
$var wire 12 + idata [11:0] $end
$var wire 1 % ovalid $end
$var wire 12 & odata [11:0] $end
$var reg 1 , ovalid_reg $end
$var reg 12 - odata_reg [11:0] $end
$var reg 13 . odata_buf [12:0] $end
$var parameter 32 / WIDTH [31:0] $end
$var parameter 32 0 OMODE [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
b0 $
x%
bx &
b1100 '
0(
0)
0*
b0 +
x,
bx -
bx .
b1100 /
b1 0
$end
#5000
1!
0%
1(
0,
#10000
0!
1"
0(
1)
#15000
1!
b0 &
1(
b0 -
b0 .
#20000
0!
0"
1#
b101 $
0(
0)
1*
b101 +
#25000
1!
1%
b101 &
1(
1,
b101 -
b101 .
#30000
0!
0#
0(
0*
#35000
1!
0%
1(
0,
#40000
0!
0(
#45000
1!
1(
#50000
0!
0(
#55000
1!
1(
#60000
0!
1#
b1010 $
0(
1*
b1010 +
#65000
1!
1%
1(
1,
b1010 -
#70000
0!
0#
0(
0*
#75000
1!
0%
1(
0,
#80000
0!
0(
#85000
1!
1(
#90000
0!
0(
#95000
1!
1(
#100000
0!
1#
b111 $
0(
1*
b111 +
#105000
1!
1%
b111111111101 &
1(
1,
b111 -
b1111111111101 .
#110000
0!
0#
0(
0*
#115000
1!
0%
1(
0,
#120000
0!
0(
#125000
1!
1(
#130000
0!
0(
#135000
1!
1(
#140000
0!
1#
b0 $
0(
1*
b0 +
#145000
1!
1%
b111111111001 &
1(
1,
b0 -
b1111111111001 .
#150000
0!
0#
0(
0*
#155000
1!
0%
1(
0,
#160000
0!
0(
#165000
1!
1(
#170000
0!
0(
#175000
1!
1(
#180000
0!
1#
b111111111101 $
0(
1*
b111111111101 +
#185000
1!
1%
b111111111101 &
1(
1,
b111111111101 -
b1111111111101 .
#190000
0!
0#
0(
0*
#195000
1!
0%
1(
0,
#200000
0!
0(
#205000
1!
1(
#210000
0!
0(
#215000
1!
1(
