<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICR_ISPENDR0</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICR_ISPENDR0, Interrupt Set-Pending Register 0</h1><p>The GICR_ISPENDR0 characteristics are:</p><h2>Purpose</h2>
          <p>Adds the pending state to the corresponding SGI or PPI.</p>
        <p>This 
        register
       is part of the GIC Redistributor registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RW</td><td>RW</td><td>RW</td></tr></table>
          <p>When affinity routing is not enabled for the Security state of an interrupt in GICR_ISPENDR0, the corresponding bit is RAZ/WI and equivalent functionality is provided by <a href="ext-gicd_ispendrn.html">GICD_ISPENDR&lt;n&gt;</a> with n=0.</p>
        
          <p>This register only applies to SGIs (bits [15:0]) and PPIs (bits [31:16]). For SPIs, this functionality is provided by <a href="ext-gicd_ispendrn.html">GICD_ISPENDR&lt;n&gt;</a>.</p>
        
          <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 0, bits corresponding to Secure SGIs and PPIs are RAZ/WI to Non-secure accesses.</p>
        <h2>Configuration</h2><p>RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.</p>
          <p>A copy of this register is provided for each Redistributor.</p>
        <h2>Attributes</h2>
          <p>GICR_ISPENDR0 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The GICR_ISPENDR0 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#Set_pending_bit">Set_pending_bit&lt;x&gt;, bit [x], for x = 0 to 31</a></td></tr></tbody></table><h4 id="Set_pending_bit">Set_pending_bit&lt;x&gt;, bit [x], for x = 0 to 31</h4>
              <p>For PPIs and SGIs, adds the pending state to interrupt number x. Reads and writes have the following behavior:</p>
            <table class="valuetable"><tr><th>Set_pending_bit&lt;x&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>If read, indicates that the corresponding interrupt is not pending on this PE.</p>
                
                  <p>If written, has no effect.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>If read, indicates that the corresponding interrupt is pending, or active and pending on this PE.</p>
                
                  <p>If written, changes the state of the corresponding interrupt from inactive to pending, or from active to active and pending. This has no effect in the following cases:</p>
                
                  <ul>
                    <li>
                      If the interrupt is already pending because of a write to <a href="ext-gicr_ispendr0.html">GICR_ISPENDR0</a>.
                    </li>
                    <li>
                      If the interrupt is already pending because the corresponding interrupt signal is asserted. In this case, the interrupt remains pending if the interrupt signal is deasserted.
                    </li>
                  </ul>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h2>Accessing the GICR_ISPENDR0</h2><p>GICR_ISPENDR0 can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th></tr><tr><td>GIC Redistributor</td><td>SGI_base</td><td>
          <span class="hexnumber">0x0200</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright Â© 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
