{"be candidates": 0.0009596133098576085, "saturate the": 0.000988215877431175, "to the larger": 0.000869400269792839, "four": -0.00011189070802771652, "hazard depends on": 0.0013041355295566445, "combines two": 0.0008959597907606632, "compromise the scalability": 0.0013041355295566445, "reveals that": 0.0005601922488502669, "up from 2": 0.0013041355295566445, "ipc loss if": 0.0013041355295566445, "looking": 0.00020658920722627861, "bus the": 0.0007482579447489478, "single thread and": 0.0011955560096688917, "achieved with 4": 0.0013041355295566445, "of simultaneously active": 0.0011955560096688917, "wide range of": 0.0005084352449585138, "instructions from": 0.0007415372551110844, "stores graduate loads": 0.0013041355295566445, "them flatter": 0.0012404295560070903, "as decoupling": 0.0012404295560070903, "addres s": 0.0024808591120141807, "and reduces": 0.0006528858582163334, "b introduction the": 0.00046922853196674586, "wake up": 0.0008959597907606632, "merge up to": 0.0011955560096688917, "cycles we": 0.0007415372551110844, "aggressively extracts the": 0.0013041355295566445, "this is beyond": 0.0010519581420331493, "cycles 8 bytes": 0.0013041355295566445, "in terms": 0.000532801567241122, "disclosure an": 0.0012404295560070903, "decoupled simulator": 0.0012404295560070903, "is achieved": 0.0003604488190440956, "are less than": 0.0006804376088337231, "8 contexts": 0.0012404295560070903, "will make": 0.0005237262750068342, "is quite low": 0.0020467401412507546, "processors the multicluster": 0.0011955560096688917, "of threads": 0.00441053160167955, "with simultaneous": 0.001919226619715217, "required to": 0.00021248028720257254, "related to the": 0.00038101989584707086, "instructions from different": 0.0010519581420331493, "course this": 0.0006454870603977338, "the nondecoupled": 0.0012404295560070903, "of filling": 0.000988215877431175, "chosen threads": 0.0012404295560070903, "respectively in": 0.0004574585805745332, "as the mips": 0.0011955560096688917, "second": -0.0007690079489543864, "when a program": 0.0009432269954527143, "finally although": 0.0009596133098576085, "is formed by": 0.0007461028751013334, "other hand the": 0.00043384551197451045, "latency rather": 0.001131848109878394, "be hidden efficiently": 0.0013041355295566445, "largest integer": 0.0008054772610937835, "on performance": 0.0011119102641527917, "the potential bottlenecks": 0.0013041355295566445, "will strike at": 0.0013041355295566445, "worth trading issue": 0.0013041355295566445, "12 splits either": 0.0013041355295566445, "its maximum throughput": 0.0011955560096688917, "hazards are": 0.000988215877431175, "designing": 0.0004815592905409814, "for the multithreaded": 0.0023911120193377835, "the issue wake": 0.0013041355295566445, "increasing": 0.00018023576187549024, "time miss": 0.001131848109878394, "potential of a": 0.0009432269954527143, "in order processors": 0.0013041355295566445, "effective superscalar processors": 0.0010233700706253773, "threads may": 0.0008959597907606632, "execute ahead": 0.0012404295560070903, "reported": 0.0004837094068857021, "on the latency": 0.0009782454257061845, "mgrid applu and": 0.0013041355295566445, "also reduces the": 0.0008123059514313742, "commonly known as": 0.0010869386243451886, "because its": 0.0006419108724906397, "capability most of": 0.0013041355295566445, "scheduling that is": 0.0010519581420331493, "by this": 0.00032769118005508224, "whenever a": 0.0004551337517254171, "similar ipc": 0.0012404295560070903, "order processors have": 0.0013041355295566445, "strongly on": 0.001540623430664827, "with useful": 0.0009596133098576085, "the overall improvement": 0.0011320253488558256, "further describe": 0.0012404295560070903, "queue wait": 0.001131848109878394, "cycles ep respectively": 0.0013041355295566445, "of registers instruction": 0.0013041355295566445, "different points": 0.0007703117153324135, "hand the": 0.00034655274582168043, "than cycles": 0.001131848109878394, "suggests that the": 0.0006052387582303785, "are needed to": 0.0011024623907878936, "a portion": 0.0005220107162986385, "unit": 0.0004363302534783737, "provides a": 0.00023238997486771482, "or 5": 0.0007552748633928414, "or 4": 0.0006316331044547355, "combined working": 0.0024808591120141807, "and su2cor": 0.0010683084581737416, "some programs": 0.0007703117153324135, "full optimizations": 0.001131848109878394, "therefore": -0.0008852181185397651, "strike": 0.0007551566300078394, "carried out": 0.0010454336005919875, "of multithreading to": 0.0013041355295566445, "until": -0.00015102549661590278, "speed ups": 0.0010232098435906777, "is enabled less": 0.0013041355295566445, "fpppp su2cor": 0.0012404295560070903, "same slot": 0.0010683084581737416, "compiling and": 0.002136616916347483, "choice instruction fetch": 0.0010869386243451886, "ep respectively in": 0.0013041355295566445, "configurations having from": 0.002608271059113289, "98": 0.0005840781588250739, "miss stalls": 0.001131848109878394, "2 32 ipc": 0.0013041355295566445, "cycles loss": 0.0024808591120141807, "them from an": 0.0013041355295566445, "90": 0.00017994738509149953, "hold": 1.4075704881409167e-05, "memory in the": 0.0008193047970919855, "96": 0.000512133757279735, "factor to": 0.000677366170160215, "executes a single": 0.0013041355295566445, "26 27": 0.0005601922488502669, "unit latencies and": 0.0013041355295566445, "is the approach": 0.0007991729233076996, "latencies we": 0.000988215877431175, "aside until this": 0.0013041355295566445, "full featured configuration": 0.0013041355295566445, "different threads during": 0.0013041355295566445, "d although": 0.0009596133098576085, "have also been": 0.0005824502692284676, "cost it needs": 0.0013041355295566445, "figure 5 are": 0.0010869386243451886, "execute architecture 26": 0.0013041355295566445, "or idle": 0.0010232098435906777, "for ilp processing": 0.0011955560096688917, "compares the tolerance": 0.0013041355295566445, "tolerance and": 0.000735088600279925, "produces a stall": 0.0013041355295566445, "effective at": 0.0006911617068074382, "organized": 7.634677619679657e-05, "can be": 2.2691034554652086e-06, "is disabled second": 0.0013041355295566445, "absolute": 0.00023085204599925224, "the powerpc 620": 0.003912406588669933, "is well": 0.00026157531512052907, "feature": 0.00012040280017812575, "architecture described": 0.0009596133098576085, "programs that lack": 0.0013041355295566445, "how": -0.0012458911604651848, "such a fragment": 0.0013041355295566445, "contexts are added": 0.0013041355295566445, "and sends": 0.0005497957474293128, "reduces drastically these": 0.0013041355295566445, "threads1030507090 of": 0.0024808591120141807, "full run frequencies": 0.0013041355295566445, "different permutation thus": 0.0013041355295566445, "wrong": 0.00033412798728193436, "them based": 0.0008959597907606632, "and wave5": 0.0010683084581737416, "instruction stream based": 0.0013041355295566445, "bandwidths of": 0.0009354213803174095, "types": -9.075012029314273e-07, "dynamic instruction": 0.0007959283148397349, "simulation study": 0.00155679947303471, "effective": 0.0005580714149701738, "multithreading architectures and": 0.0013041355295566445, "since having few": 0.0013041355295566445, "the near future": 0.0007250020041619892, "and achieve": 0.0007415372551110844, "order which address": 0.0013041355295566445, "point of": 0.00024356110210426227, "more loads": 0.0010683084581737416, "of smt architectures": 0.0011955560096688917, "new decoupled": 0.0012404295560070903, "measures the ep": 0.0013041355295566445, "these stalls": 0.0037212886680212712, "r10000 40 or": 0.0013041355295566445, "architecture other studies": 0.0013041355295566445, "620": 0.0020877840244976327, "is more": 0.00017413260753175547, "fp95 benchmarks fed": 0.0013041355295566445, "a scheduled": 0.0008264980830926347, "sometimes a key": 0.0013041355295566445, "that most": 0.00046832260169377333, "a simulation": 0.0010372624416190854, "to the detail": 0.0011320253488558256, "count i e": 0.0011955560096688917, "widths the increase": 0.0013041355295566445, "misses measures the": 0.0023911120193377835, "relative tocycle latency": 0.0013041355295566445, "while the decoupled": 0.002608271059113289, "most of": 0.0010348133537597531, "hidden": 0.0008969749051986856, "branch prediction scheme": 0.0010519581420331493, "is almost": 0.00042063721150216704, "entry branch": 0.0012404295560070903, "window size": 0.0006219679363332972, "become a bottleneck": 0.0009282642112570812, "to merge": 0.0006042064002570686, "the effectiveness of": 0.0009626543340256822, "effects": 0.0004942396421453852, "performance loss": 0.003221909044375134, "to tolerate": 0.0019819200118253205, "a decoupled": 0.010555746408433693, "structural": 0.00023691367871812974, "represents": -2.5465974603402462e-05, "the key concept": 0.0010233700706253773, "for 101 tomcatv": 0.0013041355295566445, "queues": 0.001519534917784644, "32 ipc": 0.0012404295560070903, "12 threads": 0.0024808591120141807, "more threads effectively": 0.0013041355295566445, "which address the": 0.0013041355295566445, "candidates for the": 0.000890386214221099, "is to": 3.0273018335418747e-05, "ep cycle": 0.0012404295560070903, "it dynamically": 0.0008959597907606632, "reveals the": 0.0007288906339850341, "especially oriented to": 0.0013041355295566445, "history table": 0.0008156389780556477, "memory latency when": 0.0011955560096688917, "while it": 0.0004562922951101588, "quite independent of": 0.0013041355295566445, "scheme of": 0.0011036471851476244, "percent for the": 0.0011320253488558256, "developed both hardware": 0.0013041355295566445, "an increase": 0.0004881002003767862, "on super": 0.0010683084581737416, "superscalar decoupled processing": 0.0013041355295566445, "nearly saturated": 0.0012404295560070903, "rr": 0.0005380374861315561, "throughput but it": 0.0013041355295566445, "smt": 0.004026755844243891, "of multithreading is": 0.0011955560096688917, "37 each cycle": 0.0013041355295566445, "is starved": 0.001131848109878394, "pressure which": 0.000988215877431175, "loads ahead": 0.0012404295560070903, "performance and decoupling": 0.0013041355295566445, "queue wait operand": 0.0013041355295566445, "and code partitioning": 0.0013041355295566445, "throughput is also": 0.0013041355295566445, "effectively reduces the": 0.0011320253488558256, "systems for": 0.00044395138445922443, "impact will": 0.001131848109878394, "have a limited": 0.0009597635781491616, "architecture overview": 0.0010232098435906777, "64 cycles as": 0.0013041355295566445, "decoupled configurations fourth": 0.0013041355295566445, "it places": 0.000988215877431175, "necessary slippage": 0.0012404295560070903, "average perceived": 0.004961718224028361, "or fp": 0.0012404295560070903, "4 3 wasted": 0.0013041355295566445, "to find": 0.00018530103696808457, "our study which": 0.0013041355295566445, "speeds": 0.0007981982376097593, "rightmost graph of": 0.0013041355295566445, "from the load": 0.0011320253488558256, "clock cycles": 0.0007010651818104263, "multithreading smt is": 0.0011955560096688917, "used this": 0.0005042091937967881, "on the instruction": 0.0009991933394075195, "cycles empy i": 0.0013041355295566445, "architecture that is": 0.0009991933394075195, "chosen to issue": 0.0013041355295566445, "architecture the number": 0.0013041355295566445, "techniques like store": 0.0013041355295566445, "branches however the": 0.0011955560096688917, "previous experiment having": 0.0013041355295566445, "similarly": -4.8946069574158225e-05, "execute in": 0.0006316331044547355, "an 8": 0.0012028509497334352, "the negative impact": 0.0011955560096688917, "decoupling the powerpc": 0.0013041355295566445, "needed": -0.00018883867461705141, "imbalance between the": 0.0011320253488558256, "every thread": 0.000988215877431175, "3 threads the": 0.0013041355295566445, "it the primary": 0.0013041355295566445, "10 traces": 0.0010683084581737416, "queues are replicated": 0.0013041355295566445, "to execute ahead": 0.0013041355295566445, "and performance": 0.0004131920040105305, "in terms of": 0.0008730722444534812, "fraction of": 0.00037248648623027013, "by cycle the": 0.0013041355295566445, "is precisely the": 0.000689676987724507, "a general mechanism": 0.0009782454257061845, "contexts simultaneously": 0.0012404295560070903, "a lockup": 0.004941079387155875, "wrong path": 0.0009354213803174095, "showed": 0.00014304256046821648, "each stage": 0.0005580601468303181, "area but its": 0.0013041355295566445, "idle": 0.0014333806314574058, "the past": 0.00043343698306810494, "although it": 0.0004264309875752813, "l1 cache": 0.001610954522187567, "set is larger": 0.0011320253488558256, "useful computations of": 0.0013041355295566445, "b that": 0.0005381217256001849, "of latency": 0.0007626155834569682, "behavior": -1.1798878803503429e-05, "simultaneous although": 0.0012404295560070903, "the delay function": 0.0011320253488558256, "caused by the": 0.0011162950697792802, "kb sized with": 0.0013041355295566445, "labelled st ld": 0.0013041355295566445, "reach a": 0.0005136858017516289, "ds architecture": 0.0012404295560070903, "which is formed": 0.0011320253488558256, "architecture aims": 0.0012404295560070903, "or turb3d": 0.0012404295560070903, "epic disclosure": 0.001131848109878394, "high memory": 0.0035176271161212287, "of decoupling atom": 0.0013041355295566445, "8 kb l1": 0.002608271059113289, "model to exploit": 0.0013041355295566445, "and complexity e": 0.0013041355295566445, "a fp load": 0.0013041355295566445, "decoupled processor depends": 0.0013041355295566445, "free forwd none": 0.0013041355295566445, "of clock": 0.0006960369682423088, "bus bandwidth bottleneck": 0.0013041355295566445, "is beyond the": 0.0006480173435294904, "issue logic functional": 0.0013041355295566445, "multithreaded architecture experiences": 0.0013041355295566445, "effective clustered": 0.0012404295560070903, "the cache miss": 0.0017017607277025493, "some experiments that": 0.0013041355295566445, "entry": 0.00031440281909738104, "miss penalty from": 0.0011955560096688917, "hp make epic": 0.0011955560096688917, "most performance": 0.0010232098435906777, "also characterized": 0.0009596133098576085, "fully utilized our": 0.0013041355295566445, "the ap the": 0.0013041355295566445, "additional speed": 0.0012404295560070903, "latency of": 0.00787293032320435, "contexts both": 0.0012404295560070903, "refer to": 0.00019789855007288368, "causes that": 0.0010683084581737416, "through partitioning pipe": 0.0013041355295566445, "increase in": 0.0009900796040396287, "the store": 0.0020190566369326143, "number of simultaneously": 0.0009432269954527143, "four different": 0.0005856648487040122, "using a": 0.0001113411959286079, "streams on super": 0.0013041355295566445, "the other in": 0.0007099242926403199, "caused by": 0.0031363008017759623, "relative to": 0.0009830735401652466, "incorporate": 0.0002602610735360126, "bus is": 0.0007959283148397349, "load hits the": 0.0013041355295566445, "r10000": 0.0030066566280320325, "trend in": 0.0007626155834569682, "it with useful": 0.0013041355295566445, "against all the": 0.0009991933394075195, "a bottleneck finally": 0.0013041355295566445, "5 with": 0.0005289806862200837, "average improvement on": 0.0013041355295566445, "to manage the": 0.0008123059514313742, "busy": 0.0012179339195908282, "pure round robin": 0.0013041355295566445, "dynamic scheduling techniques": 0.0011955560096688917, "validate our": 0.0007703117153324135, "reveals as": 0.0012404295560070903, "recent studies 22": 0.0013041355295566445, "the ability": 0.00033418030104227287, "scaled up proportionally": 0.0013041355295566445, "similar on": 0.000988215877431175, "4 latency": 0.0012404295560070903, "unit has several": 0.0013041355295566445, "while they": 0.000711621620711951, "has been chosen": 0.0007991729233076996, "that increases": 0.0015738440902539831, "are obtained by": 0.0005760306898823225, "at hiding": 0.001131848109878394, "threads effectively": 0.0012404295560070903, "when varying": 0.000988215877431175, "we are interested": 0.0008745770928829144, "wide": 0.00021192443947657012, "basis for our": 0.001738800539585678, "schemes the concurrent": 0.0013041355295566445, "compiler to remove": 0.0011955560096688917, "of 256": 0.002335199209552065, "low fpppp and": 0.0013041355295566445, "way to manage": 0.0011320253488558256, "ipc since": 0.0012404295560070903, "the cause for": 0.0010869386243451886, "for future increases": 0.0013041355295566445, "the so": 0.000442871325390819, "either in": 0.0005580601468303181, "its potential when": 0.0013041355295566445, "registers since": 0.0010232098435906777, "algorithm 34": 0.0010232098435906777, "that decoupling and": 0.0013041355295566445, "dynamic scheduling on": 0.0010869386243451886, "21164 5": 0.0012404295560070903, "transistors": 0.0006686812810715444, "synchronize the": 0.000778399736517355, "of it in": 0.000890386214221099, "this problem this": 0.0010233700706253773, "entry 25 the": 0.0013041355295566445, "issue on": 0.0007062563811675043, "run time": 0.0003703059037898742, "the amount of": 0.001442936647237943, "result": -0.000744856351769798, "to both": 0.0003769248715061259, "execution streams": 0.0012404295560070903, "5 represents the": 0.0011955560096688917, "partitioning critical": 0.0012404295560070903, "best": -4.8946069574158225e-05, "scalability of this": 0.0011320253488558256, "latency plus any": 0.0013041355295566445, "are also carried": 0.0011320253488558256, "expected to sustain": 0.0013041355295566445, "with both": 0.0004937833698942792, "files reg files": 0.0013041355295566445, "ratios for spec": 0.0013041355295566445, "enough parallelism to": 0.0010869386243451886, "apsi fpppp": 0.001131848109878394, "decoupling reduces the": 0.002608271059113289, "is each thread": 0.0013041355295566445, "from memory and": 0.0010519581420331493, "caches this section": 0.0013041355295566445, "in the saq": 0.002608271059113289, "is greater": 0.0011583910365316336, "c miss": 0.0010683084581737416, "nature": 0.00011004161609402748, "of the cache": 0.0007135625057709535, "epic disclosure an": 0.0013041355295566445, "processors trace processors": 0.0010869386243451886, "by looking forward": 0.0013041355295566445, "same slot and": 0.0013041355295566445, "during 2 cycles": 0.0013041355295566445, "extent": 0.0002455018341491047, "can hardly hide": 0.0013041355295566445, "5 summary": 0.0007626155834569682, "carried out to": 0.0009020289183042664, "and increase ilp": 0.0013041355295566445, "registers instruction": 0.0010683084581737416, "than cycles their": 0.0013041355295566445, "the lack": 0.00046462523823192337, "slippage reduction between": 0.002608271059113289, "architectures exploiting": 0.0012404295560070903, "logic": 0.0006952037111228734, "capable to deliver": 0.0013041355295566445, "of both": 0.0005248565169665799, "the window": 0.0005458127883179685, "a reorder": 0.001131848109878394, "is to provide": 0.000590844292471439, "degraded by": 0.0008507471431899546, "8 bytes": 0.0023877849445192046, "of their": 0.0004284565071605487, "summarize performance is": 0.0013041355295566445, "256": 0.0019417072693108147, "this hybrid": 0.0009144577512718645, "that influence": 0.0008156389780556477, "obtained by adding": 0.000750680249446088, "computations of other": 0.0013041355295566445, "much": -0.0007247669309273908, "multithreading by": 0.0012404295560070903, "this work": 0.00017657921455462223, "consists of a": 0.00038410517638427013, "main contribution": 0.0006014254748667176, "decoupled configuration achieves": 0.0013041355295566445, "in the ap": 0.0010519581420331493, "miss ratio this": 0.0013041355295566445, "scheduling mechanism simultaneous": 0.0013041355295566445, "or the powerpc": 0.0013041355295566445, "all the": 0.0005294597580434093, "each line": 0.000677366170160215, "architecture it": 0.000778399736517355, "architecture is": 0.0023229231970840042, "the amount": 0.0011134361172354154, "5000 m instructions": 0.0013041355295566445, "18 8 9": 0.0013041355295566445, "disambiguation when store": 0.0013041355295566445, "latencies with a": 0.0013041355295566445, "ep functional units": 0.002608271059113289, "customized program": 0.0009144577512718645, "taken branch": 0.002136616916347483, "peak performance is": 0.0013041355295566445, "scheduling mechanisms 4": 0.0013041355295566445, "the scheduling ability": 0.0013041355295566445, "multicluster": 0.0017585382271967976, "of them based": 0.0011320253488558256, "that the main": 0.0008056033928290001, "architecture misc": 0.0012404295560070903, "characterize": 0.00027332708945520525, "units the l1": 0.0013041355295566445, "conflicts and": 0.0008054772610937835, "by decoupling": 0.00197643175486235, "the time miss": 0.0013041355295566445, "decoupling": 0.02648911573842698, "increase progressively": 0.0012404295560070903, "negligible overall ipc": 0.0013041355295566445, "and turb3d": 0.0010683084581737416, "any": -0.003963219510184196, "bottlenecks of a": 0.0011955560096688917, "functional units the": 0.0010519581420331493, "dispatched to": 0.0008507471431899546, "the curves": 0.0005307693879856005, "of the stalls": 0.0011955560096688917, "peak performance": 0.0008054772610937835, "the restricted": 0.000590751785145234, "is put": 0.0006646615144283076, "in advance of": 0.0018565284225141624, "in the cache": 0.0006661289277831774, "the mips r10000": 0.003713056845028325, "is immediately": 0.0006099145148032114, "size none forwd": 0.0013041355295566445, "be issued": 0.0007626155834569682, "the benchmarks 3": 0.0013041355295566445, "and it implements": 0.0013041355295566445, "have separate issue": 0.0013041355295566445, "maximizing": 0.0003814111249846671, "illustrate how": 0.0005933556832385617, "instr or": 0.0012404295560070903, "su2cor": 0.0048714960571611425, "amount of parallelism": 0.001780772428442198, "benefit from": 0.0004895033677571962, "quantitative": 0.0003114727901162962, "producing a serious": 0.0013041355295566445, "4 5": 0.0004610283073469919, "4 4": 0.0002598788886501778, "4 3": 0.00036306408841161523, "the dynamic": 0.0003885046671786491, "4 1": 0.00011728722595792806, "an initial start": 0.0011955560096688917, "among them are": 0.0010519581420331493, "high memory latency": 0.0011955560096688917, "kb l1": 0.0024808591120141807, "this we have": 0.0008343056950813626, "been reported to": 0.0010869386243451886, "previous": -0.001375848655575298, "the contribution": 0.0005042091937967881, "ep figure": 0.0012404295560070903, "increased the": 0.0005881886013383744, "had": 7.538494034914165e-05, "for the rest": 0.0006661289277831774, "that emerging epic": 0.0013041355295566445, "each mechanism to": 0.0013041355295566445, "3 c miss": 0.0013041355295566445, "has": 0, "threads significantly": 0.0012404295560070903, "as reported recently": 0.0013041355295566445, "4 t": 0.0015738440902539831, "a higher penalty": 0.0011955560096688917, "growing and": 0.0009144577512718645, "the stalls": 0.002136616916347483, "propose a new": 0.0006717006715548712, "that i": 0.00037617782323326834, "percentage of": 0.0003901046298575308, "clustered": 0.0004263642325678337, "their transistors to": 0.0013041355295566445, "multiscalar processors": 0.001870842760634819, "instructions to": 0.003209554362453199, "per cycle": 0.0033233075721415374, "left and": 0.000410477406517482, "lockup free": 0.008636519788718476, "functional units previous": 0.0013041355295566445, "multiple arithmetic units": 0.0011320253488558256, "and 98 for": 0.0013041355295566445, "almost achieves its": 0.0013041355295566445, "held in": 0.001256694082163156, "benefit of decoupling": 0.0013041355295566445, "both features su2cor": 0.0013041355295566445, "a l2 latency": 0.002608271059113289, "64 cycles": 0.002263696219756788, "right": -0.0001345270401467624, "proportionally": 0.0011918166843363554, "decoupled architecture 4": 0.0013041355295566445, "also increases": 0.0006960369682423088, "kb sized": 0.0012404295560070903, "its latency": 0.0010232098435906777, "programs it still": 0.0013041355295566445, "for a l2": 0.0013041355295566445, "area e g": 0.0011320253488558256, "33 for": 0.0008264980830926347, "for": 0, "of threads1357ipc 8": 0.0013041355295566445, "19 ipc since": 0.0013041355295566445, "after skipping": 0.0010232098435906777, "the miss ratios": 0.0009597635781491616, "consists of": 0.0002637003970722658, "ep the decoupled": 0.0013041355295566445, "looking forward in": 0.0013041355295566445, "multiple contexts": 0.0010683084581737416, "to grow in": 0.0011320253488558256, "because of a": 0.0007290047728253074, "decoupled architecture s": 0.0011955560096688917, "to achieve about": 0.0011320253488558256, "achieve maximum throughput": 0.0011955560096688917, "each empty": 0.0010683084581737416, "to 6 since": 0.0013041355295566445, "in section": 0.00029032376618967344, "1 consists of": 0.0008123059514313742, "first 10 million": 0.0013041355295566445, "of identical": 0.0007010651818104263, "to reduce the": 0.00034364917171671806, "mutual benefits": 0.0012404295560070903, "since decoupling provides": 0.0013041355295566445, "cycle bandwidth the": 0.0013041355295566445, "2 when a": 0.0008795444875769765, "slightly": 0.00011282774133376911, "ilp we": 0.0010683084581737416, "memory hazard": 0.0024808591120141807, "the stores": 0.001870842760634819, "advantage of their": 0.0010519581420331493, "width 6": 0.001131848109878394, "systems with": 0.0003901046298575308, "so this": 0.0005362531074814992, "graph it can": 0.0010519581420331493, "98 to": 0.0010683084581737416, "argued that in": 0.0011955560096688917, "raises": 0.0004059779731969427, "which are active": 0.0013041355295566445, "reducing": 0.00018092709327260988, "d impact": 0.0012404295560070903, "degraded programs are": 0.0013041355295566445, "misses thus": 0.0010683084581737416, "by 17": 0.0007482579447489478, "b shows": 0.0005011645724411356, "latency the": 0.000711621620711951, "of decoupling events": 0.0013041355295566445, "support": -6.353362572804998e-06, "stalls caused by": 0.004347754497380754, "work presents": 0.0009144577512718645, "width": 0.0007782483446252343, "growing and demanding": 0.0013041355295566445, "pipelines next": 0.0012404295560070903, "one of": 0.00029737369318276946, "21264 sets": 0.0010232098435906777, "frequencies of such": 0.0013041355295566445, "is built": 0.0004895033677571962, "this approximation": 0.0006128452735504086, "benchmarks about 5000": 0.0013041355295566445, "100m instructions": 0.0012404295560070903, "this metric expresses": 0.0013041355295566445, "are hardly performance": 0.0013041355295566445, "on a degenerated": 0.0013041355295566445, "decoupled configurations but": 0.0013041355295566445, "length for all": 0.0011320253488558256, "the hardware chip": 0.0013041355295566445, "considered": -0.0001380788522936666, "we propose a": 0.0004933797270014053, "to fill": 0.000628347041081578, "that decoupling plays": 0.0013041355295566445, "the case": 6.774929553085015e-05, "bit wide data": 0.0011955560096688917, "primary misses": 0.001131848109878394, "an impressive": 0.001131848109878394, "model to": 0.00039748133470135955, "is fed": 0.0007415372551110844, "components of": 0.00030005072544243773, "ipc increases just": 0.0013041355295566445, "hide memory latency": 0.003260815873035566, "formed by": 0.0004365262108620239, "compiling the spec": 0.0013041355295566445, "to cycles": 0.00197643175486235, "8 contexts both": 0.0013041355295566445, "the 8 issue": 0.0011955560096688917, "section it": 0.0006419108724906397, "3 some": 0.000717173118915841, "its maximum performance": 0.0013041355295566445, "role": 0.00011467432408744615, "loss of all": 0.0011955560096688917, "and complexity the": 0.0009597635781491616, "the access": 0.001044021432597277, "justification for": 0.000735088600279925, "execute and write": 0.0013041355295566445, "of times": 0.000410477406517482, "large 4 1": 0.0013041355295566445, "detail of": 0.0007703117153324135, "issue scheme": 0.0012404295560070903, "the reduction": 0.00039090983363629297, "multiscalar": 0.0015403822560513853, "less complex in": 0.0011955560096688917, "become sometimes a": 0.0013041355295566445, "their capabilities to": 0.0013041355295566445, "cycle count": 0.001870842760634819, "but it is": 0.0013953150149379264, "issue slot breakdown": 0.0013041355295566445, "graph of figure": 0.001759088975153953, "software and hardware": 0.0008423758459399276, "37 each": 0.0012404295560070903, "time": -0.0027472858411621065, "also helps": 0.0008381580285946043, "hide high memory": 0.0013041355295566445, "tfp microprocessor compiling": 0.0013041355295566445, "are more pending": 0.0013041355295566445, "its decoupled units": 0.0013041355295566445, "respectively each processing": 0.0013041355295566445, "free l": 0.0020464196871813555, "time as reported": 0.0013041355295566445, "lower demands": 0.0012404295560070903, "lack both": 0.0012404295560070903, "is not present": 0.000755393133806777, "mapped 64 kb": 0.0013041355295566445, "cycles 1357ipc 4": 0.0013041355295566445, "the l1 l2": 0.0011955560096688917, "to exploit instruction": 0.0010519581420331493, "l2 bus the": 0.0013041355295566445, "and its": 0.00011159809560119486, "and su2cor to": 0.0013041355295566445, "the larger combined": 0.0013041355295566445, "preliminary studies": 0.0009596133098576085, "steer memory": 0.0012404295560070903, "of simultaneously": 0.0008156389780556477, "similar to the": 0.0006035920007561741, "increases processor throughput": 0.0013041355295566445, "issue slots each": 0.0013041355295566445, "present duplication of": 0.0013041355295566445, "choice": -8.325347294788398e-05, "an evaluation of": 0.0007210971271218336, "configuration fourth": 0.0012404295560070903, "because it would": 0.0009020289183042664, "decoupled figure": 0.0012404295560070903, "is shown": 0.00016423732336980578, "from the original": 0.0005874350043676874, "this study that": 0.0011955560096688917, "misses to different": 0.0011320253488558256, "very slow due": 0.0011955560096688917, "greater issue": 0.0024808591120141807, "speculation": 0.0010836761497823434, "of 100m instructions": 0.0013041355295566445, "some dynamic": 0.0009354213803174095, "prevent": 0.00021915108602437022, "be": 0, "mode sharing the": 0.0013041355295566445, "to 6 65": 0.0013041355295566445, "prediction": 0.001133677783653314, "depending on whether": 0.0006052387582303785, "on chip 2": 0.0013041355295566445, "in this section": 0.0005703328169345495, "than the latency": 0.0011955560096688917, "up proportionally": 0.0012404295560070903, "copying it is": 0.0011955560096688917, "of processors": 0.0004304005912822681, "eliminating the need": 0.000890386214221099, "its operand depends": 0.0013041355295566445, "new microarchitecture which": 0.0013041355295566445, "threads2060100 external bus": 0.0013041355295566445, "advance of the": 0.0021039162840662986, "stores are scheduled": 0.0013041355295566445, "incorporating similar": 0.0012404295560070903, "decoupling events 2": 0.0013041355295566445, "the reduction in": 0.0006339606437457524, "current": -0.00016235523051601227, "suggest that": 0.0008431798381146128, "data both streams": 0.0013041355295566445, "kinds of": 0.0003537068300473241, "perceived i": 0.0012404295560070903, "totalling": 0.0011316709263921886, "is expected to": 0.001195766574842014, "51525 average": 0.0012404295560070903, "usually one of": 0.0011955560096688917, "from figure": 0.0004574585805745332, "composed of": 0.00038378601119518763, "2 shows": 0.00034464644447536525, "address": 0.0001412641210739284, "tolerate memory latency": 0.0011955560096688917, "memory notice": 0.0010683084581737416, "a simple scheme": 0.0009282642112570812, "commonly": 0.00021772534694509735, "instructions over the": 0.0011955560096688917, "queue": 0.0013666354472760263, "digital 21264 sets": 0.0010869386243451886, "throughput": 0.003039069835569288, "for superscalar processors": 0.0009282642112570812, "notice that the": 0.0004760377349439005, "a decoupled architecture": 0.002608271059113289, "studies": 0.0006592103845785769, "that address": 0.0007415372551110844, "none forwd": 0.0024808591120141807, "ipc": 0.0061877299866166845, "from multiple threads": 0.002264050697711651, "both high perceived": 0.0013041355295566445, "strategies decoupled access": 0.0013041355295566445, "other in the": 0.0007704323404052812, "latency effects": 0.002263696219756788, "allow them": 0.0008264980830926347, "alternative compiler assisted": 0.0013041355295566445, "force the ap": 0.0013041355295566445, "decoupling succeeds in": 0.0013041355295566445, "a set": 9.072415215747571e-05, "organization a": 0.0008959597907606632, "include load": 0.0012404295560070903, "the execute stream": 0.0013041355295566445, "traditional claims of": 0.0013041355295566445, "the other": 0.00011838919776944838, "ep caused": 0.0012404295560070903, "architectures comes from": 0.0013041355295566445, "working": 0.00035989477018299906, "turb3d": 0.005637458181941447, "main factors that": 0.0013041355295566445, "in decoupled": 0.0024808591120141807, "t independent threads": 0.0013041355295566445, "hydro2d": 0.004117936838735426, "scope": 0.0002478983096186883, "support for": 0.0003590813542243265, "b perceived": 0.0012404295560070903, "expected that": 0.0006818342955390528, "10 million": 0.0010683084581737416, "physical register files": 0.002264050697711651, "instructions of": 0.0015918566296794698, "are true": 0.0006014254748667176, "than an": 0.00053257739836822, "the tfp microprocessor": 0.0023911120193377835, "nondecoupled multithreaded": 0.0012404295560070903, "latency cycles 51525": 0.0013041355295566445, "still refer": 0.0012404295560070903, "a decoupled access": 0.002608271059113289, "saturating counter per": 0.0013041355295566445, "section 4 3": 0.0005624402261006911, "dynamic scheduler": 0.000988215877431175, "from decoupling and": 0.0013041355295566445, "issue because its": 0.0013041355295566445, "32 entries": 0.000988215877431175, "achieve about": 0.000988215877431175, "appropriate initial": 0.0008794067790303072, "following": -0.0005236442890527004, "separately the average": 0.0011955560096688917, "design and": 0.00030518661369677584, "perceived by an": 0.003912406588669933, "the original smt": 0.0013041355295566445, "and execute": 0.0006818342955390528, "compiler support": 0.0006960369682423088, "hides": 0.0005959083421681777, "allowed": 8.069286213564385e-05, "the synergistic effect": 0.0013041355295566445, "of dynamic scheduling": 0.0010869386243451886, "5 by": 0.0006158297128639705, "cycles in a": 0.0010519581420331493, "to the performance": 0.0006865377525274533, "of slippage reduction": 0.0013041355295566445, "prediction and register": 0.0013041355295566445, "with any number": 0.0021039162840662986, "but less": 0.0006646615144283076, "the iq allows": 0.0013041355295566445, "microprocessor superscalar": 0.0012404295560070903, "removed except those": 0.0013041355295566445, "for the 8": 0.0009782454257061845, "pipelined processors a": 0.0011955560096688917, "although linearly it": 0.0013041355295566445, "workloads similar miss": 0.0013041355295566445, "4 threads": 0.004092839374362711, "and the ep": 0.013041355295566444, "analysis tools": 0.0006864302626648375, "architectures exploiting choice": 0.0013041355295566445, "tolerance performance loss": 0.0013041355295566445, "processors decoupling": 0.0012404295560070903, "and thus": 0.00019789855007288368, "improving": 0.0004961839737386142, "such": -0.002742943796512241, "for future growth": 0.0013041355295566445, "data": -0.004535782055565135, "penalized by the": 0.0011955560096688917, "reveals as expected": 0.0013041355295566445, "simultaneously active": 0.001919226619715217, "stress": 0.0004168108683508849, "39 38": 0.00197643175486235, "integer and": 0.0006014254748667176, "issue cycles": 0.0024808591120141807, "efficiency the large": 0.0013041355295566445, "stalls of": 0.0012404295560070903, "st": 0.0006404662200076936, "above mentioned": 0.0005881886013383744, "so": -0.002568026937842559, "ipc to": 0.0010683084581737416, "critical path delays": 0.0011955560096688917, "potential of multithreading": 0.0013041355295566445, "is reduced": 0.00037617782323326834, "by compiling": 0.0010683084581737416, "differences": 0.00015203797342404416, "misprediction": 0.0006527836531665186, "paper we have": 0.0004760377349439005, "course": 6.111317481994142e-05, "experiments": 6.175992701416869e-05, "networks has a": 0.0013041355295566445, "expect important synergistic": 0.0013041355295566445, "it as": 0.00039748133470135955, "scheduling mechanisms 30": 0.0013041355295566445, "divergence implies in": 0.0013041355295566445, "i count": 0.0012404295560070903, "cache latency varying": 0.0013041355295566445, "our model": 0.0004254522347344415, "future growth in": 0.0013041355295566445, "by partitioning": 0.0006606400039417734, "quite low": 0.0016763160571892086, "caches this": 0.0008959597907606632, "into": -0.003641617232521463, "renaming": 0.0013414856948436834, "per thread in": 0.0011955560096688917, "better exploit": 0.0009596133098576085, "of smt focused": 0.0013041355295566445, "strategies one": 0.000988215877431175, "slot and": 0.0007703117153324135, "non decoupled configurations": 0.003912406588669933, "little probability to": 0.0013041355295566445, "decoupling a multithreaded": 0.0013041355295566445, "of a multithreaded": 0.0011320253488558256, "for a huge": 0.0011955560096688917, "we implemented dynamic": 0.0013041355295566445, "of order which": 0.0013041355295566445, "cycle but less": 0.0013041355295566445, "is hardly performance": 0.0013041355295566445, "several decoupled": 0.0012404295560070903, "a high processor": 0.0013041355295566445, "full optimizations the": 0.0013041355295566445, "reported recently 21": 0.0013041355295566445, "bars the": 0.0009144577512718645, "taking advantage": 0.0006188698787303489, "hardware complexity": 0.0016312779561112954, "bus bandwidths2060100 number": 0.0013041355295566445, "experimental evaluation": 0.0005986910771703297, "ep depending": 0.0012404295560070903, "for spec fp95": 0.0013041355295566445, "wide data": 0.001131848109878394, "chip 2": 0.0012404295560070903, "alpha isa": 0.001131848109878394, "impact we": 0.001131848109878394, "seriously": 0.0006127493365946241, "processor by less": 0.0013041355295566445, "2 shows the": 0.0005094880830502837, "hardware context requirements": 0.002608271059113289, "lod events which": 0.0013041355295566445, "decoupled processor fetch": 0.0013041355295566445, "by true data": 0.0011955560096688917, "million": 0.0008299193789675446, "complexity it has": 0.0013041355295566445, "quite": 0.00010186389841360985, "slot four": 0.0012404295560070903, "of decoupling and": 0.005216542118226578, "we can conclude": 0.0005960949717773755, "per cycle like": 0.0013041355295566445, "a decentralized": 0.0008794067790303072, "which was": 0.0004042970700034842, "from figure 6": 0.0009432269954527143, "them are determined": 0.0011955560096688917, "stalls labelled": 0.0012404295560070903, "curves decoupling": 0.0012404295560070903, "need for": 0.00031916725722412294, "are many": 0.0003703059037898742, "instructions that": 0.0006158297128639705, "discarded offset we": 0.0013041355295566445, "independently of the": 0.0006231114389245203, "previous section each": 0.0011320253488558256, "8 issue": 0.0009596133098576085, "force both units": 0.0013041355295566445, "latency figure": 0.0009354213803174095, "on the": 1.4295364280283682e-05, "12 by following": 0.0013041355295566445, "one": -0.006790025558353133, "taken branch among": 0.0013041355295566445, "study of": 0.0014579834701098906, "in other": 0.00017811830790259042, "a subsequent": 0.0012028509497334352, "are nearly saturated": 0.0013041355295566445, "synergy of multithreading": 0.0013041355295566445, "available otherwise the": 0.0013041355295566445, "individual threads from": 0.0013041355295566445, "as issue widths": 0.0013041355295566445, "decoupled architecture": 0.027164354637081455, "structured": 0.0003957351406748616, "to provide": 0.000483978844668097, "obvious influence": 0.0012404295560070903, "2": 0, "filling issue slots": 0.0013041355295566445, "view of": 0.0003131360926179351, "decoupled architectures simultaneous": 0.0013041355295566445, "which differ": 0.000778399736517355, "there are obvious": 0.0010233700706253773, "structures": 0.00012789146712034453, "load and it": 0.0013041355295566445, "some dynamic scheduling": 0.0011955560096688917, "ratios depicted": 0.0012404295560070903, "each issuing instructions": 0.0013041355295566445, "the rest": 0.0004470222930563004, "much lower than": 0.0007991729233076996, "3 b fpppp": 0.0013041355295566445, "65 ipc is": 0.0013041355295566445, "whose latencies": 0.0012404295560070903, "greater demands on": 0.0013041355295566445, "access of structured": 0.0013041355295566445, "associative cache": 0.001423243241423902, "future": -3.267324616663952e-05, "6 threads to": 0.0013041355295566445, "to sustain a": 0.0013041355295566445, "since it": 0.00023618474931018317, "similarly to": 0.000540011492537935, "that aggressively extracts": 0.0013041355295566445, "threads2060100": 0.0011316709263921886, "processor instruction": 0.0010232098435906777, "always hit": 0.0010232098435906777, "like fpppp": 0.0012404295560070903, "saq": 0.0022633418527843773, "decode rename": 0.0010683084581737416, "high fraction": 0.0012404295560070903, "fetch prefetch cache": 0.0010519581420331493, "section 3 when": 0.0010233700706253773, "aside": 0.0004951567072263313, "simultaneous multithreading multiscalar": 0.0013041355295566445, "other to": 0.001423243241423902, "6 7": 0.0003674370350496251, "architecture where the": 0.0010233700706253773, "summarize our": 0.0006646615144283076, "take": -0.00015090097112114157, "implements a": 0.0005783182203570743, "and 4 cycles": 0.0011955560096688917, "first proposed for": 0.0011955560096688917, "this average": 0.0008794067790303072, "tomcatv su2cor hydro2d": 0.002608271059113289, "ep therefore": 0.0012404295560070903, "issue stage in": 0.0013041355295566445, "buffer": 0.0002806207162242326, "a different": 0.0006937883640275057, "it is really": 0.0009991933394075195, "we have also": 0.0009886860370210391, "computers multiscalar processors": 0.0011955560096688917, "memory latency few": 0.0013041355295566445, "we can observe": 0.0007416533743179605, "alternative for future": 0.0013041355295566445, "by identifying the": 0.0008795444875769765, "to summarize performance": 0.0013041355295566445, "6 a": 0.0010792915989860912, "6 c": 0.0011920032847253233, "6 b": 0.0015923081639568014, "average": 0.0003275267134842412, "higher density technologies": 0.0013041355295566445, "almost eliminated": 0.0024808591120141807, "2060100140average perceived i": 0.0013041355295566445, "decoupling and the": 0.0013041355295566445, "6 r": 0.0005759405018926745, "that determines the": 0.0008598689302616166, "superscalar design digital": 0.0013041355295566445, "3 for a": 0.0006865377525274533, "with the external": 0.0010519581420331493, "metric expresses the": 0.0013041355295566445, "atom": 0.001581385017213435, "with few threads": 0.0013041355295566445, "an 8 bytes": 0.0013041355295566445, "operands from memory": 0.0023911120193377835, "that determine its": 0.0010519581420331493, "be dispatched": 0.000988215877431175, "processor we": 0.0006528858582163334, "hardware cost and": 0.0010869386243451886, "m instructions": 0.0012404295560070903, "slow": 0.00023235359572324583, "processors an elementary": 0.0013041355295566445, "potential bottleneck in": 0.0011320253488558256, "which is related": 0.000890386214221099, "that is especially": 0.0011320253488558256, "and wave5 are": 0.0013041355295566445, "to the register": 0.0008795444875769765, "decoupling provides excellent": 0.0013041355295566445, "centralized out": 0.0012404295560070903, "miss l2 latency": 0.0013041355295566445, "influence on": 0.0006158297128639705, "superscalar microprocessor design": 0.0010519581420331493, "with similar cost": 0.0011955560096688917, "e the": 0.0001572260222635095, "rest of the": 0.0003653707160236657, "a lower hardware": 0.0013041355295566445, "greater than": 0.0007486456850933161, "simplistic": 0.0006069404737676433, "increasing hardware": 0.0010232098435906777, "program ilp because": 0.0013041355295566445, "have used": 0.0003703059037898742, "precise interrupts": 0.00197643175486235, "of dynamically": 0.0007229244277319147, "this way": 0.0002980310030122481, "reduce the performance": 0.0010869386243451886, "and turb3d but": 0.0013041355295566445, "architecture in order": 0.0010519581420331493, "are almost": 0.0016805767465508006, "the decoupled design": 0.0013041355295566445, "the average number": 0.0005320558591097482, "future growth": 0.0012404295560070903, "bandwidth becomes": 0.0012404295560070903, "this way all": 0.0009432269954527143, "of both techniques": 0.0010233700706253773, "where": -0.002479106100522538, "bus the average": 0.0013041355295566445, "kept precise": 0.0012404295560070903, "the fetch of": 0.0011955560096688917, "latency since": 0.0009596133098576085, "and 146": 0.0012404295560070903, "that of the": 0.0003992241106992752, "more pending misses": 0.0013041355295566445, "decoupled configuration needs": 0.0013041355295566445, "purpose we have": 0.0009991933394075195, "decoupling improving direct": 0.0013041355295566445, "streams are": 0.0008381580285946043, "is fed with": 0.0011320253488558256, "oriented to tolerate": 0.0013041355295566445, "the wasted throughput": 0.0013041355295566445, "memory and it": 0.0011955560096688917, "pending misses thus": 0.0013041355295566445, "of the restricted": 0.0010233700706253773, "compromise the": 0.0007869220451269916, "probability to get": 0.0011955560096688917, "the memory latency": 0.0036081156732170657, "that is data": 0.0011320253488558256, "mentioned decoupled mode": 0.0013041355295566445, "policy to": 0.0007482579447489478, "parallel instruction computing": 0.0013041355295566445, "words while the": 0.0013041355295566445, "to the ep": 0.002608271059113289, "fpppp more": 0.0012404295560070903, "thread it also": 0.0013041355295566445, "clock cycle": 0.0026115434328653334, "robin order similar": 0.0013041355295566445, "many": -0.0006929969904705926, "the ep cycle": 0.0013041355295566445, "latency perceived": 0.0037212886680212712, "s": -0.0030206265200313576, "perceived by": 0.0028062641409522288, "large amount": 0.0005580601468303181, "the required": 0.00033781113858346337, "the proposed": 0.0003484778668639958, "stage memory": 0.001131848109878394, "complex issue mechanisms": 0.0013041355295566445, "scalar architectures": 0.001131848109878394, "runs on a": 0.0008123059514313742, "cycles their": 0.0012404295560070903, "5 ap left": 0.0013041355295566445, "very low so": 0.0013041355295566445, "formed by the": 0.000699481032693759, "of the main": 0.000524961982069014, "pending line we": 0.0013041355295566445, "it is also": 0.0007431448076944873, "combines": 0.0005939636771715345, "hardware chip area": 0.0013041355295566445, "it is very": 0.0005567410055573776, "disabled second the": 0.0013041355295566445, "to identify the": 0.0005320558591097482, "the wm": 0.0024808591120141807, "for the decoupled": 0.0011320253488558256, "to outstanding": 0.0012404295560070903, "they saturate": 0.0012404295560070903, "combined": 0.00015944897570576393, "latency caused": 0.001131848109878394, "programs while that": 0.0013041355295566445, "emerging epic explicitly": 0.0013041355295566445, "enable": 0.00022275023392292906, "conclusions can": 0.0016763160571892086, "to hide high": 0.0013041355295566445, "the processor throughput": 0.0011955560096688917, "with a different": 0.00065553203352479, "formed": 0.00018432543262060573, "that determines": 0.0006349871161654726, "observe": 5.547708515796525e-05, "consist of": 0.0003497719469427444, "requires just 3": 0.0013041355295566445, "whether lockup free": 0.0013041355295566445, "be the": 7.013017912643532e-05, "each can lose": 0.0013041355295566445, "and evaluates the": 0.0010519581420331493, "and 98": 0.000988215877431175, "store is immediately": 0.0013041355295566445, "mgrid": 0.0036438826544007616, "ep is starved": 0.0013041355295566445, "caches in": 0.0007626155834569682, "single threaded": 0.0008054772610937835, "result since having": 0.0013041355295566445, "hardly performance degraded": 0.002608271059113289, "perceived i load": 0.0013041355295566445, "see figure 3": 0.0005824502692284676, "1 cycle to": 0.0011955560096688917, "and produces longer": 0.0013041355295566445, "38 19": 0.001131848109878394, "that influence the": 0.0009597635781491616, "cache notice": 0.0012404295560070903, "lower than the": 0.0006717006715548712, "be removed": 0.000946757171919709, "curves decoupling makes": 0.0013041355295566445, "context multithreaded": 0.0012404295560070903, "by looking": 0.0005580601468303181, "binary": 0.0001105540485484186, "trace driven": 0.0007010651818104263, "to 4 instructions": 0.0010869386243451886, "of conditional": 0.0005933556832385617, "multithreading through": 0.001131848109878394, "latter fact suggests": 0.0013041355295566445, "5000 m": 0.0012404295560070903, "su2cor wave5": 0.0012404295560070903, "known as": 0.00033418030104227287, "an initial": 0.00032538269871164744, "10 million instructions": 0.0011955560096688917, "breakdown": 0.000978853478354794, "identical runs on": 0.0013041355295566445, "cycles the simulations": 0.0013041355295566445, "reduces the hardware": 0.0023911120193377835, "for threads moreover": 0.0013041355295566445, "them without any": 0.0013041355295566445, "it the": 0.0007479086843903048, "16 bytes per": 0.0010869386243451886, "this phase has": 0.0013041355295566445, "with a decoupled": 0.0013041355295566445, "fully pipelined functional": 0.0013041355295566445, "6 b latency": 0.0013041355295566445, "ilp because data": 0.0013041355295566445, "su2cor hydro": 0.0012404295560070903, "customized": 0.0005271283390711449, "a 2 bit": 0.000890386214221099, "between the speeds": 0.0011955560096688917, "the ep store": 0.0013041355295566445, "compiler to": 0.0012084128005141373, "about the": 0.00015983793331392457, "to be the": 0.00030316459099163825, "has a significant": 0.0008343056950813626, "ep providing the": 0.0013041355295566445, "and it runs": 0.0013041355295566445, "by incorporating similar": 0.0013041355295566445, "units because each": 0.0013041355295566445, "being": -0.0003648825250198846, "reads up to": 0.0013041355295566445, "experiments that illustrate": 0.0011320253488558256, "multithreading 37": 0.0012404295560070903, "a simulation study": 0.001919527156298323, "rest": 0.00012505638283459434, "instruction stream": 0.0030504623338278728, "the ep were": 0.0013041355295566445, "instruction window this": 0.0013041355295566445, "per cycle but": 0.0011955560096688917, "paradigms a multithreaded": 0.0013041355295566445, "multiple instruction stream": 0.0011320253488558256, "wait operand": 0.011163866004063812, "of thread level": 0.0013041355295566445, "contexts each issuing": 0.0013041355295566445, "units to": 0.0014125127623350086, "level parallelism multiple": 0.0013041355295566445, "performance by": 0.0010509190640453291, "order within": 0.0010232098435906777, "stream which": 0.0009354213803174095, "execute processing unit": 0.0013041355295566445, "features while": 0.0010683084581737416, "detail of the": 0.0009432269954527143, "so that the": 0.0003007753819948573, "9 include": 0.0012404295560070903, "by the lack": 0.0009991933394075195, "traffic": 0.00028248254461576153, "similar cost it": 0.0013041355295566445, "high miss latencies": 0.0013041355295566445, "latency the average": 0.0011320253488558256, "priorities among them": 0.0013041355295566445, "of decoupled": 0.0032049253745212248, "be hidden": 0.0007959283148397349, "load miss produces": 0.0013041355295566445, "the mutual": 0.0006606400039417734, "ability of the": 0.0021406875173128606, "are many more": 0.0009782454257061845, "study state that": 0.0013041355295566445, "cycles idle wait": 0.0013041355295566445, "experiments were carried": 0.0009020289183042664, "discarded": 0.0003377582564390389, "of both paradigms": 0.0011320253488558256, "10 benchmarks with": 0.0013041355295566445, "a dynamic scheduling": 0.0009782454257061845, "subsequent load miss": 0.0013041355295566445, "memory access architecture": 0.0011320253488558256, "beyond the": 0.0004017112881831976, "65": 0.0005575491519952629, "configurations notice": 0.0012404295560070903, "in their analysis": 0.0011320253488558256, "conditional": 0.0007015928421942342, "operations that": 0.0005254595320226646, "each benchmark after": 0.0013041355295566445, "stream into a": 0.0011320253488558256, "performance 13571 l2": 0.0013041355295566445, "the latency": 0.005898784182296491, "behaviour of the": 0.0006745605734515554, "access stream": 0.0010232098435906777, "partitioning as": 0.0008507471431899546, "8 instructions": 0.000988215877431175, "memories": 0.0004633375492059999, "more throughput": 0.0010232098435906777, "count far": 0.0012404295560070903, "multithreading supplies": 0.0012404295560070903, "width and clock": 0.0013041355295566445, "refer": 4.0839755924073066e-06, "it has a": 0.0005012430510775969, "integer and fp": 0.0013041355295566445, "architecture which": 0.0008507471431899546, "retains": 0.00046577602612896525, "applying full optimizations": 0.0013041355295566445, "load miss latency": 0.01018822813970243, "ratios": 0.002398934246167409, "introduces a": 0.0005220107162986385, "this information": 0.0003440151209231595, "to integer": 0.0008156389780556477, "execute decoupling a": 0.0013041355295566445, "than 79 for": 0.0013041355295566445, "reached due": 0.0012404295560070903, "so called": 0.0003885046671786491, "a dec alphastation": 0.0011955560096688917, "1 26 7": 0.0013041355295566445, "it depends": 0.0005881886013383744, "succeeds in hiding": 0.0013041355295566445, "significantly reduces": 0.0007703117153324135, "ipc since with": 0.0013041355295566445, "of parallelism": 0.0024057018994668704, "register fetch": 0.0012404295560070903, "decoupled processor instruction": 0.0013041355295566445, "4 instructions per": 0.0010869386243451886, "instructions are": 0.0006070355012412252, "figure 4 that": 0.0009991933394075195, "of issue": 0.003741685521269638, "cycles ep": 0.0012404295560070903, "multithreading may": 0.0012404295560070903, "reducing the number": 0.0006169333973096268, "have shown": 0.0002802015869774404, "epic explicitly parallel": 0.0011955560096688917, "by overlapping": 0.0007626155834569682, "register map": 0.0010683084581737416, "their largest available": 0.0013041355295566445, "best features while": 0.0013041355295566445, "swim su2cor hydro": 0.0013041355295566445, "assessment of it": 0.0013041355295566445, "it is greater": 0.0009782454257061845, "the restricted ability": 0.0013041355295566445, "slippage of the": 0.0013041355295566445, "exploiting thread level": 0.002608271059113289, "a common": 0.0002945422195494793, "main arguments for": 0.0013041355295566445, "effectiveness of this": 0.0007991729233076996, "and each": 0.0005467397674776425, "the multithreading": 0.0024808591120141807, "would they saturate": 0.0013041355295566445, "technologies": 0.00035299016702010426, "disabled i": 0.001131848109878394, "with": 0, "memory systems": 0.0006158297128639705, "decoupling to a": 0.0013041355295566445, "a program decouples": 0.0013041355295566445, "with the dec": 0.0011955560096688917, "multiple execution streams": 0.0013041355295566445, "prediction strategies a": 0.0013041355295566445, "ep cycle count": 0.0013041355295566445, "miss latencies where": 0.0013041355295566445, "cycle to cycles": 0.0013041355295566445, "ap to execute": 0.0013041355295566445, "depicted in figure": 0.0011024623907878936, "certain": -8.26341718254293e-05, "these latencies their": 0.0013041355295566445, "an": 0, "ap": 0.010176242066341766, "as": 0, "described in section": 0.0003562073046792395, "at": -0.009053367411137509, "execute architectures": 0.0012404295560070903, "several prefetching": 0.0010683084581737416, "we have classified": 0.0011955560096688917, "f77 is": 0.0012404295560070903, "of a reorder": 0.0013041355295566445, "decoupling to": 0.0012404295560070903, "graduate": 0.0005343214965839589, "memory operations that": 0.0011320253488558256, "the detail of": 0.0009782454257061845, "its impact we": 0.0013041355295566445, "a pending": 0.0008959597907606632, "programs the": 0.0004610050069150525, "7 29": 0.0008054772610937835, "for a full": 0.0008598689302616166, "instructions to implement": 0.0011955560096688917, "building customized program": 0.0009782454257061845, "configurations fourth multithreading": 0.0013041355295566445, "e scaling": 0.001131848109878394, "trading issue": 0.0012404295560070903, "could also": 0.0004881002003767862, "to be penalized": 0.0013041355295566445, "a near peak": 0.0013041355295566445, "ap registers the": 0.0013041355295566445, "sustain a high": 0.0013041355295566445, "removed simultaneous multithreading": 0.0013041355295566445, "operations that cross": 0.0013041355295566445, "wasted issue slots": 0.003912406588669933, "effect they": 0.0009354213803174095, "parallelism": 0.003205626591201302, "restricted": 9.046354663630494e-05, "with 12 threads": 0.002608271059113289, "and apsi": 0.001131848109878394, "to exploit": 0.0021223940651380444, "original": -8.506959177339058e-05, "fetch dispatch": 0.0010232098435906777, "busy in": 0.0009144577512718645, "19 14 but": 0.0013041355295566445, "surprising our": 0.0012404295560070903, "caused": 0.0016363426081722314, "parallelism exploited": 0.0010683084581737416, "68 ipc to": 0.0013041355295566445, "when l2 latency": 0.0013041355295566445, "overlapping it": 0.001131848109878394, "proposed for early": 0.0013041355295566445, "causes": 0.0005123188897179615, "for integer execution": 0.0023911120193377835, "cache latency": 0.0010232098435906777, "both with": 0.0006384119999852388, "files one in": 0.0013041355295566445, "17 modelled": 0.0012404295560070903, "tr": 0, "strike at the": 0.0013041355295566445, "to": 0, "the base memory": 0.0013041355295566445, "than 4": 0.0006349871161654726, "than 3": 0.0018211065037236757, "than 2": 0.0004708321081440783, "than 1": 0.0003925308540415473, "applu and": 0.001131848109878394, "are active": 0.0006454870603977338, "branch history table": 0.0010233700706253773, "2 sources": 0.0009596133098576085, "the 10": 0.0012699742323309452, "therefore directly concerned": 0.0013041355295566445, "2 68 ipc": 0.0013041355295566445, "thread using": 0.0010683084581737416, "maf of": 0.0012404295560070903, "behavior of the": 0.00042070308015414046, "analyze its": 0.0008054772610937835, "cycles the": 0.0017880049270879849, "the performance degradation": 0.0009020289183042664, "than a": 0.0005317445620143434, "instructions also used": 0.0013041355295566445, "large": -0.000512133757279735, "being disambiguated": 0.0012404295560070903, "phase has not": 0.0013041355295566445, "small": -0.0006404827575469046, "swim su2cor": 0.0010683084581737416, "with some extensions": 0.0011955560096688917, "workloads": 0.000489426739177397, "ap left and": 0.0013041355295566445, "this data is": 0.000890386214221099, "of the programs": 0.0014662210394318636, "past": 0.00021560126424893905, "is the reduced": 0.0010869386243451886, "620 decoupling integer": 0.0013041355295566445, "pass": 0.00019919156764152673, "for copying": 0.0009144577512718645, "cycle to": 0.001372860525329675, "those of section": 0.0010869386243451886, "mechanism is enabled": 0.0013041355295566445, "programs while": 0.0008959597907606632, "clock": 0.0026818591337121256, "used to": 5.0349714126735924e-05, "section": -0.010041208215291853, "the store load": 0.002264050697711651, "computer an evaluation": 0.0013041355295566445, "ep there are": 0.0013041355295566445, "the saq": 0.0024808591120141807, "determine its performance": 0.0011955560096688917, "progressively putting": 0.0012404295560070903, "latency hiding": 0.009091478914018982, "memory systems for": 0.0011320253488558256, "multithreading mechanism": 0.0012404295560070903, "full": -3.0861199907229145e-05, "additional latency tolerance": 0.0013041355295566445, "branch history": 0.0008381580285946043, "memory instructions": 0.0016763160571892086, "of the base": 0.0006928788631097357, "hidden miss": 0.0012404295560070903, "forwd none": 0.0012404295560070903, "is greater than": 0.0014203581405538323, "figure 5 shows": 0.0005445913084507561, "other alternative": 0.0009354213803174095, "uses decoupled": 0.0010683084581737416, "experimental framework": 0.0009354213803174095, "experience": 0.00018622167609170888, "effectiveness multithreading": 0.0012404295560070903, "disambiguated against all": 0.0013041355295566445, "the cause": 0.0006567163579032665, "follow different": 0.001131848109878394, "from achieving": 0.0010232098435906777, "are 1 cycle": 0.0011320253488558256, "either statically": 0.0010683084581737416, "processors structured memory": 0.0013041355295566445, "structural hazard": 0.0010683084581737416, "5 6": 0.0003005586943556874, "to cycles reduces": 0.0013041355295566445, "the disordered": 0.0012404295560070903, "file reg file": 0.0011320253488558256, "buffering structures": 0.0012404295560070903, "stores are": 0.0008794067790303072, "architecture s": 0.0008794067790303072, "latency from": 0.0017919195815213264, "improvements especially": 0.0012404295560070903, "vlsi": 0.00031911729365849607, "bars the ap": 0.0013041355295566445, "misses since": 0.0008794067790303072, "bus bandwidth becomes": 0.0013041355295566445, "the slope of": 0.0007602498697539497, "6": -0.01691237454582434, "present first": 0.0012404295560070903, "renaming map table": 0.0013041355295566445, "compiling the": 0.0008264980830926347, "more": -0.009916424402090151, "kept precise by": 0.0013041355295566445, "a vlsi decoupled": 0.0013041355295566445, "this paper figure": 0.0009991933394075195, "decoupled architectures the": 0.0013041355295566445, "base decoupled architecture": 0.0013041355295566445, "level parallelism the": 0.0010519581420331493, "bus bandwidths of": 0.0013041355295566445, "tested": 0.0001665820464303288, "latency case": 0.0024808591120141807, "if it": 0.00015406086003613587, "avoids any duplication": 0.0013041355295566445, "rr 2 8": 0.0013041355295566445, "architecture 4": 0.001870842760634819, "compete for": 0.0023877849445192046, "duplication that": 0.001131848109878394, "latency is": 0.0035139890922240733, "is really": 0.0005986910771703297, "execute architecture": 0.0037212886680212712, "was generated by": 0.000890386214221099, "due to": 0.0005649384724060514, "latency in": 0.0014125127623350086, "slots when varying": 0.0013041355295566445, "write back policy": 0.0011320253488558256, "consecutive instructions per": 0.0013041355295566445, "of threads1030507090": 0.0024808591120141807, "wave5": 0.004026755844243891, "concurrent execution of": 0.0009432269954527143, "threads1357ipc 8 bytes": 0.0013041355295566445, "dispatch rename": 0.0012404295560070903, "when l2 memory": 0.0013041355295566445, "we assume an": 0.0007652595935481153, "information": -0.00020658920722627864, "feature may become": 0.0013041355295566445, "can occur between": 0.0010519581420331493, "and memory": 0.0008879027689184489, "of it that": 0.0009991933394075195, "ep is": 0.0010232098435906777, "branches however": 0.0010232098435906777, "the instruction stream": 0.001919527156298323, "wide data bus": 0.0013041355295566445, "to sustain": 0.0017588135580606143, "design digital": 0.000988215877431175, "is very effective": 0.0008423758459399276, "architecture and": 0.0013585183814365661, "mechanism and": 0.0006567163579032665, "driven simulator": 0.0007869220451269916, "combines these": 0.001131848109878394, "1357ipc 4": 0.0012404295560070903, "is fetched or": 0.0013041355295566445, "processors structured": 0.0012404295560070903, "slope of the": 0.0007929931932651771, "are replicated": 0.0008381580285946043, "structures so that": 0.0011955560096688917, "100 m": 0.0012404295560070903, "pipelined functional units": 0.0011320253488558256, "register": 0.003575812178282834, "features su2cor wave5": 0.0013041355295566445, "external bus bandwidth": 0.002608271059113289, "the two": 6.751163517545241e-05, "and queues": 0.0009354213803174095, "keep growing their": 0.0013041355295566445, "ep can consume": 0.0013041355295566445, "copying data from": 0.0011955560096688917, "hazard depends": 0.0012404295560070903, "issue up": 0.0020464196871813555, "to keep the": 0.0005357187268151198, "during 2": 0.001131848109878394, "decoupled design": 0.0012404295560070903, "latencies they are": 0.0011955560096688917, "reg files": 0.0024808591120141807, "full simultaneous": 0.0012404295560070903, "considerable amount of": 0.0007870452712536949, "of decoupled access": 0.0013041355295566445, "its": -0.0071509001060181335, "1 architecture": 0.0008644273078701857, "instruction parallelism available": 0.0013041355295566445, "microprocessor tr": 0.0010683084581737416, "21 41 they": 0.0013041355295566445, "extent those of": 0.0013041355295566445, "up to 2": 0.0008193047970919855, "up to 4": 0.0027847926337712433, "bypass": 0.0005959083421681777, "up to 6": 0.0010519581420331493, "as follows section": 0.0004602827124280832, "since having": 0.001131848109878394, "between register operands": 0.002608271059113289, "performance and memory": 0.0010233700706253773, "is based": 0.00030355426872963944, "are in": 0.00020222549473789895, "atom designing the": 0.0013041355295566445, "mips r10000 to": 0.0011955560096688917, "propose": 9.243785637129962e-05, "floating point resources": 0.002264050697711651, "units busy and": 0.0013041355295566445, "effectiveness of": 0.002764926047361167, "threads effectively reduces": 0.0013041355295566445, "important synergistic effects": 0.0013041355295566445, "of the issue": 0.0009597635781491616, "the future out": 0.0013041355295566445, "with 64": 0.0007482579447489478, "buffering": 0.0004980955781446229, "during a": 0.0004304005912822681, "some experiments similar": 0.0013041355295566445, "modelled cycle by": 0.0013041355295566445, "always": -0.00029840472917873237, "to schedule integer": 0.0013041355295566445, "concatenating the": 0.000778399736517355, "units we call": 0.0013041355295566445, "varying the number": 0.0008508803638512747, "found": -0.0003237166516232614, "issue mechanisms and": 0.0013041355295566445, "in the above": 0.00041632203786733666, "by compiling the": 0.0011955560096688917, "without any": 0.0007966390881793371, "both streams": 0.0010683084581737416, "approximation introduces a": 0.0013041355295566445, "stream computer an": 0.0013041355295566445, "reduce": -6.925085835737283e-05, "of these": 0.00024825739447028965, "different traces corresponding": 0.0013041355295566445, "really": 0.0002697681765236234, "data memory systems": 0.0011955560096688917, "similar performance with": 0.0011955560096688917, "to 4 secondary": 0.0013041355295566445, "other overlapped causes": 0.0013041355295566445, "misses": 0.004749052263594005, "8 issue slots": 0.0013041355295566445, "stalls due to": 0.0009782454257061845, "or slippage may": 0.0013041355295566445, "write back stage": 0.0011955560096688917, "negative impact": 0.002552241429569864, "the rest of": 0.000616756350964616, "an efficient algorithm": 0.0006339606437457524, "scaling at a": 0.002608271059113289, "their transistors": 0.0012404295560070903, "schemes the": 0.0005986910771703297, "6 c contribution": 0.0013041355295566445, "a higher number": 0.0009782454257061845, "hide the latency": 0.0009991933394075195, "register files are": 0.0010233700706253773, "up to the": 0.0005512311953939468, "active threads": 0.0009354213803174095, "the cache conflicts": 0.0011955560096688917, "without any specific": 0.0011955560096688917, "greater issue widths": 0.002608271059113289, "demands on the": 0.001919527156298323, "and clock speed": 0.0013041355295566445, "removed except": 0.0012404295560070903, "i load miss": 0.0013041355295566445, "slots so": 0.001131848109878394, "architecture model the": 0.0013041355295566445, "independent instructions to": 0.002608271059113289, "a high fraction": 0.0013041355295566445, "per pending line": 0.0013041355295566445, "identical runs": 0.001131848109878394, "to the causes": 0.0013041355295566445, "4 scheme": 0.0010683084581737416, "is on": 0.0003584012632593514, "major": 0.0006357733184297104, "memory latencies": 0.0067052642287568345, "decoupling is a": 0.0013041355295566445, "from memory notice": 0.0013041355295566445, "decoupled 4 t": 0.0013041355295566445, "cycle reducing": 0.0012404295560070903, "number": -0.011717428508752358, "in superscalar": 0.001870842760634819, "dynamically the instruction": 0.0013041355295566445, "6 a that": 0.0011955560096688917, "31 direct mapped": 0.0013041355295566445, "latency hiding potential": 0.002608271059113289, "three different external": 0.0013041355295566445, "with the atom": 0.0011955560096688917, "differ": 0.00017319298075510134, "not benefit from": 0.0010233700706253773, "introduction": -0.001023049666720986, "decoupled t": 0.0024808591120141807, "similarly to the": 0.0007290047728253074, "forwarded to it": 0.0011955560096688917, "is really doing": 0.0011955560096688917, "implements": 0.000289127408390004, "the instructions can": 0.0013041355295566445, "number of threads1357ipc": 0.003912406588669933, "and we": 0.00014417730195149842, "showed that": 0.00032538269871164744, "several decoupled architectures": 0.0013041355295566445, "the instructions": 0.002463318851455882, "the 10 traces": 0.0013041355295566445, "bus bandwidth": 0.003657831005087458, "complement each": 0.0030696295307720335, "studies of smt": 0.0013041355295566445, "have measured the": 0.0018040578366085329, "by adding": 0.0006671631462383872, "our study": 0.0015362070805081073, "has a cost": 0.0009782454257061845, "if there": 0.0001830966559005358, "renaming map": 0.0012404295560070903, "issue slots breakdown": 0.0013041355295566445, "much simpler": 0.000562352165943168, "decoupled 4": 0.0012404295560070903, "determined": -4.708804035797613e-05, "l2 latencies": 0.0024808591120141807, "decoupled 3": 0.0024808591120141807, "architecture exploiting": 0.0024808591120141807, "performance see figure": 0.0011320253488558256, "data is": 0.0003440151209231595, "cycle latency plus": 0.0013041355295566445, "for the": 0.0, "but less than": 0.0009991933394075195, "provides the motivation": 0.0011320253488558256, "we analyze": 0.0009149171611490664, "dec compiler applying": 0.0013041355295566445, "a average perceived": 0.0013041355295566445, "ups are obtained": 0.0013041355295566445, "recently either in": 0.0013041355295566445, "the hidden miss": 0.0013041355295566445, "the program ilp": 0.0013041355295566445, "and issue": 0.0038130779172848408, "also": -0.016368794667535776, "that instructions from": 0.0013041355295566445, "threads1357ipc": 0.0033950127791765664, "powerful dynamic scheduling": 0.0013041355295566445, "to exploit parallelism": 0.0009782454257061845, "is usually": 0.00030311712510922213, "into a data": 0.0009432269954527143, "taking advantage of": 0.0006865377525274533, "order design": 0.0012404295560070903, "approaches to": 0.0003732189844719734, "2 show": 0.0006818342955390528, "the renaming": 0.0008644273078701857, "threaded decoupled processor": 0.0013041355295566445, "a trace": 0.0006042064002570686, "simulator is": 0.000735088600279925, "context reduction": 0.0012404295560070903, "issue slot": 0.0032049253745212248, "event a": 0.000711621620711951, "on their": 0.0003941662545487559, "cache notice that": 0.0013041355295566445, "cache are": 0.000778399736517355, "moreover higher density": 0.0013041355295566445, "and multithreading complement": 0.0013041355295566445, "sometimes": 0.0001262091930461672, "architectures simultaneous": 0.0012404295560070903, "by a memory": 0.0010869386243451886, "a degenerated version": 0.0013041355295566445, "the results depicted": 0.0013041355295566445, "several bus bandwidths": 0.0013041355295566445, "have analized the": 0.0013041355295566445, "architecture computers multiscalar": 0.0013041355295566445, "is included and": 0.0013041355295566445, "for our proposed": 0.0010869386243451886, "the instruction parallelism": 0.0013041355295566445, "time in their": 0.0011320253488558256, "each individual": 0.0005344051542474291, "degraded": 0.0026011551660867593, "entries of the": 0.0006717006715548712, "impact": 0.0013276070349308887, "be removed simultaneous": 0.0013041355295566445, "complexity of dynamically": 0.0011955560096688917, "the first 10": 0.0009782454257061845, "fourth bar in": 0.0013041355295566445, "threads also": 0.001131848109878394, "order to reduce": 0.0006252240695968683, "l2 cache": 0.001434346237831682, "factor": 3.132030737257615e-05, "new standard hp": 0.0013041355295566445, "less extent": 0.0012404295560070903, "to the obvious": 0.0010233700706253773, "st ld hazard": 0.0013041355295566445, "cycles 51525 average": 0.0013041355295566445, "good decoupling": 0.0012404295560070903, "epic explicitly": 0.001131848109878394, "dependent": 6.868995422991933e-05, "smt processors": 0.0010683084581737416, "decoupling number of": 0.0013041355295566445, "is closely related": 0.0006408364943711638, "context requirements we": 0.0013041355295566445, "enough amounts of": 0.0013041355295566445, "suite 33": 0.0012404295560070903, "adapts": 0.0005202310332173518, "interrupts in pipelined": 0.002264050697711651, "keep functional units": 0.0013041355295566445, "bytes": 0.0015681399770678724, "and third": 0.0005237262750068342, "is slightly longer": 0.0013041355295566445, "entries of": 0.0004909181487285345, "are scaled up": 0.0011320253488558256, "set": -0.0018039939768192195, "1 experimental": 0.0007229244277319147, "strategies one of": 0.0013041355295566445, "with the full": 0.0007757791664440032, "elementary processor architecture": 0.002608271059113289, "31 speed up": 0.0013041355295566445, "two units": 0.001131848109878394, "tocycle latency figure": 0.0013041355295566445, "built by": 0.0006606400039417734, "source of wasted": 0.0013041355295566445, "data the effectiveness": 0.0011955560096688917, "ep right issue": 0.0013041355295566445, "cache misses": 0.000571285616180762, "hit in an": 0.0013041355295566445, "1357ipc 4 t": 0.0013041355295566445, "ep to": 0.0030696295307720335, "decoupling events": 0.0012404295560070903, "performance loss with": 0.0011955560096688917, "similar to": 0.0003355654185862956, "less than those": 0.0009020289183042664, "mode sharing": 0.0012404295560070903, "faster with": 0.0008644273078701857, "of dynamically scheduled": 0.0011955560096688917, "a higher": 0.0010454336005919875, "time schemes": 0.001131848109878394, "available": -0.0002581396949353105, "is used this": 0.0008056033928290001, "proportionally to": 0.0016763160571892086, "determine the": 0.00021528262202521672, "into two the": 0.0011955560096688917, "64 cycles if": 0.0013041355295566445, "that study": 0.0008794067790303072, "interface": 0.0001630328545441705, "on the ep": 0.0013041355295566445, "decoupling are two": 0.0013041355295566445, "networks involved": 0.001131848109878394, "are interested in": 0.0008830211843060977, "21264 sets new": 0.0010869386243451886, "than 2 percent": 0.0011955560096688917, "and reveals": 0.0010232098435906777, "each thread using": 0.0013041355295566445, "schemes reported in": 0.0013041355295566445, "windows because these": 0.0013041355295566445, "benefits to": 0.0009596133098576085, "improves": 0.00020052189190076144, "microprocessor tr a": 0.0013041355295566445, "performance drops": 0.0009596133098576085, "the chosen": 0.0005153182121251134, "be addressed with": 0.0011320253488558256, "process these": 0.000735088600279925, "multithreading and access": 0.002608271059113289, "the past decade": 0.0008266275065318913, "load": 0.005164043439340193, "register renaming map": 0.0013041355295566445, "2k entry": 0.0010232098435906777, "others": 7.731002732198761e-05, "corresponds": -1.0894378803881531e-05, "they have a": 0.0007416533743179605, "except": -7.502781128062048e-05, "adding decoupling to": 0.0013041355295566445, "wasted cycles": 0.0024808591120141807, "similar speculation and": 0.0013041355295566445, "latency may": 0.0009596133098576085, "first taken": 0.001131848109878394, "ep to 8": 0.0013041355295566445, "processor fetch": 0.0012404295560070903, "provided by decoupling": 0.0013041355295566445, "well known this": 0.0010869386243451886, "same length": 0.0006567163579032665, "for building": 0.0005497957474293128, "effect of l2": 0.0011955560096688917, "fragment starting": 0.001131848109878394, "quadratically with": 0.0009596133098576085, "like that of": 0.0009020289183042664, "evaluation the multithreaded": 0.0013041355295566445, "a physical register": 0.0010233700706253773, "remark": 0.00020727176772740604, "cannot be": 0.000150074134256682, "tomasulo s": 0.0012404295560070903, "cost and": 0.000474666051829923, "architecture see figure": 0.0013041355295566445, "evaluates the": 0.0005783182203570743, "latter fact": 0.0017919195815213264, "future this": 0.000988215877431175, "we analyze its": 0.0011955560096688917, "budget": 0.0005855731666675839, "number of threads2060100": 0.0013041355295566445, "25 the dispatch": 0.0013041355295566445, "average load miss": 0.002264050697711651, "can conclude": 0.0005120690268360358, "execution time becomes": 0.0013041355295566445, "reg file reg": 0.0011320253488558256, "misses are similar": 0.0013041355295566445, "robin": 0.0005010861183753183, "scheme mostly": 0.0012404295560070903, "be more clearly": 0.0011955560096688917, "bus bandwidths": 0.0024808591120141807, "the decoupled configurations": 0.0013041355295566445, "increases in": 0.0010995914948586257, "compete for issue": 0.0013041355295566445, "version of our": 0.0007290047728253074, "decoupled multithreaded": 0.004961718224028361, "superscalar microprocessor": 0.002552241429569864, "a ipc": 0.0010683084581737416, "a decoupling": 0.0010683084581737416, "a system for": 0.0006015196536131734, "some extensions it": 0.0013041355295566445, "bytes cycle bandwidth": 0.0013041355295566445, "that this phase": 0.0013041355295566445, "important factors": 0.0008644273078701857, "to the maf": 0.0013041355295566445, "5 6 7": 0.0006504836064802605, "performance by the": 0.0018292018970790475, "41 they follow": 0.0013041355295566445, "are integer": 0.0008054772610937835, "enabled less": 0.0012404295560070903, "is first characterized": 0.0013041355295566445, "miss the": 0.000677366170160215, "first proposed": 0.000711621620711951, "perceived miss latencies": 0.0013041355295566445, "after skipping an": 0.0013041355295566445, "recent": 5.0341832205300926e-05, "the addition of": 0.0010106308962095755, "fetch and dispatch": 0.0021039162840662986, "microarchitecture which": 0.0024808591120141807, "execute and": 0.0007552748633928414, "perceived fp": 0.0012404295560070903, "2 right": 0.0008054772610937835, "types i": 0.0009144577512718645, "hidden the": 0.0009596133098576085, "system since one": 0.0011955560096688917, "data and": 0.000315308729166581, "decoupled non": 0.0037212886680212712, "on chip": 0.0018211065037236757, "allow them to": 0.000890386214221099, "incorporate techniques": 0.0010232098435906777, "decentralized": 0.0005855731666675839, "hidden efficiently tomcatv": 0.0013041355295566445, "decoupled number": 0.0012404295560070903, "an excellent memory": 0.0013041355295566445, "table with a": 0.0010519581420331493, "analysis suggest": 0.0012404295560070903, "conclusions": 4.765839830542611e-05, "it can": 0.0004733180546493922, "corresponding to": 0.0001711012307017168, "run only": 0.0009144577512718645, "terms of critical": 0.0011955560096688917, "input": -4.662405195926721e-05, "the necessary": 0.0003949894353373096, "are hardly": 0.0008381580285946043, "bus bandwidth on": 0.0013041355295566445, "the combined": 0.0004981735639874513, "demands": 0.0008084675598347694, "8 configurations notice": 0.0013041355295566445, "performance without": 0.0009144577512718645, "are therefore": 0.0005344051542474291, "number of contexts": 0.0009432269954527143, "from different contexts": 0.0011955560096688917, "ds architecture improving": 0.0013041355295566445, "d": -0.0005899818696301187, "continue": 0.0001900514177073697, "other conclusions can": 0.0013041355295566445, "are replicated for": 0.0013041355295566445, "schemes reported": 0.0012404295560070903, "individual threads figure": 0.0013041355295566445, "window length": 0.000988215877431175, "the increase": 0.0010241380536720715, "mechanisms and": 0.0014577812679700682, "disabled i e": 0.0011955560096688917, "have also": 0.0010061496038710678, "architecture experiences performance": 0.0013041355295566445, "3 5 ipc": 0.0013041355295566445, "simplistic scheme mostly": 0.0013041355295566445, "to four": 0.0006251261794967279, "7 8": 0.0003739543421951524, "for this purpose": 0.0005272934278087182, "means of": 0.0006530672502336651, "produces a higher": 0.0011955560096688917, "and write back": 0.0010869386243451886, "replicated for each": 0.0011955560096688917, "manual the multicluster": 0.0013041355295566445, "simpler structures than": 0.0013041355295566445, "cycle number": 0.001131848109878394, "instructions as": 0.0007482579447489478, "bandwidth which": 0.0008794067790303072, "mechanisms as it": 0.0013041355295566445, "memory bandwidth which": 0.0013041355295566445, "prediction scheme based": 0.0013041355295566445, "true data dependences": 0.0023911120193377835, "capable of filling": 0.0013041355295566445, "by": 0, "event a loss": 0.0013041355295566445, "individual thread is": 0.003912406588669933, "the perceived latency": 0.002608271059113289, "latency and bandwidth": 0.0009432269954527143, "7 a": 0.0008356180973470671, "7 b": 0.0012028509497334352, "only accelerate the": 0.0013041355295566445, "illustrate how decoupling": 0.0013041355295566445, "that l1": 0.0010683084581737416, "show the effects": 0.0009146009485395237, "due to bus": 0.0011320253488558256, "architecture 26": 0.0012404295560070903, "in an infinite": 0.000890386214221099, "the increasing number": 0.0009597635781491616, "this code": 0.0005807307992710011, "other dependent": 0.0010683084581737416, "to the ap": 0.002264050697711651, "appropriate": -8.121982195852869e-05, "the chip area": 0.0010233700706253773, "memory latency this": 0.0010869386243451886, "register files one": 0.0011955560096688917, "keep the functional": 0.0011955560096688917, "next": -0.0008418621486726979, "disambiguation when": 0.0012404295560070903, "6 7 8": 0.0006581167045324534, "are more": 0.0002980310030122481, "relative performance loss": 0.0013041355295566445, "shows the throughput": 0.0010869386243451886, "reported in 36": 0.0013041355295566445, "cycle count the": 0.0011955560096688917, "cycle the architecture": 0.0013041355295566445, "rename instruction reg": 0.0013041355295566445, "than those caused": 0.0013041355295566445, "that illustrate how": 0.0013041355295566445, "evaluation of the": 0.0010126980199916494, "motivation for": 0.00045398284217959745, "lower demands on": 0.0013041355295566445, "purpose fully": 0.0012404295560070903, "novel processor": 0.001131848109878394, "multithreading is to": 0.0013041355295566445, "line that is": 0.0009020289183042664, "model all": 0.000735088600279925, "code was obtained": 0.0011955560096688917, "impact of latency": 0.0010869386243451886, "subsequent load": 0.0012404295560070903, "needed to": 0.0004708422185745665, "line": -8.676340395641157e-05, "more complex issue": 0.0013041355295566445, "considerable": 0.0002636723889491575, "as simultaneous": 0.000988215877431175, "little memory latency": 0.0013041355295566445, "latencies keep": 0.0012404295560070903, "up": -0.003202413787734523, "is an": 3.4171530612183805e-05, "is stalled": 0.000988215877431175, "with some dynamic": 0.0013041355295566445, "ap until": 0.0012404295560070903, "instructions that process": 0.0013041355295566445, "of architectures have": 0.0013041355295566445, "and also although": 0.0013041355295566445, "devote a": 0.001131848109878394, "will need": 0.0005011645724411356, "two threads": 0.0008507471431899546, "replicated for": 0.0010683084581737416, "ep providing": 0.0012404295560070903, "b external": 0.0012404295560070903, "su2cor hydro2d mgrid": 0.0035866680290066754, "influence": 0.0004974050663484607, "their impact": 0.0007482579447489478, "latency tolerance performance": 0.0013041355295566445, "disordered completion of": 0.0013041355295566445, "superscalar": 0.005123536287418618, "line that": 0.0006960369682423088, "latency on": 0.00197643175486235, "we are": 0.00017603845204331055, "codes": 0.0002577354345230992, "order or out": 0.0013041355295566445, "r10000 40": 0.0012404295560070903, "building customized": 0.0009144577512718645, "preventing": 0.00045163279155852076, "decoupling and": 0.008683006892049632, "stalls caused": 0.004092839374362711, "running although": 0.001131848109878394, "density technologies only": 0.0013041355295566445, "exploiting multiple": 0.0010232098435906777, "thus increasing": 0.0007703117153324135, "worst case with": 0.0013041355295566445, "they consist": 0.0008959597907606632, "observed in": 0.00046957280437274617, "latencies are 1": 0.0011955560096688917, "36 4 2": 0.0013041355295566445, "latency caused by": 0.0011955560096688917, "tailored": 0.0004343927460861241, "from memory see": 0.0013041355295566445, "for each empty": 0.0011955560096688917, "algorithm": -0.00046470719144649166, "1 8 this": 0.0011955560096688917, "curves comes": 0.0012404295560070903, "latencies where": 0.0012404295560070903, "up proportionally to": 0.0013041355295566445, "techniques complement each": 0.002608271059113289, "latency effects in": 0.002608271059113289, "of miss latency": 0.0013041355295566445, "having": -0.00030691019277801043, "5 threads the": 0.0013041355295566445, "labelled": 0.0017458315020511875, "code": 0.00018461968210193517, "preventing it from": 0.0011955560096688917, "type frequencies": 0.0012404295560070903, "a typical": 0.00035976386632869707, "results": -0.0013686625965256345, "illustrated": 0.0001225049100162161, "empty issue slots": 0.0011955560096688917, "contention the": 0.0008156389780556477, "are scaled": 0.000735088600279925, "the hardware context": 0.0013041355295566445, "processor throughput by": 0.0013041355295566445, "obtains its": 0.0010683084581737416, "concerned": 0.0002025294471193317, "capability most": 0.001131848109878394, "choice of the": 0.0004886431506648034, "can lose it": 0.0013041355295566445, "we believe": 0.0003125965056950162, "after being disambiguated": 0.0013041355295566445, "decoupled simulator is": 0.0013041355295566445, "efficiently the memory": 0.0013041355295566445, "resources": 0.0005798462737222032, "multiple threads designing": 0.0013041355295566445, "architecture has": 0.0007288906339850341, "latency cycles loss": 0.002608271059113289, "as expected that": 0.0011955560096688917, "are similar": 0.0003830110871551935, "is also a": 0.00087736944129204, "misses measures": 0.002263696219756788, "been carried": 0.000711621620711951, "to provide them": 0.0013041355295566445, "instructions to fill": 0.0013041355295566445, "parallelism available": 0.0008959597907606632, "fewer": 0.00016956990635794188, "b fpppp": 0.0012404295560070903, "multithreading techniques complement": 0.0013041355295566445, "decouples": 0.0007061458213082106, "to achieve": 0.0007535131833381692, "ilp however": 0.001131848109878394, "strongly": 0.00043830217204874044, "decoupled architecture achieves": 0.0013041355295566445, "disordered": 0.001023049666720986, "programs like fpppp": 0.0013041355295566445, "strong negative impact": 0.0013041355295566445, "evaluation of a": 0.0006295335835826548, "the base": 0.0011583910365316336, "a small fully": 0.0018565284225141624, "with just": 0.0014021303636208525, "the instruction queue": 0.0011320253488558256, "those caused": 0.00197643175486235, "true data": 0.001828915502543729, "section most": 0.001131848109878394, "and recovery": 0.0006911617068074382, "of all the": 0.0003794961756304256, "classified the wasted": 0.0013041355295566445, "faster with greater": 0.0013041355295566445, "expresses": 0.00040250613005792787, "non decoupled 3": 0.0013041355295566445, "implementable": 0.0005806398896280344, "and that these": 0.0009597635781491616, "such a": 0.00018194140674471243, "eliminated third": 0.0012404295560070903, "respectively": -0.00032724340315478604, "misses always hit": 0.0013041355295566445, "to it the": 0.0007652595935481153, "ilp with": 0.001131848109878394, "architectures a limitation": 0.0013041355295566445, "in transistor": 0.0012404295560070903, "show that the": 0.00028070860244916977, "or providing": 0.001131848109878394, "and bypass": 0.000988215877431175, "involved": 0.00018685537621212063, "reveals that multithreading": 0.0013041355295566445, "of loads and": 0.0009282642112570812, "register files": 0.002310935145997241, "3 wasted": 0.0012404295560070903, "an out of": 0.0008423758459399276, "ep performance": 0.0012404295560070903, "fragment starting at": 0.0013041355295566445, "makes": -8.861422962419463e-05, "non decoupled t": 0.0013041355295566445, "program analysis tools": 0.0009146009485395237, "of these stalls": 0.0013041355295566445, "the effective load": 0.0013041355295566445, "above mentioned decoupled": 0.0013041355295566445, "of the time": 0.0004610771968628939, "tools": 0.00013317954015220124, "for superscalar": 0.0007552748633928414, "with independent instructions": 0.0013041355295566445, "the register": 0.0017349546610712226, "did not": 0.00029355585405570737, "interested in having": 0.0013041355295566445, "expose the": 0.0008054772610937835, "both paradigms": 0.0010683084581737416, "increasing in": 0.0006911617068074382, "state that the": 0.0008423758459399276, "of future increases": 0.0013041355295566445, "performance with very": 0.0011320253488558256, "have separate": 0.0008644273078701857, "both the": 0.00047515308204719583, "miss ratio due": 0.0011955560096688917, "that these stalls": 0.0013041355295566445, "latency varying": 0.0012404295560070903, "latency is 256": 0.0013041355295566445, "different permutation": 0.0010683084581737416, "increasing latency": 0.0010232098435906777, "fetch stage reads": 0.0013041355295566445, "it would need": 0.0011955560096688917, "threads supported": 0.0012404295560070903, "usually very low": 0.0013041355295566445, "this": 0, "cycles 51525": 0.0012404295560070903, "standard hp make": 0.0013041355295566445, "different lines": 0.0009144577512718645, "observed that": 0.00041874683280327275, "most current": 0.0007288906339850341, "architecture fewer threads": 0.0013041355295566445, "two the": 0.0006316331044547355, "is large 4": 0.0013041355295566445, "several bus bandwidths2060100": 0.0013041355295566445, "process": -0.00017077296323932047, "may seem": 0.0005881886013383744, "dominant effect third": 0.0013041355295566445, "high": -0.0014117512685164898, "slip": 0.0007551566300078394, "paradigm which was": 0.0013041355295566445, "a powerful mechanism": 0.0009991933394075195, "by following a": 0.0009597635781491616, "the load": 0.002406259032835449, "the nature of": 0.0005272934278087182, "achieves an": 0.0008381580285946043, "delay": 0.00038138930473321614, "i cache miss": 0.0010869386243451886, "multithreading approach is": 0.0013041355295566445, "outstanding primary misses": 0.0013041355295566445, "reduced amounts": 0.0012404295560070903, "queue to registers": 0.0013041355295566445, "perceived fp load": 0.0013041355295566445, "hardware reference": 0.001131848109878394, "did not incorporate": 0.0010869386243451886, "be observed that": 0.0007602498697539497, "is written into": 0.0009432269954527143, "efficiently": 0.00021599501545367517, "so that": 0.0001938434972306947, "reduction between the": 0.002608271059113289, "emerging epic": 0.0012404295560070903, "fewer threads": 0.001131848109878394, "decoupled processor in": 0.0013041355295566445, "t decoupled": 0.0037212886680212712, "counter": 0.0002602610735360126, "miss ratios of": 0.0010233700706253773, "labelled st": 0.0012404295560070903, "available input data": 0.0013041355295566445, "allow": -0.0001392849370895275, "6 a shows": 0.0009782454257061845, "at hiding memory": 0.0013041355295566445, "reduced amounts of": 0.0013041355295566445, "produces": 0.00045456293261298455, "while the performance": 0.0010233700706253773, "it reveals as": 0.0013041355295566445, "this improvement": 0.0006606400039417734, "decodes and": 0.001131848109878394, "more clearly illustrated": 0.0013041355295566445, "for future": 0.0008227555078887962, "keep growing and": 0.0013041355295566445, "chosen": -0.00023772258356066474, "loss relative tocycle": 0.0013041355295566445, "decoupled architecture model": 0.0013041355295566445, "processor simultaneous multithreading": 0.0011320253488558256, "a single thread": 0.000869400269792839, "multithreading mechanism reduces": 0.0013041355295566445, "processor executes a": 0.0011320253488558256, "stalled": 0.0007061458213082106, "su2cor turb3d and": 0.0013041355295566445, "near peak": 0.0010683084581737416, "is lower": 0.0005381217256001849, "instrumented with the": 0.0011955560096688917, "36 each": 0.0012404295560070903, "queues are": 0.0014577812679700682, "performance degraded by": 0.0013041355295566445, "fourth bars of": 0.0013041355295566445, "by the l2": 0.0013041355295566445, "pipelined processors decoupled": 0.0013041355295566445, "mgrid applu": 0.006202147780035452, "architecture finally we": 0.0011955560096688917, "in order this": 0.0013041355295566445, "free cache 17": 0.0013041355295566445, "of smt": 0.002136616916347483, "unit can": 0.0008644273078701857, "atom a": 0.0008264980830926347, "architecture the": 0.001998649960269223, "merge": 0.000327060361280653, "follows section": 0.0003925308540415473, "and as it": 0.0009782454257061845, "determined in": 0.0005783182203570743, "traces": 0.0010832390956153333, "store addres": 0.0024808591120141807, "cache organization a": 0.0010519581420331493, "32 entries until": 0.0013041355295566445, "doing": 0.0002011894558936321, "multithreading to exploit": 0.0013041355295566445, "instrumented with": 0.0010232098435906777, "static": 0.00014027677278594797, "two separate physical": 0.0011320253488558256, "slots wrong": 0.0012404295560070903, "less than 3": 0.001780772428442198, "the architecture has": 0.0011320253488558256, "is augmented to": 0.0011955560096688917, "trace of every": 0.0013041355295566445, "order within each": 0.0013041355295566445, "cache is included": 0.0011955560096688917, "substantial differences from": 0.0013041355295566445, "less than 1": 0.0005925758900592328, "describe its": 0.0008794067790303072, "instruction windows because": 0.0013041355295566445, "frequencies of": 0.0006316331044547355, "to both units": 0.0013041355295566445, "l1 l2": 0.0008644273078701857, "with useful computations": 0.0013041355295566445, "both memory and": 0.0011320253488558256, "memory latencies continue": 0.0013041355295566445, "nondecoupled multithreaded processor": 0.0013041355295566445, "alpha isa 5": 0.0013041355295566445, "configuration fourth bar": 0.0013041355295566445, "section most of": 0.0011955560096688917, "either it": 0.0008054772610937835, "reduce the": 0.0003964580260857569, "could": -0.0004785652085549916, "decoupled architecture considered": 0.0013041355295566445, "and 32": 0.0006419108724906397, "146 wave5 and": 0.0013041355295566445, "length": -0.00014404990642883947, "l2 bus bandwidth": 0.002608271059113289, "hydro2d and 146": 0.0013041355295566445, "cache conflicts": 0.0008156389780556477, "really doing": 0.001131848109878394, "for this": 8.679395525327574e-05, "analyze the": 0.0003478340426585844, "superscalar processors trace": 0.0010233700706253773, "and second bars": 0.0013041355295566445, "the compiler to": 0.0014500040083239784, "is always": 0.000254450055235268, "is the access": 0.0010519581420331493, "turb3d but it": 0.0013041355295566445, "either the ap": 0.002608271059113289, "when more than": 0.0008056033928290001, "provides a basis": 0.0009432269954527143, "3 t decoupled": 0.0013041355295566445, "third bars a": 0.0013041355295566445, "but this": 0.00032140540634709007, "as out of": 0.0011955560096688917, "100 m for": 0.0013041355295566445, "form of dynamic": 0.0010233700706253773, "also measured separately": 0.0013041355295566445, "tolerate both": 0.0010683084581737416, "system": -0.0010410442941440506, "that by": 0.00034338582735569565, "when more": 0.0013212800078835469, "a l2 memory": 0.0013041355295566445, "increased from": 0.000778399736517355, "12 splits": 0.0012404295560070903, "address processing unit": 0.0013041355295566445, "of those": 0.000332389499003753, "total issue": 0.001131848109878394, "source of": 0.0004051672133969399, "than in": 0.00040256914964929445, "execute paradigm": 0.001131848109878394, "another important remark": 0.0013041355295566445, "kind of architectures": 0.0013041355295566445, "in the non": 0.0007602498697539497, "stall on": 0.0010683084581737416, "issued to": 0.0016763160571892086, "stores graduate": 0.0012404295560070903, "the nondecoupled multithreaded": 0.0013041355295566445, "to get a": 0.0005472155497403105, "bar in": 0.0008644273078701857, "29 27": 0.0010232098435906777, "since different threads": 0.0013041355295566445, "loads and stores": 0.0008343056950813626, "techniques can extract": 0.0013041355295566445, "steer": 0.0007414211722596267, "cycles reduces the": 0.0013041355295566445, "on the other": 0.0004490351417569319, "and optimizing for": 0.002608271059113289, "to the load": 0.000890386214221099, "aims at taking": 0.0013041355295566445, "bandwidth bottleneck multithreading": 0.0013041355295566445, "is put aside": 0.0013041355295566445, "this organization to": 0.0013041355295566445, "remaining stalls": 0.0012404295560070903, "case figure": 0.0007703117153324135, "two paradigms": 0.001131848109878394, "performance with": 0.003132064297791831, "ap stalls caused": 0.0013041355295566445, "clearly": -3.1413696847550264e-05, "the benchmarks": 0.0012084128005141373, "almost negligible overall": 0.0013041355295566445, "cycle number of": 0.0011955560096688917, "mechanism": 0.0010460629655763963, "separate issue execute": 0.0013041355295566445, "the same trend": 0.0010869386243451886, "multithreaded decoupled processor": 0.003912406588669933, "11 37 36": 0.0013041355295566445, "10 benchmarks": 0.001131848109878394, "a that": 0.00045398284217959745, "decoupling significantly reduces": 0.0013041355295566445, "allow copying data": 0.0013041355295566445, "by decoupling some": 0.0013041355295566445, "illustrated in": 0.0003359873990725189, "processor the": 0.0004996624900673057, "instructions for 101": 0.0013041355295566445, "5 266 with": 0.0013041355295566445, "disabled this": 0.0010683084581737416, "4 5 6": 0.0006149250889323359, "architecture figure 6": 0.0011955560096688917, "in pipelined processors": 0.002173877248690377, "architecture figure 4": 0.0011955560096688917, "miss latency cycles": 0.002608271059113289, "they consist of": 0.0009991933394075195, "from different": 0.0009875667397885584, "store is issued": 0.0013041355295566445, "are also": 0.00017966522494134712, "to 8 consecutive": 0.0013041355295566445, "memory is written": 0.0013041355295566445, "the large amount": 0.000890386214221099, "pipelined functional": 0.0010683084581737416, "fact": -0.0004297940998438679, "it in": 0.0003347808395449643, "contexts can be": 0.0010869386243451886, "at different": 0.00045863271867008584, "centralized": 0.0004633375492059999, "their analysis the": 0.0011320253488558256, "each cycle only": 0.0013041355295566445, "exploit ilp however": 0.0013041355295566445, "it is": 4.311369011253635e-05, "decade": 0.0005136053875685118, "partitioning pipe": 0.0012404295560070903, "a reorder buffer": 0.0011955560096688917, "the static instruction": 0.0013041355295566445, "to numerical programs": 0.0013041355295566445, "data cache with": 0.0009782454257061845, "st ld": 0.0024808591120141807, "if decoupling": 0.0024808591120141807, "or dynamically": 0.0009144577512718645, "providing the necessary": 0.0013041355295566445, "description of each": 0.000890386214221099, "highly depends on": 0.0013041355295566445, "resources for": 0.0012982882397785456, "of such a": 0.0004407998741119516, "different kinds": 0.0006014254748667176, "means": -0.0002816565568802441, "bottleneck when": 0.000988215877431175, "corresponding relative performance": 0.0013041355295566445, "access execute computer": 0.002608271059113289, "5 by splitting": 0.0013041355295566445, "is its": 0.0004215899190573064, "a store and": 0.0009991933394075195, "decoupled non decoupled": 0.003912406588669933, "applying": -3.630157313542631e-06, "ratios hydro2d wave5": 0.0013041355295566445, "other than decoupling": 0.0013041355295566445, "processors designed": 0.0012404295560070903, "fetch of data": 0.0013041355295566445, "implies in terms": 0.0013041355295566445, "having a l2": 0.0013041355295566445, "2 experimental": 0.0007288906339850341, "the experiments were": 0.000755393133806777, "back 3": 0.001131848109878394, "mode which": 0.000988215877431175, "instructions all": 0.0010232098435906777, "factor to enable": 0.0013041355295566445, "benchmarks 3": 0.0010683084581737416, "use of future": 0.0013041355295566445, "conditional branches": 0.0007010651818104263, "schedule integer loads": 0.0013041355295566445, "is organized as": 0.00033105953785454446, "described in the": 0.0004175629143400891, "e integer": 0.001131848109878394, "instruction window": 0.002479494249277904, "decode rename instruction": 0.0013041355295566445, "instructions in": 0.0017645658040151234, "2 instructions per": 0.0013041355295566445, "to registers": 0.0007482579447489478, "logic complexity it": 0.0013041355295566445, "which is usually": 0.0007991729233076996, "the program": 0.0003197244868295694, "other experiments are": 0.0011955560096688917, "and mulithreading": 0.0012404295560070903, "the architectural51525 l2": 0.0013041355295566445, "utilization of": 0.0005477923461518976, "is seriously": 0.001131848109878394, "we can": 0.00011565996664037834, "5 hardware": 0.0010683084581737416, "major source": 0.0008264980830926347, "will grow": 0.0008156389780556477, "clock speeds": 0.0009596133098576085, "configuration": 0.000672612450707043, "until the stores": 0.0013041355295566445, "is always hidden": 0.0013041355295566445, "store and a": 0.0013041355295566445, "4 or 5": 0.0009432269954527143, "cycles for each": 0.0009597635781491616, "threads have different": 0.0013041355295566445, "etc": 0.00011622921839737739, "streams": 0.0007277078438377676, "this kind of": 0.0011219938561050293, "also a convenient": 0.0013041355295566445, "or 4 threads": 0.0011955560096688917, "decoupling provides": 0.0024808591120141807, "negative impact of": 0.0011955560096688917, "pending load": 0.0012404295560070903, "near future": 0.0006528858582163334, "consecutive instructions": 0.002263696219756788, "conclude": 6.821416703857807e-05, "negative impact on": 0.0009282642112570812, "it is a": 0.00035531458980627025, "decoupled processor having": 0.0013041355295566445, "trace of": 0.0006014254748667176, "enabled first and": 0.0013041355295566445, "to summarize": 0.0010509190640453291, "instructions up to": 0.0013041355295566445, "can be observed": 0.0006189667891404226, "precisely the specific": 0.0013041355295566445, "that is each": 0.000755393133806777, "transistor budget": 0.0010683084581737416, "than 3 5": 0.0010869386243451886, "behaviour of": 0.0005136858017516289, "not include": 0.0004562922951101588, "efficient algorithm": 0.0005220107162986385, "and memory latency": 0.0010869386243451886, "architecture s p6": 0.0013041355295566445, "provided with some": 0.0013041355295566445, "of hardware resources": 0.0010519581420331493, "parallelism required": 0.0012404295560070903, "ep and to": 0.0013041355295566445, "the increase in": 0.0012462228778490406, "mechanism is": 0.0005011645724411356, "other overlapped": 0.0012404295560070903, "hiding effectiveness of": 0.006520677647783222, "optimizations the": 0.0007229244277319147, "computations of": 0.0006188698787303489, "alphastation 600": 0.0012404295560070903, "swim mgrid applu": 0.0013041355295566445, "causes a": 0.0005477923461518976, "the performance we": 0.001780772428442198, "of software": 0.0004622033903301626, "threads figure 6": 0.0011955560096688917, "policy as discussed": 0.0013041355295566445, "parallel instruction": 0.001131848109878394, "ilp if": 0.0012404295560070903, "of section 3": 0.0005498818413452899, "initial start up": 0.0011320253488558256, "where it": 0.00037842795703911053, "of them can": 0.0007929931932651771, "characterized the": 0.0008054772610937835, "saq queue": 0.0012404295560070903, "only a portion": 0.0008795444875769765, "affected by the": 0.0005840950972654851, "bit saturating": 0.0008507471431899546, "we expect": 0.00040085743725726383, "reported to": 0.0007010651818104263, "lockup free data": 0.0011320253488558256, "significant miss": 0.0012404295560070903, "2 3 4": 0.0005567410055573776, "figure 6 a": 0.00197435011359736, "figure 6 b": 0.002163291381365501, "to compete for": 0.0011320253488558256, "hardware": 0.0024809198686930713, "to either": 0.0009545403863075502, "very few": 0.0005220107162986385, "the performance and": 0.0014922057502026668, "drops of less": 0.0013041355295566445, "that most of": 0.0006928788631097357, "same cycle we": 0.0013041355295566445, "cycles reduces": 0.0012404295560070903, "data types i": 0.0013041355295566445, "in figure 5": 0.00036073416180948577, "instruction reg": 0.0024808591120141807, "buffer a graduation": 0.0013041355295566445, "in figure 6": 0.0007808675416800438, "the l2 memory": 0.0013041355295566445, "to achieve maximum": 0.0010519581420331493, "causes but": 0.0012404295560070903, "and this is": 0.0005824502692284676, "architectures": 0.0029442806728367226, "architecture achieves": 0.0010683084581737416, "infinite": 0.0003109431662726195, "is mainly": 0.0005645406556234696, "t different": 0.0010232098435906777, "decoupled mode sharing": 0.0013041355295566445, "of structured": 0.0007703117153324135, "typical single": 0.0012404295560070903, "off": 0.00019981404587621923, "study that the": 0.0013041355295566445, "integer loads relies": 0.0013041355295566445, "complex in terms": 0.0011955560096688917, "related to": 0.0004221803367681652, "the load queue": 0.0011955560096688917, "force both": 0.0012404295560070903, "configurations is lower": 0.0013041355295566445, "the instructions to": 0.0023911120193377835, "load queue": 0.0010683084581737416, "first we can": 0.0009020289183042664, "register the": 0.0006687859751816229, "less": -0.0025126671861295463, "make epic disclosure": 0.0011955560096688917, "units latency caused": 0.0013041355295566445, "or fp although": 0.0013041355295566445, "section and run": 0.0013041355295566445, "are issued to": 0.0010519581420331493, "when the number": 0.0005308525025155073, "tomcatv swim mgrid": 0.0013041355295566445, "is the": 6.353539719342745e-06, "the increasing": 0.0005986910771703297, "execute architecture for": 0.0013041355295566445, "6 a average": 0.0013041355295566445, "decoupling and multithreading": 0.003912406588669933, "wave5 are the": 0.0013041355295566445, "effects in decoupled": 0.002608271059113289, "fast 128": 0.0012404295560070903, "ratio this average": 0.0013041355295566445, "execute speculatively": 0.001131848109878394, "for all": 7.180154029646706e-05, "find in the": 0.0010869386243451886, "may be avoided": 0.0010519581420331493, "increased": 0.0002566820488211799, "powerful dynamic": 0.0010683084581737416, "interest as far": 0.0013041355295566445, "620 microprocessor": 0.001131848109878394, "potential bottlenecks of": 0.0013041355295566445, "increases": 0.00022952515460280022, "decoupled processing units": 0.0013041355295566445, "8 functional units": 0.0011320253488558256, "computer architectures the": 0.0010519581420331493, "in summary": 0.0004634100930527521, "units busy in": 0.0013041355295566445, "for efficient": 0.0004881002003767862, "they follow different": 0.0011955560096688917, "many that": 0.001131848109878394, "of the fp": 0.0010869386243451886, "that l1 cache": 0.0011955560096688917, "su2cor hydro mgrid": 0.0013041355295566445, "of two superscalar": 0.0013041355295566445, "become": 0.0, "performance is little": 0.0013041355295566445, "with few": 0.000677366170160215, "which has been": 0.0005713750752500041, "for programs": 0.0006251261794967279, "slot breakdown for": 0.0013041355295566445, "architecture overview our": 0.0013041355295566445, "recovery mechanisms as": 0.0013041355295566445, "then analyzed": 0.0008644273078701857, "mainly focused on": 0.0010233700706253773, "asynchronously": 0.0005497096804682248, "of branch prediction": 0.0018040578366085329, "would significantly reduce": 0.0010869386243451886, "more than 96": 0.0011955560096688917, "will be": 4.755967929702882e-05, "path instr or": 0.0013041355295566445, "write back": 0.00155679947303471, "on the ap": 0.0013041355295566445, "scheduling mechanism": 0.0008959597907606632, "and clock": 0.0008264980830926347, "of that study": 0.0011955560096688917, "l2 latencies lower": 0.0013041355295566445, "bus saturation while": 0.0013041355295566445, "utilization is": 0.0007626155834569682, "does": -0.0004682492888256309, "significantly less": 0.0012982882397785456, "critical components of": 0.0010233700706253773, "2 35 producing": 0.0013041355295566445, "and keep them": 0.0011320253488558256, "most performance degraded": 0.0013041355295566445, "schedule": 0.0003041016948340251, "forwd configuration1030507090 of": 0.0013041355295566445, "for an": 0.0001372794184111708, "and stores": 0.0006316331044547355, "pressure": 0.00040951739551151544, "d although programs": 0.0013041355295566445, "phase to": 0.0006646615144283076, "in superscalar processors": 0.0021039162840662986, "for ilp": 0.0009144577512718645, "require a": 0.0003958163177788021, "stage": 0.0011085169664604507, "of the memory": 0.0006033686236702846, "a serious boundary": 0.0013041355295566445, "policy to minimize": 0.0013041355295566445, "both techniques": 0.0015252311669139364, "for issue": 0.0010683084581737416, "taken branch the": 0.0013041355295566445, "software": 7.753117449045256e-05, "stalls we expect": 0.0013041355295566445, "separate physical": 0.0010232098435906777, "wasted issue": 0.0037212886680212712, "illustrate this": 0.0005667585067523071, "share a common": 0.0007099242926403199, "that lack": 0.0010232098435906777, "reached due to": 0.0013041355295566445, "can run": 0.0006567163579032665, "parallelism between the": 0.0011320253488558256, "different traces": 0.001919226619715217, "stage while they": 0.0013041355295566445, "four different configurations": 0.0011955560096688917, "sources of": 0.0010838458188209819, "in the next": 0.0002869795668390464, "performance achieves an": 0.0013041355295566445, "the decoupling": 0.0027433732538155934, "reaches maximum": 0.0012404295560070903, "architecture 4 4": 0.0013041355295566445, "and third bars": 0.0013041355295566445, "issue slots": 0.011751393039911157, "function": -0.0002455018341491047, "building": 0.00014415473192927683, "in addition it": 0.0006961459624434115, "2 describes the": 0.000755393133806777, "stream is composed": 0.0013041355295566445, "overlapping": 0.00027603407432847955, "the synergy of": 0.0013041355295566445, "registers than loads": 0.0013041355295566445, "prevent individual threads": 0.0013041355295566445, "resorting to": 0.0007552748633928414, "those caused by": 0.0021039162840662986, "count": 0.0008318242315094794, "evaluated which differ": 0.0013041355295566445, "places": 0.0002881655532710798, "stall cycles": 0.0008959597907606632, "to implement": 0.00027292183656844817, "above by varying": 0.0013041355295566445, "effective load": 0.0010683084581737416, "to their": 0.0002872529378338953, "through decoupling a": 0.0013041355295566445, "they are hardly": 0.0013041355295566445, "problem": -0.0016031787424935153, "hardware chip": 0.0012404295560070903, "exploit parallelism": 0.0008644273078701857, "events 2": 0.0009596133098576085, "decoupling and its": 0.0013041355295566445, "a memory": 0.0015219284224776664, "assessment of": 0.0006491441198892728, "the cache": 0.0025684290087581445, "than 23 even": 0.0013041355295566445, "simulations we run": 0.0013041355295566445, "dependences can": 0.0009354213803174095, "can read and": 0.0010869386243451886, "instruction windows to": 0.0013041355295566445, "compared": -2.363978707304173e-05, "4 or": 0.0006158297128639705, "logic functional": 0.001131848109878394, "the primary data": 0.0010519581420331493, "simultaneous instruction": 0.0024808591120141807, "number of hardware": 0.0010869386243451886, "characterized by": 0.0004034310629467862, "compares": 0.0002455018341491047, "number of threads1030507090": 0.002608271059113289, "the effects of": 0.00045482048263213997, "effect of both": 0.0010233700706253773, "of the alpha": 0.0010233700706253773, "both hardware and": 0.0009597635781491616, "this problem": 0.000548349229911334, "we investigate": 0.00045057486750303374, "reduced issue complexity": 0.0013041355295566445, "the decoupling behaviour": 0.0013041355295566445, "mulithreading takes advantage": 0.0013041355295566445, "queues and complexity": 0.0013041355295566445, "also provided": 0.0007229244277319147, "powerful mechanism": 0.0008959597907606632, "the tolerance of": 0.0010869386243451886, "of parallelism of": 0.0011320253488558256, "study into access": 0.002608271059113289, "also provides": 0.0005458127883179685, "the full simultaneous": 0.0013041355295566445, "compete": 0.0015920588984333266, "providing justification for": 0.0013041355295566445, "tolerance our results": 0.0013041355295566445, "of stalls": 0.001131848109878394, "of slippage of": 0.0013041355295566445, "as decoupling succeeds": 0.0013041355295566445, "latencies and significant": 0.0013041355295566445, "have run": 0.0030504623338278728, "latency cycles 1030507090110": 0.0013041355295566445, "mechanisms 30 6": 0.0013041355295566445, "held in the": 0.0017017607277025493, "data sets": 0.0004952342329359331, "programs that experience": 0.0013041355295566445, "that the average": 0.000652988095275246, "to stress the": 0.0009782454257061845, "mechanism the": 0.0006188698787303489, "the delay": 0.00047596320265410187, "decoupling or": 0.0012404295560070903, "find independent": 0.0012404295560070903, "spec": 0.001279092697703501, "another important": 0.0005690065412913026, "future increases": 0.0024808591120141807, "helps to": 0.0005735966253530056, "on chip par": 0.0013041355295566445, "it dynamically and": 0.0013041355295566445, "from fu because": 0.0013041355295566445, "etc figure 5": 0.0013041355295566445, "they follow": 0.0009596133098576085, "find independent instructions": 0.0013041355295566445, "it still": 0.0006128452735504086, "processor throughput even": 0.0013041355295566445, "microprocessor hardware reference": 0.0013041355295566445, "scope of this": 0.0005683427748843505, "than their absolute": 0.0011955560096688917, "asynchronously with": 0.000988215877431175, "scalar": 0.0005171484897497373, "however current compiling": 0.0013041355295566445, "a less": 0.0005419229094104909, "b introduction": 1.3850546936309283e-05, "highly improves the": 0.0013041355295566445, "starting at different": 0.0013041355295566445, "queues and physical": 0.0013041355295566445, "fourth bars": 0.0012404295560070903, "running this code": 0.0013041355295566445, "quantitative evaluation": 0.0008959597907606632, "cycles in the": 0.0007172854228805946, "succeeds in": 0.0007010651818104263, "approximation": 8.506959177339058e-05, "duplication of": 0.0007482579447489478, "follow": 8.26341718254293e-05, "machines": 0.00015146900849431836, "either in order": 0.0011320253488558256, "working set is": 0.0010869386243451886, "out to reveal": 0.0013041355295566445, "lose it because": 0.0013041355295566445, "is significantly": 0.000474666051829923, "architecture figure": 0.0016763160571892086, "above": -0.0009280196558669384, "previous section with": 0.0010519581420331493, "full simultaneous issue": 0.0013041355295566445, "memory see": 0.0010683084581737416, "and it": 0.0016591886288122536, "36 among": 0.0012404295560070903, "it the processor": 0.0013041355295566445, "therefore directly": 0.0012404295560070903, "instructions to either": 0.0013041355295566445, "bytes cycle results": 0.0013041355295566445, "architecture in": 0.0006188698787303489, "based on the": 0.0005924683779663346, "reaches maximum performance": 0.0013041355295566445, "different threads may": 0.0011955560096688917, "obtained": -0.0005268958803543451, "queue iq 48": 0.0013041355295566445, "complexity for clock": 0.0013041355295566445, "forwarding is enabled": 0.0013041355295566445, "study that": 0.0008507471431899546, "since its": 0.0005856648487040122, "study": -0.0007883466851554943, "different partitioning strategies": 0.0013041355295566445, "which makes even": 0.0013041355295566445, "stalled by load": 0.0013041355295566445, "4 context": 0.0010683084581737416, "be penalized by": 0.0013041355295566445, "becomes critical for": 0.0013041355295566445, "data from the": 0.001263464026981646, "points with the": 0.0009282642112570812, "a dynamic": 0.0004159480154400374, "sets new": 0.0010232098435906777, "to enable the": 0.0007602498697539497, "highly": 0.0002450098200324322, "related to its": 0.0009282642112570812, "an increasing latency": 0.0013041355295566445, "total": -0.00011158062564258475, "to its ability": 0.0009782454257061845, "a slippage": 0.0012404295560070903, "a promising": 0.000628347041081578, "fetch and": 0.0029661490204443376, "such a decoupled": 0.0013041355295566445, "than 39": 0.0012404295560070903, "information to": 0.00036672655212895036, "negative": 0.0002967147746700483, "been developed both": 0.0011955560096688917, "2 when": 0.0004881002003767862, "and evaluates": 0.0015918566296794698, "the alpha": 0.0006960369682423088, "queue 32 entries": 0.0011955560096688917, "memories has": 0.001131848109878394, "also carried out": 0.0010233700706253773, "not present": 0.0005307693879856005, "misses see": 0.0010683084581737416, "that either": 0.0005104675788302677, "supported by": 0.0002279114296209851, "corresponds to": 0.000171705159539357, "zs 1 central": 0.0013041355295566445, "miss finally for": 0.0013041355295566445, "cycle reducing the": 0.0013041355295566445, "order to": 0.00026553020622360757, "percentage of committed": 0.0011955560096688917, "24 have proposed": 0.0013041355295566445, "been developed": 0.0003885046671786491, "blocking": 0.00034021602868675237, "fetch prefetch": 0.000988215877431175, "work": -0.0018404627873853142, "very low": 0.0004937833698942792, "tfp microprocessor superscalar": 0.0013041355295566445, "a new microarchitecture": 0.0011955560096688917, "cycles 2060100140average perceived": 0.0013041355295566445, "from decoupling number": 0.0013041355295566445, "a multiple": 0.00046957280437274617, "increases the": 0.000648476626469506, "also used": 0.0004574585805745332, "characterized the major": 0.0013041355295566445, "ep therefore the": 0.0013041355295566445, "our proposal": 0.0007415372551110844, "each processing": 0.002552241429569864, "even in systems": 0.0011955560096688917, "causes a slippage": 0.0013041355295566445, "exploiting thread": 0.002263696219756788, "multithreading recent": 0.0012404295560070903, "8 9": 0.00038534561012708003, "of decoupling provides": 0.0013041355295566445, "recovery": 0.00031254757073795683, "provide": -0.00022110809709683721, "to keep": 0.00032944013688276306, "statically or dynamically": 0.0010869386243451886, "also increases the": 0.0009146009485395237, "considerable amount": 0.0007229244277319147, "and issue up": 0.0023911120193377835, "architecture that": 0.000677366170160215, "and the external": 0.0009282642112570812, "only two": 0.0004131920040105305, "after": -0.000780783220608038, "improving direct mapped": 0.0018565284225141624, "architectures have": 0.000778399736517355, "illustrate this we": 0.0010519581420331493, "decoupled approach": 0.001131848109878394, "processors commonly": 0.0012404295560070903, "million instructions": 0.001828915502543729, "architectures to provide": 0.0013041355295566445, "extracts the": 0.0007959283148397349, "adapts to": 0.0007552748633928414, "the effects": 0.0003769248715061259, "multiple threads evaluation": 0.0013041355295566445, "organized as follows": 0.0003330367861549653, "saturated when more": 0.0013041355295566445, "it from achieving": 0.0013041355295566445, "8 b": 0.0011920032847253233, "8 a": 0.0008431798381146128, "order": -0.007154590372499645, "to 6 threads": 0.0013041355295566445, "cycle ap and": 0.0013041355295566445, "first column in": 0.0009991933394075195, "devote": 0.0007170608501120032, "to the execute": 0.0013041355295566445, "17 modelled similarly": 0.0013041355295566445, "96 fp registers": 0.0013041355295566445, "evaluate the": 0.000309388318025051, "system for": 0.00028535010613665396, "2 percent for": 0.0013041355295566445, "achieve similar ipc": 0.0013041355295566445, "of the architecture": 0.0014662210394318636, "multithreading processor": 0.0009596133098576085, "fp loads": 0.002263696219756788, "memory disambiguation when": 0.0013041355295566445, "may involve multiple": 0.0011955560096688917, "multiple execution": 0.0009354213803174095, "corresponding relative": 0.0012404295560070903, "after the matching": 0.0011955560096688917, "above the": 0.00031640374673595577, "4 a multithreaded": 0.0013041355295566445, "cycles empy": 0.0012404295560070903, "designing the": 0.0013057717164326667, "then": -0.0007414211722596267, "them": -0.0025872151709872685, "affected": 0.0002478983096186883, "fragment": 0.0003783687165949904, "complexity figure": 0.001131848109878394, "low miss ratios": 0.0010869386243451886, "4 scheme of": 0.0013041355295566445, "other useful": 0.002446916934166943, "prediction and": 0.0006491441198892728, "microarchitecture which combines": 0.002608271059113289, "parallelism multiple": 0.0012404295560070903, "processing units the": 0.0011955560096688917, "to alleviate this": 0.0008795444875769765, "classified": 0.0002881655532710798, "l": -0.000635760586220484, "4 contexts to": 0.0013041355295566445, "the basic decoupled": 0.0013041355295566445, "a considerable amount": 0.0007929931932651771, "peak issue": 0.001131848109878394, "splitting it": 0.0009354213803174095, "a certain level": 0.0009020289183042664, "schemes": 0.0005133640976423598, "of the multithreading": 0.0013041355295566445, "the contribution of": 0.0006149250889323359, "peak issue rate": 0.0013041355295566445, "loads or": 0.000988215877431175, "are shared": 0.0006818342955390528, "unresolved branches": 0.0012404295560070903, "decoupling independently of": 0.0013041355295566445, "them to hide": 0.0013041355295566445, "architecture where": 0.0008644273078701857, "than decoupling in": 0.0013041355295566445, "that out": 0.0008644273078701857, "introduces a small": 0.0011320253488558256, "enough in advance": 0.0011955560096688917, "small perturbation it": 0.0013041355295566445, "which is mainly": 0.0011320253488558256, "following a": 0.0004966975556536301, "more clearly": 0.0007552748633928414, "to reduce": 0.00022828159931820695, "the combined working": 0.0013041355295566445, "and consequently": 0.00048395842388575483, "could be": 0.0001683977630136502, "designed over a": 0.0013041355295566445, "and evaluate": 0.0006070355012412252, "slots with independent": 0.0013041355295566445, "decoupled architecture with": 0.0013041355295566445, "98 for": 0.0009144577512718645, "is 89 with": 0.0013041355295566445, "bottleneck is": 0.0008507471431899546, "standard": -0.00019182054706868255, "to tolerate both": 0.0013041355295566445, "bottleneck in": 0.0013920739364846177, "keep functional": 0.0012404295560070903, "need larger instruction": 0.0013041355295566445, "about 23 percent": 0.0013041355295566445, "points with": 0.0005759405018926745, "direct mapped 64": 0.0011955560096688917, "boundaries in": 0.0007062563811675043, "to sustain the": 0.0011320253488558256, "is 256 cycles": 0.0013041355295566445, "proposed recently": 0.0010232098435906777, "drastically these": 0.0012404295560070903, "between a": 0.00031805735439071166, "each thread": 0.002310935145997241, "provide them": 0.0010683084581737416, "in clock cycle": 0.0013041355295566445, "the ap is": 0.0023911120193377835, "another": -0.00027512807267039593, "low so this": 0.0013041355295566445, "cannot reach": 0.0009354213803174095, "illustrate": 0.0001928163764114899, "that by adding": 0.0010869386243451886, "e g the": 0.0004429406757392986, "a except for": 0.0010869386243451886, "it can be": 0.0004954167879624738, "latency case figure": 0.0013041355295566445, "and decoupling can": 0.0013041355295566445, "decodes and renames": 0.0013041355295566445, "a cost": 0.0009442013078686773, "branch the chosen": 0.0013041355295566445, "compromise": 0.0004303332148590867, "complexity reduction": 0.0010683084581737416, "processor clock": 0.0008959597907606632, "data prefetching schemes": 0.0011320253488558256, "functional units busy": 0.002608271059113289, "version of": 0.00015149272369840392, "8 consecutive instructions": 0.0013041355295566445, "64 kb": 0.0009144577512718645, "thread is built": 0.0013041355295566445, "decoupling a abstractthe": 0.0013041355295566445, "support for this": 0.0008795444875769765, "amounts of": 0.0009545403863075502, "non decoupled number": 0.0013041355295566445, "wasted": 0.003445873712267194, "because it retains": 0.0011955560096688917, "lod 2": 0.0012404295560070903, "whether the store": 0.0011955560096688917, "explicitly parallel instruction": 0.0011955560096688917, "had chosen": 0.001131848109878394, "to execute": 0.0007916326355576042, "stalls could": 0.0012404295560070903, "free instruction fetch": 0.0010519581420331493, "multithreading provides": 0.0024808591120141807, "decoupled units issue": 0.0013041355295566445, "high bandwidth data": 0.0011320253488558256, "the largest integer": 0.000869400269792839, "however this impact": 0.0013041355295566445, "single thread": 0.0008054772610937835, "6 cycles in": 0.0013041355295566445, "multithreading approach": 0.0012404295560070903, "other alternative compiler": 0.0013041355295566445, "is also characterized": 0.0011955560096688917, "in these latencies": 0.0013041355295566445, "ep the wasted": 0.0013041355295566445, "and fp load": 0.0013041355295566445, "of our": 0.00011082782748194248, "disambiguation": 0.0005806398896280344, "external bus bandwidths": 0.0013041355295566445, "concept of": 0.00033418030104227287, "per cycle and": 0.0009782454257061845, "it retains the": 0.0010869386243451886, "that instructions": 0.0008381580285946043, "complexity effective superscalar": 0.0010233700706253773, "stalls": 0.007933376981336535, "whenever a dependence": 0.0013041355295566445, "simulator is fed": 0.0013041355295566445, "exceptions are": 0.0007959283148397349, "latency": 0.023852760879059777, "other hand": 0.00030984235266796705, "also depends": 0.000735088600279925, "window as memory": 0.0013041355295566445, "infinite multibanked": 0.0012404295560070903, "scheduled after": 0.0008644273078701857, "in both": 0.00020662155249122718, "latter": 8.398997701774557e-05, "contexts for three": 0.0013041355295566445, "complexity the": 0.000540011492537935, "structures than": 0.0009596133098576085, "expresses the average": 0.0013041355295566445, "mapped cache performance": 0.0018565284225141624, "limitation study": 0.0024808591120141807, "architecture other": 0.0012404295560070903, "our proposed multithreaded": 0.0013041355295566445, "order processors 40": 0.0013041355295566445, "the case with": 0.0006455881388600572, "which has": 0.00024874147203960914, "17 from 8": 0.0013041355295566445, "we assume": 0.0002637003970722658, "simpler structures": 0.001131848109878394, "microprocessor compiling and": 0.0013041355295566445, "linearly it": 0.0012404295560070903, "trace processors the": 0.0011320253488558256, "abstractthe": 0.0006453860135817666, "utilization cycles 8": 0.0013041355295566445, "a superscalar": 0.0008264980830926347, "phase": 0.00020686033337720457, "pending to be": 0.0011955560096688917, "stalls regarding the": 0.0013041355295566445, "smt focused": 0.0012404295560070903, "8 this latter": 0.0013041355295566445, "are scheduled enough": 0.0013041355295566445, "moreover higher": 0.0012404295560070903, "other since": 0.0008794067790303072, "bus utilization of": 0.0013041355295566445, "the lack of": 0.0005308525025155073, "data types": 0.0005580601468303181, "16 cycle": 0.0012404295560070903, "less complex scheduling": 0.0013041355295566445, "which was first": 0.0009991933394075195, "architectures can": 0.0008381580285946043, "1030507090110": 0.0011316709263921886, "4 2": 0.00012331521510123474, "caused by true": 0.0011955560096688917, "by load misses": 0.0011955560096688917, "map table 13": 0.0013041355295566445, "implementation": -0.0001740503513689555, "huge memory": 0.001131848109878394, "to minimize off": 0.0013041355295566445, "implementation of precise": 0.002264050697711651, "latter fact shows": 0.0013041355295566445, "22 24": 0.0006384119999852388, "4 if": 0.00039334673931049237, "for 104 hydro2d": 0.0013041355295566445, "architecture and a": 0.0010519581420331493, "ability of": 0.0014989874702019174, "for several": 0.00122340869221643, "totalling 100 million": 0.0013041355295566445, "do": -0.0008226267108462338, "it a": 0.0004952342329359331, "other more": 0.0006646615144283076, "each of the": 0.0005338569895475488, "for an 8": 0.0009782454257061845, "a limited potential": 0.0013041355295566445, "of a set": 0.00044366009145885, "degradation": 0.0010629450750661072, "the effective peak": 0.0013041355295566445, "r10000 superscalar": 0.001870842760634819, "ds": 0.0004758886936993971, "execution streams on": 0.0013041355295566445, "busy and achieve": 0.0013041355295566445, "runs": 0.00024185470344285104, "huge memory latency": 0.0013041355295566445, "of order architectures": 0.0013041355295566445, "architectures take 10": 0.0013041355295566445, "degradation observed in": 0.0013041355295566445, "designed over": 0.001131848109878394, "the latency hiding": 0.009056202790846605, "binary code was": 0.0013041355295566445, "into a": 0.0004175939790586174, "is first": 0.0004634100930527521, "mulithreading takes": 0.0012404295560070903, "its ability": 0.0012140710024824504, "limit of the": 0.0007813122920388032, "disabled preventing it": 0.0013041355295566445, "makes even": 0.0012404295560070903, "especially when": 0.000540011492537935, "line we assume": 0.0011955560096688917, "observed": 0.0001383321077893047, "in this study": 0.0006052387582303785, "depends": -0.00023916326896370154, "latencies without": 0.001131848109878394, "latency perceived by": 0.003912406588669933, "performance is almost": 0.0010869386243451886, "number of functional": 0.0009146009485395237, "techniques": -0.0011576967538602446, "the decoupled": 0.008063638116845968, "architecture we": 0.0006818342955390528, "limitation study into": 0.002608271059113289, "amount of hardware": 0.0010233700706253773, "decoupling in": 0.0012404295560070903, "have analyzed the": 0.0009597635781491616, "decoupling is": 0.006791088659270364, "memory system since": 0.0013041355295566445, "or 5 threads": 0.0013041355295566445, "threads1357ipc decoupled": 0.0024808591120141807, "drawn": 0.0005325295762608424, "widths the": 0.0010683084581737416, "by itself": 0.0005856648487040122, "higher penalty": 0.001131848109878394, "benchmark suite": 0.0005881886013383744, "terms": -0.0006592103845785769, "systems for superscalar": 0.0011955560096688917, "throughput even": 0.0010232098435906777, "wm": 0.0013373625621430887, "mechanism reduces drastically": 0.0013041355295566445, "3 quantitative evaluation": 0.0013041355295566445, "included and": 0.0008959597907606632, "still provides": 0.0010232098435906777, "performance degraded": 0.0037212886680212712, "processors designed over": 0.0013041355295566445, "behaviour": 0.000327060361280653, "the same performance": 0.0007416533743179605, "higher number of": 0.000869400269792839, "although to": 0.000988215877431175, "each of": 0.000317936430102473, "the networks": 0.000717173118915841, "by 1 8": 0.0011955560096688917, "allows the ap": 0.0013041355295566445, "make epic": 0.001131848109878394, "ilp": 0.0035506104070420572, "the loss": 0.001091625576635937, "loss of decoupling": 0.002608271059113289, "nature of these": 0.0008795444875769765, "data the": 0.00037617782323326834, "based on tomasulo": 0.0013041355295566445, "the clock": 0.0012028509497334352, "relative tocycle": 0.0012404295560070903, "by concatenating the": 0.0008795444875769765, "unresolved branches as": 0.0013041355295566445, "much simpler structures": 0.0013041355295566445, "the scheduling": 0.00050575224417074, "than those": 0.0003822393737571514, "processor instruction reg": 0.0013041355295566445, "the ep there": 0.0013041355295566445, "but balanced workloads": 0.0013041355295566445, "column in figure": 0.0011955560096688917, "access time": 0.0006528858582163334, "requirements obtained by": 0.0013041355295566445, "and evaluates a": 0.0011955560096688917, "multithreaded architecture see": 0.0013041355295566445, "lockup": 0.007655525678144671, "addition it": 0.0006251261794967279, "each processing unit": 0.0035866680290066754, "and or": 0.00029062379938860414, "pipelines which makes": 0.0013041355295566445, "delay this anticipation": 0.0013041355295566445, "interested in the": 0.000524961982069014, "cross the chip": 0.0013041355295566445, "dispatching the instructions": 0.0013041355295566445, "7 a while": 0.0013041355295566445, "to the decoupling": 0.0011320253488558256, "bypass mechanisms and": 0.0013041355295566445, "simultaneous issue": 0.0012404295560070903, "benefits of": 0.0004622033903301626, "higher when decoupling": 0.0013041355295566445, "the simulator modelled": 0.0013041355295566445, "strategies a cost": 0.0013041355295566445, "for several bus": 0.002608271059113289, "contention the l1": 0.0013041355295566445, "adapts to higher": 0.0013041355295566445, "the fp load": 0.0011955560096688917, "gap between": 0.00047596320265410187, "alphastation 600 5": 0.0013041355295566445, "may require": 0.0004966975556536301, "and we analyze": 0.0009782454257061845, "partitioning for": 0.0006646615144283076, "few threads are": 0.0013041355295566445, "turb3d but": 0.0012404295560070903, "complexity it": 0.0008381580285946043, "free forwd": 0.0024808591120141807, "amount": 1.6335387644210306e-05, "absolute performance": 0.0008644273078701857, "ap and the": 0.013041355295566444, "avoids": 0.0002881655532710798, "slots breakdown": 0.0012404295560070903, "provides enough": 0.0009596133098576085, "addresses held in": 0.0013041355295566445, "independent": -0.0005368741192693849, "study of branch": 0.0018292018970790475, "combination of": 0.0002632843956943482, "the cache in": 0.0008343056950813626, "is quite": 0.0009796008753504978, "with 64 integer": 0.0013041355295566445, "configuration1030507090 of issue": 0.0013041355295566445, "apsi figure": 0.0012404295560070903, "hand": -0.000286085120936433, "justification for multithreading": 0.0013041355295566445, "latency tolerance and": 0.0011955560096688917, "the addition": 0.0008337522552138572, "suggests that": 0.000742059940076873, "spec fp95 benchmark": 0.0013041355295566445, "therefore in": 0.00047858718177819963, "with similar": 0.000571285616180762, "events which": 0.0007288906339850341, "them fully utilized": 0.0013041355295566445, "hazard can": 0.0012404295560070903, "load forwarding is": 0.002608271059113289, "scenario": 0.00025857424487486867, "structured data the": 0.0011955560096688917, "1 to": 0.0014487386952636544, "to hide functional": 0.0013041355295566445, "summary and conclusions": 0.0008508803638512747, "ep right": 0.0012404295560070903, "the": 0, "of the renaming": 0.0011955560096688917, "comes from": 0.0008668739661362099, "14 but they": 0.0013041355295566445, "4 a": 0.0002872529378338953, "regain progressively": 0.0012404295560070903, "manage the": 0.0006687859751816229, "the architecture": 0.002323126191159617, "enough in": 0.0007703117153324135, "independent threads the": 0.0013041355295566445, "when implemented on": 0.0010233700706253773, "4 if there": 0.0010233700706253773, "contexts and as": 0.0013041355295566445, "dynamic code partitioning": 0.0011955560096688917, "bandwidth on average": 0.0013041355295566445, "removed when": 0.0009596133098576085, "being tested for": 0.0011320253488558256, "13571 l2 latency": 0.0013041355295566445, "conclusions in this": 0.0005824502692284676, "new microarchitecture": 0.001131848109878394, "all the addresses": 0.0011320253488558256, "requires just": 0.0010232098435906777, "networks has": 0.0008264980830926347, "as memory": 0.0007959283148397349, "previously instrumented with": 0.0013041355295566445, "depends strongly": 0.0017014942863799092, "a block length": 0.0013041355295566445, "out before 1": 0.0013041355295566445, "our model all": 0.0011320253488558256, "pews a": 0.001131848109878394, "cycle like that": 0.0013041355295566445, "of the latency": 0.0016847516918798552, "chip boundaries": 0.0012404295560070903, "decoupled figure 7": 0.0013041355295566445, "cycle ap": 0.0012404295560070903, "processors have": 0.000673018878977538, "traces corresponding to": 0.0011320253488558256, "it reveals": 0.0009144577512718645, "enabled however the": 0.0013041355295566445, "sends": 0.00025358628871343075, "flatter": 0.0008053511688487781, "could also be": 0.0006252240695968683, "always hidden": 0.0012404295560070903, "is issued to": 0.0010233700706253773, "more threads": 0.0020464196871813555, "apsi or": 0.0012404295560070903, "times an": 0.0007959283148397349, "tr a": 0.0005307693879856005, "even faster with": 0.0011955560096688917, "access time several": 0.0013041355295566445, "unit ep the": 0.0013041355295566445, "enabled first": 0.001131848109878394, "latencies and keep": 0.0013041355295566445, "of the compiler": 0.0014922057502026668, "to squash": 0.0010232098435906777, "9 include dynamic": 0.0013041355295566445, "c contribution": 0.0012404295560070903, "between the ap": 0.005216542118226578, "ap stalls due": 0.0013041355295566445, "technologies only": 0.0012404295560070903, "implies in": 0.0007552748633928414, "clock cycles an": 0.0011955560096688917, "composed of all": 0.0010869386243451886, "23 percent": 0.0012404295560070903, "the ds": 0.0010232098435906777, "may be": 0.0003446937838095604, "as it is": 0.00047866212496357045, "complexity effective": 0.0009144577512718645, "parallelism multiple contexts": 0.0013041355295566445, "are interested": 0.000718162708448653, "more effective for": 0.0009991933394075195, "memory pressure": 0.001131848109878394, "architectural": 0.00032590631235417594, "ap execution time": 0.0013041355295566445, "a limited": 0.0013794444669763808, "remark is": 0.0009354213803174095, "speculation or": 0.0010683084581737416, "or floating": 0.0008794067790303072, "is forwarded to": 0.0008343056950813626, "throughput therefore": 0.0012404295560070903, "their extremely": 0.001131848109878394, "have access": 0.000628347041081578, "dependence is": 0.000711621620711951, "improvements especially in": 0.0013041355295566445, "the ep are": 0.002608271059113289, "loss su2cor hydro2d": 0.0013041355295566445, "busy during 2": 0.0013041355295566445, "techniques have": 0.0005011645724411356, "slot count": 0.0012404295560070903, "component that increases": 0.0013041355295566445, "balanced": 0.00032938856516440314, "most current processors": 0.0011955560096688917, "8 a and": 0.0009432269954527143, "factor when": 0.0009144577512718645, "to on chip": 0.0013041355295566445, "that all the": 0.0004602827124280832, "way": -0.0005706108728537285, "was": -0.0012023840568701366, "a limited form": 0.0009597635781491616, "it a promising": 0.0011955560096688917, "single threaded decoupled": 0.0013041355295566445, "cycles 1030507090110": 0.0012404295560070903, "multithreaded decoupled simulator": 0.0013041355295566445, "general purpose fully": 0.0013041355295566445, "performance degradation": 0.001225690547100817, "memory into": 0.0008644273078701857, "decodes": 0.0008263687001741793, "both streams are": 0.0013041355295566445, "exploiting choice": 0.00197643175486235, "are scheduled": 0.0006158297128639705, "true": -0.00013167966178611817, "more than": 0.0002642397310500353, "tolerance which is": 0.0010869386243451886, "figure 1 scheme": 0.0013041355295566445, "superscalar microprocessor memory": 0.0013041355295566445, "maximum": -0.0005229269303358711, "of parallelism to": 0.0011320253488558256, "tomcatv swim": 0.000988215877431175, "was first proposed": 0.0009282642112570812, "of this study": 0.0007331105197159318, "way all": 0.0008507471431899546, "computing": -0.000167177387757555, "than a centralized": 0.0011955560096688917, "extract much": 0.0012404295560070903, "to further": 0.0004254522347344415, "obvious hardware complexity": 0.0013041355295566445, "physical": 0.0004142365568809999, "can hardly": 0.0008794067790303072, "increasing hardware complexity": 0.0011955560096688917, "from 1 cycle": 0.0013041355295566445, "deeper pipelines": 0.0010683084581737416, "right labelled wait": 0.0013041355295566445, "a shows the": 0.0006745605734515554, "interested": 0.0001928163764114899, "tomcatv and 1000": 0.0013041355295566445, "performance is degraded": 0.0013041355295566445, "concurrent": 0.0002400015215045047, "is included": 0.00050575224417074, "slip ahead": 0.001131848109878394, "20 this": 0.0007552748633928414, "promising alternative": 0.0010232098435906777, "the good": 0.0006042064002570686, "this section": 0.00026245233140062194, "multithreaded decoupled access": 0.0013041355295566445, "ap and ep": 0.0013041355295566445, "advantage of": 0.0004700803528159689, "processor next the": 0.0013041355295566445, "among others other": 0.0013041355295566445, "of threads because": 0.0011320253488558256, "summarize decoupling": 0.0012404295560070903, "back stage pipelines": 0.0013041355295566445, "concept": 0.00011260951048120999, "better exploit the": 0.0011955560096688917, "ratios depicted in": 0.0013041355295566445, "an individual thread": 0.0035866680290066754, "including branch prediction": 0.0013041355295566445, "misc the effectiveness": 0.0013041355295566445, "global": 2.820854062016924e-05, "differences from": 0.0008264980830926347, "g number": 0.0008644273078701857, "to the slope": 0.0010869386243451886, "2k entry branch": 0.0013041355295566445, "fp95 are": 0.0012404295560070903, "boundaries in addition": 0.0011955560096688917, "that process": 0.0006567163579032665, "main effect": 0.0010232098435906777, "to quantify": 0.0005933556832385617, "instructions all memory": 0.0013041355295566445, "shows that by": 0.0009991933394075195, "are obvious": 0.000735088600279925, "integer load miss": 0.002608271059113289, "saturating counter": 0.0008507471431899546, "run some": 0.001919226619715217, "base decoupled": 0.0024808591120141807, "scheduled after the": 0.0011955560096688917, "the synergistic": 0.0010683084581737416, "rightmost": 0.0004364578755127969, "r10000 to": 0.001131848109878394, "fp loads figure": 0.0013041355295566445, "some processors commonly": 0.0013041355295566445, "get a subsequent": 0.0013041355295566445, "describes and evaluates": 0.0013041355295566445, "lower hardware": 0.001131848109878394, "involved in": 0.0006695616790899287, "added the": 0.0006491441198892728, "this impact": 0.0012404295560070903, "and 4": 0.0004926730930514105, "the ep performance": 0.0013041355295566445, "produces longer": 0.0012404295560070903, "for programs that": 0.0009432269954527143, "entries": 0.00032489012989663234, "uncovers other overlapped": 0.0013041355295566445, "of other dependent": 0.0011955560096688917, "in the future": 0.0010430487718294445, "hide high": 0.0012404295560070903, "queues are disabled": 0.0013041355295566445, "aggressively": 0.0006013313256064065, "perceived": 0.008014822448759383, "presented": -0.0001618583258116307, "read and issue": 0.0013041355295566445, "mechanism 8 kb": 0.0013041355295566445, "is closely": 0.0005497957474293128, "ap is stalled": 0.0013041355295566445, "contribution to": 0.0011335170135046142, "show that": 7.804562484682999e-05, "to fill the": 0.0009432269954527143, "branch prediction and": 0.0009991933394075195, "stalls labelled st": 0.0013041355295566445, "starved for most": 0.0013041355295566445, "reduces the amount": 0.0008508803638512747, "matching store": 0.0012404295560070903, "known this has": 0.0013041355295566445, "decoupling may become": 0.0013041355295566445, "transistor budget smt": 0.0013041355295566445, "cost": -0.00010223871510415171, "a memory hazard": 0.002608271059113289, "l2 latency on": 0.0013041355295566445, "the memory": 0.0034332375759540444, "hiding effectiveness the": 0.0013041355295566445, "l2 latency of": 0.003912406588669933, "that is fetched": 0.0013041355295566445, "tomasulo": 0.001023049666720986, "slots when": 0.0009354213803174095, "configuration achieves the": 0.0013041355295566445, "chip bus": 0.0010683084581737416, "shared": 0.000129947321391383, "multithreading provides enough": 0.0013041355295566445, "is each": 0.0006491441198892728, "large amount of": 0.0006252240695968683, "on the static": 0.0009432269954527143, "instruction scheduling mechanisms": 0.0013041355295566445, "in their": 0.00026371367161534656, "process these data": 0.0013041355295566445, "latencies continue to": 0.0013041355295566445, "performance evaluation": 0.00043549047591310907, "these networks": 0.0007482579447489478, "decoupled mode which": 0.0013041355295566445, "to exploit ilp": 0.003396076046567477, "rest of": 0.0004632758997883432, "on a 2k": 0.0013041355295566445, "tolerate high": 0.001131848109878394, "8 with": 0.0005933556832385617, "have analized": 0.0012404295560070903, "investigate how both": 0.0013041355295566445, "architecture requires just": 0.0013041355295566445, "decoupled architectures that": 0.0013041355295566445, "execute architectures can": 0.0013041355295566445, "usually": -4.8192357277894724e-05, "by decoupling may": 0.0013041355295566445, "the chip boundaries": 0.0013041355295566445, "observed that the": 0.0006295335835826548, "current compiling techniques": 0.0013041355295566445, "run up": 0.0010683084581737416, "logic complexity": 0.0030696295307720335, "penalized": 0.0006383120607241264, "set and produces": 0.0013041355295566445, "chip caches in": 0.0013041355295566445, "6 c while": 0.0011955560096688917, "trend in the": 0.0009991933394075195, "total issue slot": 0.0013041355295566445, "the ep depending": 0.0013041355295566445, "splitting it dynamically": 0.0013041355295566445, "have also found": 0.0010233700706253773, "threads however": 0.001131848109878394, "clearly illustrated in": 0.0013041355295566445, "design digital 21264": 0.0013041355295566445, "while multithreading": 0.0012404295560070903, "by identifying": 0.0006567163579032665, "issue wake up": 0.0013041355295566445, "processor units because": 0.0013041355295566445, "queue iq": 0.001131848109878394, "will have an": 0.0008266275065318913, "although to a": 0.0010869386243451886, "instruction scheduling 4": 0.0013041355295566445, "the first column": 0.0006408364943711638, "configurations is": 0.0015918566296794698, "determine its": 0.000717173118915841, "can": -0.022633418527843775, "3 when two": 0.0013041355295566445, "linearly it also": 0.0013041355295566445, "structures so": 0.0010232098435906777, "need larger": 0.0012404295560070903, "this uncovers": 0.0012404295560070903, "chip": 0.002834520200176286, "the performance": 0.0021443592746594776, "39 while it": 0.0013041355295566445, "measured the performance": 0.0018040578366085329, "p6 uses": 0.0012404295560070903, "other words while": 0.0011320253488558256, "more contexts 6": 0.0013041355295566445, "occur": -1.0440102457525403e-05, "of view of": 0.0006865377525274533, "access stream is": 0.0011955560096688917, "several configurations": 0.002263696219756788, "and bandwidth": 0.0006687859751816229, "2 percent": 0.0009596133098576085, "during memory": 0.0010232098435906777, "and a non": 0.0008056033928290001, "write": 8.861422962419467e-05, "a data queue": 0.0013041355295566445, "single instruction": 0.0007626155834569682, "conditional branch instructions": 0.0013041355295566445, "conclusions can be": 0.0018040578366085329, "a simple": 0.00023249483235398364, "technologies only accelerate": 0.0013041355295566445, "processor may": 0.0006818342955390528, "due to the": 0.0007495719733835479, "techniques especially": 0.000988215877431175, "paper is organized": 0.0003403225792751291, "whenever": 8.409423298402943e-05, "several conclusions can": 0.0011955560096688917, "next the": 0.0005186312208095427, "the scope": 0.0004042970700034842, "and each of": 0.0007028869980789446, "small fully associative": 0.0018565284225141624, "configurations fourth": 0.0012404295560070903, "from 2": 0.0004344607581021076, "progressively": 0.0010207753368781838, "from 0": 0.000422547715690821, "from 1": 0.0030456436989374207, "from 8": 0.0006528858582163334, "typical": 9.293254660604006e-05, "memory latency rather": 0.0013041355295566445, "threads are needed": 0.002608271059113289, "pipelines next there": 0.0013041355295566445, "is caused": 0.0005933556832385617, "lockup free cache": 0.006792152093134954, "decoupled processor next": 0.0013041355295566445, "the main arguments": 0.0011955560096688917, "still": -0.0002827612094771535, "than 79": 0.001131848109878394, "mechanisms and also": 0.0013041355295566445, "reference manual the": 0.0009991933394075195, "the other hand": 0.000473464459422899, "sets since": 0.0007869220451269916, "cycle 5 summary": 0.0013041355295566445, "worth trading": 0.0012404295560070903, "addres": 0.0022633418527843773, "miss ratios hydro2d": 0.0013041355295566445, "hold up": 0.000988215877431175, "window": 0.001075548839745982, "two techniques": 0.0006911617068074382, "than 3 6": 0.0011320253488558256, "small fully": 0.0017288546157403714, "non": -0.0036351515854639712, "of processors and": 0.000689676987724507, "speeds different kinds": 0.0013041355295566445, "including branch": 0.0012404295560070903, "of threads from": 0.0013041355295566445, "to higher": 0.0005601922488502669, "scaling": 0.0006925561379977568, "slippage": 0.005485887593024482, "achieved with": 0.000590751785145234, "st ld hazards": 0.0013041355295566445, "slippage reduction": 0.0024808591120141807, "an important": 0.00022026004222363803, "alpha 21164 5": 0.0013041355295566445, "into access decoupling": 0.002608271059113289, "empy i queue": 0.0013041355295566445, "grow even": 0.0010683084581737416, "since it is": 0.00044730194272165415, "of issue cycles": 0.002608271059113289, "of multiple": 0.0003732189844719734, "the issue stage": 0.0011320253488558256, "can observe in": 0.0011320253488558256, "fp": 0.0036381040192564624, "complexity multithreading": 0.0012404295560070903, "significantly": 0.00025200168660072415, "0 98": 0.0006911617068074382, "high to": 0.0007869220451269916, "section with some": 0.0010233700706253773, "are 1": 0.0004417978451962143, "memory system performance": 0.0009146009485395237, "future a": 0.0009596133098576085, "such code": 0.0007959283148397349, "studies showed that": 0.0011955560096688917, "operand": 0.004657760261289653, "avoided": 0.0002778572872435306, "ep": 0.022349584384915258, "shown": -0.00295621395473186, "conversely scaling at": 0.0013041355295566445, "increase": -1.5881771438426637e-05, "this we": 0.00032769118005508224, "threads during": 0.0010683084581737416, "a portion of": 0.0005960949717773755, "8 configurations mentioned": 0.0013041355295566445, "shows": -0.0016562044459708773, "to tolerate high": 0.0011955560096688917, "on both": 0.0004060415363679458, "involve multiple conditional": 0.0013041355295566445, "divergence": 0.00048117646971571743, "code expansion would": 0.0013041355295566445, "the performance is": 0.0007290047728253074, "38 19 14": 0.0013041355295566445, "is composed": 0.00046832260169377333, "current processors": 0.0009596133098576085, "is high": 0.0005237262750068342, "ap almost": 0.0012404295560070903, "with greater issue": 0.0013041355295566445, "speed typically a": 0.0013041355295566445, "to external bus": 0.0013041355295566445, "cache is augmented": 0.0013041355295566445, "is the degradation": 0.0011955560096688917, "into access": 0.0024808591120141807, "can observe": 0.0006158297128639705, "decoupled access": 0.008683006892049632, "schemes this": 0.0008507471431899546, "processors may": 0.0006864302626648375, "by the architecture": 0.0009991933394075195, "this information to": 0.0007210971271218336, "its maximum": 0.0012502523589934557, "and conclusions": 0.000540011492537935, "extensions it": 0.0009354213803174095, "but they did": 0.0010869386243451886, "determined in pure": 0.0013041355295566445, "with 12": 0.0017588135580606143, "directly": -8.26341718254293e-05, "the detail": 0.0008054772610937835, "forwarding": 0.002568026937842559, "size": -0.0004131784144525573, "useful work number": 0.0013041355295566445, "the fp": 0.0009354213803174095, "effects in a": 0.0010869386243451886, "a degenerated": 0.0010683084581737416, "we present": 0.00014809767295940866, "apsi l2 latency": 0.0013041355295566445, "decoupled processor": 0.013644725116077994, "the degradation": 0.0007288906339850341, "threads have access": 0.0013041355295566445, "mostly": 0.00030513883871028605, "that": 0, "running this": 0.0009596133098576085, "to reveal": 0.000711621620711951, "eliminated": 0.0004846868780618628, "than": -0.014375651361028304, "larger combined": 0.0012404295560070903, "5 266": 0.001131848109878394, "ilp however current": 0.0013041355295566445, "than 39 while": 0.0013041355295566445, "key factor to": 0.0011955560096688917, "processors alpha": 0.0012404295560070903, "fp loads depends": 0.0013041355295566445, "decoupled architecture that": 0.0013041355295566445, "can issue and": 0.0013041355295566445, "decoupling cannot be": 0.0013041355295566445, "the multicluster": 0.002136616916347483, "saq whenever": 0.0012404295560070903, "dynamically": 0.0006055759108802547, "becomes saturated when": 0.0013041355295566445, "technique for hiding": 0.0011320253488558256, "the same": 2.6097088044145695e-05, "when l2": 0.0024808591120141807, "kb l1 data": 0.0013041355295566445, "cache size": 0.000628347041081578, "causes but the": 0.0013041355295566445, "be avoided by": 0.0007210971271218336, "memory operations": 0.0007010651818104263, "early scalar architectures": 0.0013041355295566445, "slots wrong path": 0.0013041355295566445, "pass this": 0.0008794067790303072, "by scaling": 0.0007626155834569682, "case of": 0.00023301427611090815, "several configurations having": 0.002608271059113289, "some other experiments": 0.0013041355295566445, "of issuing from": 0.0013041355295566445, "are kept precise": 0.0013041355295566445, "for 101": 0.001131848109878394, "can regain progressively": 0.0013041355295566445, "for 104": 0.0012404295560070903, "be used to": 0.00021850564918481208, "techniques like": 0.0007415372551110844, "89 with 12": 0.0013041355295566445, "reduced by": 0.00041780904867353357, "ep were": 0.0012404295560070903, "ahead of other": 0.0011955560096688917, "work for the": 0.0008423758459399276, "duplication": 0.0009732645149081421, "typically": 3.646392574833636e-05, "digital f77 is": 0.0013041355295566445, "while they have": 0.0013041355295566445, "from fu": 0.005116049217953389, "uses the mips": 0.0013041355295566445, "of decoupled architecture": 0.002608271059113289, "of each of": 0.0005382059914513594, "of the problems": 0.0006339606437457524, "this paper performs": 0.0011955560096688917, "simultaneous multithreading and": 0.0011955560096688917, "negligible additional speed": 0.0013041355295566445, "5 on": 0.000628347041081578, "multithreading is": 0.0032049253745212248, "configurations mentioned": 0.001131848109878394, "latency figure 6": 0.0013041355295566445, "this kind": 0.0009125845902203176, "ratio": 0.0003627820551642766, "static instruction scheduling": 0.0013041355295566445, "any specific": 0.0006960369682423088, "and priorities": 0.0010232098435906777, "only": -0.0028783892658393296, "trace was": 0.0009354213803174095, "developed": -4.523329734498686e-05, "many more": 0.0005458127883179685, "processors atom a": 0.0013041355295566445, "be drawn from": 0.0016246119028627483, "cycles figure": 0.001828915502543729, "turb3d apsi fpppp": 0.0013041355295566445, "shows that the": 0.00036631172245985764, "the wasted issue": 0.002608271059113289, "because its operand": 0.0013041355295566445, "the key": 0.0002872529378338953, "queue 32": 0.0010683084581737416, "average perceived load": 0.002608271059113289, "tolerate both memory": 0.0013041355295566445, "cannot": -0.0005087097190738256, "that out of": 0.0009782454257061845, "extract much ilp": 0.0013041355295566445, "to the memory": 0.0007099242926403199, "a abstractthe increasing": 0.0013041355295566445, "renaming stage": 0.0012404295560070903, "the specific role": 0.0011955560096688917, "present and evaluate": 0.0009991933394075195, "regarding the impact": 0.0013041355295566445, "the i cache": 0.0009597635781491616, "with a block": 0.000869400269792839, "non decoupled multithreading": 0.0013041355295566445, "to 2 instructions": 0.0013041355295566445, "load misses measures": 0.002608271059113289, "issue slots and": 0.002608271059113289, "file map": 0.0012404295560070903, "consume them": 0.001131848109878394, "loads figure": 0.0024808591120141807, "exploiting idle": 0.002263696219756788, "otherwise the": 0.00031861154964899256, "to characterize": 0.0004996624900673057, "processors keep growing": 0.0013041355295566445, "effective technique": 0.000711621620711951, "register rather": 0.0010232098435906777, "be observed": 0.0004825997793810213, "are provided": 0.0004708321081440783, "and apsi or": 0.0013041355295566445, "by all": 0.0004215899190573064, "both units and": 0.0013041355295566445, "that decoupled access": 0.0013041355295566445, "g the instruction": 0.0011955560096688917, "apsi tomcat swim": 0.0013041355295566445, "for three": 0.000474666051829923, "from the point": 0.0006339606437457524, "3": 0, "depends on a": 0.0007373247384588102, "between": -0.0055378979917846466, "dispatching the": 0.0010232098435906777, "computing architectures take": 0.0013041355295566445, "uses the": 0.0002511710611127231, "notice": 0.00046713844053030155, "factor when l2": 0.0013041355295566445, "time becomes the": 0.0013041355295566445, "produces a": 0.001175155691017849, "bottleneck when the": 0.0011955560096688917, "the near": 0.0005690065412913026, "slots so that": 0.0011955560096688917, "analyzed": 0.000568228837412962, "the dec alpha": 0.0009146009485395237, "this feature": 0.0005272108705161225, "higher memory": 0.000988215877431175, "also found": 0.0006687859751816229, "previously instrumented": 0.0012404295560070903, "found that this": 0.000869400269792839, "figure 6 c": 0.0016246119028627483, "of using": 0.00033002653467987625, "code previously instrumented": 0.0013041355295566445, "badly however as": 0.0013041355295566445, "potential to exploit": 0.0011955560096688917, "their extremely low": 0.0013041355295566445, "comes": 0.0004037172739201698, "previous section and": 0.0007929931932651771, "overview": 0.00014976765510037448, "dispatch": 0.0022666791375247244, "exploit": 0.0011097369584914315, "call this event": 0.0013041355295566445, "perceived latency": 0.0037212886680212712, "moreover": 6.925085835737287e-05, "ap the": 0.0010683084581737416, "a decoupled mode": 0.0011955560096688917, "external l2": 0.006202147780035452, "compiler support for": 0.0008266275065318913, "l2 latency in": 0.0011955560096688917, "traces used in": 0.0013041355295566445, "major negative impact": 0.0013041355295566445, "l2 latency is": 0.0013041355295566445, "high to illustrate": 0.0013041355295566445, "shown how": 0.0005272108705161225, "slots where": 0.0010232098435906777, "and hardware": 0.0006316331044547355, "kind of stalls": 0.0013041355295566445, "is large": 0.0003497719469427444, "except those": 0.0007703117153324135, "is especially": 0.0005289806862200837, "sized with": 0.001131848109878394, "external": 0.002415602771462097, "analyze the mutual": 0.0013041355295566445, "and deeper": 0.0009596133098576085, "scheduled thread cannot": 0.0013041355295566445, "su2cor hydro2d": 0.002964647632293525, "cycle and": 0.0011763772026767488, "c while": 0.000778399736517355, "about the same": 0.0006504836064802605, "misses since we": 0.0013041355295566445, "these": -0.009321791051456042, "several dynamic instruction": 0.0013041355295566445, "decoupling and mulithreading": 0.0013041355295566445, "with both high": 0.0013041355295566445, "the pending": 0.0007703117153324135, "of 64 cycles": 0.0011955560096688917, "is then analyzed": 0.0009991933394075195, "studies 22 24": 0.0013041355295566445, "idle floating": 0.002263696219756788, "it is first": 0.0009146009485395237, "bus utilization cycles": 0.0013041355295566445, "metric": 0.0004846868780618628, "than decoupling": 0.0012404295560070903, "be avoided": 0.0004812518065670899, "matching store the": 0.0013041355295566445, "allelism": 0.0009594630886131097, "of clock cycles": 0.0009282642112570812, "which combines these": 0.0013041355295566445, "1 central processor": 0.0013041355295566445, "of the r10000": 0.0013041355295566445, "processing unit": 0.0046771069015870475, "cache and": 0.002700057462689675, "busy in addition": 0.0011955560096688917, "the reduced issue": 0.0013041355295566445, "the miss ratio": 0.0018040578366085329, "path delays than": 0.0013041355295566445, "the networks involved": 0.0013041355295566445, "tolerance in addition": 0.0013041355295566445, "implementable simultaneous": 0.0010232098435906777, "performs dynamic code": 0.0013041355295566445, "called ap": 0.0012404295560070903, "instruction computing architectures": 0.0013041355295566445, "dual issue and": 0.0013041355295566445, "exploit the": 0.00043241907781427626, "validate": 0.00038295112925175646, "lockup free instruction": 0.0010519581420331493, "is disabled preventing": 0.0013041355295566445, "two different approaches": 0.0008508803638512747, "we show": 0.00015177713436481972, "pass this information": 0.0011955560096688917, "called loss of": 0.0013041355295566445, "how both techniques": 0.0013041355295566445, "alleviate": 0.00048663225745407105, "each individual thread": 0.0013041355295566445, "good decoupling behavior": 0.0013041355295566445, "memory data": 0.0008381580285946043, "table register the": 0.0013041355295566445, "capable to merge": 0.0013041355295566445, "remaining stalls we": 0.0013041355295566445, "speed": 0.0006145260422815322, "path delays": 0.0009596133098576085, "of the": 0.0, "cycles of each": 0.0011320253488558256, "a common fetch": 0.0013041355295566445, "the decoupling mechanism": 0.0013041355295566445, "hardware and software": 0.0006717006715548712, "most important factors": 0.0010869386243451886, "unit has": 0.0009596133098576085, "improvement": 0.0002967147746700483, "decoupling and this": 0.0013041355295566445, "terms of clock": 0.0011955560096688917, "we summarize": 0.0004952342329359331, "swim": 0.0014341217002240064, "higher degree": 0.0007288906339850341, "finally for": 0.0006188698787303489, "read": 0.00015317871016185423, "them with dual": 0.0013041355295566445, "architecture see": 0.000988215877431175, "early": 0.00015260787195134977, "using": -0.0015403822560513853, "execution": 0.0003361164483339587, "latency and increasing": 0.0013041355295566445, "show in": 0.0004610050069150525, "which makes": 0.00046832260169377333, "features while decoupling": 0.0013041355295566445, "one of them": 0.0005296577285779924, "architecture is significantly": 0.0013041355295566445, "when two more": 0.0013041355295566445, "latency increases the": 0.0013041355295566445, "benefit": 0.00040775200677355665, "optimizing for": 0.001828915502543729, "t": 0, "capable to": 0.0017919195815213264, "programs being tested": 0.0013041355295566445, "quite low less": 0.0013041355295566445, "mips r10000": 0.0031837132593589396, "useful work figure": 0.0013041355295566445, "any delay this": 0.0013041355295566445, "256 cycles figure": 0.0013041355295566445, "slots and functional": 0.0013041355295566445, "architectural51525 l2 latency": 0.0013041355295566445, "than 96": 0.001131848109878394, "register map tables": 0.0013041355295566445, "ratios increase progressively": 0.0013041355295566445, "6 cycles for": 0.0013041355295566445, "of a small": 0.0012504481391937365, "results depicted in": 0.0013041355295566445, "not enabled first": 0.0013041355295566445, "corresponding to t": 0.0009146009485395237, "i cache notice": 0.0013041355295566445, "performance loss relative": 0.0013041355295566445, "are usually": 0.0003901046298575308, "l free l": 0.002608271059113289, "access to": 0.00034338582735569565, "4 instructions": 0.0008959597907606632, "these data both": 0.0013041355295566445, "stream computer": 0.001131848109878394, "27 12 by": 0.0013041355295566445, "decoupled processing": 0.0012404295560070903, "average does not": 0.0011320253488558256, "slippage may": 0.0012404295560070903, "the maximum performance": 0.003260815873035566, "3 4 5": 0.0006015196536131734, "but effective": 0.0009596133098576085, "skipping an initial": 0.0013041355295566445, "is less than": 0.0004096456502548639, "base architecture without": 0.0013041355295566445, "systems with a": 0.0008056033928290001, "still refer to": 0.0013041355295566445, "threads notice": 0.0012404295560070903, "hide the memory": 0.0011320253488558256, "central": 0.00022130452963494129, "as discussed in": 0.0005002400320076618, "avoided by incorporating": 0.0013041355295566445, "latency case queues": 0.0013041355295566445, "by splitting": 0.000677366170160215, "cycles for a": 0.0009020289183042664, "take 10 we": 0.0013041355295566445, "characterized": 0.000429794099843868, "as shown in": 0.0015436521920362126, "than 3 threads": 0.0013041355295566445, "processor": 0.003054569033761215, "and it depends": 0.0011320253488558256, "an infinite multibanked": 0.0013041355295566445, "we have shown": 0.0004175629143400891, "smt processors designed": 0.0013041355295566445, "to merge up": 0.0013041355295566445, "the major contribution": 0.0009991933394075195, "elementary": 0.0006360151291463604, "less than 6": 0.001956490851412369, "less than 4": 0.0007991729233076996, "since these": 0.00047858718177819963, "less than 2": 0.0006834587242878347, "exploit instruction": 0.0008959597907606632, "scheduling on": 0.000711621620711951, "forwarded": 0.0004980955781446229, "lod": 0.0017585382271967976, "area": 0.00016721430367259169, "empty issue slot": 0.0013041355295566445, "start": -1.13487010078512e-05, "scheduler for ilp": 0.0011955560096688917, "low": 2.450385355444384e-05, "by misses are": 0.0013041355295566445, "in all non": 0.0010519581420331493, "characterize the loss": 0.0013041355295566445, "organization to": 0.0009354213803174095, "mechanisms the": 0.0007415372551110844, "extensions it can": 0.0013041355295566445, "bottlenecks of": 0.0010232098435906777, "and register": 0.000677366170160215, "the performance of": 0.0006008725476920636, "b perceived miss": 0.0013041355295566445, "ep figure 2": 0.0013041355295566445, "decentralized dynamic scheduler": 0.0011955560096688917, "7 b maximum": 0.0013041355295566445, "how close": 0.0007288906339850341, "configurations have": 0.0009354213803174095, "will have": 0.00028773127311796406, "obvious influence on": 0.0013041355295566445, "copied": 0.0004449684411709873, "low issue": 0.001131848109878394, "operand from memory": 0.005216542118226578, "decoupled architecture finally": 0.0013041355295566445, "stage decodes": 0.0010683084581737416, "to four unresolved": 0.0013041355295566445, "causes that prevent": 0.0013041355295566445, "especially tailored": 0.001131848109878394, "be more": 0.00029355585405570737, "the ap until": 0.0013041355295566445, "600": 0.00044280199675503457, "plays in": 0.0009596133098576085, "describe": -0.00010697877554324211, "base architecture": 0.0010232098435906777, "in figure 8": 0.00044803945377315394, "it worth trading": 0.0013041355295566445, "in figure 2": 0.0006111627518399747, "in figure 3": 0.0009666222745304831, "in our": 0.0001938434972306947, "on the ability": 0.0008266275065318913, "in figure 7": 0.00042007064137194257, "direct mapped cache": 0.0015408646808105623, "a typical single": 0.0013041355295566445, "execute stream which": 0.0013041355295566445, "rather than into": 0.0011955560096688917, "cache miss ratio": 0.0009597635781491616, "buffers": 0.0007507499288661148, "loads20601001401": 0.0011316709263921886, "cycle and priorities": 0.0013041355295566445, "terms of": 0.0005070437899209729, "significantly reduces the": 0.0008598689302616166, "prefetch buffers": 0.0017919195815213264, "prefetching techniques": 0.0009596133098576085, "fetch and issue": 0.001998386678815039, "performance the": 0.0008528619751505626, "peak": 0.0007567374331899808, "pipelines which": 0.0012404295560070903, "multiple conditional": 0.001131848109878394, "system for building": 0.0009597635781491616, "latency varying from": 0.0013041355295566445, "the major": 0.0020479075642144675, "thread level": 0.0026382203370909217, "future out": 0.0012404295560070903, "which force": 0.0010232098435906777, "is organized": 0.00024874147203960914, "expected that the": 0.0009146009485395237, "and multithreading techniques": 0.0013041355295566445, "splitting": 0.0002959840519351422, "conclude that": 0.00030005072544243773, "how the external": 0.0013041355295566445, "f77 is not": 0.0013041355295566445, "arithmetic units compiling": 0.0013041355295566445, "validate our conclusions": 0.0011955560096688917, "high perceived miss": 0.0013041355295566445, "supplies enough amounts": 0.0013041355295566445, "previous studies of": 0.0009782454257061845, "forwarding mechanism": 0.002263696219756788, "8 with i": 0.0013041355295566445, "1 experimental framework": 0.0013041355295566445, "architecture and we": 0.0013041355295566445, "of it": 0.0008068621258935724, "figure 5 on": 0.0010869386243451886, "ability to": 0.0006372230992979851, "corporation an": 0.0012404295560070903, "count the ap": 0.0013041355295566445, "trace was generated": 0.0013041355295566445, "order this": 0.000673018878977538, "very": -0.0011299301784630461, "allows the": 0.00033720135458929, "cycle results": 0.000988215877431175, "decoupled processor we": 0.0013041355295566445, "operands labelled wait": 0.0013041355295566445, "the matching store": 0.0013041355295566445, "in pipelined": 0.0016529961661852694, "although the ap": 0.0013041355295566445, "achieve a near": 0.0011955560096688917, "for copying it": 0.0013041355295566445, "caches in order": 0.0010233700706253773, "architecture adapts to": 0.0013041355295566445, "varying l2 latency": 0.0013041355295566445, "streams on": 0.0009596133098576085, "of functional units": 0.0016847516918798552, "case with": 0.0009598286616504993, "threads while": 0.0009596133098576085, "traffic it is": 0.0011320253488558256, "of the l2": 0.0009991933394075195, "and this number": 0.0011320253488558256, "experiments similar to": 0.0011320253488558256, "decoupled 3 t": 0.002608271059113289, "the ap or": 0.002608271059113289, "which becomes the": 0.0009782454257061845, "5 it": 0.0004966975556536301, "most important": 0.00041968953507468475, "architectures implementation": 0.0012404295560070903, "a 16": 0.0006042064002570686, "rather surprising": 0.0009144577512718645, "threads thus": 0.0010232098435906777, "metric expresses": 0.0012404295560070903, "pending misses": 0.0012404295560070903, "back stage": 0.001131848109878394, "this paper the": 0.0004563637470824592, "study another important": 0.0013041355295566445, "a fragment": 0.0006646615144283076, "in order within": 0.0013041355295566445, "configuration1030507090 of": 0.0012404295560070903, "and they have": 0.0009432269954527143, "only two threads": 0.0013041355295566445, "avoided by": 0.000590751785145234, "multithreading also helps": 0.0013041355295566445, "initial start": 0.000988215877431175, "independent threads": 0.000988215877431175, "cycle to better": 0.0013041355295566445, "is evaluated": 0.0004981735639874513, "average improvement": 0.000988215877431175, "to 4 ports": 0.0013041355295566445, "strong": 0.00013372084187962595, "respect": -0.00019609759887595168, "cache is on": 0.0013041355295566445, "although this rather": 0.0013041355295566445, "ahead": 0.001197297356414639, "reduces the": 0.002479356532389563, "prefetching techniques have": 0.0011320253488558256, "average there": 0.0009354213803174095, "latencies all of": 0.0013041355295566445, "permutation": 0.00029798434819023614, "p6 uses decoupled": 0.0013041355295566445, "of performance we": 0.0011320253488558256, "map table": 0.002136616916347483, "fast 128 bit": 0.0013041355295566445, "microprocessor memory latency": 0.0013041355295566445, "miss latency perceived": 0.003912406588669933, "committed instructions": 0.0010683084581737416, "lower than": 0.0014012440871130983, "access execute decoupling": 0.002608271059113289, "i e scaling": 0.0011955560096688917, "hydro2d the hidden": 0.0013041355295566445, "abstractthe increasing": 0.0012404295560070903, "figure 2 when": 0.0009282642112570812, "takes": -4.569668261761147e-05, "processor simultaneous": 0.0010683084581737416, "19 14": 0.000988215877431175, "is present duplication": 0.0013041355295566445, "are kept": 0.0006070355012412252, "taken": -7.568887211268743e-05, "in order or": 0.0013041355295566445, "fed with their": 0.0013041355295566445, "the dynamic scheduling": 0.0009282642112570812, "sustain a": 0.000988215877431175, "the partitioning": 0.000562352165943168, "unresolved": 0.0006863228064559043, "also depends strongly": 0.0013041355295566445, "processor high bandwidth": 0.0013041355295566445, "producing": 0.0002815496487497548, "instruction level parallelism": 0.0007250020041619892, "the first": 0.00012115662557976493, "architectures and reduces": 0.0013041355295566445, "the architectural51525": 0.0012404295560070903, "as in 27": 0.0011320253488558256, "30 6": 0.0009354213803174095, "count schemes": 0.0012404295560070903, "high miss": 0.0010232098435906777, "s figure 1": 0.0009432269954527143, "number of registers": 0.0007461028751013334, "to steer memory": 0.0013041355295566445, "s figure 4": 0.0009282642112570812, "utilized our": 0.0012404295560070903, "reach a certain": 0.0013041355295566445, "load miss": 0.014394199647864127, "threads during a": 0.0013041355295566445, "in summary we": 0.000750680249446088, "there are many": 0.00044366009145885, "history": 0.00025857424487486867, "metric compares": 0.001131848109878394, "them can fetch": 0.0013041355295566445, "in section 2": 0.00026404164583556706, "core are": 0.001131848109878394, "the instruction fetch": 0.000869400269792839, "by a wide": 0.0010519581420331493, "i queue": 0.0012404295560070903, "for all the": 0.0004372885464414572, "lack of parallelism": 0.0010869386243451886, "we expect important": 0.0013041355295566445, "processors": 0.003109431662726195, "23 2 12": 0.0013041355295566445, "of identical runs": 0.0013041355295566445, "blocking miss": 0.0012404295560070903, "and prefetch buffers": 0.001956490851412369, "overview our proposal": 0.0013041355295566445, "fully associative": 0.0015252311669139364, "fu": 0.001899418647230805, "to remove the": 0.0006804376088337231, "or floating point": 0.0009597635781491616, "is available": 0.0003005586943556874, "all memory instructions": 0.0013041355295566445, "architecture fewer": 0.0012404295560070903, "as follows": 6.13584435418969e-05, "portion of": 0.00033002653467987625, "functional units": 0.0072171056984006105, "a": 0, "increases just by": 0.0011955560096688917, "keep them fully": 0.0013041355295566445, "negligible": 0.0005744159404962708, "issue and a": 0.0013041355295566445, "on the good": 0.0011320253488558256, "r a": 0.00033418030104227287, "on whether they": 0.0011320253488558256, "37 36 each": 0.0013041355295566445, "stall cycles of": 0.0013041355295566445, "be issued in": 0.0010233700706253773, "held": 0.0006587771303288063, "committed": 0.0005041302631152295, "stage reads up": 0.0013041355295566445, "restricted ability": 0.0012404295560070903, "different traces but": 0.0013041355295566445, "ep respectively each": 0.0013041355295566445, "although there are": 0.001483306748635921, "potential when": 0.0012404295560070903, "different external bus": 0.0013041355295566445, "systems": -0.00047845176842684236, "by varying": 0.0006219679363332972, "the number of": 0.0011565718012067506, "up to 8": 0.0018040578366085329, "having from 1": 0.003912406588669933, "that these": 0.0002503584163477692, "the impact": 0.00038147084177267166, "except that": 0.0003484778668639958, "multithreaded architecture figure": 0.0013041355295566445, "although it may": 0.0009020289183042664, "complexity of": 0.00021352767888991323, "are shared by": 0.0009146009485395237, "typically a decoupled": 0.0013041355295566445, "primary data": 0.0009596133098576085, "units because": 0.0010232098435906777, "fully": 0.0003856327528229798, "processors a": 0.0005759405018926745, "in advance": 0.0009102675034508342, "capability": 0.00029698183858576727, "devote a high": 0.0013041355295566445, "being disambiguated against": 0.0013041355295566445, "the approach": 0.00030832989331924516, "paradigm which": 0.000988215877431175, "processor fetch decode": 0.0013041355295566445, "also provided with": 0.0013041355295566445, "as issue": 0.0012404295560070903, "5 on the": 0.0008423758459399276, "thread in this": 0.0013041355295566445, "simulation study of": 0.0020467401412507546, "decoupling are": 0.0012404295560070903, "same cycle": 0.0008054772610937835, "when store": 0.0012404295560070903, "beyond": 0.0004374881984995038, "event": 0.0001780904246358555, "size none": 0.0012404295560070903, "addition of": 0.000826384008021061, "miss ratios for": 0.0009597635781491616, "performance study": 0.0006960369682423088, "delays than": 0.0010232098435906777, "parallelism and low": 0.0013041355295566445, "program i e": 0.0009597635781491616, "since": -0.006662441711791559, "in the fetch": 0.0010233700706253773, "sustain": 0.0013210731700613984, "7": -0.0048555237901411466, "and as": 0.00032769118005508224, "issue": 0.0035658387534099707, "ratios for": 0.000778399736517355, "hazard can occur": 0.0013041355295566445, "interest of a": 0.0011955560096688917, "effectiveness the": 0.0008794067790303072, "grow in": 0.000778399736517355, "base": 0.0004774224962493477, "put": 0.00017624472868351494, "from achieving the": 0.0011955560096688917, "loads": 0.004332956382461333, "19 ipc": 0.0012404295560070903, "the total issue": 0.0013041355295566445, "an out": 0.0007062563811675043, "experimental framework the": 0.0010869386243451886, "choice complexity": 0.001131848109878394, "fpppp more than": 0.0013041355295566445, "architectures the mips": 0.0013041355295566445, "to validate": 0.0005807307992710011, "different choice": 0.0008959597907606632, "probability": 0.00010748786780506444, "depends strongly on": 0.0018292018970790475, "misc": 0.0016527374003483587, "different external": 0.0010683084581737416, "loads to": 0.001828915502543729, "we call": 0.00022754180326056158, "convenient way": 0.0007626155834569682, "it as simultaneous": 0.0013041355295566445, "miss": 0.012680081015456306, "which avoids": 0.0008794067790303072, "perturbation": 0.0003974191115744495, "problem by partitioning": 0.0013041355295566445, "the baseline decoupled": 0.0013041355295566445, "20 18": 0.0009596133098576085, "serious boundary": 0.0012404295560070903, "are added": 0.0004254522347344415, "3 providing": 0.0010232098435906777, "map tables": 0.002263696219756788, "fp95 benchmark suite": 0.0013041355295566445, "hazard other": 0.0012404295560070903, "dynamic register renaming": 0.0011320253488558256, "architectures simultaneous multithreading": 0.0013041355295566445, "scheme": 7.354494403295973e-05, "of threads2060100 external": 0.0013041355295566445, "2 sources of": 0.0011320253488558256, "disclosure an elementary": 0.0013041355295566445, "instructions per thread": 0.0013041355295566445, "free instruction": 0.000988215877431175, "architecture misc the": 0.0013041355295566445, "authors": 7.972448785288196e-05, "a program i": 0.0013041355295566445, "it is quite": 0.000699481032693759, "tfp": 0.002046099333441972, "decoupling a performance": 0.0013041355295566445, "approximation introduces": 0.001131848109878394, "a multithreaded decoupled": 0.006520677647783222, "of the matching": 0.0008343056950813626, "27 had chosen": 0.0013041355295566445, "for the ap": 0.0013041355295566445, "architecture model": 0.0008959597907606632, "do not": 9.790746592757873e-05, "multithreading architectures": 0.0012404295560070903, "observe in figure": 0.0010233700706253773, "the critical path": 0.0006661289277831774, "the ap to": 0.002608271059113289, "renames up": 0.0012404295560070903, "about 5000 m": 0.0013041355295566445, "substantial": 0.0002662647881304212, "none forwd l": 0.002608271059113289, "to remove": 0.0008587997410746546, "hardware cost or": 0.0013041355295566445, "also be removed": 0.0010519581420331493, "the hardware instead": 0.0013041355295566445, "thread is less": 0.0013041355295566445, "ap or to": 0.0013041355295566445, "load miss stalls": 0.0013041355295566445, "as memory latencies": 0.0011955560096688917, "ap functional units": 0.0013041355295566445, "in having an": 0.0013041355295566445, "latencies lower": 0.0012404295560070903, "policy as": 0.0008794067790303072, "several prefetching techniques": 0.0013041355295566445, "directly concerned": 0.0012404295560070903, "an efficient use": 0.0013041355295566445, "since with": 0.0008644273078701857, "in this kind": 0.0011320253488558256, "decoupled architecture in": 0.0013041355295566445, "limit of": 0.0005344051542474291, "and low": 0.00053257739836822, "cycles 1030507090110 perceived": 0.0013041355295566445, "ap and": 0.012474973028148909, "experiences": 0.0004077390585048183, "decoupled architecture is": 0.002608271059113289, "all the benchmarks": 0.0009146009485395237, "alpha": 0.0011629474471331403, "compiler applying full": 0.0013041355295566445, "bandwidths figure": 0.0012404295560070903, "general purpose": 0.00045398284217959745, "ap stalls": 0.0037212886680212712, "by means of": 0.0009285838746952554, "both memory": 0.0008959597907606632, "queue eliminating": 0.0012404295560070903, "provides excellent": 0.0010683084581737416, "of contexts and": 0.0010869386243451886, "a brief description": 0.0006865377525274533, "latency increases": 0.0008507471431899546, "case queues": 0.001131848109878394, "a basis": 0.0004658489517632426, "study of software": 0.0010233700706253773, "memory blocking": 0.0012404295560070903, "the matching": 0.0011290813112469391, "registers": 0.0019833774141255426, "individual threads": 0.002263696219756788, "access execute architecture": 0.003912406588669933, "certain level": 0.0008264980830926347, "5 hardware context": 0.0013041355295566445, "completion": 0.0002796957055841434, "issue cycles idle": 0.0013041355295566445, "on the hardware": 0.0009991933394075195, "parameters": -9.531679661085217e-06, "l2 memory latency": 0.003912406588669933, "and the execute": 0.0013041355295566445, "infinite i cache": 0.0013041355295566445, "caused by a": 0.0007373247384588102, "to allow copying": 0.0013041355295566445, "lod 2 35": 0.0013041355295566445, "of those memory": 0.0011955560096688917, "the processor is": 0.0008343056950813626, "registers instruction queues": 0.0013041355295566445, "and functional": 0.00135473234032043, "addition it causes": 0.0013041355295566445, "spec fp95 are": 0.0013041355295566445, "parameters described in": 0.0013041355295566445, "instructions by looking": 0.0013041355295566445, "dominant": 0.00033533069922377947, "of conditional branch": 0.0011320253488558256, "limited potential to": 0.0013041355295566445, "and issue width": 0.0011320253488558256, "widths and deeper": 0.0013041355295566445, "maximum throughput therefore": 0.0013041355295566445, "are determined in": 0.0010519581420331493, "control dependences": 0.0008381580285946043, "hydro2d and": 0.000988215877431175, "during": -0.00026401634154679654, "effective clustered architecture": 0.0013041355295566445, "the next": 8.679395525327574e-05, "the instruction": 0.005272108705161225, "depicted in": 0.0008489576260552179, "latency since hiding": 0.0013041355295566445, "to the 1": 0.003277219188367942, "access execute processors": 0.0013041355295566445, "although having more": 0.0013041355295566445, "finally for a": 0.0011320253488558256, "discarded offset": 0.0012404295560070903, "differences from the": 0.0010233700706253773, "the traditional": 0.0004293998705373273, "a superscalar core": 0.0013041355295566445, "close": 1.4985160249554518e-05, "programs the scheduling": 0.0013041355295566445, "without any delay": 0.0011320253488558256, "are running although": 0.0013041355295566445, "with a conditional": 0.0010233700706253773, "in 27 12": 0.0013041355295566445, "run only a": 0.0011955560096688917, "any penalty": 0.0010683084581737416, "on independent processing": 0.0013041355295566445, "bus bandwidth is": 0.0011955560096688917, "would significantly": 0.0008381580285946043, "files are scaled": 0.0013041355295566445, "scalability": 0.000373895802066443, "always hit in": 0.0011955560096688917, "features make it": 0.0013041355295566445, "stream which is": 0.0011320253488558256, "slippage between the": 0.0013041355295566445, "figure 3 a": 0.0010840155409974335, "both": -0.009968216385212362, "figure 3 c": 0.0015983458466153992, "figure 3 b": 0.00131106406704958, "increasing the ep": 0.0013041355295566445, "contention delays which": 0.0013041355295566445, "gap between the": 0.0006745605734515554, "throughput by exploiting": 0.002608271059113289, "time in": 0.00025486318031794577, "decoupling integer": 0.0024808591120141807, "of hardware": 0.0011471932507060112, "fp although": 0.0012404295560070903, "to be": 9.530554809644795e-06, "kind of": 0.0006145536876594723, "experimental": 0.00018586509321208013, "ep are true": 0.0013041355295566445, "their absolute": 0.0010232098435906777, "cache misses always": 0.0013041355295566445, "as out": 0.001131848109878394, "due to their": 0.0006717006715548712, "behavior of": 0.0005031568754553102, "su2cor turb3d": 0.001131848109878394, "latency we believe": 0.0013041355295566445, "ilp we have": 0.0013041355295566445, "modelled similarly to": 0.0013041355295566445, "shows the corresponding": 0.000869400269792839, "multithreaded architecture we": 0.0013041355295566445, "described": -0.0004753639676262198, "thread executes in": 0.0013041355295566445, "to reveal the": 0.0009020289183042664, "reg files map": 0.0013041355295566445, "scenario and": 0.000778399736517355, "with 96": 0.0010232098435906777, "describes": 0.00014980909302537702, "in having": 0.0008794067790303072, "decoupled multithreading": 0.0012404295560070903, "to allow": 0.00029503712096423977, "decoupled approach is": 0.0013041355295566445, "empty": 0.00017013918354678116, "to prefetch": 0.0008264980830926347, "effective at hiding": 0.0011955560096688917, "degraded due to": 0.0011320253488558256, "varying from 1": 0.0011320253488558256, "rr 2": 0.001131848109878394, "all the architectural51525": 0.0013041355295566445, "have run the": 0.0023911120193377835, "this divergence implies": 0.0013041355295566445, "store the": 0.0004314069706747156, "is larger": 0.000442871325390819, "decoupled behavior": 0.0012404295560070903, "exploiting choice instruction": 0.0010869386243451886, "average bus": 0.0012404295560070903, "into the": 0.00011859047651123938, "dependent instructions as": 0.0013041355295566445, "while": -0.0029750661211883135, "first 10": 0.0009144577512718645, "other experiments": 0.0007415372551110844, "cycles but": 0.0008507471431899546, "will strike": 0.0012404295560070903, "the ds architecture": 0.0013041355295566445, "major negative": 0.0012404295560070903, "compiler assisted partitioning": 0.0013041355295566445, "framework the": 0.0005933556832385617, "more loads to": 0.0013041355295566445, "work number of": 0.0011955560096688917, "of decoupling": 0.01131848109878394, "reads": 0.00031690384541277527, "misses labelled": 0.0012404295560070903, "that although the": 0.0006717006715548712, "previous result": 0.0008156389780556477, "latencies where bandwidth": 0.0013041355295566445, "to provide more": 0.0009282642112570812, "of wasted cycles": 0.002608271059113289, "baseline": 0.00044066186538492845, "when the l2": 0.0013041355295566445, "design": -0.0002862053102449388, "set is": 0.0003197244868295694, "encountered the": 0.0007959283148397349, "used": -0.0038509556401284633, "1 to 8": 0.0010869386243451886, "our conclusions in": 0.0009991933394075195, "decoupling behaviour of": 0.0013041355295566445, "other studies": 0.0008156389780556477, "completion of loads": 0.0013041355295566445, "access architecture": 0.0010232098435906777, "experiment having": 0.001131848109878394, "we assume that": 0.00025476527871619444, "major bottleneck": 0.002263696219756788, "the compiler can": 0.0007757791664440032, "overall ipc increases": 0.0013041355295566445, "4 at": 0.0012982882397785456, "the need": 0.00030780270072923254, "core are therefore": 0.0013041355295566445, "the binary code": 0.0010233700706253773, "2 issue slot": 0.0013041355295566445, "places lower": 0.001131848109878394, "is achieved with": 0.0008423758459399276, "cache miss": 0.0018042764246001526, "each processor": 0.0004658489517632426, "improving latency": 0.001131848109878394, "by multithreading": 0.002263696219756788, "8 kb": 0.0017588135580606143, "performance with just": 0.002608271059113289, "than 6 cycles": 0.002608271059113289, "miss latency": 0.014248686486108273, "units are nearly": 0.0013041355295566445, "3 speed up": 0.0011955560096688917, "just 4 or": 0.0013041355295566445, "the decoupled architecture": 0.002608271059113289, "i load": 0.0010232098435906777, "shows that": 0.0003058342227936887, "128 bit": 0.0009354213803174095, "saturate the external": 0.0013041355295566445, "operand from fu": 0.006520677647783222, "between the": 0.0004293751812692977, "wm architecture the": 0.0013041355295566445, "of committed": 0.0009354213803174095, "register operands": 0.001870842760634819, "effectiveness of smt": 0.0013041355295566445, "threads is increased": 0.0011955560096688917, "remaining": 1.908106099076969e-05, "to bus": 0.000988215877431175, "2 35": 0.0015918566296794698, "not especially tailored": 0.0013041355295566445, "maf of the": 0.0013041355295566445, "2 32": 0.0007869220451269916, "2 31": 0.0008054772610937835, "evaluate": 8.214826731524301e-05, "and consequently in": 0.0011320253488558256, "isa 5 by": 0.0013041355295566445, "to the hardware": 0.0009020289183042664, "decoupling is disabled": 0.003912406588669933, "width and": 0.0006911617068074382, "miss latency stores": 0.0013041355295566445, "order to characterize": 0.0009282642112570812, "either statically or": 0.0011320253488558256, "running although having": 0.0013041355295566445, "major source of": 0.0009282642112570812, "units and": 0.002313272881428297, "and write": 0.0004923447465602639, "without resorting": 0.0008644273078701857, "clock speeds different": 0.0013041355295566445, "is usually one": 0.0013041355295566445, "longer when": 0.0010232098435906777, "its operand": 0.0009596133098576085, "some": -0.0063553123917738956, "that prevent": 0.0008959597907606632, "is well known": 0.00042781137521526825, "prefetch buffers implementation": 0.0013041355295566445, "trends": 0.0004059779731969427, "cycles figure 2": 0.0011955560096688917, "cycles figure 3": 0.0013041355295566445, "first characterized the": 0.0013041355295566445, "larger instruction": 0.00197643175486235, "the saq whenever": 0.0013041355295566445, "effective superscalar": 0.0009596133098576085, "a lockup free": 0.005259790710165746, "quite low when": 0.0013041355295566445, "run": -0.0001021383090706608, "when the store": 0.0013041355295566445, "it may seem": 0.0008423758459399276, "processing": 0.00011260563905127334, "ipc for": 0.0009354213803174095, "t decoupled 4": 0.0013041355295566445, "instead of": 0.00015149272369840392, "just 3 threads": 0.0013041355295566445, "degraded for programs": 0.0013041355295566445, "e scaling at": 0.0013041355295566445, "l2 latency from": 0.0013041355295566445, "microprocessor design a": 0.0013041355295566445, "of critical": 0.0006188698787303489, "ep with a": 0.0013041355295566445, "decoupled architecture it": 0.0013041355295566445, "them without": 0.0008959597907606632, "simulation": 0.00020081762872910345, "the multicluster architecture": 0.002264050697711651, "l2 bus": 0.004273233832694966, "cost or conversely": 0.0013041355295566445, "influence the latency": 0.0013041355295566445, "by splitting it": 0.0013041355295566445, "ability to sustain": 0.0013041355295566445, "is high to": 0.0013041355295566445, "block": 8.849621306356613e-05, "increases quadratically": 0.001131848109878394, "on the external": 0.0009597635781491616, "path that determines": 0.0011320253488558256, "with a reduced": 0.0009146009485395237, "hazard when": 0.001131848109878394, "hazard when a": 0.0013041355295566445, "summary we": 0.0006014254748667176, "the overall": 0.0002607255351807211, "scheme based on": 0.000755393133806777, "paper figure 1": 0.0011955560096688917, "using run": 0.000988215877431175, "3 when": 0.0005538765049556963, "which differ in": 0.0009782454257061845, "tomcatv and": 0.0008959597907606632, "dual issue": 0.000988215877431175, "the leftmost graph": 0.0013041355295566445, "computer architectures implementation": 0.0013041355295566445, "latencies on": 0.0010683084581737416, "instruction fetch prefetch": 0.0010519581420331493, "slot four different": 0.0013041355295566445, "for each context": 0.0010869386243451886, "map tables and": 0.0013041355295566445, "a multithreaded architecture": 0.0020467401412507546, "those of the": 0.000519271079827717, "the proposed multithreaded": 0.0013041355295566445, "of every thread": 0.0013041355295566445, "a dec": 0.000778399736517355, "have been carried": 0.0009146009485395237, "the remaining": 0.00021811519325942003, "ap cycle": 0.0012404295560070903, "hazard other useful": 0.0013041355295566445, "decoupling improving": 0.0012404295560070903, "the access execute": 0.0013041355295566445, "however the amount": 0.0010519581420331493, "issue stage": 0.0010683084581737416, "e percent": 0.001131848109878394, "misprediction both the": 0.0013041355295566445, "on tomasulo s": 0.0013041355295566445, "without decoupling cannot": 0.0013041355295566445, "tolerate memory": 0.001131848109878394, "a different permutation": 0.0011955560096688917, "degraded beyond": 0.0012404295560070903, "ep depending on": 0.0013041355295566445, "similar": -0.0031070318552196734, "or the ep": 0.0013041355295566445, "these stalls could": 0.0013041355295566445, "load miss figure": 0.0013041355295566445, "plus any": 0.0009596133098576085, "main arguments": 0.001131848109878394, "100 million": 0.000988215877431175, "different kinds of": 0.0006774722406535066, "complexity for": 0.0005783182203570743, "is about": 0.0004304005912822681, "the average bus": 0.0013041355295566445, "longer bus contention": 0.0013041355295566445, "superscalar processors": 0.003585865594579205, "amounts": 0.0004753639676262198, "hardware contexts": 0.002136616916347483, "asynchronously with respect": 0.0013041355295566445, "closely related": 0.0004122826034162379, "processors keep": 0.001131848109878394, "10 traces used": 0.0013041355295566445, "choice of": 0.00022026004222363803, "8 b external": 0.0013041355295566445, "the worst case": 0.00040610511944598655, "a memory data": 0.0013041355295566445, "arithmetic": 0.00023085204599925224, "fetched or": 0.001131848109878394, "and hydro2d the": 0.0013041355295566445, "experience the largest": 0.0013041355295566445, "threads evaluation": 0.0012404295560070903, "illustrated in the": 0.0007063669756524976, "graphs first we": 0.0013041355295566445, "conclusions we are": 0.0011955560096688917, "a that the": 0.0010519581420331493, "independently": 0.00011571031405898223, "e": -0.003998373295839962, "required": -0.00032137594254905654, "issue slots in": 0.0011955560096688917, "latency of 64": 0.0013041355295566445, "work presents and": 0.0013041355295566445, "is composed of": 0.0005498818413452899, "in 37": 0.0007415372551110844, "in 36": 0.0007010651818104263, "for spec": 0.0009144577512718645, "requires": -0.0001458293994998346, "contexts each": 0.001131848109878394, "active threads supported": 0.0013041355295566445, "floating point": 0.001386610170990488, "section we assume": 0.0007652595935481153, "data cache as": 0.0011955560096688917, "independently of": 0.0004610050069150525, "evaluation of": 0.0007821766055421633, "depending on": 0.0002145792403900677, "schemes this is": 0.0010519581420331493, "27 may": 0.0010683084581737416, "growth in issue": 0.0013041355295566445, "run frequencies": 0.0012404295560070903, "tolerance improvements especially": 0.0013041355295566445, "multithreaded processor the": 0.0013041355295566445, "performance evaluation corporation": 0.0010869386243451886, "powerful mechanism that": 0.0013041355295566445, "32 the": 0.0006818342955390528, "stream into": 0.001828915502543729, "of this organization": 0.0011955560096688917, "4 threads the": 0.0013041355295566445, "since these loads": 0.0013041355295566445, "becomes a": 0.0004634100930527521, "function of": 0.00020560076660261907, "suite": 0.00034396126758550713, "suggests that either": 0.0013041355295566445, "integer loads": 0.0032049253745212248, "addition some": 0.0008959597907606632, "active simultaneously and": 0.0013041355295566445, "the decoupled processor": 0.0013041355295566445, "buffer a": 0.0008794067790303072, "latency by": 0.0008644273078701857, "latencies with": 0.001131848109878394, "the execute processing": 0.0013041355295566445, "program i": 0.0008264980830926347, "latency few threads": 0.0013041355295566445, "and produces a": 0.0008423758459399276, "aside until": 0.0012404295560070903, "sets new standard": 0.0010869386243451886, "c miss ratios": 0.0013041355295566445, "to the l2": 0.0010233700706253773, "microprocessor memory": 0.0012404295560070903, "contribution to memory": 0.0013041355295566445, "compared the": 0.0005011645724411356, "to it as": 0.0009020289183042664, "architecture requires": 0.000988215877431175, "chosen to": 0.000749385168670165, "20 this feature": 0.0013041355295566445, "configurations": 0.0026728365472719054, "r10000 the": 0.0012404295560070903, "critical path that": 0.0011955560096688917, "quite high perceived": 0.0013041355295566445, "units compiling": 0.0012404295560070903, "that study state": 0.0013041355295566445, "same length for": 0.0011955560096688917, "in section 3": 0.00046686555867604267, "of all": 0.00016724048408650632, "can pass": 0.0009354213803174095, "architectures a": 0.0007482579447489478, "data from memory": 0.0018864539909054286, "graduation mechanism": 0.0012404295560070903, "zs": 0.0009594630886131097, "disabled this latter": 0.0013041355295566445, "impact will strike": 0.0013041355295566445, "function of these": 0.0010519581420331493, "l1 lockup": 0.0012404295560070903, "advance of": 0.0016763160571892086, "those memory operations": 0.0011955560096688917, "tolerance performance": 0.0012404295560070903, "clock speed and": 0.0013041355295566445, "8 to": 0.0005120690268360358, "we show in": 0.0006210259120159792, "reach similar": 0.001131848109878394, "the multithreading approach": 0.0013041355295566445, "which provides both": 0.0011955560096688917, "threads and a": 0.0011320253488558256, "that i cache": 0.0013041355295566445, "the throughput of": 0.0007602498697539497, "each empty issue": 0.0013041355295566445, "than their": 0.000628347041081578, "it is more": 0.0005308525025155073, "hide memory latencies": 0.0011955560096688917, "we have measured": 0.0016847516918798552, "the l1": 0.0014577812679700682, "bus saturation": 0.0010683084581737416, "the l2": 0.0029403544011197, "focused": 0.0005448640675010834, "miss the amount": 0.0013041355295566445, "mechanisms and consequently": 0.0013041355295566445, "this impact is": 0.0013041355295566445, "additional latency": 0.0010683084581737416, "clustered architecture": 0.0012404295560070903, "the previous": 0.0007225299084432761, "complexity and it": 0.0010519581420331493, "and physical": 0.0006188698787303489, "104 hydro2d and": 0.0013041355295566445, "is also": 0.0003276731359242511, "hardware instead of": 0.0013041355295566445, "when a": 0.0007273772476039326, "iq allows the": 0.0013041355295566445, "contexts 6 65": 0.0013041355295566445, "that highly": 0.0009596133098576085, "throughput but": 0.0009354213803174095, "benchmarks fed with": 0.0013041355295566445, "since one": 0.0013057717164326667, "rename multithreaded decoupled": 0.0013041355295566445, "to those of": 0.0005653651551656784, "addresses": 0.0004118167267212292, "of functional": 0.0010762434512003698, "our multithreaded architecture": 0.0013041355295566445, "beyond this": 0.0008054772610937835, "and the required": 0.0008423758459399276, "data memory": 0.0007626155834569682, "scheduling ability of": 0.0013041355295566445, "latencies continue": 0.0012404295560070903, "implemented on a": 0.0008193047970919855, "far as decoupling": 0.0013041355295566445, "are disabled i": 0.0013041355295566445, "ep with 96": 0.0013041355295566445, "its performance": 0.0004996624900673057, "any duplication that": 0.0011955560096688917, "recently either": 0.0012404295560070903, "incorporating similar speculation": 0.0013041355295566445, "hiding": 0.007138330405490956, "the mips": 0.0029661490204443376, "hydro": 0.0008506139642382968, "digital 21264": 0.0010232098435906777, "optimizing": 0.0005222183005264216, "hardware and": 0.0005362531074814992, "some extensions": 0.0008156389780556477, "benchmark": 0.0005448640675010834, "sharing the functional": 0.0013041355295566445, "in 36 4": 0.0013041355295566445, "hits the perceived": 0.0013041355295566445, "benefit of": 0.0004825997793810213, "uses decoupled superscalar": 0.0013041355295566445, "bus bandwidths figure": 0.0013041355295566445, "of threads however": 0.0013041355295566445, "behavior of a": 0.0005891307916469914, "number of stall": 0.0011955560096688917, "and the register": 0.001919527156298323, "as far as": 0.001130730310331357, "can lose": 0.0009596133098576085, "either the": 0.0010079621972175568, "2 cycles": 0.0008264980830926347, "drops": 0.000362461769164544, "not saturate due": 0.0013041355295566445, "it is shown": 0.00048771138434258173, "are determined": 0.00043967028333274737, "control": -4.727957414608346e-05, "is not": 2.7236851878980424e-05, "our proposal is": 0.0010233700706253773, "we summarize our": 0.0008423758459399276, "decoupling some other": 0.0013041355295566445, "other threads": 0.0008264980830926347, "removed when the": 0.0011320253488558256, "programs like": 0.0009144577512718645, "without decoupling": 0.0012404295560070903, "l2 latency when": 0.0013041355295566445, "since we are": 0.0005445913084507561, "instructions pending to": 0.0013041355295566445, "the ep and": 0.0013041355295566445, "abstractthe increasing hardware": 0.0013041355295566445, "degradation the decoupling": 0.0013041355295566445, "lod events": 0.0012404295560070903, "to determine": 0.00016247049865192483, "parallelism by": 0.0008959597907606632, "79 for": 0.0010232098435906777, "cross the": 0.0007062563811675043, "compiler to schedule": 0.0013041355295566445, "a limited instruction": 0.0013041355295566445, "ahead of the": 0.001759088975153953, "or the": 0.00033799308806645444, "assume that l1": 0.0013041355295566445, "cycles idle": 0.0012404295560070903, "and complexity": 0.001044021432597277, "bus bandwidths2060100": 0.0012404295560070903, "the ap almost": 0.0013041355295566445, "instruction window as": 0.0013041355295566445, "stages including": 0.001131848109878394, "however the average": 0.0010519581420331493, "trends will": 0.0012404295560070903, "computations": 7.011920070139986e-05, "provide more": 0.0006818342955390528, "percent of issue": 0.0013041355295566445, "customized program analysis": 0.0009782454257061845, "7 8 number": 0.0013041355295566445, "registers both": 0.0012404295560070903, "throughput even in": 0.0011955560096688917, "rename instruction": 0.001131848109878394, "mostly benefits to": 0.0013041355295566445, "contexts to quantify": 0.0013041355295566445, "and decoupling": 0.002136616916347483, "and 1000": 0.000778399736517355, "in a new": 0.0006745605734515554, "performance modeling and": 0.0010233700706253773, "that such": 0.00035976386632869707, "the spec": 0.0014125127623350086, "including": -3.876558724522629e-05, "stalls in both": 0.0013041355295566445, "mentioned": 8.491408346844115e-05, "stage reads": 0.0012404295560070903, "store and": 0.0006042064002570686, "improvement in performance": 0.0008056033928290001, "keep the": 0.0004215899190573064, "it can run": 0.0013041355295566445, "slippage between": 0.0024808591120141807, "tomasulo s algorithm": 0.0013041355295566445, "it is seriously": 0.0013041355295566445, "imbalance": 0.0005666697843811811, "the multithreaded decoupled": 0.007824813177339867, "number will": 0.0009144577512718645, "recently 21": 0.0012404295560070903, "turb3d and wave5": 0.0013041355295566445, "two superscalar decoupled": 0.0013041355295566445, "saq whenever a": 0.0013041355295566445, "simplistic scheme": 0.0012404295560070903, "each can": 0.0008959597907606632, "instrumented": 0.0005758503421397169, "the fetch and": 0.0010869386243451886, "saturation while": 0.0012404295560070903, "instructions per cycle": 0.003561544856884396, "is much higher": 0.0007416533743179605, "mechanisms 4": 0.0010683084581737416, "increases quadratically with": 0.0011955560096688917, "mode": 0.0004815592905409814, "that the decoupled": 0.0011955560096688917, "benchmark2060100": 0.0011316709263921886, "could be addressed": 0.0011320253488558256, "unit ap and": 0.0013041355295566445, "experiments are": 0.0004937833698942792, "increase ilp": 0.0010683084581737416, "architecture computers": 0.002136616916347483, "unit such": 0.0009144577512718645, "dispatch stage": 0.002136616916347483, "execute architecture and": 0.0013041355295566445, "to 8": 0.0022322405873212723, "latency of 256": 0.003912406588669933, "to 6": 0.002738961730759488, "to 4": 0.0022872929028726658, "to 2": 0.0007034587838869586, "to either the": 0.0018292018970790475, "hydro mgrid": 0.0012404295560070903, "almost completely": 0.0009354213803174095, "may become": 0.0011161202936606361, "depends on how": 0.0008423758459399276, "other studies on": 0.0013041355295566445, "register operands labelled": 0.0013041355295566445, "cycle problem": 0.0010683084581737416, "the critical": 0.00044395138445922443, "instruction data": 0.0010232098435906777, "slip ahead of": 0.0011955560096688917, "can consume them": 0.0013041355295566445, "cause": 0.0001908256578813464, "is stalled by": 0.0013041355295566445, "of less than": 0.0007028869980789446, "effectively reduces": 0.0010232098435906777, "fully pipelined": 0.0008054772610937835, "multiple threads": 0.0015918566296794698, "l2 latency cycles": 0.007824813177339867, "units issue": 0.0012404295560070903, "fpppp and": 0.001131848109878394, "of slippage between": 0.0013041355295566445, "to a": 2.5193068655445184e-05, "2 12": 0.0005735966253530056, "degenerated version of": 0.0013041355295566445, "completely": 7.634677619679657e-05, "to t": 0.00038147084177267166, "are two different": 0.0008266275065318913, "do not benefit": 0.0010869386243451886, "in all": 0.00020936265420650033, "might become a": 0.0010869386243451886, "investigate how": 0.0007062563811675043, "case figure 6": 0.0011955560096688917, "dynamic scheduling": 0.00406419702096129, "keep": 0.0006125245500810804, "the large": 0.00036461090840599856, "clock speed": 0.0026382203370909217, "is issued": 0.000673018878977538, "architecture finally": 0.001131848109878394, "units share": 0.001131848109878394, "figure 7 a": 0.001300967212960521, "succeeds": 0.0004007946856233788, "6 threads": 0.0024808591120141807, "powerful": 0.00036991231949714377, "operand depends": 0.0012404295560070903, "can fetch up": 0.0013041355295566445, "terms of the": 0.0003457573368210942, "to numerical": 0.0006864302626648375, "precisely": 0.0001049478119796605, "simultaneous although there": 0.0013041355295566445, "27 39 38": 0.0013041355295566445, "instead of using": 0.0006961459624434115, "13 28": 0.0009596133098576085, "the global performance": 0.0011320253488558256, "the 10 benchmarks": 0.0013041355295566445, "multiple instruction": 0.0007959283148397349, "of each": 0.0006680471755716473, "will need larger": 0.0013041355295566445, "both hardware": 0.0008644273078701857, "of several configurations": 0.002608271059113289, "at a": 0.00026585996060267403, "that the": 4.538206910930417e-06, "architecture 4 5": 0.0013041355295566445, "the ap execution": 0.0013041355295566445, "four unresolved branches": 0.0013041355295566445, "we found": 0.00038770984250751533, "of each mechanism": 0.0011955560096688917, "synergistic": 0.0016107023376975562, "cycle time as": 0.0013041355295566445, "a convenient": 0.0005735966253530056, "of filling issue": 0.0013041355295566445, "robin order": 0.0010683084581737416, "full run": 0.0012404295560070903, "620 20 this": 0.0013041355295566445, "level parallelism and": 0.0020467401412507546, "balanced workloads similar": 0.0013041355295566445, "providing": 0.0003612084005343773, "6 since different": 0.0013041355295566445, "21 41": 0.0010683084581737416, "is 256": 0.0008794067790303072, "the approach that": 0.0009146009485395237, "the external": 0.003152757192135987, "that the ap": 0.0013041355295566445, "infinite i": 0.001131848109878394, "based on": 0.0001662666411296925, "need": -0.0009061281490300131, "scheduled enough": 0.0012404295560070903, "and demanding": 0.0012404295560070903, "latency in addition": 0.0011955560096688917, "decoupling atom": 0.0012404295560070903, "is degraded": 0.0008644273078701857, "million instructions per": 0.0013041355295566445, "i queue wait": 0.0013041355295566445, "and ep": 0.002136616916347483, "to hide memory": 0.0031558744260994477, "hide the": 0.0012982882397785456, "is a dynamic": 0.0009020289183042664, "issuing": 0.002690187430657781, "but its": 0.0006188698787303489, "that would": 0.00036321343368022783, "cycle by": 0.0007482579447489478, "and just 100": 0.0013041355295566445, "buffers pews": 0.0012404295560070903, "conditional branches however": 0.0011320253488558256, "of multithreading through": 0.0011955560096688917, "5 shows": 0.00039334673931049237, "the static": 0.0004867084485073753, "both techniques complement": 0.0013041355295566445, "necessary slippage between": 0.0013041355295566445, "reveal the contribution": 0.0013041355295566445, "on whether": 0.0004634100930527521, "4 cycles": 0.0007869220451269916, "addition multithreading": 0.0012404295560070903, "that address the": 0.0009991933394075195, "effect of": 0.0004966779126372997, "processor we still": 0.0013041355295566445, "as the non": 0.0010869386243451886, "miss figure": 0.0010232098435906777, "multiscalar processors atom": 0.0013041355295566445, "with 2 general": 0.0013041355295566445, "leftmost graph of": 0.0013041355295566445, "from memory is": 0.0011320253488558256, "of order": 0.002326259055045092, "emerging": 0.0004539117741078724, "ap with respect": 0.0013041355295566445, "its performance and": 0.0010519581420331493, "growing their capabilities": 0.0013041355295566445, "reduction in hardware": 0.0013041355295566445, "control speculation": 0.0009354213803174095, "this paper we": 0.0003858192421127728, "included and whether": 0.0011955560096688917, "ap registers": 0.0012404295560070903, "and renames up": 0.0013041355295566445, "based": -0.0022248422058549367, "misses to": 0.0008054772610937835, "ports the": 0.0008959597907606632, "and queues are": 0.0013041355295566445, "the impact of": 0.0004659219002367414, "common fetch": 0.0012404295560070903, "achieve": 0.00016059428858457764, "of l2 latency": 0.0013041355295566445, "characterized by identifying": 0.0013041355295566445, "reduces the cache": 0.0013041355295566445, "threads1030507090 of issue": 0.002608271059113289, "a powerful dynamic": 0.0011955560096688917, "fetch decode rename": 0.0011955560096688917, "overall": 9.046659468997368e-05, "means of greater": 0.0013041355295566445, "bottleneck multithreading is": 0.0013041355295566445, "miss latencies and": 0.0011955560096688917, "ratios one": 0.0012404295560070903, "40 20 18": 0.0013041355295566445, "the problems of": 0.000652988095275246, "between them to": 0.0010519581420331493, "128": 0.00030828162627270176, "run frequencies we": 0.0013041355295566445, "this latter fact": 0.0020467401412507546, "apsi or when": 0.0013041355295566445, "latency scenario": 0.0012404295560070903, "cost effective": 0.0005759405018926745, "the issue slots": 0.0013041355295566445, "by an": 0.0005069896320996816, "ep the instructions": 0.0013041355295566445, "mechanisms the latency": 0.0013041355295566445, "dynamic scheduling mechanism": 0.0013041355295566445, "processor unit": 0.0012404295560070903, "5 are almost": 0.0013041355295566445, "registers the stalls": 0.0013041355295566445, "by running this": 0.0011955560096688917, "latencies by scaling": 0.0013041355295566445, "believe that decoupled": 0.0013041355295566445, "fpppp": 0.0039339942879039564, "model the": 0.0002689293090769271, "computer": -0.0003995386204566037, "bus contention the": 0.0011955560096688917, "the ap and": 0.013041355295566444, "improves the": 0.000442871325390819, "multithreading section 4": 0.0013041355295566445, "1 cycle latency": 0.0010869386243451886, "threads have": 0.001919226619715217, "factor however": 0.000988215877431175, "are held in": 0.0009782454257061845, "problems of multithreading": 0.0013041355295566445, "on the decoupling": 0.0013041355295566445, "future this divergence": 0.0013041355295566445, "throughput by": 0.0017288546157403714, "written": 4.991665540997819e-06, "loads relies": 0.0012404295560070903, "studies of": 0.0005477923461518976, "widths and": 0.001919226619715217, "the atom": 0.0007959283148397349, "tables register fetch": 0.0013041355295566445, "6 b that": 0.0011955560096688917, "may compromise": 0.0010232098435906777, "slightly dominant effect": 0.0013041355295566445, "which becomes": 0.0007482579447489478, "the performance curves": 0.0009991933394075195, "efficiency": 0.00012461758666521184, "key": 0.00018278673047044584, "range of l2": 0.0013041355295566445, "caused by misses": 0.005216542118226578, "same performance as": 0.0008795444875769765, "functional units whose": 0.0011955560096688917, "role that decoupling": 0.0013041355295566445, "hits": 0.0004562208655085448, "schemes that": 0.0006606400039417734, "fetched from memory": 0.0010233700706253773, "ep to synchronize": 0.0013041355295566445, "could find in": 0.0013041355295566445, "design of the": 0.0005760306898823225, "first we": 0.0002552770389534616, "not present first": 0.0013041355295566445, "written into a": 0.0010869386243451886, "cycle since": 0.0008644273078701857, "turb3d apsi": 0.004961718224028361, "degradation the": 0.0009596133098576085, "was obtained by": 0.000755393133806777, "and keep functional": 0.0013041355295566445, "other conclusions": 0.001131848109878394, "the potential": 0.0007074136600946482, "limited potential": 0.0012404295560070903, "of using run": 0.0013041355295566445, "that may": 0.00032366854643174896, "threads in our": 0.0013041355295566445, "the ep stalls": 0.002608271059113289, "figure 5 represents": 0.0013041355295566445, "these trends will": 0.0013041355295566445, "addition": -0.0009008760838496799, "efficient access of": 0.0013041355295566445, "promising alternative for": 0.0013041355295566445, "complexity e": 0.001131848109878394, "in the graph": 0.0005105475142481867, "be candidates for": 0.0010519581420331493, "issuing 4": 0.001131848109878394, "on a decoupled": 0.0013041355295566445, "among them": 0.0011203844977005339, "corresponding": -0.0004974050663484606, "used to hide": 0.0010519581420331493, "27 may be": 0.0013041355295566445, "of a program": 0.0005432945332099219, "higher density": 0.000988215877431175, "a huge": 0.0006960369682423088, "free cache is": 0.004782224038675567, "of a misprediction": 0.0011955560096688917, "execution in": 0.0011036471851476244, "a write back": 0.0010233700706253773, "organization a study": 0.0011955560096688917, "benchmarks 3 2": 0.0013041355295566445, "par allelism misc": 0.0013041355295566445, "figure 3 d": 0.001919527156298323, "decoupling since its": 0.0013041355295566445, "novel": 0.00023310778673780511, "instruction of": 0.0008507471431899546, "of figure": 0.0006295268176548504, "in the past": 0.0006052387582303785, "finally although it": 0.0013041355295566445, "architecture reaches": 0.0012404295560070903, "instruction queues and": 0.0011955560096688917, "decoupling features an": 0.0013041355295566445, "3 or 4": 0.0008123059514313742, "resources for integer": 0.0023911120193377835, "stalls are": 0.002136616916347483, "of dynamic": 0.000474666051829923, "problem this work": 0.0011955560096688917, "either it can": 0.0013041355295566445, "it also increases": 0.0010233700706253773, "respectively each": 0.0007959283148397349, "memory latency we": 0.0011320253488558256, "scheduling capability": 0.0012404295560070903, "reduced issue": 0.0037212886680212712, "cycles an increasing": 0.0013041355295566445, "this section we": 0.00041285339739269495, "this code previously": 0.0013041355295566445, "these features": 0.0005538765049556963, "processors may compromise": 0.0013041355295566445, "however the": 0.00041183825523351237, "and execute speculatively": 0.0013041355295566445, "allowed to compete": 0.0013041355295566445, "some programs the": 0.0013041355295566445, "techniques can": 0.0005011645724411356, "on the performance": 0.0010970867049334358, "order issue model": 0.0013041355295566445, "kept increasing": 0.0012404295560070903, "context": -6.12874533607998e-05, "through decoupling": 0.001131848109878394, "manual the": 0.0008507471431899546, "effect": -4.3577515215526126e-05, "in pure": 0.0009596133098576085, "interface consists of": 0.0010869386243451886, "figure 8": 0.0009758225257845937, "any number": 0.00106515479673644, "37 36": 0.0020464196871813555, "usually very": 0.0008156389780556477, "memory blocking miss": 0.0013041355295566445, "figure 1": 0.00016821479890464383, "figure 2": 0.0004821164132286666, "figure 3": 0.0009299793294159346, "figure 4": 0.00026694198187856617, "figure 5": 0.0008167635862602146, "figure 6": 0.0017054246992264535, "figure 7": 0.0008625400820555646, "slots and this": 0.0013041355295566445, "is little": 0.0011973821543406595, "these latencies": 0.0012404295560070903, "well": -0.00039909911880487965, "12 by": 0.0007415372551110844, "by partitioning critical": 0.0013041355295566445, "hidden the perceived": 0.0013041355295566445, "hardware contexts figure": 0.0013041355295566445, "disambiguated": 0.0008263687001741793, "for most of": 0.0006480173435294904, "scenario and it": 0.0013041355295566445, "and access": 0.0012502523589934557, "slots where it": 0.0013041355295566445, "the major bottleneck": 0.002608271059113289, "far above the": 0.0013041355295566445, "due to external": 0.0010519581420331493, "slots with": 0.000988215877431175, "branch instructions": 0.0008507471431899546, "sources": 0.0004894166555825187, "hidden miss latency": 0.0013041355295566445, "those memory": 0.0009354213803174095, "from these graphs": 0.0010869386243451886, "multithreading 37 36": 0.0013041355295566445, "running and": 0.0008507471431899546, "to illustrate this": 0.0007135625057709535, "load hits": 0.001131848109878394, "l free forwd": 0.002608271059113289, "stress the": 0.0007482579447489478, "model the baseline": 0.0013041355295566445, "b for": 0.0003893029187443309, "i e": 0.0002856302900312546, "powerpc 620 microprocessor": 0.0011955560096688917, "second the load": 0.0013041355295566445, "instruction fetch and": 0.001919527156298323, "an implementable simultaneous": 0.0010869386243451886, "instructions can issue": 0.0013041355295566445, "we compared the": 0.000668890702080336, "the pending store": 0.0013041355295566445, "266": 0.0005906593067818737, "immediately": 4.523329734498684e-05, "of data from": 0.0007757791664440032, "loss": 0.0009161613143615588, "cache is present": 0.0013041355295566445, "necessary": -0.00011778961598755895, "exploiting": 0.0015848050044207972, "evaluates a novel": 0.0013041355295566445, "partitioning schemes that": 0.0013041355295566445, "sized": 0.00033533069922377947, "atom designing": 0.0012404295560070903, "lose": 0.00039909911880487965, "of section": 0.0003329846432418363, "pipelined processors": 0.0016763160571892086, "cache is not": 0.0009991933394075195, "0 98 to": 0.0011955560096688917, "the decoupled multithreaded": 0.0013041355295566445, "window this": 0.0009144577512718645, "the i": 0.0003036325795644548, "original smt": 0.0012404295560070903, "parallelism to": 0.0015105497267856828, "fp registers": 0.0012404295560070903, "efficient access": 0.0008381580285946043, "current processors devote": 0.0013041355295566445, "them with": 0.000508881158216718, "both in": 0.0004517035028144404, "phase has": 0.0008959597907606632, "be used": 6.088711121109334e-05, "applu turb3d apsi": 0.005216542118226578, "hardware complexity of": 0.0010519581420331493, "complex in": 0.0007626155834569682, "share a": 0.0005073094741592221, "to different": 0.0004042970700034842, "especially in the": 0.0007373247384588102, "architecture the latency": 0.0013041355295566445, "several dynamic": 0.001131848109878394, "into a physical": 0.0011320253488558256, "266 with": 0.0012404295560070903, "misses and reveals": 0.0013041355295566445, "the 1": 0.0016000302248160533, "6 16": 0.000735088600279925, "6 19": 0.0007703117153324135, "graduate loads": 0.0012404295560070903, "architectures take": 0.0012404295560070903, "the 8": 0.0018474891385919115, "to its": 0.00022278510948797105, "miss ratios depicted": 0.0013041355295566445, "order processors": 0.002964647632293525, "compiler can": 0.0006419108724906397, "store is": 0.0014830745102221688, "reads up": 0.001131848109878394, "impressive 2": 0.0012404295560070903, "model presented": 0.0008054772610937835, "memory system": 0.001780067049715685, "claims of": 0.000988215877431175, "the programs": 0.0014857026988077992, "largest integer load": 0.0013041355295566445, "will make it": 0.0009432269954527143, "the throughput": 0.0006070355012412252, "of 8 16": 0.0013041355295566445, "potential of decoupling": 0.0013041355295566445, "key factor when": 0.0013041355295566445, "issuing from multiple": 0.002608271059113289, "more threads are": 0.0011320253488558256, "additional": -0.00019381315228748388, "can issue": 0.0008054772610937835, "latency hiding effectiveness": 0.009128948706896511, "delay this": 0.0008381580285946043, "little affected by": 0.0013041355295566445, "processor having from": 0.0013041355295566445, "appropriate initial discarded": 0.0013041355295566445, "tables and the": 0.0010233700706253773, "chip bus traffic": 0.0013041355295566445, "instructions can": 0.000735088600279925, "small perturbation": 0.0009144577512718645, "these trends": 0.000988215877431175, "620 decoupling": 0.0012404295560070903, "also been developed": 0.0009991933394075195, "the need for": 0.00043521471248212024, "expected to": 0.0008227555078887962, "hp": 0.00046093283956894805, "this phase": 0.0006158297128639705, "latency tolerance": 0.01005903526399051, "this feature may": 0.0011955560096688917, "run the": 0.0013383947620111808, "multithreading complement": 0.0012404295560070903, "copied back": 0.0010683084581737416, "registers than": 0.0009596133098576085, "are those": 0.0008156057948109533, "the gap": 0.0005203124847647478, "dynamic code": 0.0008156389780556477, "limit": 9.840461168164905e-05, "stage are": 0.0008264980830926347, "producing a": 0.0005986910771703297, "partitioning as in": 0.0013041355295566445, "the synergy": 0.0009596133098576085, "3 threads to": 0.0013041355295566445, "of each individual": 0.0008423758459399276, "of integer and": 0.0011955560096688917, "overview our": 0.0008794067790303072, "time becomes": 0.0008794067790303072, "high perceived load": 0.0013041355295566445, "issue because": 0.0009596133098576085, "fact shows": 0.0010683084581737416, "threads to achieve": 0.002608271059113289, "new decoupled architecture": 0.0013041355295566445, "6 cycles": 0.00197643175486235, "23 even": 0.001131848109878394, "3 for": 0.00025486318031794577, "each processor unit": 0.0013041355295566445, "in other words": 0.0003207068242372992, "this rather": 0.0008959597907606632, "the particular": 0.00037994320709285685, "decade and": 0.0010232098435906777, "simultaneous multithreading": 0.0053757587445639795, "architecture reaches maximum": 0.0013041355295566445, "almost completely removed": 0.0013041355295566445, "or lod": 0.0012404295560070903, "simultaneously active compete": 0.0013041355295566445, "useful work": 0.0033526321143784172, "looking forward": 0.001131848109878394, "reported in": 0.0007377320730409924, "tomcat": 0.001023049666720986, "branch prediction strategies": 0.0018292018970790475, "the main factors": 0.0011320253488558256, "ld hazard other": 0.0013041355295566445, "portion": 0.00018432543262060573, "penalty as this": 0.0013041355295566445, "f77": 0.0006863228064559043, "by the addition": 0.0014746494769176204, "takes advantage": 0.0006349871161654726, "saturating": 0.0006863228064559043, "cycles we have": 0.0010869386243451886, "load misses and": 0.0011955560096688917, "the most": 0.00025458727346780756, "when decoupling": 0.0024808591120141807, "dynamic": 0.00017715104852863, "thread executes": 0.001131848109878394, "the processor clock": 0.0011955560096688917, "point of view": 0.00044803945377315394, "consists": -0.0001789580397564616, "is then": 0.0002131780874033067, "whose": -0.00010343016668860227, "show the": 0.00022828159931820695, "code partitioning for": 0.0011955560096688917, "we propose": 0.00028773127311796406, "instruction issuing": 0.0024808591120141807, "proposed other": 0.0010683084581737416, "presents": 7.442449854650512e-05, "of less": 0.0006099145148032114, "instructions to both": 0.0013041355295566445, "prefetch data": 0.0009596133098576085, "maximum performance without": 0.0013041355295566445, "an efficient": 0.0005841696067910713, "1 scheme": 0.0010232098435906777, "expansion would significantly": 0.0013041355295566445, "to characterize the": 0.0006745605734515554, "1357ipc": 0.0011316709263921886, "ipc this problem": 0.0013041355295566445, "so that instructions": 0.0013041355295566445, "hardware reference manual": 0.0013041355295566445, "access decoupling": 0.002263696219756788, "have classified the": 0.0013041355295566445, "with simultaneous instruction": 0.002608271059113289, "performance to": 0.000590751785145234, "purpose fully pipelined": 0.0013041355295566445, "architecture experiences": 0.0012404295560070903, "performance see": 0.0009144577512718645, "provides some additional": 0.0013041355295566445, "is busy": 0.0007010651818104263, "programs it": 0.0007482579447489478, "potential bottleneck": 0.0010232098435906777, "we investigate how": 0.0008795444875769765, "can hold up": 0.0011320253488558256, "ups": 0.0007061458213082106, "that such code": 0.0013041355295566445, "of a 4": 0.0007991729233076996, "uncovers": 0.0007867988575807913, "force": 0.00044260905926988257, "of loads when": 0.0013041355295566445, "the average load": 0.0018565284225141624, "3 providing justification": 0.0013041355295566445, "speed we investigate": 0.0013041355295566445, "a graduation mechanism": 0.0013041355295566445, "implemented": -5.1845573884984695e-05, "even": -0.0012331265050908068, "bus becomes": 0.001131848109878394, "requirements obtained": 0.0012404295560070903, "the ep with": 0.002608271059113289, "load is scheduled": 0.0013041355295566445, "strike at": 0.0012404295560070903, "instructions also": 0.000988215877431175, "this particular": 0.0005042091937967881, "case of a": 0.0008873201829177, "new": -0.0012285521865345464, "stage while": 0.000988215877431175, "the l2 latency": 0.0035866680290066754, "describes and": 0.000988215877431175, "anticipation or": 0.0012404295560070903, "a certain": 0.0002511710611127231, "permutation thus": 0.0010683084581737416, "this point": 0.00031421953528828393, "thread and it": 0.0013041355295566445, "functional units do": 0.0013041355295566445, "overlapping it with": 0.0011955560096688917, "perturbation it is": 0.0013041355295566445, "active": 0.0004908651047321791, "arguments for the": 0.0010519581420331493, "100": 0.00017503020474119832, "101": 0.0004077390585048183, "104": 0.00042441236362043486, "hand decoupling is": 0.0013041355295566445, "evaluate the performance": 0.0006504836064802605, "figure 2 issue": 0.0013041355295566445, "has been": 0.00010956743504479707, "disabled second": 0.0012404295560070903, "2 general": 0.0007552748633928414, "contexts can": 0.000988215877431175, "context the issue": 0.0013041355295566445, "a study": 0.0010023291448822713, "parallelism and": 0.001181503570290468, "digital f77": 0.0012404295560070903, "significant impact on": 0.0007172854228805946, "synergistic effect": 0.001131848109878394, "of registers": 0.0006188698787303489, "limited form": 0.0008644273078701857, "that in order": 0.0006385119705458377, "critical for": 0.0006960369682423088, "23 ipc": 0.0012404295560070903, "89 with": 0.0012404295560070903, "first and third": 0.0008795444875769765, "to prefetch data": 0.0011320253488558256, "is degraded beyond": 0.0013041355295566445, "the register renaming": 0.0011955560096688917, "stream based on": 0.0013041355295566445, "call": -4.755223413746448e-05, "described in": 0.00025672223702359435, "is a simple": 0.0005032670346139456, "type": -0.00010141389861426155, "whether the": 0.00025610697052629933, "the decoupled behavior": 0.0013041355295566445, "of branch": 0.0014125127623350086, "wake up and": 0.0011955560096688917, "35 producing": 0.0012404295560070903, "that the delay": 0.0008343056950813626, "expose": 0.0005103876684390919, "the memory performance": 0.0010869386243451886, "to integer load": 0.0013041355295566445, "data fetched from": 0.0013041355295566445, "su2cor wave5 and": 0.0013041355295566445, "penalty due to": 0.0009597635781491616, "3 speed": 0.001131848109878394, "left and ep": 0.0013041355295566445, "progressively interest": 0.0012404295560070903, "approach is the": 0.0006717006715548712, "chip l2": 0.001131848109878394, "impact of": 0.0011109177113696226, "tolerance corresponds": 0.0012404295560070903, "impact on": 0.001172729500908879, "worth": 0.00027154055344209556, "reg file": 0.0020464196871813555, "augmented to": 0.0008054772610937835, "exceptions": 0.0003845039744771932, "superscalar core": 0.0012404295560070903, "cannot reach similar": 0.0013041355295566445, "thread is": 0.002993031778995791, "by misses and": 0.002608271059113289, "it that": 0.0007288906339850341, "thread it": 0.0009596133098576085, "extent those": 0.0012404295560070903, "and memories has": 0.0013041355295566445, "thus totalling": 0.0012404295560070903, "in 37 each": 0.0013041355295566445, "involve": 0.00016837140143521976, "techniques most": 0.001131848109878394, "to minimize": 0.0003020900065760516, "pipe a": 0.0012404295560070903, "which force the": 0.0011955560096688917, "benchmarks with the": 0.0011320253488558256, "31 direct": 0.0012404295560070903, "thread in": 0.0008381580285946043, "decoupling plays in": 0.0013041355295566445, "s algorithm 34": 0.0013041355295566445, "other decoupled architectures": 0.0013041355295566445, "to compete": 0.0008959597907606632, "benefit from decoupling": 0.0013041355295566445, "that highly improves": 0.0013041355295566445, "provides enough parallelism": 0.0011955560096688917, "a key factor": 0.0029975800182225586, "a scheduled thread": 0.0013041355295566445, "load forwarding control": 0.0013041355295566445, "ilp if both": 0.0013041355295566445, "to external": 0.000717173118915841, "the processor": 0.0012128912100104526, "were carried out": 0.0007652595935481153, "context requirements obtained": 0.0013041355295566445, "are issued": 0.000735088600279925, "prefetching schemes": 0.0009596133098576085, "after being": 0.0007959283148397349, "of memory": 0.00039748133470135955, "multithreading may be": 0.0013041355295566445, "having more threads": 0.0013041355295566445, "run up to": 0.0011320253488558256, "speculatively": 0.0006187729986616684, "summarize": 0.0006836272546912485, "copied back 3": 0.0013041355295566445, "functional unit latencies": 0.0010869386243451886, "working set": 0.0013920739364846177, "of the 8": 0.001780772428442198, "third": -7.639792381020739e-05, "mapped cache": 0.0014125127623350086, "cost effective clustered": 0.0013041355295566445, "apsi": 0.004396345567991994, "analized the": 0.0012404295560070903, "execute computer architectures": 0.002608271059113289, "conclusions we": 0.0004772701931537751, "exploit the parallelism": 0.0010869386243451886, "operations": -7.261290948800105e-06, "the future a": 0.0010869386243451886, "far as issue": 0.0013041355295566445, "our base": 0.0009144577512718645, "at different points": 0.0009782454257061845, "in hiding memory": 0.0013041355295566445, "width 6 r": 0.0013041355295566445, "of decoupling a": 0.0013041355295566445, "limited instruction window": 0.0013041355295566445, "that is": 0.00017889901976782802, "it would": 0.0002632843956943482, "architecture and or": 0.0011955560096688917, "similar on both": 0.0013041355295566445, "all threads": 0.0008156389780556477, "latency of integer": 0.003912406588669933, "t different traces": 0.0013041355295566445, "previous section": 0.0011921240120489924, "before": -0.00021071077989698664, "variations of": 0.0005497957474293128, "bottleneck in this": 0.0011320253488558256, "free data cache": 0.0011320253488558256, "than a 23": 0.0013041355295566445, "better": -0.00010292532876660316, "these loads": 0.000988215877431175, "the instruction window": 0.0020467401412507546, "the so called": 0.000519271079827717, "which is based": 0.0006252240695968683, "combination": 0.00016041697450688754, "a slippage reduction": 0.0013041355295566445, "second bars": 0.0012404295560070903, "8 number of": 0.000890386214221099, "hardware cost": 0.00155679947303471, "latency of fp": 0.003912406588669933, "always hidden the": 0.0013041355295566445, "ep and": 0.0010683084581737416, "we believe that": 0.00042454528324574665, "saturate due to": 0.0013041355295566445, "decoupling features": 0.0012404295560070903, "the maximum": 0.0005325052176981587, "single instruction stream": 0.0010519581420331493, "even higher": 0.0008264980830926347, "integer load misses": 0.002608271059113289, "some other": 0.0007264268673604557, "load imbalance": 0.0007229244277319147, "ipc increases": 0.0012404295560070903, "two more": 0.0006528858582163334, "hp make": 0.001131848109878394, "probability to": 0.0006567163579032665, "this improvement becomes": 0.0013041355295566445, "memory other useful": 0.002608271059113289, "wave5 and just": 0.0013041355295566445, "by following": 0.0006349871161654726, "is starved for": 0.0013041355295566445, "for each line": 0.0009432269954527143, "trading": 0.0005271283390711449, "iq 48": 0.0012404295560070903, "disambiguated against": 0.0012404295560070903, "extract": 0.00030102076249696535, "overlapped causes": 0.0012404295560070903, "ap stalls labelled": 0.0013041355295566445, "have a": 0.00017849425784751273, "quantify": 0.00039246940588030094, "threads2060100 external": 0.0012404295560070903, "by adding more": 0.0009782454257061845, "issue rate this": 0.0013041355295566445, "however this": 0.00028917267649841016, "paper the": 0.0003497719469427444, "the issue width": 0.0010519581420331493, "in the particular": 0.0008056033928290001, "order processors will": 0.0013041355295566445, "multicluster architecture exploiting": 0.0013041355295566445, "memory latencies without": 0.0013041355295566445, "the performance loss": 0.0009991933394075195, "stalled by": 0.0012404295560070903, "software and": 0.0005477923461518976, "static instruction": 0.000988215877431175, "reducing cycle": 0.0010683084581737416, "each mechanism": 0.001131848109878394, "the particular benefit": 0.0013041355295566445, "speed up from": 0.002608271059113289, "forwarding mechanism is": 0.0013041355295566445, "near future this": 0.0011955560096688917, "smt architectures": 0.001131848109878394, "prefetch": 0.0023034013685588675, "the execute": 0.0017919195815213264, "uses": -0.000262043578584635, "isa": 0.0006187729986616684, "of precise interrupts": 0.0023911120193377835, "features": 0.0003015397613965666, "effective peak": 0.0012404295560070903, "so this approximation": 0.0013041355295566445, "issue up to": 0.002173877248690377, "set of": 3.187708708959442e-05, "has several": 0.0005362531074814992, "featured": 0.0007867988575807913, "in both units": 0.0013041355295566445, "efficiently tomcatv swim": 0.0013041355295566445, "the ap registers": 0.0013041355295566445, "of 8": 0.00047991433082524964, "enabled less than": 0.0013041355295566445, "it is detected": 0.0010869386243451886, "dynamic scheduling technique": 0.0011955560096688917, "slow due to": 0.0011320253488558256, "thread for": 0.0007959283148397349, "beyond the scope": 0.0005996913640605023, "ap left": 0.0012404295560070903, "or out of": 0.0010233700706253773, "trends will make": 0.0013041355295566445, "ep can": 0.0012404295560070903, "parallelism of": 0.0007626155834569682, "and multithreading to": 0.0013041355295566445, "of a": 0.0, "physical register": 0.0026382203370909217, "performance is reduced": 0.0013041355295566445, "can be drawn": 0.001638609594183971, "simultaneous multithreading smt": 0.0011320253488558256, "overall improvement": 0.000988215877431175, "in the leftmost": 0.0009782454257061845, "elementary processor": 0.002263696219756788, "5 ap": 0.0012404295560070903, "units in": 0.0006349871161654726, "is encountered the": 0.0010233700706253773, "of l2 latencies": 0.0013041355295566445, "provided by": 0.0003104521835802873, "enabled": 0.0013608641147470095, "relative performance": 0.0006219679363332972, "su2cor to": 0.0012404295560070903, "computer an": 0.0010232098435906777, "chip caches": 0.0009354213803174095, "features make": 0.000988215877431175, "for early scalar": 0.0013041355295566445, "the chosen threads": 0.0013041355295566445, "to validate our": 0.0009597635781491616, "the above": 0.00012490198038177074, "instructions up": 0.0012404295560070903, "fp although this": 0.0013041355295566445, "loads or there": 0.0013041355295566445, "complexity multithreading provides": 0.0013041355295566445, "saturated when": 0.001131848109878394, "slot and each": 0.0013041355295566445, "turb3d apsi figure": 0.0013041355295566445, "misc the": 0.001131848109878394, "seem": 0.00019589323654406723, "the load imbalance": 0.0009597635781491616, "and evaluate the": 0.0008598689302616166, "18 8": 0.000778399736517355, "most of the": 0.0009955442547742014, "to a less": 0.0010233700706253773, "to hide": 0.0044449098131583075, "than 96 of": 0.0011955560096688917, "data queue eliminating": 0.0013041355295566445, "up to": 0.0017596573795971458, "processors a simulation": 0.0013041355295566445, "in whether lockup": 0.0013041355295566445, "to illustrate": 0.00033179612812421326, "external l2 bus": 0.005216542118226578, "when the": 0.00039652362101855843, "others other than": 0.0013041355295566445, "longer when more": 0.0013041355295566445, "budget smt processors": 0.0013041355295566445, "the mutual benefits": 0.0013041355295566445, "to find independent": 0.0013041355295566445, "mainly focused": 0.0009596133098576085, "a novel": 0.00043241907781427626, "computers multiscalar": 0.001131848109878394, "isa 5": 0.0012404295560070903, "from fu and": 0.0013041355295566445, "different points with": 0.0011955560096688917, "unit latencies": 0.000988215877431175, "point instructions": 0.0009596133098576085, "by itself exhibits": 0.0013041355295566445, "each of them": 0.000590844292471439, "operand depends on": 0.0013041355295566445, "m": -0.0007682006359196026, "21164 microprocessor hardware": 0.0013041355295566445, "also reduces": 0.0007062563811675043, "original smt because": 0.0013041355295566445, "ratios of": 0.0006128452735504086, "points": -3.0039293645915057e-05, "bandwidth bottleneck": 0.0012404295560070903, "their clock": 0.001131848109878394, "past decade": 0.0007626155834569682, "similar miss": 0.001131848109878394, "mechanism to": 0.0005362531074814992, "21164 5 it": 0.0013041355295566445, "kb l1 cache": 0.0013041355295566445, "1 cycle l2": 0.003912406588669933, "believe that": 0.00032827247107423057, "lower than cycles": 0.0013041355295566445, "dependences": 0.0013414856948436834, "therefore since the": 0.0010233700706253773, "by means": 0.0007899788706746192, "are therefore directly": 0.0013041355295566445, "integer execution performance": 0.0013041355295566445, "processors atom": 0.0012404295560070903, "carried out with": 0.0008598689302616166, "unit but": 0.000988215877431175, "operands in": 0.0008507471431899546, "through partitioning": 0.0010683084581737416, "b latency": 0.0012404295560070903, "machines have been": 0.0010233700706253773, "density": 0.00026281477754824746, "independent instructions by": 0.0013041355295566445, "back 3 quantitative": 0.0013041355295566445, "speed and": 0.0005783182203570743, "the issue logic": 0.0011320253488558256, "20 18 8": 0.0013041355295566445, "of the 10": 0.0008598689302616166, "3 d impact": 0.0013041355295566445, "i e integer": 0.0013041355295566445, "bar": 0.0003908486392352854, "17": -0.0004200388766944502, "decoupling since": 0.0012404295560070903, "19": -0.0003623834654636954, "architecture achieves the": 0.0011955560096688917, "two different": 0.00030832989331924516, "architecture": 0.0055622340349220055, "because data and": 0.0011955560096688917, "are provided with": 0.0009597635781491616, "reorder buffer": 0.0008794067790303072, "new standard": 0.0009144577512718645, "reference": 0.0001105540485484186, "the atom tool": 0.0011955560096688917, "addition of a": 0.00131106406704958, "number of empty": 0.0009991933394075195, "are needed": 0.0007074136600946482, "execute processing": 0.0012404295560070903, "simultaneously": 0.0003946803542654739, "with respect": 0.00042420822126351725, "stage are in": 0.0013041355295566445, "incorporating": 0.00032590631235417594, "these architectures": 0.0007552748633928414, "memory latencies keep": 0.0013041355295566445, "1030507090110 perceived": 0.0012404295560070903, "they saturate the": 0.0013041355295566445, "cause in order": 0.0013041355295566445, "information to the": 0.0007028869980789446, "a non decoupled": 0.003912406588669933, "register if": 0.0008644273078701857, "tolerance": 0.0034927694807251335, "powerpc 620": 0.003395544329635182, "ap with": 0.0024808591120141807, "issue logic complexity": 0.003912406588669933, "fact shows that": 0.0011955560096688917, "27 7 39": 0.0013041355295566445, "can consume": 0.0009144577512718645, "is on chip": 0.0011955560096688917, "configuration needs": 0.001131848109878394, "modeling": 0.00011004161609402748, "choice complexity effective": 0.0013041355295566445, "central processor": 0.001131848109878394, "increasing the effective": 0.0013041355295566445, "ilp and thus": 0.0013041355295566445, "priorities among": 0.0010683084581737416, "effectiveness the interest": 0.0013041355295566445, "each thread it": 0.0013041355295566445, "operands in the": 0.0010519581420331493, "against": 0.00013102178929231748, "also carried": 0.0009596133098576085, "the spec fp95": 0.002608271059113289, "software 3": 0.001131848109878394, "therefore the": 0.00021005232067669862, "potential to": 0.0006128452735504086, "contribution": 0.0007941151356587472, "dec alpha": 0.0007062563811675043, "than into a": 0.0013041355295566445, "empty issue": 0.002263696219756788, "numerical programs it": 0.0013041355295566445, "and dispatch stage": 0.0013041355295566445, "independent processing": 0.001131848109878394, "idle floating point": 0.0023911120193377835, "slots each": 0.0010683084581737416, "improving latency tolerance": 0.0011955560096688917, "latency on performance": 0.0023911120193377835, "as discussed": 0.00036672655212895036, "decoupling some": 0.0012404295560070903, "basis": 0.0001109541703159305, "the results": 0.00010294144358244264, "decoupled processor by": 0.0013041355295566445, "three": -0.0003020427163433377, "threads supported by": 0.0013041355295566445, "latency is large": 0.0011955560096688917, "interest": 0.00015654943025387866, "basic": -8.751510237059916e-05, "this work presents": 0.0009991933394075195, "a block": 0.00041874683280327275, "ratios of loads": 0.0013041355295566445, "architectures comes": 0.0012404295560070903, "are in the": 0.00046267713462466264, "deeper": 0.00048117646971571743, "negligible overall": 0.0012404295560070903, "branch among them": 0.0013041355295566445, "of software and": 0.0009782454257061845, "decoupling succeeds": 0.0012404295560070903, "the interest": 0.0006687859751816229, "decoupling model presented": 0.0013041355295566445, "and performance is": 0.0009991933394075195, "entry 25": 0.0012404295560070903, "issue width 6": 0.0013041355295566445, "is quite independent": 0.0011955560096688917, "the parallelism": 0.0006911617068074382, "and fourth bars": 0.0013041355295566445, "in multithreading": 0.0012404295560070903, "that cross": 0.0008054772610937835, "other in": 0.0004909181487285345, "because of": 0.0003636886238019663, "near": 0.00028608512093643296, "we still": 0.0005344051542474291, "addition processors keep": 0.0013041355295566445, "architecture reducing cycle": 0.0011320253488558256, "issue slots so": 0.0013041355295566445, "ap is expected": 0.0013041355295566445, "critical path": 0.0011203844977005339, "iq": 0.0016527374003483587, "is": 0, "it": 0, "of their best": 0.0013041355295566445, "the appropriate": 0.0005688098342585822, "11 37": 0.0010683084581737416, "decoupled configuration": 0.0024808591120141807, "in": 0, "increase in these": 0.0013041355295566445, "bandwidths of 8": 0.0013041355295566445, "low when": 0.0009354213803174095, "if": -0.00511524833360493, "for hiding": 0.0008507471431899546, "benchmark2060100 miss": 0.0012404295560070903, "involve multiple": 0.0009354213803174095, "make": -0.0007757305134481903, "load and": 0.000562352165943168, "processor executes": 0.0008264980830926347, "both processor units": 0.0013041355295566445, "decoupled architecture as": 0.0013041355295566445, "is based on": 0.000490627688068374, "quantify its": 0.0010683084581737416, "partitioning strategies one": 0.0013041355295566445, "recovery mechanisms": 0.000988215877431175, "miss l2": 0.001131848109878394, "and multithreading": 0.004961718224028361, "store addresses": 0.0009144577512718645, "instruction of a": 0.0011320253488558256, "how the": 0.000207646201444909, "memory instructions to": 0.0013041355295566445, "g number of": 0.0009432269954527143, "instructions over": 0.0010683084581737416, "general mechanism that": 0.0011955560096688917, "programs": 0.000587723437782603, "the trace was": 0.0013041355295566445, "and demanding larger": 0.0013041355295566445, "decoupled machines": 0.0012404295560070903, "from memory in": 0.0010519581420331493, "effect third it": 0.0013041355295566445, "for l2": 0.0010232098435906777, "claims": 0.00042057136347281473, "hiding effect they": 0.0013041355295566445, "paradigm": 0.0002959840519351422, "less instructions pending": 0.0013041355295566445, "left": -5.500906180931255e-05, "just": -0.00048204094102872476, "was first": 0.0004881002003767862, "the rr": 0.0009144577512718645, "even in": 0.00039171856367261633, "and 146 wave5": 0.0013041355295566445, "bandwidth": 0.0022528730192421438, "identify": 9.144981737901666e-05, "a abstractthe": 0.0007552748633928414, "miss latencies they": 0.0013041355295566445, "improvement becomes": 0.0010683084581737416, "from the pending": 0.0013041355295566445, "by varying l2": 0.0013041355295566445, "instr": 0.0006686812810715444, "the combination of": 0.0005159466588893265, "ap cycle count": 0.0013041355295566445, "our conclusions": 0.0012377397574606978, "is little affected": 0.0013041355295566445, "prediction strategies": 0.0016312779561112954, "integer or floating": 0.0010233700706253773, "saq queue 32": 0.0013041355295566445, "window as": 0.0008054772610937835, "useful work for": 0.0011955560096688917, "up to outstanding": 0.0013041355295566445, "units whose": 0.0010683084581737416, "it worth": 0.0009596133098576085, "parameters described": 0.0010232098435906777, "thus increasing the": 0.0009020289183042664, "for our study": 0.0009282642112570812, "performance degraded programs": 0.0013041355295566445, "alpha 21164": 0.0017919195815213264, "if both": 0.00050575224417074, "of parallelism required": 0.0013041355295566445, "3 3 for": 0.0007461028751013334, "a small perturbation": 0.0010233700706253773, "manual": 0.00032248332119955137, "256 cycles": 0.0074425773360425425, "latency cycles": 0.0079057270194494, "primary data cache": 0.0010869386243451886, "it places lower": 0.0013041355295566445, "a stall on": 0.0013041355295566445, "is a potential": 0.0008508803638512747, "on a": 0.00015877448169122408, "eliminated third and": 0.0013041355295566445, "required memory": 0.000988215877431175, "way all threads": 0.0013041355295566445, "1030507090110 perceived load": 0.0013041355295566445, "ilp processing memory": 0.0013041355295566445, "by adding decoupling": 0.0013041355295566445, "figure 5 ap": 0.0013041355295566445, "we run only": 0.0013041355295566445, "million instructions of": 0.0013041355295566445, "this is a": 0.00032145573603803077, "chip l2 cache": 0.0011955560096688917, "performance we have": 0.001998386678815039, "other to exploit": 0.0013041355295566445, "tolerance which": 0.0009354213803174095, "are disabled": 0.0008959597907606632, "compiler we": 0.0008156389780556477, "35": 0.00021395755108648425, "linearly": 0.0002249342294783965, "is about 23": 0.0013041355295566445, "ratios increase": 0.0012404295560070903, "other threads the": 0.0013041355295566445, "b latency tolerance": 0.0013041355295566445, "from memory into": 0.0010233700706253773, "physical register rather": 0.0013041355295566445, "super": 0.00036952674434148245, "units latency": 0.0012404295560070903, "in an": 0.00010775948813406505, "since with 3": 0.0013041355295566445, "time as": 0.00041502465890438977, "the partitioning of": 0.0007652595935481153, "integer or": 0.0017588135580606143, "16 and": 0.00042351066035513547, "4 that is": 0.0009020289183042664, "resources we": 0.0008507471431899546, "it may": 0.0004398026619731429, "super scalar processors": 0.0011320253488558256, "order architectures could": 0.0013041355295566445, "turb3d have quite": 0.0013041355295566445, "cache and they": 0.0013041355295566445, "in transistor budget": 0.0013041355295566445, "entry branch history": 0.0013041355295566445, "thread is quite": 0.0013041355295566445, "decoupling is enabled": 0.0013041355295566445, "5 represents": 0.0010683084581737416, "problem most current": 0.0013041355295566445, "and increasing the": 0.000890386214221099, "in the worst": 0.00048586293093742734, "decoupled architectures 27": 0.0013041355295566445, "initial": -0.00014405871028366575, "trace processors": 0.0008959597907606632, "an impressive 2": 0.0013041355295566445, "or there is": 0.0008423758459399276, "to memory": 0.0011380130825826053, "fraction": 0.00023085204599925224, "for a": 3.631213917405286e-05, "a huge memory": 0.0013041355295566445, "bus utilization is": 0.0010869386243451886, "form": -0.00027694379969916955, "stores loads20601001401": 0.0012404295560070903, "a higher degree": 0.0009146009485395237, "bandwidth which is": 0.0010519581420331493, "addresses held": 0.0012404295560070903, "we have analized": 0.0013041355295566445, "vlsi decoupled architecture": 0.0013041355295566445, "most of them": 0.0007373247384588102, "2 the": 5.081547980199843e-05, "27 12": 0.001131848109878394, "introduction the gap": 0.0013041355295566445, "to squash in": 0.0013041355295566445, "processor is": 0.0004923447465602639, "processing unit such": 0.0013041355295566445, "it implements a": 0.0011955560096688917, "48 entries": 0.0012404295560070903, "different cause in": 0.0013041355295566445, "processor in": 0.0005136858017516289, "benchmarks": 0.0013365119491277374, "over a": 0.0002598788886501778, "stages": 0.0002293594804903917, "trading issue complexity": 0.0013041355295566445, "could find": 0.0008959597907606632, "bus contention": 0.0016529961661852694, "is a structural": 0.0011955560096688917, "4 threads while": 0.0013041355295566445, "microprocessor lockup": 0.0012404295560070903, "assume an 8": 0.0013041355295566445, "and compete": 0.001131848109878394, "is enabled": 0.0018566096361910466, "floating": 0.0009881656954932095, "obvious substantial": 0.0012404295560070903, "latency cycles tomcatv": 0.002608271059113289, "of future": 0.0005419229094104909, "completely removed": 0.0012404295560070903, "35 that may": 0.0013041355295566445, "digital": 0.0003673920938430181, "especially when the": 0.0007757791664440032, "out of": 0.0015592733319010669, "bandwidth the bus": 0.0013041355295566445, "eliminated by": 0.000628347041081578, "units share a": 0.0011955560096688917, "hydro2d wave5": 0.0012404295560070903, "bars of": 0.001131848109878394, "speeds different": 0.001131848109878394, "rather simplistic": 0.001131848109878394, "excellent memory latency": 0.002608271059113289, "map table register": 0.0013041355295566445, "achieve similar": 0.0009144577512718645, "register if it": 0.0011320253488558256, "assume": -0.0007130459514393297, "strong negative": 0.0012404295560070903, "complexity figure 8": 0.0013041355295566445, "and keep": 0.001372860525329675, "efficiency the": 0.000677366170160215, "be removed except": 0.0013041355295566445, "by misses labelled": 0.0013041355295566445, "places lower demands": 0.0013041355295566445, "next the latency": 0.0013041355295566445, "a average": 0.0009144577512718645, "our multithreaded": 0.001131848109878394, "processors decoupled access": 0.0013041355295566445, "fact suggests that": 0.0011955560096688917, "wm architecture": 0.0024808591120141807, "latency is 64": 0.0013041355295566445, "are similar on": 0.0013041355295566445, "anticipation": 0.0006959280081658775, "bypass mechanisms": 0.0012404295560070903, "some processors": 0.000778399736517355, "2 35 that": 0.0013041355295566445, "technique": -0.00014693085944565075, "kept increasing in": 0.0013041355295566445, "processor clock cycle": 0.0011955560096688917, "applu turb3d": 0.004961718224028361, "0": -0.0004539117741078723, "finally": -0.0005740179800332826, "saturated 90": 0.0012404295560070903, "important factors that": 0.0011320253488558256, "data cache": 0.002940943006691872, "cycle only": 0.000988215877431175, "refer to it": 0.0009432269954527143, "is analyzed in": 0.0008123059514313742, "path instr": 0.0012404295560070903, "the previous experiment": 0.0009020289183042664, "did": 9.890492489001608e-05, "of the potential": 0.000750680249446088, "simple scheme": 0.0008156389780556477, "greater than 23": 0.0013041355295566445, "in a non": 0.0007099242926403199, "the bounding": 0.000677366170160215, "concurrent execution": 0.0007869220451269916, "performance is quite": 0.0010869386243451886, "hide memory": 0.003838453239430434, "eliminating the": 0.0005783182203570743, "round": 0.0002834194459133285, "the point": 0.0002858242489712773, "by 1": 0.0003769248715061259, "networks involved in": 0.0013041355295566445, "m for 104": 0.0013041355295566445, "memory latencies the": 0.0011320253488558256, "others other": 0.0012404295560070903, "2 instructions": 0.0009354213803174095, "with respect to": 0.0006750140265775118, "past decade and": 0.0011320253488558256, "runs asynchronously with": 0.0013041355295566445, "processing units called": 0.0013041355295566445, "tolerate high memory": 0.0011955560096688917, "is also provided": 0.0010869386243451886, "are allowed": 0.0004304005912822681, "and run the": 0.0009282642112570812, "multithreading and decoupling": 0.0013041355295566445, "with dual issue": 0.0013041355295566445, "each issuing": 0.0012404295560070903, "a program": 0.0006982476591189876, "powerpc 620 20": 0.0013041355295566445, "issuing from different": 0.0013041355295566445, "performance without decoupling": 0.0013041355295566445, "effectiveness of decoupling": 0.005216542118226578, "a pending load": 0.0013041355295566445, "processor having": 0.0010683084581737416, "two superscalar": 0.0012404295560070903, "slot": 0.0017626474615397138, "excellent memory": 0.0024808591120141807, "are usually very": 0.0010519581420331493, "register operands in": 0.0013041355295566445, "compiler we have": 0.0011955560096688917, "having an assessment": 0.0013041355295566445, "for fpppp more": 0.0013041355295566445, "by a": 3.2704763853952527e-05, "forwarding control": 0.0012404295560070903, "dynamic scheduler for": 0.0011320253488558256, "section 3 providing": 0.0013041355295566445, "driven simulator the": 0.0013041355295566445, "wait": 0.0025507750132199563, "b for an": 0.0009432269954527143, "main contribution to": 0.0011955560096688917, "budget smt": 0.0012404295560070903, "completely removed when": 0.0013041355295566445, "of structured data": 0.0011955560096688917, "third bars": 0.0012404295560070903, "35 that": 0.0010683084581737416, "simultaneous": 0.0026539736253734913, "cycle bandwidth": 0.0012404295560070903, "second the": 0.00042741513474855747, "1 to 6": 0.0020467401412507546, "1 to 4": 0.0009146009485395237, "introduction the": 0.0003807054623671776, "the trace": 0.0010306364242502269, "and a store": 0.0011320253488558256, "useful": -0.00042534795886695287, "simultaneous multithreading 37": 0.0013041355295566445, "multithreading techniques": 0.0012404295560070903, "is that": 6.301028550201292e-05, "than an out": 0.0013041355295566445, "improving direct": 0.0017288546157403714, "evaluation corporation": 0.0010232098435906777, "runs on": 0.000590751785145234, "t decoupled 3": 0.0013041355295566445, "instruction stream computer": 0.0011955560096688917, "is an important": 0.00047866212496357045, "12 threads thus": 0.0013041355295566445, "chip par": 0.0012404295560070903, "that increases processor": 0.0013041355295566445, "of thread": 0.0008264980830926347, "sharing": 0.0002594161148750781, "lines each capable": 0.0013041355295566445, "at the ep": 0.0013041355295566445, "a decoupled processor": 0.006520677647783222, "a single instruction": 0.0008795444875769765, "initial discarded": 0.0012404295560070903, "processor high": 0.0012404295560070903, "when implemented": 0.0007959283148397349, "a taken branch": 0.0011320253488558256, "how decoupling": 0.0012404295560070903, "t decoupled t": 0.0013041355295566445, "processors 40": 0.0012404295560070903, "e integer or": 0.0013041355295566445, "run the previous": 0.0013041355295566445, "result suggests that": 0.0009432269954527143, "architectures 27 had": 0.0013041355295566445, "memory access time": 0.0009020289183042664, "over the total": 0.0009597635781491616, "have measured": 0.0015105497267856828, "growing": 0.0007333382869278666, "of latency on": 0.0011955560096688917, "bottleneck is caused": 0.0013041355295566445, "study which is": 0.0011320253488558256, "a conditional": 0.0006042064002570686, "r a decoupled": 0.0013041355295566445, "by the memory": 0.0009146009485395237, "this paper is": 0.000296408927821928, "supplies enough": 0.0012404295560070903, "experiments were": 0.00048532791908338863, "by incorporating": 0.000628347041081578, "4 1 architecture": 0.0010869386243451886, "in performance": 0.00046708136237103275, "effectiveness multithreading and": 0.0013041355295566445, "decoupling can": 0.0012404295560070903, "them to either": 0.0013041355295566445, "simultaneous multithreading processor": 0.0010869386243451886, "round robin": 0.0006491441198892728, "of order i": 0.0013041355295566445, "units previous studies": 0.0013041355295566445, "a lower": 0.0002896552962818273, "pure": 0.00030618116689294504, "vlsi decoupled": 0.0012404295560070903, "their best features": 0.0013041355295566445, "implementable simultaneous multithreading": 0.0010869386243451886, "latencies their analysis": 0.0013041355295566445, "of stall cycles": 0.0011955560096688917, "evaluated which": 0.0012404295560070903, "146": 0.0004951567072263313, "map": 0.0006081518936961767, "benchmark after skipping": 0.0013041355295566445, "may": -0.005873120870128764, "from 0 98": 0.0011955560096688917, "third and fourth": 0.0007991729233076996, "and the synergistic": 0.0013041355295566445, "is expected": 0.000949332103659846, "designed": 9.046354663630494e-05, "maf": 0.001023049666720986, "additional speed ups": 0.0013041355295566445, "grow": 0.0006061393481755172, "a single": 0.00024357097523163135, "perceived latency of": 0.003912406588669933, "can be hidden": 0.0009782454257061845, "them based on": 0.0009597635781491616, "forwd configuration1030507090": 0.0012404295560070903, "simulator modelled cycle": 0.0013041355295566445, "be the major": 0.0011320253488558256, "to stress": 0.0007288906339850341, "because it": 0.0004902862550936134, "remove the": 0.00047858718177819963, "the load miss": 0.0010869386243451886, "were provided with": 0.0010869386243451886, "l2 cache and": 0.0009782454257061845, "disclosure": 0.0007414211722596267, "data hazard can": 0.0013041355295566445, "load forwarding mechanism": 0.002608271059113289, "ep there": 0.0012404295560070903, "obtained by compiling": 0.0011955560096688917, "argued": 0.0003845039744771932, "fed with t": 0.0013041355295566445, "appropriate buffering": 0.0012404295560070903, "cost and complexity": 0.0010869386243451886, "hiding high memory": 0.0013041355295566445, "low fpppp": 0.0012404295560070903, "or variations": 0.001131848109878394, "units issue instructions": 0.0013041355295566445, "instructions of the": 0.0009146009485395237, "issue execute": 0.001131848109878394, "this study another": 0.0013041355295566445, "memory subsystem store": 0.002608271059113289, "policy": 0.0005630992974995096, "for multithreading section": 0.0013041355295566445, "main": -0.00048581020438638616, "feature may": 0.0010232098435906777, "within": -0.00013698468128378247, "table with": 0.0006864302626648375, "decoupling behavior": 0.0012404295560070903, "identifying the": 0.001181503570290468, "of integer loads": 0.002608271059113289, "the architecture described": 0.0010519581420331493, "known this": 0.0008054772610937835, "from memory blocking": 0.0013041355295566445, "is very": 0.00041460843971901355, "eliminated by multithreading": 0.0013041355295566445, "in the same": 0.00028070860244916977, "pending store is": 0.0013041355295566445, "prefetch cache": 0.0009596133098576085, "data and control": 0.0007652595935481153, "shown how the": 0.0008423758459399276, "its ability to": 0.0013730755050549066, "dynamic register": 0.000988215877431175, "major sources": 0.0010232098435906777, "achieve about the": 0.0011955560096688917, "presents and": 0.0008507471431899546, "to bus contention": 0.0011320253488558256, "a loss": 0.0006528858582163334, "operands labelled": 0.0012404295560070903, "present duplication": 0.0012404295560070903, "directly concerned by": 0.0013041355295566445, "degenerated version": 0.0012404295560070903, "and the miss": 0.0009782454257061845, "of architectures to": 0.0013041355295566445, "processor therefore": 0.0009596133098576085, "in decoupled architectures": 0.002608271059113289, "on independent": 0.0009144577512718645, "multibanked": 0.0009143145988374135, "ep were provided": 0.0013041355295566445, "whether they are": 0.0008056033928290001, "an increase in": 0.0005857565594538875, "a promising alternative": 0.0011320253488558256, "64 integer registers": 0.0011955560096688917, "and issue mechanisms": 0.0013041355295566445, "30 6 16": 0.0013041355295566445, "each integer": 0.0009144577512718645, "techniques especially when": 0.0011955560096688917, "number of": 0.00026337096561565793, "paradigms a": 0.001131848109878394, "it is much": 0.001483306748635921, "more contexts": 0.0020464196871813555, "figure 2 right": 0.0010519581420331493, "using a different": 0.0008266275065318913, "memory notice that": 0.0011320253488558256, "3 or": 0.0005104675788302677, "to 6 19": 0.0013041355295566445, "out with": 0.000673018878977538, "the baseline": 0.0006567163579032665, "slots breakdown for": 0.0013041355295566445, "decouples badly": 0.0012404295560070903, "mechanisms": 0.0012642646793819198, "control dependences can": 0.0011955560096688917, "sends them to": 0.0009991933394075195, "the main contribution": 0.0007210971271218336, "latency from 1": 0.0013041355295566445, "them flatter in": 0.0013041355295566445, "by the ep": 0.0013041355295566445, "advance": 0.000566838891826657, "when store load": 0.0013041355295566445, "widths": 0.0017000093531435434, "architecture cannot reach": 0.0013041355295566445, "the traditional claims": 0.0013041355295566445, "off chip": 0.0016312779561112954, "decoupling atom designing": 0.0013041355295566445, "of precise": 0.0016763160571892086, "26 7": 0.0008054772610937835, "stores loads20601001401 l2": 0.0013041355295566445, "ratios etc figure": 0.0013041355295566445, "a strong negative": 0.0013041355295566445, "first": -0.004463782289048517, "reduces drastically": 0.001131848109878394, "fast": 2.6379709428243563e-05, "architecture which provides": 0.0013041355295566445, "with a trace": 0.0010869386243451886, "of wasted slots": 0.0013041355295566445, "that in": 0.00011989766153122233, "has several contexts": 0.0013041355295566445, "little": 0.0002333765708854056, "integer registers": 0.000988215877431175, "when two": 0.0005344051542474291, "multithreading smt": 0.0010683084581737416, "been proposed recently": 0.0011320253488558256, "labelled wait operand": 0.003912406588669933, "had chosen to": 0.0011955560096688917, "96 of": 0.0009144577512718645, "also been": 0.00039831954408966856, "bandwidth data memory": 0.0011955560096688917, "waiting operands from": 0.0013041355295566445, "events which force": 0.0013041355295566445, "and memories": 0.000988215877431175, "from 2 68": 0.0013041355295566445, "those with": 0.001124704331886336, "call this": 0.000410477406517482, "cycle but": 0.0009144577512718645, "the wasted": 0.0037212886680212712, "11": -0.0004263642325678337, "10": -0.0020043444735012733, "13": -0.0003377582564390389, "12": -0.001495583208265772, "ipc loss relative": 0.0013041355295566445, "14": -0.00031911729365849607, "a full": 0.00037842795703911053, "16": -0.0009445911044734751, "however as": 0.0003991616049672102, "18": -0.00016244506494831622, "memory latency tolerance": 0.006520677647783222, "ep are": 0.002263696219756788, "were": -0.00045133282398088285, "they did not": 0.0007991729233076996, "idle wait": 0.0024808591120141807, "an infinite i": 0.0013041355295566445, "branch prediction": 0.0027841478729692354, "an evaluation": 0.0005986910771703297, "thread and": 0.0007869220451269916, "it is available": 0.0009282642112570812, "copying data": 0.0010232098435906777, "the data cache": 0.0016532550130637827, "represents the case": 0.0009991933394075195, "branch among": 0.0012404295560070903, "present first and": 0.0013041355295566445, "other words": 0.00024356110210426227, "concerned by": 0.001131848109878394, "especially tailored to": 0.0013041355295566445, "dynamic scheduling capability": 0.0013041355295566445, "corporation an efficient": 0.0013041355295566445, "efficient": -0.0002862384868220196, "fact suggests": 0.0010232098435906777, "potential": 0.0005176135567575708, "significantly reduce": 0.0006567163579032665, "performance": -0.004298141416813782, "order this architecture": 0.0013041355295566445, "for a multithreaded": 0.0010519581420331493, "case queues and": 0.0013041355295566445, "maximum throughput": 0.0016312779561112954, "access execute architectures": 0.0013041355295566445, "count the": 0.0005477923461518976, "trace": 0.0010342969794994747, "a stall": 0.0010232098435906777, "dynamic instruction scheduling": 0.0010869386243451886, "this is precisely": 0.0007991729233076996, "27 39": 0.0010683084581737416, "throughput the": 0.0007415372551110844, "features su2cor": 0.0012404295560070903, "3 6 less": 0.0013041355295566445, "especially": 0.00038962176221139593, "surprising": 0.000289127408390004, "plus any penalty": 0.0013041355295566445, "execution a": 0.0007229244277319147, "sends them": 0.0008381580285946043, "preventing it": 0.001131848109878394, "two techniques in": 0.0011955560096688917, "ports the fetch": 0.0013041355295566445, "parallelism exploited by": 0.0013041355295566445, "a limitation": 0.0014458488554638293, "precise": 0.00048031302656233383, "by scaling much": 0.0013041355295566445, "types i e": 0.0011320253488558256, "show": -0.0010957689695650261, "the alpha 21164": 0.0011955560096688917, "any penalty due": 0.0013041355295566445, "a basis for": 0.0005840950972654851, "wide range": 0.00043343698306810494, "more effective": 0.0005381217256001849, "fu and": 0.0009354213803174095, "round robin order": 0.0011320253488558256, "particular combination obtains": 0.0013041355295566445, "enough": -1.9060087718414994e-05, "be reached": 0.0005807307992710011, "except for fpppp": 0.0013041355295566445, "it that allow": 0.0013041355295566445, "multithreading maximizing on": 0.0011320253488558256, "size will have": 0.0011955560096688917, "latency this particular": 0.0013041355295566445, "get": -3.876558724522629e-05, "allelism misc": 0.0012404295560070903, "benchmarks about": 0.0012404295560070903, "tomcat swim": 0.0012404295560070903, "latencies their": 0.0012404295560070903, "experiment having a": 0.0013041355295566445, "encountered the data": 0.0013041355295566445, "negligible additional": 0.0012404295560070903, "nearly": 0.00020864209082168197, "base decoupled processor": 0.0013041355295566445, "them can": 0.0006419108724906397, "secondary": 0.0003974191115744495, "and run": 0.0005559551320763958, "potential of": 0.0015923081639568014, "technique for": 0.0003046673162760785, "dispatch stage decodes": 0.0011955560096688917, "point to summarize": 0.0013041355295566445, "summary": 0.0002761577045873332, "exhibits little": 0.0012404295560070903, "make it": 0.0008173800507926247, "mechanism simultaneous multithreading": 0.0013041355295566445, "bandwidth data": 0.000988215877431175, "the ap stalls": 0.003912406588669933, "it uses": 0.00042351066035513547, "however as far": 0.0010869386243451886, "substantial differences": 0.0009596133098576085, "relative": 4.538764687723021e-05, "performance with any": 0.0023911120193377835, "on how": 0.0004122826034162379, "in this hybrid": 0.0013041355295566445, "eliminating": 0.000275128072670396, "continue to grow": 0.0009991933394075195, "degraded beyond this": 0.0013041355295566445, "maximum performance with": 0.006520677647783222, "cycles their impact": 0.0013041355295566445, "get a": 0.00036113623207508736, "of the simulations": 0.0008508803638512747, "the larger": 0.00040085743725726383, "latency tolerance improvements": 0.0013041355295566445, "boundaries": 0.0002423434390309314, "tool 32": 0.001131848109878394, "numerical programs": 0.0009144577512718645, "a misprediction both": 0.0013041355295566445, "on average": 0.00043241907781427626, "threads are those": 0.0013041355295566445, "these networks has": 0.0013041355295566445, "5 ipc": 0.0010683084581737416, "on both processor": 0.0011955560096688917, "25 the": 0.0005203124847647478, "integer codes": 0.0010232098435906777, "it is well": 0.00044656751467017473, "found that for": 0.0009432269954527143, "compared the instruction": 0.0013041355295566445, "slot count i": 0.0013041355295566445, "dependences between register": 0.0023911120193377835, "reach similar performance": 0.0013041355295566445, "cycle and sends": 0.0013041355295566445, "structures than an": 0.0013041355295566445, "6 19 ipc": 0.0013041355295566445, "proposed multithreaded decoupled": 0.002608271059113289, "results are shown": 0.0005683427748843505, "3 b perceived": 0.0013041355295566445, "them is the": 0.0008795444875769765, "latency from the": 0.0010869386243451886, "since preliminary studies": 0.0013041355295566445, "chosen threads are": 0.0013041355295566445, "alphastation": 0.0009594630886131097, "increases in transistor": 0.0013041355295566445, "there is": 0.00010182577724030475, "among": -0.00017769091029917332, "for integer": 0.0014458488554638293, "for threads": 0.0009354213803174095, "before 1 26": 0.0013041355295566445, "notice that this": 0.0007250020041619892, "thread level parallelism": 0.0030701102118761317, "free cache": 0.006139259061544067, "and renames": 0.001131848109878394, "that illustrate": 0.0008381580285946043, "issue policy as": 0.0013041355295566445, "or when": 0.0005073094741592221, "2 experimental evaluation": 0.0013041355295566445, "area but": 0.0009144577512718645, "capable": 0.000882007304030942, "and hydro2d": 0.0010232098435906777, "similar ipc ratios": 0.0013041355295566445, "decoupling reduces": 0.0024808591120141807, "latency we": 0.0007869220451269916, "design a limitation": 0.0013041355295566445, "configuration achieves": 0.0012404295560070903, "l2 interface": 0.0012404295560070903, "contexts both with": 0.0013041355295566445, "slots in": 0.0014965158894978956, "latency few": 0.0012404295560070903, "squash": 0.0007551566300078394, "interest of": 0.0006911617068074382, "it with": 0.0004122826034162379, "decoupled multithreading is": 0.0013041355295566445, "wake": 0.0007287765308801522, "issue complexity multithreading": 0.0013041355295566445, "in the issue": 0.0010869386243451886, "much higher": 0.0005042091937967881, "non decoupled non": 0.0013041355295566445, "those": -0.0019513395341847837, "much ilp": 0.0012404295560070903, "splits either": 0.0012404295560070903, "section we": 0.00019484138226134314, "outstanding primary": 0.0012404295560070903, "work stalls is": 0.0013041355295566445, "issued to the": 0.0020467401412507546, "promising": 0.0003114727901162962, "4 3 1": 0.000668890702080336, "with i count": 0.0013041355295566445, "from different threads": 0.0011955560096688917, "instruction reg file": 0.0013041355295566445, "threads are allowed": 0.0013041355295566445, "bandwidth might become": 0.0013041355295566445, "full featured": 0.0010683084581737416, "memory latencies we": 0.0013041355295566445, "hardware contexts for": 0.0011320253488558256, "bytes cycle": 0.004273233832694966, "manage the disordered": 0.0013041355295566445, "13571 2 3": 0.0013041355295566445, "par": 0.0004263642325678337, "then analyzed in": 0.0011320253488558256, "bandwidths2060100 number of": 0.0013041355295566445, "prefetch buffers pews": 0.0013041355295566445, "almost eliminated by": 0.0013041355295566445, "counter per entry": 0.0013041355295566445, "if there is": 0.00034156345693544914, "same": -0.0032269300679088333, "compiling": 0.0017712079870201383, "arguments": 0.00016127263021034898, "loads depends on": 0.0013041355295566445, "architecture hides": 0.0012404295560070903, "the number": 0.0003489584989069539, "is caused by": 0.0006717006715548712, "threads and 98": 0.0013041355295566445, "section 4": 0.000191352940415655, "section 5": 0.00013537048884429672, "the binary": 0.0004461315873370603, "section 2": 0.00023301427611090815, "section 3": 0.0003530583782197198, "complex issue": 0.0010683084581737416, "to slip": 0.001131848109878394, "running": 0.00021608806542549867, "98 for threads": 0.0013041355295566445, "of decoupling independently": 0.0013041355295566445, "squash in case": 0.0013041355295566445, "caused by waiting": 0.0013041355295566445, "as shown": 0.001038231007224545, "that when": 0.0005659895858609548, "performance loss of": 0.0011320253488558256, "integer load": 0.004092839374362711, "above the ep": 0.0013041355295566445, "especially oriented": 0.0012404295560070903, "specific compiler": 0.0010232098435906777, "17 from": 0.0008959597907606632, "line we": 0.0007415372551110844, "processors the": 0.0004562922951101588, "the necessary slippage": 0.0013041355295566445, "a subsequent miss": 0.0013041355295566445, "be drawn": 0.0013057717164326667, "by the": 1.4522414630867986e-05, "all those instructions": 0.0013041355295566445, "performance curves": 0.0009144577512718645, "they": -0.0036684873815226527, "both with a": 0.0010869386243451886, "registers both units": 0.0013041355295566445, "and the": 0.0, "would need so": 0.0013041355295566445, "major contribution to": 0.0013041355295566445, "with other": 0.0003225338117774753, "the programs that": 0.0009282642112570812, "next section 3": 0.0008598689302616166, "most of these": 0.000590844292471439, "cycles this metric": 0.0013041355295566445, "in 27 may": 0.0013041355295566445, "conflicts and the": 0.0011955560096688917, "execute stream": 0.0012404295560070903, "ahead of": 0.0019257326174719194, "4": 0, "and dispatching": 0.001131848109878394, "identifying the cause": 0.0011955560096688917, "and conclusions in": 0.0009597635781491616, "multithreaded architecture where": 0.0013041355295566445, "factors that determine": 0.0010233700706253773, "latencies we have": 0.0013041355295566445, "r10000 to identify": 0.0013041355295566445, "section 2 describes": 0.0007028869980789446, "pressure which has": 0.0013041355295566445, "the decoupled configuration": 0.0013041355295566445, "65 ipc this": 0.0013041355295566445, "ipc is achieved": 0.0013041355295566445, "is data fetched": 0.0013041355295566445, "identifying": 0.0005137993103873773, "wasted cycles in": 0.0013041355295566445, "by waiting": 0.0009596133098576085, "study into": 0.002136616916347483, "latencies": 0.006821827721085339, "simultaneous instruction issuing": 0.002608271059113289, "hybrid architecture": 0.000988215877431175, "either": -0.001566654901579265, "where the": 6.941508817136073e-05, "latencies they": 0.001131848109878394, "similar miss ratios": 0.0011955560096688917, "are less": 0.00046832260169377333, "other independent instructions": 0.0011955560096688917, "at a lower": 0.0007757791664440032, "architectural parameters described": 0.0013041355295566445, "metric compares the": 0.0011955560096688917, "matching": 0.00036991231949714377, "hazard produces a": 0.0013041355295566445, "applying full": 0.001131848109878394, "a vlsi": 0.000778399736517355, "events 2 35": 0.0013041355295566445, "when more threads": 0.0013041355295566445, "critical": 0.0004942396421453852, "expected to execute": 0.0013041355295566445, "multithreaded processor": 0.000988215877431175, "average there are": 0.0010519581420331493, "alpha 21164 microprocessor": 0.0011955560096688917, "major sources of": 0.0010869386243451886, "of every": 0.0003739543421951524, "on their clock": 0.0013041355295566445, "although programs": 0.001131848109878394, "r10000 superscalar microprocessor": 0.001998386678815039, "so many": 0.0007062563811675043, "paper is": 0.0001425100494438348, "cycle we": 0.000677366170160215, "providing less complex": 0.0013041355295566445, "exhibits little memory": 0.0013041355295566445, "impact is": 0.0009144577512718645, "specific compiler support": 0.0013041355295566445, "associative": 0.0007419437754024714, "individual thread": 0.004527392439513576, "a subsequent load": 0.0013041355295566445, "ep performance is": 0.0013041355295566445, "processor architecture": 0.0015105497267856828, "longer latency may": 0.0013041355295566445, "cycle problem by": 0.0013041355295566445, "65 ipc": 0.0024808591120141807, "each capable to": 0.0013041355295566445, "with a single": 0.0005105475142481867, "the address processing": 0.0013041355295566445, "reducing cycle time": 0.0011320253488558256, "speculation or lockup": 0.0013041355295566445, "right issue": 0.0012404295560070903, "the slope": 0.0006606400039417734, "order design and": 0.0013041355295566445, "those of": 0.0005890844390989586, "map tables register": 0.0013041355295566445, "makes them flatter": 0.0013041355295566445, "at a higher": 0.0007704323404052812, "addressed with a": 0.0011955560096688917, "can hold": 0.0006528858582163334, "issuing instructions": 0.0010683084581737416, "depends on the": 0.0009488110622829921, "decode": 0.0005271283390711449, "degree with": 0.0010683084581737416, "hiding efficiency": 0.0012404295560070903, "a convenient way": 0.0008423758459399276, "and thus the": 0.0005105475142481867, "cause in": 0.001131848109878394, "issue model to": 0.0013041355295566445, "while it is": 0.0005891307916469914, "the scalability of": 0.0007210971271218336, "not incorporate techniques": 0.0013041355295566445, "concerned by this": 0.0013041355295566445, "achieves the": 0.0010955846923037952, "just by": 0.0007869220451269916, "active compete": 0.0012404295560070903, "files and": 0.0006646615144283076, "bottleneck in multithreading": 0.0013041355295566445, "of course": 0.0002523953154806358, "that for l2": 0.0013041355295566445, "as reported": 0.0007229244277319147, "bandwidths": 0.0011813186135637473, "high fraction of": 0.0013041355295566445, "is a multithreaded": 0.0010869386243451886, "an elementary": 0.0013375719503632459, "approach is its": 0.0010233700706253773, "issued in": 0.0008264980830926347, "general": -0.0006208071686059158, "hiding potential of": 0.002608271059113289, "41 they": 0.0012404295560070903, "memory see rightmost": 0.0013041355295566445, "file": 0.0005154708690461984, "the data from": 0.0007652595935481153, "shared by all": 0.0008056033928290001, "rest of this": 0.0004734527135179441, "a longer": 0.000590751785145234, "that of": 0.00032847464673961156, "fill": 0.0003427048923096299, "fu and that": 0.0013041355295566445, "been evaluated which": 0.0013041355295566445, "can force both": 0.0013041355295566445, "this particular combination": 0.0011955560096688917, "hybrid": 0.00027694379969916955, "files map tables": 0.0013041355295566445, "memory access": 0.0010406249695294955, "finally we": 0.00023926333933855246, "processor unit but": 0.0013041355295566445, "2 the basic": 0.0008508803638512747, "nature of": 0.00030518661369677584, "bus becomes saturated": 0.0013041355295566445, "with 3 threads": 0.0013041355295566445, "instruction queues are": 0.0011955560096688917, "different partitioning": 0.0010683084581737416, "cache is used": 0.0009991933394075195, "important": -0.0008852181185397651, "t improving": 0.0008794067790303072, "performance of a": 0.00055956610431242, "8 a ipc": 0.0013041355295566445, "and stores when": 0.0013041355295566445, "during a single": 0.0008795444875769765, "4 2 experimental": 0.0010869386243451886, "block length": 0.0009354213803174095, "forwarding mechanism 8": 0.0013041355295566445, "apsi figure 3": 0.0013041355295566445, "few threads": 0.004527392439513576, "23 ipc loss": 0.0013041355295566445, "starting": 1.7715104852862997e-05, "words while": 0.0010232098435906777, "instruction type frequencies": 0.0013041355295566445, "chip boundaries in": 0.0013041355295566445, "convenient way to": 0.000890386214221099, "of empty issue": 0.0013041355295566445, "traditional claims": 0.0012404295560070903, "thread for the": 0.0010233700706253773, "adding more contexts": 0.0013041355295566445, "or copied": 0.0010683084581737416, "is a general": 0.0006961459624434115, "ap or the": 0.0013041355295566445, "alleviate this problem": 0.000890386214221099, "cycle time in": 0.0011320253488558256, "however current": 0.0009596133098576085, "control speculation or": 0.0013041355295566445, "3 threads": 0.0037212886680212712, "this section also": 0.0009432269954527143, "threads may be": 0.0010233700706253773, "copying it": 0.0010232098435906777, "simulations assume all": 0.0013041355295566445, "comes from the": 0.0005891307916469914, "smt because it": 0.0011955560096688917, "queue to": 0.0006567163579032665, "of fp loads": 0.002608271059113289, "increases the ap": 0.0013041355295566445, "ilp and": 0.0009596133098576085, "up to four": 0.000890386214221099, "which combines two": 0.0013041355295566445, "remove the remaining": 0.0011320253488558256, "bottleneck": 0.0022000148607836, "entries until the": 0.0013041355295566445, "synergy with": 0.0012404295560070903, "data bus capable": 0.0013041355295566445, "this number": 0.0005104675788302677, "stalls is a": 0.0013041355295566445, "2 8 with": 0.0010233700706253773, "the instruction queues": 0.0011320253488558256, "bypassed": 0.0007170608501120032, "problem this": 0.0005735966253530056, "separately the": 0.0006646615144283076, "units previous": 0.0012404295560070903, "register fetch dispatch": 0.0013041355295566445, "hiding memory": 0.00197643175486235, "processor units": 0.001131848109878394, "hiding a longer": 0.0013041355295566445, "generated by running": 0.0013041355295566445, "less complex": 0.0016312779561112954, "structured memory access": 0.0013041355295566445, "a bottleneck when": 0.0011955560096688917, "their capabilities": 0.0009596133098576085, "3 quantitative": 0.0010683084581737416, "a less extent": 0.0013041355295566445, "further": -0.0002141947175355686, "6 hardware": 0.0010683084581737416, "since decoupling": 0.0024808591120141807, "degree with similar": 0.0013041355295566445, "fp load and": 0.0013041355295566445, "of loads": 0.0015252311669139364, "tomcatv su2cor": 0.0024808591120141807, "latency of those": 0.0011955560096688917, "cycle count far": 0.0013041355295566445, "organized as": 0.0002536259922187875, "three different": 0.0004461315873370603, "describes the": 0.00031421953528828393, "as simultaneous although": 0.0013041355295566445, "5000": 0.0005418380748911717, "misses are": 0.000711621620711951, "combined working set": 0.002608271059113289, "component": 1.99920984395607e-05, "totalling 100": 0.0012404295560070903, "decoupled units": 0.0012404295560070903, "threads": 0.016976494544817394, "free": 0.0005699760723020197, "a performance study": 0.000869400269792839, "i e percent": 0.0011955560096688917, "the functional": 0.0009734168970147506, "issue complexity": 0.002136616916347483, "the percentage of": 0.0005344888381112324, "effects in": 0.0019819200118253205, "need for copying": 0.0013041355295566445, "that decoupling": 0.0024808591120141807, "c while multithreading": 0.0013041355295566445, "some experiments": 0.001313432715806533, "ap and 4": 0.002608271059113289, "drawn from": 0.0010241380536720715, "on the dec": 0.0010869386243451886, "candidates for": 0.0005307693879856005, "units we": 0.0007869220451269916, "wave5 benchmark2060100": 0.0012404295560070903, "loads to the": 0.002608271059113289, "dispatched similar": 0.0012404295560070903, "experiences performance drops": 0.0013041355295566445, "scalar processors alpha": 0.0013041355295566445, "prefetch cache organization": 0.0010869386243451886, "6 hardware contexts": 0.0013041355295566445, "3 d although": 0.0013041355295566445, "been chosen to": 0.0010519581420331493, "low less": 0.0010232098435906777, "suggest that out": 0.0013041355295566445, "90 7": 0.0008507471431899546, "cache after being": 0.0013041355295566445, "multithreading since these": 0.0013041355295566445, "compiler can pass": 0.0013041355295566445, "not especially": 0.0010232098435906777, "scheduling 4 a": 0.0013041355295566445, "the scope of": 0.0004813271670128411, "two": 0, "shared by": 0.00050575224417074, "dispatching": 0.0006127493365946241, "evaluates a": 0.0008507471431899546, "maximum throughput the": 0.0011955560096688917, "achieving": 0.0002577354345230992, "however the compiler": 0.0010869386243451886, "ap to slip": 0.0013041355295566445, "by concatenating": 0.000711621620711951, "the experiments": 0.0003625185190892606, "of threads1357ipc": 0.0037212886680212712, "to reach": 0.00045057486750303374, "used in 27": 0.0010233700706253773, "degradation observed": 0.0012404295560070903, "dependence is encountered": 0.0013041355295566445, "stream based": 0.0010683084581737416, "and although linearly": 0.0013041355295566445, "per thread": 0.0008959597907606632, "particular": -0.0005088204454563733, "forwarding control speculation": 0.0013041355295566445, "none": 0.000268525797556209, "characterize the": 0.00048395842388575483, "architecture reducing": 0.0010683084581737416, "partitioning pipe a": 0.0013041355295566445, "that although": 0.0009316979035264852, "summary we can": 0.0013041355295566445, "5 with 4": 0.0013041355295566445, "strategies": 0.0005015321632726651, "dec": 0.001139651188338483, "7 a decoupling": 0.0013041355295566445, "study which": 0.0008959597907606632, "it depends on": 0.0007135625057709535, "bars a memory": 0.0013041355295566445, "implemented dynamic": 0.0012404295560070903, "share": 0.00017624472868351494, "it uses the": 0.0007172854228805946, "6 r a": 0.0010233700706253773, "is available otherwise": 0.0013041355295566445, "priorities": 0.0004633375492059999, "the same slot": 0.0011320253488558256, "show in this": 0.0008343056950813626, "i e the": 0.00027044208495276604, "from an infinite": 0.0010519581420331493, "needs": 3.5430209705725994e-05, "complexity and": 0.00047991433082524964, "free data": 0.0009354213803174095, "scheme which": 0.0005690065412913026, "are running": 0.0016529961661852694, "this average does": 0.0011955560096688917, "can read": 0.0007229244277319147, "the register files": 0.0010233700706253773, "from fu wait": 0.003912406588669933, "except that all": 0.0010233700706253773, "clustered architecture the": 0.0013041355295566445, "bandwidth the": 0.000677366170160215, "of the wm": 0.002608271059113289, "on several dynamic": 0.0013041355295566445, "a near": 0.0006606400039417734, "is forwarded": 0.0007229244277319147, "memory latency": 0.01578789604129126, "different": -0.003955085834237362, "evaluation the": 0.0006528858582163334, "is low": 0.0005690065412913026, "the bus is": 0.0010233700706253773, "achieving the maximum": 0.0013041355295566445, "architecture considered in": 0.0013041355295566445, "decoupled processor therefore": 0.0013041355295566445, "its synergy": 0.0012404295560070903, "our proposed": 0.0006014254748667176, "among others": 0.0006128452735504086, "hydro mgrid applu": 0.0013041355295566445, "experiments that": 0.0005856648487040122, "following a simple": 0.0010869386243451886, "needs a considerable": 0.0013041355295566445, "fully associative cache": 0.0018565284225141624, "multibanked off": 0.0012404295560070903, "to be dispatched": 0.0011320253488558256, "all of these": 0.0004992428969546299, "2 cycles for": 0.0010869386243451886, "a significant": 0.00032366854643174896, "is augmented": 0.000735088600279925, "through": -0.00038267865335552177, "for high": 0.0004060415363679458, "24": -8.458171201166215e-05, "25": -9.740544055284898e-05, "26": -0.0001128277413337691, "27": -0.00017542412760726732, "20": -0.0003788192249419747, "21": -0.0002577514844085963, "22": -0.0001342628987781045, "23": -0.00038962176221139593, "28": -3.7844436056343715e-05, "29": 2.722564607368384e-06, "are held": 0.0007626155834569682, "compiling and optimizing": 0.002608271059113289, "detected": 0.00022640071491725674, "result suggests": 0.0008381580285946043, "m for the": 0.0008123059514313742, "fetch decode": 0.0009596133098576085, "good": -4.662405195926721e-05, "at the ap": 0.0013041355295566445, "waiting operands": 0.0012404295560070903, "because data": 0.0009144577512718645, "of figure 5": 0.0014421942542436673, "more contexts are": 0.0013041355295566445, "follows section 2": 0.00048043422097300613, "mechanisms 30": 0.0012404295560070903, "the ep providing": 0.0013041355295566445, "this architecture is": 0.001919527156298323, "256 cycles this": 0.0013041355295566445, "may become sometimes": 0.0013041355295566445, "latency in case": 0.0011955560096688917, "on decoupled": 0.0012404295560070903, "generated by": 0.00024356110210426227, "complement each other": 0.003260815873035566, "above by": 0.0005136858017516289, "a significant impact": 0.000755393133806777, "bars a": 0.001131848109878394, "almost eliminated third": 0.0013041355295566445, "ports": 0.0004364578755127969, "of these features": 0.0008193047970919855, "2k": 0.00039575435529950044, "subsystem": 0.0009415168048579299, "misses labelled wait": 0.0013041355295566445, "also although": 0.0010232098435906777, "other independent": 0.000988215877431175, "impact on the": 0.0016660389229595416, "tables register": 0.0012404295560070903, "latency an increase": 0.0013041355295566445, "of 100m": 0.0012404295560070903, "obtains": 0.0003365407542958102, "set of identical": 0.0011955560096688917, "multithreading complement each": 0.0013041355295566445, "cycles but it": 0.0010869386243451886, "tfp microprocessor": 0.002263696219756788, "keep growing": 0.0024808591120141807, "much higher when": 0.0011955560096688917, "a taken": 0.0009354213803174095, "obvious substantial differences": 0.0013041355295566445, "buffers implementation": 0.0012404295560070903, "evaluation": 7.947434190624829e-05, "decoupled t decoupled": 0.0013041355295566445, "hides efficiently": 0.0012404295560070903, "combination obtains": 0.001131848109878394, "external bus saturation": 0.0013041355295566445, "latency is increased": 0.0011320253488558256, "little affected": 0.0012404295560070903, "superscalar processors an": 0.0013041355295566445, "rather simplistic scheme": 0.0013041355295566445, "is evaluated identifying": 0.0013041355295566445, "explicitly parallel": 0.0008959597907606632, "very effective at": 0.0009991933394075195, "to issue instructions": 0.0011955560096688917, "mips r10000 superscalar": 0.001998386678815039, "100 million instructions": 0.0011320253488558256, "benefits": 0.0005104741539748776, "entries until": 0.001131848109878394, "increasing the": 0.0007222724641501747, "by misses": 0.004961718224028361, "and second": 0.0004472319095382, "each other since": 0.0009597635781491616, "have different traces": 0.0013041355295566445, "way to": 0.00021422825358027436, "tolerance provided": 0.0012404295560070903, "structured data": 0.0007482579447489478, "penalty from": 0.0010232098435906777, "clock speed typically": 0.0013041355295566445, "4 threads notice": 0.0013041355295566445, "certain level of": 0.0009282642112570812, "in order": 0.0007067556647739038, "overall improvement in": 0.0010869386243451886, "utilized": 0.0003638539219188838, "4 consecutive": 0.0012404295560070903, "speculatively beyond up": 0.0013041355295566445, "benchmark2060100 miss latency": 0.0013041355295566445, "stream into two": 0.0013041355295566445, "of a scheduled": 0.0010869386243451886, "traces used": 0.0010683084581737416, "loss su2cor": 0.0012404295560070903, "in a typical": 0.0007652595935481153, "very slow": 0.0007229244277319147, "23 even for": 0.0013041355295566445, "moreover notice": 0.001131848109878394, "fill the": 0.000735088600279925, "when varying the": 0.0011320253488558256, "can conclude that": 0.0006033686236702846, "28 other": 0.0010683084581737416, "of each benchmark": 0.0010519581420331493, "observe in": 0.0008054772610937835, "3 wasted issue": 0.0013041355295566445, "it causes": 0.0007869220451269916, "believe": 0.00015203797342404416, "paper we": 0.0001878759787054759, "b": 0, "4 describes": 0.000571285616180762, "bus contention delays": 0.0013041355295566445, "misprediction both": 0.0012404295560070903, "busy and": 0.0008054772610937835, "reveal the": 0.0007062563811675043, "the disordered completion": 0.0013041355295566445, "in section 4": 0.0002514819411471836, "of them is": 0.0006169333973096268, "in section 5": 0.00028476410823320225, "in issue": 0.0012404295560070903, "all the architectural": 0.0011320253488558256, "pure round": 0.0012404295560070903, "workloads similar": 0.0012404295560070903, "6 less than": 0.0013041355295566445, "can extract much": 0.0013041355295566445, "of this architecture": 0.0009782454257061845, "39 38 19": 0.0013041355295566445, "portion of 100m": 0.0013041355295566445, "instruction issuing from": 0.002608271059113289, "with any": 0.0008356180973470671, "flatter in other": 0.0013041355295566445, "buffers pews a": 0.0013041355295566445, "built": 0.0001419337569599211, "depending": 4.107142524538056e-05, "address the partitioning": 0.0013041355295566445, "each cycle": 0.0012909741207954677, "a potential bottleneck": 0.0010869386243451886, "threads from": 0.00197643175486235, "from memory other": 0.002608271059113289, "this problem most": 0.0011320253488558256, "the percentage": 0.00043756803870806637, "units whose latencies": 0.0013041355295566445, "stage memory subsystem": 0.0013041355295566445, "the architecture reaches": 0.0013041355295566445, "point to": 0.0003717568228534995, "a new": 0.00017065408044007304, "access architecture exploiting": 0.0013041355295566445, "analyzed the": 0.0005881886013383744, "put aside until": 0.0013041355295566445, "it has been": 0.0004055216795650606, "data dependences": 0.0013375719503632459, "most": -0.0034426657188726933, "contribution of": 0.0008709809518262181, "mentioned decoupled": 0.0012404295560070903, "significant": 4.271858733616697e-05, "of greater": 0.0008381580285946043, "of each thread": 0.0010233700706253773, "plays": 0.00032135509241372327, "cycles as shown": 0.0011320253488558256, "extremely": 0.0001978675703374308, "is scheduled after": 0.0010869386243451886, "kb": 0.0013156421224383924, "to better exploit": 0.0010519581420331493, "proposed multithreaded": 0.0024808591120141807, "multithreading to": 0.0024808591120141807, "is precisely": 0.0005518235925738122, "and issue on": 0.0010869386243451886, "scheduling ability": 0.0012404295560070903, "saturate": 0.0014341217002240064, "third and": 0.0006528858582163334, "infinite multibanked off": 0.0013041355295566445, "has kept": 0.001131848109878394, "right labelled": 0.0012404295560070903, "duplication of conditional": 0.0013041355295566445, "runs asynchronously": 0.0012404295560070903, "notice that although": 0.001998386678815039, "29 27 39": 0.0013041355295566445, "terms of miss": 0.0013041355295566445, "the clock cycle": 0.0021039162840662986, "instructions as shown": 0.0013041355295566445, "start up phase": 0.0011320253488558256, "instructions by": 0.0007959283148397349, "a 4 context": 0.0013041355295566445, "is almost negligible": 0.0011955560096688917, "ipc a": 0.0012404295560070903, "or conversely scaling": 0.0013041355295566445, "have analyzed": 0.0007703117153324135, "section we present": 0.00044803945377315394, "networks": 0.00023349746839241304, "bit wide": 0.0009144577512718645, "of critical path": 0.0009782454257061845, "sustain the": 0.0010232098435906777, "experiment": 0.0001665820464303288, "unit ap": 0.0012404295560070903, "a 2 31": 0.0013041355295566445, "enough parallelism": 0.0009144577512718645, "8": -0.012994504749201222, "perceived load": 0.004961718224028361, "slow due": 0.0010683084581737416, "free forwd configuration1030507090": 0.0013041355295566445, "38 23": 0.0010683084581737416, "accelerate the": 0.0007482579447489478, "seem rather surprising": 0.0013041355295566445, "would need": 0.0005518235925738122, "the most performance": 0.0011320253488558256, "8 bytes cycle": 0.003912406588669933, "exploit ilp if": 0.0013041355295566445, "and bus": 0.000778399736517355, "latencies all": 0.0012404295560070903, "or idle wait": 0.0013041355295566445, "expansion would": 0.0010232098435906777, "the ep functional": 0.002608271059113289, "study reveals": 0.000988215877431175, "ipc for several": 0.0013041355295566445, "really doing useful": 0.0013041355295566445, "addres s figure": 0.002608271059113289, "remove": 0.00033913981271588376, "scheme based": 0.0006911617068074382, "common": -6.064205270426879e-05, "a wide range": 0.0005084352449585138, "largest available input": 0.0013041355295566445, "l free": 0.004961718224028361, "limited form of": 0.0009282642112570812, "miss ratios etc": 0.0013041355295566445, "the same length": 0.0007210971271218336, "slightly dominant": 0.0012404295560070903, "fetch dispatch rename": 0.0013041355295566445, "performance degradation observed": 0.0013041355295566445, "the threads are": 0.0010519581420331493, "achieving the": 0.0006864302626648375, "while decoupling is": 0.0013041355295566445, "individual": 0.000412139725379516, "loss relative to": 0.002608271059113289, "the ep figure": 0.0013041355295566445, "needs a": 0.0005986910771703297, "by this problem": 0.0011320253488558256, "t non decoupled": 0.003912406588669933, "on a pending": 0.0013041355295566445, "third it": 0.0009354213803174095, "store load forwarding": 0.005977780048344459, "processor the loss": 0.0013041355295566445, "mechanism and the": 0.0009991933394075195, "high memory latencies": 0.003396076046567477, "24 have": 0.0009596133098576085, "ep as shown": 0.0013041355295566445, "scheduling technique that": 0.0010519581420331493, "loss if decoupling": 0.0013041355295566445, "is that when": 0.0007028869980789446, "complement": 0.0008199812683656158, "needs 6": 0.001131848109878394, "drastically these stalls": 0.0013041355295566445, "decoupled machines have": 0.0013041355295566445, "scheme of the": 0.0018040578366085329, "arithmetic units": 0.0008959597907606632, "s p6 uses": 0.0013041355295566445, "units do not": 0.0011320253488558256, "partitioning strategies": 0.000988215877431175, "the stores graduate": 0.0013041355295566445, "threads the": 0.0038515585766620676, "slots and": 0.001540623430664827, "of wasted": 0.0028788399295728256, "and optimizing": 0.0015918566296794698, "effect they consist": 0.0013041355295566445, "order i e": 0.0008423758459399276, "minimize off chip": 0.0013041355295566445, "a different choice": 0.0010519581420331493, "wave5 and hydro2d": 0.0013041355295566445, "the stalls of": 0.0013041355295566445, "smt focused on": 0.0013041355295566445, "consume": 0.0004539117741078724, "and sends them": 0.0009146009485395237, "point": -0.0014170972295666428, "simple": -0.0005939636771715345, "them to": 0.0009865663586037187, "of course this": 0.0007099242926403199, "produces longer bus": 0.0013041355295566445, "miss ratios increase": 0.0013041355295566445, "multibanked off chip": 0.0013041355295566445, "threads1357ipc decoupled non": 0.002608271059113289, "fu because of": 0.0013041355295566445, "hardly performance": 0.0024808591120141807, "to 8 contexts": 0.0013041355295566445, "higher the": 0.0005933556832385617, "shown in figure": 0.001664008233082596, "respectively in this": 0.0008508803638512747, "the non decoupled": 0.006520677647783222, "16 21 41": 0.0013041355295566445, "architectures to memory": 0.0013041355295566445, "up from 0": 0.0013041355295566445, "speed typically": 0.0012404295560070903, "in a": 1.361514741594227e-05, "the loss of": 0.0013549444813070132, "occur between a": 0.0010869386243451886, "e the amount": 0.0009597635781491616, "a except": 0.0008794067790303072, "gap": 0.0002697681765236234, "optimizing for decoupled": 0.002608271059113289, "components of the": 0.0004717506306794915, "hazard produces": 0.0012404295560070903, "with 4 threads": 0.003912406588669933, "also a": 0.0006124582101494076, "count far above": 0.0013041355295566445, "it causes a": 0.0010519581420331493, "b 13571 2": 0.0013041355295566445, "ipc a memory": 0.0013041355295566445, "interested in": 0.0005503422978608077, "benefits of both": 0.0011955560096688917, "duplication that is": 0.0013041355295566445, "stage pipelines": 0.0012404295560070903, "analysis suggest that": 0.0013041355295566445, "effects of": 0.0003563753259020752, "tolerate": 0.0013827985187068442, "processing memory latency": 0.0013041355295566445, "section 3 3": 0.0011134820111147552, "well known": 0.0002145792403900677, "performance as": 0.0005381217256001849, "forwd none forwd": 0.0013041355295566445, "even for": 0.0003570482680038245, "l2 latency case": 0.002608271059113289, "dynamically and": 0.0008264980830926347, "4 at the": 0.0016246119028627483, "of these architectures": 0.0009782454257061845, "encountered": 0.00029400243467698063, "find in": 0.000717173118915841, "scalar processors": 0.0008959597907606632, "itself": -1.3621067155546307e-05, "latency of individual": 0.0011955560096688917, "significant miss ratios": 0.0013041355295566445, "of order processors": 0.0021039162840662986, "or dynamically the": 0.0013041355295566445, "contexts for": 0.0006960369682423088, "programs are those": 0.0011955560096688917, "registers the other": 0.0011955560096688917, "different configurations": 0.0007703117153324135, "architecture the mips": 0.0013041355295566445, "copying": 0.0007981982376097593, "threads because": 0.0009596133098576085, "wasted throughput": 0.0012404295560070903, "also be": 0.0001532026930505597, "is its ability": 0.0008795444875769765, "slope of": 0.000673018878977538, "busy during": 0.0010683084581737416, "time miss latency": 0.0013041355295566445, "2 issue": 0.000988215877431175, "secondary per pending": 0.0013041355295566445, "it still provides": 0.0013041355295566445, "purpose": 7.753117449045256e-05, "cannot issue because": 0.0013041355295566445, "performance and the": 0.0007991729233076996, "increase progressively putting": 0.0013041355295566445, "few threads has": 0.0013041355295566445, "different lines each": 0.0013041355295566445, "d impact of": 0.0013041355295566445, "each stage memory": 0.0013041355295566445, "purpose we": 0.0005783182203570743, "is related to": 0.0005002400320076618, "convenient": 0.00021071077989698664, "organization": 0.000512133757279735, "address the clock": 0.0013041355295566445, "slots each cycle": 0.0013041355295566445, "units in each": 0.0011955560096688917, "have a 16": 0.0013041355295566445, "is 89": 0.001131848109878394, "conclusions in section": 0.000869400269792839, "it needs a": 0.0010869386243451886, "from issuing 4": 0.0013041355295566445, "processors 40 20": 0.0013041355295566445, "this rather simplistic": 0.0013041355295566445, "thus the": 0.00014417730195149842, "alternative": 9.139336523522292e-05, "regarding the": 0.00046462523823192337, "obtains its maximum": 0.0013041355295566445, "by exploiting": 0.0010838458188209819, "processor therefore since": 0.0013041355295566445, "particular benefit": 0.0012404295560070903, "source": 5.9700619368989325e-05, "the same cycle": 0.000869400269792839, "contexts to": 0.0009354213803174095, "bus traffic": 0.000988215877431175, "efficient algorithm for": 0.0006717006715548712, "describes the base": 0.0013041355295566445, "that all": 0.00016159064396775022, "manage": 0.000373895802066443, "to better": 0.0005104675788302677, "wm architecture misc": 0.0013041355295566445, "a l2": 0.0037212886680212712, "bit": 0.0002471198210726926, "multiscalar processors decoupling": 0.0013041355295566445, "scaled": 0.0002930184998280512, "effectiveness": 0.002125329985065319, "rate this is": 0.0009991933394075195, "follows": -0.00032938856516440314, "to different lines": 0.0011955560096688917, "this approximation introduces": 0.0011955560096688917, "addressed": 0.00018558823773443661, "with other threads": 0.0010869386243451886, "with the window": 0.0011955560096688917, "other to hide": 0.0013041355295566445, "reduced issue logic": 0.002608271059113289, "it implements": 0.0008381580285946043, "them is": 0.00046832260169377333, "decoupling the": 0.0009596133098576085, "of them": 0.0007247942932879228, "back": 0.0001412641210739284, "stage in": 0.0006158297128639705, "l2 memory": 0.0037212886680212712, "and figure": 0.00047210065393433863, "accelerate": 0.0005537897991784646, "either the stores": 0.0013041355295566445, "processors commonly known": 0.0013041355295566445, "per cycle 4": 0.0013041355295566445, "integer execution": 0.004273233832694966, "scheme reported": 0.0012404295560070903, "in the multithreaded": 0.0013041355295566445, "per": -2.5410834301482618e-05, "architectures could": 0.0012404295560070903, "may seem rather": 0.0011955560096688917, "b that when": 0.0013041355295566445, "executes in": 0.0007482579447489478, "epic": 0.0016107023376975562, "decoupled superscalar": 0.0012404295560070903, "threads thus decoupling": 0.0013041355295566445, "are almost completely": 0.0013041355295566445, "than the": 7.63587296610516e-05, "delays which": 0.0009144577512718645, "fed": 0.0008899368823419746, "stalls of a": 0.0013041355295566445, "in case of": 0.0010997636826905798, "using run time": 0.0011320253488558256, "that prevent individual": 0.0013041355295566445, "to deliver 16": 0.0013041355295566445, "techniques in this": 0.0008508803638512747, "synergistic effect of": 0.0013041355295566445, "in the near": 0.0007172854228805946, "assume all the": 0.0013041355295566445, "context requirements": 0.0024808591120141807, "their best": 0.0008507471431899546, "impact is greater": 0.0013041355295566445, "graduation": 0.0009594630886131097, "dispatched to the": 0.0009782454257061845, "extensions": 0.00016837140143521976, "may be candidates": 0.0011955560096688917, "contribution of decoupling": 0.0013041355295566445, "and it reveals": 0.0011955560096688917, "consequently": 0.00013698468128378247, "both units share": 0.0013041355295566445, "and compete for": 0.0011955560096688917, "dispatch stages including": 0.0013041355295566445, "when either": 0.0006687859751816229, "mechanism the architecture": 0.0013041355295566445, "is little probability": 0.0013041355295566445, "disordered completion": 0.0012404295560070903, "dependences can force": 0.0013041355295566445, "hand the ap": 0.0013041355295566445, "issuing 4 3": 0.0013041355295566445, "6 less": 0.0012404295560070903, "6 65 ipc": 0.002608271059113289, "percent b introduction": 0.0011955560096688917, "remove lod events": 0.0013041355295566445, "enabled to": 0.0009354213803174095, "an instruction of": 0.0010869386243451886, "operands from": 0.001919226619715217, "that although there": 0.0010519581420331493, "perturbation it": 0.0012404295560070903, "forward in the": 0.0010869386243451886, "forward": 0.0001780904246358555, "fetch up": 0.0012404295560070903, "or variations of": 0.0013041355295566445, "order issue": 0.0017919195815213264, "read and": 0.0005169665759017513, "in figure": 0.0011082782748194247, "ipc to 6": 0.0013041355295566445, "it is then": 0.0006504836064802605, "issue and": 0.0013920739364846177, "potential when implemented": 0.0013041355295566445, "achieves its": 0.0007959283148397349, "multithreading provides some": 0.0013041355295566445, "reduced by 17": 0.0013041355295566445, "the bounding limit": 0.0013041355295566445, "scheme reported in": 0.0013041355295566445, "that the external": 0.0009782454257061845, "they are": 0.00019734030696493435, "the hidden": 0.000677366170160215, "and significant miss": 0.0013041355295566445, "built by concatenating": 0.0013041355295566445, "mode which are": 0.0013041355295566445, "for the same": 0.00045027076365203235, "single": -0.000888105453999869, "the good decoupling": 0.0013041355295566445, "hybrid architecture 4": 0.0013041355295566445, "of the ap": 0.0009782454257061845, "threads reduces": 0.0012404295560070903, "a cost effective": 0.0008423758459399276, "a study of": 0.0012258824811044345, "degraded by a": 0.0013041355295566445, "its major negative": 0.0013041355295566445, "becomes": -0.00023312025979633605, "parallelism to hide": 0.0013041355295566445, "to make": 0.0001654205534284363, "proposal": 0.0004131273214801594, "approach that emerging": 0.0013041355295566445, "the external l2": 0.005216542118226578, "mentioned above by": 0.0011320253488558256, "101 tomcatv": 0.001131848109878394, "and prefetch": 0.0016763160571892086, "little probability": 0.001131848109878394, "b fpppp su2cor": 0.0013041355295566445, "13571 l2": 0.0012404295560070903, "large 4": 0.0009354213803174095, "stage decodes and": 0.0013041355295566445, "superscalar microprocessor tr": 0.0011320253488558256, "scheduled superscalar": 0.0010232098435906777, "order similar to": 0.0013041355295566445, "architectural51525": 0.0011316709263921886, "performance to alleviate": 0.0013041355295566445, "data sets since": 0.0011955560096688917, "standard performance": 0.000988215877431175, "many more loads": 0.0013041355295566445, "influence the": 0.0005518235925738122, "implies": -1.8170346157287727e-05, "and priorities among": 0.0013041355295566445, "the l1 lockup": 0.0013041355295566445, "fp95 are usually": 0.0013041355295566445, "into two": 0.00026500637546700176, "we implemented": 0.0005220107162986385, "latency is high": 0.0011955560096688917, "saturation while the": 0.0013041355295566445, "execute decoupling since": 0.0013041355295566445, "subsequent miss": 0.0012404295560070903, "extremely low": 0.0008264980830926347, "far as": 0.0009706558381667773, "independent of": 0.00023390089640085425, "ep stalls": 0.0024808591120141807, "first column": 0.0005559551320763958, "significantly less complex": 0.0011955560096688917, "loads when a": 0.0011955560096688917, "the simulations assume": 0.0013041355295566445, "ilp processing": 0.001131848109878394, "helps": 0.00028436039538271484, "aggressively extracts": 0.0012404295560070903, "su2cor to summarize": 0.0013041355295566445, "contribution of each": 0.0008795444875769765, "4 consecutive instructions": 0.0013041355295566445, "cache with": 0.0006419108724906397, "also used in": 0.0007461028751013334, "particular benefit of": 0.0013041355295566445, "thread cannot issue": 0.0013041355295566445, "conversely scaling": 0.0012404295560070903, "hiding high": 0.0012404295560070903, "putting": 0.0003709718877012357, "a powerful": 0.0010209351576605354, "fetched from": 0.0007552748633928414, "to 8 functional": 0.0013041355295566445, "decoupled design of": 0.0013041355295566445, "16 and 32": 0.0009782454257061845, "issue width": 0.0026878793722819897, "7 29 27": 0.0013041355295566445, "etc figure": 0.0010232098435906777, "higher the negative": 0.0013041355295566445, "in this way": 0.00041818657498991714, "architecture we have": 0.0010519581420331493, "or to the": 0.000668890702080336, "figure 8 b": 0.0014746494769176204, "system in this": 0.0006928788631097357, "figure 8 a": 0.0012863897551698862, "detected during memory": 0.0013041355295566445, "section 5 2": 0.0006033686236702846, "replicated": 0.0004113133554231169, "processing unit ap": 0.0013041355295566445, "4 ports the": 0.0013041355295566445, "decoupling is very": 0.0013041355295566445, "designing the tfp": 0.0023911120193377835, "620 microprocessor lockup": 0.0013041355295566445, "latencies and": 0.0016312779561112954, "assisted": 0.0005168856481347034, "these figure 2": 0.0013041355295566445, "in systems": 0.0005881886013383744, "access": 0.0013224672350172983, "similar speculation": 0.0012404295560070903, "load imbalance between": 0.0011320253488558256, "microprocessor": 0.0032265298769826364, "authors of that": 0.0011955560096688917, "functional unit latency": 0.0010869386243451886, "performance is about": 0.0011955560096688917, "justification": 0.0004585609226903316, "3 t non": 0.0013041355295566445, "a perceived": 0.001131848109878394, "focused on": 0.0008489576260552179, "6 since": 0.0006528858582163334, "dynamically the": 0.0008794067790303072, "s figure": 0.0012028509497334352, "39": 0.000461251482558757, "38": 0.00026204357858463495, "the zs": 0.0012404295560070903, "33": 7.682822351607702e-05, "32": 0.0001366647251221152, "31": 6.557861560080006e-05, "30": -2.181520364910948e-05, "37": 0.0003802233116263213, "36": 0.0003255230966937752, "tailored to": 0.0006158297128639705, "34": 0.00010242100704692202, "microarchitecture": 0.0009364985776512618, "larger and the": 0.0011320253488558256, "are running and": 0.0011320253488558256, "parallelism the": 0.000735088600279925, "implement": 8.751510237059916e-05, "delays": 0.0005612414324484653, "considered in this": 0.0005874350043676874, "composed": 0.00022861652055003324, "of architectures": 0.0017288546157403714, "the ep is": 0.0013041355295566445, "third it is": 0.0013041355295566445, "issue on an": 0.0010869386243451886, "transistors to": 0.001131848109878394, "that multithreading": 0.0012404295560070903, "independent of the": 0.0003815305772630839, "close the load": 0.0013041355295566445, "evaluated identifying": 0.0012404295560070903, "their absolute performance": 0.0013041355295566445, "registers the": 0.001329323028856615, "ported 31": 0.0012404295560070903, "threads because it": 0.0013041355295566445, "because each integer": 0.0013041355295566445, "itself exhibits": 0.0012404295560070903, "or lockup": 0.0012404295560070903, "benchmarks fed": 0.0012404295560070903, "different approaches": 0.0006188698787303489, "average number": 0.00045398284217959745, "idle wait operand": 0.002608271059113289, "that is analyzed": 0.0011320253488558256, "other than": 0.0003523862937375934, "propose a": 0.0003625185190892606, "appropriate buffering structures": 0.0013041355295566445, "memory latencies by": 0.0013041355295566445, "swim mgrid": 0.0012404295560070903, "beyond up": 0.0012404295560070903, "on the decoupled": 0.0011955560096688917, "larger and": 0.0006818342955390528, "6 16 21": 0.0013041355295566445, "of performance the": 0.0009991933394075195, "ups are": 0.0012404295560070903, "basis for": 0.0007127506518041504, "lack both features": 0.0013041355295566445, "31 speed": 0.0012404295560070903, "instructions pending": 0.0012404295560070903, "while the": 0.0005534982073629122, "thread is slightly": 0.0013041355295566445, "first taken branch": 0.0013041355295566445, "obvious": 0.0002787976398181202, "wasted slots": 0.0012404295560070903, "algorithm for exploiting": 0.0011320253488558256, "fetch": 0.004364578755127969, "decoupled": 0.04311246024420199, "differ in": 0.0004996624900673057, "and to": 0.00030526353093008376, "38 23 2": 0.0013041355295566445, "framework the experiments": 0.0013041355295566445, "the dispatch stage": 0.0011320253488558256, "number of times": 0.0004982515742542831, "effectively": 0.00018369604692150906, "permutation thus totalling": 0.0013041355295566445, "a decentralized dynamic": 0.0011955560096688917, "performance with few": 0.0013041355295566445, "consequently in clock": 0.0013041355295566445, "need so": 0.0012404295560070903, "may require a": 0.000869400269792839, "represents the": 0.0002451431275468067, "performance the reduction": 0.0013041355295566445, "continue to": 0.0004610050069150525, "this metric": 0.0013920739364846177, "reveals the decoupled": 0.0013041355295566445, "threads also reduces": 0.0013041355295566445, "hardly hide memory": 0.0013041355295566445, "a single cycle": 0.0008343056950813626, "since the latency": 0.0011320253488558256, "prediction scheme": 0.0008794067790303072, "latency cycles 2060100140average": 0.0013041355295566445, "integer codes since": 0.0013041355295566445, "issue widths": 0.0032049253745212248, "4 t decoupled": 0.0013041355295566445, "4 ports": 0.0010683084581737416, "at taking": 0.000988215877431175, "misses and": 0.0019701490737097996, "a and": 0.00016217695225740432, "architecture considered": 0.0012404295560070903, "lines": 5.829046128996753e-05, "2 68": 0.000988215877431175, "if it is": 0.000327936100875105, "is a taken": 0.0013041355295566445, "and the data": 0.0012679212874915048, "up phase": 0.0009354213803174095, "factors that": 0.0012084128005141373, "access of": 0.0007288906339850341, "requirements this": 0.0008054772610937835, "ld": 0.0012375459973233368, "bounding limit of": 0.0013041355295566445, "ap until the": 0.0013041355295566445, "takes advantage of": 0.000699481032693759, "decoupled architecture aims": 0.0013041355295566445, "resorting": 0.0006453860135817666, "threads1030507090": 0.0022633418527843773, "to their extremely": 0.0013041355295566445, "of slippage": 0.0037212886680212712, "their largest": 0.0010683084581737416, "stores when l2": 0.0013041355295566445, "620 20": 0.0012404295560070903, "dec alphastation 600": 0.0013041355295566445, "greater": 0.00015827825656946137, "of issue slots": 0.002608271059113289, "closely related to": 0.0005308525025155073, "21 the networks": 0.0013041355295566445, "is written": 0.00044395138445922443, "commonly known": 0.0009144577512718645, "miss latency from": 0.0011955560096688917, "tomcat swim su2cor": 0.0013041355295566445, "13571 2": 0.0012404295560070903, "37 36 among": 0.0013041355295566445, "and recovery mechanisms": 0.0013041355295566445, "l2": 0.013324883423583117, "l1": 0.0022811043275427242, "and physical register": 0.0013041355295566445, "pipe a vlsi": 0.0013041355295566445, "39 while": 0.001131848109878394, "and bypass mechanisms": 0.0013041355295566445, "21164 microprocessor": 0.001131848109878394, "are integer or": 0.0013041355295566445, "cycle l2": 0.0037212886680212712, "typically a": 0.000628347041081578, "when decoupling is": 0.002608271059113289, "ep functional": 0.0024808591120141807, "previous result suggests": 0.0013041355295566445, "4 threads and": 0.0013041355295566445, "obtained by decoupling": 0.0013041355295566445, "multicluster architecture reducing": 0.0011320253488558256, "forwd l free": 0.002608271059113289, "loss of": 0.0013380704207707687, "not saturate": 0.001131848109878394, "bottleneck multithreading": 0.0012404295560070903, "needed to keep": 0.0009282642112570812, "architecture is closely": 0.0013041355295566445, "based on a": 0.0003326397635247999, "of the traditional": 0.0007461028751013334, "reg": 0.0022666791375247244, "decoupling number": 0.0012404295560070903, "and the potential": 0.0008508803638512747, "performance the previous": 0.0013041355295566445, "memory latency hiding": 0.0011320253488558256, "stalls due": 0.0009144577512718645, "becomes the slightly": 0.0013041355295566445, "approaches": 1.3166486829893607e-05, "less instructions": 0.001131848109878394, "those with both": 0.0011955560096688917, "both units": 0.004961718224028361, "ep store": 0.0012404295560070903, "wait operand from": 0.0117372197660098, "it is hardly": 0.0010519581420331493, "issue complexity for": 0.0013041355295566445, "with reduced amounts": 0.0013041355295566445, "the reduced": 0.0005104675788302677, "effectiveness of decoupled": 0.0013041355295566445, "simultaneous multithreading maximizing": 0.0011320253488558256, "and increasing": 0.0006606400039417734, "is not enabled": 0.0010869386243451886, "there are more": 0.0006480173435294904, "length and it": 0.0013041355295566445, "with their": 0.00041874683280327275, "one in": 0.0003312045184465067, "each line that": 0.0013041355295566445, "those instructions involved": 0.0013041355295566445, "reaches": 0.0002423434390309314, "have also measured": 0.0010519581420331493, "improvements": 0.0002134942525156349, "146 wave5": 0.0010683084581737416, "smt is a": 0.0011955560096688917, "reached": 0.00017624472868351494, "known as out": 0.0013041355295566445, "utilization of several": 0.0013041355295566445, "execute computer": 0.0024808591120141807, "where it is": 0.0005320558591097482, "processor in this": 0.0009146009485395237, "baseline decoupled": 0.0012404295560070903, "a cost it": 0.0013041355295566445, "leftmost graph": 0.001131848109878394, "decoupled architecture hides": 0.0013041355295566445, "is detected during": 0.0010869386243451886, "bypassed to the": 0.0013041355295566445, "which is": 0.000127349808804239, "a store load": 0.0013041355295566445, "code partitioning as": 0.0013041355295566445, "model presented in": 0.0009020289183042664, "influence on the": 0.0007652595935481153, "performance loss is": 0.0013041355295566445, "are obvious substantial": 0.0013041355295566445, "results are": 0.00021352767888991323, "complexity the rest": 0.0013041355295566445, "i cache": 0.002335199209552065, "of threads1030507090 of": 0.002608271059113289, "hardware context reduction": 0.0013041355295566445, "architecture has a": 0.0011955560096688917, "called loss": 0.001131848109878394, "analized the synergy": 0.0013041355295566445, "mechanism simultaneous": 0.0012404295560070903, "which provides": 0.0005477923461518976, "4 cycles ep": 0.0013041355295566445, "the stores are": 0.0013041355295566445, "fewer threads are": 0.0013041355295566445, "average perceived fp": 0.0013041355295566445, "ld hazards are": 0.0013041355295566445, "from issuing": 0.0010683084581737416, "processor microarchitecture": 0.0010232098435906777, "issue slots when": 0.0013041355295566445, "between register": 0.0020464196871813555, "on chip caches": 0.0009991933394075195, "both techniques especially": 0.0013041355295566445, "fp95": 0.003069149000162958, "due to integer": 0.0013041355295566445, "curves": 0.0005188322297501562, "to achieve similar": 0.0010519581420331493, "balanced workloads": 0.001131848109878394, "study state": 0.0012404295560070903, "have": 0, "hardware data prefetching": 0.0011320253488558256, "codes since one": 0.0013041355295566445, "partitioning of integer": 0.0013041355295566445, "available in": 0.0003885046671786491, "bandwidth requirements": 0.0007626155834569682, "floating point instructions": 0.0010519581420331493, "with very": 0.0005580601468303181, "experiences performance": 0.0012404295560070903, "fourth multithreading": 0.0012404295560070903, "for decoupled architectures": 0.002608271059113289, "point resources": 0.002136616916347483, "to alleviate": 0.0006419108724906397, "misses see operands": 0.0013041355295566445, "4 11 37": 0.0013041355295566445, "significantly less than": 0.0008193047970919855, "chip area e": 0.0013041355295566445, "simple scheme which": 0.0011320253488558256, "forwarding is not": 0.0011955560096688917, "preliminary": 0.0002018586369600849, "buffering structures so": 0.0013041355295566445, "of their transistors": 0.0013041355295566445, "79 for the": 0.0013041355295566445, "average perceived latency": 0.0013041355295566445, "low less than": 0.0010869386243451886, "graphs": 0.00012834102441058995, "the ap": 0.02228599281551258, "of two": 0.00013077337120260358, "architecture is based": 0.0010233700706253773, "progressively putting greater": 0.0013041355295566445, "raises the performance": 0.0011955560096688917, "of a subsequent": 0.0013041355295566445, "to 2 32": 0.0013041355295566445, "at the": 8.738468619439058e-05, "and this": 0.0005539743204879585, "consequently in": 0.0007959283148397349, "supported": -2.5922786942492348e-05, "has not": 0.000321968823062865, "issue model": 0.001131848109878394, "a limitation study": 0.002608271059113289, "multithreading to performance": 0.0013041355295566445, "21164": 0.0014122916426164212, "reduction and": 0.0005856648487040122, "multiple conditional branches": 0.0011955560096688917, "renaming which": 0.001131848109878394, "exploiting idle floating": 0.0023911120193377835, "section 4 describes": 0.0006581167045324534, "processors will": 0.0007626155834569682, "and to prefetch": 0.0013041355295566445, "to 4 consecutive": 0.0013041355295566445, "spec fp95": 0.003395544329635182, "an important result": 0.0009432269954527143, "threads in": 0.0014577812679700682, "to the latency": 0.0009991933394075195, "4 contexts": 0.0012404295560070903, "the maf of": 0.0013041355295566445, "cannot be reached": 0.0009991933394075195, "on average there": 0.0009991933394075195, "threads is": 0.0008794067790303072, "serious performance degradation": 0.0011955560096688917, "to a multithreaded": 0.0013041355295566445, "perceived miss latency": 0.002608271059113289, "produces a 2": 0.0011955560096688917, "forwd": 0.0045266837055687546, "and produces": 0.0011614615985420021, "tolerance and multithreading": 0.0013041355295566445, "for our": 0.0004565631986364139, "these data": 0.0005856648487040122, "bandwidth is a": 0.0011320253488558256, "instruction level": 0.0006219679363332972, "cycles": 0.00653176040835292, "reported to be": 0.0010233700706253773, "and memory latencies": 0.0011955560096688917, "caches": 0.0007628222499693342, "to synchronize": 0.001329323028856615, "of empty": 0.0007959283148397349, "we": -0.025208319856827307, "providing justification": 0.0012404295560070903, "units compiling and": 0.0013041355295566445, "view of each": 0.0011955560096688917, "architecture with simultaneous": 0.002608271059113289, "exploited": 0.0002697681765236234, "measured separately": 0.0010683084581737416, "data fetched": 0.000988215877431175, "bandwidths2060100 number": 0.0012404295560070903, "discussed in": 0.0002145792403900677, "the cache after": 0.0010869386243451886, "its decoupled": 0.0012404295560070903, "or lod 2": 0.0013041355295566445, "100m instructions of": 0.0013041355295566445, "boundary": 0.00017198063379275357, "even faster": 0.000778399736517355, "like store load": 0.0013041355295566445, "implemented dynamic register": 0.0013041355295566445, "and functional units": 0.0010233700706253773, "number will grow": 0.0013041355295566445, "unit latency by": 0.0013041355295566445, "cache performance": 0.001225690547100817, "deliver": 0.000379883729446161, "hardware resources": 0.0007482579447489478, "basic decoupled architecture": 0.0013041355295566445, "future out of": 0.0013041355295566445, "of a decoupled": 0.004782224038675567, "access decoupling the": 0.0013041355295566445, "resorting to other": 0.0013041355295566445, "both high": 0.0008959597907606632, "prefetching schemes the": 0.0011955560096688917, "to the cache": 0.0014746494769176204, "threads the non": 0.002608271059113289, "taking": 3.876558724522628e-05, "multithreading also": 0.001131848109878394, "hand decoupling": 0.0012404295560070903, "multithreading since": 0.0012404295560070903, "of decoupling or": 0.0013041355295566445, "conditional branch prediction": 0.0010519581420331493, "otherwise": -0.00010091110514484736, "suggest that most": 0.0013041355295566445, "to determine the": 0.00034448971289042054, "instruction reg files": 0.0013041355295566445, "interface consists": 0.000988215877431175, "techniques most of": 0.0011955560096688917, "atom tool 32": 0.0013041355295566445, "throughput the ep": 0.0013041355295566445, "instructions are dispatched": 0.0010519581420331493, "both paradigms a": 0.0013041355295566445, "for the issue": 0.0013041355295566445, "problems of": 0.00040780289740547667, "average bus utilization": 0.0013041355295566445, "free caches": 0.0010683084581737416, "enabled however": 0.001131848109878394, "evaluated identifying the": 0.0013041355295566445, "issue mechanisms the": 0.0013041355295566445, "with greater": 0.0007415372551110844, "the instruction data": 0.0013041355295566445, "unit ep": 0.0012404295560070903, "labelled wait": 0.0037212886680212712, "that show": 0.0006687859751816229, "to synchronize is": 0.0013041355295566445, "cycles the decoupled": 0.0013041355295566445, "zs 1": 0.0012404295560070903, "multithreading maximizing": 0.0010683084581737416, "high processor throughput": 0.0013041355295566445, "to a decoupled": 0.0011955560096688917, "and code": 0.0005559551320763958, "processing unit can": 0.0013041355295566445, "critical for high": 0.0013041355295566445, "splits": 0.0004682492888256309, "on super scalar": 0.0011955560096688917, "claims of the": 0.0013041355295566445, "but it has": 0.0007652595935481153, "architecture it is": 0.0009432269954527143, "issue and execute": 0.0011955560096688917, "4 11": 0.0005381217256001849, "extracts": 0.0005041302631152295, "sized with a": 0.0013041355295566445, "impressive 2 3": 0.0013041355295566445, "units to synchronize": 0.0013041355295566445, "a loss of": 0.0008266275065318913, "cycle only two": 0.0013041355295566445, "almost": 0.00015019646822957519, "bus utilization for": 0.0011955560096688917, "decoupled number of": 0.0013041355295566445, "future increases in": 0.002608271059113289, "a component": 0.000540011492537935, "speed and issue": 0.0013041355295566445, "misses thus increasing": 0.0013041355295566445, "order architectures": 0.0012404295560070903, "forwarded to": 0.0006606400039417734, "length and": 0.000946757171919709, "the next section": 0.0003192172364375937, "that may expose": 0.0013041355295566445, "features an": 0.0009596133098576085, "to hide the": 0.0016686113901627252, "assisted partitioning": 0.0012404295560070903, "memory latency is": 0.001998386678815039, "the dispatch": 0.0008794067790303072, "but the": 0.0001636473195046793, "the potential of": 0.0006661289277831774, "starved for": 0.0010232098435906777, "of a fast": 0.0008423758459399276, "threads to": 0.0015918566296794698, "other hand decoupling": 0.0013041355295566445, "memory latency in": 0.0010233700706253773, "slippage may involve": 0.0013041355295566445, "studies on decoupled": 0.0013041355295566445, "providing less": 0.0012404295560070903, "boundary on their": 0.0013041355295566445, "threads from issuing": 0.0013041355295566445, "is capable of": 0.0006295335835826548, "and dispatch stages": 0.0011955560096688917, "far above": 0.0012404295560070903, "reference manual": 0.0006491441198892728, "sets": -0.00020182221028969472, "consist of a": 0.0006834587242878347, "usually one": 0.0008794067790303072, "stores": 0.0010650591525216849, "3 c the": 0.0009782454257061845, "or when the": 0.0007461028751013334, "have been proposed": 0.0004258445638790563, "restricted ability of": 0.0013041355295566445, "achieves an impressive": 0.0013041355295566445, "contexts and": 0.0007229244277319147, "processors exploiting choice": 0.0011955560096688917, "conclusions in": 0.0009519264053082037, "our conclusions we": 0.0013041355295566445, "operands": 0.0017375709843444965, "a bottleneck": 0.0013920739364846177, "access to the": 0.0005357187268151198, "that show the": 0.0009432269954527143, "microprocessor design": 0.0009144577512718645, "latencies keep growing": 0.0013041355295566445, "a data": 0.00032480969376585684, "the architectural parameters": 0.0010869386243451886, "64 integer": 0.0010683084581737416, "optimizations": 0.00029499093481505937, "improvement on the": 0.0009146009485395237, "hardware complexity reduction": 0.0013041355295566445, "2 bit": 0.0006911617068074382, "to the i": 0.0007172854228805946, "is relative to": 0.0010519581420331493, "progressively interest as": 0.0013041355295566445, "23 2": 0.0007552748633928414, "like": -0.0005529762978618172, "the threads in": 0.0010869386243451886, "make an": 0.0006251261794967279, "ratio is low": 0.0010869386243451886, "frequencies we found": 0.0013041355295566445, "impact we have": 0.0013041355295566445, "fp95 benchmarks": 0.0012404295560070903, "miss latencies": 0.002964647632293525, "issued in the": 0.0010519581420331493, "36 each processing": 0.0013041355295566445, "scaling much": 0.0012404295560070903, "higher memory latencies": 0.0011955560096688917, "mulithreading": 0.0011316709263921886, "particular combination": 0.0009354213803174095, "this anticipation": 0.0012404295560070903, "are dispatched to": 0.0010519581420331493, "tolerance of multithreading": 0.0011955560096688917, "matching loads": 0.0012404295560070903, "few threads reduces": 0.0013041355295566445, "study shows that": 0.0009432269954527143, "system performance": 0.000571285616180762, "21 the": 0.0005559551320763958, "a brief": 0.0004264309875752813, "executes in a": 0.0009782454257061845, "regain": 0.0008053511688487781, "even higher the": 0.0013041355295566445, "in addition some": 0.0009597635781491616, "each capable": 0.0010683084581737416, "specific role that": 0.0013041355295566445, "the ep highly": 0.0013041355295566445, "section each thread": 0.0013041355295566445, "1 8": 0.00045283946047885537, "considered in": 0.00034088865863495297, "although": -0.0011598816798386836, "requirements we": 0.0007010651818104263, "the motivation for": 0.000631732013490823, "simpler": 0.00011158062564258476, "about": -0.0006468037927468171, "600 5": 0.0012404295560070903, "summarize performance": 0.0012404295560070903, "deliver 16": 0.0012404295560070903, "introduces": 0.00019263303564662768, "configurations having": 0.0024808591120141807, "3 latency": 0.0010232098435906777, "where the instruction": 0.0011955560096688917, "different contexts can": 0.0011955560096688917, "order similar": 0.0012404295560070903, "to the instruction": 0.000869400269792839, "experimental evaluation the": 0.0010869386243451886, "it runs asynchronously": 0.0013041355295566445, "the remaining stalls": 0.0013041355295566445, "decoupling provides the": 0.0013041355295566445, "processors devote a": 0.0013041355295566445, "developed both": 0.001131848109878394, "functional": 0.0024077288730985497, "non decoupled configuration": 0.0013041355295566445, "work figure": 0.0009354213803174095, "ep highly depends": 0.0013041355295566445, "increase in the": 0.0010340950580283387, "the memory system": 0.0023975187699230988, "cache 17 modelled": 0.0013041355295566445, "loss if": 0.0010683084581737416, "effective technique for": 0.0008343056950813626, "reduces the memory": 0.0010519581420331493, "the corresponding relative": 0.0013041355295566445, "having few": 0.0012404295560070903, "loss is": 0.0007229244277319147, "speculation and": 0.0008381580285946043, "1 scheme of": 0.0013041355295566445, "architectures have been": 0.0009782454257061845, "memory latency the": 0.0011320253488558256, "cycles loss su2cor": 0.0013041355295566445, "bus": 0.007365333831843222, "context reduction and": 0.0013041355295566445, "but": -0.007180620184831705, "take 10": 0.001131848109878394, "determine the appropriate": 0.0009282642112570812, "running and performance": 0.0013041355295566445, "grow even faster": 0.0013041355295566445, "decoupled processor executes": 0.0013041355295566445, "filling issue": 0.0012404295560070903, "performance as the": 0.0008193047970919855, "and reveals the": 0.0011955560096688917, "variations": 0.00022861652055003324, "the threads": 0.0014965158894978956, "important result since": 0.0013041355295566445, "specific role": 0.0010232098435906777, "memory and": 0.0008814617178891258, "key factor however": 0.0013041355295566445, "of that": 0.0002620013894821932, "a novel processor": 0.0011955560096688917, "centralized out of": 0.0013041355295566445, "potential bottlenecks": 0.0012404295560070903, "fourth multithreading provides": 0.0013041355295566445, "decoupled access execute": 0.009128948706896511, "off chip bus": 0.0013041355295566445, "an assessment": 0.0008644273078701857, "executed on": 0.0005559551320763958, "been carried out": 0.0007813122920388032, "48": 0.00019919156764152673, "corporation": 0.0004343927460861241, "the dec compiler": 0.0011955560096688917, "detail": 7.875760451973706e-05, "40": 0.00018191292499663092, "41": 0.00017077296323932047, "all the threads": 0.002264050697711651, "cycles 8": 0.001131848109878394, "form of": 0.00019072450905243345, "brief description of": 0.0006865377525274533, "contention delays": 0.001131848109878394, "threads moreover": 0.001131848109878394, "similar to those": 0.0005238082866377467, "performance several": 0.000988215877431175, "load is": 0.0012439358726665944, "has a strong": 0.0008508803638512747, "fpppp or": 0.0012404295560070903, "proposal is": 0.0008794067790303072, "of greater issue": 0.0013041355295566445, "slightly longer when": 0.0013041355295566445, "hiding a": 0.001131848109878394, "dispatch stages": 0.001131848109878394, "the maf": 0.0012404295560070903, "1 cycle": 0.004303038713495046, "augmented": 0.00030828162627270176, "limited": 0.0001594181337760153, "architectures can regain": 0.0013041355295566445, "units to allow": 0.0013041355295566445, "becomes the bounding": 0.0013041355295566445, "loads ahead of": 0.0013041355295566445, "external l2 cache": 0.0013041355295566445, "other more complex": 0.0010519581420331493, "compete for each": 0.0013041355295566445, "issue execute and": 0.0011955560096688917, "wave5 and su2cor": 0.0013041355295566445, "almost achieves": 0.001131848109878394, "benchmarks with": 0.0008054772610937835, "architectures could find": 0.0013041355295566445, "by all the": 0.0007028869980789446, "the addresses held": 0.0013041355295566445, "these stalls are": 0.0013041355295566445, "complex scheduling mechanisms": 0.0013041355295566445, "variations of it": 0.0013041355295566445, "penalty due": 0.0008959597907606632, "is increased from": 0.0009597635781491616, "of all those": 0.0009597635781491616, "by waiting operands": 0.0013041355295566445, "varying the": 0.0005458127883179685, "clock speed we": 0.0013041355295566445, "an elementary processor": 0.002608271059113289, "overlapped causes but": 0.0013041355295566445, "notice that i": 0.0011320253488558256, "4 4 latency": 0.0013041355295566445, "results suggest": 0.0006099145148032114, "one in the": 0.0006362203314104732, "every": -0.0001780904246358555, "these stalls in": 0.0013041355295566445, "scheduling techniques": 0.0006960369682423088, "2 describes": 0.0005831793038120339, "complexity e g": 0.0011955560096688917, "reorder buffer a": 0.0013041355295566445, "miss latency is": 0.0031558744260994477, "by exploiting thread": 0.002608271059113289, "the appropriate buffering": 0.0013041355295566445, "varying l2": 0.0012404295560070903, "analyzed in": 0.0010725062149629983, "have quite high": 0.0013041355295566445, "miss ratio": 0.0022878467503709044, "study of decoupled": 0.0023911120193377835, "memory and functional": 0.0013041355295566445, "start up": 0.0007288906339850341, "we compared": 0.0005477923461518976, "and its synergy": 0.0013041355295566445, "higher degree with": 0.0013041355295566445, "codes since": 0.0009596133098576085, "direct": 5.1779815092376176e-05, "the problems": 0.000377674907236617, "at the processor": 0.0009782454257061845, "tolerance of the": 0.001919527156298323, "of the ep": 0.004528101395423302, "exploited by": 0.0006454870603977338, "figure 4 scheme": 0.0013041355295566445, "and functional unit": 0.0009991933394075195, "hide": 0.003426701412735011, "is increased the": 0.0007929931932651771, "amounts of parallelism": 0.0010233700706253773, "schemes that address": 0.0013041355295566445, "98 to 2": 0.0013041355295566445, "supplies": 0.0005010861183753183, "1 central": 0.0012404295560070903, "any specific compiler": 0.0011955560096688917, "the latency of": 0.0006834587242878347, "section it is": 0.0008266275065318913, "a fragment starting": 0.0013041355295566445, "execute ahead of": 0.0013041355295566445, "and register map": 0.0013041355295566445, "cycles an": 0.0009596133098576085, "needs 6 threads": 0.0013041355295566445, "256 cycles we": 0.0013041355295566445, "with less": 0.0005783182203570743, "architectures the powerpc": 0.0013041355295566445, "cycles as": 0.000778399736517355, "path": 0.00011353330816903117, "to identify": 0.00031585550540746174, "processor throughput": 0.003395544329635182, "the multithreaded": 0.005757679859145651, "average memory access": 0.0009991933394075195, "tocycle latency": 0.0012404295560070903, "pews a decentralized": 0.0011955560096688917, "store addresses are": 0.0010869386243451886, "may be removed": 0.0009432269954527143, "104 hydro2d": 0.0010683084581737416, "thus decoupling": 0.0012404295560070903, "assisted partitioning schemes": 0.0013041355295566445, "of view": 0.0003543704994270807, "with a powerful": 0.0010519581420331493, "8 16": 0.0006491441198892728, "drops of": 0.001131848109878394, "study another": 0.0010232098435906777, "each other to": 0.001759088975153953, "latency hiding effect": 0.0013041355295566445, "scheduling on the": 0.0009782454257061845, "this anticipation or": 0.0013041355295566445, "1 architecture overview": 0.0011955560096688917, "basic decoupled": 0.0012404295560070903, "would": -0.0009540226937195406, "than 6": 0.001540623430664827, "each cycle and": 0.0011320253488558256, "load miss latencies": 0.0011320253488558256, "this purpose": 0.0004494534549291071, "addition multithreading also": 0.0013041355295566445, "90 7 negligible": 0.0013041355295566445, "the multithreading mechanism": 0.0013041355295566445, "to quantify its": 0.0011320253488558256, "reg files reg": 0.0013041355295566445, "assessment": 0.00045163279155852076, "to reach a": 0.0006961459624434115, "include dynamic": 0.0010683084581737416, "important result": 0.0007703117153324135, "cache in addition": 0.0011320253488558256, "processors and memories": 0.0011320253488558256, "threads figure": 0.0010232098435906777, "hit in": 0.0008054772610937835, "256 cycles but": 0.0013041355295566445, "increases in clock": 0.0013041355295566445, "bandwidths figure 8": 0.0013041355295566445, "cycle time": 0.0020455028866171584, "excellent": 0.000719415095254035, "multithreaded decoupled": 0.018606443340106357, "about 23": 0.0009596133098576085, "b external l2": 0.0013041355295566445, "needed to achieve": 0.0008423758459399276, "g": -0.0007007347581272018, "skipping": 0.0006772601328762199, "empy i": 0.0012404295560070903, "microprocessor compiling": 0.0012404295560070903, "the concurrent": 0.0006384119999852388, "to the rr": 0.0011955560096688917, "utilization for several": 0.0013041355295566445, "argued that": 0.0006042064002570686, "super scalar": 0.0009354213803174095, "current compiling": 0.0012404295560070903, "is not especially": 0.0011320253488558256, "to 4 contexts": 0.0013041355295566445, "has not the": 0.0011955560096688917, "issue instructions": 0.00197643175486235, "loads when": 0.0009354213803174095, "see operands": 0.0012404295560070903, "scheduling": 0.0019458465772542318, "times": -0.00011622921839737739, "2 right labelled": 0.0013041355295566445, "of data": 0.0002491446728024123, "require a higher": 0.0010519581420331493, "in multithreading architectures": 0.0013041355295566445, "architecture hides efficiently": 0.0013041355295566445, "bandwidth becomes a": 0.0013041355295566445, "architecture 26 27": 0.0013041355295566445, "badly": 0.0005579727861310647, "description": -1.3612565697485805e-06, "statically or": 0.000988215877431175, "miss produces": 0.0012404295560070903, "a general": 0.00023428007243798637, "schedule integer": 0.0012404295560070903, "demanding": 0.0005537897991784646, "the effectiveness": 0.0008103344267938798, "quadratically": 0.0006069404737676433, "a different cause": 0.0011955560096688917, "to the first": 0.0004982515742542831, "parallel": -3.1413696847550264e-05, "them are": 0.0004825997793810213, "addition processors": 0.0010683084581737416, "problem could be": 0.0008598689302616166, "widths and memory": 0.0013041355295566445, "complexity": -0.00038765587245226293, "will grow even": 0.0013041355295566445, "since different": 0.0007959283148397349, "reduction it places": 0.0013041355295566445, "run time schemes": 0.0013041355295566445, "width moreover higher": 0.0013041355295566445, "on the issue": 0.0009020289183042664, "executed": 0.00012514743882429064, "decoupled superscalar design": 0.0013041355295566445, "and 4 at": 0.0011955560096688917, "programs being": 0.001131848109878394, "over": -0.0006449666423991027, "block length and": 0.0011955560096688917, "simultaneously active threads": 0.0013041355295566445, "executes": 0.0005484515136550895, "badly however": 0.0012404295560070903, "latency exceptions are": 0.0013041355295566445, "paper performs dynamic": 0.0013041355295566445, "concatenating": 0.0005497096804682248, "expresses the": 0.0006128452735504086, "wasted throughput is": 0.0013041355295566445, "the bus becomes": 0.0011955560096688917, "figure 7 b": 0.001501360498892176, "that either the": 0.0009020289183042664, "than 1 5": 0.0009782454257061845, "exhibits": 0.0003202331100038468, "threads notice that": 0.0013041355295566445, "on the chip": 0.0010519581420331493, "32 bytes cycle": 0.0013041355295566445, "regain progressively interest": 0.0013041355295566445, "latency tolerance provided": 0.0013041355295566445, "to further describe": 0.0013041355295566445, "the issue": 0.002079740077200187, "modelled similarly": 0.001131848109878394, "t non": 0.0030696295307720335, "extracts the instruction": 0.0013041355295566445, "be reached due": 0.0013041355295566445, "load miss the": 0.0013041355295566445, "tolerance improvements": 0.0012404295560070903, "scaling at": 0.0024808591120141807, "different cause": 0.001131848109878394, "them fully": 0.0012404295560070903, "the compiler we": 0.0010233700706253773, "cycle we show": 0.0011320253488558256, "ld hazards": 0.0012404295560070903, "processing unit ep": 0.0013041355295566445, "different configurations have": 0.0013041355295566445, "especially in": 0.0005497957474293128, "memory latency of": 0.0021039162840662986, "decoupling significantly": 0.0012404295560070903, "filling": 0.0005271283390711449, "each": -0.022860996953558366, "or to": 0.00030106789272437996, "scheduling that": 0.0008507471431899546, "with the": 1.0211103172091277e-05, "is related": 0.00042351066035513547, "individual thread for": 0.0013041355295566445, "ratios one of": 0.0013041355295566445, "against all": 0.000778399736517355, "is busy during": 0.0013041355295566445, "processors have a": 0.0009782454257061845, "arguments for": 0.0007229244277319147, "each context": 0.0009144577512718645, "capable of": 0.0004254522347344415, "256 cycles the": 0.002608271059113289, "offset we": 0.0010232098435906777, "increasing in the": 0.0009991933394075195, "memories has kept": 0.0013041355295566445, "the zs 1": 0.0013041355295566445, "they have": 0.0006230431135941445, "3 5": 0.00027471946192027046, "1 26": 0.000717173118915841, "increased the combined": 0.0013041355295566445, "combination of decoupling": 0.0013041355295566445, "is beyond": 0.0005759405018926745, "put aside": 0.001131848109878394, "implements a write": 0.0013041355295566445, "does not": 2.273086109981179e-05, "on performance loss": 0.0013041355295566445, "an instruction": 0.0005645406556234696, "the first taken": 0.0013041355295566445, "architecture without": 0.0010683084581737416, "may expose": 0.0012404295560070903, "since its decoupled": 0.0013041355295566445, "apsi tomcat": 0.0012404295560070903, "quantify its latency": 0.0013041355295566445, "with multithreading": 0.001131848109878394, "carried out before": 0.0010869386243451886, "architectural parameters": 0.000988215877431175, "increase ilp with": 0.0013041355295566445, "or lockup free": 0.0013041355295566445, "processors trace": 0.0009354213803174095, "by cycle": 0.0008644273078701857, "chosen to steer": 0.0013041355295566445, "to synchronize the": 0.0009146009485395237, "achieves the maximum": 0.002173877248690377, "primary": 0.00037117647546887323, "a strong": 0.00045057486750303374, "14 but": 0.0008381580285946043, "history table with": 0.0010869386243451886, "been proposed": 0.00031367709953059557, "tolerance of": 0.0026751439007264917, "that determine": 0.0006864302626648375, "program analysis": 0.0006251261794967279, "all those": 0.0006014254748667176, "hardware instead": 0.001131848109878394, "architecture with": 0.0018753785384901835, "scheduled thread": 0.001131848109878394, "achieve maximum": 0.0009596133098576085, "paradigms simultaneous": 0.0012404295560070903, "degradation of the": 0.0008795444875769765, "with their largest": 0.0013041355295566445, "do not saturate": 0.0013041355295566445, "8 instructions per": 0.0011955560096688917, "precisely the": 0.00045057486750303374, "percentage": 0.00022861652055003324, "load misses since": 0.0013041355295566445, "separate physical register": 0.0011320253488558256, "of the global": 0.0006273645319423931, "266 with the": 0.0013041355295566445, "its impact": 0.0007959283148397349, "that this": 0.00021602883336747724, "tool": 0.00011415723067232511, "quite high": 0.000778399736517355, "quantitative evaluation of": 0.0009597635781491616, "ep to be": 0.0013041355295566445, "mechanism that": 0.001181503570290468, "store addres s": 0.002608271059113289, "kept": 0.00048625830618551254, "and software 3": 0.0013041355295566445, "bus utilization": 0.003741685521269638, "efficiently tomcatv": 0.0012404295560070903, "are executed on": 0.0008795444875769765, "decoupling makes them": 0.0013041355295566445, "of stall": 0.0010683084581737416, "until the store": 0.0011955560096688917, "slots in the": 0.0018565284225141624, "than 23": 0.0012404295560070903, "traces but balanced": 0.0013041355295566445, "graduate loads are": 0.0013041355295566445, "it also": 0.000613504629192582, "this data": 0.00047991433082524964, "in our model": 0.0006109812516632489, "superscalar decoupled": 0.0012404295560070903, "off chip l2": 0.0013041355295566445, "tailored to a": 0.0010519581420331493, "throughput of": 0.0006384119999852388, "between a store": 0.0013041355295566445, "a write": 0.0006014254748667176, "the performance to": 0.0010233700706253773, "processor next": 0.001131848109878394, "in the previous": 0.0009157032109370376, "of stalls are": 0.0013041355295566445, "of this paper": 0.00024637512099274654, "less than in": 0.0009282642112570812, "for the nondecoupled": 0.0013041355295566445, "benchmark suite 33": 0.0013041355295566445, "section also provides": 0.0011320253488558256, "scheduling capability most": 0.0013041355295566445, "respect to": 0.00042255098293823373, "approach is": 0.00041666293722932344, "oriented": 0.00016837140143521976, "that experience the": 0.0011955560096688917, "their analysis suggest": 0.0013041355295566445, "just by 1": 0.0013041355295566445, "degenerated": 0.0008263687001741793, "model all the": 0.0010869386243451886, "transistor": 0.0006527836531665186, "precise by": 0.0010232098435906777, "consists of two": 0.00047954589024795327, "complex scheduling": 0.001131848109878394, "general mechanism": 0.0008507471431899546, "little memory": 0.0009354213803174095, "become sometimes": 0.0012404295560070903, "3 a perceived": 0.0013041355295566445, "of individual": 0.0004494534549291071, "instructions for": 0.000628347041081578, "traces corresponding": 0.0010683084581737416, "chip 2 ported": 0.0013041355295566445, "misc a multiple": 0.0011955560096688917, "memory disambiguation": 0.0008644273078701857, "cause for each": 0.0013041355295566445, "proposed other alternative": 0.0013041355295566445, "a wide": 0.0003335815731191936, "but effective technique": 0.0013041355295566445, "ratio due": 0.0010232098435906777, "decoupled behavior of": 0.0013041355295566445, "has a": 0.000374581370849424, "throughput of the": 0.0008266275065318913, "into the appropriate": 0.0009282642112570812, "and bus utilization": 0.0011320253488558256, "dispatch stage while": 0.0013041355295566445, "to 256": 0.0014830745102221688, "system since": 0.0006646615144283076, "miss stalls regarding": 0.0013041355295566445, "the future": 0.0007479086843903048, "instruction data types": 0.0013041355295566445, "functional units are": 0.0009146009485395237, "fourth bar": 0.0012404295560070903, "cycle by cycle": 0.0009282642112570812, "ilp because": 0.001131848109878394, "higher when": 0.0010683084581737416, "has been reported": 0.0008598689302616166, "enable the ap": 0.0013041355295566445, "their analysis": 0.0014965158894978956, "demands on": 0.0016312779561112954, "ep stalls caused": 0.002608271059113289, "for clock speed": 0.0013041355295566445, "to memory latency": 0.0023911120193377835, "latency this": 0.0008644273078701857, "data is forwarded": 0.0011320253488558256, "studies 22": 0.0012404295560070903, "alternative for": 0.0007959283148397349, "cache and a": 0.0007991729233076996, "therefore in addition": 0.0010519581420331493, "is enabled however": 0.0011955560096688917, "threads moreover notice": 0.0013041355295566445, "in our base": 0.0011320253488558256, "a ipc for": 0.0013041355295566445, "thus decoupling significantly": 0.0013041355295566445, "streams are executed": 0.0013041355295566445, "cycles 2060100140average": 0.0012404295560070903, "hardware data": 0.0010232098435906777, "is fetched": 0.0007869220451269916, "time several": 0.0008507471431899546, "saturated 90 7": 0.0013041355295566445, "the ep registers": 0.0013041355295566445, "each other": 0.0007847259453615872, "second bars the": 0.0013041355295566445, "code partitioning": 0.002263696219756788, "in addition processors": 0.0011320253488558256, "low when decoupling": 0.0013041355295566445, "clock cycle reducing": 0.0013041355295566445, "also helps to": 0.0010869386243451886, "slippage between them": 0.0013041355295566445, "10 we propose": 0.0013041355295566445, "utilized our study": 0.0013041355295566445, "single cycle": 0.000711621620711951, "penalty as": 0.0010232098435906777, "cost or": 0.0008054772610937835, "to it": 0.0007060908679894867, "adding decoupling": 0.0012404295560070903, "memory latency since": 0.0011955560096688917, "approach": -0.0009154165161308581, "cannot issue": 0.0012404295560070903, "adding": 0.00010534509599912739, "highly depends": 0.0012404295560070903, "however": -0.00316277003442687, "among them from": 0.0013041355295566445, "a system": 0.00024120740578831274, "other useful work": 0.003396076046567477, "level of": 0.0002742686918137398, "architectures to": 0.002479494249277904, "window this is": 0.0011955560096688917, "comes from decoupling": 0.0013041355295566445, "frequencies we": 0.0009354213803174095, "largest available": 0.0012404295560070903, "simulator the": 0.0007288906339850341, "latency by overlapping": 0.0013041355295566445, "with just 3": 0.0013041355295566445, "with just 4": 0.0013041355295566445, "cycles loss relative": 0.0013041355295566445, "instr or idle": 0.0013041355295566445, "the ep": 0.029673085464129653, "it because of": 0.0011955560096688917, "integer execution a": 0.0013041355295566445, "is lower than": 0.0007099242926403199, "dec alphastation": 0.001131848109878394, "than into": 0.001131848109878394, "almost negligible": 0.0009596133098576085, "global performance and": 0.0013041355295566445, "and they": 0.00036321343368022783, "may become a": 0.0010233700706253773, "providing the": 0.0005344051542474291, "except for": 0.00030311712510922213, "algorithm for": 0.00014195597924846973, "mgrid applu turb3d": 0.005216542118226578, "can extract": 0.000735088600279925, "program decouples": 0.0012404295560070903, "a reduced": 0.0011566364407141485, "becomes the": 0.001061538775971201, "been": -0.002887058818294305, "1 5": 0.00032140540634709007, "sustain the same": 0.0011955560096688917, "sources of wasted": 0.002608271059113289, "expected": 4.359120580816016e-05, "is detected": 0.0005104675788302677, "more pending": 0.001131848109878394, "windows to": 0.0008644273078701857, "and achieve a": 0.0009991933394075195, "cycle l2 latency": 0.003912406588669933, "breakdown for": 0.001919226619715217, "threaded decoupled": 0.0012404295560070903, "are dispatched": 0.0008794067790303072, "doing useful": 0.0010232098435906777, "7 39 38": 0.0013041355295566445, "in clock": 0.0017288546157403714, "an obvious": 0.0005362531074814992, "a 2": 0.00046856014487597274, "the main": 0.0005935173980213827, "the register if": 0.0011955560096688917, "been chosen": 0.0006384119999852388, "these graphs": 0.0006491441198892728, "34 or variations": 0.0013041355295566445, "on tomasulo": 0.0012404295560070903, "how decoupling reduces": 0.0013041355295566445, "the basis for": 0.0005653651551656784, "the speeds of": 0.0010519581420331493, "contexts simultaneously active": 0.0013041355295566445, "factor however the": 0.0010869386243451886, "tables and": 0.000677366170160215, "hiding potential": 0.0024808591120141807, "complexity reduction it": 0.0013041355295566445, "their impact on": 0.0008193047970919855, "processing memory": 0.0012404295560070903, "5 summary and": 0.0009020289183042664, "of fp": 0.0026382203370909217, "component that": 0.000711621620711951, "provide more throughput": 0.0013041355295566445, "on an": 0.00021954311692750776, "strategies a": 0.0008794067790303072, "while decoupling": 0.0012404295560070903, "the gap between": 0.0006210259120159792, "bit saturating counter": 0.0009597635781491616, "the negative": 0.0004881002003767862, "processor architecture with": 0.0023911120193377835, "different contexts": 0.0008381580285946043, "having a": 0.0004034310629467862, "the average memory": 0.0009991933394075195, "issue width and": 0.0011955560096688917, "of other independent": 0.0013041355295566445, "decoupled architectures a": 0.0013041355295566445, "suggest": 0.000354947904971628, "section also": 0.0007552748633928414, "provides some": 0.0007010651818104263, "measured the": 0.00106515479673644, "complex": 2.450802434435046e-05, "several": -0.0019788021617252794, "all the decoupled": 0.0013041355295566445, "multithreading recent studies": 0.0013041355295566445, "previous studies": 0.000677366170160215, "and a l2": 0.0013041355295566445, "numerical": 0.00012040280017812575, "4 5 hardware": 0.0013041355295566445, "a 2k entry": 0.0010869386243451886, "that the ep": 0.0011955560096688917, "cycle": 0.004745029345744398, "a high memory": 0.0011320253488558256, "clock cycle problem": 0.0013041355295566445, "with a 2": 0.000869400269792839, "effects of a": 0.0008598689302616166, "in a decoupled": 0.0011955560096688917, "ap the iq": 0.0013041355295566445, "also although to": 0.0011955560096688917, "5 threads": 0.0012404295560070903, "becomes critical": 0.0010683084581737416, "turb3d have": 0.0012404295560070903, "processors and": 0.0004461315873370603, "ipc loss": 0.0024808591120141807, "scheduling technique": 0.0007288906339850341, "proposed": -0.00031028120897639834, "dominant effect": 0.0012404295560070903, "amounts of thread": 0.0013041355295566445, "forwarding is": 0.0020464196871813555, "non decoupled architecture": 0.003912406588669933, "issue widths and": 0.002608271059113289, "cycle latency scenario": 0.0013041355295566445, "becomes saturated": 0.0010683084581737416, "all memory": 0.0007482579447489478, "33 for a": 0.0010519581420331493, "a while": 0.0005881886013383744, "cache are shared": 0.0013041355295566445, "ipc ratios": 0.0012404295560070903, "units called": 0.0009144577512718645, "a 4": 0.00039171856367261633, "turb3d and": 0.0012404295560070903, "cache after": 0.0008959597907606632, "obtained by": 0.0005306592412627576, "architecture for efficient": 0.0013041355295566445, "issue slots with": 0.0013041355295566445, "is a": 9.07643288605905e-06, "parallelism the major": 0.0013041355295566445, "128 bit wide": 0.0011955560096688917, "execute paradigm which": 0.0013041355295566445, "very effective": 0.0005986910771703297, "central processor high": 0.0013041355295566445, "renames": 0.0007867988575807913, "useful work stalls": 0.0013041355295566445, "instruction fetch": 0.002134864862135853, "these features make": 0.0010869386243451886, "specific": -3.5430209705726e-05, "a key": 0.0012562404984098182, "assume that": 9.418599746678531e-05, "may be argued": 0.0010519581420331493, "in clock speed": 0.0013041355295566445, "ep with": 0.002263696219756788, "to tolerate memory": 0.0011955560096688917, "latency when either": 0.0013041355295566445, "4 secondary per": 0.0013041355295566445, "previous section most": 0.0013041355295566445, "1000 m": 0.001131848109878394, "c the most": 0.0010869386243451886, "prediction strategies decoupled": 0.0013041355295566445, "the major sources": 0.0011955560096688917, "work for": 0.00039664693850781265, "by 17 from": 0.0013041355295566445, "superscalar processors may": 0.0013041355295566445, "issue width moreover": 0.0013041355295566445, "as it uses": 0.0010519581420331493, "32 ipc a": 0.0013041355295566445, "latency hiding efficiency": 0.0013041355295566445, "core": 0.0002796957055841434, "window size will": 0.0011955560096688917, "discussed in section": 0.0004126498365923806, "less extent those": 0.0013041355295566445, "an implementable": 0.0009144577512718645, "loads depends": 0.0012404295560070903, "this section it": 0.0008795444875769765, "is a powerful": 0.0008123059514313742, "effect third": 0.0012404295560070903, "limitation": 0.0006040854326866754, "mechanism reduces": 0.0010683084581737416, "architecture the first": 0.0013041355295566445, "configuration needs 6": 0.0013041355295566445, "study shows": 0.0008264980830926347, "m instructions for": 0.0013041355295566445, "plus": 0.00018056891562605418, "beyond this point": 0.0009991933394075195, "deliver 16 bytes": 0.0013041355295566445, "of a different": 0.0007991729233076996, "is shown in": 0.0003048880075769884, "for exploiting": 0.000717173118915841, "adding more": 0.0007415372551110844, "load misses": 0.0046771069015870475, "latency tolerance in": 0.0013041355295566445, "up and bypass": 0.0013041355295566445, "it has": 0.0002789457502581226, "contexts are": 0.0008959597907606632, "in this paper": 0.0007547411552786192, "column in": 0.0005831793038120339, "wave5 benchmark2060100 miss": 0.0013041355295566445, "independent instructions": 0.002964647632293525, "in hardware": 0.0005807307992710011, "renames up to": 0.0013041355295566445, "latency tolerance which": 0.0013041355295566445, "how close the": 0.0009282642112570812, "the instructions that": 0.0009146009485395237, "a graduation": 0.0012404295560070903, "serious boundary on": 0.0013041355295566445, "23 percent b": 0.0013041355295566445, "achieve a": 0.0004472319095382, "from an": 0.0002834638203373012, "bottlenecks": 0.0005666697843811811, "16 bytes": 0.0008507471431899546, "is more effective": 0.0008343056950813626, "latency and increase": 0.0011955560096688917, "computer architectures": 0.0015252311669139364, "both units to": 0.002608271059113289, "removed": 0.0004944077884339327, "performance is": 0.0024257824200209052, "see rightmost graph": 0.0013041355295566445, "the address": 0.0005254595320226646, "miss figure 6": 0.0013041355295566445, "cycle results are": 0.0013041355295566445, "analized": 0.0011316709263921886, "software 3 some": 0.0013041355295566445, "to other more": 0.0010233700706253773, "extremely low miss": 0.0011955560096688917, "is mainly focused": 0.0011955560096688917, "bytes per cycle": 0.0011955560096688917, "were carried": 0.0006960369682423088, "there are two": 0.00032949172475261627, "b maximum": 0.001131848109878394, "bus capable": 0.0012404295560070903, "several conclusions": 0.000988215877431175, "it can hold": 0.0011320253488558256, "common fetch and": 0.0013041355295566445, "simulations": 0.0004617040919985045, "performance and": 0.0015766650181950235, "pipe": 0.0005906593067818737, "10 we": 0.00046462523823192337, "that decoupled": 0.0012404295560070903, "presented in": 0.0001830966559005358, "different choice of": 0.0010233700706253773, "the most important": 0.0005105475142481867, "when": -0.012193437682188722, "the miss latency": 0.001998386678815039, "e a non": 0.0011955560096688917, "delay function": 0.0010232098435906777, "r10000 the bus": 0.0013041355295566445, "this paper": 0.00011860441462764139, "for the ds": 0.0013041355295566445, "percent of": 0.0005783182203570743, "bottleneck finally": 0.0012404295560070903, "of each stage": 0.0010519581420331493, "renaming stage are": 0.0013041355295566445, "key concept": 0.0008507471431899546, "to performance": 0.0006528858582163334, "increases processor": 0.0012404295560070903, "2 general purpose": 0.0013041355295566445, "latency of each": 0.0010869386243451886, "decoupling cannot": 0.0012404295560070903, "dependences between": 0.0015252311669139364, "execution of multiple": 0.0010519581420331493, "of issuing": 0.000988215877431175, "hits the": 0.0007869220451269916, "cycles for": 0.0012699742323309452, "slot breakdown": 0.0012404295560070903, "serious": 0.0007033486619733882, "8 16 and": 0.0009020289183042664, "speculatively beyond": 0.0012404295560070903, "alleviate this": 0.000778399736517355, "input data": 0.0005381217256001849, "varying": 0.000599567799237285, "the ep can": 0.0013041355295566445, "because these trends": 0.0013041355295566445, "microprocessor lockup free": 0.0013041355295566445, "perceived load miss": 0.005216542118226578, "is very slow": 0.0010519581420331493, "future a serious": 0.0013041355295566445, "used digital": 0.0012404295560070903, "ep are provided": 0.0013041355295566445, "miss produces a": 0.0013041355295566445, "architecture aims at": 0.0013041355295566445, "optimizations the trace": 0.0013041355295566445, "combines two paradigms": 0.0013041355295566445, "area e": 0.0010232098435906777, "ep the": 0.0030696295307720335, "tolerance provided by": 0.0013041355295566445, "advantage": 2.6332973659787213e-05, "latency may require": 0.0013041355295566445, "being tested": 0.0007482579447489478, "frequencies": 0.0007784839517908707, "penalized by": 0.000988215877431175, "just 100": 0.0012404295560070903, "associative cache and": 0.0018565284225141624, "per entry": 0.0009596133098576085, "average number of": 0.0005226624581050869, "traces but": 0.0010683084581737416, "best features": 0.000988215877431175, "longer bus": 0.0012404295560070903, "impressive": 0.0005906593067818737, "level": -0.0005993944616467727, "that when the": 0.0011079264757757694, "c contribution of": 0.0013041355295566445, "latency exceptions": 0.0012404295560070903, "within each processing": 0.0013041355295566445, "two paradigms simultaneous": 0.0013041355295566445, "m for": 0.0009149171611490664, "a multiple instruction": 0.0010869386243451886, "27 7": 0.0008507471431899546, "up from": 0.0014577812679700682, "or providing less": 0.0013041355295566445, "decoupling a": 0.0037212886680212712, "will be more": 0.0006928788631097357, "miss latency increases": 0.0011955560096688917, "parallelism by means": 0.0013041355295566445, "trend": 0.0004042337799173847, "ap is": 0.001919226619715217, "obvious hardware": 0.0012404295560070903, "evaluates the proposed": 0.0013041355295566445, "issue policy": 0.0012404295560070903, "the architecture other": 0.0013041355295566445, "deeper pipelines which": 0.0013041355295566445, "hiding memory latency": 0.0021039162840662986, "of the multithreaded": 0.0023911120193377835, "strongly on the": 0.001759088975153953, "suite 33 for": 0.0013041355295566445, "execute speculatively beyond": 0.0013041355295566445, "concept of issuing": 0.0013041355295566445, "architecture as shown": 0.0013041355295566445, "parallelism to remove": 0.0013041355295566445, "superscalar core are": 0.0013041355295566445, "role that": 0.0008156389780556477, "threads the trace": 0.0013041355295566445, "to 256 cycles": 0.002608271059113289, "of multithreading and": 0.0011955560096688917, "the main effect": 0.0011320253488558256, "a and figure": 0.0009782454257061845, "loss of performance": 0.0018864539909054286, "decoupled architectures": 0.0074425773360425425, "them to tolerate": 0.0011955560096688917, "exploit parallelism by": 0.0013041355295566445, "for building customized": 0.0009782454257061845, "or copied back": 0.0013041355295566445, "analysis tools standard": 0.0013041355295566445, "rather than their": 0.0009782454257061845, "in order to": 0.0005481216888870145, "curves comes from": 0.0013041355295566445, "for clock": 0.0008507471431899546, "branches as": 0.0009596133098576085, "are added the": 0.0010233700706253773, "programs are": 0.00048395842388575483, "amount of slippage": 0.003912406588669933, "not benefit": 0.0008959597907606632, "with multithreading recent": 0.0013041355295566445, "stages including branch": 0.0013041355295566445, "superscalar design": 0.0010683084581737416, "mips r10000 40": 0.0013041355295566445, "latency scenario and": 0.0013041355295566445, "may compromise the": 0.0011320253488558256, "the motivation": 0.0004937833698942792, "e g number": 0.0010233700706253773, "the nature": 0.0004483391674892234, "on an implementable": 0.0010869386243451886, "cache performance by": 0.0018565284225141624, "to on": 0.0007062563811675043, "memory": 0.003080151048920074, "not the same": 0.0006834587242878347, "this has": 0.0004060415363679458, "reorder": 0.0005418380748911717, "since preliminary": 0.0012404295560070903, "speed ups are": 0.0013041355295566445, "prevent individual": 0.0012404295560070903, "implement it the": 0.0013041355295566445, "result since": 0.0008054772610937835, "2060100140average perceived": 0.0012404295560070903, "further describe its": 0.0013041355295566445, "algorithm 34 or": 0.0013041355295566445, "itself exhibits little": 0.0013041355295566445, "instructions to squash": 0.0013041355295566445, "miss finally": 0.0012404295560070903, "the load is": 0.0018040578366085329, "does not include": 0.0006090445435969073, "parallelism required to": 0.0013041355295566445, "if both the": 0.0008795444875769765, "expose the ep": 0.0013041355295566445, "and dispatch": 0.001919226619715217, "fpppp wave5 benchmark2060100": 0.0013041355295566445, "5 it can": 0.0009020289183042664, "for a dec": 0.0013041355295566445, "thus the compiler": 0.0011320253488558256, "8 functional": 0.0010683084581737416, "addition to the": 0.0009221543937257878, "issue scheme reported": 0.0013041355295566445, "time through partitioning": 0.0011320253488558256, "that cross the": 0.0010233700706253773, "stream": 0.0018370870013576703, "called ap and": 0.0013041355295566445, "a centralized": 0.0006646615144283076, "direct mapped": 0.001958657574649, "featured configuration": 0.0012404295560070903, "about 5000": 0.0012404295560070903, "of the in": 0.0017197378605232332, "the functional units": 0.001638609594183971, "conversely": 0.00029698183858576727, "are shown in": 0.0003769838951314792, "processor throughput but": 0.0013041355295566445, "requirements": 0.00022759704808274578, "l2 bus utilization": 0.0013041355295566445, "this purpose we": 0.0006865377525274533, "that allow": 0.0005153182121251134, "although this": 0.00042447881302760894, "1": 0, "configurations but it": 0.0013041355295566445, "fourth": 0.0006596007205750932, "decoupling behavior of": 0.0013041355295566445, "to the": 0.0, "overall ipc": 0.0012404295560070903, "hazards are almost": 0.0013041355295566445, "huge": 0.0004186812807004544, "configurations is greater": 0.0013041355295566445, "used in": 0.000127911490835253, "the total": 0.0001589650315005657, "length and although": 0.0013041355295566445, "close the": 0.0006491441198892728, "branches": 0.0006427101848274465, "configurations notice that": 0.0013041355295566445, "but this is": 0.0006090445435969073, "growing their": 0.0012404295560070903, "summarize decoupling and": 0.0013041355295566445, "miss penalty": 0.0007869220451269916, "free l free": 0.002608271059113289, "system in": 0.00033179612812421326, "to the full": 0.0007461028751013334, "g the": 0.000247535967736989, "performance we implemented": 0.0013041355295566445, "threads and issue": 0.0013041355295566445, "mainly": 0.0002198669068583644, "performance 13571": 0.0012404295560070903, "files are": 0.0007229244277319147, "cache 17": 0.001131848109878394, "because these": 0.0005831793038120339, "a full featured": 0.0013041355295566445, "latencies lower than": 0.0013041355295566445, "ap to": 0.0024808591120141807, "apsi fpppp wave5": 0.0013041355295566445, "architectures and": 0.000571285616180762, "mechanisms as": 0.0008959597907606632, "key concept of": 0.0011320253488558256, "allelism misc a": 0.0013041355295566445, "unit latency": 0.0009596133098576085, "a non": 0.0006586293507825232, "latency tolerance corresponds": 0.0013041355295566445, "allowed to": 0.0003510747114763421, "that the major": 0.002264050697711651, "and although": 0.0007869220451269916, "load misses see": 0.0013041355295566445, "lack of": 0.0003688660365204962, "as this": 0.0004598148223254603, "units do": 0.0010683084581737416, "a high": 0.0008419939573698442, "number of threads": 0.0054121735098255986, "than in a": 0.0009432269954527143, "important remark": 0.0010683084581737416, "a small": 0.0005278972138791437, "4 context multithreaded": 0.0013041355295566445, "fpppp wave5": 0.001131848109878394, "execute": 0.002839583239773024, "a decoupled multithreaded": 0.0013041355295566445, "until the": 0.0005576364463669547, "multiple arithmetic": 0.0010683084581737416, "ipc ratios one": 0.0013041355295566445, "synchronize": 0.0009677653266619649, "decoupling independently": 0.0012404295560070903, "for multithreading": 0.0010683084581737416, "integer loads ahead": 0.0013041355295566445, "the compiler": 0.001868325449484131, "miss st ld": 0.0013041355295566445, "ratio due to": 0.0010869386243451886, "threads evaluation of": 0.0013041355295566445, "branch instructions also": 0.0013041355295566445, "load queue to": 0.0013041355295566445, "use of": 9.667245626300902e-05, "transistors to on": 0.0013041355295566445, "stores when": 0.0010683084581737416, "standard hp": 0.0012404295560070903, "100m": 0.0009594630886131097, "factors": 0.0002609683838888385, "16 21": 0.0007482579447489478, "saturate due": 0.0012404295560070903, "branches as the": 0.0013041355295566445, "statically": 0.00038924197589543534, "l1 data": 0.0007959283148397349, "are shown": 0.0002431672193450019, "level of performance": 0.0008343056950813626, "memory pressure which": 0.0013041355295566445, "first characterized": 0.0012404295560070903, "i count schemes": 0.0013041355295566445, "dispatched": 0.0012500566400894177, "architecture for": 0.0004304005912822681, "ratios hydro2d": 0.0012404295560070903, "identify the instructions": 0.0013041355295566445, "for each of": 0.00038000270336706495, "that for": 0.00011443361649331336, "and or providing": 0.0013041355295566445, "to other": 0.00029159669402197816, "wasted slots in": 0.0013041355295566445, "become a key": 0.0011955560096688917, "exclusively on": 0.0007959283148397349, "which are": 0.00010775948813406505, "stalls regarding": 0.0012404295560070903, "the addresses": 0.0007062563811675043, "the previous result": 0.000890386214221099, "occur between": 0.0007010651818104263, "make an efficient": 0.0011955560096688917, "1000": 0.00027877457599763145, "experiments similar": 0.0010683084581737416, "decouples badly however": 0.0013041355295566445, "fetched": 0.0009903134144526626, "two units we": 0.0013041355295566445, "time several prefetching": 0.0013041355295566445, "7 39": 0.000988215877431175, "instruction window size": 0.0009782454257061845, "can pass this": 0.0011955560096688917, "6 b shows": 0.0009782454257061845, "have been": 0.00017489876313777012, "loss with respect": 0.0011320253488558256, "longer latency": 0.0009596133098576085, "throughput therefore in": 0.0013041355295566445, "negative impact will": 0.0013041355295566445, "utilization is 89": 0.0013041355295566445, "issue slot four": 0.0013041355295566445, "other dependent instructions": 0.0013041355295566445, "increasing number of": 0.0007929931932651771, "a component that": 0.0010869386243451886, "is especially oriented": 0.0013041355295566445, "delays which becomes": 0.0013041355295566445, "threads in summary": 0.0013041355295566445, "hold up to": 0.0010869386243451886, "paper the ap": 0.0013041355295566445, "since we": 0.00023810431741794964, "is used": 0.0001069955249992533, "are true data": 0.0013041355295566445, "experiments are also": 0.0011955560096688917, "required to reach": 0.0010233700706253773, "not enabled": 0.0009144577512718645, "simulator modelled": 0.0012404295560070903, "3 latency hiding": 0.0013041355295566445, "typical single threaded": 0.0013041355295566445, "a fast 128": 0.0013041355295566445, "tools standard": 0.0012404295560070903, "memory performance the": 0.0011955560096688917, "worst case": 0.00030518661369677584, "also characterized by": 0.0013041355295566445, "varying from": 0.0008644273078701857, "any duplication": 0.001131848109878394, "the corresponding": 0.00011495109030891818, "where bandwidth might": 0.0013041355295566445, "units and the": 0.0018292018970790475, "degraded due": 0.0010683084581737416, "require": -0.00010596221973828506, "modelled": 0.0009903134144526626, "threads significantly less": 0.0013041355295566445, "r": 0, "windows to find": 0.0013041355295566445, "multithreaded": 0.011888369907098177, "the fetch stage": 0.0009597635781491616, "compares the": 0.00047991433082524964, "instruction windows": 0.002136616916347483, "and": 0, "putting greater demands": 0.0013041355295566445, "can regain": 0.001131848109878394, "latencies by": 0.0010232098435906777, "latency tolerance of": 0.003396076046567477, "point resources for": 0.0023911120193377835, "memory latencies on": 0.0013041355295566445, "next there": 0.0010232098435906777, "matching loads or": 0.0013041355295566445, "trace driven simulator": 0.0010233700706253773, "or slippage": 0.0012404295560070903, "cost it may": 0.0013041355295566445, "major bottleneck is": 0.0013041355295566445, "wave5 are": 0.0012404295560070903, "ep store addresses": 0.0013041355295566445, "efficiently the": 0.0007229244277319147, "pending store": 0.0012404295560070903, "parallelism and to": 0.0010233700706253773, "was generated": 0.0006316331044547355, "major bottleneck in": 0.0013041355295566445, "technique that increases": 0.0011955560096688917, "40 or": 0.0008507471431899546, "on the program": 0.000869400269792839, "the hardware": 0.001963672594914138, "multiple": -0.0005920719840816351, "also provides the": 0.0009432269954527143, "performance both in": 0.0011320253488558256, "miss latency and": 0.002264050697711651, "scheduling techniques most": 0.0013041355295566445, "performance of": 0.00038467833910327964, "immediately bypassed to": 0.0013041355295566445, "finally we summarize": 0.0009782454257061845, "free caches this": 0.0013041355295566445, "27 had": 0.0012404295560070903, "bar in the": 0.0010519581420331493, "initial discarded offset": 0.0013041355295566445, "scheme mostly benefits": 0.0013041355295566445, "cache in": 0.0006567163579032665, "since hiding a": 0.0013041355295566445, "that allow them": 0.0013041355295566445, "2 except that": 0.0009597635781491616, "slightly longer": 0.0010232098435906777, "minimize off": 0.0012404295560070903, "the ep as": 0.0013041355295566445, "that this metric": 0.0011955560096688917, "of 256 cycles": 0.003912406588669933, "5 2": 0.0001872037108732784, "structural hazard when": 0.0011955560096688917, "that increases quadratically": 0.0013041355295566445, "mutual benefits of": 0.0013041355295566445, "on decoupled machines": 0.0013041355295566445, "cache is": 0.0036422130074473514, "slope": 0.0004633375492059999, "drastically": 0.00048117646971571743, "latency cycles 1357ipc": 0.0013041355295566445, "26 7 29": 0.0013041355295566445, "memory latency and": 0.0010869386243451886, "to t independent": 0.0013041355295566445, "high bandwidth": 0.0006606400039417734, "latencies on the": 0.0013041355295566445, "studies on": 0.0005856648487040122, "to deliver": 0.0005831793038120339, "data both": 0.0008507471431899546, "both features": 0.001131848109878394, "state": -8.360715183629586e-05, "partitioning critical components": 0.0013041355295566445, "hardware resources we": 0.0013041355295566445, "explicitly": 6.205624179527966e-05, "register the fetch": 0.0013041355295566445, "assume an": 0.0006349871161654726, "simple but": 0.0006251261794967279, "a physical": 0.0005580601468303181, "decoupled multithreaded architecture": 0.005216542118226578, "bounding limit": 0.0012404295560070903, "perceived miss": 0.0037212886680212712, "the speeds": 0.0009354213803174095, "21264": 0.0007287765308801522, "study reveals that": 0.0010869386243451886, "threads are running": 0.002264050697711651, "threads has": 0.0010683084581737416, "reveal": 0.0003845039744771932, "regarding": 0.0002511317419109208, "from decoupling": 0.0024808591120141807, "the graph it": 0.0009432269954527143, "latency stores": 0.0012404295560070903, "an obvious influence": 0.0013041355295566445, "strategies decoupled": 0.0012404295560070903, "architecture exploiting idle": 0.002608271059113289, "and low issue": 0.0013041355295566445, "paper": -0.003274364069179898, "scheme which is": 0.0008508803638512747, "mapped": 0.0006639135889048239, "their clock speeds": 0.0013041355295566445, "reveals": 0.0010281146769288896, "benchmark after": 0.0010683084581737416, "decade and it": 0.0013041355295566445, "access execute": 0.01131848109878394, "hidden efficiently": 0.0012404295560070903, "the instruction type": 0.0011955560096688917, "that of integer": 0.0011955560096688917, "be penalized": 0.0010232098435906777, "lines each": 0.0008507471431899546, "higher penalty as": 0.0013041355295566445, "larger combined working": 0.0013041355295566445, "stream is": 0.0006864302626648375, "run the 10": 0.0013041355295566445, "subsequent": 0.0002696114313710316, "rather than": 0.00037186778602931136, "chip area": 0.0016763160571892086, "the decoupling model": 0.0013041355295566445, "interest as": 0.0008644273078701857, "is enabled to": 0.0011320253488558256, "cache miss penalty": 0.0010519581420331493, "is low fpppp": 0.0013041355295566445, "cache as shown": 0.0011955560096688917, "that lack both": 0.0013041355295566445, "secondary per": 0.0012404295560070903, "of our multithreaded": 0.0013041355295566445, "threads has a": 0.0011955560096688917, "improves the processor": 0.0013041355295566445, "relies exclusively": 0.001131848109878394, "loss relative": 0.0037212886680212712, "the appropriate initial": 0.0010869386243451886, "reduces the number": 0.0012067372473405693, "delay function of": 0.0011955560096688917, "within each": 0.0004472319095382, "files one": 0.0009596133098576085, "loads figure 3": 0.002608271059113289, "threads the ap": 0.0013041355295566445, "and control dependences": 0.0009991933394075195, "become a": 0.001054421741032245, "to cycles the": 0.0013041355295566445, "dynamic scheduling that": 0.0013041355295566445, "for most": 0.00039090983363629297, "2 ported 31": 0.0013041355295566445, "functional units and": 0.00257960679078485, "found that": 0.0006805385912794659, "choice instruction": 0.0010232098435906777, "64": 0.0006592103845785769, "ap execution": 0.0012404295560070903, "a fast": 0.0003845641755065462, "68": 0.00031254757073795683, "ap or": 0.0024808591120141807, "architecture with 12": 0.0013041355295566445, "configurations mentioned above": 0.0011955560096688917, "ability to hide": 0.0011955560096688917, "table 13 28": 0.0013041355295566445, "decoupling mechanism the": 0.0013041355295566445, "enough amounts": 0.0012404295560070903, "computers the zs": 0.0013041355295566445, "bandwidths2060100": 0.0011316709263921886, "in each": 0.0001495083010561357, "techniques complement": 0.0024808591120141807, "load forwarding": 0.005341542290868707, "some other conclusions": 0.0013041355295566445, "to grow": 0.0006419108724906397, "are the": 7.013017912643532e-05, "hardly": 0.001521690174446596, "clearly illustrated": 0.0012404295560070903, "dec alpha isa": 0.0011955560096688917, "many that would": 0.0013041355295566445, "efficient use of": 0.0008598689302616166, "performs dynamic": 0.0010683084581737416, "turb3d apsi tomcat": 0.0013041355295566445, "s algorithm": 0.0004622033903301626, "the scalability": 0.000628347041081578, "can be issued": 0.0009432269954527143, "forward in": 0.0008644273078701857, "case": -0.0035754500530090667, "disabled preventing": 0.0012404295560070903, "is analyzed": 0.0005960016423626616, "processors decoupled": 0.0012404295560070903, "for three different": 0.0008423758459399276, "machines have": 0.0007482579447489478, "but they": 0.00040085743725726383, "offset we compared": 0.0013041355295566445, "decoupling model": 0.0012404295560070903, "not the": 0.00021422825358027436, "doing useful work": 0.0011955560096688917, "a fp": 0.0010683084581737416, "until this data": 0.0013041355295566445, "latencies without resorting": 0.0013041355295566445, "fp load miss": 0.002608271059113289, "execution performance": 0.0008794067790303072, "fetch of": 0.0010232098435906777, "cache size none": 0.0013041355295566445, "of order design": 0.0013041355295566445, "for l2 latencies": 0.0013041355295566445, "fu because": 0.0012404295560070903, "the effective": 0.0010688103084948582, "same trend in": 0.0013041355295566445, "apsi l2": 0.0012404295560070903, "it from": 0.0005289806862200837, "synergy with multithreading": 0.0013041355295566445, "4 describes and": 0.0011955560096688917, "addition some other": 0.0013041355295566445, "and 32 bytes": 0.0013041355295566445, "tolerance in": 0.0006818342955390528, "e g": 0.00022216888008813992, "grow in the": 0.0011955560096688917, "are two separate": 0.0011320253488558256, "events": 0.0004214215597939733, "this is the": 0.0002990852747890805, "the bus": 0.00135473234032043, "fpppp su2cor turb3d": 0.0013041355295566445, "provide them with": 0.0011320253488558256, "where bandwidth": 0.001131848109878394, "by multithreading since": 0.0013041355295566445, "decoupled t non": 0.0013041355295566445, "provided with": 0.0018850411232447341, "of these figure": 0.0011955560096688917, "driven": 0.00018749267240330942, "e a": 0.00029208480339553566, "to enable": 0.00046957280437274617, "relies": 0.0002680096787720729, "threaded": 0.0005306862994777755, "it runs": 0.0006646615144283076, "minimize": 0.00011726886540283132, "instruction parallelism": 0.001131848109878394, "configurations but": 0.0010683084581737416, "may be used": 0.0004895800203359242, "the iq": 0.0012404295560070903, "the in": 0.0009625036131341798, "required memory bandwidth": 0.0011955560096688917, "without": -0.00122472466757178, "components": -5.445541027773253e-06, "bytes cycle number": 0.0013041355295566445, "with some": 0.000618776636050102, "model": -0.00079942373231638, "in addition": 0.0008269595336445462, "improvement on": 0.000735088600279925, "simulator the binary": 0.0013041355295566445, "while the main": 0.0010519581420331493, "instruction scheduling": 0.0013636685910781057, "issuing from": 0.003395544329635182, "speeds of": 0.0008156389780556477, "during memory disambiguation": 0.0013041355295566445, "present and": 0.000590751785145234, "subsystem store": 0.0024808591120141807, "overlapped": 0.0005168856481347034, "rate this": 0.0007062563811675043, "7 negligible additional": 0.0013041355295566445, "slots proportionally to": 0.0013041355295566445, "bandwidth might": 0.0012404295560070903, "also a key": 0.0011955560096688917, "a shows": 0.0005011645724411356, "issue slots where": 0.0013041355295566445, "chip par allelism": 0.0013041355295566445, "32 bytes": 0.000778399736517355, "follow different partitioning": 0.0013041355295566445, "unit but this": 0.0013041355295566445, "synchronize the so": 0.0013041355295566445, "scheduled": 0.0012588565386228959, "6 threads and": 0.0013041355295566445, "2 ported": 0.0012404295560070903, "has kept increasing": 0.0013041355295566445, "architecture without any": 0.0013041355295566445, "cycles of": 0.0005881886013383744, "tr a simulation": 0.0013041355295566445, "scheduler": 0.0003845039744771932, "fraction of their": 0.0010519581420331493, "in the": 0.0, "units and produces": 0.0013041355295566445, "an assessment of": 0.0009597635781491616, "pending line": 0.0012404295560070903, "reduces": 0.0005755116020415504, "of such": 0.00018561729491898876, "all of": 0.00017382813944938607, "issue wake": 0.0012404295560070903, "although linearly": 0.0012404295560070903, "different approaches to": 0.0008266275065318913, "reduced": -3.176681286402499e-05, "a dependence": 0.0006567163579032665, "differ in whether": 0.0013041355295566445, "reported in 37": 0.0011955560096688917, "simulator": 0.0009573518809754883, "integer registers the": 0.0013041355295566445, "and bandwidth requirements": 0.0010869386243451886, "the average improvement": 0.0010519581420331493, "effective peak performance": 0.0013041355295566445, "out to": 0.0003688660365204962, "processors alpha 21164": 0.0013041355295566445, "cycle since decoupling": 0.0013041355295566445, "addressed with": 0.0009596133098576085, "percent for": 0.0009144577512718645, "multithreading section": 0.0012404295560070903, "important remark is": 0.0011955560096688917, "provided": -0.0002842945106607108, "decoupled architectures exploiting": 0.0013041355295566445, "ported": 0.0005236442890527004, "degradation of": 0.0006911617068074382, "compiler assisted": 0.0009354213803174095, "provides": -0.0004975153936562438, "table 13": 0.0008054772610937835, "1 to cycles": 0.0013041355295566445, "bandwidth requirements this": 0.0011955560096688917, "fp95 benchmark": 0.0012404295560070903, "all non decoupled": 0.0013041355295566445, "size will": 0.000778399736517355, "the external bus": 0.0023911120193377835, "in order issue": 0.0023911120193377835, "one of the": 0.000746812732700583, "for efficient access": 0.0011320253488558256, "on": 0, "this point to": 0.0009282642112570812, "used digital f77": 0.0013041355295566445, "of": 0, "window length and": 0.0011955560096688917, "early scalar": 0.0012404295560070903, "discussed": -4.014857214614442e-05, "path that": 0.0005538765049556963, "decoupled architecture the": 0.002608271059113289, "available otherwise": 0.001131848109878394, "dec compiler": 0.001131848109878394, "and that": 0.00012147156668311552, "a set of": 0.00019639226855238203, "or": -0.022633418527843775, "reduces the performance": 0.0011955560096688917, "whose latencies are": 0.0013041355295566445, "the degradation of": 0.0009991933394075195, "incorporate techniques like": 0.0013041355295566445, "with a high": 0.000699481032693759, "unit such a": 0.0013041355295566445, "combination obtains its": 0.0013041355295566445, "the data": 0.0005606572205126306, "determine": -0.00017699242612713223, "multithreading and": 0.0030696295307720335, "conclude that decoupling": 0.0013041355295566445, "effective for": 0.0005881886013383744, "units the": 0.0012982882397785456, "6 65": 0.001870842760634819, "the average perceived": 0.002608271059113289, "of committed instructions": 0.0013041355295566445, "there": -0.004420739584700495, "hazards": 0.0006772601328762199, "of threads2060100": 0.0012404295560070903, "the tolerance": 0.000735088600279925, "files map": 0.0012404295560070903, "hiding efficiency the": 0.0013041355295566445, "requirements this improvement": 0.0013041355295566445, "of contexts": 0.0007288906339850341, "times an instruction": 0.0010519581420331493, "novel processor microarchitecture": 0.0013041355295566445, "reg file map": 0.0013041355295566445, "of memory latencies": 0.0011955560096688917, "that aggressively": 0.001131848109878394, "it needs": 0.0005601922488502669, "include dynamic scheduling": 0.0013041355295566445, "greater than a": 0.0008423758459399276, "b maximum performance": 0.0013041355295566445, "which avoids any": 0.0013041355295566445, "partitioning of": 0.0005254595320226646, "this latter": 0.0011614615985420021, "longer": 0.00016362384505439015, "in the critical": 0.0007991729233076996, "there is little": 0.0006834587242878347, "speed up": 0.0009545403863075502, "slippage of": 0.0012404295560070903, "par allelism": 0.0010683084581737416, "counter per": 0.0012404295560070903, "3 a except": 0.0013041355295566445, "increased from 1": 0.0011320253488558256, "latency and": 0.0017421923978130033, "ap functional": 0.0012404295560070903, "drawn from these": 0.0011955560096688917, "lower hardware cost": 0.0013041355295566445, "as this will": 0.0013041355295566445, "starting at": 0.0005203124847647478, "are those with": 0.001998386678815039, "address processing": 0.001131848109878394, "although programs like": 0.0013041355295566445, "partitioning for the": 0.0009991933394075195, "because each": 0.0005272108705161225, "of several": 0.0006982476591189876, "is data": 0.000717173118915841, "and ep right": 0.0013041355295566445, "modeling and": 0.00043343698306810494, "the ap with": 0.002608271059113289, "time through": 0.0008381580285946043, "dynamically scheduled": 0.0008054772610937835, "to higher memory": 0.0013041355295566445, "multithreading processor simultaneous": 0.0011320253488558256, "5": -0.016975063895882832, "latency is always": 0.0013041355295566445, "of threads in": 0.0011320253488558256, "our study shows": 0.0009991933394075195, "address the": 0.0007292218168119971, "memory subsystem": 0.0017014942863799092, "memory latency an": 0.0013041355295566445, "separate": 0.00017699242612713225, "hardware context": 0.003395544329635182, "and increase": 0.0006818342955390528, "has a reduced": 0.0011320253488558256, "5 are": 0.0005272108705161225, "previous experiment": 0.0008156389780556477, "included": 0.00010545474911216407, "other decoupled": 0.0012404295560070903, "increases the miss": 0.0011320253488558256, "of threads is": 0.0010869386243451886, "t improving latency": 0.0013041355295566445, "computers the": 0.000711621620711951, "by the instructions": 0.0010519581420331493, "3 1 experimental": 0.0010519581420331493, "average does": 0.0010683084581737416, "to manage": 0.0005735966253530056, "table register": 0.0012404295560070903, "and mulithreading takes": 0.0013041355295566445, "access decoupling improving": 0.0013041355295566445, "ld hazard": 0.0012404295560070903, "all": -0.013580051116706265, "next there is": 0.0013041355295566445, "lack": 0.0004455004678458581, "issue cycles empy": 0.0013041355295566445, "the obvious": 0.000474666051829923, "scalability of": 0.0006042064002570686, "architecture cannot": 0.0012404295560070903, "2 3": 0.00023197569437443356, "8 consecutive": 0.0010683084581737416, "per entry 25": 0.0013041355295566445, "2 8": 0.0004122826034162379, "faster": 0.00012887574220429816, "avoids any": 0.0009354213803174095, "the required memory": 0.0010869386243451886, "queue eliminating the": 0.0013041355295566445, "processor microarchitecture which": 0.0013041355295566445, "set and": 0.0003563753259020752, "processing unit has": 0.0013041355295566445, "provided with a": 0.0009432269954527143, "paper we analyze": 0.0009146009485395237, "have an obvious": 0.0011955560096688917, "analyzed in section": 0.0016686113901627252, "decoupling behaviour": 0.0012404295560070903, "program": 3.812671864434088e-05, "tested for some": 0.0013041355295566445, "code expansion": 0.000988215877431175, "a centralized out": 0.0013041355295566445, "provides the": 0.0007292218168119971, "contexts 6": 0.001131848109878394, "architectures to further": 0.0013041355295566445, "that would they": 0.0013041355295566445, "conditional branch": 0.0014577812679700682, "has a component": 0.0013041355295566445, "standard performance evaluation": 0.0010519581420331493, "far": 1.633662308331979e-05, "processors devote": 0.0012404295560070903, "with less instructions": 0.0013041355295566445, "worst": 0.0001380788522936666, "can fetch": 0.000988215877431175, "t independent": 0.0010232098435906777, "a simple but": 0.0008123059514313742, "of fp load": 0.0013041355295566445, "recent studies": 0.0007703117153324135, "tested for": 0.0006567163579032665, "absolute performance several": 0.0013041355295566445, "greater than 79": 0.0013041355295566445, "over the": 0.00014167925624691244, "contexts": 0.003224833211995514, "just 100 m": 0.0013041355295566445, "problem could": 0.0007552748633928414, "threads reduces the": 0.0013041355295566445, "the global": 0.0003329846432418363, "data queue": 0.0010683084581737416, "organization to make": 0.0013041355295566445, "synergy": 0.0015103132600156788, "rate": 8.26341718254293e-05, "a considerable": 0.0005690065412913026, "iq allows": 0.0012404295560070903, "been evaluated": 0.000735088600279925, "be addressed": 0.0005220107162986385, "brief": 0.0002662647881304212, "are executed": 0.00048395842388575483, "by load": 0.0008507471431899546, "version": -9.890492489001607e-05, "uncovers other": 0.0012404295560070903, "maximizing on chip": 0.0010869386243451886, "degraded for": 0.0010683084581737416, "tocycle": 0.0011316709263921886, "and a": 9.542024237438295e-05, "architecture improving direct": 0.0013041355295566445, "which combines": 0.001540623430664827, "of a lockup": 0.0013041355295566445, "loads relies exclusively": 0.0013041355295566445, "hide functional": 0.0012404295560070903, "5 ipc loss": 0.0013041355295566445, "summary and": 0.0006070355012412252, "fu wait": 0.0037212886680212712, "more throughput by": 0.0013041355295566445, "except those caused": 0.0013041355295566445, "high processor": 0.0010683084581737416, "multithreaded decoupled architecture": 0.013041355295566444, "configurations have been": 0.0011955560096688917, "analysis the": 0.00042447881302760894, "architecture described in": 0.0010519581420331493, "may expose the": 0.0013041355295566445, "advantage of the": 0.00047090583694272284, "allows": -8.604656497843685e-05, "proposed recently either": 0.0013041355295566445, "graph": 5.4511038471863194e-05, "all threads have": 0.0013041355295566445, "architectures 27": 0.0012404295560070903, "threads from 1": 0.0013041355295566445, "for decoupled": 0.002263696219756788, "efficient use": 0.000778399736517355, "parallelism of the": 0.0009782454257061845, "4 secondary": 0.0012404295560070903, "throughput is": 0.0006864302626648375, "c the": 0.0002684900474247374, "instruction queue iq": 0.0013041355295566445, "becomes a bottleneck": 0.0010233700706253773, "case with 4": 0.0013041355295566445, "by an individual": 0.0029975800182225586, "free cache and": 0.0013041355295566445, "graph of": 0.0007850617080830946, "speeds of processors": 0.0011320253488558256, "are nearly": 0.0006818342955390528, "is formed": 0.000543856495337992, "an individual": 0.0015126275813903643, "code was": 0.000673018878977538, "in issue width": 0.0013041355295566445, "up and": 0.0005362531074814992, "effective load miss": 0.0013041355295566445, "separate issue": 0.0010683084581737416, "the ep the": 0.002608271059113289, "while multithreading raises": 0.0013041355295566445, "provided with 2": 0.0011955560096688917, "case with a": 0.0009282642112570812, "decoupled processor may": 0.0013041355295566445, "5 2 the": 0.0006149250889323359, "issue logic": 0.003741685521269638, "range of": 0.00024042790866301655, "decoupled configurations is": 0.002608271059113289, "known": -0.0004214215597939733, "need so many": 0.0013041355295566445, "decoupling makes": 0.0012404295560070903, "latencies the": 0.0008959597907606632, "instructions in order": 0.001998386678815039, "brief description": 0.0006128452735504086, "scheduler for": 0.0007869220451269916, "are two": 0.00043409875093780825, "partitioning schemes": 0.000988215877431175, "and decoupling are": 0.0013041355295566445, "the graph": 0.00029603039357471245, "implementation of": 0.0003964580260857569, "breakdown for several": 0.0013041355295566445, "computers": 0.0002706985949431819, "dual": 0.00027422575682754476, "have proposed other": 0.0013041355295566445, "clock cycle time": 0.002264050697711651, "up phase to": 0.0013041355295566445, "processor is capable": 0.0011955560096688917, "two the access": 0.0013041355295566445, "hiding effectiveness multithreading": 0.0013041355295566445, "integer execution in": 0.002608271059113289, "can force": 0.0007869220451269916, "architecture is evaluated": 0.0013041355295566445, "and just": 0.0007288906339850341, "the 1 cycle": 0.004782224038675567, "of multithreading": 0.003741685521269638, "rather": -0.0002976979941860205, "multithreading by itself": 0.0013041355295566445, "and multithreading supplies": 0.0013041355295566445, "technique that": 0.0005186312208095427, "26 27 7": 0.0013041355295566445, "register renaming which": 0.0013041355295566445, "fu wait operand": 0.003912406588669933, "and ep respectively": 0.0013041355295566445, "miss st": 0.0012404295560070903, "miss ratios": 0.004958988498555808, "external bus utilization": 0.0013041355295566445, "have used digital": 0.0013041355295566445, "quite independent": 0.0010683084581737416, "register rather than": 0.0010869386243451886, "we have run": 0.0033695033837597105, "each thread executes": 0.0013041355295566445, "execution a study": 0.0011955560096688917, "and significant": 0.0008644273078701857, "hydro2d wave5 and": 0.0013041355295566445, "the matching loads": 0.0013041355295566445, "integer or fp": 0.0013041355295566445, "drawn from figure": 0.0011320253488558256, "sharing the": 0.0006567163579032665, "the miss": 0.0033439298759081145, "scheduling mechanisms": 0.002263696219756788, "average load": 0.0016529961661852694, "disabled": 0.0020043444735012733, "immediately bypassed": 0.0012404295560070903, "showed that such": 0.0010869386243451886, "the dec": 0.001540623430664827, "maximizing on": 0.0010232098435906777, "ep caused by": 0.0013041355295566445, "synergistic effects": 0.0010683084581737416, "cost it": 0.0017014942863799092, "shown in": 0.0006471663042898128, "working set and": 0.0010519581420331493, "having more": 0.0008507471431899546, "to 6 hardware": 0.0013041355295566445, "features an excellent": 0.0013041355295566445, "loads20601001401 l2": 0.0012404295560070903, "logic complexity and": 0.0011320253488558256, "only accelerate": 0.0012404295560070903, "is relative": 0.0009144577512718645, "might": -2.5922786942492348e-05, "accelerate the increase": 0.0013041355295566445, "cycles tomcatv su2cor": 0.002608271059113289, "4 latency hiding": 0.0013041355295566445, "for several decoupled": 0.0013041355295566445, "when either it": 0.0013041355295566445, "the fetch": 0.0021687732831957443, "l2 cache latency": 0.0011955560096688917, "l2 latency": 0.018109569758054302, "framework": 1.4075704881409167e-05, "exclusively on the": 0.0009432269954527143, "several contexts each": 0.0013041355295566445, "like store": 0.0012404295560070903, "40 or the": 0.0013041355295566445, "instructions": 0.008232068170955457, "logic complexity figure": 0.0013041355295566445, "effective for future": 0.0013041355295566445, "with very few": 0.0010519581420331493, "reduction between": 0.002136616916347483, "mechanism to the": 0.0010519581420331493, "affected by": 0.0004293998705373273, "have access to": 0.0006928788631097357, "performance degradation the": 0.0011320253488558256, "of this": 6.176959664420066e-05, "have run some": 0.002608271059113289, "the major source": 0.0013041355295566445, "been reported": 0.0006188698787303489, "improvement in": 0.00042447881302760894, "or turb3d have": 0.0013041355295566445, "performance and bus": 0.0011955560096688917, "stall on the": 0.0013041355295566445, "binary code": 0.0008507471431899546, "expect": 0.0001342628987781045, "for exploiting multiple": 0.0011320253488558256, "the access stream": 0.0011955560096688917, "cycles in": 0.0011203844977005339, "cycles if": 0.0008381580285946043, "retains the": 0.0007288906339850341, "out of order": 0.004157273178658414, "assume all": 0.0007703117153324135, "decoupled architecture figure": 0.0013041355295566445, "the rr 2": 0.0011955560096688917, "if decoupling is": 0.002608271059113289, "fill the increasing": 0.0013041355295566445, "ep registers": 0.0012404295560070903, "execute decoupling": 0.0024808591120141807, "integer loads figure": 0.0013041355295566445, "and control": 0.0004365262108620239, "analyzed the most": 0.0013041355295566445, "8 b for": 0.0011955560096688917, "miss latency of": 0.004528101395423302, "see figure 7": 0.0007250020041619892, "is a brief": 0.0009432269954527143, "external bus": 0.005341542290868707, "key factor": 0.0026382203370909217, "from 8 to": 0.0009432269954527143, "thread": 0.005659272918843386, "misses and it": 0.0013041355295566445, "8 9 include": 0.0013041355295566445, "superscalar processors exploiting": 0.0011955560096688917, "with independent": 0.0007626155834569682, "enabled to stress": 0.0013041355295566445, "have quite": 0.0008644273078701857, "graduation mechanism and": 0.0013041355295566445, "8 number": 0.0008264980830926347, "plays in this": 0.0013041355295566445, "this event a": 0.0013041355295566445, "dynamically scheduled superscalar": 0.0010869386243451886, "and each can": 0.0011320253488558256, "program ilp": 0.0010683084581737416, "since the": 7.108475552296151e-05, "decoupled architecture requires": 0.0013041355295566445, "101 tomcatv and": 0.0013041355295566445, "units and keep": 0.0013041355295566445, "maximum performance": 0.005186563847221114, "600 5 266": 0.0013041355295566445, "multithreaded architecture": 0.006401204258903051, "order or": 0.0007703117153324135, "16 cycle latency": 0.0013041355295566445, "a new decoupled": 0.0013041355295566445, "motivation for the": 0.0007331105197159318, "enable the": 0.000562352165943168, "utilization": 0.0012990353876534298, "windows because": 0.001131848109878394, "the above mentioned": 0.0006607434552421089, "order which": 0.0008264980830926347, "to get": 0.00027113858785809947, "architecture adapts": 0.0012404295560070903, "having few threads": 0.0013041355295566445, "compiling techniques can": 0.0013041355295566445, "they are integer": 0.0011955560096688917, "store": 0.0018108116534536992, "processing units": 0.0017288546157403714, "pipelines": 0.0011517006842794338, "similar performance": 0.0007288906339850341, "determines the": 0.0003510747114763421, "our base architecture": 0.0013041355295566445, "any delay": 0.0008507471431899546, "pipelined": 0.001158209697922283, "helps to hide": 0.0013041355295566445, "fetch up to": 0.0013041355295566445, "thread cannot": 0.001131848109878394, "identify the": 0.00038691841253436044, "3 threads are": 0.0013041355295566445, "and to hide": 0.0011955560096688917, "kind": 0.0002609683838888385, "to remove lod": 0.0013041355295566445, "that emerging": 0.0012404295560070903, "instruction": 0.00799156940224884, "two threads have": 0.0013041355295566445, "aims": 0.00040250613005792787, "i": -0.0068065029852783536, "stall": 0.0010760749722631122, "36 4": 0.0008794067790303072, "architecture as": 0.0008054772610937835, "for the non": 0.0007063669756524976, "motivation": 0.00022566641199044148, "cycles tomcatv": 0.0024808591120141807, "outstanding": 0.0005168856481347034, "shown in the": 0.0004169414073011984, "latencies are": 0.0007626155834569682, "exploit ilp we": 0.0013041355295566445, "latency plus": 0.001131848109878394, "focused on the": 0.000652988095275246, "from these": 0.00036321343368022783, "this will": 0.0003421332709989722, "all non": 0.000571285616180762, "alternative compiler": 0.0012404295560070903, "greater demands": 0.0012404295560070903, "mapped 64": 0.001131848109878394, "the stalls caused": 0.0013041355295566445, "we still refer": 0.0013041355295566445, "have shown how": 0.0006928788631097357, "different threads": 0.0017588135580606143, "these two": 0.00020088692005502373, "a potential": 0.0004867084485073753, "added": 3.278930780040003e-05, "anticipation or slippage": 0.0013041355295566445, "the ap cycle": 0.0013041355295566445, "fp load misses": 0.002608271059113289, "measures": 0.00035741629669635807, "reach": 0.0003788192249419747, "speed we": 0.0008507471431899546, "its latency tolerance": 0.0013041355295566445, "see figure": 0.0005851480580609981, "type frequencies of": 0.0013041355295566445, "measured": 0.0003580668721870108, "79": 0.00032822108214638547, "the r10000 the": 0.0013041355295566445, "base memory": 0.001131848109878394, "windows": 0.0007567374331899808, "impact of the": 0.0006362203314104732, "threads designing": 0.0012404295560070903, "traditional": 0.0001601043421874446, "interrupts in": 0.0020464196871813555, "34 or": 0.0009354213803174095, "figure 2 shows": 0.0005357187268151198, "and a fp": 0.0013041355295566445, "l2 interface consists": 0.0013041355295566445, "the point of": 0.0005744641610747424, "ep registers than": 0.0013041355295566445, "so called loss": 0.0011955560096688917, "see rightmost": 0.0012404295560070903, "bottleneck finally although": 0.0013041355295566445, "multithreading multiscalar processors": 0.0013041355295566445, "latency when a": 0.0013041355295566445, "in systems with": 0.0009146009485395237, "s p6": 0.0012404295560070903, "b 13571": 0.0012404295560070903, "execute in advance": 0.0013041355295566445, "hide functional unit": 0.0013041355295566445, "penalty": 0.0008969749051986856, "synchronize is": 0.0012404295560070903, "of times an": 0.0009782454257061845, "therefore the effective": 0.0011955560096688917, "requirements we have": 0.0010519581420331493, "this hybrid architecture": 0.0013041355295566445, "implemented on": 0.000571285616180762, "utilization cycles": 0.0012404295560070903, "hit": 0.00040250613005792787, "cycles if decoupling": 0.0013041355295566445, "performance modeling": 0.0007288906339850341, "applu and apsi": 0.0013041355295566445, "execution performance modeling": 0.0013041355295566445, "hardly hide": 0.0012404295560070903, "determines": 0.00010901844492716994, "although the": 0.00023428007243798637, "the simulator": 0.0005783182203570743, "compiler": 0.0016317545071646358, "design and it": 0.0011955560096688917, "putting greater": 0.0012404295560070903, "the programs while": 0.0013041355295566445, "investigate": 0.00017502040928697732, "than 4 if": 0.0013041355295566445, "much ilp and": 0.0013041355295566445, "respect to the": 0.0009510092849186385, "limited instruction": 0.0012404295560070903, "very few threads": 0.0013041355295566445, "bars": 0.0014122752072868948, "of the benchmarks": 0.0007704323404052812, "identifying the main": 0.0013041355295566445, "achieved": 3.462542917868643e-05, "other since decoupling": 0.0013041355295566445, "architecture improving": 0.0012404295560070903, "this will be": 0.0006090445435969073, "achieves": 0.0008624050569957562, "sets since it": 0.0013041355295566445, "are": 0, "processors decoupling integer": 0.0013041355295566445, "over a superscalar": 0.0013041355295566445, "to registers since": 0.0013041355295566445, "instructions per": 0.0038919986825867742, "loss with": 0.0009596133098576085, "context the": 0.0005881886013383744, "simulations we": 0.0006419108724906397, "as expected": 0.0004293998705373273, "by true": 0.0009354213803174095, "powerpc 620 decoupling": 0.0013041355295566445, "main effect of": 0.0010869386243451886, "classified the": 0.0008644273078701857, "consecutive": 0.00043403079559170023, "wave5 and": 0.0037212886680212712, "scaled up": 0.0008644273078701857, "recently": 0.00010814748501606054, "decoupling plays": 0.0012404295560070903, "removed simultaneous": 0.0012404295560070903, "and 1000 m": 0.0013041355295566445, "cache with other": 0.0013041355295566445, "paradigms simultaneous multithreading": 0.0013041355295566445, "and a limited": 0.0011320253488558256, "an increasing": 0.0005559551320763958, "stalls are almost": 0.0013041355295566445, "involved in the": 0.0010476165732754934, "consecutive instructions up": 0.0013041355295566445, "by overlapping it": 0.0011955560096688917, "c": -0.0018248834620341792, "paradigms": 0.0009623529394314349, "1000 m for": 0.0013041355295566445, "of performance": 0.0013723757417235995, "reduction in": 0.0003845641755065462, "1 to 256": 0.002608271059113289, "completion of": 0.0005042091937967881, "the architecture and": 0.0008123059514313742, "reduction it": 0.0009144577512718645, "higher number": 0.0008054772610937835, "until this": 0.0009596133098576085, "degraded programs": 0.0012404295560070903, "processor may be": 0.0009991933394075195, "issue slots proportionally": 0.0013041355295566445, "8 configurations": 0.0024808591120141807, "scheduled superscalar processors": 0.0011955560096688917, "exploiting choice complexity": 0.0013041355295566445, "slots proportionally": 0.0012404295560070903, "as the": 2.0883474087575434e-05, "issue widths the": 0.0013041355295566445, "see operands from": 0.0013041355295566445, "the full run": 0.0013041355295566445, "multithreaded architecture and": 0.0013041355295566445, "slots": 0.005531194074827377, "experience the": 0.0007482579447489478, "files reg": 0.0012404295560070903, "with 96 fp": 0.0013041355295566445, "due": -0.0012552899258344789, "into a limited": 0.0013041355295566445, "this metric compares": 0.0011955560096688917, "reduction": 0.00026803221004634417, "the causes that": 0.0013041355295566445, "units are": 0.0006606400039417734, "executes a": 0.0006528858582163334, "instructions involved in": 0.0011955560096688917, "expect important": 0.0012404295560070903, "of threads also": 0.0013041355295566445, "and deeper pipelines": 0.0013041355295566445, "for early": 0.0007869220451269916, "mechanism that aggressively": 0.0013041355295566445, "loads and": 0.0006687859751816229, "results suggest that": 0.000699481032693759, "the two units": 0.0013041355295566445, "in whether": 0.0008644273078701857, "the ability of": 0.0005891307916469914, "program decouples badly": 0.0013041355295566445, "l1 l2 interface": 0.0013041355295566445, "p6": 0.0007170608501120032, "this number will": 0.0011955560096688917, "renaming which avoids": 0.0013041355295566445, "evaluated": 0.0002663590803044025, "depends on": 0.0009407985249954114, "this is an": 0.00047866212496357045, "and figure 8": 0.0009282642112570812, "low so": 0.0008959597907606632, "i cache and": 0.0011320253488558256, "evaluates": 0.0006040854326866754, "when the miss": 0.0035866680290066754, "summarize our conclusions": 0.0011320253488558256, "supported by the": 0.00044366009145885, "is much": 0.0005707002122733079, "threads are": 0.004373343803910205, "of integer": 0.0031920599999261936, "make it worth": 0.0011955560096688917, "corresponds to the": 0.0003457573368210942, "more than 3": 0.0008123059514313742, "threads1357ipc 8": 0.0012404295560070903, "few threads significantly": 0.0013041355295566445, "of hardware contexts": 0.0011955560096688917, "memory hazard produces": 0.0013041355295566445, "when a lockup": 0.003912406588669933, "rightmost graph": 0.001131848109878394, "after the": 0.00019428887050337978, "prefetching": 0.0009903134144526626, "graph it": 0.000673018878977538, "9": -0.0005136053875685118, "achieves its maximum": 0.0010869386243451886, "per cycle to": 0.0011955560096688917, "higher": -0.00037524509406488177, "count i": 0.000988215877431175, "were provided": 0.0008264980830926347, "executed on independent": 0.0013041355295566445, "store load": 0.004941079387155875, "bandwidth is": 0.0006070355012412252, "a 23 ipc": 0.0013041355295566445, "51525 average perceived": 0.0013041355295566445, "mips": 0.0018830336097158597, "from the dynamic": 0.0011320253488558256, "ratio this": 0.0009596133098576085, "lower": -0.0005045555257242368, "active compete for": 0.0013041355295566445, "multiple contexts simultaneously": 0.0013041355295566445, "l1 lockup free": 0.0013041355295566445, "is 64": 0.0008264980830926347, "larger instruction windows": 0.002264050697711651, "analysis": -0.000743694928856065, "thread using a": 0.0011955560096688917, "several bus": 0.002263696219756788, "starved": 0.0008053511688487781, "sometimes a": 0.0007415372551110844, "instructions of each": 0.0013041355295566445, "from memory": 0.005597711426999674, "memory system in": 0.0010233700706253773, "2 12 splits": 0.0013041355295566445, "a serious": 0.001181503570290468, "with t": 0.0005073094741592221, "chip area but": 0.0011955560096688917, "with i": 0.00050575224417074, "tolerance corresponds to": 0.0013041355295566445, "with a": 0.0001453267693244231, "tables": 0.00039971186615819, "some additional latency": 0.0013041355295566445, "order issue policy": 0.0013041355295566445, "simulations assume": 0.0012404295560070903, "architectures that": 0.000735088600279925, "stress the memory": 0.0013041355295566445, "loads are issued": 0.0011955560096688917, "wasted cycles figure": 0.0013041355295566445, "exclusively": 0.00040250613005792787, "its potential": 0.0007626155834569682, "average memory": 0.0008381580285946043, "non decoupled": 0.018606443340106357, "the full": 0.0005659895858609548, "file map table": 0.0013041355295566445, "divergence implies": 0.0012404295560070903, "with 4": 0.00159773219510466, "with 2": 0.0004551337517254171, "with 3": 0.00053257739836822, "i e a": 0.00041818657498991714, "performance drops of": 0.0013041355295566445, "latency when": 0.001828915502543729, "bars of course": 0.0013041355295566445, "integer": 0.0010382751492696743, "problem most": 0.0009144577512718645, "augmented to 4": 0.0013041355295566445, "to implement it": 0.000869400269792839, "phase to determine": 0.0013041355295566445, "or there": 0.0006070355012412252, "an excellent": 0.0005933556832385617, "separately": 0.000183067993305686, "wrong path instr": 0.0013041355295566445, "loads do": 0.001131848109878394, "are the programs": 0.0013041355295566445, "bytes cycle 5": 0.0013041355295566445, "is seriously degraded": 0.0013041355295566445, "modelled cycle": 0.0012404295560070903, "in these": 0.0002459380772340166, "2 31 speed": 0.0013041355295566445, "empy": 0.0011316709263921886, "decoupling can hardly": 0.0013041355295566445, "on the memory": 0.0017017607277025493, "scaling much simpler": 0.0013041355295566445, "of the curves": 0.0007870452712536949, "significant impact": 0.0006349871161654726, "without resorting to": 0.0009282642112570812, "contribution to the": 0.0006834587242878347, "1 5 with": 0.0010519581420331493, "major contribution": 0.0008794067790303072, "the wm architecture": 0.002608271059113289, "leftmost": 0.00045163279155852076, "latency tolerance our": 0.0013041355295566445, "bus is busy": 0.0013041355295566445, "have an": 0.0003147634088274252, "boundary on": 0.0009144577512718645, "every thread is": 0.0013041355295566445, "performance degraded due": 0.0013041355295566445, "the ep therefore": 0.0013041355295566445, "single cycle since": 0.0013041355295566445, "addition to": 0.0005105540779069232, "same performance": 0.000673018878977538, "there are": 0.00017540471148680864, "the authors of": 0.0007461028751013334, "memory into the": 0.0010233700706253773, "consume them without": 0.0013041355295566445, "whether lockup": 0.0012404295560070903, "range": -2.5465974603402462e-05, "prefetch data from": 0.0013041355295566445, "of individual threads": 0.0013041355295566445, "for some": 0.00017140304994686867, "having from": 0.0037212886680212712, "the renaming stage": 0.0013041355295566445, "to summarize decoupling": 0.0013041355295566445, "is significantly less": 0.0009146009485395237, "stalls we": 0.0012404295560070903, "fully utilized": 0.0008156389780556477, "atom a system": 0.0009782454257061845, "superscalar processors structured": 0.0013041355295566445, "even for a": 0.0007929931932651771, "a 2k": 0.0008644273078701857, "is slightly": 0.0004923447465602639, "the parallelism between": 0.0010869386243451886, "or conversely": 0.000988215877431175, "of threads1357ipc decoupled": 0.002608271059113289, "processor by": 0.0008054772610937835, "analyze": 0.0002355792319751179, "is scheduled": 0.0006014254748667176, "files": 0.001682703771479051, "memory latency exceptions": 0.0013041355295566445, "our results": 0.00028917267649841016, "a 23": 0.0008959597907606632, "it because": 0.0008381580285946043, "lower than 39": 0.0013041355295566445, "speculation and recovery": 0.0013041355295566445, "memory latencies with": 0.0013041355295566445, "this architecture": 0.0013057717164326667, "and software": 0.0004450381090027035, "ep respectively": 0.0024808591120141807, "imbalance between": 0.0009596133098576085, "partitioning": 0.0014653091588789013, "consist": 0.00020727176772740604, "four unresolved": 0.0012404295560070903, "that the combination": 0.000869400269792839, "is built by": 0.0009020289183042664, "cycles this": 0.0008054772610937835, "its synergy with": 0.0013041355295566445, "factors that influence": 0.0010519581420331493, "those with less": 0.0011955560096688917, "called": -0.0004186597596796861, "to issue": 0.0007062563811675043, "from multiple": 0.0011763772026767488, "density technologies": 0.0012404295560070903, "still provides a": 0.0011955560096688917, "that process these": 0.0013041355295566445, "latencies the nature": 0.0013041355295566445, "per pending": 0.0012404295560070903, "ap with 64": 0.0013041355295566445, "detected during": 0.0008959597907606632, "multithreading supplies enough": 0.0013041355295566445, "bypassed to": 0.0012404295560070903, "is encountered": 0.0006491441198892728, "than loads": 0.0010683084581737416, "techniques have also": 0.0010233700706253773, "spec fp95 benchmarks": 0.0013041355295566445, "data cache are": 0.0011320253488558256, "misses and the": 0.0009991933394075195, "preliminary studies showed": 0.0013041355295566445, "problems": -0.0001618583258116307, "section with": 0.0006158297128639705, "tomcatv": 0.0025815440543270666, "generated": -7.250771297529897e-05, "for issue slots": 0.0013041355295566445, "of miss": 0.0009144577512718645, "work figure 5": 0.0013041355295566445, "logic functional units": 0.0013041355295566445, "we present and": 0.0008343056950813626, "the in order": 0.002608271059113289, "or out": 0.0008507471431899546, "cycle time through": 0.0011320253488558256, "processors exploiting": 0.001131848109878394, "units called ap": 0.0013041355295566445, "evaluation corporation an": 0.0013041355295566445, "that experience": 0.000988215877431175, "register files and": 0.0009782454257061845, "growth in": 0.0006454870603977338, "point instructions all": 0.0013041355295566445, "decoupling or lod": 0.0013041355295566445, "first and second": 0.0006033686236702846, "in case": 0.0006719747981450378, "problem by": 0.00043241907781427626, "issued": 0.0012179339195908282, "of these networks": 0.0009432269954527143, "to outstanding primary": 0.0013041355295566445, "2060100140average": 0.0011316709263921886, "figure 1 consists": 0.0010869386243451886, "a conditional branch": 0.0009432269954527143, "a performance": 0.00045283946047885537, "synergistic effects in": 0.0013041355295566445, "have proposed": 0.0004598148223254603, "our study reveals": 0.0011955560096688917, "both in terms": 0.0007652595935481153, "ilp with reduced": 0.0013041355295566445, "back policy": 0.0010683084581737416, "units busy": 0.0024808591120141807, "decoupled architecture which": 0.0013041355295566445, "architectural51525 l2": 0.0012404295560070903, "the interest of": 0.0007813122920388032, "on how close": 0.0009991933394075195, "multithreading through decoupling": 0.0011955560096688917, "demanding larger": 0.0012404295560070903, "important synergistic": 0.0012404295560070903, "include": -0.0001250563828345943, "for some programs": 0.0009432269954527143, "issue slot count": 0.0013041355295566445, "reported recently": 0.0012404295560070903, "have different": 0.00045398284217959745, "of 64": 0.0007010651818104263, "width moreover": 0.0012404295560070903, "functional units latency": 0.0013041355295566445, "that multithreading by": 0.0013041355295566445, "bounding": 0.0003597075476270175, "architecture computers the": 0.0013041355295566445, "the simulations we": 0.0010233700706253773, "dispatch rename multithreaded": 0.0013041355295566445, "each benchmark": 0.0006349871161654726, "so many that": 0.0011955560096688917, "penalty from 1": 0.0013041355295566445, "the window length": 0.0011955560096688917, "of the percentage": 0.0009597635781491616, "cache and prefetch": 0.001919527156298323, "a structural": 0.0006491441198892728, "cycles the performance": 0.0011955560096688917, "the ep caused": 0.0013041355295566445, "allow copying": 0.0012404295560070903, "the tfp": 0.002263696219756788, "relies exclusively on": 0.0011955560096688917, "scheduled enough in": 0.0013041355295566445, "memory latency effects": 0.0023911120193377835, "1 cycle ap": 0.0013041355295566445, "improvement becomes critical": 0.0013041355295566445, "issue instructions in": 0.0023911120193377835, "moreover notice that": 0.0011955560096688917, "reduce the average": 0.000869400269792839, "both processor": 0.0009144577512718645, "presented in this": 0.00044366009145885, "back policy to": 0.0013041355295566445, "find": -0.00020787104847015624, "benefits to numerical": 0.0013041355295566445, "waiting": 0.00029400243467698063, "are active simultaneously": 0.0013041355295566445, "for each": 0.00014771887011331291, "determines the clock": 0.0011955560096688917, "fpppp and turb3d": 0.0011955560096688917, "degree": 7.731002732198761e-05, "combines these two": 0.0013041355295566445, "compete for the": 0.0009991933394075195, "the chip": 0.001540623430664827, "expansion": 0.0002724320337505417, "design of": 0.00028205975327593856, "traffic it": 0.0010232098435906777, "high perceived": 0.0024808591120141807, "we analyze the": 0.000590844292471439, "3 2 sources": 0.0013041355295566445, "course this uncovers": 0.0013041355295566445, "larger": -0.000316963444747553, "atom tool": 0.001131848109878394, "file reg": 0.0010683084581737416, "suggests": 0.0003367428028704395, "approach that": 0.00047858718177819963, "same trend": 0.0010232098435906777, "scheduling 4": 0.0010232098435906777, "units the address": 0.0013041355295566445, "amount of": 0.0011618249198205044, "featured configuration fourth": 0.0013041355295566445, "a trace driven": 0.0009432269954527143, "highly improves": 0.0012404295560070903, "this problem could": 0.0009991933394075195, "in each processor": 0.0008598689302616166, "offset": 0.000362461769164544, "can run up": 0.0013041355295566445, "measures the ap": 0.0013041355295566445, "architectures the": 0.0012838217449812795, "applu": 0.004026755844243891, "scalar architectures to": 0.0013041355295566445, "squash in": 0.0012404295560070903, "instruction computing": 0.0012404295560070903, "between them": 0.00042447881302760894, "run the spec": 0.0013041355295566445, "it is expected": 0.0008266275065318913, "use": -0.0006605365850306992, "branch the": 0.0007552748633928414, "from": 0, "figure": -0.008829436637483342, "independent processing units": 0.0013041355295566445, "instruction type": 0.0008959597907606632, "just 3 or": 0.0013041355295566445, "also measured": 0.0007626155834569682, "few": -0.00013115723120160017, "depicted": 0.0005413052255590608, "proposal is a": 0.0011955560096688917, "the 8 configurations": 0.002608271059113289, "next section": 0.00023965090918824506, "just 4": 0.001131848109878394, "are obtained": 0.0003590813542243265, "but it": 0.0009981942467910882, "just 3": 0.0020464196871813555, "like that": 0.0006528858582163334, "than loads to": 0.0013041355295566445, "loads20601001401 l2 latency": 0.0013041355295566445, "the causes": 0.0007869220451269916, "hides efficiently the": 0.0013041355295566445, "stage pipelines next": 0.0013041355295566445, "scope of": 0.0004060415363679458, "this has a": 0.0009991933394075195, "ipc is": 0.0009354213803174095, "mentioned above": 0.00040869002539631235, "miss ratio is": 0.0010233700706253773, "of the number": 0.0007713344069492076, "shows the wasted": 0.0013041355295566445, "execution of": 0.0002945422195494793, "describe its impact": 0.0013041355295566445, "store the results": 0.0011320253488558256, "provides both": 0.0009144577512718645, "this is": 0.0001353477079518382, "nondecoupled": 0.0011316709263921886, "of other": 0.0006031566554404276, "base memory subsystem": 0.0013041355295566445, "a decoupling reduces": 0.0013041355295566445, "percent b": 0.001131848109878394, "of multiple execution": 0.0011955560096688917, "a dependence is": 0.0011320253488558256, "out before": 0.0008507471431899546, "functional units in": 0.0009597635781491616, "section and": 0.0005254595320226646, "a 16 cycle": 0.0013041355295566445, "two separate": 0.0006014254748667176, "execution in superscalar": 0.002608271059113289, "subsequent miss finally": 0.0013041355295566445, "40 20": 0.000988215877431175, "cycle 4 at": 0.0011955560096688917, "7 b 13571": 0.0013041355295566445, "misses always": 0.0012404295560070903, "and reduces the": 0.0007991729233076996, "instead": -0.0001435982224960397, "retains the key": 0.0013041355295566445, "such code expansion": 0.0013041355295566445, "tool 32 the": 0.0013041355295566445, "decoupled architecture cannot": 0.0013041355295566445, "5 shows the": 0.0005760306898823225, "configuration1030507090": 0.0011316709263921886, "relative to the": 0.0014203581405538323, "hazard": 0.003530729106541053, "execution time": 0.0003717568228534995, "a store": 0.0013212800078835469, "of integer codes": 0.0013041355295566445, "13 28 other": 0.0013041355295566445, "threads the base": 0.0013041355295566445, "and fp": 0.0009144577512718645, "available input": 0.0012404295560070903, "data cache is": 0.0018864539909054286, "register renaming": 0.0015918566296794698, "13571": 0.0022633418527843773, "although having": 0.001131848109878394, "non decoupled figure": 0.0013041355295566445, "techniques in": 0.0004304005912822681, "increases just": 0.0010683084581737416, "compiling techniques": 0.001131848109878394, "saturated": 0.0011813186135637473, "closely": 0.00015375049418625233, "microprocessor hardware": 0.001131848109878394, "input data sets": 0.0010869386243451886, "dispatched similar to": 0.0013041355295566445, "order to validate": 0.0009597635781491616, "would they": 0.0012404295560070903, "remark is that": 0.0011320253488558256, "used in the": 0.000266348178292692, "in pure round": 0.0013041355295566445, "stalls could also": 0.0013041355295566445, "exploiting multiple arithmetic": 0.0011320253488558256, "written into": 0.0007869220451269916, "can occur": 0.0004417978451962143, "of integer load": 0.0011955560096688917, "cycles 1357ipc": 0.0012404295560070903, "exploit ilp": 0.0030696295307720335, "analysis the authors": 0.0011955560096688917, "previously": 6.347293489482848e-05, "useful computations": 0.001131848109878394, "precise by means": 0.0013041355295566445, "to execute in": 0.000869400269792839, "multithreading": 0.018511049760999668, "pending": 0.0022811043275427242, "in 27": 0.0012502523589934557, "the curves comes": 0.0013041355295566445, "cycle like": 0.0012404295560070903, "contention": 0.0007784839517908707, "forwd l": 0.0024808591120141807, "approaches to tolerate": 0.0013041355295566445, "in the instruction": 0.0024168101784870005, "bandwidth on": 0.0007869220451269916, "main factors": 0.0010232098435906777, "have classified": 0.0010683084581737416, "cycle the": 0.000590751785145234, "provides excellent memory": 0.0013041355295566445, "our results suggest": 0.0008598689302616166, "multithreading multiscalar": 0.0012404295560070903, "measures the": 0.0009790067355143924, "threads however this": 0.0013041355295566445, "out with a": 0.0009597635781491616, "memory other": 0.002136616916347483, "96 of the": 0.0009991933394075195, "means of a": 0.0006362203314104732, "exploited by multithreading": 0.0013041355295566445, "and whether": 0.0006188698787303489, "keep them": 0.0008507471431899546, "to those": 0.0002945422195494793, "mechanisms 4 11": 0.0013041355295566445, "related": -0.0002750627438607727, "tolerance of these": 0.0013041355295566445, "89": 0.00032590631235417594, "cause for": 0.0007703117153324135, "nearly saturated 90": 0.0013041355295566445, "our": -0.00564965926325363, "registers since preliminary": 0.0013041355295566445, "simple but effective": 0.0013041355295566445, "out": -0.002118458300745288, "from 1 to": 0.004135910047300073, "hydro2d the": 0.0012404295560070903, "exploit instruction level": 0.0009597635781491616, "for hiding high": 0.0013041355295566445, "fed with": 0.001919226619715217, "a reduced issue": 0.002608271059113289, "processor depends": 0.0010683084581737416, "seriously degraded": 0.001131848109878394, "performs": 8.702517568447774e-05, "addresses are held": 0.0011955560096688917, "48 entries of": 0.0013041355295566445, "lose it": 0.001131848109878394, "contexts figure 7": 0.0011955560096688917, "performance several conclusions": 0.0013041355295566445, "the concurrent execution": 0.0009991933394075195, "the leftmost": 0.0005933556832385617, "powerpc": 0.0020877840244976327, "not include load": 0.0013041355295566445, "8 to 6": 0.0013041355295566445, "global performance": 0.0009354213803174095, "conflicts": 0.0003516743309866941, "memory instructions are": 0.0011320253488558256, "increasing latency of": 0.0013041355295566445, "architectures that show": 0.0013041355295566445, "performance achieves": 0.0012404295560070903, "to schedule": 0.0005559551320763958, "the obvious hardware": 0.0013041355295566445, "we have": 0.00033407907058629526, "right issue slots": 0.0013041355295566445, "work number": 0.001131848109878394, "to make an": 0.0007929931932651771, "count schemes reported": 0.0013041355295566445, "them from": 0.0005735966253530056, "64 kb sized": 0.0013041355295566445, "22 24 have": 0.0013041355295566445, "by less": 0.0007229244277319147, "buffers implementation of": 0.0013041355295566445, "by multithreading may": 0.0013041355295566445, "and also": 0.00030414930743694263, "3 1": 9.097070337235621e-05, "3 2": 9.992266518375516e-05, "3 3": 0.000314452044527019, "3 4": 0.0001666081278529733, "this divergence": 0.001131848109878394, "3 6": 0.00032885545286790623, "oriented to": 0.0009144577512718645, "blocking miss st": 0.0013041355295566445, "the primary": 0.00037994320709285685, "processors will need": 0.0013041355295566445, "68 ipc": 0.0012404295560070903, "their": -0.004493830959036015, "work stalls": 0.0012404295560070903, "surprising our study": 0.0013041355295566445, "a multithreaded": 0.005448798155621484, "to steer": 0.0009596133098576085, "there is a": 0.0004065310766287289, "critical components": 0.0009354213803174095, "with t different": 0.0011955560096688917, "while that": 0.0007626155834569682, "provides both the": 0.0011955560096688917, "is reduced by": 0.0006661289277831774, "3 a": 0.00048007819613927544, "3 b": 0.0009679168477715097, "3 c": 0.00108002298507587, "3 d": 0.0009790067355143924, "having an": 0.000673018878977538, "l1 data cache": 0.000869400269792839, "analyze its potential": 0.0013041355295566445, "3 t": 0.001423243241423902, "data from": 0.001638326051371574, "performance of several": 0.0009282642112570812, "see": -0.0016100245202317115, "the memory pressure": 0.0011955560096688917, "available in the": 0.000590844292471439, "12 threads and": 0.0013041355295566445, "smt architectures comes": 0.0013041355295566445, "stalls is": 0.000988215877431175, "memory hazard depends": 0.0013041355295566445, "each integer load": 0.0013041355295566445, "parallelism available in": 0.0010233700706253773, "decoupled mode": 0.002263696219756788, "stalls in": 0.0010232098435906777, "to slip ahead": 0.0011955560096688917, "of l2": 0.0017288546157403714, "at taking advantage": 0.0013041355295566445, "as in": 0.00010092690459766478, "decoupled configurations": 0.004961718224028361, "cache and each": 0.0011955560096688917, "this event": 0.0006491441198892728, "decoupling mechanism": 0.0012404295560070903, "resources we have": 0.0013041355295566445, "and hardware data": 0.0011320253488558256, "each context the": 0.0013041355295566445, "fpppp or turb3d": 0.0013041355295566445, "hiding effect": 0.0012404295560070903, "which": -0.019238405748667208, "as it": 0.000483978844668097, "39 38 23": 0.0013041355295566445, "flatter in": 0.001131848109878394, "instructions in the": 0.0007813122920388032, "bus capable to": 0.0013041355295566445, "measured separately the": 0.0013041355295566445, "thus totalling 100": 0.0013041355295566445, "which address": 0.0010683084581737416, "be dispatched similar": 0.0013041355295566445, "with reduced": 0.0007959283148397349, "is 64 cycles": 0.0013041355295566445, "the basis": 0.00031640374673595577, "low issue logic": 0.0013041355295566445, "much lower": 0.0006099145148032114, "otherwise the load": 0.0011320253488558256, "1 consists": 0.0007482579447489478, "on performance see": 0.0013041355295566445, "the non": 0.0015078916386010689, "functional unit": 0.001372860525329675, "the basic": 0.00020055328721810934, "of parallelism exploited": 0.0011955560096688917, "latency stores loads20601001401": 0.0013041355295566445, "the perceived": 0.0016529961661852694, "96 fp": 0.0012404295560070903, "first and": 0.000718162708448653, "aims at": 0.0006419108724906397, "capabilities to exploit": 0.0013041355295566445, "compiler applying": 0.0012404295560070903, "skipping an": 0.0012404295560070903, "committed instructions over": 0.0013041355295566445, "the slightly": 0.0007482579447489478, "we found that": 0.0005215243859147223, "bus traffic it": 0.0013041355295566445, "be argued that": 0.0008508803638512747, "computing architectures": 0.0010232098435906777, "active simultaneously": 0.001131848109878394, "serious performance": 0.0010232098435906777, "microprocessor superscalar microprocessor": 0.0013041355295566445, "any number of": 0.0012379335782808452, "baseline decoupled architecture": 0.0013041355295566445, "cache": 0.007334890496154898, "two more contexts": 0.0013041355295566445, "its major": 0.0010232098435906777, "from the": 6.807348495032028e-06, "hiding effectiveness": 0.008683006892049632, "candidates": 0.00032590631235417594, "cycle 5": 0.0010232098435906777, "cycle 4": 0.0008959597907606632, "description of": 0.00023428007243798637, "these graphs first": 0.0013041355295566445, "the store is": 0.0009991933394075195, "rename multithreaded": 0.0012404295560070903, "time schemes this": 0.0013041355295566445, "unit can read": 0.0013041355295566445, "multithreading is the": 0.0013041355295566445, "the base decoupled": 0.002608271059113289, "results depicted": 0.0012404295560070903, "simultaneously and": 0.0007415372551110844, "in the ep": 0.003912406588669933, "words": 3.738410583259378e-05, "structured memory": 0.0012404295560070903, "stage in terms": 0.0013041355295566445, "these two techniques": 0.0009782454257061845, "it retains": 0.0009354213803174095, "we have analyzed": 0.0008598689302616166, "the previous section": 0.0014843522822646376, "architectures implementation of": 0.0013041355295566445, "capabilities to": 0.0008156389780556477, "because of the": 0.00033383321630300417, "but balanced": 0.0012404295560070903, "section each": 0.0009144577512718645, "the ep to": 0.003912406588669933, "view": 1.6804844749074548e-05, "might become": 0.0008381580285946043, "the original": 0.0001402987356437507, "they have separate": 0.0011955560096688917, "the slightly dominant": 0.0013041355295566445, "a longer latency": 0.0013041355295566445, "raises the": 0.0006491441198892728, "while that of": 0.0009146009485395237, "reducing the": 0.0003057072073802322, "multicluster architecture": 0.002136616916347483, "we run": 0.0006099145148032114, "kinds of architectures": 0.0013041355295566445, "notice that": 0.0014727110977473964, "on several": 0.00053257739836822, "steer memory instructions": 0.0013041355295566445, "remove lod": 0.0012404295560070903, "synergy of": 0.001131848109878394, "multithreading raises": 0.0012404295560070903, "we call this": 0.0005226624581050869, "memory data hazard": 0.0013041355295566445, "both the ap": 0.003912406588669933, "they did": 0.0006606400039417734, "the r10000": 0.000988215877431175, "mostly benefits": 0.0012404295560070903, "in addition to": 0.0006629068434751211, "ability": 0.0006767464873579548, "makes them": 0.0007552748633928414, "l1 cache size": 0.0011320253488558256, "subsystem store addres": 0.002608271059113289, "proportionally to the": 0.001919527156298323, "processors an": 0.0007703117153324135, "shows the average": 0.0006804376088337231, "in addition multithreading": 0.0013041355295566445, "tolerance our": 0.0010683084581737416, "since hiding": 0.0012404295560070903, "b shows the": 0.000652988095275246, "a structural hazard": 0.0011320253488558256, "similar cost": 0.0010232098435906777, "bytes per": 0.0007703117153324135, "before 1": 0.0008959597907606632, "state that": 0.0005120690268360358, "performance study of": 0.0008598689302616166, "the largest": 0.00027336988373882125, "2 except": 0.0007062563811675043, "data bus": 0.0008794067790303072, "increasing number": 0.000717173118915841, "focused on several": 0.0013041355295566445, "primary misses to": 0.0013041355295566445, "the authors": 0.000288210670783726, "table": -0.00020179056022014358, "paper figure": 0.0008959597907606632, "issue rate": 0.0009596133098576085, "are almost eliminated": 0.002608271059113289, "35 producing a": 0.0013041355295566445, "the time": 0.00015206177770984723, "ap almost achieves": 0.0013041355295566445, "tools standard performance": 0.0013041355295566445, "ported 31 direct": 0.0013041355295566445, "e percent of": 0.0011955560096688917, "breakdown for the": 0.0011320253488558256, "order i": 0.000717173118915841, "modeling and code": 0.0011320253488558256, "fetch stage": 0.0008794067790303072, "data hazard": 0.0010683084581737416, "non decoupled multithreaded": 0.002608271059113289, "fetched or copied": 0.0013041355295566445, "interrupts": 0.0011245282667122771, "since one of": 0.0018565284225141624, "level parallelism": 0.0025005047179869114, "to 8 instructions": 0.0010869386243451886, "a while the": 0.0009146009485395237, "l1 cache misses": 0.0009991933394075195, "whether they": 0.0005856648487040122, "low miss": 0.0008794067790303072, "51525": 0.001023049666720986, "present": -0.0007176776526402636, "and dispatching the": 0.0013041355295566445, "seem rather": 0.0010683084581737416, "instruction queue": 0.0010232098435906777, "cycle latency": 0.0017288546157403714, "and it is": 0.0018774626313798706, "will": -0.003322738795070788, "authors of": 0.0006528858582163334, "and fourth": 0.0006864302626648375, "4 that": 0.00046832260169377333, "code previously": 0.001131848109878394, "the average": 0.0019234232693041324, "rename": 0.0012907720271635333, "parallelism between": 0.000988215877431175, "thus": -0.0013911183659739378, "recently 21 the": 0.0013041355295566445, "although there": 0.00106515479673644, "pews": 0.001023049666720986, "reduction and the": 0.0009282642112570812, "smt is": 0.0010683084581737416, "delays than a": 0.0013041355295566445, "memory performance": 0.000735088600279925, "decentralized dynamic": 0.001131848109878394, "with dual": 0.0010683084581737416, "have been evaluated": 0.0008795444875769765, "is larger and": 0.0011320253488558256, "issue mechanisms": 0.0024808591120141807, "cross": 0.00021701539779585012, "make it a": 0.000890386214221099, "the benchmarks about": 0.0013041355295566445, "dependent instructions": 0.0008156389780556477, "largest": 0.00022624965538859117, "units": 0.004209465186910739, "instruction stream into": 0.002264050697711651, "performance curves decoupling": 0.0013041355295566445, "several contexts": 0.0010683084581737416, "and access execute": 0.002608271059113289, "decoupled architecture computers": 0.002608271059113289, "run some experiments": 0.0023911120193377835, "those instructions": 0.0008644273078701857, "cache miss ratios": 0.0009597635781491616, "force the": 0.0005690065412913026, "is capable": 0.0005580601468303181, "7 negligible": 0.0012404295560070903, "performance we": 0.0015219284224776664, "lockup free caches": 0.0011320253488558256, "since decoupling features": 0.0013041355295566445, "exceptions are kept": 0.0013041355295566445, "operand from": 0.009614776123563673, "cache as": 0.000717173118915841, "paper performs": 0.001131848109878394, "the specific": 0.0004069200828343908, "utilization for": 0.0007703117153324135, "8 this": 0.0005344051542474291, "data prefetching": 0.0008156389780556477, "more complex": 0.00032140540634709007, "multithreading raises the": 0.0013041355295566445, "not incorporate": 0.0008054772610937835, "2 bit saturating": 0.0009597635781491616, "the powerpc": 0.0026878793722819897, "of the previous": 0.0004264977634894021, "design a": 0.0004825997793810213, "the decoupled approach": 0.0013041355295566445, "3 3 latency": 0.0013041355295566445, "ratios etc": 0.0012404295560070903, "percent": 0.0010356772850732244, "the worst": 0.000309388318025051, "these figure": 0.001131848109878394, "not": 0, "for fpppp": 0.0012404295560070903, "the combination": 0.00042351066035513547, "in performance achieves": 0.0013041355295566445, "used this kind": 0.0013041355295566445, "decoupled architecture adapts": 0.0013041355295566445, "ratio is": 0.0005136858017516289, "loss is relative": 0.0013041355295566445, "ep highly": 0.0012404295560070903, "iq 48 entries": 0.0013041355295566445, "therefore since": 0.0007415372551110844, "the hardware cost": 0.0009432269954527143, "seriously degraded for": 0.0013041355295566445, "capabilities": 0.00029798434819023614, "but its major": 0.0013041355295566445, "significantly reduce the": 0.0007704323404052812, "3 some processors": 0.0013041355295566445, "shows the": 0.0006807900211473518, "merge up": 0.001131848109878394, "identical": 7.394479382251012e-05, "saturation": 0.0006315342263857851, "demanding larger instruction": 0.0013041355295566445, "graphs first": 0.0010232098435906777, "files and queues": 0.0013041355295566445, "to performance 13571": 0.0013041355295566445, "also found that": 0.0008598689302616166, "loads are": 0.0008264980830926347, "the simulations": 0.0011566364407141485, "context multithreaded decoupled": 0.0013041355295566445, "in hardware context": 0.0013041355295566445, "splits either statically": 0.0013041355295566445, "less than": 0.0014701744552683862, "access execute paradigm": 0.0013041355295566445, "was obtained": 0.0005497957474293128, "studies showed": 0.001131848109878394, "a misprediction": 0.0008644273078701857, "by running": 0.0005362531074814992, "is immediately bypassed": 0.0013041355295566445, "synchronize is also": 0.0013041355295566445, "presents and evaluates": 0.0011955560096688917, "because": -0.0026257686571710837, "in this": 2.178362194630198e-05, "mechanism that highly": 0.0013041355295566445, "latency of functional": 0.0011320253488558256, "a perceived miss": 0.0013041355295566445, "how both": 0.000988215877431175, "contexts figure": 0.0010232098435906777, "growth": 0.0003389833117788479, "this organization": 0.0008156389780556477, "for high miss": 0.0013041355295566445, "as far": 0.0009904684658718662, "threads and": 0.0022447738342468433, "the ap functional": 0.0013041355295566445, "between the two": 0.0004055216795650606, "memory is": 0.0005538765049556963, "of performance is": 0.0009782454257061845, "precise interrupts in": 0.0023911120193377835, "2 3 speed": 0.0013041355295566445, "memory in": 0.0005497957474293128, "but the overall": 0.0009991933394075195, "instructions involved": 0.001131848109878394, "2 show that": 0.0008266275065318913, "the programs being": 0.0013041355295566445, "the saq queue": 0.0013041355295566445, "multithreading is a": 0.0013041355295566445, "is increased": 0.0009034070056288808, "this study": 0.0009125845902203176, "cache conflicts and": 0.0010869386243451886, "only a": 0.00019072450905243345, "memory bandwidth": 0.0007703117153324135, "carried": 0.0005159419013782607, "the trace of": 0.0007813122920388032, "column": 9.342768810606032e-05, "cache organization": 0.0007703117153324135, "dependence": 0.00022347615730671498, "be argued": 0.0007415372551110844, "loads do not": 0.0011955560096688917, "simultaneous issue scheme": 0.0013041355295566445, "dynamically and dispatching": 0.0013041355295566445, "system performance both": 0.0013041355295566445, "is a lockup": 0.0013041355295566445, "by less than": 0.0008193047970919855, "these architectures to": 0.0013041355295566445, "observed in all": 0.0010519581420331493, "decoupling may": 0.001131848109878394, "latency rather than": 0.0011955560096688917, "pending load miss": 0.0013041355295566445, "is disabled": 0.002360766135380975, "performance both": 0.0008644273078701857, "issue slots wrong": 0.0013041355295566445, "quadratically with the": 0.0010519581420331493, "it also depends": 0.0011320253488558256, "stalls are less": 0.0013041355295566445, "hydro2d mgrid applu": 0.003912406588669933, "length for": 0.0006419108724906397, "like fpppp or": 0.0013041355295566445, "provides the basis": 0.0009782454257061845, "section 2 except": 0.0013041355295566445, "an infinite": 0.000819163025685787, "near peak issue": 0.0013041355295566445, "is hardly": 0.0007626155834569682, "and whether the": 0.0008598689302616166, "32 the simulator": 0.0013041355295566445, "simultaneously and compete": 0.0013041355295566445, "pending to": 0.001131848109878394, "it may be": 0.0003883001418426008, "figure 2 show": 0.0010519581420331493, "latency an": 0.0012404295560070903, "the latency tolerance": 0.002264050697711651, "mechanism 8": 0.0010683084581737416, "include load hits": 0.0013041355295566445, "whether": -0.0002758308429556463, "multithreaded architecture fewer": 0.0013041355295566445, "decoupling integer execution": 0.002608271059113289, "decoupling in this": 0.0013041355295566445, "queues and": 0.0014965158894978956, "addresses are": 0.0007062563811675043, "makes even higher": 0.0013041355295566445, "fp registers both": 0.0013041355295566445, "these loads do": 0.0011955560096688917, "load miss l2": 0.0013041355295566445, "36 among others": 0.0013041355295566445, "a serious performance": 0.0011955560096688917, "issuing instructions in": 0.0013041355295566445, "fp load": 0.00565924054939197, "the architectural": 0.0006528858582163334, "this uncovers other": 0.0013041355295566445, "execute processors": 0.0012404295560070903, "processor depends strongly": 0.0013041355295566445, "28 other decoupled": 0.0013041355295566445, "mutual": 0.00037242817588489904, "may involve": 0.0006567163579032665, "4 t non": 0.0013041355295566445, "smt because": 0.001131848109878394, "beyond up to": 0.0013041355295566445, "l2 latencies all": 0.0013041355295566445, "proposed for": 0.00046957280437274617, "is less": 0.00027835902930885384, "ipc this": 0.0012404295560070903, "turb3d apsi l2": 0.0013041355295566445, "other": -0.01652277600919662, "ep as": 0.001131848109878394, "branch": 0.0019960759719019035, "some additional": 0.00050575224417074, "is present": 0.0005120690268360358, "we have used": 0.0004849461308771002, "an 8 kb": 0.0011320253488558256, "threads designing the": 0.0013041355295566445, "kinds": 0.0002198669068583644, "threads while the": 0.0011320253488558256, "misc a": 0.001131848109878394, "added the multithreading": 0.0013041355295566445, "rather surprising our": 0.0013041355295566445, "load is put": 0.0013041355295566445, "concatenating the first": 0.0013041355295566445, "data dependences between": 0.0020467401412507546, "hydro2d mgrid": 0.0030696295307720335, "impact of memory": 0.0010869386243451886, "it in our": 0.0009282642112570812, "is disabled this": 0.0013041355295566445, "programs that": 0.0009963471279749027, "in hiding": 0.0010232098435906777, "implement it": 0.0007626155834569682, "is much lower": 0.0008343056950813626, "instruction queues": 0.00197643175486235, "are allowed to": 0.0005996913640605023}