Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec 15 14:45:07 2024
| Host         : Huahua running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file task_2_top_control_sets_placed.rpt
| Design       : task_2_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |   143 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      5 |            1 |
|      7 |            1 |
|     10 |            8 |
|     11 |           16 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             101 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             268 |          153 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  div12/O7      |                                   |                                   |                1 |              3 |
|  clk_used_BUFG | u_reg_addr/E[0]                   | u_rf/rstn                         |                1 |              5 |
|  clk_used_BUFG | u_reg_addr/E[0]                   | u_instr_addr/rstn                 |                3 |              7 |
|  clk_used_BUFG | u_rf/register_file[2][31]_i_1_n_1 | u_rf/rstn                         |                6 |             10 |
|  clk_used_BUFG | u_rf/register_file[5][31]_i_1_n_1 | u_rf/rstn                         |                5 |             10 |
|  clk_used_BUFG | u_rf/register_file[1][31]_i_1_n_1 | u_rf/rstn                         |                4 |             10 |
|  clk_used_BUFG | u_rf/register_file[3][31]_i_1_n_1 | u_rf/rstn                         |               10 |             10 |
|  clk_used_BUFG | u_rf/register_file[4][31]_i_1_n_1 | u_rf/rstn                         |                5 |             10 |
|  clk_used_BUFG | u_rf/register_file[6][31]_i_1_n_1 | u_rf/register_file[7][30]_i_2_n_1 |                3 |             10 |
|  clk_used_BUFG | u_rf/register_file_reg[0]0        | u_rf/rstn                         |                4 |             10 |
|  clk_used_BUFG | u_rf/register_file[7][31]_i_1_n_1 | u_rf/register_file[7][31]_i_3_n_1 |                9 |             10 |
|  clk_used_BUFG | u_rf/register_file[2][31]_i_1_n_1 | u_rf/register_file[7][31]_i_3_n_1 |                3 |             11 |
|  clk_used_BUFG | u_rf/register_file[2][31]_i_1_n_1 | u_rf/register_file[7][30]_i_2_n_1 |                3 |             11 |
|  clk_used_BUFG | u_rf/register_file[5][31]_i_1_n_1 | u_rf/register_file[7][31]_i_3_n_1 |                7 |             11 |
|  clk_used_BUFG | u_rf/register_file[5][31]_i_1_n_1 | u_rf/register_file[7][30]_i_2_n_1 |                6 |             11 |
|  clk_used_BUFG | u_rf/register_file[1][31]_i_1_n_1 | u_rf/register_file[7][31]_i_3_n_1 |                4 |             11 |
|  clk_used_BUFG | u_rf/register_file[1][31]_i_1_n_1 | u_rf/register_file[7][30]_i_2_n_1 |                7 |             11 |
|  clk_used_BUFG | u_rf/register_file[3][31]_i_1_n_1 | u_rf/register_file[7][31]_i_3_n_1 |                9 |             11 |
|  clk_used_BUFG | u_rf/register_file[3][31]_i_1_n_1 | u_rf/register_file[7][30]_i_2_n_1 |               10 |             11 |
|  clk_used_BUFG | u_rf/register_file[4][31]_i_1_n_1 | u_rf/register_file[7][31]_i_3_n_1 |                4 |             11 |
|  clk_used_BUFG | u_rf/register_file[4][31]_i_1_n_1 | u_rf/register_file[7][30]_i_2_n_1 |                4 |             11 |
|  clk_used_BUFG | u_rf/register_file[6][31]_i_1_n_1 | u_rf/register_file[7][31]_i_3_n_1 |                7 |             11 |
|  clk_used_BUFG | u_rf/register_file[6][31]_i_1_n_1 | u_rf/rstn                         |                5 |             11 |
|  clk_used_BUFG | u_rf/register_file_reg[0]0        | u_rf/register_file[7][31]_i_3_n_1 |                7 |             11 |
|  clk_used_BUFG | u_rf/register_file_reg[0]0        | u_rf/register_file[7][30]_i_2_n_1 |                5 |             11 |
|  clk_used_BUFG | u_rf/register_file[7][31]_i_1_n_1 | u_rf/register_file[7][30]_i_2_n_1 |               11 |             11 |
|  clk_used_BUFG | u_rf/register_file[7][31]_i_1_n_1 | u_rf/rstn                         |               11 |             11 |
|  n_0_358_BUFG  |                                   |                                   |               14 |             32 |
|  clk_IBUF_BUFG |                                   |                                   |               18 |             66 |
+----------------+-----------------------------------+-----------------------------------+------------------+----------------+


