library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

-- Entidade da Memória de Instrução
entity InstructionMemory is
    Port (
        clk       : in  STD_LOGIC;
        address   : in  STD_LOGIC_VECTOR(15 downto 0);
        instruction : out  STD_LOGIC_VECTOR(15 downto 0)
    );
end InstructionMemory;

architecture Behavioral of InstructionMemory is
    type memory_array is array (0 to 65535) of STD_LOGIC_VECTOR(15 downto 0);
    signal memory : memory_array := (others => (others => '0'));
begin
    process(clk)
    begin
        if rising_edge(clk) then
            instruction <= memory(to_integer(unsigned(address)));
        end if;
    end process;
end Behavioral;