// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pool_2_HH_
#define _max_pool_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct max_pool_2 : public sc_module {
    // Port declarations 86
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > conv_out_0_V_address0;
    sc_out< sc_logic > conv_out_0_V_ce0;
    sc_in< sc_lv<14> > conv_out_0_V_q0;
    sc_out< sc_lv<8> > conv_out_0_V_address1;
    sc_out< sc_logic > conv_out_0_V_ce1;
    sc_in< sc_lv<14> > conv_out_0_V_q1;
    sc_out< sc_lv<8> > conv_out_1_V_address0;
    sc_out< sc_logic > conv_out_1_V_ce0;
    sc_in< sc_lv<14> > conv_out_1_V_q0;
    sc_out< sc_lv<8> > conv_out_1_V_address1;
    sc_out< sc_logic > conv_out_1_V_ce1;
    sc_in< sc_lv<14> > conv_out_1_V_q1;
    sc_out< sc_lv<8> > conv_out_2_V_address0;
    sc_out< sc_logic > conv_out_2_V_ce0;
    sc_in< sc_lv<14> > conv_out_2_V_q0;
    sc_out< sc_lv<8> > conv_out_2_V_address1;
    sc_out< sc_logic > conv_out_2_V_ce1;
    sc_in< sc_lv<14> > conv_out_2_V_q1;
    sc_out< sc_lv<8> > conv_out_3_V_address0;
    sc_out< sc_logic > conv_out_3_V_ce0;
    sc_in< sc_lv<14> > conv_out_3_V_q0;
    sc_out< sc_lv<8> > conv_out_3_V_address1;
    sc_out< sc_logic > conv_out_3_V_ce1;
    sc_in< sc_lv<14> > conv_out_3_V_q1;
    sc_out< sc_lv<8> > conv_out_4_V_address0;
    sc_out< sc_logic > conv_out_4_V_ce0;
    sc_in< sc_lv<14> > conv_out_4_V_q0;
    sc_out< sc_lv<8> > conv_out_4_V_address1;
    sc_out< sc_logic > conv_out_4_V_ce1;
    sc_in< sc_lv<14> > conv_out_4_V_q1;
    sc_out< sc_lv<8> > conv_out_5_V_address0;
    sc_out< sc_logic > conv_out_5_V_ce0;
    sc_in< sc_lv<14> > conv_out_5_V_q0;
    sc_out< sc_lv<8> > conv_out_5_V_address1;
    sc_out< sc_logic > conv_out_5_V_ce1;
    sc_in< sc_lv<14> > conv_out_5_V_q1;
    sc_out< sc_lv<8> > conv_out_6_V_address0;
    sc_out< sc_logic > conv_out_6_V_ce0;
    sc_in< sc_lv<14> > conv_out_6_V_q0;
    sc_out< sc_lv<8> > conv_out_6_V_address1;
    sc_out< sc_logic > conv_out_6_V_ce1;
    sc_in< sc_lv<14> > conv_out_6_V_q1;
    sc_out< sc_lv<8> > conv_out_7_V_address0;
    sc_out< sc_logic > conv_out_7_V_ce0;
    sc_in< sc_lv<14> > conv_out_7_V_q0;
    sc_out< sc_lv<8> > conv_out_7_V_address1;
    sc_out< sc_logic > conv_out_7_V_ce1;
    sc_in< sc_lv<14> > conv_out_7_V_q1;
    sc_out< sc_lv<8> > conv_out_8_V_address0;
    sc_out< sc_logic > conv_out_8_V_ce0;
    sc_in< sc_lv<14> > conv_out_8_V_q0;
    sc_out< sc_lv<8> > conv_out_8_V_address1;
    sc_out< sc_logic > conv_out_8_V_ce1;
    sc_in< sc_lv<14> > conv_out_8_V_q1;
    sc_out< sc_lv<8> > conv_out_9_V_address0;
    sc_out< sc_logic > conv_out_9_V_ce0;
    sc_in< sc_lv<14> > conv_out_9_V_q0;
    sc_out< sc_lv<8> > conv_out_9_V_address1;
    sc_out< sc_logic > conv_out_9_V_ce1;
    sc_in< sc_lv<14> > conv_out_9_V_q1;
    sc_out< sc_lv<8> > max_pool_out_0_V_address0;
    sc_out< sc_logic > max_pool_out_0_V_ce0;
    sc_out< sc_logic > max_pool_out_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_V_d0;
    sc_out< sc_lv<8> > max_pool_out_0_V_address1;
    sc_out< sc_logic > max_pool_out_0_V_ce1;
    sc_out< sc_logic > max_pool_out_0_V_we1;
    sc_out< sc_lv<14> > max_pool_out_0_V_d1;
    sc_out< sc_lv<8> > max_pool_out_1_V_address0;
    sc_out< sc_logic > max_pool_out_1_V_ce0;
    sc_out< sc_logic > max_pool_out_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_V_d0;
    sc_out< sc_lv<8> > max_pool_out_1_V_address1;
    sc_out< sc_logic > max_pool_out_1_V_ce1;
    sc_out< sc_logic > max_pool_out_1_V_we1;
    sc_out< sc_lv<14> > max_pool_out_1_V_d1;
    sc_out< sc_lv<7> > max_pool_out_2_0_V_address0;
    sc_out< sc_logic > max_pool_out_2_0_V_ce0;
    sc_out< sc_logic > max_pool_out_2_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_0_V_d0;


    // Module declarations
    max_pool_2(sc_module_name name);
    SC_HAS_PROCESS(max_pool_2);

    ~max_pool_2();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > indvar_flatten_reg_403;
    sc_signal< sc_lv<5> > f_0_reg_414;
    sc_signal< sc_lv<3> > r_0_reg_425;
    sc_signal< sc_lv<1> > icmp_ln10_fu_436_p2;
    sc_signal< sc_lv<1> > icmp_ln10_reg_924;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln10_reg_924_pp0_iter1_reg;
    sc_signal< sc_lv<7> > add_ln10_fu_442_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<3> > select_ln29_20_fu_460_p3;
    sc_signal< sc_lv<3> > select_ln29_20_reg_933;
    sc_signal< sc_lv<3> > select_ln29_20_reg_933_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln29_21_fu_468_p3;
    sc_signal< sc_lv<5> > select_ln29_21_reg_940;
    sc_signal< sc_lv<5> > select_ln29_21_reg_940_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln203_fu_484_p1;
    sc_signal< sc_lv<64> > zext_ln203_reg_947;
    sc_signal< sc_lv<64> > zext_ln203_reg_947_pp0_iter1_reg;
    sc_signal< sc_lv<3> > r_fu_493_p2;
    sc_signal< sc_lv<9> > zext_ln14_1_fu_499_p1;
    sc_signal< sc_lv<9> > zext_ln14_1_reg_988;
    sc_signal< sc_lv<13> > select_ln29_fu_519_p3;
    sc_signal< sc_lv<13> > select_ln29_reg_1018;
    sc_signal< sc_lv<13> > select_ln29_4_fu_575_p3;
    sc_signal< sc_lv<13> > select_ln29_4_reg_1073;
    sc_signal< sc_lv<13> > select_ln29_8_fu_593_p3;
    sc_signal< sc_lv<13> > select_ln29_8_reg_1078;
    sc_signal< sc_lv<13> > select_ln29_12_fu_611_p3;
    sc_signal< sc_lv<13> > select_ln29_12_reg_1083;
    sc_signal< sc_lv<13> > select_ln29_16_fu_629_p3;
    sc_signal< sc_lv<13> > select_ln29_16_reg_1088;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<5> > ap_phi_mux_f_0_phi_fu_418_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln1494_1_fu_551_p1;
    sc_signal< sc_lv<64> > zext_ln203_1_fu_666_p1;
    sc_signal< sc_lv<64> > zext_ln203_3_fu_689_p1;
    sc_signal< sc_lv<1> > icmp_ln13_fu_454_p2;
    sc_signal< sc_lv<5> > f_fu_448_p2;
    sc_signal< sc_lv<8> > tmp_2_fu_476_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_513_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_fu_509_p1;
    sc_signal< sc_lv<4> > shl_ln_fu_502_p3;
    sc_signal< sc_lv<4> > or_ln26_fu_527_p2;
    sc_signal< sc_lv<8> > tmp_6_fu_533_p3;
    sc_signal< sc_lv<9> > zext_ln1494_fu_541_p1;
    sc_signal< sc_lv<9> > add_ln1494_fu_545_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_4_fu_569_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_1_fu_565_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_8_fu_587_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_2_fu_583_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_12_fu_605_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_3_fu_601_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_16_fu_623_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_4_fu_619_p1;
    sc_signal< sc_lv<8> > tmp_fu_640_p3;
    sc_signal< sc_lv<8> > or_ln203_fu_647_p2;
    sc_signal< sc_lv<9> > tmp_3_cast_fu_653_p3;
    sc_signal< sc_lv<9> > add_ln203_fu_661_p2;
    sc_signal< sc_lv<7> > tmp_4_fu_672_p3;
    sc_signal< sc_lv<8> > zext_ln203_2_fu_679_p1;
    sc_signal< sc_lv<8> > zext_ln14_fu_637_p1;
    sc_signal< sc_lv<8> > add_ln203_1_fu_683_p2;
    sc_signal< sc_lv<14> > zext_ln29_fu_694_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_1_fu_697_p2;
    sc_signal< sc_lv<14> > select_ln29_1_fu_703_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_2_fu_711_p2;
    sc_signal< sc_lv<14> > select_ln29_2_fu_717_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_3_fu_725_p2;
    sc_signal< sc_lv<14> > zext_ln29_1_fu_740_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_5_fu_743_p2;
    sc_signal< sc_lv<14> > select_ln29_5_fu_749_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_6_fu_757_p2;
    sc_signal< sc_lv<14> > select_ln29_6_fu_763_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_7_fu_771_p2;
    sc_signal< sc_lv<14> > zext_ln29_2_fu_786_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_9_fu_789_p2;
    sc_signal< sc_lv<14> > select_ln29_9_fu_795_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_10_fu_803_p2;
    sc_signal< sc_lv<14> > select_ln29_10_fu_809_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_11_fu_817_p2;
    sc_signal< sc_lv<14> > zext_ln29_3_fu_832_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_13_fu_835_p2;
    sc_signal< sc_lv<14> > select_ln29_13_fu_841_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_14_fu_849_p2;
    sc_signal< sc_lv<14> > select_ln29_14_fu_855_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_15_fu_863_p2;
    sc_signal< sc_lv<14> > zext_ln29_4_fu_878_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_17_fu_881_p2;
    sc_signal< sc_lv<14> > select_ln29_17_fu_887_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_18_fu_895_p2;
    sc_signal< sc_lv<14> > select_ln29_18_fu_901_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_19_fu_909_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state5;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<7> ap_const_lv7_50;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_10;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln10_fu_442_p2();
    void thread_add_ln1494_fu_545_p2();
    void thread_add_ln203_1_fu_683_p2();
    void thread_add_ln203_fu_661_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_f_0_phi_fu_418_p4();
    void thread_ap_ready();
    void thread_conv_out_0_V_address0();
    void thread_conv_out_0_V_address1();
    void thread_conv_out_0_V_ce0();
    void thread_conv_out_0_V_ce1();
    void thread_conv_out_1_V_address0();
    void thread_conv_out_1_V_address1();
    void thread_conv_out_1_V_ce0();
    void thread_conv_out_1_V_ce1();
    void thread_conv_out_2_V_address0();
    void thread_conv_out_2_V_address1();
    void thread_conv_out_2_V_ce0();
    void thread_conv_out_2_V_ce1();
    void thread_conv_out_3_V_address0();
    void thread_conv_out_3_V_address1();
    void thread_conv_out_3_V_ce0();
    void thread_conv_out_3_V_ce1();
    void thread_conv_out_4_V_address0();
    void thread_conv_out_4_V_address1();
    void thread_conv_out_4_V_ce0();
    void thread_conv_out_4_V_ce1();
    void thread_conv_out_5_V_address0();
    void thread_conv_out_5_V_address1();
    void thread_conv_out_5_V_ce0();
    void thread_conv_out_5_V_ce1();
    void thread_conv_out_6_V_address0();
    void thread_conv_out_6_V_address1();
    void thread_conv_out_6_V_ce0();
    void thread_conv_out_6_V_ce1();
    void thread_conv_out_7_V_address0();
    void thread_conv_out_7_V_address1();
    void thread_conv_out_7_V_ce0();
    void thread_conv_out_7_V_ce1();
    void thread_conv_out_8_V_address0();
    void thread_conv_out_8_V_address1();
    void thread_conv_out_8_V_ce0();
    void thread_conv_out_8_V_ce1();
    void thread_conv_out_9_V_address0();
    void thread_conv_out_9_V_address1();
    void thread_conv_out_9_V_ce0();
    void thread_conv_out_9_V_ce1();
    void thread_f_fu_448_p2();
    void thread_icmp_ln10_fu_436_p2();
    void thread_icmp_ln13_fu_454_p2();
    void thread_icmp_ln1494_10_fu_803_p2();
    void thread_icmp_ln1494_11_fu_817_p2();
    void thread_icmp_ln1494_12_fu_605_p2();
    void thread_icmp_ln1494_13_fu_835_p2();
    void thread_icmp_ln1494_14_fu_849_p2();
    void thread_icmp_ln1494_15_fu_863_p2();
    void thread_icmp_ln1494_16_fu_623_p2();
    void thread_icmp_ln1494_17_fu_881_p2();
    void thread_icmp_ln1494_18_fu_895_p2();
    void thread_icmp_ln1494_19_fu_909_p2();
    void thread_icmp_ln1494_1_fu_697_p2();
    void thread_icmp_ln1494_2_fu_711_p2();
    void thread_icmp_ln1494_3_fu_725_p2();
    void thread_icmp_ln1494_4_fu_569_p2();
    void thread_icmp_ln1494_5_fu_743_p2();
    void thread_icmp_ln1494_6_fu_757_p2();
    void thread_icmp_ln1494_7_fu_771_p2();
    void thread_icmp_ln1494_8_fu_587_p2();
    void thread_icmp_ln1494_9_fu_789_p2();
    void thread_icmp_ln1494_fu_513_p2();
    void thread_max_pool_out_0_V_address0();
    void thread_max_pool_out_0_V_address1();
    void thread_max_pool_out_0_V_ce0();
    void thread_max_pool_out_0_V_ce1();
    void thread_max_pool_out_0_V_d0();
    void thread_max_pool_out_0_V_d1();
    void thread_max_pool_out_0_V_we0();
    void thread_max_pool_out_0_V_we1();
    void thread_max_pool_out_1_V_address0();
    void thread_max_pool_out_1_V_address1();
    void thread_max_pool_out_1_V_ce0();
    void thread_max_pool_out_1_V_ce1();
    void thread_max_pool_out_1_V_d0();
    void thread_max_pool_out_1_V_d1();
    void thread_max_pool_out_1_V_we0();
    void thread_max_pool_out_1_V_we1();
    void thread_max_pool_out_2_0_V_address0();
    void thread_max_pool_out_2_0_V_ce0();
    void thread_max_pool_out_2_0_V_d0();
    void thread_max_pool_out_2_0_V_we0();
    void thread_or_ln203_fu_647_p2();
    void thread_or_ln26_fu_527_p2();
    void thread_r_fu_493_p2();
    void thread_select_ln29_10_fu_809_p3();
    void thread_select_ln29_12_fu_611_p3();
    void thread_select_ln29_13_fu_841_p3();
    void thread_select_ln29_14_fu_855_p3();
    void thread_select_ln29_16_fu_629_p3();
    void thread_select_ln29_17_fu_887_p3();
    void thread_select_ln29_18_fu_901_p3();
    void thread_select_ln29_1_fu_703_p3();
    void thread_select_ln29_20_fu_460_p3();
    void thread_select_ln29_21_fu_468_p3();
    void thread_select_ln29_2_fu_717_p3();
    void thread_select_ln29_4_fu_575_p3();
    void thread_select_ln29_5_fu_749_p3();
    void thread_select_ln29_6_fu_763_p3();
    void thread_select_ln29_8_fu_593_p3();
    void thread_select_ln29_9_fu_795_p3();
    void thread_select_ln29_fu_519_p3();
    void thread_shl_ln_fu_502_p3();
    void thread_tmp_2_fu_476_p3();
    void thread_tmp_3_cast_fu_653_p3();
    void thread_tmp_4_fu_672_p3();
    void thread_tmp_6_fu_533_p3();
    void thread_tmp_fu_640_p3();
    void thread_trunc_ln1494_1_fu_565_p1();
    void thread_trunc_ln1494_2_fu_583_p1();
    void thread_trunc_ln1494_3_fu_601_p1();
    void thread_trunc_ln1494_4_fu_619_p1();
    void thread_trunc_ln1494_fu_509_p1();
    void thread_zext_ln1494_1_fu_551_p1();
    void thread_zext_ln1494_fu_541_p1();
    void thread_zext_ln14_1_fu_499_p1();
    void thread_zext_ln14_fu_637_p1();
    void thread_zext_ln203_1_fu_666_p1();
    void thread_zext_ln203_2_fu_679_p1();
    void thread_zext_ln203_3_fu_689_p1();
    void thread_zext_ln203_fu_484_p1();
    void thread_zext_ln29_1_fu_740_p1();
    void thread_zext_ln29_2_fu_786_p1();
    void thread_zext_ln29_3_fu_832_p1();
    void thread_zext_ln29_4_fu_878_p1();
    void thread_zext_ln29_fu_694_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
