# Reading C:/Program Files (x86)/Altera/modelsim_ase/tcl/vsim/pref.tcl 
# ERROR: No extended dataflow license exists
# vsim -gui Files {(x86)\Altera\modelsim_ase\win32aloem\modelsim.exe} 
# ** Error: (vsim-3170) Could not find 'C:/Users/Emmett/Documents/College Courses/EE 371/EE371/Lab 2/work.Files'.
# 
# Error loading design
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SRAM
# -- Compiling module SRAM_testbench
# ** Error: ./SRAM.sv(25): (vlog-2730) Undefined variable: 'WIDTH'.
# 
# ** Error: C:/Program Files (x86)/Altera/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/Program Files (x86)/Altera/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./SRAM.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SRAM
# -- Compiling module SRAM_testbench
# 
# Top level modules:
# 	SRAM_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps SRAM_testbench 
# Loading sv_std.std
# Loading work.SRAM_testbench
# Loading work.SRAM
# ** Error: (vsim-8378) ./SRAM.sv(29): Port size (7 or 7) does not match connection size (8) for implicit .name connection port 'ReadData'. The port definition is at: ./SRAM.sv(1).
# 
#         Region: /SRAM_testbench/ram
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SRAM
# -- Compiling module SRAM_testbench
# 
# Top level modules:
# 	SRAM_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps SRAM_testbench 
# Loading sv_std.std
# Loading work.SRAM_testbench
# Loading work.SRAM
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SRAM
# -- Compiling module SRAM_testbench
# 
# Top level modules:
# 	SRAM_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps SRAM_testbench 
# Loading sv_std.std
# Loading work.SRAM_testbench
# Loading work.SRAM
# ** Error: (vsim-8378) ./SRAM.sv(29): Port size (128 or 128) does not match connection size (8) for implicit .name connection port 'ReadData'. The port definition is at: ./SRAM.sv(1).
# 
#         Region: /SRAM_testbench/ram
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SRAM
# ** Error: ./SRAM.sv(4): (vlog-2730) Undefined variable: 'WIDTH'.
# 
# ** Error: ./SRAM.sv(6): 'WIDTH' already declared in this scope.
# ** Error: ./SRAM.sv(1): Identifier must be declared with a port mode: ReadData.
# -- Compiling module SRAM_testbench
# ** Error: C:/Program Files (x86)/Altera/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/Program Files (x86)/Altera/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./SRAM.sv""
do runalb
# Cannot open macro file: runalb
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SRAM
# -- Compiling module SRAM_testbench
# 
# Top level modules:
# 	SRAM_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps SRAM_testbench 
# Loading sv_std.std
# Loading work.SRAM_testbench
# Loading work.SRAM
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SRAM
# -- Compiling module SRAM_testbench
# 
# Top level modules:
# 	SRAM_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps SRAM_testbench 
# Loading sv_std.std
# Loading work.SRAM_testbench
# Loading work.SRAM
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SRAM
# -- Compiling module SRAM_testbench
# 
# Top level modules:
# 	SRAM_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps SRAM_testbench 
# Loading sv_std.std
# Loading work.SRAM_testbench
# Loading work.SRAM
# ** Error: (vsim-8378) ./SRAM.sv(28): Port size (128 or 128) does not match connection size (8) for implicit .name connection port 'ReadData'. The port definition is at: ./SRAM.sv(1).
# 
#         Region: /SRAM_testbench/ram
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module SRAM
# -- Compiling module SRAM_testbench
# 
# Top level modules:
# 	SRAM_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps SRAM_testbench 
# Loading sv_std.std
# Loading work.SRAM_testbench
# Loading work.SRAM
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
