<!-- HTML header for doxygen 1.10.0-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.11.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Mario Kart 64: include/PR/rcp.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only-darkmode-toggle.css" rel="stylesheet" type="text/css"/>
<link href="docs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="doxygen-awesome-darkmode-toggle.js"></script>
<script type="text/javascript">
    DoxygenAwesomeDarkModeToggle.init()
</script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Mario Kart 64
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.11.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('rcp_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rcp.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rcp_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="preprocessor">#ifndef _RCP_H_</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="preprocessor">#define _RCP_H_</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span> </div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">/**************************************************************************</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *                                                                        *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> *               Copyright (C) 1995, Silicon Graphics, Inc.               *</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> *                                                                        *</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> *  These coded instructions, statements, and computer programs  contain  *</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *  unpublished  proprietary  information of Silicon Graphics, Inc., and  *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> *  are protected by Federal copyright law.  They  may  not be disclosed  *</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *  to  third  parties  or copied or duplicated in any form, in whole or  *</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> *  in part, without the prior written consent of Silicon Graphics, Inc.  *</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> *                                                                        *</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> **************************************************************************/</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">/**************************************************************************</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> *</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> *  File: rcp.h</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> *</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> *  This file contains register and bit definitions for RCP memory map.</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> *  $Revision: 1.20 $</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> *  $Date: 1997/07/23 08:35:21 $</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> *  $Source: /disk6/Master/cvsmdev2/PR/include/rcp.h,v $</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> *</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> **************************************************************************/</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &lt;<a class="code" href="R4300_8h.html">PR/R4300.h</a>&gt;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &lt;<a class="code" href="ultratypes_8h.html">PR/ultratypes.h</a>&gt;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">/**********************************************************************</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> *</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> * Here is a quick overview of the RCP memory map:</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment"> *</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"></span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">0x0000_0000 .. 0x03ef_ffff  RDRAM memory</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">0x03f0_0000 .. 0x03ff_ffff  RDRAM registers</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"></span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">                RCP registers (see below)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">0x0400_0000 .. 0x040f_ffff  SP registers</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">0x0410_0000 .. 0x041f_ffff  DP command registers</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">0x0420_0000 .. 0x042f_ffff  DP span registers</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">0x0430_0000 .. 0x043f_ffff  MI registers</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">0x0440_0000 .. 0x044f_ffff  VI registers</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">0x0450_0000 .. 0x045f_ffff  AI registers</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">0x0460_0000 .. 0x046f_ffff  PI registers</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">0x0470_0000 .. 0x047f_ffff  RI registers</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">0x0480_0000 .. 0x048f_ffff  SI registers</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">0x0490_0000 .. 0x04ff_ffff  unused</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"></span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">0x0500_0000 .. 0x05ff_ffff  cartridge domain 2</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">0x0600_0000 .. 0x07ff_ffff  cartridge domain 1</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">0x0800_0000 .. 0x0fff_ffff  cartridge domain 2</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">0x1000_0000 .. 0x1fbf_ffff  cartridge domain 1</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"></span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">0x1fc0_0000 .. 0x1fc0_07bf      PIF Boot Rom (1984 bytes)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">0x1fc0_07c0 .. 0x1fc0_07ff      PIF (JoyChannel) RAM (64 bytes)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">0x1fc0_0800 .. 0x1fcf_ffff      Reserved</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">0x1fd0_0000 .. 0x7fff_ffff      cartridge domain 1</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">0x8000_0000 .. 0xffff_ffff      external SysAD device</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"></span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">The Indy development board use cartridge domain 1:</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">0x1000_0000 .. 0x10ff_ffff  RAMROM</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">0x1800_0000 .. 0x1800_0003  GIO interrupt (6 bits valid in 4 bytes) </span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">0x1800_0400 .. 0x1800_0403  GIO sync (6 bits valid in 4 bytes)  </span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">0x1800_0800 .. 0x1800_0803  CART interrupt (6 bits valid in 4 bytes)    </span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"></span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"></span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"></span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">**************************************************************************/</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/*************************************************************************</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> * RDRAM Memory (Assumes that maximum size is 4 MB)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="rcp_8h.html#ae453b0de3bbf4085e78664491779ed44">   75</a></span><span class="preprocessor">#define RDRAM_0_START       0x00000000</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="rcp_8h.html#a9eb7380e2fc99dc0e1417c55493e85ce">   76</a></span><span class="preprocessor">#define RDRAM_0_END     0x001FFFFF</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="rcp_8h.html#a20c102ada71d77699582a0b09f6fc1f6">   77</a></span><span class="preprocessor">#define RDRAM_1_START       0x00200000</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="rcp_8h.html#ab73ea4696ad005ddaae8c18f18a687af">   78</a></span><span class="preprocessor">#define RDRAM_1_END     0x003FFFFF</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="rcp_8h.html#acfa2281fea86845c5b29a33a3064002b">   80</a></span><span class="preprocessor">#define RDRAM_START     RDRAM_0_START</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="rcp_8h.html#a2b5717c2dbe8788999e087a81e519028">   81</a></span><span class="preprocessor">#define RDRAM_END       RDRAM_1_END</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/*************************************************************************</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> * Address predicates</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#if defined(_LANGUAGE_C) || defined(_LANGUAGE_C_PLUS_PLUS)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#define IS_RDRAM(x)     ((unsigned)(x) &gt;= RDRAM_START &amp;&amp; \</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">            (unsigned)(x) &lt; RDRAM_END)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">/*************************************************************************</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> * RDRAM Registers (0x03f0_0000 .. 0x03ff_ffff)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="rcp_8h.html#ad3cc872e4bc43c374ee1e9d283bf1609">   96</a></span><span class="preprocessor">#define RDRAM_BASE_REG      0x03F00000</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="rcp_8h.html#ace1e0746266bff43619c92cdd3fc3c68">   98</a></span><span class="preprocessor">#define RDRAM_CONFIG_REG    (RDRAM_BASE_REG+0x00)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="rcp_8h.html#ad9bd99839e3936ecb13165f757c15619">   99</a></span><span class="preprocessor">#define RDRAM_DEVICE_TYPE_REG   (RDRAM_BASE_REG+0x00)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="rcp_8h.html#ab28a0e021754f53b054a84accbb5298d">  100</a></span><span class="preprocessor">#define RDRAM_DEVICE_ID_REG (RDRAM_BASE_REG+0x04)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="rcp_8h.html#aa1c46c8decc6c2dd17711ac8801e6c0e">  101</a></span><span class="preprocessor">#define RDRAM_DELAY_REG     (RDRAM_BASE_REG+0x08)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="rcp_8h.html#affa2b5d359a62a1ea6d056a91fefd82f">  102</a></span><span class="preprocessor">#define RDRAM_MODE_REG      (RDRAM_BASE_REG+0x0c)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="rcp_8h.html#a73452a20af8f85a66b07f2eda702a69c">  103</a></span><span class="preprocessor">#define RDRAM_REF_INTERVAL_REG  (RDRAM_BASE_REG+0x10)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="rcp_8h.html#a9cc71013b056b579a798ac87a70cf31e">  104</a></span><span class="preprocessor">#define RDRAM_REF_ROW_REG   (RDRAM_BASE_REG+0x14)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="rcp_8h.html#ac6d3c5f5d5761a8f181e71d2c116efcb">  105</a></span><span class="preprocessor">#define RDRAM_RAS_INTERVAL_REG  (RDRAM_BASE_REG+0x18)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="rcp_8h.html#aa906fbadf1ddeb4c2ae1e15ede7cbc8e">  106</a></span><span class="preprocessor">#define RDRAM_MIN_INTERVAL_REG  (RDRAM_BASE_REG+0x1c)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="rcp_8h.html#a203ace020f485d630bab445281ceb04d">  107</a></span><span class="preprocessor">#define RDRAM_ADDR_SELECT_REG   (RDRAM_BASE_REG+0x20)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="rcp_8h.html#a9a35831e8b6a6765f2dc5f5d2c243832">  108</a></span><span class="preprocessor">#define RDRAM_DEVICE_MANUF_REG  (RDRAM_BASE_REG+0x24)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="rcp_8h.html#a4cf96b5ddb14340d0317ce4760545f1d">  110</a></span><span class="preprocessor">#define RDRAM_0_DEVICE_ID   0</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="rcp_8h.html#a7471a708b72ad5835d6e885f95843469">  111</a></span><span class="preprocessor">#define RDRAM_1_DEVICE_ID   1</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="rcp_8h.html#abdf2d52a2c6808da34ce1d115242b280">  113</a></span><span class="preprocessor">#define RDRAM_RESET_MODE        0</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="rcp_8h.html#a85a009c690d247952815ea843a68547b">  114</a></span><span class="preprocessor">#define RDRAM_ACTIVE_MODE       1</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="rcp_8h.html#a3fed0691b1a36a9e119cc76dff8115a4">  115</a></span><span class="preprocessor">#define RDRAM_STANDBY_MODE      2</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="rcp_8h.html#a75bf5359d509184aeb681106843b1ed8">  117</a></span><span class="preprocessor">#define RDRAM_LENGTH        (2*512*2048)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="rcp_8h.html#a1d6fbb942c3a3a5fe2fce00cca0bcfd3">  118</a></span><span class="preprocessor">#define RDRAM_0_BASE_ADDRESS    (RDRAM_0_DEVICE_ID*RDRAM_LENGTH)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="rcp_8h.html#ae48e4713346d67b13160c76ba80e4c82">  119</a></span><span class="preprocessor">#define RDRAM_1_BASE_ADDRESS    (RDRAM_1_DEVICE_ID*RDRAM_LENGTH)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="rcp_8h.html#ac2e41763bc0cb844153712d669e7911d">  121</a></span><span class="preprocessor">#define RDRAM_0_CONFIG      0x00000</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="rcp_8h.html#a016d01334066eda8f8f7b2b3d94fabf8">  122</a></span><span class="preprocessor">#define RDRAM_1_CONFIG      0x00400</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="rcp_8h.html#a4cd3a5c567662ce1ad14870c89cbba5e">  123</a></span><span class="preprocessor">#define RDRAM_GLOBAL_CONFIG 0x80000</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">/*************************************************************************</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> * PIF Physical memory map (total size = 2 KB)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> *</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"> *            Size      Description     Mode</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> *  1FC007FF    +-------+-----------------+-----+</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> *          |  64 B | JoyChannel RAM  | R/W |</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> *  1FC007C0    +-------+-----------------+-----+</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> *          |1984 B |    Boot ROM     |  *  |  * = Reserved</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> *  1FC00000    +-------+-----------------+-----+</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> *</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> */</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="rcp_8h.html#aac48d888dceac6291d7500057c586ae8">  137</a></span><span class="preprocessor">#define PIF_ROM_START       0x1FC00000</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="rcp_8h.html#a1e71f59df046f0a1cbdc9eb2c1c7fb28">  138</a></span><span class="preprocessor">#define PIF_ROM_END     0x1FC007BF</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="rcp_8h.html#a3a5b9116cc01c9b0aad30c6a59e50e03">  139</a></span><span class="preprocessor">#define PIF_RAM_START       0x1FC007C0</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="rcp_8h.html#af3df0c03560ce90642a92857fdb9abb1">  140</a></span><span class="preprocessor">#define PIF_RAM_END     0x1FC007FF</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/*************************************************************************</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * Controller channel </span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * Each game controller channel has 4 error bits that are defined in bit 6-7 of</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> * the Rx and Tx data size area bytes. Programmers need to clear these bits</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * when setting the Tx/Rx size area values for a channel</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="rcp_8h.html#ad91484cc14f5308e68413b7f48d593d8">  149</a></span><span class="preprocessor">#define CHNL_ERR_NORESP     0x80    </span><span class="comment">/* Bit 7 (Rx): No response error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="rcp_8h.html#a021358f4eaae21094bb78ff24d1a8202">  150</a></span><span class="preprocessor">#define CHNL_ERR_OVERRUN    0x40    </span><span class="comment">/* Bit 6 (Rx): Overrun error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="rcp_8h.html#a713a1b528e0c686270808b4a3d79bdeb">  151</a></span><span class="preprocessor">#define CHNL_ERR_FRAME      0x80    </span><span class="comment">/* Bit 7 (Tx): Frame error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="rcp_8h.html#a66fd06fd304f8417d9a1e0994101229a">  152</a></span><span class="preprocessor">#define CHNL_ERR_COLLISION  0x40    </span><span class="comment">/* Bit 6 (Tx): Collision error */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="rcp_8h.html#a476777e993dd8e1e337fa38cac7cfb47">  154</a></span><span class="preprocessor">#define CHNL_ERR_MASK       0xC0    </span><span class="comment">/* Bit 6-7: channel errors */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">/*************************************************************************</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> * External device info</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> */</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="rcp_8h.html#a8dfad442d91d5c61753008d3bf13e48e">  160</a></span><span class="preprocessor">#define DEVICE_TYPE_CART    0   </span><span class="comment">/* ROM cartridge */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="rcp_8h.html#a85bd006fef57769520ccd8b47647d20e">  161</a></span><span class="preprocessor">#define DEVICE_TYPE_BULK    1   </span><span class="comment">/* ROM bulk */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="rcp_8h.html#aae602d36eefe4cf9abfd70132997ceb7">  162</a></span><span class="preprocessor">#define DEVICE_TYPE_64DD    2   </span><span class="comment">/* 64 Disk Drive */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="rcp_8h.html#aae6d69c08334e9127cc08b1cac4bd1db">  163</a></span><span class="preprocessor">#define DEVICE_TYPE_SRAM    3   </span><span class="comment">/* SRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">/*************************************************************************</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> * SP Memory</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="rcp_8h.html#a84862be46207412412a6cfa780963594">  168</a></span><span class="preprocessor">#define SP_DMEM_START       0x04000000  </span><span class="comment">/* read/write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="rcp_8h.html#ac9c8549df7bd199d54eee76e7a71901f">  169</a></span><span class="preprocessor">#define SP_DMEM_END     0x04000FFF</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="rcp_8h.html#a516a6a8811f1fe646481475b96fb783b">  170</a></span><span class="preprocessor">#define SP_IMEM_START       0x04001000  </span><span class="comment">/* read/write */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="rcp_8h.html#acd220cb0448df5a63959661eebbf6644">  171</a></span><span class="preprocessor">#define SP_IMEM_END     0x04001FFF</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">/*************************************************************************</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * SP CP0 Registers</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> */</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="rcp_8h.html#a35fb77eea70acb98e0424abf58e67698">  177</a></span><span class="preprocessor">#define SP_BASE_REG     0x04040000</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">/* SP memory address (R/W): [11:0] DMEM/IMEM address; [12] 0=DMEM,1=IMEM */</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="rcp_8h.html#a3990c5960e58f7a15e50b99881784a2d">  180</a></span><span class="preprocessor">#define SP_MEM_ADDR_REG     (SP_BASE_REG+0x00)  </span><span class="comment">/* Master */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>                        </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">/* SP DRAM DMA address (R/W): [23:0] RDRAM address */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="rcp_8h.html#ab5c404ee2d59387ef78d0f1e2caa0303">  183</a></span><span class="preprocessor">#define SP_DRAM_ADDR_REG    (SP_BASE_REG+0x04)  </span><span class="comment">/* Slave */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">/* SP read DMA length (R/W): [11:0] length, [19:12] count, [31:20] skip */</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/* direction: I/DMEM &lt;- RDRAM */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="rcp_8h.html#a4b1c40d95d5de54f094184b453af2b9d">  187</a></span><span class="preprocessor">#define SP_RD_LEN_REG       (SP_BASE_REG+0x08)  </span><span class="comment">/* R/W: read len */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">/* SP write DMA length (R/W): [11:0] length, [19:12] count, [31:20] skip */</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">/* direction: I/DMEM -&gt; RDRAM */</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="rcp_8h.html#a5bc91c55114550e6b26bf4136ba2faa7">  191</a></span><span class="preprocessor">#define SP_WR_LEN_REG       (SP_BASE_REG+0x0C)  </span><span class="comment">/* R/W: write len */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">/* SP status (R/W): [14:0] valid bits; see below for write/read mode */</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="rcp_8h.html#ac6ff858eef4719c8ea2c6d45e8064a67">  194</a></span><span class="preprocessor">#define SP_STATUS_REG       (SP_BASE_REG+0x10)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">/* SP DMA full (R): [0] valid bit; dma full */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="rcp_8h.html#aefa1cad51dc1cf99b10749ddea786799">  197</a></span><span class="preprocessor">#define SP_DMA_FULL_REG     (SP_BASE_REG+0x14)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">/* SP DMA busy (R): [0] valid bit; dma busy */</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="rcp_8h.html#ad38d907a9072dc23b3d44f0b89cdb9e8">  200</a></span><span class="preprocessor">#define SP_DMA_BUSY_REG     (SP_BASE_REG+0x18)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">/* SP semaphore (R/W): Read:  [0] semaphore flag (set on read) */</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">/*                     Write: [] clear semaphore flag */</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="rcp_8h.html#aee39033948587e52a855bab3e7a5230f">  204</a></span><span class="preprocessor">#define SP_SEMAPHORE_REG    (SP_BASE_REG+0x1C)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">/* SP PC (R/W): [11:0] program counter */</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="rcp_8h.html#acabc3dd7a7988f71b714ce9f9fde3267">  207</a></span><span class="preprocessor">#define SP_PC_REG       0x04080000</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">/* SP MEM address: bit 12 specifies if address is IMEM or DMEM */</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="rcp_8h.html#a51069eea716d482c358a5a34f4a89cae">  210</a></span><span class="preprocessor">#define SP_DMA_DMEM     0x0000      </span><span class="comment">/* Bit 12: 0=DMEM, 1=IMEM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="rcp_8h.html#a64e8751039fa86fd1a9957a50b6e43ba">  211</a></span><span class="preprocessor">#define SP_DMA_IMEM     0x1000      </span><span class="comment">/* Bit 12: 0=DMEM, 1=IMEM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">/*</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> * Values to clear/set bit in status reg (SP_STATUS_REG - write)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> */</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="rcp_8h.html#a5fc2fdfe035ce17277a0e283426015f8">  216</a></span><span class="preprocessor">#define SP_CLR_HALT     0x00001     </span><span class="comment">/* Bit  0: clear halt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="rcp_8h.html#a8eb6016329a22e9181dc6069cd4536b7">  217</a></span><span class="preprocessor">#define SP_SET_HALT     0x00002     </span><span class="comment">/* Bit  1: set halt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="rcp_8h.html#a29a39159b793a4f0780052a573c8692b">  218</a></span><span class="preprocessor">#define SP_CLR_BROKE        0x00004     </span><span class="comment">/* Bit  2: clear broke */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="rcp_8h.html#a5157ddfc6dcd0fbab1cad484d7205f54">  219</a></span><span class="preprocessor">#define SP_CLR_INTR     0x00008     </span><span class="comment">/* Bit  3: clear intr */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="rcp_8h.html#adc5ca3b15ebdb5b24cc81ae1bafe2985">  220</a></span><span class="preprocessor">#define SP_SET_INTR     0x00010     </span><span class="comment">/* Bit  4: set intr */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="rcp_8h.html#a4aa2d253c0eb2d0e3213aa76f522670e">  221</a></span><span class="preprocessor">#define SP_CLR_SSTEP        0x00020     </span><span class="comment">/* Bit  5: clear sstep */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="rcp_8h.html#a6ea09421447230704e49ff926f540c48">  222</a></span><span class="preprocessor">#define SP_SET_SSTEP        0x00040     </span><span class="comment">/* Bit  6: set sstep */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="rcp_8h.html#a31d479cc2466621ffd0912269f86a5ba">  223</a></span><span class="preprocessor">#define SP_CLR_INTR_BREAK   0x00080     </span><span class="comment">/* Bit  7: clear intr on break */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="rcp_8h.html#af243ff2c3f70cbfdb76c5311f70b5215">  224</a></span><span class="preprocessor">#define SP_SET_INTR_BREAK   0x00100     </span><span class="comment">/* Bit  8: set intr on break */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="rcp_8h.html#a4637859fee93f1c09cf6a97a6102f348">  225</a></span><span class="preprocessor">#define SP_CLR_SIG0     0x00200     </span><span class="comment">/* Bit  9: clear signal 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="rcp_8h.html#aad203a4676af920eb5d3b7d08e569bb7">  226</a></span><span class="preprocessor">#define SP_SET_SIG0     0x00400     </span><span class="comment">/* Bit 10: set signal 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="rcp_8h.html#a724605a0c25c4143935fe22443e39d3f">  227</a></span><span class="preprocessor">#define SP_CLR_SIG1     0x00800     </span><span class="comment">/* Bit 11: clear signal 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="rcp_8h.html#a6b4fe145dff04bc55a73286c38b12554">  228</a></span><span class="preprocessor">#define SP_SET_SIG1     0x01000     </span><span class="comment">/* Bit 12: set signal 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="rcp_8h.html#aa0db3b6704e14957bb0d42ca3eb6f6b4">  229</a></span><span class="preprocessor">#define SP_CLR_SIG2     0x02000     </span><span class="comment">/* Bit 13: clear signal 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="rcp_8h.html#a1d9bb414d14145e39c4c8806563e4102">  230</a></span><span class="preprocessor">#define SP_SET_SIG2     0x04000     </span><span class="comment">/* Bit 14: set signal 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="rcp_8h.html#ae92b5b9d82b4639df1a636af7a79aa05">  231</a></span><span class="preprocessor">#define SP_CLR_SIG3     0x08000     </span><span class="comment">/* Bit 15: clear signal 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="rcp_8h.html#a1d8ac536c681518c8f291381ab343f1b">  232</a></span><span class="preprocessor">#define SP_SET_SIG3     0x10000     </span><span class="comment">/* Bit 16: set signal 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="rcp_8h.html#ae66d59fe87e5f2f98826b507c97215b3">  233</a></span><span class="preprocessor">#define SP_CLR_SIG4     0x20000     </span><span class="comment">/* Bit 17: clear signal 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="rcp_8h.html#a4cae85562d26b471f533944457c484bb">  234</a></span><span class="preprocessor">#define SP_SET_SIG4     0x40000     </span><span class="comment">/* Bit 18: set signal 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="rcp_8h.html#aced08185770a697f5d1563e04af4d071">  235</a></span><span class="preprocessor">#define SP_CLR_SIG5     0x80000     </span><span class="comment">/* Bit 19: clear signal 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="rcp_8h.html#a9c6254c2591a16ef61e28859b9772e8c">  236</a></span><span class="preprocessor">#define SP_SET_SIG5        0x100000     </span><span class="comment">/* Bit 20: set signal 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="rcp_8h.html#a7470b439d68e685381fb25f4dba207ab">  237</a></span><span class="preprocessor">#define SP_CLR_SIG6        0x200000     </span><span class="comment">/* Bit 21: clear signal 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="rcp_8h.html#ad515106f3403a8f833d3eebedcc80700">  238</a></span><span class="preprocessor">#define SP_SET_SIG6        0x400000     </span><span class="comment">/* Bit 22: set signal 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="rcp_8h.html#a03f72b571cd752458d580d9a0182eb42">  239</a></span><span class="preprocessor">#define SP_CLR_SIG7        0x800000     </span><span class="comment">/* Bit 23: clear signal 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="rcp_8h.html#a5f6063bef960329a6651fe2b907305da">  240</a></span><span class="preprocessor">#define SP_SET_SIG7       0x1000000     </span><span class="comment">/* Bit 24: set signal 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">/*</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> * Patterns to interpret status reg (SP_STATUS_REG - read)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> */</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="rcp_8h.html#a4605e40aeb4f88b233c2b3a900dc7445">  245</a></span><span class="preprocessor">#define SP_STATUS_HALT      0x001       </span><span class="comment">/* Bit  0: halt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="rcp_8h.html#ab9c7c6fb240cdc327b4315c0c88bc353">  246</a></span><span class="preprocessor">#define SP_STATUS_BROKE     0x002       </span><span class="comment">/* Bit  1: broke */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="rcp_8h.html#a9b575d6a574ef70b4f7db0c49c432072">  247</a></span><span class="preprocessor">#define SP_STATUS_DMA_BUSY  0x004       </span><span class="comment">/* Bit  2: dma busy */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="rcp_8h.html#a4f0b4b7b3d5991247e9ce0223ae94cb1">  248</a></span><span class="preprocessor">#define SP_STATUS_DMA_FULL  0x008       </span><span class="comment">/* Bit  3: dma full */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="rcp_8h.html#a8625096fce601229f166055d7a965a7d">  249</a></span><span class="preprocessor">#define SP_STATUS_IO_FULL   0x010       </span><span class="comment">/* Bit  4: io full */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="rcp_8h.html#a687dbee7b543c8424e90c854e80944e9">  250</a></span><span class="preprocessor">#define SP_STATUS_SSTEP     0x020       </span><span class="comment">/* Bit  5: single step */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="rcp_8h.html#a0c0b7bd1308cac1f609f90d9f743e04e">  251</a></span><span class="preprocessor">#define SP_STATUS_INTR_BREAK    0x040       </span><span class="comment">/* Bit  6: interrupt on break */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="rcp_8h.html#a5302c5cbfbbef6e0698f1f830d1ec067">  252</a></span><span class="preprocessor">#define SP_STATUS_SIG0      0x080       </span><span class="comment">/* Bit  7: signal 0 set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="rcp_8h.html#acdc29153a69e755db73e6f59bb4d4556">  253</a></span><span class="preprocessor">#define SP_STATUS_SIG1      0x100       </span><span class="comment">/* Bit  8: signal 1 set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="rcp_8h.html#a5d4ec66566cfb039c23affecf46d795d">  254</a></span><span class="preprocessor">#define SP_STATUS_SIG2      0x200       </span><span class="comment">/* Bit  9: signal 2 set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="rcp_8h.html#af87280ee17775e563f64ef233adfd3f9">  255</a></span><span class="preprocessor">#define SP_STATUS_SIG3      0x400       </span><span class="comment">/* Bit 10: signal 3 set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="rcp_8h.html#a2f0711809c90d46b208da8ee3d2ae3f2">  256</a></span><span class="preprocessor">#define SP_STATUS_SIG4      0x800       </span><span class="comment">/* Bit 11: signal 4 set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="rcp_8h.html#a6b9d2b3f10335066c07b99a91a319fa3">  257</a></span><span class="preprocessor">#define SP_STATUS_SIG5         0x1000       </span><span class="comment">/* Bit 12: signal 5 set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="rcp_8h.html#a0f7b73a5b64ba963bb1b2fce8e8ff526">  258</a></span><span class="preprocessor">#define SP_STATUS_SIG6         0x2000       </span><span class="comment">/* Bit 13: signal 6 set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="rcp_8h.html#a438cc52b802a0d334bbab20ff7bd8f85">  259</a></span><span class="preprocessor">#define SP_STATUS_SIG7         0x4000       </span><span class="comment">/* Bit 14: signal 7 set */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">/* </span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> * Use of SIG bits</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> */</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="rcp_8h.html#a46b89d404461e002130b22c700dc48c7">  264</a></span><span class="preprocessor">#define SP_CLR_YIELD        SP_CLR_SIG0</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="rcp_8h.html#a9a2370a27af43206582edee7f7638acc">  265</a></span><span class="preprocessor">#define SP_SET_YIELD        SP_SET_SIG0</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="rcp_8h.html#ae37679bae34c1fe64914627a29504b1e">  266</a></span><span class="preprocessor">#define SP_STATUS_YIELD     SP_STATUS_SIG0</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="rcp_8h.html#a6f06c9f05f8b4dbc0bb9761335da40e5">  267</a></span><span class="preprocessor">#define SP_CLR_YIELDED      SP_CLR_SIG1</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="rcp_8h.html#a1835f71320d20939adb3f016a6a5b761">  268</a></span><span class="preprocessor">#define SP_SET_YIELDED      SP_SET_SIG1</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="rcp_8h.html#a9e9bc1350e1aefa2267dc0668f1dc343">  269</a></span><span class="preprocessor">#define SP_STATUS_YIELDED   SP_STATUS_SIG1</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="rcp_8h.html#a88a41e7db2568023ecdda09246e2a98e">  270</a></span><span class="preprocessor">#define SP_CLR_TASKDONE     SP_CLR_SIG2</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="rcp_8h.html#ab20ec5fa26a802d663ffed8b339875ce">  271</a></span><span class="preprocessor">#define SP_SET_TASKDONE     SP_SET_SIG2</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="rcp_8h.html#a48a67a38eb6531be29f3eb9812207f4a">  272</a></span><span class="preprocessor">#define SP_STATUS_TASKDONE  SP_STATUS_SIG2</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="rcp_8h.html#a38829d2c0a5975ed18fc88ba5ade396c">  273</a></span><span class="preprocessor">#define SP_CLR_RSPSIGNAL    SP_CLR_SIG3</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="rcp_8h.html#af0a5c9a1ee1c917e9e8e48e140a4f157">  274</a></span><span class="preprocessor">#define SP_SET_RSPSIGNAL    SP_SET_SIG3</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="rcp_8h.html#a6675b3b4342f1834cb102a653c508e83">  275</a></span><span class="preprocessor">#define SP_STATUS_RSPSIGNAL SP_STATUS_SIG3</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="rcp_8h.html#a650ebceef85a5acb68f53232b93b41c4">  276</a></span><span class="preprocessor">#define SP_CLR_CPUSIGNAL    SP_CLR_SIG4</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="rcp_8h.html#a03008bedb486b7b0e15db7a0f41bfeb9">  277</a></span><span class="preprocessor">#define SP_SET_CPUSIGNAL    SP_SET_SIG4</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="rcp_8h.html#a3f83c7fc846bb07e19efbeffe3343ab7">  278</a></span><span class="preprocessor">#define SP_STATUS_CPUSIGNAL SP_STATUS_SIG4</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">/* SP IMEM BIST REG (R/W): [6:0] BIST status bits; see below for detail */</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="rcp_8h.html#a28ca4e70cd7c2c9cb1d1e95dd2f9ae00">  281</a></span><span class="preprocessor">#define SP_IBIST_REG    0x04080004</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">/*</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> * Patterns to interpret status reg (SP_BIST_REG - write)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> */</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="rcp_8h.html#a2b2a25189eee36e1822536627bc73af3">  286</a></span><span class="preprocessor">#define SP_IBIST_CHECK      0x01        </span><span class="comment">/* Bit 0: BIST check */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="rcp_8h.html#a875f95ee726ed654873c4100f7084a22">  287</a></span><span class="preprocessor">#define SP_IBIST_GO     0x02        </span><span class="comment">/* Bit 1: BIST go */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="rcp_8h.html#a8cc16f20655f57032de54fc8e5ddf82d">  288</a></span><span class="preprocessor">#define SP_IBIST_CLEAR      0x04        </span><span class="comment">/* Bit 2: BIST clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">/*</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> * Patterns to interpret status reg (SP_BIST_REG - read)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> */</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">/* First 2 bits are same as in write mode:  </span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> * Bit 0: BIST check; Bit 1: BIST go </span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> */</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="rcp_8h.html#a0115cc6683a30cd42c0a9b007e398604">  296</a></span><span class="preprocessor">#define SP_IBIST_DONE       0x04        </span><span class="comment">/* Bit 2: BIST done */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="rcp_8h.html#af7bb6dee3e003edb24682f3cd48633b6">  297</a></span><span class="preprocessor">#define SP_IBIST_FAILED     0x78        </span><span class="comment">/* Bit [6:3]: BIST fail */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">/*************************************************************************</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> * DP Command Registers </span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> */</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="rcp_8h.html#a0ecfd97a0a11a3727f1c74bd9dc30a27">  303</a></span><span class="preprocessor">#define DPC_BASE_REG        0x04100000</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">/* DP CMD DMA start (R/W): [23:0] DMEM/RDRAM start address */</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="rcp_8h.html#a4241d0984efd2111b157c34f9f5b37e2">  306</a></span><span class="preprocessor">#define DPC_START_REG       (DPC_BASE_REG+0x00)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">/* DP CMD DMA end (R/W): [23:0] DMEM/RDRAM end address */</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="rcp_8h.html#a2ddb53fb2064098d182d6bac5e8252c2">  309</a></span><span class="preprocessor">#define DPC_END_REG     (DPC_BASE_REG+0x04)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">/* DP CMD DMA end (R): [23:0] DMEM/RDRAM current address */</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="rcp_8h.html#a916002b9ab29227a2179506a2236b131">  312</a></span><span class="preprocessor">#define DPC_CURRENT_REG     (DPC_BASE_REG+0x08) </span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">/* DP CMD status (R/W): [9:0] valid bits - see below for definitions */</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="rcp_8h.html#aad20ec164ffefe09f27a0a202dc2d640">  315</a></span><span class="preprocessor">#define DPC_STATUS_REG      (DPC_BASE_REG+0x0C)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">/* DP clock counter (R): [23:0] clock counter */</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="rcp_8h.html#a314bebf72a7a8d67e5aeb22e24d4b2ad">  318</a></span><span class="preprocessor">#define DPC_CLOCK_REG       (DPC_BASE_REG+0x10) </span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">/* DP buffer busy counter (R): [23:0] clock counter */</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="rcp_8h.html#a1bfc9fe1a290c5811175c7dec530f5b6">  321</a></span><span class="preprocessor">#define DPC_BUFBUSY_REG     (DPC_BASE_REG+0x14)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">/* DP pipe busy counter (R): [23:0] clock counter */</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="rcp_8h.html#a329b31b8a9854a5f99b36eee5d2725e2">  324</a></span><span class="preprocessor">#define DPC_PIPEBUSY_REG    (DPC_BASE_REG+0x18)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">/* DP TMEM load counter (R): [23:0] clock counter */</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="rcp_8h.html#a1586580fccd0187be56bbfeefa299984">  327</a></span><span class="preprocessor">#define DPC_TMEM_REG        (DPC_BASE_REG+0x1C)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">/*</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> * Values to clear/set bit in status reg (DPC_STATUS_REG - write)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> */</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="rcp_8h.html#a794ab68690dc5142c7b83ed72714321a">  332</a></span><span class="preprocessor">#define DPC_CLR_XBUS_DMEM_DMA   0x0001      </span><span class="comment">/* Bit 0: clear xbus_dmem_dma */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="rcp_8h.html#ae337f42936c85d50d48fb526a5016f01">  333</a></span><span class="preprocessor">#define DPC_SET_XBUS_DMEM_DMA   0x0002      </span><span class="comment">/* Bit 1: set xbus_dmem_dma */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="rcp_8h.html#afc41660aa37ffba0015c5c271827efbe">  334</a></span><span class="preprocessor">#define DPC_CLR_FREEZE      0x0004      </span><span class="comment">/* Bit 2: clear freeze */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="rcp_8h.html#a157f865526391e106e278a37929facce">  335</a></span><span class="preprocessor">#define DPC_SET_FREEZE      0x0008      </span><span class="comment">/* Bit 3: set freeze */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="rcp_8h.html#abe94e45ab8aebbfdf2abf6a307fadff2">  336</a></span><span class="preprocessor">#define DPC_CLR_FLUSH       0x0010      </span><span class="comment">/* Bit 4: clear flush */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="rcp_8h.html#af22f79aa21709626bbc8994f70213ba4">  337</a></span><span class="preprocessor">#define DPC_SET_FLUSH       0x0020      </span><span class="comment">/* Bit 5: set flush */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="rcp_8h.html#a0ed73fa36a8aad7bdf857aae30daf545">  338</a></span><span class="preprocessor">#define DPC_CLR_TMEM_CTR    0x0040      </span><span class="comment">/* Bit 6: clear tmem ctr */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="rcp_8h.html#a5984c71a58b64e354033f7eb4035cb5b">  339</a></span><span class="preprocessor">#define DPC_CLR_PIPE_CTR    0x0080      </span><span class="comment">/* Bit 7: clear pipe ctr */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="rcp_8h.html#aa5cd64412fd76505f840b62f0acab8b1">  340</a></span><span class="preprocessor">#define DPC_CLR_CMD_CTR     0x0100      </span><span class="comment">/* Bit 8: clear cmd ctr */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="rcp_8h.html#ad8bfdc4d9eb85d6671f3224dea36f29e">  341</a></span><span class="preprocessor">#define DPC_CLR_CLOCK_CTR   0x0200      </span><span class="comment">/* Bit 9: clear clock ctr */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">/*</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> * Patterns to interpret status reg (DPC_STATUS_REG - read)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"> */</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="rcp_8h.html#a1627dcceb39f4a1e7f3224523e2ed36b">  346</a></span><span class="preprocessor">#define DPC_STATUS_XBUS_DMEM_DMA    0x001   </span><span class="comment">/* Bit  0: xbus_dmem_dma */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="rcp_8h.html#a61c26d838c8860b12af3f7c03865bbb2">  347</a></span><span class="preprocessor">#define DPC_STATUS_FREEZE       0x002   </span><span class="comment">/* Bit  1: freeze */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="rcp_8h.html#a56d19860d8b22f9f84b78b83734ca545">  348</a></span><span class="preprocessor">#define DPC_STATUS_FLUSH        0x004   </span><span class="comment">/* Bit  2: flush */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">/*#define DPC_STATUS_FROZEN     0x008*/</span> <span class="comment">/* Bit  3: frozen */</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="rcp_8h.html#a1de4d87784c0b41e3f7becaa1ec6b00c">  350</a></span><span class="preprocessor">#define DPC_STATUS_START_GCLK       0x008   </span><span class="comment">/* Bit  3: start gclk */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="rcp_8h.html#a627013776727bffc031a6eb622af2e6b">  351</a></span><span class="preprocessor">#define DPC_STATUS_TMEM_BUSY        0x010   </span><span class="comment">/* Bit  4: tmem busy */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="rcp_8h.html#a21909ed991200580f3f887335356930b">  352</a></span><span class="preprocessor">#define DPC_STATUS_PIPE_BUSY        0x020   </span><span class="comment">/* Bit  5: pipe busy */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="rcp_8h.html#ae8e0436706bd4b12a735187d8575bef4">  353</a></span><span class="preprocessor">#define DPC_STATUS_CMD_BUSY     0x040   </span><span class="comment">/* Bit  6: cmd busy */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="rcp_8h.html#a799259423063aa8d822df703b97436c0">  354</a></span><span class="preprocessor">#define DPC_STATUS_CBUF_READY       0x080   </span><span class="comment">/* Bit  7: cbuf ready */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="rcp_8h.html#a4d2b7bafbfa5bcb05ee69d6462fb22ce">  355</a></span><span class="preprocessor">#define DPC_STATUS_DMA_BUSY     0x100   </span><span class="comment">/* Bit  8: dma busy */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="rcp_8h.html#a618c7a8e8d4095767aedd9da858a2684">  356</a></span><span class="preprocessor">#define DPC_STATUS_END_VALID        0x200   </span><span class="comment">/* Bit  9: end valid */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="rcp_8h.html#a8d56542ef94b118791df607f70946ba5">  357</a></span><span class="preprocessor">#define DPC_STATUS_START_VALID      0x400   </span><span class="comment">/* Bit 10: start valid */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">/*************************************************************************</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> * DP Span Registers </span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="rcp_8h.html#a34da27e4ea309ab6cde81c5abefd5499">  363</a></span><span class="preprocessor">#define DPS_BASE_REG        0x04200000</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">/* DP tmem bist (R/W): [10:0] BIST status bits; see below for detail */</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="rcp_8h.html#a6320aa79249e08e8808e1d3c3f97d6a5">  366</a></span><span class="preprocessor">#define DPS_TBIST_REG       (DPS_BASE_REG+0x00)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">/* DP span test mode (R/W): [0] Span buffer test access enable */</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="rcp_8h.html#a69cdd08ac590962d828a1570f53ccf0c">  369</a></span><span class="preprocessor">#define DPS_TEST_MODE_REG   (DPS_BASE_REG+0x04)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment">/* DP span buffer test address (R/W): [6:0] bits; see below for detail */</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="rcp_8h.html#a04f757bb67295a95dcd380e97d8c1423">  372</a></span><span class="preprocessor">#define DPS_BUFTEST_ADDR_REG    (DPS_BASE_REG+0x08)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">/* DP span buffer test data (R/W): [31:0] span buffer data */</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="rcp_8h.html#a1dc4508c4c58971d5632e458b6b820a0">  375</a></span><span class="preprocessor">#define DPS_BUFTEST_DATA_REG    (DPS_BASE_REG+0x0C)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">/*</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * Patterns to interpret status reg (DPS_TMEM_BIST_REG - write)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> */</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="rcp_8h.html#a5c14e64fc9056de700d147e0e8add8da">  380</a></span><span class="preprocessor">#define DPS_TBIST_CHECK     0x01        </span><span class="comment">/* Bit 0: BIST check */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="rcp_8h.html#ad6f9075b0e2812973deb37ad033f6c9b">  381</a></span><span class="preprocessor">#define DPS_TBIST_GO        0x02        </span><span class="comment">/* Bit 1: BIST go */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="rcp_8h.html#a0b45e13a61f6248ad5175fc8744a7d4c">  382</a></span><span class="preprocessor">#define DPS_TBIST_CLEAR     0x04        </span><span class="comment">/* Bit 2: BIST clear */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">/*</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment"> * Patterns to interpret status reg (DPS_TMEM_BIST_REG - read)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment"> */</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">/* First 2 bits are same as in write mode:  </span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> * Bit 0: BIST check; Bit 1: BIST go </span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> */</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="rcp_8h.html#a9e565fc48b7007a148d014b4dde06a52">  390</a></span><span class="preprocessor">#define DPS_TBIST_DONE      0x004       </span><span class="comment">/* Bit 2: BIST done */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="rcp_8h.html#a76bcb992ee9eb2f64d2d3ccb636def15">  391</a></span><span class="preprocessor">#define DPS_TBIST_FAILED    0x7F8       </span><span class="comment">/* Bit [10:3]: BIST fail */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span> </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">/*************************************************************************</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"> * MIPS Interface (MI) Registers </span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment"> */</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="rcp_8h.html#a9d9b5cbae83feac41c2b268d9d01cda1">  397</a></span><span class="preprocessor">#define MI_BASE_REG     0x04300000</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">/* </span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> * MI init mode (W): [6:0] init length, [7] clear init mode, [8] set init mode</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> *                   [9/10] clear/set ebus test mode, [11] clear DP interrupt</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> *              (R): [6:0] init length, [7] init mode, [8] ebus test mode</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> */</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="rcp_8h.html#ad92df8715c06545824255c51ed469fe8">  404</a></span><span class="preprocessor">#define MI_INIT_MODE_REG    (MI_BASE_REG+0x00)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="rcp_8h.html#a6a2f97f3aee1dfc54948a45084ec6cc3">  405</a></span><span class="preprocessor">#define MI_MODE_REG     MI_INIT_MODE_REG</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">/*</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment"> * Values to clear/set bit in mode reg (MI_MODE_REG - write)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment"> */</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="rcp_8h.html#abf059627e0a3300e9aae3b9c79f164ae">  410</a></span><span class="preprocessor">#define MI_CLR_INIT     0x0080      </span><span class="comment">/* Bit  7: clear init mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="rcp_8h.html#a16c414d7ae9164c45f4b73c2cb0066ec">  411</a></span><span class="preprocessor">#define MI_SET_INIT     0x0100      </span><span class="comment">/* Bit  8: set init mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="rcp_8h.html#a93edff4b83b599fc0005c5234c937f75">  412</a></span><span class="preprocessor">#define MI_CLR_EBUS     0x0200      </span><span class="comment">/* Bit  9: clear ebus test */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="rcp_8h.html#af0ceab463ec128bcd5771b938b26763c">  413</a></span><span class="preprocessor">#define MI_SET_EBUS     0x0400      </span><span class="comment">/* Bit 10: set ebus test mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="rcp_8h.html#ac20dbee41a8ce84fcd8afff126a12f75">  414</a></span><span class="preprocessor">#define MI_CLR_DP_INTR      0x0800      </span><span class="comment">/* Bit 11: clear dp interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="rcp_8h.html#aed5801a484f8df536ad6573d21ecf715">  415</a></span><span class="preprocessor">#define MI_CLR_RDRAM        0x1000      </span><span class="comment">/* Bit 12: clear RDRAM reg */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="rcp_8h.html#a6f567ae4139d0b1963eae6fce52f4c79">  416</a></span><span class="preprocessor">#define MI_SET_RDRAM        0x2000      </span><span class="comment">/* Bit 13: set RDRAM reg mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">/*</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment"> * Patterns to interpret mode reg (MI_MODE_REG - read)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"> */</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="rcp_8h.html#a361ce5f76558d9ad6e3dfc3acd1c06f4">  421</a></span><span class="preprocessor">#define MI_MODE_INIT        0x0080      </span><span class="comment">/* Bit  7: init mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="rcp_8h.html#a9444e77dd8461488d8b73391ca0d7760">  422</a></span><span class="preprocessor">#define MI_MODE_EBUS        0x0100      </span><span class="comment">/* Bit  8: ebus test mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="rcp_8h.html#a1a2f7fe92e1638188a121ec4a4dfe0ac">  423</a></span><span class="preprocessor">#define MI_MODE_RDRAM       0x0200      </span><span class="comment">/* Bit  9: RDRAM reg mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">/* MI version (R): [7:0] io, [15:8] rac, [23:16] rdp, [31:24] rsp */</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="rcp_8h.html#a62658a58ef0d576d720bd11d2c467305">  426</a></span><span class="preprocessor">#define MI_VERSION_REG      (MI_BASE_REG+0x04)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="rcp_8h.html#a39af55300ea2309f189f835003499cae">  427</a></span><span class="preprocessor">#define MI_NOOP_REG     MI_VERSION_REG</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span> </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">/* MI interrupt (R): [5:0] valid bits - see below for bit patterns */</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="rcp_8h.html#ab2746c0015346c5d8efce63b1b8be95a">  430</a></span><span class="preprocessor">#define MI_INTR_REG     (MI_BASE_REG+0x08)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">/* </span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> * MI interrupt mask (W): [11:0] valid bits - see below for bit patterns </span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> *                   (R): [5:0] valid bits - see below for bit patterns </span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> */</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="rcp_8h.html#abb665f000c6b4fc53e2a5927ad2b9d45">  436</a></span><span class="preprocessor">#define MI_INTR_MASK_REG    (MI_BASE_REG+0x0C)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">/*</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment"> * The following are values to check for interrupt setting (MI_INTR_REG)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment"> */</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="rcp_8h.html#a92b21e494029fc8c3b282794e96e7285">  441</a></span><span class="preprocessor">#define MI_INTR_SP      0x01        </span><span class="comment">/* Bit 0: SP intr */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="rcp_8h.html#ac34a484454f7cf060f985814d0af2c81">  442</a></span><span class="preprocessor">#define MI_INTR_SI      0x02        </span><span class="comment">/* Bit 1: SI intr */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="rcp_8h.html#a7d52d5c9f6c5c45685c10e40dd6df88b">  443</a></span><span class="preprocessor">#define MI_INTR_AI      0x04        </span><span class="comment">/* Bit 2: AI intr */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="rcp_8h.html#a9598982e34e5e13fed6dbb16890d1596">  444</a></span><span class="preprocessor">#define MI_INTR_VI      0x08        </span><span class="comment">/* Bit 3: VI intr */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="rcp_8h.html#a29720422b6385bbb049db3b5b73255a9">  445</a></span><span class="preprocessor">#define MI_INTR_PI      0x10        </span><span class="comment">/* Bit 4: PI intr */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="rcp_8h.html#aa69a5f85f0b68ee2184b9cff279b833c">  446</a></span><span class="preprocessor">#define MI_INTR_DP      0x20        </span><span class="comment">/* Bit 5: DP intr */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">/*</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment"> * The following are values to clear/set various interrupt bit mask</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment"> * They can be ORed together to manipulate multiple bits </span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> * (MI_INTR_MASK_REG - write)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"> */</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="rcp_8h.html#a4373ab01c71cc980acbf0fbbb8ca2d87">  453</a></span><span class="preprocessor">#define MI_INTR_MASK_CLR_SP 0x0001      </span><span class="comment">/* Bit  0: clear SP mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="rcp_8h.html#a29231b9304ca42ae9c1a38ebbfdb4a6d">  454</a></span><span class="preprocessor">#define MI_INTR_MASK_SET_SP 0x0002      </span><span class="comment">/* Bit  1: set SP mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="rcp_8h.html#ab524ad693e6a005edf1159057848c158">  455</a></span><span class="preprocessor">#define MI_INTR_MASK_CLR_SI 0x0004      </span><span class="comment">/* Bit  2: clear SI mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="rcp_8h.html#ae07f4c5d24d009d7b84ae77341fdc84f">  456</a></span><span class="preprocessor">#define MI_INTR_MASK_SET_SI 0x0008      </span><span class="comment">/* Bit  3: set SI mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="rcp_8h.html#aedefad6a1cdff2de93a7f64694541bf3">  457</a></span><span class="preprocessor">#define MI_INTR_MASK_CLR_AI 0x0010      </span><span class="comment">/* Bit  4: clear AI mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="rcp_8h.html#a44956e42a6cced0d6f49e0a20a53efbd">  458</a></span><span class="preprocessor">#define MI_INTR_MASK_SET_AI 0x0020      </span><span class="comment">/* Bit  5: set AI mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="rcp_8h.html#a9624960675dba3253866c9f2176ebe5a">  459</a></span><span class="preprocessor">#define MI_INTR_MASK_CLR_VI 0x0040      </span><span class="comment">/* Bit  6: clear VI mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="rcp_8h.html#ae835ca0271aefb41f2049f1f56bc6f87">  460</a></span><span class="preprocessor">#define MI_INTR_MASK_SET_VI 0x0080      </span><span class="comment">/* Bit  7: set VI mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="rcp_8h.html#a98142c73287a6e43c1a83c6529add3a4">  461</a></span><span class="preprocessor">#define MI_INTR_MASK_CLR_PI 0x0100      </span><span class="comment">/* Bit  8: clear PI mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="rcp_8h.html#a5296e0f01f093ca274fd0a89b155ab4c">  462</a></span><span class="preprocessor">#define MI_INTR_MASK_SET_PI 0x0200      </span><span class="comment">/* Bit  9: set PI mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="rcp_8h.html#a570f49661f2ff5677a2bc5a1379dbcce">  463</a></span><span class="preprocessor">#define MI_INTR_MASK_CLR_DP 0x0400      </span><span class="comment">/* Bit 10: clear DP mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="rcp_8h.html#ae8d96e59d2cf113cd7e5bf993ccb2123">  464</a></span><span class="preprocessor">#define MI_INTR_MASK_SET_DP 0x0800      </span><span class="comment">/* Bit 11: set DP mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">/*</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"> * The following are values to check for interrupt mask setting </span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> * (MI_INTR_MASK_REG - read)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> */</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="rcp_8h.html#af252248d94b43b973c4317a493e9518a">  470</a></span><span class="preprocessor">#define MI_INTR_MASK_SP     0x01        </span><span class="comment">/* Bit 0: SP intr mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="rcp_8h.html#ace9fdaad424116f796a38efb6e8aaf33">  471</a></span><span class="preprocessor">#define MI_INTR_MASK_SI     0x02        </span><span class="comment">/* Bit 1: SI intr mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="rcp_8h.html#a0017ef11ba676aa831a94d6f3bb0dc74">  472</a></span><span class="preprocessor">#define MI_INTR_MASK_AI     0x04        </span><span class="comment">/* Bit 2: AI intr mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="rcp_8h.html#a1cf3cfc1208bd945b3894bc61ff2e4d3">  473</a></span><span class="preprocessor">#define MI_INTR_MASK_VI     0x08        </span><span class="comment">/* Bit 3: VI intr mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="rcp_8h.html#a53ed91fc6372fe5d62109ee98a03c3f4">  474</a></span><span class="preprocessor">#define MI_INTR_MASK_PI     0x10        </span><span class="comment">/* Bit 4: PI intr mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="rcp_8h.html#a2cb42c88f3c46a93d27784bf0f70a647">  475</a></span><span class="preprocessor">#define MI_INTR_MASK_DP     0x20        </span><span class="comment">/* Bit 5: DP intr mask */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">/*************************************************************************</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> * Video Interface (VI) Registers </span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> */</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="rcp_8h.html#aae0837a008461f00deb30b1642ef0ed4">  481</a></span><span class="preprocessor">#define VI_BASE_REG     0x04400000</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span> </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">/* VI status/control (R/W): [15-0] valid bits: </span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"> *  [1:0]   = type[1:0] (pixel size) </span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment"> *          0: blank (no data, no sync)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"> *                      1: reserved</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> *                      2: 5/5/5/3 (&quot;16&quot; bit)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> *                      3: 8/8/8/8 (32 bit)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> *  [2]     = gamma_dither_enable (normally on, unless &quot;special effect&quot;)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> *  [3]     = gamma_enable (normally on, unless MPEG/JPEG)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> *  [4]     = divot_enable (normally on if antialiased, unless decal lines)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"> *  [5]     = reserved - always off</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"> *  [6]     = serrate (always on if interlaced, off if not)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment"> *  [7]     = reserved - diagnostics only</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment"> *  [9:8]   = anti-alias (aa) mode[1:0] </span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"> *          0: aa &amp; resamp (always fetch extra lines)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment"> *                      1: aa &amp; resamp (fetch extra lines if needed)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> *                      2: resamp only (treat as all fully covered)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> *                      3: neither (replicate pixels, no interpolate)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> *  [11]    = reserved - diagnostics only</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> *  [15:12] = reserved</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> *</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"> */</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="rcp_8h.html#a5a7302c53297a8a9b2cde5bd71048e24">  504</a></span><span class="preprocessor">#define VI_STATUS_REG       (VI_BASE_REG+0x00)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="rcp_8h.html#ae2c5810c458fb6a9b597ff965f32e1d1">  505</a></span><span class="preprocessor">#define VI_CONTROL_REG      VI_STATUS_REG</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">/* VI origin (R/W): [23:0] frame buffer origin in bytes */</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="rcp_8h.html#a1719643f789249714343639beda6917a">  508</a></span><span class="preprocessor">#define VI_ORIGIN_REG       (VI_BASE_REG+0x04)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="rcp_8h.html#a01340d42f61864fc447129197c32302d">  509</a></span><span class="preprocessor">#define VI_DRAM_ADDR_REG    VI_ORIGIN_REG</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">/* VI width (R/W): [11:0] frame buffer line width in pixels */</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="rcp_8h.html#a4138c8147efc92a9309dc2197ccac3bb">  512</a></span><span class="preprocessor">#define VI_WIDTH_REG        (VI_BASE_REG+0x08)  </span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="rcp_8h.html#a21e7407e4796159afbfe99714d116410">  513</a></span><span class="preprocessor">#define VI_H_WIDTH_REG      VI_WIDTH_REG</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span> </div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">/* VI vertical intr (R/W): [9:0] interrupt when current half-line = V_INTR */</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="rcp_8h.html#a15843286b09a49dff41ce29fd1560eaa">  516</a></span><span class="preprocessor">#define VI_INTR_REG     (VI_BASE_REG+0x0C)  </span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="rcp_8h.html#a08ede3034c477f227a8904cc548f099a">  517</a></span><span class="preprocessor">#define VI_V_INTR_REG       VI_INTR_REG</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span> </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment">/* </span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> * VI current vertical line (R/W): [9:0] current half line, sampled once per</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> *  line (the lsb of V_CURRENT is constant within a field, and in</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> *  interlaced modes gives the field number - which is constant for non-</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> *  interlaced modes)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment"> *  - Any write to this register will clear interrupt line</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment"> */</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="rcp_8h.html#a37d542452b93aa353a8ab53a60d1e9ad">  526</a></span><span class="preprocessor">#define VI_CURRENT_REG      (VI_BASE_REG+0x10)  </span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="rcp_8h.html#a0f6bba18235eeebd0515cff53ca2d154">  527</a></span><span class="preprocessor">#define VI_V_CURRENT_LINE_REG   VI_CURRENT_REG</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">/* </span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> * VI video timing (R/W): [ 7: 0] horizontal sync width in pixels, </span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> *            [15: 8] color burst width in pixels,</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> *                        [19:16] vertical sync width in half lines,   </span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> *            [29:20] start of color burst in pixels from h-sync</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment"> */</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="rcp_8h.html#a8c460023c679fc8935744bd7a915b773">  535</a></span><span class="preprocessor">#define VI_BURST_REG        (VI_BASE_REG+0x14)  </span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="rcp_8h.html#a7047ad9431943e334a4af90050c67b6e">  536</a></span><span class="preprocessor">#define VI_TIMING_REG       VI_BURST_REG</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">/* VI vertical sync (R/W): [9:0] number of half-lines per field */</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="rcp_8h.html#a16465c417cc0231826fd02ba1f9894e7">  539</a></span><span class="preprocessor">#define VI_V_SYNC_REG       (VI_BASE_REG+0x18)  </span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">/* VI horizontal sync (R/W): [11: 0] total duration of a line in 1/4 pixel </span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> *               [20:16] a 5-bit leap pattern used for PAL only </span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> *                   (h_sync_period)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> */</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="rcp_8h.html#ae8a118172e25cb3a2553f6c995dc7d4c">  545</a></span><span class="preprocessor">#define VI_H_SYNC_REG       (VI_BASE_REG+0x1C)  </span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span> </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment">/* </span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"> * VI horizontal sync leap (R/W): [11: 0] identical to h_sync_period</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"> *                                [27:16] identical to h_sync_period</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment"> */</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="rcp_8h.html#a8061db4cd17cfe71ef5eb2510b10a9b9">  551</a></span><span class="preprocessor">#define VI_LEAP_REG     (VI_BASE_REG+0x20)  </span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="rcp_8h.html#a77caee37c86a41ab6dc5723111c60ae3">  552</a></span><span class="preprocessor">#define VI_H_SYNC_LEAP_REG  VI_LEAP_REG</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment">/* </span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> * VI horizontal video (R/W): [ 9: 0] end of active video in screen pixels</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"> *                          : [25:16] start of active video in screen pixels</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment"> */</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="rcp_8h.html#abadfe4519bb6146b068907a7828b21f0">  558</a></span><span class="preprocessor">#define VI_H_START_REG      (VI_BASE_REG+0x24)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="rcp_8h.html#aa61d1af3a62d01e09cd758dc219b0bfd">  559</a></span><span class="preprocessor">#define VI_H_VIDEO_REG      VI_H_START_REG</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">/* </span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> * VI vertical video (R/W): [ 9: 0] end of active video in screen half-lines</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> *                        : [25:16] start of active video in screen half-lines</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"> */</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="rcp_8h.html#a55cf08cec537e733ed36b65b696fbe70">  565</a></span><span class="preprocessor">#define VI_V_START_REG      (VI_BASE_REG+0x28)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="rcp_8h.html#a9a541cf76b43fd32bf48831b57671e83">  566</a></span><span class="preprocessor">#define VI_V_VIDEO_REG      VI_V_START_REG</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span> </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">/* </span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"> * VI vertical burst (R/W): [ 9: 0] end of color burst enable in half-lines</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> *                        : [25:16] start of color burst enable in half-lines</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> */</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="rcp_8h.html#a36f8f0b6740474ae0881d44e3a093330">  572</a></span><span class="preprocessor">#define VI_V_BURST_REG      (VI_BASE_REG+0x2C)  </span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span> </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment">/* VI x-scale (R/W): [11: 0] 1/horizontal scale up factor (2.10 format)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment"> *           [27:16] horizontal subpixel offset (2.10 format)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment"> */</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="rcp_8h.html#a6ddd799f7135fd0d9195166d8d04f6ed">  577</a></span><span class="preprocessor">#define VI_X_SCALE_REG      (VI_BASE_REG+0x30)  </span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span> </div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">/* VI y-scale (R/W): [11: 0] 1/vertical scale up factor (2.10 format)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> *           [27:16] vertical subpixel offset (2.10 format)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"> */</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="rcp_8h.html#a38ee0ea45ba06bb669cdbd889a7672cc">  582</a></span><span class="preprocessor">#define VI_Y_SCALE_REG      (VI_BASE_REG+0x34)  </span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span> </div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment">/*</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"> * Patterns to interpret VI_CONTROL_REG</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment"> */</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="rcp_8h.html#a388c57dd9b8c0f1be370a761f3ed0452">  587</a></span><span class="preprocessor">#define VI_CTRL_TYPE_16      0x00002    </span><span class="comment">/* Bit [1:0] pixel size: 16 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="rcp_8h.html#a450553af9305d088bdea908f2db5493d">  588</a></span><span class="preprocessor">#define VI_CTRL_TYPE_32      0x00003    </span><span class="comment">/* Bit [1:0] pixel size: 32 bit */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="rcp_8h.html#a9205c771a4eca2269256c157f278f38a">  589</a></span><span class="preprocessor">#define VI_CTRL_GAMMA_DITHER_ON  0x00004    </span><span class="comment">/* Bit 2: default = on */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="rcp_8h.html#a5815935def9cbfb7c5659cf01ddfedbc">  590</a></span><span class="preprocessor">#define VI_CTRL_GAMMA_ON     0x00008    </span><span class="comment">/* Bit 3: default = on */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="rcp_8h.html#aec164e29c4fe891dd2c41b64bbc6d8bb">  591</a></span><span class="preprocessor">#define VI_CTRL_DIVOT_ON     0x00010    </span><span class="comment">/* Bit 4: default = on */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="rcp_8h.html#a7255445e5eb8437c239ebaef911e166b">  592</a></span><span class="preprocessor">#define VI_CTRL_SERRATE_ON   0x00040    </span><span class="comment">/* Bit 6: on if interlaced */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="rcp_8h.html#a22f3567a79ce1b440dd40f9b17bd4f9f">  593</a></span><span class="preprocessor">#define VI_CTRL_ANTIALIAS_MASK   0x00300    </span><span class="comment">/* Bit [9:8] anti-alias mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="rcp_8h.html#aab6a2894022a065f572de76ee3e5bacd">  594</a></span><span class="preprocessor">#define VI_CTRL_DITHER_FILTER_ON 0x10000    </span><span class="comment">/* Bit 16: dither-filter mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span> </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment">/*</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment"> * Possible video clocks (NTSC or PAL)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment"> */</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="rcp_8h.html#ad1be396cdf6e24425c1712606d335187">  599</a></span><span class="preprocessor">#define VI_NTSC_CLOCK       48681812        </span><span class="comment">/* Hz = 48.681812 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="rcp_8h.html#af2e99cab896d06af4ee750b3f17c3faa">  600</a></span><span class="preprocessor">#define VI_PAL_CLOCK        49656530        </span><span class="comment">/* Hz = 49.656530 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="rcp_8h.html#a23593ac9889f5064035ba6ce92495736">  601</a></span><span class="preprocessor">#define VI_MPAL_CLOCK       48628316        </span><span class="comment">/* Hz = 48.628316 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span> </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span> </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">/*************************************************************************</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"> * Audio Interface (AI) Registers </span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment"> *</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment"> * The address and length registers are double buffered; that is, they</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"> * can be written twice before becoming full.</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"> * The address must be written before the length.</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"> */</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="rcp_8h.html#a8c69d504f5861e5cdf00aed955e68253">  611</a></span><span class="preprocessor">#define AI_BASE_REG     0x04500000</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span> </div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">/* AI DRAM address (W): [23:0] starting RDRAM address (8B-aligned) */</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="rcp_8h.html#a073eb5f8ab6db71f47cc21486e9b1b3a">  614</a></span><span class="preprocessor">#define AI_DRAM_ADDR_REG    (AI_BASE_REG+0x00)  </span><span class="comment">/* R0: DRAM address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span> </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">/* AI length (R/W): [14:0] transfer length (v1.0) - Bottom 3 bits are ignored */</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">/*                  [17:0] transfer length (v2.0) - Bottom 3 bits are ignored */</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="rcp_8h.html#a90158662a6bae7dd93fcf74bc0f56d87">  618</a></span><span class="preprocessor">#define AI_LEN_REG      (AI_BASE_REG+0x04)  </span><span class="comment">/* R1: Length */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span> </div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">/* AI control (W): [0] DMA enable - if LSB == 1, DMA is enabled */</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="rcp_8h.html#a351b999fbd86e5af0a665a34056e0fa5">  621</a></span><span class="preprocessor">#define AI_CONTROL_REG      (AI_BASE_REG+0x08)  </span><span class="comment">/* R2: DMA Control */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span> </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">/* </span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> * AI status (R): [31]/[0] ai_full (addr &amp; len buffer full), [30] ai_busy </span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> *        Note that a 1-&gt;0 transition in ai_full will set interrupt</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment"> *           (W): clear audio interrupt </span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"> */</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="rcp_8h.html#ae1e6489c61d96cc6ec53403b87f26042">  628</a></span><span class="preprocessor">#define AI_STATUS_REG       (AI_BASE_REG+0x0C)  </span><span class="comment">/* R3: Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span> </div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">/* </span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment"> * AI DAC sample period register (W): [13:0] dac rate </span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"> *   - vid_clock/(dperiod + 1) is the DAC sample rate</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment"> *   - (dperiod + 1) &gt;= 66 * (aclockhp + 1) must be true</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"> */</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="rcp_8h.html#a62db4a56ad4feb0f9114573f526ed7c1">  635</a></span><span class="preprocessor">#define AI_DACRATE_REG      (AI_BASE_REG+0x10)  </span><span class="comment">/* R4: DAC rate 14-lsb*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span> </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">/* </span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"> * AI bit rate (W): [3:0] bit rate (abus clock half period register - aclockhp)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment"> *   - vid_clock/(2 * (aclockhp + 1)) is the DAC clock rate</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment"> *   - The abus clock stops if aclockhp is zero</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment"> */</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="rcp_8h.html#a206f2314e9af042cc5dc4ed9f71b05f8">  642</a></span><span class="preprocessor">#define AI_BITRATE_REG      (AI_BASE_REG+0x14)  </span><span class="comment">/* R5: Bit rate 4-lsb */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span> </div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">/* Value for control register */</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="rcp_8h.html#a275e5b0e0197a2931f5998d7cbbefbda">  645</a></span><span class="preprocessor">#define AI_CONTROL_DMA_ON   0x01            </span><span class="comment">/* LSB = 1: DMA enable*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="rcp_8h.html#a08d180eaedab99911b274fd922033f99">  646</a></span><span class="preprocessor">#define AI_CONTROL_DMA_OFF  0x00            </span><span class="comment">/* LSB = 1: DMA enable*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span> </div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment">/* Value for status register */</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="rcp_8h.html#af3d91aec840d383e5cbae1464ad0e950">  649</a></span><span class="preprocessor">#define AI_STATUS_FIFO_FULL 0x80000000      </span><span class="comment">/* Bit 31: full */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="rcp_8h.html#a0422b30c77f7c7f0508bbed98fca6ebe">  650</a></span><span class="preprocessor">#define AI_STATUS_DMA_BUSY  0x40000000      </span><span class="comment">/* Bit 30: busy */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span> </div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment">/* DAC rate = video clock / audio frequency</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment"> *   - DAC rate &gt;= (66 * Bit rate) must be true</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"> */</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="rcp_8h.html#af35893fac37963f65b70860bff7dd724">  655</a></span><span class="preprocessor">#define AI_MAX_DAC_RATE         16384           </span><span class="comment">/* 14-bit+1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="rcp_8h.html#ae3586def10527e46257f8c65aff44a7e">  656</a></span><span class="preprocessor">#define AI_MIN_DAC_RATE         132</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span> </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">/* Bit rate &lt;= (DAC rate / 66) */</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="rcp_8h.html#af6a776ce61b8e7aea5173fa3ba57a648">  659</a></span><span class="preprocessor">#define AI_MAX_BIT_RATE         16              </span><span class="comment">/* 4-bit+1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="rcp_8h.html#af41f5f7740e707bef321757b5b5895dc">  660</a></span><span class="preprocessor">#define AI_MIN_BIT_RATE         2</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment">/*</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment"> * Maximum and minimum values for audio frequency based on video clocks</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment"> *   max frequency = (video clock / min dac rate)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment"> *   min frequency = (video clock / max dac rate)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment"> */</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="rcp_8h.html#ae6b9dc5d02f7409913b6258bdf3c2be4">  667</a></span><span class="preprocessor">#define AI_NTSC_MAX_FREQ        368000          </span><span class="comment">/* 368 KHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="rcp_8h.html#a0931d7858c58576044e2428078b6d3aa">  668</a></span><span class="preprocessor">#define AI_NTSC_MIN_FREQ        3000            </span><span class="comment">/*   3 KHz ~ 2971 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span> </div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="rcp_8h.html#a9a1eef3f015328fd0c1f70f89fd322e5">  670</a></span><span class="preprocessor">#define AI_PAL_MAX_FREQ         376000          </span><span class="comment">/* 376 KHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="rcp_8h.html#a902afc19ba9cd4d097b59a248e096f49">  671</a></span><span class="preprocessor">#define AI_PAL_MIN_FREQ         3050            </span><span class="comment">/*   3 KHz ~ 3031 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span> </div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="rcp_8h.html#aa0a293fb50f8a3d426378c2215d13d19">  673</a></span><span class="preprocessor">#define AI_MPAL_MAX_FREQ        368000          </span><span class="comment">/* 368 KHz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="rcp_8h.html#a404628e3f4f1a8c29b324eaf59e4a120">  674</a></span><span class="preprocessor">#define AI_MPAL_MIN_FREQ        3000            </span><span class="comment">/*   3 KHz ~ 2968 Hz */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span> </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">/*************************************************************************</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment"> * Peripheral Interface (PI) Registers </span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"> */</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="rcp_8h.html#a37112e4dd2141c5dd3399d6285b00ad0">  680</a></span><span class="preprocessor">#define PI_BASE_REG     0x04600000</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span> </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">/* PI DRAM address (R/W): [23:0] starting RDRAM address */</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="rcp_8h.html#ace9449529cf83b7331e5b9a08b2b0c51">  683</a></span><span class="preprocessor">#define PI_DRAM_ADDR_REG    (PI_BASE_REG+0x00)  </span><span class="comment">/* DRAM address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span> </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">/* PI pbus (cartridge) address (R/W): [31:0] starting AD16 address */</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="rcp_8h.html#a2ed0be9d1b2f9b67d2032e8d584d4661">  686</a></span><span class="preprocessor">#define PI_CART_ADDR_REG    (PI_BASE_REG+0x04)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">/* PI read length (R/W): [23:0] read data length */</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="rcp_8h.html#a69f6a5b61722c565cb43ca7040a7da91">  689</a></span><span class="preprocessor">#define PI_RD_LEN_REG       (PI_BASE_REG+0x08)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span> </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">/* PI write length (R/W): [23:0] write data length */</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="rcp_8h.html#acbb4ca496bff03076a9f899ffa87f993">  692</a></span><span class="preprocessor">#define PI_WR_LEN_REG       (PI_BASE_REG+0x0C)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span> </div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">/* </span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> * PI status (R): [0] DMA busy, [1] IO busy, [2], error</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> *           (W): [0] reset controller (and abort current op), [1] clear intr</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment"> */</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="rcp_8h.html#a99410e380b8e68ae6c1ee53ad70ab920">  698</a></span><span class="preprocessor">#define PI_STATUS_REG       (PI_BASE_REG+0x10)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span> </div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment">/* PI dom1 latency (R/W): [7:0] domain 1 device latency */</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="rcp_8h.html#a542644a8d4207743fc96528c181c5601">  701</a></span><span class="preprocessor">#define PI_BSD_DOM1_LAT_REG (PI_BASE_REG+0x14)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span> </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment">/* PI dom1 pulse width (R/W): [7:0] domain 1 device R/W strobe pulse width */</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="rcp_8h.html#ab6aa222b5a81bd1a22cce49a02dbb763">  704</a></span><span class="preprocessor">#define PI_BSD_DOM1_PWD_REG (PI_BASE_REG+0x18)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span> </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment">/* PI dom1 page size (R/W): [3:0] domain 1 device page size */</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="rcp_8h.html#a583792bb4f77e267e0ef549445f46449">  707</a></span><span class="preprocessor">#define PI_BSD_DOM1_PGS_REG (PI_BASE_REG+0x1C)    </span><span class="comment">/*   page size */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span> </div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment">/* PI dom1 release (R/W): [1:0] domain 1 device R/W release duration */</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="rcp_8h.html#afb9822249967b69783b775f1abc2d165">  710</a></span><span class="preprocessor">#define PI_BSD_DOM1_RLS_REG (PI_BASE_REG+0x20)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span> </div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">/* PI dom2 latency (R/W): [7:0] domain 2 device latency */</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="rcp_8h.html#a5fa6c9bf7ce7dae3c1445138aaf9d3c0">  713</a></span><span class="preprocessor">#define PI_BSD_DOM2_LAT_REG (PI_BASE_REG+0x24)    </span><span class="comment">/* Domain 2 latency */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span> </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">/* PI dom2 pulse width (R/W): [7:0] domain 2 device R/W strobe pulse width */</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="rcp_8h.html#a46eef774c6670d30da448d344d12295f">  716</a></span><span class="preprocessor">#define PI_BSD_DOM2_PWD_REG (PI_BASE_REG+0x28)    </span><span class="comment">/*   pulse width */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment">/* PI dom2 page size (R/W): [3:0] domain 2 device page size */</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="rcp_8h.html#a1fd8bab4a431b3faeee37e9a019c7034">  719</a></span><span class="preprocessor">#define PI_BSD_DOM2_PGS_REG (PI_BASE_REG+0x2C)    </span><span class="comment">/*   page size */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span> </div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment">/* PI dom2 release (R/W): [1:0] domain 2 device R/W release duration */</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="rcp_8h.html#a99f2148aabc848539b94fe0c5ab79166">  722</a></span><span class="preprocessor">#define PI_BSD_DOM2_RLS_REG (PI_BASE_REG+0x30)    </span><span class="comment">/*   release duration */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span> </div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="rcp_8h.html#a309c0be63f412940c58fd0249a4caaa2">  724</a></span><span class="preprocessor">#define PI_DOMAIN1_REG      PI_BSD_DOM1_LAT_REG</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="rcp_8h.html#ae9348385256f5bce23191e12442578f5">  725</a></span><span class="preprocessor">#define PI_DOMAIN2_REG      PI_BSD_DOM2_LAT_REG</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="rcp_8h.html#ad36db9026ad87645945271ed906be7de">  727</a></span><span class="preprocessor">#define PI_DOM_LAT_OFS      0x00</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="rcp_8h.html#a10332577af657891ebdb8afe916e4848">  728</a></span><span class="preprocessor">#define PI_DOM_PWD_OFS      0x04</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="rcp_8h.html#aab9f882cc6dbb88c3d554ea851fe27bf">  729</a></span><span class="preprocessor">#define PI_DOM_PGS_OFS      0x08</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="rcp_8h.html#a1a7fdf422e5aded78bf620ed8efa73a6">  730</a></span><span class="preprocessor">#define PI_DOM_RLS_OFS      0x0C</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span> </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment">/*</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment"> * PI status register has 3 bits active when read from (PI_STATUS_REG - read)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment"> *  Bit 0: DMA busy - set when DMA is in progress</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"> *  Bit 1: IO busy  - set when IO is in progress</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"> *  Bit 2: Error    - set when CPU issues IO request while DMA is busy</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment"> */</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="rcp_8h.html#af401a56499cca3cc25b19defa3d5dcc8">  738</a></span><span class="preprocessor">#define PI_STATUS_ERROR     0x04</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="rcp_8h.html#acd66f53b97aed895b5d032c824bf384a">  739</a></span><span class="preprocessor">#define PI_STATUS_IO_BUSY   0x02</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="rcp_8h.html#a60d5ee8aff563bfe2a9a39fe86b524aa">  740</a></span><span class="preprocessor">#define PI_STATUS_DMA_BUSY  0x01</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span> </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment">/* PI status register has 2 bits active when written to:</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment"> *  Bit 0: When set, reset PIC</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment"> *  Bit 1: When set, clear interrupt flag</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment"> * The values of the two bits can be ORed together to both reset PIC and </span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment"> * clear interrupt at the same time.</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment"> *</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"> * Note: </span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> *  - The PIC does generate an interrupt at the end of each DMA. CPU </span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> *  needs to clear the interrupt flag explicitly (from an interrupt </span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"> *  handler) by writing into the STATUS register with bit 1 set.</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment"> *</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment"> *  - When a DMA completes, the interrupt flag is set.  CPU can issue</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment"> *  another request even while the interrupt flag is set (as long as</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment"> *  PIC is idle).  However, it is the CPU&#39;s responsibility for</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment"> *  maintaining accurate correspondence between DMA completions and</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment"> *  interrupts.</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment"> *</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> *  - When PIC is reset, if PIC happens to be busy, an interrupt will</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment"> *  be generated as PIC returns to idle.  Otherwise, no interrupt will</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"> *  be generated and PIC remains idle.</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"> */</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">/*</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment"> * Values to clear interrupt/reset PIC (PI_STATUS_REG - write)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment"> */</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="rcp_8h.html#a9d9632f52d464a1d5be7e9c12c4c4fac">  766</a></span><span class="preprocessor">#define PI_STATUS_RESET     0x01</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="rcp_8h.html#a19d8b00973b8de7b244a46f07ed16ae3">  767</a></span><span class="preprocessor">#define PI_SET_RESET        PI_STATUS_RESET</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span> </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="rcp_8h.html#af56e63d845e94523e700307d5b9e8513">  769</a></span><span class="preprocessor">#define PI_STATUS_CLR_INTR  0x02</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="rcp_8h.html#af78c18377f92fa344889e82c4e7d3492">  770</a></span><span class="preprocessor">#define PI_CLR_INTR     PI_STATUS_CLR_INTR</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span> </div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="rcp_8h.html#a9c74bc439d8f2dcecdafa0f9e721a31c">  772</a></span><span class="preprocessor">#define PI_DMA_BUFFER_SIZE  128</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span> </div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="rcp_8h.html#a8d836094b3fa873f7ba55b66d2c8ed5f">  774</a></span><span class="preprocessor">#define PI_DOM1_ADDR1       0x06000000  </span><span class="comment">/* to 0x07FFFFFF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="rcp_8h.html#ac1030eecbc5ece35f5910a0281aafd0d">  775</a></span><span class="preprocessor">#define PI_DOM1_ADDR2       0x10000000  </span><span class="comment">/* to 0x1FBFFFFF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="rcp_8h.html#a51c45867d5be1b8a6fc24432c7589964">  776</a></span><span class="preprocessor">#define PI_DOM1_ADDR3       0x1FD00000  </span><span class="comment">/* to 0x7FFFFFFF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="rcp_8h.html#a15f4c84eacfb9659b57e65408a481b02">  777</a></span><span class="preprocessor">#define PI_DOM2_ADDR1       0x05000000  </span><span class="comment">/* to 0x05FFFFFF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="rcp_8h.html#a31e6fb2c916e1a42a99c7fcf1a07160c">  778</a></span><span class="preprocessor">#define PI_DOM2_ADDR2       0x08000000  </span><span class="comment">/* to 0x0FFFFFFF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span> </div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span> </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">/*************************************************************************</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment"> * RDRAM Interface (RI) Registers </span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"> */</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="rcp_8h.html#ae25eb1b24e0be39a1ffd6a93c01424bf">  784</a></span><span class="preprocessor">#define RI_BASE_REG     0x04700000</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span> </div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment">/* RI mode (R/W): [1:0] operating mode, [2] stop T active, [3] stop R active */</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="rcp_8h.html#aeaa83cf90503b2687867117fa38f7d1b">  787</a></span><span class="preprocessor">#define RI_MODE_REG     (RI_BASE_REG+0x00)  </span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span> </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">/* RI config (R/W): [5:0] current control input, [6] current control enable */</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="rcp_8h.html#aedf2bb0e29e87e3faa475a63b31ff2d1">  790</a></span><span class="preprocessor">#define RI_CONFIG_REG       (RI_BASE_REG+0x04)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span> </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">/* RI current load (W): [] any write updates current control register */</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="rcp_8h.html#a0162c2b550241d56fdaff4feaa2da3bf">  793</a></span><span class="preprocessor">#define RI_CURRENT_LOAD_REG (RI_BASE_REG+0x08)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span> </div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment">/* RI select (R/W): [2:0] receive select, [2:0] transmit select */</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="rcp_8h.html#a30704a217cd3ad451f297d9d0a6f5156">  796</a></span><span class="preprocessor">#define RI_SELECT_REG       (RI_BASE_REG+0x0C)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span> </div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment">/* RI refresh (R/W): [7:0] clean refresh delay, [15:8] dirty refresh delay,</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment"> *           [16] refresh bank, [17] refresh enable </span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"> *           [18] refresh optimize </span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"> */</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="rcp_8h.html#a08a6b06129fe89e0148cf33999235759">  802</a></span><span class="preprocessor">#define RI_REFRESH_REG      (RI_BASE_REG+0x10)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="rcp_8h.html#a6db48cbe780e318818ec4e39384507f9">  803</a></span><span class="preprocessor">#define RI_COUNT_REG        RI_REFRESH_REG</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span> </div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">/* RI latency (R/W): [3:0] DMA latency/overlap */</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="rcp_8h.html#a1901f75b2ed05c6ae8e87fcd918c35c2">  806</a></span><span class="preprocessor">#define RI_LATENCY_REG      (RI_BASE_REG+0x14)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span> </div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment">/* RI error (R): [0] nack error, [1] ack error */</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="rcp_8h.html#a364e5b8609ee52af4553cc4807b9b4af">  809</a></span><span class="preprocessor">#define RI_RERROR_REG       (RI_BASE_REG+0x18)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment">/* RI error (W): [] any write clears all error bits */</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="rcp_8h.html#abf327e3c1435e6b20851faf9e13dcba1">  812</a></span><span class="preprocessor">#define RI_WERROR_REG       (RI_BASE_REG+0x1C)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span> </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment">/*************************************************************************</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"> * Serial Interface (SI) Registers </span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"> */</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="rcp_8h.html#a2ef030e93866510dca67df1be8263ba4">  818</a></span><span class="preprocessor">#define SI_BASE_REG     0x04800000</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span> </div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment">/* SI DRAM address (R/W): [23:0] starting RDRAM address */</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="rcp_8h.html#a20ea938e38e20461aa376f6f4f218bbe">  821</a></span><span class="preprocessor">#define SI_DRAM_ADDR_REG    (SI_BASE_REG+0x00)  </span><span class="comment">/* R0: DRAM address */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span> </div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">/* SI address read 64B (W): [] any write causes a 64B DMA write */</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="rcp_8h.html#a445fa45861dbf8a5dbabb9c2ea8618f6">  824</a></span><span class="preprocessor">#define SI_PIF_ADDR_RD64B_REG   (SI_BASE_REG+0x04)  </span><span class="comment">/* R1: 64B PIF-&gt;DRAM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span> </div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment">/* Address SI_BASE_REG + (0x08, 0x0c, 0x14) are reserved */</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span> </div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment">/* SI address write 64B (W): [] any write causes a 64B DMA read */</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="rcp_8h.html#a5ec10ec12587faee2fa7a14b1afb56c0">  829</a></span><span class="preprocessor">#define SI_PIF_ADDR_WR64B_REG   (SI_BASE_REG+0x10)  </span><span class="comment">/* R4: 64B DRAM-&gt;PIF */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span> </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment">/* </span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment"> * SI status (W): [] any write clears interrupt</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment"> *           (R): [0] DMA busy, [1] IO read busy, [2] reserved</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment"> *                [3] DMA error, [12] interrupt</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment"> */</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="rcp_8h.html#ab557675b7c6ec208fb67fae9c4119f00">  836</a></span><span class="preprocessor">#define SI_STATUS_REG       (SI_BASE_REG+0x18)  </span><span class="comment">/* R6: Status */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span> </div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment">/* SI status register has the following bits active:</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment"> *  0:   DMA busy       - set when DMA is in progress</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment"> *  1:   IO busy        - set when IO access is in progress</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment"> *  3:   DMA error      - set when there are overlapping DMA requests</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment"> *     12:   Interrupt      - Interrupt set</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment"> */</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="rcp_8h.html#aa522bd708d3dd1df64a630a520db3b4c">  844</a></span><span class="preprocessor">#define SI_STATUS_DMA_BUSY  0x0001</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="rcp_8h.html#a597e7606f5c49e5d2cebc263841da20e">  845</a></span><span class="preprocessor">#define SI_STATUS_RD_BUSY   0x0002</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="rcp_8h.html#a5cf3de7e8a68a3bc0ba2fcaae369f28e">  846</a></span><span class="preprocessor">#define SI_STATUS_DMA_ERROR 0x0008</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="rcp_8h.html#ad1062eb5b79c8719ec104d7ca9168c78">  847</a></span><span class="preprocessor">#define SI_STATUS_INTERRUPT 0x1000</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span> </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment">/*************************************************************************</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment"> * Development Board GIO Control Registers </span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment"> */</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span> </div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="rcp_8h.html#a1344e531a7df5e25dd57463af8728ba7">  853</a></span><span class="preprocessor">#define GIO_BASE_REG        0x18000000</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span> </div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment">/* Game to Host Interrupt */</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="rcp_8h.html#a74fc0e4c95fb4432082b3b275f6e2f3c">  856</a></span><span class="preprocessor">#define GIO_GIO_INTR_REG    (GIO_BASE_REG+0x000)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span> </div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment">/* Game to Host SYNC */</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="rcp_8h.html#ace4272a6fb3ae92ca00f0cada28e7bf8">  859</a></span><span class="preprocessor">#define GIO_GIO_SYNC_REG    (GIO_BASE_REG+0x400)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">/* Host to Game Interrupt */</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="rcp_8h.html#a23ca72121fddf27e6612482f221e9e68">  862</a></span><span class="preprocessor">#define GIO_CART_INTR_REG   (GIO_BASE_REG+0x800)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span> </div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span> </div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment">/*************************************************************************</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment"> * Common macros</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment"> */</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="preprocessor">#if defined(_LANGUAGE_C) || defined(_LANGUAGE_C_PLUS_PLUS)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="preprocessor">#define IO_READ(addr)       (*(vu32 *)PHYS_TO_K1(addr))</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="preprocessor">#define IO_WRITE(addr,data) (*(vu32 *)PHYS_TO_K1(addr)=(u32)(data))</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="preprocessor">#define RCP_STAT_PRINT                          \</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="preprocessor">    rmonPrintf(&quot;current=%x start=%x end=%x dpstat=%x spstat=%x\n&quot;,  \</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="preprocessor">        IO_READ(DPC_CURRENT_REG),                   \</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="preprocessor">        IO_READ(DPC_START_REG),                     \</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="preprocessor">        IO_READ(DPC_END_REG),                       \</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="preprocessor">        IO_READ(DPC_STATUS_REG),                    \</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="preprocessor">        IO_READ(SP_STATUS_REG))</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span> </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span> </div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="preprocessor">#endif  </span><span class="comment">/* _RCP_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aR4300_8h_html"><div class="ttname"><a href="R4300_8h.html">R4300.h</a></div></div>
<div class="ttc" id="aultratypes_8h_html"><div class="ttname"><a href="ultratypes_8h.html">ultratypes.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_83efb4269fa89047a37e895c24f65331.html">PR</a></li><li class="navelem"><a class="el" href="rcp_8h.html">rcp.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.11.0 </li>
  </ul>
</div>
</body>
</html>
