// Seed: 2014619944
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_6;
  assign id_6 = 1;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    output supply1 id_2,
    input supply0 id_3,
    output uwire id_4,
    input uwire id_5,
    output wand id_6,
    inout supply0 id_7,
    output wand id_8
);
  supply1 id_10 = 1;
  module_0(
      id_10, id_10, id_10, id_10, id_10
  );
  assign id_6 = 1;
  assign id_2 = 1;
  wire id_11;
endmodule
