INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/clk9600.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk9600
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/mod11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/parity_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parity_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/flap9/MyData/Workspaces/hw-syn-lab/lab_6/lab_6.srcs/sources_1/new/uart_transmit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmit
