{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 06 16:16:52 2012 " "Info: Processing started: Wed Jun 06 16:16:52 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "registrador:inst\|out\[1\] " "Warning: Node \"registrador:inst\|out\[1\]\" is a latch" {  } { { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador:inst\|out\[3\] " "Warning: Node \"registrador:inst\|out\[3\]\" is a latch" {  } { { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador:inst\|out\[2\] " "Warning: Node \"registrador:inst\|out\[2\]\" is a latch" {  } { { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador:inst\|out\[0\] " "Warning: Node \"registrador:inst\|out\[0\]\" is a latch" {  } { { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "registrador:inst\|out\[5\] " "Warning: Node \"registrador:inst\|out\[5\]\" is a latch" {  } { { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "I1 " "Info: Assuming node \"I1\" is a latch enable. Will not compute fmax for this pin." {  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 824 416 432 992 "I1" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "I2 " "Info: Assuming node \"I2\" is a latch enable. Will not compute fmax for this pin." {  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 824 432 448 992 "I2" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "New_Instrution " "Info: Assuming node \"New_Instrution\" is a latch enable. Will not compute fmax for this pin." {  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "I0 " "Info: Assuming node \"I0\" is a latch enable. Will not compute fmax for this pin." {  } { { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 824 400 416 992 "I0" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "UC2:inst9\|inst5 " "Info: Detected gated clock \"UC2:inst9\|inst5\" as buffer" {  } { { "UC2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/UC2.bdf" { { 48 352 416 96 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UC2:inst9\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "registrador:inst\|out\[5\] Switch\[4\] I2 3.437 ns register " "Info: tsu for register \"registrador:inst\|out\[5\]\" (data pin = \"Switch\[4\]\", clock pin = \"I2\") is 3.437 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.768 ns + Longest pin register " "Info: + Longest pin to register delay is 8.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns Switch\[4\] 1 PIN PIN_L8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 1; PIN Node = 'Switch\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switch[4] } "NODE_NAME" } } { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 488 64 80 665 "Switch\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.104 ns) + CELL(0.150 ns) 8.066 ns registrador:inst\|Mux4~0 2 COMB LCCOMB_X48_Y8_N16 1 " "Info: 2: + IC(7.104 ns) + CELL(0.150 ns) = 8.066 ns; Loc. = LCCOMB_X48_Y8_N16; Fanout = 1; COMB Node = 'registrador:inst\|Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.254 ns" { Switch[4] registrador:inst|Mux4~0 } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.438 ns) 8.768 ns registrador:inst\|out\[5\] 3 REG LCCOMB_X48_Y8_N26 1 " "Info: 3: + IC(0.264 ns) + CELL(0.438 ns) = 8.768 ns; Loc. = LCCOMB_X48_Y8_N26; Fanout = 1; REG Node = 'registrador:inst\|out\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { registrador:inst|Mux4~0 registrador:inst|out[5] } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 15.97 % ) " "Info: Total cell delay = 1.400 ns ( 15.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.368 ns ( 84.03 % ) " "Info: Total interconnect delay = 7.368 ns ( 84.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.768 ns" { Switch[4] registrador:inst|Mux4~0 registrador:inst|out[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.768 ns" { Switch[4] {} Switch[4]~combout {} registrador:inst|Mux4~0 {} registrador:inst|out[5] {} } { 0.000ns 0.000ns 7.104ns 0.264ns } { 0.000ns 0.812ns 0.150ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.829 ns + " "Info: + Micro setup delay of destination is 0.829 ns" {  } { { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I2 destination 6.160 ns - Shortest register " "Info: - Shortest clock path from clock \"I2\" to destination register is 6.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns I2 1 CLK PIN_AB25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB25; Fanout = 1; CLK Node = 'I2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2 } "NODE_NAME" } } { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 824 432 448 992 "I2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.915 ns) + CELL(0.275 ns) 3.022 ns UC2:inst9\|inst5 2 COMB LCCOMB_X48_Y8_N2 1 " "Info: 2: + IC(1.915 ns) + CELL(0.275 ns) = 3.022 ns; Loc. = LCCOMB_X48_Y8_N2; Fanout = 1; COMB Node = 'UC2:inst9\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { I2 UC2:inst9|inst5 } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/UC2.bdf" { { 48 352 416 96 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.000 ns) 4.375 ns UC2:inst9\|inst5~clkctrl 3 COMB CLKCTRL_G13 5 " "Info: 3: + IC(1.353 ns) + CELL(0.000 ns) = 4.375 ns; Loc. = CLKCTRL_G13; Fanout = 5; COMB Node = 'UC2:inst9\|inst5~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { UC2:inst9|inst5 UC2:inst9|inst5~clkctrl } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/UC2.bdf" { { 48 352 416 96 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.635 ns) + CELL(0.150 ns) 6.160 ns registrador:inst\|out\[5\] 4 REG LCCOMB_X48_Y8_N26 1 " "Info: 4: + IC(1.635 ns) + CELL(0.150 ns) = 6.160 ns; Loc. = LCCOMB_X48_Y8_N26; Fanout = 1; REG Node = 'registrador:inst\|out\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { UC2:inst9|inst5~clkctrl registrador:inst|out[5] } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.257 ns ( 20.41 % ) " "Info: Total cell delay = 1.257 ns ( 20.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.903 ns ( 79.59 % ) " "Info: Total interconnect delay = 4.903 ns ( 79.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { I2 UC2:inst9|inst5 UC2:inst9|inst5~clkctrl registrador:inst|out[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { I2 {} I2~combout {} UC2:inst9|inst5 {} UC2:inst9|inst5~clkctrl {} registrador:inst|out[5] {} } { 0.000ns 0.000ns 1.915ns 1.353ns 1.635ns } { 0.000ns 0.832ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.768 ns" { Switch[4] registrador:inst|Mux4~0 registrador:inst|out[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.768 ns" { Switch[4] {} Switch[4]~combout {} registrador:inst|Mux4~0 {} registrador:inst|out[5] {} } { 0.000ns 0.000ns 7.104ns 0.264ns } { 0.000ns 0.812ns 0.150ns 0.438ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { I2 UC2:inst9|inst5 UC2:inst9|inst5~clkctrl registrador:inst|out[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { I2 {} I2~combout {} UC2:inst9|inst5 {} UC2:inst9|inst5~clkctrl {} registrador:inst|out[5] {} } { 0.000ns 0.000ns 1.915ns 1.353ns 1.635ns } { 0.000ns 0.832ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "New_Instrution unidade5 registrador:inst\|out\[0\] 17.694 ns register " "Info: tco from clock \"New_Instrution\" to destination pin \"unidade5\" through register \"registrador:inst\|out\[0\]\" is 17.694 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "New_Instrution source 6.374 ns + Longest register " "Info: + Longest clock path from clock \"New_Instrution\" to source register is 6.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns New_Instrution 1 CLK PIN_AC27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 6; CLK Node = 'New_Instrution'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { New_Instrution } "NODE_NAME" } } { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.966 ns) + CELL(0.419 ns) 3.237 ns UC2:inst9\|inst5 2 COMB LCCOMB_X48_Y8_N2 1 " "Info: 2: + IC(1.966 ns) + CELL(0.419 ns) = 3.237 ns; Loc. = LCCOMB_X48_Y8_N2; Fanout = 1; COMB Node = 'UC2:inst9\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { New_Instrution UC2:inst9|inst5 } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/UC2.bdf" { { 48 352 416 96 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.000 ns) 4.590 ns UC2:inst9\|inst5~clkctrl 3 COMB CLKCTRL_G13 5 " "Info: 3: + IC(1.353 ns) + CELL(0.000 ns) = 4.590 ns; Loc. = CLKCTRL_G13; Fanout = 5; COMB Node = 'UC2:inst9\|inst5~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { UC2:inst9|inst5 UC2:inst9|inst5~clkctrl } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/UC2.bdf" { { 48 352 416 96 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(0.150 ns) 6.374 ns registrador:inst\|out\[0\] 4 REG LCCOMB_X48_Y8_N30 8 " "Info: 4: + IC(1.634 ns) + CELL(0.150 ns) = 6.374 ns; Loc. = LCCOMB_X48_Y8_N30; Fanout = 8; REG Node = 'registrador:inst\|out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { UC2:inst9|inst5~clkctrl registrador:inst|out[0] } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.421 ns ( 22.29 % ) " "Info: Total cell delay = 1.421 ns ( 22.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.953 ns ( 77.71 % ) " "Info: Total interconnect delay = 4.953 ns ( 77.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.374 ns" { New_Instrution UC2:inst9|inst5 UC2:inst9|inst5~clkctrl registrador:inst|out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.374 ns" { New_Instrution {} New_Instrution~combout {} UC2:inst9|inst5 {} UC2:inst9|inst5~clkctrl {} registrador:inst|out[0] {} } { 0.000ns 0.000ns 1.966ns 1.353ns 1.634ns } { 0.000ns 0.852ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.320 ns + Longest register pin " "Info: + Longest register to pin delay is 11.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registrador:inst\|out\[0\] 1 REG LCCOMB_X48_Y8_N30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X48_Y8_N30; Fanout = 8; REG Node = 'registrador:inst\|out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { registrador:inst|out[0] } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.275 ns) 1.022 ns BCDecode:inst4\|Ram0~2 2 COMB LCCOMB_X48_Y8_N0 1 " "Info: 2: + IC(0.747 ns) + CELL(0.275 ns) = 1.022 ns; Loc. = LCCOMB_X48_Y8_N0; Fanout = 1; COMB Node = 'BCDecode:inst4\|Ram0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { registrador:inst|out[0] BCDecode:inst4|Ram0~2 } "NODE_NAME" } } { "BCDecode.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/BCDecode.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.656 ns) + CELL(2.642 ns) 11.320 ns unidade5 3 PIN PIN_F4 0 " "Info: 3: + IC(7.656 ns) + CELL(2.642 ns) = 11.320 ns; Loc. = PIN_F4; Fanout = 0; PIN Node = 'unidade5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.298 ns" { BCDecode:inst4|Ram0~2 unidade5 } "NODE_NAME" } } { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 0 416 592 16 "unidade\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.917 ns ( 25.77 % ) " "Info: Total cell delay = 2.917 ns ( 25.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.403 ns ( 74.23 % ) " "Info: Total interconnect delay = 8.403 ns ( 74.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.320 ns" { registrador:inst|out[0] BCDecode:inst4|Ram0~2 unidade5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.320 ns" { registrador:inst|out[0] {} BCDecode:inst4|Ram0~2 {} unidade5 {} } { 0.000ns 0.747ns 7.656ns } { 0.000ns 0.275ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.374 ns" { New_Instrution UC2:inst9|inst5 UC2:inst9|inst5~clkctrl registrador:inst|out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.374 ns" { New_Instrution {} New_Instrution~combout {} UC2:inst9|inst5 {} UC2:inst9|inst5~clkctrl {} registrador:inst|out[0] {} } { 0.000ns 0.000ns 1.966ns 1.353ns 1.634ns } { 0.000ns 0.852ns 0.419ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.320 ns" { registrador:inst|out[0] BCDecode:inst4|Ram0~2 unidade5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.320 ns" { registrador:inst|out[0] {} BCDecode:inst4|Ram0~2 {} unidade5 {} } { 0.000ns 0.747ns 7.656ns } { 0.000ns 0.275ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "registrador:inst\|out\[1\] New_Instrution New_Instrution -1.284 ns register " "Info: th for register \"registrador:inst\|out\[1\]\" (data pin = \"New_Instrution\", clock pin = \"New_Instrution\") is -1.284 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "New_Instrution destination 6.376 ns + Longest register " "Info: + Longest clock path from clock \"New_Instrution\" to destination register is 6.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns New_Instrution 1 CLK PIN_AC27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 6; CLK Node = 'New_Instrution'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { New_Instrution } "NODE_NAME" } } { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.966 ns) + CELL(0.419 ns) 3.237 ns UC2:inst9\|inst5 2 COMB LCCOMB_X48_Y8_N2 1 " "Info: 2: + IC(1.966 ns) + CELL(0.419 ns) = 3.237 ns; Loc. = LCCOMB_X48_Y8_N2; Fanout = 1; COMB Node = 'UC2:inst9\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { New_Instrution UC2:inst9|inst5 } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/UC2.bdf" { { 48 352 416 96 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.000 ns) 4.590 ns UC2:inst9\|inst5~clkctrl 3 COMB CLKCTRL_G13 5 " "Info: 3: + IC(1.353 ns) + CELL(0.000 ns) = 4.590 ns; Loc. = CLKCTRL_G13; Fanout = 5; COMB Node = 'UC2:inst9\|inst5~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { UC2:inst9|inst5 UC2:inst9|inst5~clkctrl } "NODE_NAME" } } { "UC2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/UC2.bdf" { { 48 352 416 96 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.150 ns) 6.376 ns registrador:inst\|out\[1\] 4 REG LCCOMB_X48_Y8_N18 9 " "Info: 4: + IC(1.636 ns) + CELL(0.150 ns) = 6.376 ns; Loc. = LCCOMB_X48_Y8_N18; Fanout = 9; REG Node = 'registrador:inst\|out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { UC2:inst9|inst5~clkctrl registrador:inst|out[1] } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.421 ns ( 22.29 % ) " "Info: Total cell delay = 1.421 ns ( 22.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.955 ns ( 77.71 % ) " "Info: Total interconnect delay = 4.955 ns ( 77.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.376 ns" { New_Instrution UC2:inst9|inst5 UC2:inst9|inst5~clkctrl registrador:inst|out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.376 ns" { New_Instrution {} New_Instrution~combout {} UC2:inst9|inst5 {} UC2:inst9|inst5~clkctrl {} registrador:inst|out[1] {} } { 0.000ns 0.000ns 1.966ns 1.353ns 1.636ns } { 0.000ns 0.852ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.660 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns New_Instrution 1 CLK PIN_AC27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 6; CLK Node = 'New_Instrution'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { New_Instrution } "NODE_NAME" } } { "Projeto2.bdf" "" { Schematic "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.007 ns) + CELL(0.275 ns) 7.134 ns registrador:inst\|Mux1~0 2 COMB LCCOMB_X48_Y8_N20 1 " "Info: 2: + IC(6.007 ns) + CELL(0.275 ns) = 7.134 ns; Loc. = LCCOMB_X48_Y8_N20; Fanout = 1; COMB Node = 'registrador:inst\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.282 ns" { New_Instrution registrador:inst|Mux1~0 } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 7.660 ns registrador:inst\|out\[1\] 3 REG LCCOMB_X48_Y8_N18 9 " "Info: 3: + IC(0.251 ns) + CELL(0.275 ns) = 7.660 ns; Loc. = LCCOMB_X48_Y8_N18; Fanout = 9; REG Node = 'registrador:inst\|out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { registrador:inst|Mux1~0 registrador:inst|out[1] } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/Filipe/Documents/Engenharia da Computação/2° Período/Sistemas Digitais/Projetos/Projeto 2/registrador.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.402 ns ( 18.30 % ) " "Info: Total cell delay = 1.402 ns ( 18.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.258 ns ( 81.70 % ) " "Info: Total interconnect delay = 6.258 ns ( 81.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.660 ns" { New_Instrution registrador:inst|Mux1~0 registrador:inst|out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.660 ns" { New_Instrution {} New_Instrution~combout {} registrador:inst|Mux1~0 {} registrador:inst|out[1] {} } { 0.000ns 0.000ns 6.007ns 0.251ns } { 0.000ns 0.852ns 0.275ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.376 ns" { New_Instrution UC2:inst9|inst5 UC2:inst9|inst5~clkctrl registrador:inst|out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.376 ns" { New_Instrution {} New_Instrution~combout {} UC2:inst9|inst5 {} UC2:inst9|inst5~clkctrl {} registrador:inst|out[1] {} } { 0.000ns 0.000ns 1.966ns 1.353ns 1.636ns } { 0.000ns 0.852ns 0.419ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.660 ns" { New_Instrution registrador:inst|Mux1~0 registrador:inst|out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.660 ns" { New_Instrution {} New_Instrution~combout {} registrador:inst|Mux1~0 {} registrador:inst|out[1] {} } { 0.000ns 0.000ns 6.007ns 0.251ns } { 0.000ns 0.852ns 0.275ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 06 16:16:53 2012 " "Info: Processing ended: Wed Jun 06 16:16:53 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
