head	1.4;
access;
symbols
	binutils-2_24-branch:1.4.0.38
	binutils-2_24-branchpoint:1.4
	binutils-2_21_1:1.4
	binutils-2_23_2:1.4
	binutils-2_23_1:1.4
	binutils-2_23:1.4
	binutils-2_23-branch:1.4.0.36
	binutils-2_23-branchpoint:1.4
	binutils-2_22_branch:1.4.0.34
	binutils-2_22:1.4
	binutils-2_22-branch:1.4.0.32
	binutils-2_22-branchpoint:1.4
	binutils-2_21:1.4
	binutils-2_21-branch:1.4.0.30
	binutils-2_21-branchpoint:1.4
	binutils-2_20_1:1.4
	binutils-2_20:1.4
	binutils-arc-20081103-branch:1.4.0.28
	binutils-arc-20081103-branchpoint:1.4
	binutils-2_20-branch:1.4.0.26
	binutils-2_20-branchpoint:1.4
	dje-cgen-play1-branch:1.4.0.24
	dje-cgen-play1-branchpoint:1.4
	arc-20081103-branch:1.4.0.22
	arc-20081103-branchpoint:1.4
	binutils-2_19_1:1.4
	binutils-2_19:1.4
	binutils-2_19-branch:1.4.0.20
	binutils-2_19-branchpoint:1.4
	binutils-2_18:1.4
	binutils-2_18-branch:1.4.0.18
	binutils-2_18-branchpoint:1.4
	binutils-csl-coldfire-4_1-32:1.4
	binutils-csl-sourcerygxx-4_1-32:1.4
	binutils-csl-innovasic-fido-3_4_4-33:1.4
	binutils-csl-sourcerygxx-3_4_4-32:1.4
	binutils-csl-coldfire-4_1-30:1.4
	binutils-csl-sourcerygxx-4_1-30:1.4
	binutils-csl-coldfire-4_1-28:1.4
	binutils-csl-sourcerygxx-4_1-29:1.4
	binutils-csl-sourcerygxx-4_1-28:1.4
	binutils-csl-arm-2006q3-27:1.4
	binutils-csl-sourcerygxx-4_1-27:1.4
	binutils-csl-arm-2006q3-26:1.4
	binutils-csl-sourcerygxx-4_1-26:1.4
	binutils-csl-sourcerygxx-4_1-25:1.4
	binutils-csl-sourcerygxx-4_1-24:1.4
	binutils-csl-sourcerygxx-4_1-23:1.4
	binutils-csl-sourcerygxx-4_1-21:1.4
	binutils-csl-arm-2006q3-21:1.4
	binutils-csl-sourcerygxx-4_1-22:1.4
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.4
	binutils-csl-sourcerygxx-4_1-20:1.4
	binutils-csl-arm-2006q3-19:1.4
	binutils-csl-sourcerygxx-4_1-19:1.4
	binutils-csl-sourcerygxx-4_1-18:1.4
	binutils-csl-renesas-4_1-9:1.4
	binutils-csl-sourcerygxx-3_4_4-25:1.4
	binutils-csl-renesas-4_1-8:1.4
	binutils-csl-renesas-4_1-7:1.4
	binutils-csl-renesas-4_1-6:1.4
	binutils-csl-sourcerygxx-4_1-17:1.4
	binutils-csl-sourcerygxx-4_1-14:1.4
	binutils-csl-sourcerygxx-4_1-15:1.4
	binutils-csl-sourcerygxx-4_1-13:1.4
	binutils-2_17:1.4
	binutils-csl-sourcerygxx-4_1-12:1.4
	binutils-csl-sourcerygxx-3_4_4-21:1.4
	binutils-csl-wrs-linux-3_4_4-24:1.4
	binutils-csl-wrs-linux-3_4_4-23:1.4
	binutils-csl-sourcerygxx-4_1-9:1.4
	binutils-csl-sourcerygxx-4_1-8:1.4
	binutils-csl-sourcerygxx-4_1-7:1.4
	binutils-csl-arm-2006q1-6:1.4
	binutils-csl-sourcerygxx-4_1-6:1.4
	binutils-csl-wrs-linux-3_4_4-22:1.4
	binutils-csl-coldfire-4_1-11:1.4
	binutils-csl-sourcerygxx-3_4_4-19:1.4
	binutils-csl-coldfire-4_1-10:1.4
	binutils-csl-sourcerygxx-4_1-5:1.4
	binutils-csl-sourcerygxx-4_1-4:1.4
	binutils-csl-wrs-linux-3_4_4-21:1.4
	binutils-csl-morpho-4_1-4:1.4
	binutils-csl-sourcerygxx-3_4_4-17:1.4
	binutils-csl-wrs-linux-3_4_4-20:1.4
	binutils-2_17-branch:1.4.0.16
	binutils-2_17-branchpoint:1.4
	binutils-csl-2_17-branch:1.4.0.14
	binutils-csl-2_17-branchpoint:1.4
	binutils-csl-gxxpro-3_4-branch:1.4.0.12
	binutils-csl-gxxpro-3_4-branchpoint:1.4
	binutils-2_16_1:1.4
	binutils-csl-arm-2005q1b:1.4
	binutils-2_16:1.4
	binutils-csl-arm-2005q1a:1.4
	binutils-csl-arm-2005q1-branch:1.4.0.10
	binutils-csl-arm-2005q1-branchpoint:1.4
	binutils-2_16-branch:1.4.0.8
	binutils-2_16-branchpoint:1.4
	csl-arm-2004-q3d:1.4
	csl-arm-2004-q3:1.4
	binutils-2_15:1.4
	binutils-2_15-branchpoint:1.4
	csl-arm-2004-q1a:1.4
	csl-arm-2004-q1:1.4
	binutils-2_15-branch:1.4.0.6
	cagney_bfdfile-20040213-branch:1.4.0.4
	cagney_bfdfile-20040213-branchpoint:1.4
	cagney_bigcore-20040122-branch:1.4.0.2
	cagney_bigcore-20040122-branchpoint:1.4
	csl-arm-2003-q4:1.4
	binutils-2_14:1.3.2.1
	binutils-2_14-branch:1.3.0.2
	binutils-2_14-branchpoint:1.3
	binutils-2_13_2_1:1.2
	binutils-2_13_2:1.2
	binutils-2_13_1:1.2
	binutils-2_13:1.2
	binutils-2_13-branchpoint:1.2
	binutils-2_13-branch:1.2.0.4
	binutils-2_12_1:1.2
	binutils-2_12:1.2
	binutils-2_12-branch:1.2.0.2
	binutils-2_12-branchpoint:1.2
	cygnus_cvs_20020108_pre:1.2
	binutils-2_11_2:1.1.1.1.4.1
	binutils-2_11_1:1.1.1.1.4.1
	binutils-2_11:1.1.1.1
	x86_64versiong3:1.1.1.1
	binutils-2_11-branch:1.1.1.1.0.4
	binutils-2_10_1:1.1.1.1
	binutils-2_10:1.1.1.1
	binutils-2_10-branch:1.1.1.1.0.2
	binutils-2_10-branchpoint:1.1.1.1
	binutils_latest_snapshot:1.4
	repo-unification-2000-02-06:1.1.1.1
	binu_ss_19990721:1.1.1.1
	binu_ss_19990602:1.1.1.1
	binu_ss_19990502:1.1.1.1
	cygnus:1.1.1;
locks; strict;
comment	@# @;


1.4
date	2003.05.07.05.08.20;	author aoliva;	state Exp;
branches;
next	1.3;

1.3
date	2002.12.27.23.51.48;	author cgd;	state Exp;
branches
	1.3.2.1;
next	1.2;

1.2
date	2001.05.15.12.11.13;	author nickc;	state Exp;
branches;
next	1.1;

1.1
date	99.05.03.07.28.51;	author rth;	state Exp;
branches
	1.1.1.1;
next	;

1.3.2.1
date	2003.05.15.19.19.35;	author drow;	state Exp;
branches;
next	;

1.1.1.1
date	99.05.03.07.28.51;	author rth;	state Exp;
branches
	1.1.1.1.4.1;
next	;

1.1.1.1.4.1
date	2001.06.11.10.04.59;	author amodra;	state Exp;
branches;
next	;


desc
@@


1.4
log
@* gas/mips/abs.d, gas/mips/add.d, gas/mips/and.d,
gas/mips/beq.d, gas/mips/bge.d, gas/mips/bgeu.d,
gas/mips/blt.d, gas/mips/bltu.d, gas/mips/branch-misc-1.d,
gas/mips/break20.d, gas/mips/cp0sel-names-mips32.d,
gas/mips/cp0sel-names-mips32r2.d,
gas/mips/cp0sel-names-mips64.d,
gas/mips/cp0sel-names-numeric.d, gas/mips/cp0sel-names-sb1.d,
gas/mips/elf-jal.d, gas/mips/elf-rel.d, gas/mips/elf-rel2.d,
gas/mips/elf-rel3.d, gas/mips/elf-rel4.d, gas/mips/elf-rel5.d,
gas/mips/elf-rel6.d, gas/mips/elf-rel7.d,
gas/mips/elf_arch_mips1.d, gas/mips/elf_arch_mips2.d,
gas/mips/elf_arch_mips3.d, gas/mips/elf_arch_mips32.d,
gas/mips/elf_arch_mips32r2.d, gas/mips/elf_arch_mips4.d,
gas/mips/elf_arch_mips5.d, gas/mips/elf_arch_mips64.d,
gas/mips/elf_ase_mips16.d, gas/mips/empic.d,
gas/mips/empic2.d, gas/mips/empic3_e.d, gas/mips/empic3_g1.d,
gas/mips/empic3_g2.d, gas/mips/hwr-names-mips32r2.d,
gas/mips/hwr-names-numeric.d, gas/mips/jal-empic-elf-2.d,
gas/mips/jal-empic-elf-3.d, gas/mips/jal-empic-elf.d,
gas/mips/jal-svr4pic.d, gas/mips/jal-xgot.d, gas/mips/jal.d,
gas/mips/la-empic.d, gas/mips/la-svr4pic.d,
gas/mips/la-xgot.d, gas/mips/la.d, gas/mips/lb-empic.d,
gas/mips/lb-svr4pic.d, gas/mips/lb-xgot-ilocks.d,
gas/mips/lb-xgot.d, gas/mips/lb.d, gas/mips/ld-empic.d,
gas/mips/ld-svr4pic.d, gas/mips/ld-xgot.d, gas/mips/ld.d,
gas/mips/li.d, gas/mips/lif-empic.d, gas/mips/lif-svr4pic.d,
gas/mips/lif-xgot.d, gas/mips/lifloat.d,
gas/mips/mips-gp32-fp32-pic.d, gas/mips/mips-gp32-fp32.d,
gas/mips/mips-gp32-fp64-pic.d, gas/mips/mips-gp32-fp64.d,
gas/mips/mips-gp64-fp32-pic.d, gas/mips/mips-gp64-fp32.d,
gas/mips/mips-gp64-fp64-pic.d, gas/mips/mips-gp64-fp64.d,
gas/mips/mips.exp, gas/mips/mips16-e.d, gas/mips/mips16-f.d,
gas/mips/mips32.d, gas/mips/mips32r2.d, gas/mips/mips4010.d,
gas/mips/mips4650.d, gas/mips/mips64.d, gas/mips/mipsel16-e.d,
gas/mips/mipsel16-f.d, gas/mips/rol-hw.d, gas/mips/rol.d,
gas/mips/sb.d, gas/mips/sync.d, gas/mips/tempic.d,
gas/mips/tmips16-e.d, gas/mips/tmips16-f.d,
gas/mips/tmipsel16-e.d, gas/mips/tmipsel16-f.d,
gas/mips/trunc.d, gas/mips/uld.d, gas/mips/ulh-empic.d,
gas/mips/ulh-svr4pic.d, gas/mips/ulh-xgot.d, gas/mips/ulh.d,
gas/mips/ulh2-eb.d, gas/mips/ulh2-el.d, gas/mips/ulw.d,
gas/mips/ulw2-eb.d, gas/mips/ulw2-eb-ilocks.d, gas/mips/ulw2-el.d,
gas/mips/ulw2-el-ilocks.d, gas/mips/usd.d, gas/mips/ush.d,
gas/mips/usw.d, gas/mips/vr4122.d: Added ABI specification.
gas/vtable/vtable.exp: mips64*-*-linux* and mips*-*-irix6* are
RELA.
@
text
@#objdump: -dr --prefix-addresses
#name: MIPS lb-svr4pic
#as: -32 -KPIC
#source: lb-pic.s

# Test the lb macro with -KPIC.

.*: +file format .*mips.*

Disassembly of section .text:
0+0000 <[^>]*> lb	a0,0\(zero\)
0+0004 <[^>]*> lb	a0,1\(zero\)
0+0008 <[^>]*> lui	a0,0x1
0+000c <[^>]*> lb	a0,-32768\(a0\)
0+0010 <[^>]*> lb	a0,-32768\(zero\)
0+0014 <[^>]*> lui	a0,0x1
0+0018 <[^>]*> lb	a0,0\(a0\)
0+001c <[^>]*> lui	a0,0x2
0+0020 <[^>]*> lb	a0,-23131\(a0\)
0+0024 <[^>]*> lb	a0,0\(a1\)
0+0028 <[^>]*> lb	a0,1\(a1\)
0+002c <[^>]*> lui	a0,0x1
0+0030 <[^>]*> addu	a0,a0,a1
0+0034 <[^>]*> lb	a0,-32768\(a0\)
0+0038 <[^>]*> lb	a0,-32768\(a1\)
0+003c <[^>]*> lui	a0,0x1
0+0040 <[^>]*> addu	a0,a0,a1
0+0044 <[^>]*> lb	a0,0\(a0\)
0+0048 <[^>]*> lui	a0,0x2
0+004c <[^>]*> addu	a0,a0,a1
0+0050 <[^>]*> lb	a0,-23131\(a0\)
0+0054 <[^>]*> lw	a0,0\(gp\)
[ 	]*54: R_MIPS_GOT16	.data
0+0058 <[^>]*> nop
0+005c <[^>]*> addiu	a0,a0,0
[ 	]*5c: R_MIPS_LO16	.data
0+0060 <[^>]*> lb	a0,0\(a0\)
0+0064 <[^>]*> lw	a0,0\(gp\)
[ 	]*64: R_MIPS_GOT16	big_external_data_label
0+0068 <[^>]*> nop
0+006c <[^>]*> lb	a0,0\(a0\)
0+0070 <[^>]*> lw	a0,0\(gp\)
[ 	]*70: R_MIPS_GOT16	small_external_data_label
0+0074 <[^>]*> nop
0+0078 <[^>]*> lb	a0,0\(a0\)
0+007c <[^>]*> lw	a0,0\(gp\)
[ 	]*7c: R_MIPS_GOT16	big_external_common
0+0080 <[^>]*> nop
0+0084 <[^>]*> lb	a0,0\(a0\)
0+0088 <[^>]*> lw	a0,0\(gp\)
[ 	]*88: R_MIPS_GOT16	small_external_common
0+008c <[^>]*> nop
0+0090 <[^>]*> lb	a0,0\(a0\)
0+0094 <[^>]*> lw	a0,0\(gp\)
[ 	]*94: R_MIPS_GOT16	.bss
0+0098 <[^>]*> nop
0+009c <[^>]*> addiu	a0,a0,0
[ 	]*9c: R_MIPS_LO16	.bss
0+00a0 <[^>]*> lb	a0,0\(a0\)
0+00a4 <[^>]*> lw	a0,0\(gp\)
[ 	]*a4: R_MIPS_GOT16	.bss
0+00a8 <[^>]*> nop
0+00ac <[^>]*> addiu	a0,a0,1000
[ 	]*ac: R_MIPS_LO16	.bss
0+00b0 <[^>]*> lb	a0,0\(a0\)
0+00b4 <[^>]*> lw	a0,0\(gp\)
[ 	]*b4: R_MIPS_GOT16	.data
0+00b8 <[^>]*> nop
0+00bc <[^>]*> addiu	a0,a0,0
[ 	]*bc: R_MIPS_LO16	.data
0+00c0 <[^>]*> lb	a0,1\(a0\)
0+00c4 <[^>]*> lw	a0,0\(gp\)
[ 	]*c4: R_MIPS_GOT16	big_external_data_label
0+00c8 <[^>]*> nop
0+00cc <[^>]*> lb	a0,1\(a0\)
0+00d0 <[^>]*> lw	a0,0\(gp\)
[ 	]*d0: R_MIPS_GOT16	small_external_data_label
0+00d4 <[^>]*> nop
0+00d8 <[^>]*> lb	a0,1\(a0\)
0+00dc <[^>]*> lw	a0,0\(gp\)
[ 	]*dc: R_MIPS_GOT16	big_external_common
0+00e0 <[^>]*> nop
0+00e4 <[^>]*> lb	a0,1\(a0\)
0+00e8 <[^>]*> lw	a0,0\(gp\)
[ 	]*e8: R_MIPS_GOT16	small_external_common
0+00ec <[^>]*> nop
0+00f0 <[^>]*> lb	a0,1\(a0\)
0+00f4 <[^>]*> lw	a0,0\(gp\)
[ 	]*f4: R_MIPS_GOT16	.bss
0+00f8 <[^>]*> nop
0+00fc <[^>]*> addiu	a0,a0,0
[ 	]*fc: R_MIPS_LO16	.bss
0+0100 <[^>]*> lb	a0,1\(a0\)
0+0104 <[^>]*> lw	a0,0\(gp\)
[ 	]*104: R_MIPS_GOT16	.bss
0+0108 <[^>]*> nop
0+010c <[^>]*> addiu	a0,a0,1000
[ 	]*10c: R_MIPS_LO16	.bss
0+0110 <[^>]*> lb	a0,1\(a0\)
0+0114 <[^>]*> lw	a0,0\(gp\)
[ 	]*114: R_MIPS_GOT16	.data
0+0118 <[^>]*> nop
0+011c <[^>]*> addiu	a0,a0,0
[ 	]*11c: R_MIPS_LO16	.data
0+0120 <[^>]*> addu	a0,a0,a1
0+0124 <[^>]*> lb	a0,0\(a0\)
0+0128 <[^>]*> lw	a0,0\(gp\)
[ 	]*128: R_MIPS_GOT16	big_external_data_label
0+012c <[^>]*> nop
0+0130 <[^>]*> addu	a0,a0,a1
0+0134 <[^>]*> lb	a0,0\(a0\)
0+0138 <[^>]*> lw	a0,0\(gp\)
[ 	]*138: R_MIPS_GOT16	small_external_data_label
0+013c <[^>]*> nop
0+0140 <[^>]*> addu	a0,a0,a1
0+0144 <[^>]*> lb	a0,0\(a0\)
0+0148 <[^>]*> lw	a0,0\(gp\)
[ 	]*148: R_MIPS_GOT16	big_external_common
0+014c <[^>]*> nop
0+0150 <[^>]*> addu	a0,a0,a1
0+0154 <[^>]*> lb	a0,0\(a0\)
0+0158 <[^>]*> lw	a0,0\(gp\)
[ 	]*158: R_MIPS_GOT16	small_external_common
0+015c <[^>]*> nop
0+0160 <[^>]*> addu	a0,a0,a1
0+0164 <[^>]*> lb	a0,0\(a0\)
0+0168 <[^>]*> lw	a0,0\(gp\)
[ 	]*168: R_MIPS_GOT16	.bss
0+016c <[^>]*> nop
0+0170 <[^>]*> addiu	a0,a0,0
[ 	]*170: R_MIPS_LO16	.bss
0+0174 <[^>]*> addu	a0,a0,a1
0+0178 <[^>]*> lb	a0,0\(a0\)
0+017c <[^>]*> lw	a0,0\(gp\)
[ 	]*17c: R_MIPS_GOT16	.bss
0+0180 <[^>]*> nop
0+0184 <[^>]*> addiu	a0,a0,1000
[ 	]*184: R_MIPS_LO16	.bss
0+0188 <[^>]*> addu	a0,a0,a1
0+018c <[^>]*> lb	a0,0\(a0\)
0+0190 <[^>]*> lw	a0,0\(gp\)
[ 	]*190: R_MIPS_GOT16	.data
0+0194 <[^>]*> nop
0+0198 <[^>]*> addiu	a0,a0,0
[ 	]*198: R_MIPS_LO16	.data
0+019c <[^>]*> addu	a0,a0,a1
0+01a0 <[^>]*> lb	a0,1\(a0\)
0+01a4 <[^>]*> lw	a0,0\(gp\)
[ 	]*1a4: R_MIPS_GOT16	big_external_data_label
0+01a8 <[^>]*> nop
0+01ac <[^>]*> addu	a0,a0,a1
0+01b0 <[^>]*> lb	a0,1\(a0\)
0+01b4 <[^>]*> lw	a0,0\(gp\)
[ 	]*1b4: R_MIPS_GOT16	small_external_data_label
0+01b8 <[^>]*> nop
0+01bc <[^>]*> addu	a0,a0,a1
0+01c0 <[^>]*> lb	a0,1\(a0\)
0+01c4 <[^>]*> lw	a0,0\(gp\)
[ 	]*1c4: R_MIPS_GOT16	big_external_common
0+01c8 <[^>]*> nop
0+01cc <[^>]*> addu	a0,a0,a1
0+01d0 <[^>]*> lb	a0,1\(a0\)
0+01d4 <[^>]*> lw	a0,0\(gp\)
[ 	]*1d4: R_MIPS_GOT16	small_external_common
0+01d8 <[^>]*> nop
0+01dc <[^>]*> addu	a0,a0,a1
0+01e0 <[^>]*> lb	a0,1\(a0\)
0+01e4 <[^>]*> lw	a0,0\(gp\)
[ 	]*1e4: R_MIPS_GOT16	.bss
0+01e8 <[^>]*> nop
0+01ec <[^>]*> addiu	a0,a0,0
[ 	]*1ec: R_MIPS_LO16	.bss
0+01f0 <[^>]*> addu	a0,a0,a1
0+01f4 <[^>]*> lb	a0,1\(a0\)
0+01f8 <[^>]*> lw	a0,0\(gp\)
[ 	]*1f8: R_MIPS_GOT16	.bss
0+01fc <[^>]*> nop
0+0200 <[^>]*> addiu	a0,a0,1000
[ 	]*200: R_MIPS_LO16	.bss
0+0204 <[^>]*> addu	a0,a0,a1
0+0208 <[^>]*> lb	a0,1\(a0\)
0+020c <[^>]*> nop
@


1.3
log
@2002-12-27  Chris Demetriou  <cgd@@broadcom.com>

        * gas/mips/mips.exp: Define the notion of an "architecture data
        array," add comments indicating how to add a new architecture and
        suggestions for adding new tests.  Populate the architecture data
        array with many known architectures and convert many tests to
        be run for multiple architectures.
        (mips_arches): New global array.
        (mips_arch_create, mips_arch_list_all, mips_arch_data)
        (mips_arch_displayname, mips_arch_properties)
        (mips_arch_as_flags, mips_arch_objdump_flags, mips_arch_matches)
        (mips_arch_list_matching): New functions to operate on mips_arches.
        (run_dump_test_arch, run_dump_test_arches, run_list_test_arch)
        (run_list_test_arches): New functions.
        (run_list_test): Document and add an optional "test name" argument.
        * gas/mips/abs.d: Remove CPU-specific assembler and objdump flags,
        and CPU names from test names.
        * gas/mips/add.d: Likewise.
        * gas/mips/and.d: Likewise.
        * gas/mips/dli.d: Likewise.
        * gas/mips/jal-empic-elf-2.d: Likewise.
        * gas/mips/jal-empic-elf-3.d: Likewise.
        * gas/mips/jal-empic-elf.d: Likewise.
        * gas/mips/lb-svr4pic.d: Likewise.
        * gas/mips/lb.d: Likewise.
        * gas/mips/mips32.d: Likewise.
        * gas/mips/mips4.d: Likewise.
        * gas/mips/mips64.d: Likewise.
        * gas/mips/rol-hw.d: Likewise.
        * gas/mips/rol.d: Likewise.
        * gas/mips/rol64-hw.d: Likewise.
        * gas/mips/rol64.d: Likewise.
        * gas/mips/elf-jal.d: Likewise.  Also, indicate ELF in test name.
        * gas/mips/mips64-mdmx.d: Tweak printed name to indicate that this
        test uses the -mdmx flag.
        * gas/mips/mips64-mips3d.d: Tweak printed name to indicate that
        this test uses the -mips3d flag.
        * gas/mips/mips64-mips3d-incl.d: New file.
@
text
@d3 1
a3 1
#as: -KPIC
@


1.3.2.1
log
@	Merge from mainline:

	2003-05-06  Alexandre Oliva  <aoliva@@redhat.com>
	* gas/mips/abs.d, gas/mips/add.d, gas/mips/and.d,
	gas/mips/beq.d, gas/mips/bge.d, gas/mips/bgeu.d,
	gas/mips/blt.d, gas/mips/bltu.d, gas/mips/branch-misc-1.d,
	gas/mips/break20.d, gas/mips/cp0sel-names-mips32.d,
	gas/mips/cp0sel-names-mips32r2.d,
	gas/mips/cp0sel-names-mips64.d,
	gas/mips/cp0sel-names-numeric.d, gas/mips/cp0sel-names-sb1.d,
	gas/mips/elf-jal.d, gas/mips/elf-rel.d, gas/mips/elf-rel2.d,
	gas/mips/elf-rel3.d, gas/mips/elf-rel4.d, gas/mips/elf-rel5.d,
	gas/mips/elf-rel6.d, gas/mips/elf-rel7.d,
	gas/mips/elf_arch_mips1.d, gas/mips/elf_arch_mips2.d,
	gas/mips/elf_arch_mips3.d, gas/mips/elf_arch_mips32.d,
	gas/mips/elf_arch_mips32r2.d, gas/mips/elf_arch_mips4.d,
	gas/mips/elf_arch_mips5.d, gas/mips/elf_arch_mips64.d,
	gas/mips/elf_ase_mips16.d, gas/mips/empic.d,
	gas/mips/empic2.d, gas/mips/empic3_e.d, gas/mips/empic3_g1.d,
	gas/mips/empic3_g2.d, gas/mips/hwr-names-mips32r2.d,
	gas/mips/hwr-names-numeric.d, gas/mips/jal-empic-elf-2.d,
	gas/mips/jal-empic-elf-3.d, gas/mips/jal-empic-elf.d,
	gas/mips/jal-svr4pic.d, gas/mips/jal-xgot.d, gas/mips/jal.d,
	gas/mips/la-empic.d, gas/mips/la-svr4pic.d,
	gas/mips/la-xgot.d, gas/mips/la.d, gas/mips/lb-empic.d,
	gas/mips/lb-svr4pic.d, gas/mips/lb-xgot-ilocks.d,
	gas/mips/lb-xgot.d, gas/mips/lb.d, gas/mips/ld-empic.d,
	gas/mips/ld-svr4pic.d, gas/mips/ld-xgot.d, gas/mips/ld.d,
	gas/mips/li.d, gas/mips/lif-empic.d, gas/mips/lif-svr4pic.d,
	gas/mips/lif-xgot.d, gas/mips/lifloat.d,
	gas/mips/mips-gp32-fp32-pic.d, gas/mips/mips-gp32-fp32.d,
	gas/mips/mips-gp32-fp64-pic.d, gas/mips/mips-gp32-fp64.d,
	gas/mips/mips-gp64-fp32-pic.d, gas/mips/mips-gp64-fp32.d,
	gas/mips/mips-gp64-fp64-pic.d, gas/mips/mips-gp64-fp64.d,
	gas/mips/mips.exp, gas/mips/mips16-e.d, gas/mips/mips16-f.d,
	gas/mips/mips32.d, gas/mips/mips32r2.d, gas/mips/mips4010.d,
	gas/mips/mips4650.d, gas/mips/mips64.d, gas/mips/mipsel16-e.d,
	gas/mips/mipsel16-f.d, gas/mips/rol-hw.d, gas/mips/rol.d,
	gas/mips/sb.d, gas/mips/sync.d, gas/mips/tempic.d,
	gas/mips/tmips16-e.d, gas/mips/tmips16-f.d,
	gas/mips/tmipsel16-e.d, gas/mips/tmipsel16-f.d,
	gas/mips/trunc.d, gas/mips/uld.d, gas/mips/ulh-empic.d,
	gas/mips/ulh-svr4pic.d, gas/mips/ulh-xgot.d, gas/mips/ulh.d,
	gas/mips/ulh2-eb.d, gas/mips/ulh2-el.d, gas/mips/ulw.d,
	gas/mips/ulw2-eb.d, gas/mips/ulw2-eb-ilocks.d, gas/mips/ulw2-el.d,
	gas/mips/ulw2-el-ilocks.d, gas/mips/usd.d, gas/mips/ush.d,
	gas/mips/usw.d, gas/mips/vr4122.d: Added ABI specification.
	gas/vtable/vtable.exp: mips64*-*-linux* and mips*-*-irix6* are
	RELA.
@
text
@d3 1
a3 1
#as: -32 -KPIC
@


1.2
log
@Fix MIPS disassembler so that it produces reassemblable code.
@
text
@d1 1
a1 1
#objdump: -dr --prefix-addresses -mmips:3000
d3 1
a3 1
#as: -mips1 -KPIC
@


1.1
log
@Initial revision
@
text
@d11 22
a32 22
0+0000 <[^>]*> lb	\$a0,0\(\$zero\)
0+0004 <[^>]*> lb	\$a0,1\(\$zero\)
0+0008 <[^>]*> lui	\$a0,0x1
0+000c <[^>]*> lb	\$a0,-32768\(\$a0\)
0+0010 <[^>]*> lb	\$a0,-32768\(\$zero\)
0+0014 <[^>]*> lui	\$a0,0x1
0+0018 <[^>]*> lb	\$a0,0\(\$a0\)
0+001c <[^>]*> lui	\$a0,0x2
0+0020 <[^>]*> lb	\$a0,-23131\(\$a0\)
0+0024 <[^>]*> lb	\$a0,0\(\$a1\)
0+0028 <[^>]*> lb	\$a0,1\(\$a1\)
0+002c <[^>]*> lui	\$a0,0x1
0+0030 <[^>]*> addu	\$a0,\$a0,\$a1
0+0034 <[^>]*> lb	\$a0,-32768\(\$a0\)
0+0038 <[^>]*> lb	\$a0,-32768\(\$a1\)
0+003c <[^>]*> lui	\$a0,0x1
0+0040 <[^>]*> addu	\$a0,\$a0,\$a1
0+0044 <[^>]*> lb	\$a0,0\(\$a0\)
0+0048 <[^>]*> lui	\$a0,0x2
0+004c <[^>]*> addu	\$a0,\$a0,\$a1
0+0050 <[^>]*> lb	\$a0,-23131\(\$a0\)
0+0054 <[^>]*> lw	\$a0,0\(\$gp\)
d35 1
a35 1
0+005c <[^>]*> addiu	\$a0,\$a0,0
d37 2
a38 2
0+0060 <[^>]*> lb	\$a0,0\(\$a0\)
0+0064 <[^>]*> lw	\$a0,0\(\$gp\)
d41 2
a42 2
0+006c <[^>]*> lb	\$a0,0\(\$a0\)
0+0070 <[^>]*> lw	\$a0,0\(\$gp\)
d45 2
a46 2
0+0078 <[^>]*> lb	\$a0,0\(\$a0\)
0+007c <[^>]*> lw	\$a0,0\(\$gp\)
d49 2
a50 2
0+0084 <[^>]*> lb	\$a0,0\(\$a0\)
0+0088 <[^>]*> lw	\$a0,0\(\$gp\)
d53 2
a54 2
0+0090 <[^>]*> lb	\$a0,0\(\$a0\)
0+0094 <[^>]*> lw	\$a0,0\(\$gp\)
d57 1
a57 1
0+009c <[^>]*> addiu	\$a0,\$a0,0
d59 2
a60 2
0+00a0 <[^>]*> lb	\$a0,0\(\$a0\)
0+00a4 <[^>]*> lw	\$a0,0\(\$gp\)
d63 1
a63 1
0+00ac <[^>]*> addiu	\$a0,\$a0,1000
d65 2
a66 2
0+00b0 <[^>]*> lb	\$a0,0\(\$a0\)
0+00b4 <[^>]*> lw	\$a0,0\(\$gp\)
d69 1
a69 1
0+00bc <[^>]*> addiu	\$a0,\$a0,0
d71 2
a72 2
0+00c0 <[^>]*> lb	\$a0,1\(\$a0\)
0+00c4 <[^>]*> lw	\$a0,0\(\$gp\)
d75 2
a76 2
0+00cc <[^>]*> lb	\$a0,1\(\$a0\)
0+00d0 <[^>]*> lw	\$a0,0\(\$gp\)
d79 2
a80 2
0+00d8 <[^>]*> lb	\$a0,1\(\$a0\)
0+00dc <[^>]*> lw	\$a0,0\(\$gp\)
d83 2
a84 2
0+00e4 <[^>]*> lb	\$a0,1\(\$a0\)
0+00e8 <[^>]*> lw	\$a0,0\(\$gp\)
d87 2
a88 2
0+00f0 <[^>]*> lb	\$a0,1\(\$a0\)
0+00f4 <[^>]*> lw	\$a0,0\(\$gp\)
d91 1
a91 1
0+00fc <[^>]*> addiu	\$a0,\$a0,0
d93 2
a94 2
0+0100 <[^>]*> lb	\$a0,1\(\$a0\)
0+0104 <[^>]*> lw	\$a0,0\(\$gp\)
d97 1
a97 1
0+010c <[^>]*> addiu	\$a0,\$a0,1000
d99 2
a100 2
0+0110 <[^>]*> lb	\$a0,1\(\$a0\)
0+0114 <[^>]*> lw	\$a0,0\(\$gp\)
d103 1
a103 1
0+011c <[^>]*> addiu	\$a0,\$a0,0
d105 3
a107 3
0+0120 <[^>]*> addu	\$a0,\$a0,\$a1
0+0124 <[^>]*> lb	\$a0,0\(\$a0\)
0+0128 <[^>]*> lw	\$a0,0\(\$gp\)
d110 3
a112 3
0+0130 <[^>]*> addu	\$a0,\$a0,\$a1
0+0134 <[^>]*> lb	\$a0,0\(\$a0\)
0+0138 <[^>]*> lw	\$a0,0\(\$gp\)
d115 3
a117 3
0+0140 <[^>]*> addu	\$a0,\$a0,\$a1
0+0144 <[^>]*> lb	\$a0,0\(\$a0\)
0+0148 <[^>]*> lw	\$a0,0\(\$gp\)
d120 3
a122 3
0+0150 <[^>]*> addu	\$a0,\$a0,\$a1
0+0154 <[^>]*> lb	\$a0,0\(\$a0\)
0+0158 <[^>]*> lw	\$a0,0\(\$gp\)
d125 3
a127 3
0+0160 <[^>]*> addu	\$a0,\$a0,\$a1
0+0164 <[^>]*> lb	\$a0,0\(\$a0\)
0+0168 <[^>]*> lw	\$a0,0\(\$gp\)
d130 1
a130 1
0+0170 <[^>]*> addiu	\$a0,\$a0,0
d132 3
a134 3
0+0174 <[^>]*> addu	\$a0,\$a0,\$a1
0+0178 <[^>]*> lb	\$a0,0\(\$a0\)
0+017c <[^>]*> lw	\$a0,0\(\$gp\)
d137 1
a137 1
0+0184 <[^>]*> addiu	\$a0,\$a0,1000
d139 3
a141 3
0+0188 <[^>]*> addu	\$a0,\$a0,\$a1
0+018c <[^>]*> lb	\$a0,0\(\$a0\)
0+0190 <[^>]*> lw	\$a0,0\(\$gp\)
d144 1
a144 1
0+0198 <[^>]*> addiu	\$a0,\$a0,0
d146 3
a148 3
0+019c <[^>]*> addu	\$a0,\$a0,\$a1
0+01a0 <[^>]*> lb	\$a0,1\(\$a0\)
0+01a4 <[^>]*> lw	\$a0,0\(\$gp\)
d151 3
a153 3
0+01ac <[^>]*> addu	\$a0,\$a0,\$a1
0+01b0 <[^>]*> lb	\$a0,1\(\$a0\)
0+01b4 <[^>]*> lw	\$a0,0\(\$gp\)
d156 3
a158 3
0+01bc <[^>]*> addu	\$a0,\$a0,\$a1
0+01c0 <[^>]*> lb	\$a0,1\(\$a0\)
0+01c4 <[^>]*> lw	\$a0,0\(\$gp\)
d161 3
a163 3
0+01cc <[^>]*> addu	\$a0,\$a0,\$a1
0+01d0 <[^>]*> lb	\$a0,1\(\$a0\)
0+01d4 <[^>]*> lw	\$a0,0\(\$gp\)
d166 3
a168 3
0+01dc <[^>]*> addu	\$a0,\$a0,\$a1
0+01e0 <[^>]*> lb	\$a0,1\(\$a0\)
0+01e4 <[^>]*> lw	\$a0,0\(\$gp\)
d171 1
a171 1
0+01ec <[^>]*> addiu	\$a0,\$a0,0
d173 3
a175 3
0+01f0 <[^>]*> addu	\$a0,\$a0,\$a1
0+01f4 <[^>]*> lb	\$a0,1\(\$a0\)
0+01f8 <[^>]*> lw	\$a0,0\(\$gp\)
d178 1
a178 1
0+0200 <[^>]*> addiu	\$a0,\$a0,1000
d180 2
a181 2
0+0204 <[^>]*> addu	\$a0,\$a0,\$a1
0+0208 <[^>]*> lb	\$a0,1\(\$a0\)
@


1.1.1.1
log
@19990502 sourceware import
@
text
@@


1.1.1.1.4.1
log
@Merge from mainline.
@
text
@d11 22
a32 22
0+0000 <[^>]*> lb	a0,0\(zero\)
0+0004 <[^>]*> lb	a0,1\(zero\)
0+0008 <[^>]*> lui	a0,0x1
0+000c <[^>]*> lb	a0,-32768\(a0\)
0+0010 <[^>]*> lb	a0,-32768\(zero\)
0+0014 <[^>]*> lui	a0,0x1
0+0018 <[^>]*> lb	a0,0\(a0\)
0+001c <[^>]*> lui	a0,0x2
0+0020 <[^>]*> lb	a0,-23131\(a0\)
0+0024 <[^>]*> lb	a0,0\(a1\)
0+0028 <[^>]*> lb	a0,1\(a1\)
0+002c <[^>]*> lui	a0,0x1
0+0030 <[^>]*> addu	a0,a0,a1
0+0034 <[^>]*> lb	a0,-32768\(a0\)
0+0038 <[^>]*> lb	a0,-32768\(a1\)
0+003c <[^>]*> lui	a0,0x1
0+0040 <[^>]*> addu	a0,a0,a1
0+0044 <[^>]*> lb	a0,0\(a0\)
0+0048 <[^>]*> lui	a0,0x2
0+004c <[^>]*> addu	a0,a0,a1
0+0050 <[^>]*> lb	a0,-23131\(a0\)
0+0054 <[^>]*> lw	a0,0\(gp\)
d35 1
a35 1
0+005c <[^>]*> addiu	a0,a0,0
d37 2
a38 2
0+0060 <[^>]*> lb	a0,0\(a0\)
0+0064 <[^>]*> lw	a0,0\(gp\)
d41 2
a42 2
0+006c <[^>]*> lb	a0,0\(a0\)
0+0070 <[^>]*> lw	a0,0\(gp\)
d45 2
a46 2
0+0078 <[^>]*> lb	a0,0\(a0\)
0+007c <[^>]*> lw	a0,0\(gp\)
d49 2
a50 2
0+0084 <[^>]*> lb	a0,0\(a0\)
0+0088 <[^>]*> lw	a0,0\(gp\)
d53 2
a54 2
0+0090 <[^>]*> lb	a0,0\(a0\)
0+0094 <[^>]*> lw	a0,0\(gp\)
d57 1
a57 1
0+009c <[^>]*> addiu	a0,a0,0
d59 2
a60 2
0+00a0 <[^>]*> lb	a0,0\(a0\)
0+00a4 <[^>]*> lw	a0,0\(gp\)
d63 1
a63 1
0+00ac <[^>]*> addiu	a0,a0,1000
d65 2
a66 2
0+00b0 <[^>]*> lb	a0,0\(a0\)
0+00b4 <[^>]*> lw	a0,0\(gp\)
d69 1
a69 1
0+00bc <[^>]*> addiu	a0,a0,0
d71 2
a72 2
0+00c0 <[^>]*> lb	a0,1\(a0\)
0+00c4 <[^>]*> lw	a0,0\(gp\)
d75 2
a76 2
0+00cc <[^>]*> lb	a0,1\(a0\)
0+00d0 <[^>]*> lw	a0,0\(gp\)
d79 2
a80 2
0+00d8 <[^>]*> lb	a0,1\(a0\)
0+00dc <[^>]*> lw	a0,0\(gp\)
d83 2
a84 2
0+00e4 <[^>]*> lb	a0,1\(a0\)
0+00e8 <[^>]*> lw	a0,0\(gp\)
d87 2
a88 2
0+00f0 <[^>]*> lb	a0,1\(a0\)
0+00f4 <[^>]*> lw	a0,0\(gp\)
d91 1
a91 1
0+00fc <[^>]*> addiu	a0,a0,0
d93 2
a94 2
0+0100 <[^>]*> lb	a0,1\(a0\)
0+0104 <[^>]*> lw	a0,0\(gp\)
d97 1
a97 1
0+010c <[^>]*> addiu	a0,a0,1000
d99 2
a100 2
0+0110 <[^>]*> lb	a0,1\(a0\)
0+0114 <[^>]*> lw	a0,0\(gp\)
d103 1
a103 1
0+011c <[^>]*> addiu	a0,a0,0
d105 3
a107 3
0+0120 <[^>]*> addu	a0,a0,a1
0+0124 <[^>]*> lb	a0,0\(a0\)
0+0128 <[^>]*> lw	a0,0\(gp\)
d110 3
a112 3
0+0130 <[^>]*> addu	a0,a0,a1
0+0134 <[^>]*> lb	a0,0\(a0\)
0+0138 <[^>]*> lw	a0,0\(gp\)
d115 3
a117 3
0+0140 <[^>]*> addu	a0,a0,a1
0+0144 <[^>]*> lb	a0,0\(a0\)
0+0148 <[^>]*> lw	a0,0\(gp\)
d120 3
a122 3
0+0150 <[^>]*> addu	a0,a0,a1
0+0154 <[^>]*> lb	a0,0\(a0\)
0+0158 <[^>]*> lw	a0,0\(gp\)
d125 3
a127 3
0+0160 <[^>]*> addu	a0,a0,a1
0+0164 <[^>]*> lb	a0,0\(a0\)
0+0168 <[^>]*> lw	a0,0\(gp\)
d130 1
a130 1
0+0170 <[^>]*> addiu	a0,a0,0
d132 3
a134 3
0+0174 <[^>]*> addu	a0,a0,a1
0+0178 <[^>]*> lb	a0,0\(a0\)
0+017c <[^>]*> lw	a0,0\(gp\)
d137 1
a137 1
0+0184 <[^>]*> addiu	a0,a0,1000
d139 3
a141 3
0+0188 <[^>]*> addu	a0,a0,a1
0+018c <[^>]*> lb	a0,0\(a0\)
0+0190 <[^>]*> lw	a0,0\(gp\)
d144 1
a144 1
0+0198 <[^>]*> addiu	a0,a0,0
d146 3
a148 3
0+019c <[^>]*> addu	a0,a0,a1
0+01a0 <[^>]*> lb	a0,1\(a0\)
0+01a4 <[^>]*> lw	a0,0\(gp\)
d151 3
a153 3
0+01ac <[^>]*> addu	a0,a0,a1
0+01b0 <[^>]*> lb	a0,1\(a0\)
0+01b4 <[^>]*> lw	a0,0\(gp\)
d156 3
a158 3
0+01bc <[^>]*> addu	a0,a0,a1
0+01c0 <[^>]*> lb	a0,1\(a0\)
0+01c4 <[^>]*> lw	a0,0\(gp\)
d161 3
a163 3
0+01cc <[^>]*> addu	a0,a0,a1
0+01d0 <[^>]*> lb	a0,1\(a0\)
0+01d4 <[^>]*> lw	a0,0\(gp\)
d166 3
a168 3
0+01dc <[^>]*> addu	a0,a0,a1
0+01e0 <[^>]*> lb	a0,1\(a0\)
0+01e4 <[^>]*> lw	a0,0\(gp\)
d171 1
a171 1
0+01ec <[^>]*> addiu	a0,a0,0
d173 3
a175 3
0+01f0 <[^>]*> addu	a0,a0,a1
0+01f4 <[^>]*> lb	a0,1\(a0\)
0+01f8 <[^>]*> lw	a0,0\(gp\)
d178 1
a178 1
0+0200 <[^>]*> addiu	a0,a0,1000
d180 2
a181 2
0+0204 <[^>]*> addu	a0,a0,a1
0+0208 <[^>]*> lb	a0,1\(a0\)
@


