{
  "Top": "shift_pattern_gen_top",
  "RtlTop": "shift_pattern_gen_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "shift_pattern_gen_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu19p_CIV",
    "Package": "-fsva3824",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "top_led_o": {
      "index": "0",
      "direction": "out",
      "srcType": "ap_fixed<3, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "top_led_o",
          "name": "top_led_o",
          "usage": "data",
          "direction": "out"
        }]
    },
    "first_value": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_fixed<3, 3, AP_TRN, AP_WRAP, 0>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "first_value",
          "name": "first_value",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -output=\/home\/joshua\/work\/HLSIP\/atp_lesson\/pattern_gen_frm\/repos\/src\/iprepo\/shift_pat_gen_top_loop\/pattern_gen_frm\/solution1",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "shift_pattern_gen_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "106",
    "Latency": "105"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "shift_pattern_gen_top",
    "Version": "1.0",
    "DisplayName": "Shift_pattern_gen_top",
    "Revision": "2113441981",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_shift_pattern_gen_top_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/shift_pattern.cpp"],
    "Vhdl": [
      "impl\/vhdl\/shift_pattern_gen_top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/shift_pattern_gen_top_shift_pattern_gen_top_Pipeline_VITIS_LOOP_31_1.vhd",
      "impl\/vhdl\/shift_pattern_gen_top_shift_pattern_gen_top_Pipeline_VITIS_LOOP_76_1.vhd",
      "impl\/vhdl\/shift_pattern_gen_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/shift_pattern_gen_top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/shift_pattern_gen_top_shift_pattern_gen_top_Pipeline_VITIS_LOOP_31_1.v",
      "impl\/verilog\/shift_pattern_gen_top_shift_pattern_gen_top_Pipeline_VITIS_LOOP_76_1.v",
      "impl\/verilog\/shift_pattern_gen_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/shift_pattern_gen_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "top_led_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"top_led_o": "DATA"},
      "ports": ["top_led_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "top_led_o"
        }]
    },
    "first_value": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "3",
      "portMap": {"first_value": "DATA"},
      "ports": ["first_value"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "first_value"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "top_led_o": {
      "dir": "out",
      "width": "3"
    },
    "first_value": {
      "dir": "in",
      "width": "3"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "shift_pattern_gen_top",
      "Instances": [
        {
          "ModuleName": "shift_pattern_gen_top_Pipeline_VITIS_LOOP_76_1",
          "InstanceName": "grp_shift_pattern_gen_top_Pipeline_VITIS_LOOP_76_1_fu_40"
        },
        {
          "ModuleName": "shift_pattern_gen_top_Pipeline_VITIS_LOOP_31_1",
          "InstanceName": "grp_shift_pattern_gen_top_Pipeline_VITIS_LOOP_31_1_fu_47"
        }
      ]
    },
    "Info": {
      "shift_pattern_gen_top_Pipeline_VITIS_LOOP_76_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "shift_pattern_gen_top_Pipeline_VITIS_LOOP_31_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "shift_pattern_gen_top": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "shift_pattern_gen_top_Pipeline_VITIS_LOOP_76_1": {
        "Latency": {
          "LatencyBest": "52",
          "LatencyAvg": "52",
          "LatencyWorst": "52",
          "PipelineII": "52",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.284"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_76_1",
            "TripCount": "50",
            "Latency": "50",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "8171520",
          "UTIL_FF": "~0",
          "LUT": "84",
          "AVAIL_LUT": "4085760",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "320",
          "UTIL_URAM": "0"
        }
      },
      "shift_pattern_gen_top_Pipeline_VITIS_LOOP_31_1": {
        "Latency": {
          "LatencyBest": "50",
          "LatencyAvg": "50",
          "LatencyWorst": "50",
          "PipelineII": "50",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.093"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_31_1",
            "TripCount": "48",
            "Latency": "48",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "8171520",
          "UTIL_FF": "~0",
          "LUT": "68",
          "AVAIL_LUT": "4085760",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "320",
          "UTIL_URAM": "0"
        }
      },
      "shift_pattern_gen_top": {
        "Latency": {
          "LatencyBest": "105",
          "LatencyAvg": "105",
          "LatencyWorst": "105",
          "PipelineII": "106",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.284"
        },
        "Area": {
          "FF": "31",
          "AVAIL_FF": "8171520",
          "UTIL_FF": "~0",
          "LUT": "178",
          "AVAIL_LUT": "4085760",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "320",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-02-24 11:01:09 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
