<stg><name>sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17></name>


<trans_list>

<trans id="21" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1 %p_read_1 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
entry:2 %data_round = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %p_read_1, i1 0

]]></Node>
<StgValue><ssdm name="data_round"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:3 %index = xor i10 %data_round, i10 512

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="10">
<![CDATA[
entry:4 %zext_ln121 = zext i10 %index

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %sigmoid_table_addr = getelementptr i10 %sigmoid_table, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="sigmoid_table_addr"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="10">
<![CDATA[
entry:6 %p_Val2_s = load i10 %sigmoid_table_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln109"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="10">
<![CDATA[
entry:6 %p_Val2_s = load i10 %sigmoid_table_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %tmp = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %p_Val2_s, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="5">
<![CDATA[
entry:8 %zext_ln823 = zext i5 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln823"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
entry:9 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %p_Val2_s, i32 4

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="1">
<![CDATA[
entry:10 %zext_ln377 = zext i1 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln377"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:11 %p_Val2_1 = add i6 %zext_ln823, i6 %zext_ln377

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="6">
<![CDATA[
entry:12 %zext_ln121_1 = zext i6 %p_Val2_1

]]></Node>
<StgValue><ssdm name="zext_ln121_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
entry:13 %write_ln121 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %layer17_out, i9 %zext_ln121_1

]]></Node>
<StgValue><ssdm name="write_ln121"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0">
<![CDATA[
entry:14 %ret_ln123 = ret

]]></Node>
<StgValue><ssdm name="ret_ln123"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="22" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="23" name="layer17_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="layer17_out"/></StgValue>
</port>
<port id="24" name="sigmoid_table" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="sigmoid_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="26" from="_ssdm_op_Read.ap_auto.i9" to="p_read_1" fromId="25" toId="3">
</dataflow>
<dataflow id="27" from="p_read" to="p_read_1" fromId="22" toId="3">
</dataflow>
<dataflow id="29" from="_ssdm_op_BitConcatenate.i10.i9.i1" to="data_round" fromId="28" toId="4">
</dataflow>
<dataflow id="30" from="p_read_1" to="data_round" fromId="3" toId="4">
</dataflow>
<dataflow id="32" from="StgValue_31" to="data_round" fromId="31" toId="4">
</dataflow>
<dataflow id="33" from="data_round" to="index" fromId="4" toId="5">
</dataflow>
<dataflow id="35" from="StgValue_34" to="index" fromId="34" toId="5">
</dataflow>
<dataflow id="36" from="index" to="zext_ln121" fromId="5" toId="6">
</dataflow>
<dataflow id="37" from="sigmoid_table" to="sigmoid_table_addr" fromId="24" toId="7">
</dataflow>
<dataflow id="39" from="StgValue_38" to="sigmoid_table_addr" fromId="38" toId="7">
</dataflow>
<dataflow id="40" from="zext_ln121" to="sigmoid_table_addr" fromId="6" toId="7">
</dataflow>
<dataflow id="41" from="sigmoid_table_addr" to="p_Val2_s" fromId="7" toId="8">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecPipeline" to="specpipeline_ln109" fromId="42" toId="9">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specpipeline_ln109" fromId="44" toId="9">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specpipeline_ln109" fromId="46" toId="9">
</dataflow>
<dataflow id="48" from="StgValue_46" to="specpipeline_ln109" fromId="46" toId="9">
</dataflow>
<dataflow id="49" from="StgValue_46" to="specpipeline_ln109" fromId="46" toId="9">
</dataflow>
<dataflow id="51" from="empty_0" to="specpipeline_ln109" fromId="50" toId="9">
</dataflow>
<dataflow id="52" from="sigmoid_table_addr" to="p_Val2_s" fromId="7" toId="10">
</dataflow>
<dataflow id="54" from="_ssdm_op_PartSelect.i5.i10.i32.i32" to="tmp" fromId="53" toId="11">
</dataflow>
<dataflow id="55" from="p_Val2_s" to="tmp" fromId="10" toId="11">
</dataflow>
<dataflow id="57" from="StgValue_56" to="tmp" fromId="56" toId="11">
</dataflow>
<dataflow id="59" from="StgValue_58" to="tmp" fromId="58" toId="11">
</dataflow>
<dataflow id="60" from="tmp" to="zext_ln823" fromId="11" toId="12">
</dataflow>
<dataflow id="62" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_1" fromId="61" toId="13">
</dataflow>
<dataflow id="63" from="p_Val2_s" to="tmp_1" fromId="10" toId="13">
</dataflow>
<dataflow id="65" from="StgValue_64" to="tmp_1" fromId="64" toId="13">
</dataflow>
<dataflow id="66" from="tmp_1" to="zext_ln377" fromId="13" toId="14">
</dataflow>
<dataflow id="67" from="zext_ln823" to="p_Val2_1" fromId="12" toId="15">
</dataflow>
<dataflow id="68" from="zext_ln377" to="p_Val2_1" fromId="14" toId="15">
</dataflow>
<dataflow id="69" from="p_Val2_1" to="zext_ln121_1" fromId="15" toId="16">
</dataflow>
<dataflow id="71" from="_ssdm_op_Write.ap_auto.i9P0A" to="write_ln121" fromId="70" toId="17">
</dataflow>
<dataflow id="72" from="layer17_out" to="write_ln121" fromId="23" toId="17">
</dataflow>
<dataflow id="73" from="zext_ln121_1" to="write_ln121" fromId="16" toId="17">
</dataflow>
</dataflows>


</stg>
