
#Circuit Summary:
#---------------
#number of inputs = 5
#number of outputs = 2
#number of gates = 6
#number of wires = 11
#atpg: cputime for reading in circuit ../sample_circuits/c17.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c17.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c17.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c17.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ../sample_circuits/c17.ckt: 0.0s 0.0s
vector[7] detects 3 faults (3)
vector[6] detects 5 faults (8)
vector[5] detects 3 faults (11)
vector[4] detects 1 faults (12)
vector[3] detects 3 faults (15)
vector[2] detects 0 faults (15)
vector[1] detects 4 faults (19)
vector[0] detects 4 faults (23)

# Result:
-----------------------
# total transition delay faults: 34
# total detected faults: 23
# fault coverage: 67.647059 %
#atpg: cputime for test pattern generation ../sample_circuits/c17.ckt: 0.0s 0.0s
