--BB5_reg[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[0] at LC_X18_Y26_N9
--operation mode is normal

BB5_reg[0]_lut_out = !CB1L4Q & BB5_reg[1];
BB5_reg[0] = DFFEA(BB5_reg[0]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--CB1L5Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~22 at LC_X18_Y26_N8
--operation mode is normal

CB1L5Q_lut_out = CB1L4Q # CB1L5Q & (!CB1L7 # !CB1L8);
CB1L5Q = DFFEA(CB1L5Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--CB1L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|lvds_o~1 at LC_X18_Y26_N0
--operation mode is normal

CB1L2 = BB5_reg[0] # !CB1L5Q;


--J11_reg_o[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[13] at LC_X17_Y17_N5
--operation mode is normal

J11_reg_o[13]_lut_out = G1L34 & (G1_dac_on_data[13] # G1L44 & G1_dac_off_data[13]) # !G1L34 & G1L44 & G1_dac_off_data[13];
J11_reg_o[13] = DFFEA(J11_reg_o[13]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J11_reg_o[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[12] at LC_X17_Y18_N7
--operation mode is normal

J11_reg_o[12]_lut_out = G1_dac_on_data[12] & (G1L34 # G1L44 & G1_dac_off_data[12]) # !G1_dac_on_data[12] & G1L44 & G1_dac_off_data[12];
J11_reg_o[12] = DFFEA(J11_reg_o[12]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J11_reg_o[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[11] at LC_X17_Y17_N1
--operation mode is normal

J11_reg_o[11]_lut_out = G1_dac_off_data[11] & (G1L44 # G1L34 & G1_dac_on_data[11]) # !G1_dac_off_data[11] & G1L34 & G1_dac_on_data[11];
J11_reg_o[11] = DFFEA(J11_reg_o[11]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J11_reg_o[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[10] at LC_X17_Y18_N6
--operation mode is normal

J11_reg_o[10]_lut_out = G1_dac_off_data[10] & (G1L44 # G1L34 & G1_dac_on_data[10]) # !G1_dac_off_data[10] & G1L34 & G1_dac_on_data[10];
J11_reg_o[10] = DFFEA(J11_reg_o[10]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J11_reg_o[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[9] at LC_X17_Y17_N9
--operation mode is normal

J11_reg_o[9]_lut_out = G1_dac_off_data[9] & (G1L44 # G1L34 & G1_dac_on_data[9]) # !G1_dac_off_data[9] & G1L34 & G1_dac_on_data[9];
J11_reg_o[9] = DFFEA(J11_reg_o[9]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J11_reg_o[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[8] at LC_X17_Y18_N2
--operation mode is normal

J11_reg_o[8]_lut_out = G1_dac_on_data[8] & (G1L34 # G1L44 & G1_dac_off_data[8]) # !G1_dac_on_data[8] & G1L44 & G1_dac_off_data[8];
J11_reg_o[8] = DFFEA(J11_reg_o[8]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J11_reg_o[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[7] at LC_X17_Y18_N8
--operation mode is normal

J11_reg_o[7]_lut_out = G1_dac_off_data[7] & (G1L44 # G1L34 & G1_dac_on_data[7]) # !G1_dac_off_data[7] & G1L34 & G1_dac_on_data[7];
J11_reg_o[7] = DFFEA(J11_reg_o[7]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J11_reg_o[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[6] at LC_X17_Y17_N4
--operation mode is normal

J11_reg_o[6]_lut_out = G1L34 & (G1_dac_on_data[6] # G1L44 & G1_dac_off_data[6]) # !G1L34 & G1L44 & G1_dac_off_data[6];
J11_reg_o[6] = DFFEA(J11_reg_o[6]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J11_reg_o[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[5] at LC_X17_Y17_N8
--operation mode is normal

J11_reg_o[5]_lut_out = G1_dac_off_data[5] & (G1L44 # G1L34 & G1_dac_on_data[5]) # !G1_dac_off_data[5] & G1L34 & G1_dac_on_data[5];
J11_reg_o[5] = DFFEA(J11_reg_o[5]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J11_reg_o[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[4] at LC_X17_Y17_N2
--operation mode is normal

J11_reg_o[4]_lut_out = G1_dac_off_data[4] & (G1L44 # G1L34 & G1_dac_on_data[4]) # !G1_dac_off_data[4] & G1L34 & G1_dac_on_data[4];
J11_reg_o[4] = DFFEA(J11_reg_o[4]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J11_reg_o[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[3] at LC_X17_Y18_N9
--operation mode is normal

J11_reg_o[3]_lut_out = G1_dac_off_data[3] & (G1L44 # G1L34 & G1_dac_on_data[3]) # !G1_dac_off_data[3] & G1L34 & G1_dac_on_data[3];
J11_reg_o[3] = DFFEA(J11_reg_o[3]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J11_reg_o[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[2] at LC_X17_Y18_N4
--operation mode is normal

J11_reg_o[2]_lut_out = G1_dac_on_data[2] & (G1L34 # G1_dac_off_data[2] & G1L44) # !G1_dac_on_data[2] & G1_dac_off_data[2] & G1L44;
J11_reg_o[2] = DFFEA(J11_reg_o[2]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J11_reg_o[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[1] at LC_X17_Y18_N5
--operation mode is normal

J11_reg_o[1]_lut_out = G1_dac_off_data[1] & (G1L44 # G1L34 & G1_dac_on_data[1]) # !G1_dac_off_data[1] & G1L34 & G1_dac_on_data[1];
J11_reg_o[1] = DFFEA(J11_reg_o[1]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J11_reg_o[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|reg:\gen_dac_data_reg:10:dac_data_reg|reg_o[0] at LC_X17_Y17_N7
--operation mode is normal

J11_reg_o[0]_lut_out = G1L34 & (G1_dac_on_data[0] # G1L44 & G1_dac_off_data[0]) # !G1L34 & G1L44 & G1_dac_off_data[0];
J11_reg_o[0] = DFFEA(J11_reg_o[0]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--G1L09 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~73 at LC_X21_Y20_N9
--operation mode is normal

G1_dac_id_int[0]_qfbk = G1_dac_id_int[0];
G1L09 = !G1_dac_id_int[2] & G1_dac_id_int[3] & !G1_dac_id_int[0]_qfbk & !G1_dac_id_int[1];

--G1_dac_id_int[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_id_int[0] at LC_X21_Y20_N9
--operation mode is normal

G1_dac_id_int[0]_sload_eqn = S5_q_b[0];
G1_dac_id_int[0] = DFFEA(G1_dac_id_int[0]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--G1L201Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~23 at LC_X12_Y17_N5
--operation mode is normal

G1L201Q_lut_out = GB1L054Q & !GB1L165 & !GB1L276 & G1L101Q;
G1L201Q = DFFEA(G1L201Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--G1L401Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~25 at LC_X12_Y17_N7
--operation mode is normal

G1L401Q_lut_out = G1L301Q & (GB1L165 # GB1L276 # !GB1L054Q);
G1L401Q = DFFEA(G1L401Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--G1L14 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[40]~41 at LC_X21_Y20_N8
--operation mode is normal

G1L14 = G1L201Q # G1L401Q;


--G1L24 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[40]~164 at LC_X21_Y20_N6
--operation mode is normal

G1_dac_id_int[5]_qfbk = G1_dac_id_int[5];
G1L24 = G1L09 & !G1_dac_id_int[4] & G1_dac_id_int[5]_qfbk & G1L14;

--G1_dac_id_int[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_id_int[5] at LC_X21_Y20_N6
--operation mode is normal

G1_dac_id_int[5]_sload_eqn = S5_q_b[5];
G1_dac_id_int[5] = DFFEA(G1_dac_id_int[5]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--G1L98 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~72 at LC_X21_Y20_N5
--operation mode is normal

G1_dac_id_int[1]_qfbk = G1_dac_id_int[1];
G1L98 = G1_dac_id_int[2] & G1_dac_id_int[0] & G1_dac_id_int[1]_qfbk & !G1_dac_id_int[3];

--G1_dac_id_int[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_id_int[1] at LC_X21_Y20_N5
--operation mode is normal

G1_dac_id_int[1]_sload_eqn = S5_q_b[1];
G1_dac_id_int[1] = DFFEA(G1_dac_id_int[1]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--G1L04 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[39]~165 at LC_X21_Y20_N1
--operation mode is normal

G1_dac_id_int[4]_qfbk = G1_dac_id_int[4];
G1L04 = G1_dac_id_int[5] & G1L98 & !G1_dac_id_int[4]_qfbk & G1L14;

--G1_dac_id_int[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_id_int[4] at LC_X21_Y20_N1
--operation mode is normal

G1_dac_id_int[4]_sload_eqn = S5_q_b[4];
G1_dac_id_int[4] = DFFEA(G1_dac_id_int[4]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--G1L88 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~71 at LC_X21_Y20_N7
--operation mode is normal

G1_dac_id_int[2]_qfbk = G1_dac_id_int[2];
G1L88 = !G1_dac_id_int[3] & !G1_dac_id_int[0] & G1_dac_id_int[2]_qfbk & G1_dac_id_int[1];

--G1_dac_id_int[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_id_int[2] at LC_X21_Y20_N7
--operation mode is normal

G1_dac_id_int[2]_sload_eqn = S5_q_b[2];
G1_dac_id_int[2] = DFFEA(G1_dac_id_int[2]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--G1L93 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[38]~166 at LC_X24_Y20_N4
--operation mode is normal

G1L93 = !G1_dac_id_int[4] & G1_dac_id_int[5] & G1L14 & G1L88;


--G1L78 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~70 at LC_X21_Y20_N2
--operation mode is normal

G1_dac_id_int[3]_qfbk = G1_dac_id_int[3];
G1L78 = G1_dac_id_int[2] & G1_dac_id_int[0] & !G1_dac_id_int[3]_qfbk & !G1_dac_id_int[1];

--G1_dac_id_int[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_id_int[3] at LC_X21_Y20_N2
--operation mode is normal

G1_dac_id_int[3]_sload_eqn = S5_q_b[3];
G1_dac_id_int[3] = DFFEA(G1_dac_id_int[3]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--G1L83 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[37]~167 at LC_X25_Y20_N6
--operation mode is normal

G1L83 = !G1_dac_id_int[4] & G1L78 & G1_dac_id_int[5] & G1L14;


--G1L68 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~69 at LC_X24_Y20_N6
--operation mode is normal

G1L68 = !G1_dac_id_int[1] & G1_dac_id_int[2] & !G1_dac_id_int[3] & !G1_dac_id_int[0];


--G1L73 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[36]~168 at LC_X25_Y20_N2
--operation mode is normal

G1L73 = !G1_dac_id_int[4] & G1L14 & G1_dac_id_int[5] & G1L68;


--G1L58 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~68 at LC_X24_Y20_N5
--operation mode is normal

G1L58 = G1_dac_id_int[1] & !G1_dac_id_int[2] & !G1_dac_id_int[3] & G1_dac_id_int[0];


--G1L63 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[35]~169 at LC_X25_Y20_N4
--operation mode is normal

G1L63 = !G1_dac_id_int[4] & G1L14 & G1_dac_id_int[5] & G1L58;


--G1L48 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~67 at LC_X23_Y20_N5
--operation mode is normal

G1L48 = !G1_dac_id_int[0] & !G1_dac_id_int[3] & G1_dac_id_int[1] & !G1_dac_id_int[2];


--G1L53 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[34]~170 at LC_X24_Y20_N1
--operation mode is normal

G1L53 = !G1_dac_id_int[4] & G1_dac_id_int[5] & G1L14 & G1L48;


--G1L38 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~66 at LC_X23_Y20_N6
--operation mode is normal

G1L38 = G1_dac_id_int[0] & !G1_dac_id_int[3] & !G1_dac_id_int[1] & !G1_dac_id_int[2];


--G1L43 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[33]~171 at LC_X25_Y20_N7
--operation mode is normal

G1L43 = !G1_dac_id_int[4] & G1L14 & G1_dac_id_int[5] & G1L38;


--G1L28 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~65 at LC_X24_Y20_N8
--operation mode is normal

G1L28 = !G1_dac_id_int[1] & !G1_dac_id_int[2] & !G1_dac_id_int[3] & !G1_dac_id_int[0];


--G1L33 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[32]~172 at LC_X25_Y20_N3
--operation mode is normal

G1L33 = !G1_dac_id_int[4] & G1L28 & G1_dac_id_int[5] & G1L14;


--G1L79 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~80 at LC_X24_Y20_N9
--operation mode is normal

G1L79 = G1_dac_id_int[1] & G1_dac_id_int[2] & G1_dac_id_int[3] & G1_dac_id_int[0];


--G1L23 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[31]~173 at LC_X25_Y20_N8
--operation mode is normal

G1L23 = G1_dac_id_int[4] & G1L79 & !G1_dac_id_int[5] & G1L14;


--G1L69 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~79 at LC_X21_Y20_N4
--operation mode is normal

G1L69 = G1_dac_id_int[3] & !G1_dac_id_int[0] & G1_dac_id_int[2] & G1_dac_id_int[1];


--G1L13 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[30]~174 at LC_X24_Y21_N4
--operation mode is normal

G1L13 = G1_dac_id_int[4] & G1L69 & !G1_dac_id_int[5] & G1L14;


--G1L59 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~78 at LC_X24_Y20_N0
--operation mode is normal

G1L59 = !G1_dac_id_int[1] & G1_dac_id_int[2] & G1_dac_id_int[3] & G1_dac_id_int[0];


--G1L03 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[29]~175 at LC_X25_Y20_N0
--operation mode is normal

G1L03 = G1L59 & !G1_dac_id_int[5] & G1_dac_id_int[4] & G1L14;


--G1L49 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~77 at LC_X24_Y20_N2
--operation mode is normal

G1L49 = !G1_dac_id_int[1] & G1_dac_id_int[2] & G1_dac_id_int[3] & !G1_dac_id_int[0];


--G1L92 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[28]~176 at LC_X24_Y21_N3
--operation mode is normal

G1L92 = G1_dac_id_int[4] & G1L49 & !G1_dac_id_int[5] & G1L14;


--G1L39 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~76 at LC_X24_Y20_N3
--operation mode is normal

G1L39 = G1_dac_id_int[1] & !G1_dac_id_int[2] & G1_dac_id_int[3] & G1_dac_id_int[0];


--G1L82 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[27]~177 at LC_X25_Y21_N8
--operation mode is normal

G1L82 = G1L39 & !G1_dac_id_int[5] & G1_dac_id_int[4] & G1L14;


--G1L29 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~75 at LC_X24_Y20_N7
--operation mode is normal

G1L29 = G1_dac_id_int[1] & !G1_dac_id_int[2] & G1_dac_id_int[3] & !G1_dac_id_int[0];


--G1L72 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[26]~178 at LC_X25_Y20_N1
--operation mode is normal

G1L72 = G1L29 & !G1_dac_id_int[5] & G1_dac_id_int[4] & G1L14;


--G1L19 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|Decoder~74 at LC_X23_Y20_N4
--operation mode is normal

G1L19 = G1_dac_id_int[0] & G1_dac_id_int[3] & !G1_dac_id_int[1] & !G1_dac_id_int[2];


--G1L62 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[25]~179 at LC_X23_Y21_N5
--operation mode is normal

G1L62 = G1L19 & G1_dac_id_int[4] & !G1_dac_id_int[5] & G1L14;


--G1L52 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[24]~180 at LC_X25_Y20_N9
--operation mode is normal

G1L52 = G1_dac_id_int[4] & !G1_dac_id_int[5] & G1L09 & G1L14;


--G1L42 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[23]~181 at LC_X21_Y21_N5
--operation mode is normal

G1L42 = !G1_dac_id_int[5] & G1L14 & G1L98 & G1_dac_id_int[4];


--G1L32 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[22]~182 at LC_X24_Y21_N2
--operation mode is normal

G1L32 = G1_dac_id_int[4] & G1L88 & !G1_dac_id_int[5] & G1L14;


--G1L22 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[21]~183 at LC_X25_Y21_N5
--operation mode is normal

G1L22 = G1L78 & !G1_dac_id_int[5] & G1_dac_id_int[4] & G1L14;


--G1L12 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[20]~184 at LC_X25_Y21_N6
--operation mode is normal

G1L12 = G1L68 & !G1_dac_id_int[5] & G1_dac_id_int[4] & G1L14;


--G1L02 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[19]~185 at LC_X25_Y21_N7
--operation mode is normal

G1L02 = G1L58 & !G1_dac_id_int[5] & G1_dac_id_int[4] & G1L14;


--G1L91 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[18]~186 at LC_X24_Y21_N8
--operation mode is normal

G1L91 = G1_dac_id_int[4] & G1L48 & !G1_dac_id_int[5] & G1L14;


--G1L81 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[17]~187 at LC_X25_Y21_N3
--operation mode is normal

G1L81 = G1L38 & !G1_dac_id_int[5] & G1_dac_id_int[4] & G1L14;


--G1L71 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[16]~188 at LC_X25_Y20_N5
--operation mode is normal

G1L71 = G1_dac_id_int[4] & G1L28 & !G1_dac_id_int[5] & G1L14;


--G1L61 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[15]~189 at LC_X25_Y21_N9
--operation mode is normal

G1L61 = G1L79 & !G1_dac_id_int[5] & !G1_dac_id_int[4] & G1L14;


--G1L51 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[14]~190 at LC_X21_Y21_N9
--operation mode is normal

G1L51 = !G1_dac_id_int[4] & G1L69 & G1L14 & !G1_dac_id_int[5];


--G1L41 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[13]~191 at LC_X25_Y21_N2
--operation mode is normal

G1L41 = G1L59 & !G1_dac_id_int[5] & !G1_dac_id_int[4] & G1L14;


--G1L31 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[12]~192 at LC_X24_Y21_N5
--operation mode is normal

G1L31 = !G1_dac_id_int[4] & G1L49 & !G1_dac_id_int[5] & G1L14;


--G1L21 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[11]~193 at LC_X24_Y21_N6
--operation mode is normal

G1L21 = !G1_dac_id_int[4] & !G1_dac_id_int[5] & G1L39 & G1L14;


--G1L11 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[10]~194 at LC_X25_Y21_N1
--operation mode is normal

G1L11 = G1L29 & !G1_dac_id_int[5] & !G1_dac_id_int[4] & G1L14;


--G1L01 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[9]~195 at LC_X23_Y21_N6
--operation mode is normal

G1L01 = G1L19 & !G1_dac_id_int[4] & !G1_dac_id_int[5] & G1L14;


--G1L9 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[8]~196 at LC_X25_Y21_N4
--operation mode is normal

G1L9 = G1L09 & !G1_dac_id_int[5] & !G1_dac_id_int[4] & G1L14;


--G1L8 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[7]~197 at LC_X21_Y21_N4
--operation mode is normal

G1L8 = !G1_dac_id_int[5] & G1L14 & G1L98 & !G1_dac_id_int[4];


--G1L7 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[6]~198 at LC_X21_Y21_N7
--operation mode is normal

G1L7 = !G1_dac_id_int[5] & G1L14 & G1L88 & !G1_dac_id_int[4];


--G1L6 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[5]~199 at LC_X21_Y21_N2
--operation mode is normal

G1L6 = !G1_dac_id_int[5] & G1L14 & G1L78 & !G1_dac_id_int[4];


--G1L5 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[4]~200 at LC_X24_Y21_N9
--operation mode is normal

G1L5 = !G1_dac_id_int[4] & G1L68 & !G1_dac_id_int[5] & G1L14;


--G1L4 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[3]~201 at LC_X24_Y21_N7
--operation mode is normal

G1L4 = !G1_dac_id_int[4] & G1L58 & !G1_dac_id_int[5] & G1L14;


--G1L3 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[2]~202 at LC_X23_Y21_N4
--operation mode is normal

G1L3 = G1L48 & !G1_dac_id_int[4] & !G1_dac_id_int[5] & G1L14;


--G1L2 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[1]~203 at LC_X23_Y21_N2
--operation mode is normal

G1L2 = G1L38 & !G1_dac_id_int[4] & !G1_dac_id_int[5] & G1L14;


--G1L1 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_clks_o[0]~204 at LC_X23_Y20_N2
--operation mode is normal

G1L1 = G1L14 & !G1_dac_id_int[5] & G1L28 & !G1_dac_id_int[4];


--E1_led_data[0] is leds:leds_slave|led_data[0] at LC_X13_Y15_N6
--operation mode is normal

E1_led_data[0]_lut_out = !E1_led_data[0];
E1_led_data[0] = DFFEA(E1_led_data[0]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , E1L4, , );


--E1_led_data[1] is leds:leds_slave|led_data[1] at LC_X17_Y16_N0
--operation mode is normal

E1_led_data[1]_lut_out = !E1_led_data[1];
E1_led_data[1] = DFFEA(E1_led_data[1]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , E1L6, , );


--E1_led_data[2] is leds:leds_slave|led_data[2] at LC_X18_Y17_N4
--operation mode is normal

E1_led_data[2]_lut_out = !E1_led_data[2];
E1_led_data[2] = DFFEA(E1_led_data[2]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , E1L8, , );


--M01_safe_q[17] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[17] at LC_X29_Y24_N7
--operation mode is arithmetic

M01_safe_q[17]_carry_eqn = (!M01L13 & M01L411) # (M01L13 & M01L511);
M01_safe_q[17]_lut_out = M01_safe_q[17] $ M01_safe_q[17]_carry_eqn;
M01_safe_q[17]_sload_eqn = (FB1L82 & FB1L74) # (!FB1L82 & M01_safe_q[17]_lut_out);
M01_safe_q[17] = DFFEA(M01_safe_q[17]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L711 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[17]~COUT0 at LC_X29_Y24_N7
--operation mode is arithmetic

M01L711_cout_0 = !M01L411 # !M01_safe_q[17];
M01L711 = CARRY(M01L711_cout_0);

--M01L811 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[17]~COUT1 at LC_X29_Y24_N7
--operation mode is arithmetic

M01L811_cout_1 = !M01L511 # !M01_safe_q[17];
M01L811 = CARRY(M01L811_cout_1);


--M01_safe_q[15] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[15] at LC_X29_Y24_N5
--operation mode is arithmetic

M01_safe_q[15]_carry_eqn = M01L13;
M01_safe_q[15]_lut_out = M01_safe_q[15] $ M01_safe_q[15]_carry_eqn;
M01_safe_q[15]_sload_eqn = (FB1L82 & FB1L54) # (!FB1L82 & M01_safe_q[15]_lut_out);
M01_safe_q[15] = DFFEA(M01_safe_q[15]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L111 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[15]~COUT0 at LC_X29_Y24_N5
--operation mode is arithmetic

M01L111_cout_0 = !M01L13 # !M01_safe_q[15];
M01L111 = CARRY(M01L111_cout_0);

--M01L211 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[15]~COUT1 at LC_X29_Y24_N5
--operation mode is arithmetic

M01L211_cout_1 = !M01L13 # !M01_safe_q[15];
M01L211 = CARRY(M01L211_cout_1);


--M01_safe_q[13] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[13] at LC_X29_Y24_N3
--operation mode is arithmetic

M01_safe_q[13]_carry_eqn = (!M01L12 & M01L401) # (M01L12 & M01L501);
M01_safe_q[13]_lut_out = M01_safe_q[13] $ M01_safe_q[13]_carry_eqn;
M01_safe_q[13]_sload_eqn = (FB1L82 & FB1L34) # (!FB1L82 & M01_safe_q[13]_lut_out);
M01_safe_q[13] = DFFEA(M01_safe_q[13]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L701 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[13]~COUT0 at LC_X29_Y24_N3
--operation mode is arithmetic

M01L701_cout_0 = !M01L401 # !M01_safe_q[13];
M01L701 = CARRY(M01L701_cout_0);

--M01L801 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[13]~COUT1 at LC_X29_Y24_N3
--operation mode is arithmetic

M01L801_cout_1 = !M01L501 # !M01_safe_q[13];
M01L801 = CARRY(M01L801_cout_1);


--M01_safe_q[12] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X29_Y24_N2
--operation mode is arithmetic

M01_safe_q[12]_carry_eqn = (!M01L12 & M01L101) # (M01L12 & M01L201);
M01_safe_q[12]_lut_out = M01_safe_q[12] $ !M01_safe_q[12]_carry_eqn;
M01_safe_q[12]_sload_eqn = (FB1L82 & FB1L24) # (!FB1L82 & M01_safe_q[12]_lut_out);
M01_safe_q[12] = DFFEA(M01_safe_q[12]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L401 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[12]~COUT0 at LC_X29_Y24_N2
--operation mode is arithmetic

M01L401_cout_0 = M01_safe_q[12] & !M01L101;
M01L401 = CARRY(M01L401_cout_0);

--M01L501 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[12]~COUT1 at LC_X29_Y24_N2
--operation mode is arithmetic

M01L501_cout_1 = M01_safe_q[12] & !M01L201;
M01L501 = CARRY(M01L501_cout_1);


--W1L79 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~78 at LC_X28_Y24_N8
--operation mode is normal

W1L79 = M01_safe_q[15] # M01_safe_q[12] # M01_safe_q[17] # M01_safe_q[13];


--M01_safe_q[5] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X29_Y25_N5
--operation mode is arithmetic

M01_safe_q[5]_carry_eqn = M01L11;
M01_safe_q[5]_lut_out = M01_safe_q[5] $ M01_safe_q[5]_carry_eqn;
M01_safe_q[5]_sload_eqn = (FB1L82 & FB1L53) # (!FB1L82 & M01_safe_q[5]_lut_out);
M01_safe_q[5] = DFFEA(M01_safe_q[5]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L58 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5]~COUT0 at LC_X29_Y25_N5
--operation mode is arithmetic

M01L58_cout_0 = !M01L11 # !M01_safe_q[5];
M01L58 = CARRY(M01L58_cout_0);

--M01L68 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5]~COUT1 at LC_X29_Y25_N5
--operation mode is arithmetic

M01L68_cout_1 = !M01L11 # !M01_safe_q[5];
M01L68 = CARRY(M01L68_cout_1);


--M01_safe_q[9] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X29_Y25_N9
--operation mode is arithmetic

M01_safe_q[9]_carry_eqn = (!M01L11 & M01L49) # (M01L11 & M01L59);
M01_safe_q[9]_lut_out = M01_safe_q[9] $ M01_safe_q[9]_carry_eqn;
M01_safe_q[9]_sload_eqn = (FB1L82 & FB1L93) # (!FB1L82 & M01_safe_q[9]_lut_out);
M01_safe_q[9] = DFFEA(M01_safe_q[9]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L12 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[9]~COUT at LC_X29_Y25_N9
--operation mode is arithmetic

M01L12 = CARRY(!M01L59 # !M01_safe_q[9]);


--M01_safe_q[8] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X29_Y25_N8
--operation mode is arithmetic

M01_safe_q[8]_carry_eqn = (!M01L11 & M01L19) # (M01L11 & M01L29);
M01_safe_q[8]_lut_out = M01_safe_q[8] $ !M01_safe_q[8]_carry_eqn;
M01_safe_q[8]_sload_eqn = (FB1L82 & FB1L83) # (!FB1L82 & M01_safe_q[8]_lut_out);
M01_safe_q[8] = DFFEA(M01_safe_q[8]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L49 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X29_Y25_N8
--operation mode is arithmetic

M01L49_cout_0 = M01_safe_q[8] & !M01L19;
M01L49 = CARRY(M01L49_cout_0);

--M01L59 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X29_Y25_N8
--operation mode is arithmetic

M01L59_cout_1 = M01_safe_q[8] & !M01L29;
M01L59 = CARRY(M01L59_cout_1);


--M01_safe_q[11] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X29_Y24_N1
--operation mode is arithmetic

M01_safe_q[11]_carry_eqn = (!M01L12 & M01L89) # (M01L12 & M01L99);
M01_safe_q[11]_lut_out = M01_safe_q[11] $ M01_safe_q[11]_carry_eqn;
M01_safe_q[11]_sload_eqn = (FB1L82 & FB1L14) # (!FB1L82 & M01_safe_q[11]_lut_out);
M01_safe_q[11] = DFFEA(M01_safe_q[11]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L101 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X29_Y24_N1
--operation mode is arithmetic

M01L101_cout_0 = !M01L89 # !M01_safe_q[11];
M01L101 = CARRY(M01L101_cout_0);

--M01L201 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X29_Y24_N1
--operation mode is arithmetic

M01L201_cout_1 = !M01L99 # !M01_safe_q[11];
M01L201 = CARRY(M01L201_cout_1);


--M01_safe_q[10] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X29_Y24_N0
--operation mode is arithmetic

M01_safe_q[10]_carry_eqn = M01L12;
M01_safe_q[10]_lut_out = M01_safe_q[10] $ !M01_safe_q[10]_carry_eqn;
M01_safe_q[10]_sload_eqn = (FB1L82 & FB1L04) # (!FB1L82 & M01_safe_q[10]_lut_out);
M01_safe_q[10] = DFFEA(M01_safe_q[10]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L89 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[10]~COUT0 at LC_X29_Y24_N0
--operation mode is arithmetic

M01L89_cout_0 = M01_safe_q[10] & !M01L12;
M01L89 = CARRY(M01L89_cout_0);

--M01L99 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[10]~COUT1 at LC_X29_Y24_N0
--operation mode is arithmetic

M01L99_cout_1 = M01_safe_q[10] & !M01L12;
M01L99 = CARRY(M01L99_cout_1);


--W1L89 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~79 at LC_X28_Y25_N1
--operation mode is normal

W1L89 = M01_safe_q[11] # M01_safe_q[10];


--W1L99 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~80 at LC_X28_Y25_N2
--operation mode is normal

W1L99 = M01_safe_q[5] # M01_safe_q[9] # M01_safe_q[8] # W1L89;


--M01_safe_q[29] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[29] at LC_X29_Y23_N9
--operation mode is normal

M01_safe_q[29]_carry_eqn = (!M01L15 & M01L641) # (M01L15 & M01L741);
M01_safe_q[29]_lut_out = M01_safe_q[29]_carry_eqn $ M01_safe_q[29];
M01_safe_q[29]_sload_eqn = (FB1L82 & FB1L95) # (!FB1L82 & M01_safe_q[29]_lut_out);
M01_safe_q[29] = DFFEA(M01_safe_q[29]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );


--M01_safe_q[28] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[28] at LC_X29_Y23_N8
--operation mode is arithmetic

M01_safe_q[28]_carry_eqn = (!M01L15 & M01L341) # (M01L15 & M01L441);
M01_safe_q[28]_lut_out = M01_safe_q[28] $ !M01_safe_q[28]_carry_eqn;
M01_safe_q[28]_sload_eqn = (FB1L82 & FB1L85) # (!FB1L82 & M01_safe_q[28]_lut_out);
M01_safe_q[28] = DFFEA(M01_safe_q[28]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L641 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[28]~COUT0 at LC_X29_Y23_N8
--operation mode is arithmetic

M01L641_cout_0 = M01_safe_q[28] & !M01L341;
M01L641 = CARRY(M01L641_cout_0);

--M01L741 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[28]~COUT1 at LC_X29_Y23_N8
--operation mode is arithmetic

M01L741_cout_1 = M01_safe_q[28] & !M01L441;
M01L741 = CARRY(M01L741_cout_1);


--M01_safe_q[27] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[27] at LC_X29_Y23_N7
--operation mode is arithmetic

M01_safe_q[27]_carry_eqn = (!M01L15 & M01L041) # (M01L15 & M01L141);
M01_safe_q[27]_lut_out = M01_safe_q[27] $ M01_safe_q[27]_carry_eqn;
M01_safe_q[27]_sload_eqn = (FB1L82 & FB1L75) # (!FB1L82 & M01_safe_q[27]_lut_out);
M01_safe_q[27] = DFFEA(M01_safe_q[27]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L341 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[27]~COUT0 at LC_X29_Y23_N7
--operation mode is arithmetic

M01L341_cout_0 = !M01L041 # !M01_safe_q[27];
M01L341 = CARRY(M01L341_cout_0);

--M01L441 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[27]~COUT1 at LC_X29_Y23_N7
--operation mode is arithmetic

M01L441_cout_1 = !M01L141 # !M01_safe_q[27];
M01L441 = CARRY(M01L441_cout_1);


--M01_safe_q[26] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[26] at LC_X29_Y23_N6
--operation mode is arithmetic

M01_safe_q[26]_carry_eqn = (!M01L15 & M01L731) # (M01L15 & M01L831);
M01_safe_q[26]_lut_out = M01_safe_q[26] $ !M01_safe_q[26]_carry_eqn;
M01_safe_q[26]_sload_eqn = (FB1L82 & FB1L65) # (!FB1L82 & M01_safe_q[26]_lut_out);
M01_safe_q[26] = DFFEA(M01_safe_q[26]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L041 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[26]~COUT0 at LC_X29_Y23_N6
--operation mode is arithmetic

M01L041_cout_0 = M01_safe_q[26] & !M01L731;
M01L041 = CARRY(M01L041_cout_0);

--M01L141 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[26]~COUT1 at LC_X29_Y23_N6
--operation mode is arithmetic

M01L141_cout_1 = M01_safe_q[26] & !M01L831;
M01L141 = CARRY(M01L141_cout_1);


--M01L36 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~600 at LC_X28_Y23_N8
--operation mode is normal

M01L36 = !M01_safe_q[27] & !M01_safe_q[26] & !M01_safe_q[28] & !M01_safe_q[29];


--M01_safe_q[25] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[25] at LC_X29_Y23_N5
--operation mode is arithmetic

M01_safe_q[25]_carry_eqn = M01L15;
M01_safe_q[25]_lut_out = M01_safe_q[25] $ M01_safe_q[25]_carry_eqn;
M01_safe_q[25]_sload_eqn = (FB1L82 & FB1L55) # (!FB1L82 & M01_safe_q[25]_lut_out);
M01_safe_q[25] = DFFEA(M01_safe_q[25]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L731 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[25]~COUT0 at LC_X29_Y23_N5
--operation mode is arithmetic

M01L731_cout_0 = !M01L15 # !M01_safe_q[25];
M01L731 = CARRY(M01L731_cout_0);

--M01L831 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[25]~COUT1 at LC_X29_Y23_N5
--operation mode is arithmetic

M01L831_cout_1 = !M01L15 # !M01_safe_q[25];
M01L831 = CARRY(M01L831_cout_1);


--M01_safe_q[24] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[24] at LC_X29_Y23_N4
--operation mode is arithmetic

M01_safe_q[24]_carry_eqn = (!M01L14 & M01L331) # (M01L14 & M01L431);
M01_safe_q[24]_lut_out = M01_safe_q[24] $ !M01_safe_q[24]_carry_eqn;
M01_safe_q[24]_sload_eqn = (FB1L82 & FB1L45) # (!FB1L82 & M01_safe_q[24]_lut_out);
M01_safe_q[24] = DFFEA(M01_safe_q[24]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L15 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[24]~COUT at LC_X29_Y23_N4
--operation mode is arithmetic

M01L15 = CARRY(M01_safe_q[24] & !M01L431);


--M01_safe_q[23] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[23] at LC_X29_Y23_N3
--operation mode is arithmetic

M01_safe_q[23]_carry_eqn = (!M01L14 & M01L031) # (M01L14 & M01L131);
M01_safe_q[23]_lut_out = M01_safe_q[23] $ M01_safe_q[23]_carry_eqn;
M01_safe_q[23]_sload_eqn = (FB1L82 & FB1L35) # (!FB1L82 & M01_safe_q[23]_lut_out);
M01_safe_q[23] = DFFEA(M01_safe_q[23]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L331 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[23]~COUT0 at LC_X29_Y23_N3
--operation mode is arithmetic

M01L331_cout_0 = !M01L031 # !M01_safe_q[23];
M01L331 = CARRY(M01L331_cout_0);

--M01L431 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[23]~COUT1 at LC_X29_Y23_N3
--operation mode is arithmetic

M01L431_cout_1 = !M01L131 # !M01_safe_q[23];
M01L431 = CARRY(M01L431_cout_1);


--M01_safe_q[22] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[22] at LC_X29_Y23_N2
--operation mode is arithmetic

M01_safe_q[22]_carry_eqn = (!M01L14 & M01L721) # (M01L14 & M01L821);
M01_safe_q[22]_lut_out = M01_safe_q[22] $ !M01_safe_q[22]_carry_eqn;
M01_safe_q[22]_sload_eqn = (FB1L82 & FB1L25) # (!FB1L82 & M01_safe_q[22]_lut_out);
M01_safe_q[22] = DFFEA(M01_safe_q[22]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L031 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[22]~COUT0 at LC_X29_Y23_N2
--operation mode is arithmetic

M01L031_cout_0 = M01_safe_q[22] & !M01L721;
M01L031 = CARRY(M01L031_cout_0);

--M01L131 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[22]~COUT1 at LC_X29_Y23_N2
--operation mode is arithmetic

M01L131_cout_1 = M01_safe_q[22] & !M01L821;
M01L131 = CARRY(M01L131_cout_1);


--M01L46 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~601 at LC_X30_Y23_N1
--operation mode is normal

M01L46 = !M01_safe_q[25] & !M01_safe_q[24] & !M01_safe_q[23] & !M01_safe_q[22];


--M01_safe_q[21] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[21] at LC_X29_Y23_N1
--operation mode is arithmetic

M01_safe_q[21]_carry_eqn = (!M01L14 & M01L421) # (M01L14 & M01L521);
M01_safe_q[21]_lut_out = M01_safe_q[21] $ M01_safe_q[21]_carry_eqn;
M01_safe_q[21]_sload_eqn = (FB1L82 & FB1L15) # (!FB1L82 & M01_safe_q[21]_lut_out);
M01_safe_q[21] = DFFEA(M01_safe_q[21]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L721 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[21]~COUT0 at LC_X29_Y23_N1
--operation mode is arithmetic

M01L721_cout_0 = !M01L421 # !M01_safe_q[21];
M01L721 = CARRY(M01L721_cout_0);

--M01L821 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[21]~COUT1 at LC_X29_Y23_N1
--operation mode is arithmetic

M01L821_cout_1 = !M01L521 # !M01_safe_q[21];
M01L821 = CARRY(M01L821_cout_1);


--M01_safe_q[20] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[20] at LC_X29_Y23_N0
--operation mode is arithmetic

M01_safe_q[20]_carry_eqn = M01L14;
M01_safe_q[20]_lut_out = M01_safe_q[20] $ !M01_safe_q[20]_carry_eqn;
M01_safe_q[20]_sload_eqn = (FB1L82 & FB1L05) # (!FB1L82 & M01_safe_q[20]_lut_out);
M01_safe_q[20] = DFFEA(M01_safe_q[20]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L421 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[20]~COUT0 at LC_X29_Y23_N0
--operation mode is arithmetic

M01L421_cout_0 = M01_safe_q[20] & !M01L14;
M01L421 = CARRY(M01L421_cout_0);

--M01L521 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[20]~COUT1 at LC_X29_Y23_N0
--operation mode is arithmetic

M01L521_cout_1 = M01_safe_q[20] & !M01L14;
M01L521 = CARRY(M01L521_cout_1);


--M01_safe_q[19] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[19] at LC_X29_Y24_N9
--operation mode is arithmetic

M01_safe_q[19]_carry_eqn = (!M01L13 & M01L021) # (M01L13 & M01L121);
M01_safe_q[19]_lut_out = M01_safe_q[19] $ M01_safe_q[19]_carry_eqn;
M01_safe_q[19]_sload_eqn = (FB1L82 & FB1L94) # (!FB1L82 & M01_safe_q[19]_lut_out);
M01_safe_q[19] = DFFEA(M01_safe_q[19]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L14 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[19]~COUT at LC_X29_Y24_N9
--operation mode is arithmetic

M01L14 = CARRY(!M01L121 # !M01_safe_q[19]);


--M01_safe_q[18] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[18] at LC_X29_Y24_N8
--operation mode is arithmetic

M01_safe_q[18]_carry_eqn = (!M01L13 & M01L711) # (M01L13 & M01L811);
M01_safe_q[18]_lut_out = M01_safe_q[18] $ !M01_safe_q[18]_carry_eqn;
M01_safe_q[18]_sload_eqn = (FB1L82 & FB1L84) # (!FB1L82 & M01_safe_q[18]_lut_out);
M01_safe_q[18] = DFFEA(M01_safe_q[18]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L021 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[18]~COUT0 at LC_X29_Y24_N8
--operation mode is arithmetic

M01L021_cout_0 = M01_safe_q[18] & !M01L711;
M01L021 = CARRY(M01L021_cout_0);

--M01L121 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[18]~COUT1 at LC_X29_Y24_N8
--operation mode is arithmetic

M01L121_cout_1 = M01_safe_q[18] & !M01L811;
M01L121 = CARRY(M01L121_cout_1);


--M01L56 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~602 at LC_X30_Y23_N9
--operation mode is normal

M01L56 = !M01_safe_q[21] & !M01_safe_q[18] & !M01_safe_q[19] & !M01_safe_q[20];


--M01_safe_q[16] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[16] at LC_X29_Y24_N6
--operation mode is arithmetic

M01_safe_q[16]_carry_eqn = (!M01L13 & M01L111) # (M01L13 & M01L211);
M01_safe_q[16]_lut_out = M01_safe_q[16] $ !M01_safe_q[16]_carry_eqn;
M01_safe_q[16]_sload_eqn = (FB1L82 & FB1L64) # (!FB1L82 & M01_safe_q[16]_lut_out);
M01_safe_q[16] = DFFEA(M01_safe_q[16]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L411 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[16]~COUT0 at LC_X29_Y24_N6
--operation mode is arithmetic

M01L411_cout_0 = M01_safe_q[16] & !M01L111;
M01L411 = CARRY(M01L411_cout_0);

--M01L511 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[16]~COUT1 at LC_X29_Y24_N6
--operation mode is arithmetic

M01L511_cout_1 = M01_safe_q[16] & !M01L211;
M01L511 = CARRY(M01L511_cout_1);


--M01_safe_q[14] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[14] at LC_X29_Y24_N4
--operation mode is arithmetic

M01_safe_q[14]_carry_eqn = (!M01L12 & M01L701) # (M01L12 & M01L801);
M01_safe_q[14]_lut_out = M01_safe_q[14] $ !M01_safe_q[14]_carry_eqn;
M01_safe_q[14]_sload_eqn = (FB1L82 & FB1L44) # (!FB1L82 & M01_safe_q[14]_lut_out);
M01_safe_q[14] = DFFEA(M01_safe_q[14]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L13 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[14]~COUT at LC_X29_Y24_N4
--operation mode is arithmetic

M01L13 = CARRY(M01_safe_q[14] & !M01L801);


--M01_safe_q[7] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X29_Y25_N7
--operation mode is arithmetic

M01_safe_q[7]_carry_eqn = (!M01L11 & M01L88) # (M01L11 & M01L98);
M01_safe_q[7]_lut_out = M01_safe_q[7] $ M01_safe_q[7]_carry_eqn;
M01_safe_q[7]_sload_eqn = (FB1L82 & FB1L73) # (!FB1L82 & M01_safe_q[7]_lut_out);
M01_safe_q[7] = DFFEA(M01_safe_q[7]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L19 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X29_Y25_N7
--operation mode is arithmetic

M01L19_cout_0 = !M01L88 # !M01_safe_q[7];
M01L19 = CARRY(M01L19_cout_0);

--M01L29 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X29_Y25_N7
--operation mode is arithmetic

M01L29_cout_1 = !M01L98 # !M01_safe_q[7];
M01L29 = CARRY(M01L29_cout_1);


--M01_safe_q[6] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X29_Y25_N6
--operation mode is arithmetic

M01_safe_q[6]_carry_eqn = (!M01L11 & M01L58) # (M01L11 & M01L68);
M01_safe_q[6]_lut_out = M01_safe_q[6] $ !M01_safe_q[6]_carry_eqn;
M01_safe_q[6]_sload_eqn = (FB1L82 & FB1L63) # (!FB1L82 & M01_safe_q[6]_lut_out);
M01_safe_q[6] = DFFEA(M01_safe_q[6]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L88 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X29_Y25_N6
--operation mode is arithmetic

M01L88_cout_0 = M01_safe_q[6] & !M01L58;
M01L88 = CARRY(M01L88_cout_0);

--M01L98 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X29_Y25_N6
--operation mode is arithmetic

M01L98_cout_1 = M01_safe_q[6] & !M01L68;
M01L98 = CARRY(M01L98_cout_1);


--M01L66 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~603 at LC_X30_Y24_N5
--operation mode is normal

M01L66 = !M01_safe_q[7] & !M01_safe_q[16] & !M01_safe_q[6] & !M01_safe_q[14];


--M01L76 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~604 at LC_X30_Y23_N2
--operation mode is normal

M01L76 = M01L36 & M01L56 & M01L66 & M01L46;


--M01_safe_q[4] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X29_Y25_N4
--operation mode is arithmetic

M01_safe_q[4]_lut_out = M01_safe_q[4] $ !M01L18;
M01_safe_q[4]_sload_eqn = (FB1L82 & FB1L43) # (!FB1L82 & M01_safe_q[4]_lut_out);
M01_safe_q[4] = DFFEA(M01_safe_q[4]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L11 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|counter_cell[4]~COUT at LC_X29_Y25_N4
--operation mode is arithmetic

M01L11 = CARRY(M01_safe_q[4] & !M01L28);


--M01_safe_q[3] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X29_Y25_N3
--operation mode is arithmetic

M01_safe_q[3]_lut_out = M01_safe_q[3] $ M01L87;
M01_safe_q[3]_sload_eqn = (FB1L82 & FB1L33) # (!FB1L82 & M01_safe_q[3]_lut_out);
M01_safe_q[3] = DFFEA(M01_safe_q[3]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L18 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X29_Y25_N3
--operation mode is arithmetic

M01L18_cout_0 = !M01L87 # !M01_safe_q[3];
M01L18 = CARRY(M01L18_cout_0);

--M01L28 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X29_Y25_N3
--operation mode is arithmetic

M01L28_cout_1 = !M01L97 # !M01_safe_q[3];
M01L28 = CARRY(M01L28_cout_1);


--M01L86 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~605 at LC_X29_Y26_N2
--operation mode is normal

M01L86 = !M01_safe_q[4] & !M01_safe_q[3];


--M01_safe_q[0] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X29_Y25_N0
--operation mode is arithmetic

M01_safe_q[0]_lut_out = !M01_safe_q[0];
M01_safe_q[0]_sload_eqn = (FB1L82 & FB1L03) # (!FB1L82 & M01_safe_q[0]_lut_out);
M01_safe_q[0] = DFFEA(M01_safe_q[0]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L27 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X29_Y25_N0
--operation mode is arithmetic

M01L27_cout_0 = M01_safe_q[0];
M01L27 = CARRY(M01L27_cout_0);

--M01L37 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X29_Y25_N0
--operation mode is arithmetic

M01L37_cout_1 = M01_safe_q[0];
M01L37 = CARRY(M01L37_cout_1);


--M01_safe_q[2] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X29_Y25_N2
--operation mode is arithmetic

M01_safe_q[2]_lut_out = M01_safe_q[2] $ !M01L57;
M01_safe_q[2]_sload_eqn = (FB1L82 & FB1L23) # (!FB1L82 & M01_safe_q[2]_lut_out);
M01_safe_q[2] = DFFEA(M01_safe_q[2]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L87 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X29_Y25_N2
--operation mode is arithmetic

M01L87_cout_0 = M01_safe_q[2] & !M01L57;
M01L87 = CARRY(M01L87_cout_0);

--M01L97 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X29_Y25_N2
--operation mode is arithmetic

M01L97_cout_1 = M01_safe_q[2] & !M01L67;
M01L97 = CARRY(M01L97_cout_1);


--M01_safe_q[1] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X29_Y25_N1
--operation mode is arithmetic

M01_safe_q[1]_lut_out = M01_safe_q[1] $ M01L27;
M01_safe_q[1]_sload_eqn = (FB1L82 & FB1L13) # (!FB1L82 & M01_safe_q[1]_lut_out);
M01_safe_q[1] = DFFEA(M01_safe_q[1]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );

--M01L57 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X29_Y25_N1
--operation mode is arithmetic

M01L57_cout_0 = !M01L27 # !M01_safe_q[1];
M01L57 = CARRY(M01L57_cout_0);

--M01L67 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X29_Y25_N1
--operation mode is arithmetic

M01L67_cout_1 = !M01L37 # !M01_safe_q[1];
M01L67 = CARRY(M01L67_cout_1);


--M01L96 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~606 at LC_X28_Y25_N7
--operation mode is normal

M01L96 = M01L86 & !M01_safe_q[2] & !M01_safe_q[0] & !M01_safe_q[1];


--W1L49 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~1 at LC_X28_Y24_N5
--operation mode is normal

W1L49 = W1L99 # W1L79 # !M01L96 # !M01L76;


--BB5_reg[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[1] at LC_X18_Y25_N9
--operation mode is normal

BB5_reg[1]_lut_out = CB1L4Q & EB1_q_b[0] & DB1L811Q # !CB1L4Q & BB5_reg[2];
BB5_reg[1] = DFFEA(BB5_reg[1]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--CB1L4Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~21 at LC_X17_Y26_N4
--operation mode is normal

CB1L4Q_lut_out = DB1L811Q & !CB1L3Q;
CB1L4Q = DFFEA(CB1L4Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--LB1__clk0 is ac_pll:pll0|altpll:altpll_component|_clk0 at PLL_5
LB1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(inclk), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());

--LB1__clk1 is ac_pll:pll0|altpll:altpll_component|_clk1 at PLL_5
LB1__clk1 = PLL.CLK1(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(inclk), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());

--LB1__clk2 is ac_pll:pll0|altpll:altpll_component|_clk2 at PLL_5
LB1__clk2 = PLL.CLK2(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(inclk), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());


--rst is rst at LC_X1_Y17_N2
--operation mode is normal

rst = ttl_nrx1 # !rst_n;


--Z7_count[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|count[0] at LC_X19_Y26_N1
--operation mode is normal

Z7_count[0]_lut_out = CB1L3Q & (Z7L1 # !Z7L43);
Z7_count[0] = DFFEA(Z7_count[0]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1_bit_count_ena, , );


--CB1L01 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|tx_ena~44 at LC_X18_Y26_N1
--operation mode is normal

CB1L01 = Z7_count[0] & CB1L5Q;


--Z7_count[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|count[5] at LC_X19_Y26_N6
--operation mode is normal

Z7_count[5]_lut_out = CB1L3Q & Z7L12 & Z7L43;
Z7_count[5] = DFFEA(Z7_count[5]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1_bit_count_ena, , );


--Z7_count[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|count[4] at LC_X19_Y26_N7
--operation mode is normal

Z7_count[4]_lut_out = CB1L3Q & Z7L71 & Z7L43;
Z7_count[4] = DFFEA(Z7_count[4]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1_bit_count_ena, , );


--Z7_count[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|count[3] at LC_X19_Y26_N5
--operation mode is normal

Z7_count[3]_lut_out = CB1L3Q & Z7L31 & Z7L43;
Z7_count[3] = DFFEA(Z7_count[3]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1_bit_count_ena, , );


--Z7_count[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|count[2] at LC_X19_Y26_N9
--operation mode is normal

Z7_count[2]_lut_out = Z7L9 & CB1L3Q & Z7L43;
Z7_count[2] = DFFEA(Z7_count[2]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1_bit_count_ena, , );


--CB1L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reduce_nor~73 at LC_X19_Y26_N3
--operation mode is normal

CB1L7 = !Z7_count[4] & !Z7_count[2] & !Z7_count[3] & !Z7_count[5];


--Z7_count[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|count[6] at LC_X19_Y26_N2
--operation mode is normal

Z7_count[6]_lut_out = CB1L3Q & (Z7L52 # !Z7L43);
Z7_count[6] = DFFEA(Z7_count[6]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1_bit_count_ena, , );


--CB1L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|tx_ena~45 at LC_X18_Y26_N5
--operation mode is normal

CB1L11 = CB1L4Q # CB1L01 & (CB1L7 # !Z7_count[6]);


--Z7_count[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|count[1] at LC_X19_Y26_N8
--operation mode is normal

Z7_count[1]_lut_out = CB1L3Q & (Z7L5 # !Z7L43);
Z7_count[1] = DFFEA(Z7_count[1]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1_bit_count_ena, , );


--CB1L8 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reduce_nor~74 at LC_X19_Y26_N0
--operation mode is normal

CB1L8 = Z7_count[1] & Z7_count[0] & Z7_count[6];


--G1L101Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~22 at LC_X9_Y17_N4
--operation mode is normal

G1L101Q_lut_out = G1L601 # G1L701 & !G1L401Q & GB1L898 # !G1L701 & G1L401Q;
G1L101Q = DFFEA(G1L101Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--G1L34 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_data~1 at LC_X17_Y17_N3
--operation mode is normal

G1L34 = G1L101Q # G1L201Q;


--G1L301Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~24 at LC_X12_Y17_N9
--operation mode is normal

G1L301Q_lut_out = G1L201Q # G1L301Q & !GB1L165 & GB1L329;
G1L301Q = DFFEA(G1L301Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--G1L44 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_data~2 at LC_X17_Y17_N6
--operation mode is normal

G1L44 = G1L301Q # G1L401Q;


--S5_q_b[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0] at M512_X20_Y20
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 6, Port B Depth: 64, Port B Width: 6
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S5_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L26, W1L16);
S5_q_b[0]_PORT_A_data_in_reg = DFFE(S5_q_b[0]_PORT_A_data_in, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S5_q_b[0]_PORT_A_address_reg = DFFE(S5_q_b[0]_PORT_A_address, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_B_address = BUS(M1_safe_q[0], M1_safe_q[1], M1_safe_q[2], M1_safe_q[3], M1_safe_q[4], M1_safe_q[5]);
S5_q_b[0]_PORT_B_address_reg = DFFE(S5_q_b[0]_PORT_B_address, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_A_write_enable = H1L8;
S5_q_b[0]_PORT_A_write_enable_reg = DFFE(S5_q_b[0]_PORT_A_write_enable, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_B_read_enable = VCC;
S5_q_b[0]_PORT_B_read_enable_reg = DFFE(S5_q_b[0]_PORT_B_read_enable, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S5_q_b[0]_PORT_B_data_out = MEMORY(S5_q_b[0]_PORT_A_data_in_reg, , S5_q_b[0]_PORT_A_address_reg, S5_q_b[0]_PORT_B_address_reg, S5_q_b[0]_PORT_A_write_enable_reg, S5_q_b[0]_PORT_B_read_enable_reg, , , S5_q_b[0]_clock_0, , , , , );
S5_q_b[0] = S5_q_b[0]_PORT_B_data_out[0];

--S5_q_b[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4] at M512_X20_Y20
S5_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L26, W1L16);
S5_q_b[0]_PORT_A_data_in_reg = DFFE(S5_q_b[0]_PORT_A_data_in, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S5_q_b[0]_PORT_A_address_reg = DFFE(S5_q_b[0]_PORT_A_address, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_B_address = BUS(M1_safe_q[0], M1_safe_q[1], M1_safe_q[2], M1_safe_q[3], M1_safe_q[4], M1_safe_q[5]);
S5_q_b[0]_PORT_B_address_reg = DFFE(S5_q_b[0]_PORT_B_address, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_A_write_enable = H1L8;
S5_q_b[0]_PORT_A_write_enable_reg = DFFE(S5_q_b[0]_PORT_A_write_enable, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_B_read_enable = VCC;
S5_q_b[0]_PORT_B_read_enable_reg = DFFE(S5_q_b[0]_PORT_B_read_enable, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S5_q_b[0]_PORT_B_data_out = MEMORY(S5_q_b[0]_PORT_A_data_in_reg, , S5_q_b[0]_PORT_A_address_reg, S5_q_b[0]_PORT_B_address_reg, S5_q_b[0]_PORT_A_write_enable_reg, S5_q_b[0]_PORT_B_read_enable_reg, , , S5_q_b[0]_clock_0, , , , , );
S5_q_b[4] = S5_q_b[0]_PORT_B_data_out[5];

--S5_q_b[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5] at M512_X20_Y20
S5_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L26, W1L16);
S5_q_b[0]_PORT_A_data_in_reg = DFFE(S5_q_b[0]_PORT_A_data_in, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S5_q_b[0]_PORT_A_address_reg = DFFE(S5_q_b[0]_PORT_A_address, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_B_address = BUS(M1_safe_q[0], M1_safe_q[1], M1_safe_q[2], M1_safe_q[3], M1_safe_q[4], M1_safe_q[5]);
S5_q_b[0]_PORT_B_address_reg = DFFE(S5_q_b[0]_PORT_B_address, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_A_write_enable = H1L8;
S5_q_b[0]_PORT_A_write_enable_reg = DFFE(S5_q_b[0]_PORT_A_write_enable, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_B_read_enable = VCC;
S5_q_b[0]_PORT_B_read_enable_reg = DFFE(S5_q_b[0]_PORT_B_read_enable, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S5_q_b[0]_PORT_B_data_out = MEMORY(S5_q_b[0]_PORT_A_data_in_reg, , S5_q_b[0]_PORT_A_address_reg, S5_q_b[0]_PORT_B_address_reg, S5_q_b[0]_PORT_A_write_enable_reg, S5_q_b[0]_PORT_B_read_enable_reg, , , S5_q_b[0]_clock_0, , , , , );
S5_q_b[5] = S5_q_b[0]_PORT_B_data_out[4];

--S5_q_b[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3] at M512_X20_Y20
S5_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L26, W1L16);
S5_q_b[0]_PORT_A_data_in_reg = DFFE(S5_q_b[0]_PORT_A_data_in, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S5_q_b[0]_PORT_A_address_reg = DFFE(S5_q_b[0]_PORT_A_address, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_B_address = BUS(M1_safe_q[0], M1_safe_q[1], M1_safe_q[2], M1_safe_q[3], M1_safe_q[4], M1_safe_q[5]);
S5_q_b[0]_PORT_B_address_reg = DFFE(S5_q_b[0]_PORT_B_address, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_A_write_enable = H1L8;
S5_q_b[0]_PORT_A_write_enable_reg = DFFE(S5_q_b[0]_PORT_A_write_enable, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_B_read_enable = VCC;
S5_q_b[0]_PORT_B_read_enable_reg = DFFE(S5_q_b[0]_PORT_B_read_enable, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S5_q_b[0]_PORT_B_data_out = MEMORY(S5_q_b[0]_PORT_A_data_in_reg, , S5_q_b[0]_PORT_A_address_reg, S5_q_b[0]_PORT_B_address_reg, S5_q_b[0]_PORT_A_write_enable_reg, S5_q_b[0]_PORT_B_read_enable_reg, , , S5_q_b[0]_clock_0, , , , , );
S5_q_b[3] = S5_q_b[0]_PORT_B_data_out[3];

--S5_q_b[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2] at M512_X20_Y20
S5_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L26, W1L16);
S5_q_b[0]_PORT_A_data_in_reg = DFFE(S5_q_b[0]_PORT_A_data_in, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S5_q_b[0]_PORT_A_address_reg = DFFE(S5_q_b[0]_PORT_A_address, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_B_address = BUS(M1_safe_q[0], M1_safe_q[1], M1_safe_q[2], M1_safe_q[3], M1_safe_q[4], M1_safe_q[5]);
S5_q_b[0]_PORT_B_address_reg = DFFE(S5_q_b[0]_PORT_B_address, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_A_write_enable = H1L8;
S5_q_b[0]_PORT_A_write_enable_reg = DFFE(S5_q_b[0]_PORT_A_write_enable, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_B_read_enable = VCC;
S5_q_b[0]_PORT_B_read_enable_reg = DFFE(S5_q_b[0]_PORT_B_read_enable, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S5_q_b[0]_PORT_B_data_out = MEMORY(S5_q_b[0]_PORT_A_data_in_reg, , S5_q_b[0]_PORT_A_address_reg, S5_q_b[0]_PORT_B_address_reg, S5_q_b[0]_PORT_A_write_enable_reg, S5_q_b[0]_PORT_B_read_enable_reg, , , S5_q_b[0]_clock_0, , , , , );
S5_q_b[2] = S5_q_b[0]_PORT_B_data_out[2];

--S5_q_b[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1] at M512_X20_Y20
S5_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L26, W1L16);
S5_q_b[0]_PORT_A_data_in_reg = DFFE(S5_q_b[0]_PORT_A_data_in, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S5_q_b[0]_PORT_A_address_reg = DFFE(S5_q_b[0]_PORT_A_address, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_B_address = BUS(M1_safe_q[0], M1_safe_q[1], M1_safe_q[2], M1_safe_q[3], M1_safe_q[4], M1_safe_q[5]);
S5_q_b[0]_PORT_B_address_reg = DFFE(S5_q_b[0]_PORT_B_address, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_A_write_enable = H1L8;
S5_q_b[0]_PORT_A_write_enable_reg = DFFE(S5_q_b[0]_PORT_A_write_enable, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_PORT_B_read_enable = VCC;
S5_q_b[0]_PORT_B_read_enable_reg = DFFE(S5_q_b[0]_PORT_B_read_enable, S5_q_b[0]_clock_0, , , );
S5_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S5_q_b[0]_PORT_B_data_out = MEMORY(S5_q_b[0]_PORT_A_data_in_reg, , S5_q_b[0]_PORT_A_address_reg, S5_q_b[0]_PORT_B_address_reg, S5_q_b[0]_PORT_A_write_enable_reg, S5_q_b[0]_PORT_B_read_enable_reg, , , S5_q_b[0]_clock_0, , , , , );
S5_q_b[1] = S5_q_b[0]_PORT_B_data_out[1];


--GB1L054Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_state~20 at LC_X8_Y13_N2
--operation mode is normal

GB1L054Q_lut_out = GB1L054Q # lvds_sync;
GB1L054Q = DFFEA(GB1L054Q_lut_out, GLOBAL(LB1__clk0), !HB1_resync_req_o, , , , );


--GB1L165 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~38 at LC_X7_Y7_N5
--operation mode is normal

GB1L165_carry_eqn = GB1L955;
GB1L165 = M21_safe_q[31] & (GB1L165_carry_eqn # !GB1L333) # !M21_safe_q[31] & GB1L165_carry_eqn & !GB1L333;


--GB1L276 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~70 at LC_X6_Y4_N5
--operation mode is normal

GB1L276_carry_eqn = GB1L076;
GB1L276 = M21_safe_q[31] & GB1L276_carry_eqn & GB1L444 # !M21_safe_q[31] & (GB1L276_carry_eqn # GB1L444);


--X1_q_b[0] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[0] at M4K_X15_Y16
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 32, Port B Depth: 64, Port B Width: 32
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[0] = X1_q_b[0]_PORT_B_data_out[0];

--X1_q_b[31] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[31] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[31] = X1_q_b[0]_PORT_B_data_out[31];

--X1_q_b[14] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[14] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[14] = X1_q_b[0]_PORT_B_data_out[30];

--X1_q_b[15] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[15] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[15] = X1_q_b[0]_PORT_B_data_out[29];

--X1_q_b[16] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[16] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[16] = X1_q_b[0]_PORT_B_data_out[28];

--X1_q_b[17] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[17] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[17] = X1_q_b[0]_PORT_B_data_out[27];

--X1_q_b[18] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[18] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[18] = X1_q_b[0]_PORT_B_data_out[26];

--X1_q_b[19] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[19] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[19] = X1_q_b[0]_PORT_B_data_out[25];

--X1_q_b[20] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[20] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[20] = X1_q_b[0]_PORT_B_data_out[24];

--X1_q_b[21] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[21] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[21] = X1_q_b[0]_PORT_B_data_out[23];

--X1_q_b[22] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[22] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[22] = X1_q_b[0]_PORT_B_data_out[22];

--X1_q_b[23] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[23] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[23] = X1_q_b[0]_PORT_B_data_out[21];

--X1_q_b[24] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[24] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[24] = X1_q_b[0]_PORT_B_data_out[20];

--X1_q_b[25] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[25] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[25] = X1_q_b[0]_PORT_B_data_out[19];

--X1_q_b[26] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[26] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[26] = X1_q_b[0]_PORT_B_data_out[18];

--X1_q_b[27] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[27] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[27] = X1_q_b[0]_PORT_B_data_out[17];

--X1_q_b[28] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[28] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[28] = X1_q_b[0]_PORT_B_data_out[16];

--X1_q_b[29] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[29] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[29] = X1_q_b[0]_PORT_B_data_out[15];

--X1_q_b[30] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[30] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[30] = X1_q_b[0]_PORT_B_data_out[14];

--X1_q_b[6] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[6] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[6] = X1_q_b[0]_PORT_B_data_out[13];

--X1_q_b[7] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[7] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[7] = X1_q_b[0]_PORT_B_data_out[12];

--X1_q_b[8] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[8] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[8] = X1_q_b[0]_PORT_B_data_out[11];

--X1_q_b[9] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[9] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[9] = X1_q_b[0]_PORT_B_data_out[10];

--X1_q_b[10] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[10] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[10] = X1_q_b[0]_PORT_B_data_out[9];

--X1_q_b[11] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[11] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[11] = X1_q_b[0]_PORT_B_data_out[8];

--X1_q_b[12] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[12] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[12] = X1_q_b[0]_PORT_B_data_out[7];

--X1_q_b[13] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[13] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[13] = X1_q_b[0]_PORT_B_data_out[6];

--X1_q_b[4] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[4] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[4] = X1_q_b[0]_PORT_B_data_out[5];

--X1_q_b[5] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[5] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[5] = X1_q_b[0]_PORT_B_data_out[4];

--X1_q_b[3] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[3] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[3] = X1_q_b[0]_PORT_B_data_out[3];

--X1_q_b[2] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[2] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[2] = X1_q_b[0]_PORT_B_data_out[2];

--X1_q_b[1] is dispatch:cmd0|dispatch_data_buf:receive_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[1] at M4K_X15_Y16
X1_q_b[0]_PORT_A_data_in = BUS(U1L101, U1L201, U1L301, U1L401, U1L601, U1L501, U1L411, U1L311, U1L211, U1L111, U1L011, U1L901, U1L801, U1L701, U1L131, U1L031, U1L921, U1L821, U1L721, U1L621, U1L521, U1L421, U1L321, U1L221, U1L121, U1L021, U1L911, U1L811, U1L711, U1L611, U1L511, U1L231);
X1_q_b[0]_PORT_A_data_in_reg = DFFE(X1_q_b[0]_PORT_A_data_in, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_A_address = BUS(U1L59, U1L69, U1L79, U1L89, U1L99, U1L001);
X1_q_b[0]_PORT_A_address_reg = DFFE(X1_q_b[0]_PORT_A_address, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_address = BUS(W1L15, W1L25, W1L35, W1L45, W1L55, W1L65);
X1_q_b[0]_PORT_B_address_reg = DFFE(X1_q_b[0]_PORT_B_address, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_PORT_A_write_enable = U1L402Q;
X1_q_b[0]_PORT_A_write_enable_reg = DFFE(X1_q_b[0]_PORT_A_write_enable, X1_q_b[0]_clock_0, , , );
X1_q_b[0]_PORT_B_read_enable = VCC;
X1_q_b[0]_PORT_B_read_enable_reg = DFFE(X1_q_b[0]_PORT_B_read_enable, X1_q_b[0]_clock_1, , , );
X1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X1_q_b[0]_PORT_B_data_out = MEMORY(X1_q_b[0]_PORT_A_data_in_reg, , X1_q_b[0]_PORT_A_address_reg, X1_q_b[0]_PORT_B_address_reg, X1_q_b[0]_PORT_A_write_enable_reg, X1_q_b[0]_PORT_B_read_enable_reg, , , X1_q_b[0]_clock_0, X1_q_b[0]_clock_1, , , , );
X1_q_b[1] = X1_q_b[0]_PORT_B_data_out[1];


--E1L01Q is leds:leds_slave|pres_state~21 at LC_X14_Y17_N4
--operation mode is normal

E1L01Q_lut_out = W1L19Q & E1L51 & W1L59 & !E1L9Q;
E1L01Q = DFFEA(E1L01Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--W1L19Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~21 at LC_X13_Y19_N8
--operation mode is normal

W1L19Q_lut_out = C1L01Q & (!A1L682 & W1L98 # !W1L09Q) # !C1L01Q & !A1L682 & W1L98;
W1L19Q = DFFEA(W1L19Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--E1L4 is leds:leds_slave|led_data[0]~2 at LC_X13_Y15_N1
--operation mode is normal

E1L4 = X1_q_b[0] & W1L19Q & E1L01Q;


--E1L6 is leds:leds_slave|led_data[1]~1 at LC_X17_Y16_N1
--operation mode is normal

E1L6 = E1L01Q & W1L19Q & X1_q_b[1];


--E1L8 is leds:leds_slave|led_data[2]~0 at LC_X18_Y17_N2
--operation mode is normal

E1L8 = W1L19Q & E1L01Q & X1_q_b[2];


--W1L29Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~22 at LC_X12_Y18_N6
--operation mode is normal

W1L29Q_lut_out = W1L19Q & W1L503 & W1L203 & A1L282;
W1L29Q = DFFEA(W1L29Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--M01L07 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~607 at LC_X28_Y24_N2
--operation mode is normal

M01L07 = M01_safe_q[15] & M01_safe_q[12] & M01_safe_q[17] & M01_safe_q[13];


--M01L17 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|lpm_counter:us_count_rtl_0|alt_counter_stratix:wysi_counter|safe_q[0]~608 at LC_X28_Y25_N6
--operation mode is normal

M01L17 = M01_safe_q[11] & M01_safe_q[10] & M01_safe_q[8] & M01_safe_q[9];


--W1L213 is dispatch:cmd0|dispatch_wishbone:wishbone|timer_rst~22 at LC_X28_Y25_N8
--operation mode is normal

W1L213 = M01_safe_q[5] & M01L07 & M01L96 & M01L17;


--W1L313 is dispatch:cmd0|dispatch_wishbone:wishbone|timer_rst~23 at LC_X18_Y23_N8
--operation mode is normal

W1L313 = W1L29Q # W1L19Q # W1L213 & M01L76;


--FB1L74 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~198 at LC_X28_Y24_N3
--operation mode is normal

FB1L74 = M01_safe_q[17] & !W1L313;


--FB1_\timer:clk_count[5] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[5] at LC_X31_Y23_N7
--operation mode is normal

FB1_\timer:clk_count[5]_lut_out = FB1L82 & FB1L72;
FB1_\timer:clk_count[5] = DFFEA(FB1_\timer:clk_count[5]_lut_out, GLOBAL(LB1__clk0), VCC, , , , );


--FB1_\timer:clk_count[4] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[4] at LC_X31_Y23_N0
--operation mode is normal

FB1_\timer:clk_count[4]_lut_out = FB1L32 & FB1L82;
FB1_\timer:clk_count[4] = DFFEA(FB1_\timer:clk_count[4]_lut_out, GLOBAL(LB1__clk0), VCC, , , , );


--FB1_\timer:clk_count[0] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[0] at LC_X31_Y22_N2
--operation mode is normal

FB1_\timer:clk_count[0]_sload_eqn = FB1L7;
FB1_\timer:clk_count[0] = DFFEA(FB1_\timer:clk_count[0]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );


--FB1L92 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|reduce_nor~43 at LC_X31_Y23_N8
--operation mode is normal

FB1_\timer:clk_count[3]_qfbk = FB1_\timer:clk_count[3];
FB1L92 = FB1_\timer:clk_count[3]_qfbk # !FB1_\timer:clk_count[4] # !FB1_\timer:clk_count[0] # !FB1_\timer:clk_count[5];

--FB1_\timer:clk_count[3] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[3] at LC_X31_Y23_N8
--operation mode is normal

FB1_\timer:clk_count[3]_sload_eqn = FB1L91;
FB1_\timer:clk_count[3] = DFFEA(FB1_\timer:clk_count[3]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );


--FB1_\timer:clk_count[1] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[1] at LC_X31_Y24_N2
--operation mode is normal

FB1_\timer:clk_count[1]_lut_out = FB1L82 & FB1L11;
FB1_\timer:clk_count[1] = DFFEA(FB1_\timer:clk_count[1]_lut_out, GLOBAL(LB1__clk0), VCC, , , , );


--FB1L82 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|reduce_nor~0 at LC_X31_Y23_N9
--operation mode is normal

FB1_\timer:clk_count[2]_qfbk = FB1_\timer:clk_count[2];
FB1L82 = FB1_\timer:clk_count[1] # W1L313 # FB1_\timer:clk_count[2]_qfbk # FB1L92;

--FB1_\timer:clk_count[2] is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|\timer:clk_count[2] at LC_X31_Y23_N9
--operation mode is normal

FB1_\timer:clk_count[2]_sload_eqn = FB1L51;
FB1_\timer:clk_count[2] = DFFEA(FB1_\timer:clk_count[2]_sload_eqn, GLOBAL(LB1__clk0), VCC, , , , );


--FB1L54 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~196 at LC_X28_Y24_N1
--operation mode is normal

FB1L54 = !W1L313 & M01_safe_q[15];


--FB1L34 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~194 at LC_X28_Y24_N4
--operation mode is normal

FB1L34 = !W1L313 & M01_safe_q[13];


--FB1L24 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~193 at LC_X28_Y24_N9
--operation mode is normal

FB1L24 = !W1L313 & M01_safe_q[12];


--FB1L53 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~186 at LC_X28_Y25_N0
--operation mode is normal

FB1L53 = !W1L313 & M01_safe_q[5];


--FB1L93 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~190 at LC_X28_Y25_N9
--operation mode is normal

FB1L93 = !W1L313 & M01_safe_q[9];


--FB1L83 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~189 at LC_X28_Y25_N4
--operation mode is normal

FB1L83 = M01_safe_q[8] & !W1L313;


--FB1L14 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~192 at LC_X28_Y24_N6
--operation mode is normal

FB1L14 = !W1L313 & M01_safe_q[11];


--FB1L04 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~191 at LC_X28_Y24_N7
--operation mode is normal

FB1L04 = M01_safe_q[10] & !W1L313;


--FB1L95 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~210 at LC_X28_Y23_N6
--operation mode is normal

FB1L95 = !W1L313 & M01_safe_q[29];


--FB1L85 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~209 at LC_X28_Y23_N4
--operation mode is normal

FB1L85 = M01_safe_q[28] & !W1L313;


--FB1L75 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~208 at LC_X28_Y23_N2
--operation mode is normal

FB1L75 = M01_safe_q[27] & !W1L313;


--FB1L65 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~207 at LC_X28_Y23_N9
--operation mode is normal

FB1L65 = M01_safe_q[26] & !W1L313;


--FB1L55 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~206 at LC_X30_Y23_N4
--operation mode is normal

FB1L55 = !W1L313 & M01_safe_q[25];


--FB1L45 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~205 at LC_X30_Y23_N5
--operation mode is normal

FB1L45 = !W1L313 & M01_safe_q[24];


--FB1L35 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~204 at LC_X30_Y23_N8
--operation mode is normal

FB1L35 = !W1L313 & M01_safe_q[23];


--FB1L25 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~203 at LC_X30_Y23_N6
--operation mode is normal

FB1L25 = !W1L313 & M01_safe_q[22];


--FB1L15 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~202 at LC_X30_Y23_N7
--operation mode is normal

FB1L15 = !W1L313 & M01_safe_q[21];


--FB1L05 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~201 at LC_X30_Y23_N0
--operation mode is normal

FB1L05 = !W1L313 & M01_safe_q[20];


--FB1L94 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~200 at LC_X30_Y24_N7
--operation mode is normal

FB1L94 = !W1L313 & M01_safe_q[19];


--FB1L84 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~199 at LC_X30_Y24_N4
--operation mode is normal

FB1L84 = !W1L313 & M01_safe_q[18];


--FB1L64 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~197 at LC_X30_Y24_N6
--operation mode is normal

FB1L64 = !W1L313 & M01_safe_q[16];


--FB1L44 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~195 at LC_X30_Y24_N8
--operation mode is normal

FB1L44 = !W1L313 & M01_safe_q[14];


--FB1L73 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~188 at LC_X30_Y25_N7
--operation mode is normal

FB1L73 = !W1L313 & M01_safe_q[7];


--FB1L63 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~187 at LC_X30_Y25_N0
--operation mode is normal

FB1L63 = !W1L313 & M01_safe_q[6];


--FB1L43 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~185 at LC_X29_Y26_N5
--operation mode is normal

FB1L43 = !W1L313 & M01_safe_q[4];


--FB1L33 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~184 at LC_X29_Y26_N4
--operation mode is normal

FB1L33 = M01_safe_q[3] & !W1L313;


--FB1L03 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~181 at LC_X30_Y25_N4
--operation mode is normal

FB1L03 = !W1L313 & M01_safe_q[0];


--FB1L23 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~183 at LC_X28_Y25_N5
--operation mode is normal

FB1L23 = !W1L313 & M01_safe_q[2];


--FB1L13 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|us_count~182 at LC_X28_Y25_N3
--operation mode is normal

FB1L13 = !W1L313 & M01_safe_q[1];


--EB1_q_b[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[0] at M4K_X15_Y25
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 16, Port A Width: 32, Port B Depth: 16, Port B Width: 32
--Port A Logical Depth: 16, Port A Logical Width: 32, Port B Logical Depth: 16, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[0] = EB1_q_b[0]_PORT_B_data_out[0];

--EB1_q_b[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[31] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[31] = EB1_q_b[0]_PORT_B_data_out[31];

--EB1_q_b[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[30] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[30] = EB1_q_b[0]_PORT_B_data_out[30];

--EB1_q_b[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[29] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[29] = EB1_q_b[0]_PORT_B_data_out[29];

--EB1_q_b[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[28] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[28] = EB1_q_b[0]_PORT_B_data_out[28];

--EB1_q_b[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[27] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[27] = EB1_q_b[0]_PORT_B_data_out[27];

--EB1_q_b[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[26] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[26] = EB1_q_b[0]_PORT_B_data_out[26];

--EB1_q_b[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[25] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[25] = EB1_q_b[0]_PORT_B_data_out[25];

--EB1_q_b[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[24] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[24] = EB1_q_b[0]_PORT_B_data_out[24];

--EB1_q_b[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[23] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[23] = EB1_q_b[0]_PORT_B_data_out[23];

--EB1_q_b[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[22] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[22] = EB1_q_b[0]_PORT_B_data_out[22];

--EB1_q_b[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[21] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[21] = EB1_q_b[0]_PORT_B_data_out[21];

--EB1_q_b[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[20] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[20] = EB1_q_b[0]_PORT_B_data_out[20];

--EB1_q_b[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[19] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[19] = EB1_q_b[0]_PORT_B_data_out[19];

--EB1_q_b[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[18] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[18] = EB1_q_b[0]_PORT_B_data_out[18];

--EB1_q_b[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[17] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[17] = EB1_q_b[0]_PORT_B_data_out[17];

--EB1_q_b[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[16] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[16] = EB1_q_b[0]_PORT_B_data_out[16];

--EB1_q_b[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[15] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[15] = EB1_q_b[0]_PORT_B_data_out[15];

--EB1_q_b[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[14] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[14] = EB1_q_b[0]_PORT_B_data_out[14];

--EB1_q_b[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[13] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[13] = EB1_q_b[0]_PORT_B_data_out[13];

--EB1_q_b[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[12] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[12] = EB1_q_b[0]_PORT_B_data_out[12];

--EB1_q_b[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[11] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[11] = EB1_q_b[0]_PORT_B_data_out[11];

--EB1_q_b[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[10] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[10] = EB1_q_b[0]_PORT_B_data_out[10];

--EB1_q_b[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[9] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[9] = EB1_q_b[0]_PORT_B_data_out[9];

--EB1_q_b[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[8] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[8] = EB1_q_b[0]_PORT_B_data_out[8];

--EB1_q_b[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[7] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[7] = EB1_q_b[0]_PORT_B_data_out[7];

--EB1_q_b[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[6] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[6] = EB1_q_b[0]_PORT_B_data_out[6];

--EB1_q_b[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[5] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[5] = EB1_q_b[0]_PORT_B_data_out[5];

--EB1_q_b[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[4] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[4] = EB1_q_b[0]_PORT_B_data_out[4];

--EB1_q_b[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[3] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[3] = EB1_q_b[0]_PORT_B_data_out[3];

--EB1_q_b[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[2] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[2] = EB1_q_b[0]_PORT_B_data_out[2];

--EB1_q_b[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_ml21:auto_generated|q_b[1] at M4K_X15_Y25
EB1_q_b[0]_PORT_A_data_in = BUS(V1L811, V1L911, V1L021, V1L121, V1L221, V1L321, V1L421, V1L521, V1L621, V1L721, V1L821, V1L921, V1L031, V1L131, V1L231, V1L331, V1L431, V1L531, V1L631, V1L731, V1L831, V1L931, V1L041, V1L141, V1L241, V1L341, V1L441, V1L541, V1L641, V1L741, V1L841, V1L941);
EB1_q_b[0]_PORT_A_data_in_reg = DFFE(EB1_q_b[0]_PORT_A_data_in, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_A_address = BUS(M7_safe_q[0], M7_safe_q[1], M7_safe_q[2], M7_safe_q[3]);
EB1_q_b[0]_PORT_A_address_reg = DFFE(EB1_q_b[0]_PORT_A_address, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_address = BUS(M6_safe_q[0], M6_safe_q[1], M6_safe_q[2], M6_safe_q[3]);
EB1_q_b[0]_PORT_B_address_reg = DFFE(EB1_q_b[0]_PORT_B_address, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_PORT_A_write_enable = V1L151;
EB1_q_b[0]_PORT_A_write_enable_reg = DFFE(EB1_q_b[0]_PORT_A_write_enable, EB1_q_b[0]_clock_0, , , );
EB1_q_b[0]_PORT_B_read_enable = VCC;
EB1_q_b[0]_PORT_B_read_enable_reg = DFFE(EB1_q_b[0]_PORT_B_read_enable, EB1_q_b[0]_clock_1, , , );
EB1_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
EB1_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
EB1_q_b[0]_PORT_B_data_out = MEMORY(EB1_q_b[0]_PORT_A_data_in_reg, , EB1_q_b[0]_PORT_A_address_reg, EB1_q_b[0]_PORT_B_address_reg, EB1_q_b[0]_PORT_A_write_enable_reg, EB1_q_b[0]_PORT_B_read_enable_reg, , , EB1_q_b[0]_clock_0, EB1_q_b[0]_clock_1, , , , );
EB1_q_b[1] = EB1_q_b[0]_PORT_B_data_out[1];


--DB1L811Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|pres_state~23 at LC_X7_Y11_N4
--operation mode is normal

DB1L811Q_lut_out = V1L051 & (!DB1L911Q # !DB1L221) # !V1L051 & DB1L811Q & (!DB1L911Q # !DB1L221);
DB1L811Q = DFFEA(DB1L811Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB5_reg[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[2] at LC_X18_Y25_N2
--operation mode is normal

BB5_reg[2]_lut_out = CB1L4Q & EB1_q_b[1] & DB1L811Q # !CB1L4Q & BB5_reg[3];
BB5_reg[2] = DFFEA(BB5_reg[2]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--CB1L3Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~20 at LC_X17_Y26_N2
--operation mode is normal

CB1L3Q_lut_out = !CB1L6Q & (DB1L811Q # CB1L3Q);
CB1L3Q = DFFEA(CB1L3Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--Z7L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~1 at LC_X19_Y27_N1
--operation mode is arithmetic

Z7L1 = !Z7_count[0];

--Z7L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~1COUT0 at LC_X19_Y27_N1
--operation mode is arithmetic

Z7L3_cout_0 = Z7_count[0];
Z7L3 = CARRY(Z7L3_cout_0);

--Z7L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~1COUT1 at LC_X19_Y27_N1
--operation mode is arithmetic

Z7L4_cout_1 = Z7_count[0];
Z7L4 = CARRY(Z7L4_cout_1);


--CB1L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|reduce_nor~75 at LC_X19_Y27_N9
--operation mode is normal

CB1L9 = Z7_count[1] & Z7_count[0];


--CB1_bit_count_ena is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|bit_count_ena at LC_X18_Y26_N2
--operation mode is normal

CB1_bit_count_ena = CB1L5Q # !CB1L3Q;


--Z7L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~6 at LC_X19_Y27_N6
--operation mode is arithmetic

Z7L12_carry_eqn = (!Z7L41 & Z7L91) # (Z7L41 & Z7L02);
Z7L12 = Z7_count[5] $ Z7L12_carry_eqn;

--Z7L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~6COUT0 at LC_X19_Y27_N6
--operation mode is arithmetic

Z7L32_cout_0 = !Z7L91 # !Z7_count[5];
Z7L32 = CARRY(Z7L32_cout_0);

--Z7L42 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~6COUT1 at LC_X19_Y27_N6
--operation mode is arithmetic

Z7L42_cout_1 = !Z7L02 # !Z7_count[5];
Z7L42 = CARRY(Z7L42_cout_1);


--Z7L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~5 at LC_X19_Y27_N5
--operation mode is arithmetic

Z7L71_carry_eqn = (!Z7L41 & GND) # (Z7L41 & VCC);
Z7L71 = Z7_count[4] $ !Z7L71_carry_eqn;

--Z7L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~5COUT0 at LC_X19_Y27_N5
--operation mode is arithmetic

Z7L91_cout_0 = Z7_count[4] & !Z7L41;
Z7L91 = CARRY(Z7L91_cout_0);

--Z7L02 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~5COUT1 at LC_X19_Y27_N5
--operation mode is arithmetic

Z7L02_cout_1 = Z7_count[4] & !Z7L41;
Z7L02 = CARRY(Z7L02_cout_1);


--Z7L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~4 at LC_X19_Y27_N4
--operation mode is arithmetic

Z7L31 = Z7_count[3] $ Z7L11;

--Z7L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~4COUT at LC_X19_Y27_N4
--operation mode is arithmetic

Z7L41 = Z7L51;


--Z7L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~3 at LC_X19_Y27_N3
--operation mode is arithmetic

Z7L9 = Z7_count[2] $ !Z7L7;

--Z7L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~3COUT0 at LC_X19_Y27_N3
--operation mode is arithmetic

Z7L11_cout_0 = Z7_count[2] & !Z7L7;
Z7L11 = CARRY(Z7L11_cout_0);

--Z7L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~3COUT1 at LC_X19_Y27_N3
--operation mode is arithmetic

Z7L21_cout_1 = Z7_count[2] & !Z7L8;
Z7L21 = CARRY(Z7L21_cout_1);


--Z7L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~7 at LC_X19_Y27_N7
--operation mode is normal

Z7L52_carry_eqn = (!Z7L41 & Z7L32) # (Z7L41 & Z7L42);
Z7L52 = Z7L52_carry_eqn $ !Z7_count[6];


--Z7L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~2 at LC_X19_Y27_N2
--operation mode is arithmetic

Z7L5 = Z7_count[1] $ Z7L3;

--Z7L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~2COUT0 at LC_X19_Y27_N2
--operation mode is arithmetic

Z7L7_cout_0 = !Z7L3 # !Z7_count[1];
Z7L7 = CARRY(Z7L7_cout_0);

--Z7L8 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~2COUT1 at LC_X19_Y27_N2
--operation mode is arithmetic

Z7L8_cout_1 = !Z7L4 # !Z7_count[1];
Z7L8 = CARRY(Z7L8_cout_1);


--G1_dac_off_data[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[13] at M4K_X15_Y18
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 14, Port B Depth: 64, Port B Width: 14
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
G1_dac_off_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_off_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_off_data[13]_PORT_A_data_in, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_off_data[13]_PORT_A_address_reg = DFFE(G1_dac_off_data[13]_PORT_A_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_off_data[13]_PORT_B_address_reg = DFFE(G1_dac_off_data[13]_PORT_B_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_write_enable = H1L5;
G1_dac_off_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_off_data[13]_PORT_A_write_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_read_enable = VCC;
G1_dac_off_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_off_data[13]_PORT_B_read_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_off_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_off_data[13]_clock_enable_1 = VCC;
G1_dac_off_data[13]_clear_0 = GLOBAL(rst);
G1_dac_off_data[13]_PORT_B_data_out = MEMORY(G1_dac_off_data[13]_PORT_A_data_in_reg, , G1_dac_off_data[13]_PORT_A_address_reg, G1_dac_off_data[13]_PORT_B_address_reg, G1_dac_off_data[13]_PORT_A_write_enable_reg, G1_dac_off_data[13]_PORT_B_read_enable_reg, , , G1_dac_off_data[13]_clock_0, G1_dac_off_data[13]_clock_1, , G1_dac_off_data[13]_clock_enable_1, G1_dac_off_data[13]_clear_0, );
G1_dac_off_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_off_data[13]_PORT_B_data_out, G1_dac_off_data[13]_clock_1, G1_dac_off_data[13]_clear_0, , G1_dac_off_data[13]_clock_enable_1);
G1_dac_off_data[13] = G1_dac_off_data[13]_PORT_B_data_out_reg[0];

--G1_dac_off_data[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[0] at M4K_X15_Y18
G1_dac_off_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_off_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_off_data[13]_PORT_A_data_in, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_off_data[13]_PORT_A_address_reg = DFFE(G1_dac_off_data[13]_PORT_A_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_off_data[13]_PORT_B_address_reg = DFFE(G1_dac_off_data[13]_PORT_B_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_write_enable = H1L5;
G1_dac_off_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_off_data[13]_PORT_A_write_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_read_enable = VCC;
G1_dac_off_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_off_data[13]_PORT_B_read_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_off_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_off_data[13]_clock_enable_1 = VCC;
G1_dac_off_data[13]_clear_0 = GLOBAL(rst);
G1_dac_off_data[13]_PORT_B_data_out = MEMORY(G1_dac_off_data[13]_PORT_A_data_in_reg, , G1_dac_off_data[13]_PORT_A_address_reg, G1_dac_off_data[13]_PORT_B_address_reg, G1_dac_off_data[13]_PORT_A_write_enable_reg, G1_dac_off_data[13]_PORT_B_read_enable_reg, , , G1_dac_off_data[13]_clock_0, G1_dac_off_data[13]_clock_1, , G1_dac_off_data[13]_clock_enable_1, G1_dac_off_data[13]_clear_0, );
G1_dac_off_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_off_data[13]_PORT_B_data_out, G1_dac_off_data[13]_clock_1, G1_dac_off_data[13]_clear_0, , G1_dac_off_data[13]_clock_enable_1);
G1_dac_off_data[0] = G1_dac_off_data[13]_PORT_B_data_out_reg[13];

--G1_dac_off_data[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[1] at M4K_X15_Y18
G1_dac_off_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_off_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_off_data[13]_PORT_A_data_in, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_off_data[13]_PORT_A_address_reg = DFFE(G1_dac_off_data[13]_PORT_A_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_off_data[13]_PORT_B_address_reg = DFFE(G1_dac_off_data[13]_PORT_B_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_write_enable = H1L5;
G1_dac_off_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_off_data[13]_PORT_A_write_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_read_enable = VCC;
G1_dac_off_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_off_data[13]_PORT_B_read_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_off_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_off_data[13]_clock_enable_1 = VCC;
G1_dac_off_data[13]_clear_0 = GLOBAL(rst);
G1_dac_off_data[13]_PORT_B_data_out = MEMORY(G1_dac_off_data[13]_PORT_A_data_in_reg, , G1_dac_off_data[13]_PORT_A_address_reg, G1_dac_off_data[13]_PORT_B_address_reg, G1_dac_off_data[13]_PORT_A_write_enable_reg, G1_dac_off_data[13]_PORT_B_read_enable_reg, , , G1_dac_off_data[13]_clock_0, G1_dac_off_data[13]_clock_1, , G1_dac_off_data[13]_clock_enable_1, G1_dac_off_data[13]_clear_0, );
G1_dac_off_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_off_data[13]_PORT_B_data_out, G1_dac_off_data[13]_clock_1, G1_dac_off_data[13]_clear_0, , G1_dac_off_data[13]_clock_enable_1);
G1_dac_off_data[1] = G1_dac_off_data[13]_PORT_B_data_out_reg[12];

--G1_dac_off_data[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[2] at M4K_X15_Y18
G1_dac_off_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_off_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_off_data[13]_PORT_A_data_in, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_off_data[13]_PORT_A_address_reg = DFFE(G1_dac_off_data[13]_PORT_A_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_off_data[13]_PORT_B_address_reg = DFFE(G1_dac_off_data[13]_PORT_B_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_write_enable = H1L5;
G1_dac_off_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_off_data[13]_PORT_A_write_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_read_enable = VCC;
G1_dac_off_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_off_data[13]_PORT_B_read_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_off_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_off_data[13]_clock_enable_1 = VCC;
G1_dac_off_data[13]_clear_0 = GLOBAL(rst);
G1_dac_off_data[13]_PORT_B_data_out = MEMORY(G1_dac_off_data[13]_PORT_A_data_in_reg, , G1_dac_off_data[13]_PORT_A_address_reg, G1_dac_off_data[13]_PORT_B_address_reg, G1_dac_off_data[13]_PORT_A_write_enable_reg, G1_dac_off_data[13]_PORT_B_read_enable_reg, , , G1_dac_off_data[13]_clock_0, G1_dac_off_data[13]_clock_1, , G1_dac_off_data[13]_clock_enable_1, G1_dac_off_data[13]_clear_0, );
G1_dac_off_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_off_data[13]_PORT_B_data_out, G1_dac_off_data[13]_clock_1, G1_dac_off_data[13]_clear_0, , G1_dac_off_data[13]_clock_enable_1);
G1_dac_off_data[2] = G1_dac_off_data[13]_PORT_B_data_out_reg[11];

--G1_dac_off_data[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[3] at M4K_X15_Y18
G1_dac_off_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_off_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_off_data[13]_PORT_A_data_in, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_off_data[13]_PORT_A_address_reg = DFFE(G1_dac_off_data[13]_PORT_A_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_off_data[13]_PORT_B_address_reg = DFFE(G1_dac_off_data[13]_PORT_B_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_write_enable = H1L5;
G1_dac_off_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_off_data[13]_PORT_A_write_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_read_enable = VCC;
G1_dac_off_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_off_data[13]_PORT_B_read_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_off_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_off_data[13]_clock_enable_1 = VCC;
G1_dac_off_data[13]_clear_0 = GLOBAL(rst);
G1_dac_off_data[13]_PORT_B_data_out = MEMORY(G1_dac_off_data[13]_PORT_A_data_in_reg, , G1_dac_off_data[13]_PORT_A_address_reg, G1_dac_off_data[13]_PORT_B_address_reg, G1_dac_off_data[13]_PORT_A_write_enable_reg, G1_dac_off_data[13]_PORT_B_read_enable_reg, , , G1_dac_off_data[13]_clock_0, G1_dac_off_data[13]_clock_1, , G1_dac_off_data[13]_clock_enable_1, G1_dac_off_data[13]_clear_0, );
G1_dac_off_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_off_data[13]_PORT_B_data_out, G1_dac_off_data[13]_clock_1, G1_dac_off_data[13]_clear_0, , G1_dac_off_data[13]_clock_enable_1);
G1_dac_off_data[3] = G1_dac_off_data[13]_PORT_B_data_out_reg[10];

--G1_dac_off_data[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[4] at M4K_X15_Y18
G1_dac_off_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_off_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_off_data[13]_PORT_A_data_in, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_off_data[13]_PORT_A_address_reg = DFFE(G1_dac_off_data[13]_PORT_A_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_off_data[13]_PORT_B_address_reg = DFFE(G1_dac_off_data[13]_PORT_B_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_write_enable = H1L5;
G1_dac_off_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_off_data[13]_PORT_A_write_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_read_enable = VCC;
G1_dac_off_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_off_data[13]_PORT_B_read_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_off_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_off_data[13]_clock_enable_1 = VCC;
G1_dac_off_data[13]_clear_0 = GLOBAL(rst);
G1_dac_off_data[13]_PORT_B_data_out = MEMORY(G1_dac_off_data[13]_PORT_A_data_in_reg, , G1_dac_off_data[13]_PORT_A_address_reg, G1_dac_off_data[13]_PORT_B_address_reg, G1_dac_off_data[13]_PORT_A_write_enable_reg, G1_dac_off_data[13]_PORT_B_read_enable_reg, , , G1_dac_off_data[13]_clock_0, G1_dac_off_data[13]_clock_1, , G1_dac_off_data[13]_clock_enable_1, G1_dac_off_data[13]_clear_0, );
G1_dac_off_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_off_data[13]_PORT_B_data_out, G1_dac_off_data[13]_clock_1, G1_dac_off_data[13]_clear_0, , G1_dac_off_data[13]_clock_enable_1);
G1_dac_off_data[4] = G1_dac_off_data[13]_PORT_B_data_out_reg[9];

--G1_dac_off_data[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[5] at M4K_X15_Y18
G1_dac_off_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_off_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_off_data[13]_PORT_A_data_in, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_off_data[13]_PORT_A_address_reg = DFFE(G1_dac_off_data[13]_PORT_A_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_off_data[13]_PORT_B_address_reg = DFFE(G1_dac_off_data[13]_PORT_B_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_write_enable = H1L5;
G1_dac_off_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_off_data[13]_PORT_A_write_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_read_enable = VCC;
G1_dac_off_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_off_data[13]_PORT_B_read_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_off_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_off_data[13]_clock_enable_1 = VCC;
G1_dac_off_data[13]_clear_0 = GLOBAL(rst);
G1_dac_off_data[13]_PORT_B_data_out = MEMORY(G1_dac_off_data[13]_PORT_A_data_in_reg, , G1_dac_off_data[13]_PORT_A_address_reg, G1_dac_off_data[13]_PORT_B_address_reg, G1_dac_off_data[13]_PORT_A_write_enable_reg, G1_dac_off_data[13]_PORT_B_read_enable_reg, , , G1_dac_off_data[13]_clock_0, G1_dac_off_data[13]_clock_1, , G1_dac_off_data[13]_clock_enable_1, G1_dac_off_data[13]_clear_0, );
G1_dac_off_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_off_data[13]_PORT_B_data_out, G1_dac_off_data[13]_clock_1, G1_dac_off_data[13]_clear_0, , G1_dac_off_data[13]_clock_enable_1);
G1_dac_off_data[5] = G1_dac_off_data[13]_PORT_B_data_out_reg[8];

--G1_dac_off_data[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[6] at M4K_X15_Y18
G1_dac_off_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_off_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_off_data[13]_PORT_A_data_in, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_off_data[13]_PORT_A_address_reg = DFFE(G1_dac_off_data[13]_PORT_A_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_off_data[13]_PORT_B_address_reg = DFFE(G1_dac_off_data[13]_PORT_B_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_write_enable = H1L5;
G1_dac_off_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_off_data[13]_PORT_A_write_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_read_enable = VCC;
G1_dac_off_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_off_data[13]_PORT_B_read_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_off_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_off_data[13]_clock_enable_1 = VCC;
G1_dac_off_data[13]_clear_0 = GLOBAL(rst);
G1_dac_off_data[13]_PORT_B_data_out = MEMORY(G1_dac_off_data[13]_PORT_A_data_in_reg, , G1_dac_off_data[13]_PORT_A_address_reg, G1_dac_off_data[13]_PORT_B_address_reg, G1_dac_off_data[13]_PORT_A_write_enable_reg, G1_dac_off_data[13]_PORT_B_read_enable_reg, , , G1_dac_off_data[13]_clock_0, G1_dac_off_data[13]_clock_1, , G1_dac_off_data[13]_clock_enable_1, G1_dac_off_data[13]_clear_0, );
G1_dac_off_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_off_data[13]_PORT_B_data_out, G1_dac_off_data[13]_clock_1, G1_dac_off_data[13]_clear_0, , G1_dac_off_data[13]_clock_enable_1);
G1_dac_off_data[6] = G1_dac_off_data[13]_PORT_B_data_out_reg[7];

--G1_dac_off_data[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[7] at M4K_X15_Y18
G1_dac_off_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_off_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_off_data[13]_PORT_A_data_in, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_off_data[13]_PORT_A_address_reg = DFFE(G1_dac_off_data[13]_PORT_A_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_off_data[13]_PORT_B_address_reg = DFFE(G1_dac_off_data[13]_PORT_B_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_write_enable = H1L5;
G1_dac_off_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_off_data[13]_PORT_A_write_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_read_enable = VCC;
G1_dac_off_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_off_data[13]_PORT_B_read_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_off_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_off_data[13]_clock_enable_1 = VCC;
G1_dac_off_data[13]_clear_0 = GLOBAL(rst);
G1_dac_off_data[13]_PORT_B_data_out = MEMORY(G1_dac_off_data[13]_PORT_A_data_in_reg, , G1_dac_off_data[13]_PORT_A_address_reg, G1_dac_off_data[13]_PORT_B_address_reg, G1_dac_off_data[13]_PORT_A_write_enable_reg, G1_dac_off_data[13]_PORT_B_read_enable_reg, , , G1_dac_off_data[13]_clock_0, G1_dac_off_data[13]_clock_1, , G1_dac_off_data[13]_clock_enable_1, G1_dac_off_data[13]_clear_0, );
G1_dac_off_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_off_data[13]_PORT_B_data_out, G1_dac_off_data[13]_clock_1, G1_dac_off_data[13]_clear_0, , G1_dac_off_data[13]_clock_enable_1);
G1_dac_off_data[7] = G1_dac_off_data[13]_PORT_B_data_out_reg[6];

--G1_dac_off_data[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[8] at M4K_X15_Y18
G1_dac_off_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_off_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_off_data[13]_PORT_A_data_in, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_off_data[13]_PORT_A_address_reg = DFFE(G1_dac_off_data[13]_PORT_A_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_off_data[13]_PORT_B_address_reg = DFFE(G1_dac_off_data[13]_PORT_B_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_write_enable = H1L5;
G1_dac_off_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_off_data[13]_PORT_A_write_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_read_enable = VCC;
G1_dac_off_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_off_data[13]_PORT_B_read_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_off_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_off_data[13]_clock_enable_1 = VCC;
G1_dac_off_data[13]_clear_0 = GLOBAL(rst);
G1_dac_off_data[13]_PORT_B_data_out = MEMORY(G1_dac_off_data[13]_PORT_A_data_in_reg, , G1_dac_off_data[13]_PORT_A_address_reg, G1_dac_off_data[13]_PORT_B_address_reg, G1_dac_off_data[13]_PORT_A_write_enable_reg, G1_dac_off_data[13]_PORT_B_read_enable_reg, , , G1_dac_off_data[13]_clock_0, G1_dac_off_data[13]_clock_1, , G1_dac_off_data[13]_clock_enable_1, G1_dac_off_data[13]_clear_0, );
G1_dac_off_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_off_data[13]_PORT_B_data_out, G1_dac_off_data[13]_clock_1, G1_dac_off_data[13]_clear_0, , G1_dac_off_data[13]_clock_enable_1);
G1_dac_off_data[8] = G1_dac_off_data[13]_PORT_B_data_out_reg[5];

--G1_dac_off_data[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[9] at M4K_X15_Y18
G1_dac_off_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_off_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_off_data[13]_PORT_A_data_in, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_off_data[13]_PORT_A_address_reg = DFFE(G1_dac_off_data[13]_PORT_A_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_off_data[13]_PORT_B_address_reg = DFFE(G1_dac_off_data[13]_PORT_B_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_write_enable = H1L5;
G1_dac_off_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_off_data[13]_PORT_A_write_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_read_enable = VCC;
G1_dac_off_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_off_data[13]_PORT_B_read_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_off_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_off_data[13]_clock_enable_1 = VCC;
G1_dac_off_data[13]_clear_0 = GLOBAL(rst);
G1_dac_off_data[13]_PORT_B_data_out = MEMORY(G1_dac_off_data[13]_PORT_A_data_in_reg, , G1_dac_off_data[13]_PORT_A_address_reg, G1_dac_off_data[13]_PORT_B_address_reg, G1_dac_off_data[13]_PORT_A_write_enable_reg, G1_dac_off_data[13]_PORT_B_read_enable_reg, , , G1_dac_off_data[13]_clock_0, G1_dac_off_data[13]_clock_1, , G1_dac_off_data[13]_clock_enable_1, G1_dac_off_data[13]_clear_0, );
G1_dac_off_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_off_data[13]_PORT_B_data_out, G1_dac_off_data[13]_clock_1, G1_dac_off_data[13]_clear_0, , G1_dac_off_data[13]_clock_enable_1);
G1_dac_off_data[9] = G1_dac_off_data[13]_PORT_B_data_out_reg[4];

--G1_dac_off_data[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[10] at M4K_X15_Y18
G1_dac_off_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_off_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_off_data[13]_PORT_A_data_in, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_off_data[13]_PORT_A_address_reg = DFFE(G1_dac_off_data[13]_PORT_A_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_off_data[13]_PORT_B_address_reg = DFFE(G1_dac_off_data[13]_PORT_B_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_write_enable = H1L5;
G1_dac_off_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_off_data[13]_PORT_A_write_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_read_enable = VCC;
G1_dac_off_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_off_data[13]_PORT_B_read_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_off_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_off_data[13]_clock_enable_1 = VCC;
G1_dac_off_data[13]_clear_0 = GLOBAL(rst);
G1_dac_off_data[13]_PORT_B_data_out = MEMORY(G1_dac_off_data[13]_PORT_A_data_in_reg, , G1_dac_off_data[13]_PORT_A_address_reg, G1_dac_off_data[13]_PORT_B_address_reg, G1_dac_off_data[13]_PORT_A_write_enable_reg, G1_dac_off_data[13]_PORT_B_read_enable_reg, , , G1_dac_off_data[13]_clock_0, G1_dac_off_data[13]_clock_1, , G1_dac_off_data[13]_clock_enable_1, G1_dac_off_data[13]_clear_0, );
G1_dac_off_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_off_data[13]_PORT_B_data_out, G1_dac_off_data[13]_clock_1, G1_dac_off_data[13]_clear_0, , G1_dac_off_data[13]_clock_enable_1);
G1_dac_off_data[10] = G1_dac_off_data[13]_PORT_B_data_out_reg[3];

--G1_dac_off_data[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[11] at M4K_X15_Y18
G1_dac_off_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_off_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_off_data[13]_PORT_A_data_in, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_off_data[13]_PORT_A_address_reg = DFFE(G1_dac_off_data[13]_PORT_A_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_off_data[13]_PORT_B_address_reg = DFFE(G1_dac_off_data[13]_PORT_B_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_write_enable = H1L5;
G1_dac_off_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_off_data[13]_PORT_A_write_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_read_enable = VCC;
G1_dac_off_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_off_data[13]_PORT_B_read_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_off_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_off_data[13]_clock_enable_1 = VCC;
G1_dac_off_data[13]_clear_0 = GLOBAL(rst);
G1_dac_off_data[13]_PORT_B_data_out = MEMORY(G1_dac_off_data[13]_PORT_A_data_in_reg, , G1_dac_off_data[13]_PORT_A_address_reg, G1_dac_off_data[13]_PORT_B_address_reg, G1_dac_off_data[13]_PORT_A_write_enable_reg, G1_dac_off_data[13]_PORT_B_read_enable_reg, , , G1_dac_off_data[13]_clock_0, G1_dac_off_data[13]_clock_1, , G1_dac_off_data[13]_clock_enable_1, G1_dac_off_data[13]_clear_0, );
G1_dac_off_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_off_data[13]_PORT_B_data_out, G1_dac_off_data[13]_clock_1, G1_dac_off_data[13]_clear_0, , G1_dac_off_data[13]_clock_enable_1);
G1_dac_off_data[11] = G1_dac_off_data[13]_PORT_B_data_out_reg[2];

--G1_dac_off_data[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_off_data[12] at M4K_X15_Y18
G1_dac_off_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_off_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_off_data[13]_PORT_A_data_in, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_off_data[13]_PORT_A_address_reg = DFFE(G1_dac_off_data[13]_PORT_A_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_off_data[13]_PORT_B_address_reg = DFFE(G1_dac_off_data[13]_PORT_B_address, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_A_write_enable = H1L5;
G1_dac_off_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_off_data[13]_PORT_A_write_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_PORT_B_read_enable = VCC;
G1_dac_off_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_off_data[13]_PORT_B_read_enable, G1_dac_off_data[13]_clock_0, , , );
G1_dac_off_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_off_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_off_data[13]_clock_enable_1 = VCC;
G1_dac_off_data[13]_clear_0 = GLOBAL(rst);
G1_dac_off_data[13]_PORT_B_data_out = MEMORY(G1_dac_off_data[13]_PORT_A_data_in_reg, , G1_dac_off_data[13]_PORT_A_address_reg, G1_dac_off_data[13]_PORT_B_address_reg, G1_dac_off_data[13]_PORT_A_write_enable_reg, G1_dac_off_data[13]_PORT_B_read_enable_reg, , , G1_dac_off_data[13]_clock_0, G1_dac_off_data[13]_clock_1, , G1_dac_off_data[13]_clock_enable_1, G1_dac_off_data[13]_clear_0, );
G1_dac_off_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_off_data[13]_PORT_B_data_out, G1_dac_off_data[13]_clock_1, G1_dac_off_data[13]_clear_0, , G1_dac_off_data[13]_clock_enable_1);
G1_dac_off_data[12] = G1_dac_off_data[13]_PORT_B_data_out_reg[1];


--G1_dac_on_data[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[13] at M4K_X15_Y17
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 14, Port B Depth: 64, Port B Width: 14
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
G1_dac_on_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_on_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_on_data[13]_PORT_A_data_in, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_on_data[13]_PORT_A_address_reg = DFFE(G1_dac_on_data[13]_PORT_A_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_on_data[13]_PORT_B_address_reg = DFFE(G1_dac_on_data[13]_PORT_B_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_write_enable = H1L6;
G1_dac_on_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_on_data[13]_PORT_A_write_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_read_enable = VCC;
G1_dac_on_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_on_data[13]_PORT_B_read_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_on_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_on_data[13]_clock_enable_1 = VCC;
G1_dac_on_data[13]_clear_0 = GLOBAL(rst);
G1_dac_on_data[13]_PORT_B_data_out = MEMORY(G1_dac_on_data[13]_PORT_A_data_in_reg, , G1_dac_on_data[13]_PORT_A_address_reg, G1_dac_on_data[13]_PORT_B_address_reg, G1_dac_on_data[13]_PORT_A_write_enable_reg, G1_dac_on_data[13]_PORT_B_read_enable_reg, , , G1_dac_on_data[13]_clock_0, G1_dac_on_data[13]_clock_1, , G1_dac_on_data[13]_clock_enable_1, G1_dac_on_data[13]_clear_0, );
G1_dac_on_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_on_data[13]_PORT_B_data_out, G1_dac_on_data[13]_clock_1, G1_dac_on_data[13]_clear_0, , G1_dac_on_data[13]_clock_enable_1);
G1_dac_on_data[13] = G1_dac_on_data[13]_PORT_B_data_out_reg[0];

--G1_dac_on_data[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[0] at M4K_X15_Y17
G1_dac_on_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_on_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_on_data[13]_PORT_A_data_in, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_on_data[13]_PORT_A_address_reg = DFFE(G1_dac_on_data[13]_PORT_A_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_on_data[13]_PORT_B_address_reg = DFFE(G1_dac_on_data[13]_PORT_B_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_write_enable = H1L6;
G1_dac_on_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_on_data[13]_PORT_A_write_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_read_enable = VCC;
G1_dac_on_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_on_data[13]_PORT_B_read_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_on_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_on_data[13]_clock_enable_1 = VCC;
G1_dac_on_data[13]_clear_0 = GLOBAL(rst);
G1_dac_on_data[13]_PORT_B_data_out = MEMORY(G1_dac_on_data[13]_PORT_A_data_in_reg, , G1_dac_on_data[13]_PORT_A_address_reg, G1_dac_on_data[13]_PORT_B_address_reg, G1_dac_on_data[13]_PORT_A_write_enable_reg, G1_dac_on_data[13]_PORT_B_read_enable_reg, , , G1_dac_on_data[13]_clock_0, G1_dac_on_data[13]_clock_1, , G1_dac_on_data[13]_clock_enable_1, G1_dac_on_data[13]_clear_0, );
G1_dac_on_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_on_data[13]_PORT_B_data_out, G1_dac_on_data[13]_clock_1, G1_dac_on_data[13]_clear_0, , G1_dac_on_data[13]_clock_enable_1);
G1_dac_on_data[0] = G1_dac_on_data[13]_PORT_B_data_out_reg[13];

--G1_dac_on_data[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[1] at M4K_X15_Y17
G1_dac_on_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_on_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_on_data[13]_PORT_A_data_in, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_on_data[13]_PORT_A_address_reg = DFFE(G1_dac_on_data[13]_PORT_A_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_on_data[13]_PORT_B_address_reg = DFFE(G1_dac_on_data[13]_PORT_B_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_write_enable = H1L6;
G1_dac_on_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_on_data[13]_PORT_A_write_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_read_enable = VCC;
G1_dac_on_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_on_data[13]_PORT_B_read_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_on_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_on_data[13]_clock_enable_1 = VCC;
G1_dac_on_data[13]_clear_0 = GLOBAL(rst);
G1_dac_on_data[13]_PORT_B_data_out = MEMORY(G1_dac_on_data[13]_PORT_A_data_in_reg, , G1_dac_on_data[13]_PORT_A_address_reg, G1_dac_on_data[13]_PORT_B_address_reg, G1_dac_on_data[13]_PORT_A_write_enable_reg, G1_dac_on_data[13]_PORT_B_read_enable_reg, , , G1_dac_on_data[13]_clock_0, G1_dac_on_data[13]_clock_1, , G1_dac_on_data[13]_clock_enable_1, G1_dac_on_data[13]_clear_0, );
G1_dac_on_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_on_data[13]_PORT_B_data_out, G1_dac_on_data[13]_clock_1, G1_dac_on_data[13]_clear_0, , G1_dac_on_data[13]_clock_enable_1);
G1_dac_on_data[1] = G1_dac_on_data[13]_PORT_B_data_out_reg[12];

--G1_dac_on_data[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[2] at M4K_X15_Y17
G1_dac_on_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_on_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_on_data[13]_PORT_A_data_in, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_on_data[13]_PORT_A_address_reg = DFFE(G1_dac_on_data[13]_PORT_A_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_on_data[13]_PORT_B_address_reg = DFFE(G1_dac_on_data[13]_PORT_B_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_write_enable = H1L6;
G1_dac_on_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_on_data[13]_PORT_A_write_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_read_enable = VCC;
G1_dac_on_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_on_data[13]_PORT_B_read_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_on_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_on_data[13]_clock_enable_1 = VCC;
G1_dac_on_data[13]_clear_0 = GLOBAL(rst);
G1_dac_on_data[13]_PORT_B_data_out = MEMORY(G1_dac_on_data[13]_PORT_A_data_in_reg, , G1_dac_on_data[13]_PORT_A_address_reg, G1_dac_on_data[13]_PORT_B_address_reg, G1_dac_on_data[13]_PORT_A_write_enable_reg, G1_dac_on_data[13]_PORT_B_read_enable_reg, , , G1_dac_on_data[13]_clock_0, G1_dac_on_data[13]_clock_1, , G1_dac_on_data[13]_clock_enable_1, G1_dac_on_data[13]_clear_0, );
G1_dac_on_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_on_data[13]_PORT_B_data_out, G1_dac_on_data[13]_clock_1, G1_dac_on_data[13]_clear_0, , G1_dac_on_data[13]_clock_enable_1);
G1_dac_on_data[2] = G1_dac_on_data[13]_PORT_B_data_out_reg[11];

--G1_dac_on_data[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[3] at M4K_X15_Y17
G1_dac_on_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_on_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_on_data[13]_PORT_A_data_in, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_on_data[13]_PORT_A_address_reg = DFFE(G1_dac_on_data[13]_PORT_A_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_on_data[13]_PORT_B_address_reg = DFFE(G1_dac_on_data[13]_PORT_B_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_write_enable = H1L6;
G1_dac_on_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_on_data[13]_PORT_A_write_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_read_enable = VCC;
G1_dac_on_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_on_data[13]_PORT_B_read_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_on_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_on_data[13]_clock_enable_1 = VCC;
G1_dac_on_data[13]_clear_0 = GLOBAL(rst);
G1_dac_on_data[13]_PORT_B_data_out = MEMORY(G1_dac_on_data[13]_PORT_A_data_in_reg, , G1_dac_on_data[13]_PORT_A_address_reg, G1_dac_on_data[13]_PORT_B_address_reg, G1_dac_on_data[13]_PORT_A_write_enable_reg, G1_dac_on_data[13]_PORT_B_read_enable_reg, , , G1_dac_on_data[13]_clock_0, G1_dac_on_data[13]_clock_1, , G1_dac_on_data[13]_clock_enable_1, G1_dac_on_data[13]_clear_0, );
G1_dac_on_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_on_data[13]_PORT_B_data_out, G1_dac_on_data[13]_clock_1, G1_dac_on_data[13]_clear_0, , G1_dac_on_data[13]_clock_enable_1);
G1_dac_on_data[3] = G1_dac_on_data[13]_PORT_B_data_out_reg[10];

--G1_dac_on_data[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[4] at M4K_X15_Y17
G1_dac_on_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_on_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_on_data[13]_PORT_A_data_in, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_on_data[13]_PORT_A_address_reg = DFFE(G1_dac_on_data[13]_PORT_A_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_on_data[13]_PORT_B_address_reg = DFFE(G1_dac_on_data[13]_PORT_B_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_write_enable = H1L6;
G1_dac_on_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_on_data[13]_PORT_A_write_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_read_enable = VCC;
G1_dac_on_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_on_data[13]_PORT_B_read_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_on_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_on_data[13]_clock_enable_1 = VCC;
G1_dac_on_data[13]_clear_0 = GLOBAL(rst);
G1_dac_on_data[13]_PORT_B_data_out = MEMORY(G1_dac_on_data[13]_PORT_A_data_in_reg, , G1_dac_on_data[13]_PORT_A_address_reg, G1_dac_on_data[13]_PORT_B_address_reg, G1_dac_on_data[13]_PORT_A_write_enable_reg, G1_dac_on_data[13]_PORT_B_read_enable_reg, , , G1_dac_on_data[13]_clock_0, G1_dac_on_data[13]_clock_1, , G1_dac_on_data[13]_clock_enable_1, G1_dac_on_data[13]_clear_0, );
G1_dac_on_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_on_data[13]_PORT_B_data_out, G1_dac_on_data[13]_clock_1, G1_dac_on_data[13]_clear_0, , G1_dac_on_data[13]_clock_enable_1);
G1_dac_on_data[4] = G1_dac_on_data[13]_PORT_B_data_out_reg[9];

--G1_dac_on_data[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[5] at M4K_X15_Y17
G1_dac_on_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_on_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_on_data[13]_PORT_A_data_in, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_on_data[13]_PORT_A_address_reg = DFFE(G1_dac_on_data[13]_PORT_A_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_on_data[13]_PORT_B_address_reg = DFFE(G1_dac_on_data[13]_PORT_B_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_write_enable = H1L6;
G1_dac_on_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_on_data[13]_PORT_A_write_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_read_enable = VCC;
G1_dac_on_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_on_data[13]_PORT_B_read_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_on_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_on_data[13]_clock_enable_1 = VCC;
G1_dac_on_data[13]_clear_0 = GLOBAL(rst);
G1_dac_on_data[13]_PORT_B_data_out = MEMORY(G1_dac_on_data[13]_PORT_A_data_in_reg, , G1_dac_on_data[13]_PORT_A_address_reg, G1_dac_on_data[13]_PORT_B_address_reg, G1_dac_on_data[13]_PORT_A_write_enable_reg, G1_dac_on_data[13]_PORT_B_read_enable_reg, , , G1_dac_on_data[13]_clock_0, G1_dac_on_data[13]_clock_1, , G1_dac_on_data[13]_clock_enable_1, G1_dac_on_data[13]_clear_0, );
G1_dac_on_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_on_data[13]_PORT_B_data_out, G1_dac_on_data[13]_clock_1, G1_dac_on_data[13]_clear_0, , G1_dac_on_data[13]_clock_enable_1);
G1_dac_on_data[5] = G1_dac_on_data[13]_PORT_B_data_out_reg[8];

--G1_dac_on_data[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[6] at M4K_X15_Y17
G1_dac_on_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_on_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_on_data[13]_PORT_A_data_in, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_on_data[13]_PORT_A_address_reg = DFFE(G1_dac_on_data[13]_PORT_A_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_on_data[13]_PORT_B_address_reg = DFFE(G1_dac_on_data[13]_PORT_B_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_write_enable = H1L6;
G1_dac_on_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_on_data[13]_PORT_A_write_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_read_enable = VCC;
G1_dac_on_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_on_data[13]_PORT_B_read_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_on_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_on_data[13]_clock_enable_1 = VCC;
G1_dac_on_data[13]_clear_0 = GLOBAL(rst);
G1_dac_on_data[13]_PORT_B_data_out = MEMORY(G1_dac_on_data[13]_PORT_A_data_in_reg, , G1_dac_on_data[13]_PORT_A_address_reg, G1_dac_on_data[13]_PORT_B_address_reg, G1_dac_on_data[13]_PORT_A_write_enable_reg, G1_dac_on_data[13]_PORT_B_read_enable_reg, , , G1_dac_on_data[13]_clock_0, G1_dac_on_data[13]_clock_1, , G1_dac_on_data[13]_clock_enable_1, G1_dac_on_data[13]_clear_0, );
G1_dac_on_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_on_data[13]_PORT_B_data_out, G1_dac_on_data[13]_clock_1, G1_dac_on_data[13]_clear_0, , G1_dac_on_data[13]_clock_enable_1);
G1_dac_on_data[6] = G1_dac_on_data[13]_PORT_B_data_out_reg[7];

--G1_dac_on_data[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[7] at M4K_X15_Y17
G1_dac_on_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_on_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_on_data[13]_PORT_A_data_in, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_on_data[13]_PORT_A_address_reg = DFFE(G1_dac_on_data[13]_PORT_A_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_on_data[13]_PORT_B_address_reg = DFFE(G1_dac_on_data[13]_PORT_B_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_write_enable = H1L6;
G1_dac_on_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_on_data[13]_PORT_A_write_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_read_enable = VCC;
G1_dac_on_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_on_data[13]_PORT_B_read_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_on_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_on_data[13]_clock_enable_1 = VCC;
G1_dac_on_data[13]_clear_0 = GLOBAL(rst);
G1_dac_on_data[13]_PORT_B_data_out = MEMORY(G1_dac_on_data[13]_PORT_A_data_in_reg, , G1_dac_on_data[13]_PORT_A_address_reg, G1_dac_on_data[13]_PORT_B_address_reg, G1_dac_on_data[13]_PORT_A_write_enable_reg, G1_dac_on_data[13]_PORT_B_read_enable_reg, , , G1_dac_on_data[13]_clock_0, G1_dac_on_data[13]_clock_1, , G1_dac_on_data[13]_clock_enable_1, G1_dac_on_data[13]_clear_0, );
G1_dac_on_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_on_data[13]_PORT_B_data_out, G1_dac_on_data[13]_clock_1, G1_dac_on_data[13]_clear_0, , G1_dac_on_data[13]_clock_enable_1);
G1_dac_on_data[7] = G1_dac_on_data[13]_PORT_B_data_out_reg[6];

--G1_dac_on_data[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[8] at M4K_X15_Y17
G1_dac_on_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_on_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_on_data[13]_PORT_A_data_in, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_on_data[13]_PORT_A_address_reg = DFFE(G1_dac_on_data[13]_PORT_A_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_on_data[13]_PORT_B_address_reg = DFFE(G1_dac_on_data[13]_PORT_B_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_write_enable = H1L6;
G1_dac_on_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_on_data[13]_PORT_A_write_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_read_enable = VCC;
G1_dac_on_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_on_data[13]_PORT_B_read_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_on_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_on_data[13]_clock_enable_1 = VCC;
G1_dac_on_data[13]_clear_0 = GLOBAL(rst);
G1_dac_on_data[13]_PORT_B_data_out = MEMORY(G1_dac_on_data[13]_PORT_A_data_in_reg, , G1_dac_on_data[13]_PORT_A_address_reg, G1_dac_on_data[13]_PORT_B_address_reg, G1_dac_on_data[13]_PORT_A_write_enable_reg, G1_dac_on_data[13]_PORT_B_read_enable_reg, , , G1_dac_on_data[13]_clock_0, G1_dac_on_data[13]_clock_1, , G1_dac_on_data[13]_clock_enable_1, G1_dac_on_data[13]_clear_0, );
G1_dac_on_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_on_data[13]_PORT_B_data_out, G1_dac_on_data[13]_clock_1, G1_dac_on_data[13]_clear_0, , G1_dac_on_data[13]_clock_enable_1);
G1_dac_on_data[8] = G1_dac_on_data[13]_PORT_B_data_out_reg[5];

--G1_dac_on_data[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[9] at M4K_X15_Y17
G1_dac_on_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_on_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_on_data[13]_PORT_A_data_in, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_on_data[13]_PORT_A_address_reg = DFFE(G1_dac_on_data[13]_PORT_A_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_on_data[13]_PORT_B_address_reg = DFFE(G1_dac_on_data[13]_PORT_B_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_write_enable = H1L6;
G1_dac_on_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_on_data[13]_PORT_A_write_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_read_enable = VCC;
G1_dac_on_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_on_data[13]_PORT_B_read_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_on_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_on_data[13]_clock_enable_1 = VCC;
G1_dac_on_data[13]_clear_0 = GLOBAL(rst);
G1_dac_on_data[13]_PORT_B_data_out = MEMORY(G1_dac_on_data[13]_PORT_A_data_in_reg, , G1_dac_on_data[13]_PORT_A_address_reg, G1_dac_on_data[13]_PORT_B_address_reg, G1_dac_on_data[13]_PORT_A_write_enable_reg, G1_dac_on_data[13]_PORT_B_read_enable_reg, , , G1_dac_on_data[13]_clock_0, G1_dac_on_data[13]_clock_1, , G1_dac_on_data[13]_clock_enable_1, G1_dac_on_data[13]_clear_0, );
G1_dac_on_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_on_data[13]_PORT_B_data_out, G1_dac_on_data[13]_clock_1, G1_dac_on_data[13]_clear_0, , G1_dac_on_data[13]_clock_enable_1);
G1_dac_on_data[9] = G1_dac_on_data[13]_PORT_B_data_out_reg[4];

--G1_dac_on_data[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[10] at M4K_X15_Y17
G1_dac_on_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_on_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_on_data[13]_PORT_A_data_in, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_on_data[13]_PORT_A_address_reg = DFFE(G1_dac_on_data[13]_PORT_A_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_on_data[13]_PORT_B_address_reg = DFFE(G1_dac_on_data[13]_PORT_B_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_write_enable = H1L6;
G1_dac_on_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_on_data[13]_PORT_A_write_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_read_enable = VCC;
G1_dac_on_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_on_data[13]_PORT_B_read_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_on_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_on_data[13]_clock_enable_1 = VCC;
G1_dac_on_data[13]_clear_0 = GLOBAL(rst);
G1_dac_on_data[13]_PORT_B_data_out = MEMORY(G1_dac_on_data[13]_PORT_A_data_in_reg, , G1_dac_on_data[13]_PORT_A_address_reg, G1_dac_on_data[13]_PORT_B_address_reg, G1_dac_on_data[13]_PORT_A_write_enable_reg, G1_dac_on_data[13]_PORT_B_read_enable_reg, , , G1_dac_on_data[13]_clock_0, G1_dac_on_data[13]_clock_1, , G1_dac_on_data[13]_clock_enable_1, G1_dac_on_data[13]_clear_0, );
G1_dac_on_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_on_data[13]_PORT_B_data_out, G1_dac_on_data[13]_clock_1, G1_dac_on_data[13]_clear_0, , G1_dac_on_data[13]_clock_enable_1);
G1_dac_on_data[10] = G1_dac_on_data[13]_PORT_B_data_out_reg[3];

--G1_dac_on_data[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[11] at M4K_X15_Y17
G1_dac_on_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_on_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_on_data[13]_PORT_A_data_in, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_on_data[13]_PORT_A_address_reg = DFFE(G1_dac_on_data[13]_PORT_A_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_on_data[13]_PORT_B_address_reg = DFFE(G1_dac_on_data[13]_PORT_B_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_write_enable = H1L6;
G1_dac_on_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_on_data[13]_PORT_A_write_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_read_enable = VCC;
G1_dac_on_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_on_data[13]_PORT_B_read_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_on_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_on_data[13]_clock_enable_1 = VCC;
G1_dac_on_data[13]_clear_0 = GLOBAL(rst);
G1_dac_on_data[13]_PORT_B_data_out = MEMORY(G1_dac_on_data[13]_PORT_A_data_in_reg, , G1_dac_on_data[13]_PORT_A_address_reg, G1_dac_on_data[13]_PORT_B_address_reg, G1_dac_on_data[13]_PORT_A_write_enable_reg, G1_dac_on_data[13]_PORT_B_read_enable_reg, , , G1_dac_on_data[13]_clock_0, G1_dac_on_data[13]_clock_1, , G1_dac_on_data[13]_clock_enable_1, G1_dac_on_data[13]_clear_0, );
G1_dac_on_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_on_data[13]_PORT_B_data_out, G1_dac_on_data[13]_clock_1, G1_dac_on_data[13]_clear_0, , G1_dac_on_data[13]_clock_enable_1);
G1_dac_on_data[11] = G1_dac_on_data[13]_PORT_B_data_out_reg[2];

--G1_dac_on_data[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|dac_on_data[12] at M4K_X15_Y17
G1_dac_on_data[13]_PORT_A_data_in = BUS(W1L07, W1L96, W1L86, W1L76, W1L66, W1L56, W1L46, W1L36, W1L26, W1L16, W1L06, W1L95, W1L85, W1L75);
G1_dac_on_data[13]_PORT_A_data_in_reg = DFFE(G1_dac_on_data[13]_PORT_A_data_in, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
G1_dac_on_data[13]_PORT_A_address_reg = DFFE(G1_dac_on_data[13]_PORT_A_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_address = BUS(S5_q_b[0], S5_q_b[1], S5_q_b[2], S5_q_b[3], S5_q_b[4], S5_q_b[5]);
G1_dac_on_data[13]_PORT_B_address_reg = DFFE(G1_dac_on_data[13]_PORT_B_address, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_A_write_enable = H1L6;
G1_dac_on_data[13]_PORT_A_write_enable_reg = DFFE(G1_dac_on_data[13]_PORT_A_write_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_PORT_B_read_enable = VCC;
G1_dac_on_data[13]_PORT_B_read_enable_reg = DFFE(G1_dac_on_data[13]_PORT_B_read_enable, G1_dac_on_data[13]_clock_0, , , );
G1_dac_on_data[13]_clock_0 = GLOBAL(LB1__clk1);
G1_dac_on_data[13]_clock_1 = GLOBAL(LB1__clk0);
G1_dac_on_data[13]_clock_enable_1 = VCC;
G1_dac_on_data[13]_clear_0 = GLOBAL(rst);
G1_dac_on_data[13]_PORT_B_data_out = MEMORY(G1_dac_on_data[13]_PORT_A_data_in_reg, , G1_dac_on_data[13]_PORT_A_address_reg, G1_dac_on_data[13]_PORT_B_address_reg, G1_dac_on_data[13]_PORT_A_write_enable_reg, G1_dac_on_data[13]_PORT_B_read_enable_reg, , , G1_dac_on_data[13]_clock_0, G1_dac_on_data[13]_clock_1, , G1_dac_on_data[13]_clock_enable_1, G1_dac_on_data[13]_clear_0, );
G1_dac_on_data[13]_PORT_B_data_out_reg = DFFE(G1_dac_on_data[13]_PORT_B_data_out, G1_dac_on_data[13]_clock_1, G1_dac_on_data[13]_clear_0, , G1_dac_on_data[13]_clock_enable_1);
G1_dac_on_data[12] = G1_dac_on_data[13]_PORT_B_data_out_reg[1];


--G1_mux_en is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|mux_en at LC_X12_Y17_N0
--operation mode is normal

G1_mux_en_sload_eqn = J21_reg_o[0];
G1_mux_en = DFFEA(G1_mux_en_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , GB1L898, , );


--G1L601 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_next_state.load_on_val~3 at LC_X12_Y17_N4
--operation mode is normal

G1L601 = G1L101Q & (GB1L165 # GB1L276 # !GB1L054Q);


--G1L001Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_current_state~20 at LC_X9_Y17_N8
--operation mode is normal

G1L001Q_lut_out = G1L001Q & (G1_mux_en # !G1L501) # !G1L001Q & G1_mux_en & GB1L898;
G1L001Q = DFFEA(G1L001Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--GB1L15 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~29 at LC_X8_Y16_N8
--operation mode is arithmetic

GB1L15_carry_eqn = (!GB1L83 & GB1L94) # (GB1L83 & GB1L05);
GB1L15 = KB1_result[14] $ GB1L15_carry_eqn;

--GB1L35 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~29COUT0 at LC_X8_Y16_N8
--operation mode is arithmetic

GB1L35_cout_0 = KB1_result[14] # !GB1L94;
GB1L35 = CARRY(GB1L35_cout_0);

--GB1L45 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~29COUT1 at LC_X8_Y16_N8
--operation mode is arithmetic

GB1L45_cout_1 = KB1_result[14] # !GB1L05;
GB1L45 = CARRY(GB1L45_cout_1);


--GB1L55 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~30 at LC_X8_Y16_N9
--operation mode is arithmetic

GB1L55_carry_eqn = (!GB1L83 & GB1L35) # (GB1L83 & GB1L45);
GB1L55 = KB1_result[15] $ !GB1L55_carry_eqn;

--GB1L65 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~30COUT at LC_X8_Y16_N9
--operation mode is arithmetic

GB1L65 = CARRY(!KB1_result[15] & !GB1L45);


--M11_safe_q[15] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[15] at LC_X6_Y15_N9
--operation mode is arithmetic

M11_safe_q[15]_carry_eqn = (!M11L32 & M11L301) # (M11L32 & M11L401);
M11_safe_q[15]_lut_out = M11_safe_q[15] $ M11_safe_q[15]_carry_eqn;
M11_safe_q[15]_reg_input = GB1L387 & M11_safe_q[15]_lut_out;
M11_safe_q[15] = DFFEA(M11_safe_q[15]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L33 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT at LC_X6_Y15_N9
--operation mode is arithmetic

M11L33 = CARRY(!M11L401 # !M11_safe_q[15]);


--M11_safe_q[14] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[14] at LC_X6_Y15_N8
--operation mode is arithmetic

M11_safe_q[14]_carry_eqn = (!M11L32 & M11L001) # (M11L32 & M11L101);
M11_safe_q[14]_lut_out = M11_safe_q[14] $ !M11_safe_q[14]_carry_eqn;
M11_safe_q[14]_reg_input = GB1L387 & M11_safe_q[14]_lut_out;
M11_safe_q[14] = DFFEA(M11_safe_q[14]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L301 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[14]~COUT0 at LC_X6_Y15_N8
--operation mode is arithmetic

M11L301_cout_0 = M11_safe_q[14] & !M11L001;
M11L301 = CARRY(M11L301_cout_0);

--M11L401 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[14]~COUT1 at LC_X6_Y15_N8
--operation mode is arithmetic

M11L401_cout_1 = M11_safe_q[14] & !M11L101;
M11L401 = CARRY(M11L401_cout_1);


--GB1L109 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~417 at LC_X9_Y16_N8
--operation mode is normal

GB1L109 = M11_safe_q[14] & GB1L15 & (M11_safe_q[15] $ !GB1L55) # !M11_safe_q[14] & !GB1L15 & (M11_safe_q[15] $ !GB1L55);


--GB1L901 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~45 at LC_X8_Y14_N4
--operation mode is arithmetic

GB1L901_carry_eqn = (!GB1L29 & GB1L701) # (GB1L29 & GB1L801);
GB1L901 = KB1_result[30] $ GB1L901_carry_eqn;

--GB1L011 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~45COUT at LC_X8_Y14_N4
--operation mode is arithmetic

GB1L011 = CARRY(KB1_result[30] # !GB1L801);


--M11_safe_q[30] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[30] at LC_X6_Y13_N4
--operation mode is arithmetic

M11_safe_q[30]_carry_eqn = (!M11L35 & M11L241) # (M11L35 & M11L341);
M11_safe_q[30]_lut_out = M11_safe_q[30] $ !M11_safe_q[30]_carry_eqn;
M11_safe_q[30]_reg_input = GB1L387 & M11_safe_q[30]_lut_out;
M11_safe_q[30] = DFFEA(M11_safe_q[30]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L36 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT at LC_X6_Y13_N4
--operation mode is arithmetic

M11L36 = CARRY(M11_safe_q[30] & !M11L341);


--GB1L73 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~25 at LC_X8_Y16_N4
--operation mode is arithmetic

GB1L73_carry_eqn = (!GB1L02 & GB1L53) # (GB1L02 & GB1L63);
GB1L73 = KB1_result[10] $ GB1L73_carry_eqn;

--GB1L83 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~25COUT at LC_X8_Y16_N4
--operation mode is arithmetic

GB1L83 = CARRY(KB1_result[10] # !GB1L63);


--M11_safe_q[10] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X6_Y15_N4
--operation mode is arithmetic

M11_safe_q[10]_carry_eqn = (!M11L31 & M11L09) # (M11L31 & M11L19);
M11_safe_q[10]_lut_out = M11_safe_q[10] $ !M11_safe_q[10]_carry_eqn;
M11_safe_q[10]_reg_input = GB1L387 & M11_safe_q[10]_lut_out;
M11_safe_q[10] = DFFEA(M11_safe_q[10]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L32 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT at LC_X6_Y15_N4
--operation mode is arithmetic

M11L32 = CARRY(M11_safe_q[10] & !M11L19);


--GB1L009 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~10 at LC_X9_Y16_N7
--operation mode is normal

GB1L009 = M11_safe_q[10] $ GB1L73;


--GB1L209 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~418 at LC_X9_Y16_N5
--operation mode is normal

GB1L209 = !GB1L009 & GB1L109 & (GB1L901 $ !M11_safe_q[30]);


--GB1L93 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~26 at LC_X8_Y16_N5
--operation mode is arithmetic

GB1L93_carry_eqn = GB1L83;
GB1L93 = KB1_result[11] $ !GB1L93_carry_eqn;

--GB1L14 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~26COUT0 at LC_X8_Y16_N5
--operation mode is arithmetic

GB1L14_cout_0 = !KB1_result[11] & !GB1L83;
GB1L14 = CARRY(GB1L14_cout_0);

--GB1L24 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~26COUT1 at LC_X8_Y16_N5
--operation mode is arithmetic

GB1L24_cout_1 = !KB1_result[11] & !GB1L83;
GB1L24 = CARRY(GB1L24_cout_1);


--GB1L97 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~37 at LC_X8_Y15_N6
--operation mode is arithmetic

GB1L97_carry_eqn = (!GB1L47 & GB1L77) # (GB1L47 & GB1L87);
GB1L97 = KB1_result[22] $ GB1L97_carry_eqn;

--GB1L18 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~37COUT0 at LC_X8_Y15_N6
--operation mode is arithmetic

GB1L18_cout_0 = KB1_result[22] # !GB1L77;
GB1L18 = CARRY(GB1L18_cout_0);

--GB1L28 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~37COUT1 at LC_X8_Y15_N6
--operation mode is arithmetic

GB1L28_cout_1 = KB1_result[22] # !GB1L87;
GB1L28 = CARRY(GB1L28_cout_1);


--M11_safe_q[22] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[22] at LC_X6_Y14_N6
--operation mode is arithmetic

M11_safe_q[22]_carry_eqn = (!M11L34 & M11L021) # (M11L34 & M11L121);
M11_safe_q[22]_lut_out = M11_safe_q[22] $ !M11_safe_q[22]_carry_eqn;
M11_safe_q[22]_reg_input = GB1L387 & M11_safe_q[22]_lut_out;
M11_safe_q[22] = DFFEA(M11_safe_q[22]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L321 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[22]~COUT0 at LC_X6_Y14_N6
--operation mode is arithmetic

M11L321_cout_0 = M11_safe_q[22] & !M11L021;
M11L321 = CARRY(M11L321_cout_0);

--M11L421 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[22]~COUT1 at LC_X6_Y14_N6
--operation mode is arithmetic

M11L421_cout_1 = M11_safe_q[22] & !M11L121;
M11L421 = CARRY(M11L421_cout_1);


--M11_safe_q[11] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X6_Y15_N5
--operation mode is arithmetic

M11_safe_q[11]_carry_eqn = M11L32;
M11_safe_q[11]_lut_out = M11_safe_q[11] $ M11_safe_q[11]_carry_eqn;
M11_safe_q[11]_reg_input = GB1L387 & M11_safe_q[11]_lut_out;
M11_safe_q[11] = DFFEA(M11_safe_q[11]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L49 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X6_Y15_N5
--operation mode is arithmetic

M11L49_cout_0 = !M11L32 # !M11_safe_q[11];
M11L49 = CARRY(M11L49_cout_0);

--M11L59 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X6_Y15_N5
--operation mode is arithmetic

M11L59_cout_1 = !M11L32 # !M11_safe_q[11];
M11L59 = CARRY(M11L59_cout_1);


--GB1L309 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~419 at LC_X7_Y17_N0
--operation mode is normal

GB1L309 = M11_safe_q[22] & GB1L97 & (M11_safe_q[11] $ !GB1L93) # !M11_safe_q[22] & !GB1L97 & (M11_safe_q[11] $ !GB1L93);


--GB1L57 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~36 at LC_X8_Y15_N5
--operation mode is arithmetic

GB1L57_carry_eqn = GB1L47;
GB1L57 = KB1_result[21] $ !GB1L57_carry_eqn;

--GB1L77 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~36COUT0 at LC_X8_Y15_N5
--operation mode is arithmetic

GB1L77_cout_0 = !KB1_result[21] & !GB1L47;
GB1L77 = CARRY(GB1L77_cout_0);

--GB1L87 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~36COUT1 at LC_X8_Y15_N5
--operation mode is arithmetic

GB1L87_cout_1 = !KB1_result[21] & !GB1L47;
GB1L87 = CARRY(GB1L87_cout_1);


--GB1L79 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~42 at LC_X8_Y14_N1
--operation mode is arithmetic

GB1L79_carry_eqn = (!GB1L29 & GB1L59) # (GB1L29 & GB1L69);
GB1L79 = KB1_result[27] $ !GB1L79_carry_eqn;

--GB1L99 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~42COUT0 at LC_X8_Y14_N1
--operation mode is arithmetic

GB1L99_cout_0 = !KB1_result[27] & !GB1L59;
GB1L99 = CARRY(GB1L99_cout_0);

--GB1L001 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~42COUT1 at LC_X8_Y14_N1
--operation mode is arithmetic

GB1L001_cout_1 = !KB1_result[27] & !GB1L69;
GB1L001 = CARRY(GB1L001_cout_1);


--M11_safe_q[27] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[27] at LC_X6_Y13_N1
--operation mode is arithmetic

M11_safe_q[27]_carry_eqn = (!M11L35 & M11L331) # (M11L35 & M11L431);
M11_safe_q[27]_lut_out = M11_safe_q[27] $ M11_safe_q[27]_carry_eqn;
M11_safe_q[27]_reg_input = GB1L387 & M11_safe_q[27]_lut_out;
M11_safe_q[27] = DFFEA(M11_safe_q[27]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L631 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[27]~COUT0 at LC_X6_Y13_N1
--operation mode is arithmetic

M11L631_cout_0 = !M11L331 # !M11_safe_q[27];
M11L631 = CARRY(M11L631_cout_0);

--M11L731 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[27]~COUT1 at LC_X6_Y13_N1
--operation mode is arithmetic

M11L731_cout_1 = !M11L431 # !M11_safe_q[27];
M11L731 = CARRY(M11L731_cout_1);


--M11_safe_q[21] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[21] at LC_X6_Y14_N5
--operation mode is arithmetic

M11_safe_q[21]_carry_eqn = M11L34;
M11_safe_q[21]_lut_out = M11_safe_q[21] $ M11_safe_q[21]_carry_eqn;
M11_safe_q[21]_reg_input = GB1L387 & M11_safe_q[21]_lut_out;
M11_safe_q[21] = DFFEA(M11_safe_q[21]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L021 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[21]~COUT0 at LC_X6_Y14_N5
--operation mode is arithmetic

M11L021_cout_0 = !M11L34 # !M11_safe_q[21];
M11L021 = CARRY(M11L021_cout_0);

--M11L121 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[21]~COUT1 at LC_X6_Y14_N5
--operation mode is arithmetic

M11L121_cout_1 = !M11L34 # !M11_safe_q[21];
M11L121 = CARRY(M11L121_cout_1);


--GB1L409 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~420 at LC_X8_Y14_N7
--operation mode is normal

GB1L409 = M11_safe_q[21] & GB1L57 & (M11_safe_q[27] $ !GB1L79) # !M11_safe_q[21] & !GB1L57 & (M11_safe_q[27] $ !GB1L79);


--GB1L92 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~23 at LC_X8_Y16_N2
--operation mode is arithmetic

GB1L92_carry_eqn = (!GB1L02 & GB1L72) # (GB1L02 & GB1L82);
GB1L92 = KB1_result[8] $ GB1L92_carry_eqn;

--GB1L13 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~23COUT0 at LC_X8_Y16_N2
--operation mode is arithmetic

GB1L13_cout_0 = KB1_result[8] # !GB1L72;
GB1L13 = CARRY(GB1L13_cout_0);

--GB1L23 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~23COUT1 at LC_X8_Y16_N2
--operation mode is arithmetic

GB1L23_cout_1 = KB1_result[8] # !GB1L82;
GB1L23 = CARRY(GB1L23_cout_1);


--GB1L33 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~24 at LC_X8_Y16_N3
--operation mode is arithmetic

GB1L33_carry_eqn = (!GB1L02 & GB1L13) # (GB1L02 & GB1L23);
GB1L33 = KB1_result[9] $ !GB1L33_carry_eqn;

--GB1L53 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~24COUT0 at LC_X8_Y16_N3
--operation mode is arithmetic

GB1L53_cout_0 = !KB1_result[9] & !GB1L13;
GB1L53 = CARRY(GB1L53_cout_0);

--GB1L63 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~24COUT1 at LC_X8_Y16_N3
--operation mode is arithmetic

GB1L63_cout_1 = !KB1_result[9] & !GB1L23;
GB1L63 = CARRY(GB1L63_cout_1);


--M11_safe_q[9] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X6_Y15_N3
--operation mode is arithmetic

M11_safe_q[9]_carry_eqn = (!M11L31 & M11L78) # (M11L31 & M11L88);
M11_safe_q[9]_lut_out = M11_safe_q[9] $ M11_safe_q[9]_carry_eqn;
M11_safe_q[9]_reg_input = GB1L387 & M11_safe_q[9]_lut_out;
M11_safe_q[9] = DFFEA(M11_safe_q[9]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L09 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X6_Y15_N3
--operation mode is arithmetic

M11L09_cout_0 = !M11L78 # !M11_safe_q[9];
M11L09 = CARRY(M11L09_cout_0);

--M11L19 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X6_Y15_N3
--operation mode is arithmetic

M11L19_cout_1 = !M11L88 # !M11_safe_q[9];
M11L19 = CARRY(M11L19_cout_1);


--M11_safe_q[8] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X6_Y15_N2
--operation mode is arithmetic

M11_safe_q[8]_carry_eqn = (!M11L31 & M11L48) # (M11L31 & M11L58);
M11_safe_q[8]_lut_out = M11_safe_q[8] $ !M11_safe_q[8]_carry_eqn;
M11_safe_q[8]_reg_input = GB1L387 & M11_safe_q[8]_lut_out;
M11_safe_q[8] = DFFEA(M11_safe_q[8]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L78 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X6_Y15_N2
--operation mode is arithmetic

M11L78_cout_0 = M11_safe_q[8] & !M11L48;
M11L78 = CARRY(M11L78_cout_0);

--M11L88 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X6_Y15_N2
--operation mode is arithmetic

M11L88_cout_1 = M11_safe_q[8] & !M11L58;
M11L88 = CARRY(M11L88_cout_1);


--GB1L509 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~421 at LC_X9_Y16_N9
--operation mode is normal

GB1L509 = M11_safe_q[8] & GB1L92 & (M11_safe_q[9] $ !GB1L33) # !M11_safe_q[8] & !GB1L92 & (M11_safe_q[9] $ !GB1L33);


--GB1L56 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~33 at LC_X8_Y15_N2
--operation mode is arithmetic

GB1L56_carry_eqn = (!GB1L65 & GB1L36) # (GB1L65 & GB1L46);
GB1L56 = KB1_result[18] $ GB1L56_carry_eqn;

--GB1L76 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~33COUT0 at LC_X8_Y15_N2
--operation mode is arithmetic

GB1L76_cout_0 = KB1_result[18] # !GB1L36;
GB1L76 = CARRY(GB1L76_cout_0);

--GB1L86 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~33COUT1 at LC_X8_Y15_N2
--operation mode is arithmetic

GB1L86_cout_1 = KB1_result[18] # !GB1L46;
GB1L86 = CARRY(GB1L86_cout_1);


--GB1L51 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~19 at LC_X8_Y17_N8
--operation mode is arithmetic

GB1L51_carry_eqn = (!GB1L2 & GB1L31) # (GB1L2 & GB1L41);
GB1L51 = KB1_result[4] $ GB1L51_carry_eqn;

--GB1L71 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~19COUT0 at LC_X8_Y17_N8
--operation mode is arithmetic

GB1L71_cout_0 = KB1_result[4] # !GB1L31;
GB1L71 = CARRY(GB1L71_cout_0);

--GB1L81 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~19COUT1 at LC_X8_Y17_N8
--operation mode is arithmetic

GB1L81_cout_1 = KB1_result[4] # !GB1L41;
GB1L81 = CARRY(GB1L81_cout_1);


--M11_safe_q[4] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X6_Y16_N8
--operation mode is arithmetic

M11_safe_q[4]_carry_eqn = (!M11L3 & M11L47) # (M11L3 & M11L57);
M11_safe_q[4]_lut_out = M11_safe_q[4] $ !M11_safe_q[4]_carry_eqn;
M11_safe_q[4]_reg_input = GB1L387 & M11_safe_q[4]_lut_out;
M11_safe_q[4] = DFFEA(M11_safe_q[4]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L77 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X6_Y16_N8
--operation mode is arithmetic

M11L77_cout_0 = M11_safe_q[4] & !M11L47;
M11L77 = CARRY(M11L77_cout_0);

--M11L87 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X6_Y16_N8
--operation mode is arithmetic

M11L87_cout_1 = M11_safe_q[4] & !M11L57;
M11L87 = CARRY(M11L87_cout_1);


--M11_safe_q[18] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[18] at LC_X6_Y14_N2
--operation mode is arithmetic

M11_safe_q[18]_carry_eqn = (!M11L33 & M11L011) # (M11L33 & M11L111);
M11_safe_q[18]_lut_out = M11_safe_q[18] $ !M11_safe_q[18]_carry_eqn;
M11_safe_q[18]_reg_input = GB1L387 & M11_safe_q[18]_lut_out;
M11_safe_q[18] = DFFEA(M11_safe_q[18]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L311 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[18]~COUT0 at LC_X6_Y14_N2
--operation mode is arithmetic

M11L311_cout_0 = M11_safe_q[18] & !M11L011;
M11L311 = CARRY(M11L311_cout_0);

--M11L411 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[18]~COUT1 at LC_X6_Y14_N2
--operation mode is arithmetic

M11L411_cout_1 = M11_safe_q[18] & !M11L111;
M11L411 = CARRY(M11L411_cout_1);


--GB1L609 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~422 at LC_X8_Y17_N3
--operation mode is normal

GB1L609 = GB1L51 & M11_safe_q[4] & (M11_safe_q[18] $ !GB1L56) # !GB1L51 & !M11_safe_q[4] & (M11_safe_q[18] $ !GB1L56);


--GB1L52 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~22 at LC_X8_Y16_N1
--operation mode is arithmetic

GB1L52_carry_eqn = (!GB1L02 & GB1L32) # (GB1L02 & GB1L42);
GB1L52 = KB1_result[7] $ !GB1L52_carry_eqn;

--GB1L72 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~22COUT0 at LC_X8_Y16_N1
--operation mode is arithmetic

GB1L72_cout_0 = !KB1_result[7] & !GB1L32;
GB1L72 = CARRY(GB1L72_cout_0);

--GB1L82 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~22COUT1 at LC_X8_Y16_N1
--operation mode is arithmetic

GB1L82_cout_1 = !KB1_result[7] & !GB1L42;
GB1L82 = CARRY(GB1L82_cout_1);


--GB1L37 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~35 at LC_X8_Y15_N4
--operation mode is arithmetic

GB1L37_carry_eqn = (!GB1L65 & GB1L17) # (GB1L65 & GB1L27);
GB1L37 = KB1_result[20] $ GB1L37_carry_eqn;

--GB1L47 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~35COUT at LC_X8_Y15_N4
--operation mode is arithmetic

GB1L47 = CARRY(KB1_result[20] # !GB1L27);


--M11_safe_q[20] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[20] at LC_X6_Y14_N4
--operation mode is arithmetic

M11_safe_q[20]_carry_eqn = (!M11L33 & M11L611) # (M11L33 & M11L711);
M11_safe_q[20]_lut_out = M11_safe_q[20] $ !M11_safe_q[20]_carry_eqn;
M11_safe_q[20]_reg_input = GB1L387 & M11_safe_q[20]_lut_out;
M11_safe_q[20] = DFFEA(M11_safe_q[20]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L34 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT at LC_X6_Y14_N4
--operation mode is arithmetic

M11L34 = CARRY(M11_safe_q[20] & !M11L711);


--M11_safe_q[7] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X6_Y15_N1
--operation mode is arithmetic

M11_safe_q[7]_carry_eqn = (!M11L31 & M11L18) # (M11L31 & M11L28);
M11_safe_q[7]_lut_out = M11_safe_q[7] $ M11_safe_q[7]_carry_eqn;
M11_safe_q[7]_reg_input = GB1L387 & M11_safe_q[7]_lut_out;
M11_safe_q[7] = DFFEA(M11_safe_q[7]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L48 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X6_Y15_N1
--operation mode is arithmetic

M11L48_cout_0 = !M11L18 # !M11_safe_q[7];
M11L48 = CARRY(M11L48_cout_0);

--M11L58 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X6_Y15_N1
--operation mode is arithmetic

M11L58_cout_1 = !M11L28 # !M11_safe_q[7];
M11L58 = CARRY(M11L58_cout_1);


--GB1L709 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~423 at LC_X9_Y15_N6
--operation mode is normal

GB1L709 = M11_safe_q[7] & GB1L52 & (M11_safe_q[20] $ !GB1L37) # !M11_safe_q[7] & !GB1L52 & (M11_safe_q[20] $ !GB1L37);


--GB1L91 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~20 at LC_X8_Y17_N9
--operation mode is arithmetic

GB1L91_carry_eqn = (!GB1L2 & GB1L71) # (GB1L2 & GB1L81);
GB1L91 = KB1_result[5] $ !GB1L91_carry_eqn;

--GB1L02 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~20COUT at LC_X8_Y17_N9
--operation mode is arithmetic

GB1L02 = CARRY(!KB1_result[5] & !GB1L81);


--GB1L96 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~34 at LC_X8_Y15_N3
--operation mode is arithmetic

GB1L96_carry_eqn = (!GB1L65 & GB1L76) # (GB1L65 & GB1L86);
GB1L96 = KB1_result[19] $ !GB1L96_carry_eqn;

--GB1L17 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~34COUT0 at LC_X8_Y15_N3
--operation mode is arithmetic

GB1L17_cout_0 = !KB1_result[19] & !GB1L76;
GB1L17 = CARRY(GB1L17_cout_0);

--GB1L27 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~34COUT1 at LC_X8_Y15_N3
--operation mode is arithmetic

GB1L27_cout_1 = !KB1_result[19] & !GB1L86;
GB1L27 = CARRY(GB1L27_cout_1);


--M11_safe_q[19] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[19] at LC_X6_Y14_N3
--operation mode is arithmetic

M11_safe_q[19]_carry_eqn = (!M11L33 & M11L311) # (M11L33 & M11L411);
M11_safe_q[19]_lut_out = M11_safe_q[19] $ M11_safe_q[19]_carry_eqn;
M11_safe_q[19]_reg_input = GB1L387 & M11_safe_q[19]_lut_out;
M11_safe_q[19] = DFFEA(M11_safe_q[19]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L611 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[19]~COUT0 at LC_X6_Y14_N3
--operation mode is arithmetic

M11L611_cout_0 = !M11L311 # !M11_safe_q[19];
M11L611 = CARRY(M11L611_cout_0);

--M11L711 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[19]~COUT1 at LC_X6_Y14_N3
--operation mode is arithmetic

M11L711_cout_1 = !M11L411 # !M11_safe_q[19];
M11L711 = CARRY(M11L711_cout_1);


--M11_safe_q[5] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X6_Y16_N9
--operation mode is arithmetic

M11_safe_q[5]_carry_eqn = (!M11L3 & M11L77) # (M11L3 & M11L87);
M11_safe_q[5]_lut_out = M11_safe_q[5] $ M11_safe_q[5]_carry_eqn;
M11_safe_q[5]_reg_input = GB1L387 & M11_safe_q[5]_lut_out;
M11_safe_q[5] = DFFEA(M11_safe_q[5]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L31 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT at LC_X6_Y16_N9
--operation mode is arithmetic

M11L31 = CARRY(!M11L87 # !M11_safe_q[5]);


--GB1L809 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~424 at LC_X8_Y17_N0
--operation mode is normal

GB1L809 = M11_safe_q[5] & GB1L91 & (M11_safe_q[19] $ !GB1L96) # !M11_safe_q[5] & !GB1L91 & (M11_safe_q[19] $ !GB1L96);


--GB1L909 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~425 at LC_X9_Y17_N1
--operation mode is normal

GB1L909 = GB1L809 & GB1L509 & GB1L609 & GB1L709;


--GB1L019 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~426 at LC_X9_Y17_N5
--operation mode is normal

GB1L019 = GB1L309 & GB1L909 & GB1L409 & GB1L209;


--GB1L39 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~41 at LC_X8_Y14_N0
--operation mode is arithmetic

GB1L39_carry_eqn = GB1L29;
GB1L39 = KB1_result[26] $ GB1L39_carry_eqn;

--GB1L59 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~41COUT0 at LC_X8_Y14_N0
--operation mode is arithmetic

GB1L59_cout_0 = KB1_result[26] # !GB1L29;
GB1L59 = CARRY(GB1L59_cout_0);

--GB1L69 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~41COUT1 at LC_X8_Y14_N0
--operation mode is arithmetic

GB1L69_cout_1 = KB1_result[26] # !GB1L29;
GB1L69 = CARRY(GB1L69_cout_1);


--GB1L12 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~21 at LC_X8_Y16_N0
--operation mode is arithmetic

GB1L12_carry_eqn = GB1L02;
GB1L12 = KB1_result[6] $ GB1L12_carry_eqn;

--GB1L32 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~21COUT0 at LC_X8_Y16_N0
--operation mode is arithmetic

GB1L32_cout_0 = KB1_result[6] # !GB1L02;
GB1L32 = CARRY(GB1L32_cout_0);

--GB1L42 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~21COUT1 at LC_X8_Y16_N0
--operation mode is arithmetic

GB1L42_cout_1 = KB1_result[6] # !GB1L02;
GB1L42 = CARRY(GB1L42_cout_1);


--M11_safe_q[6] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X6_Y15_N0
--operation mode is arithmetic

M11_safe_q[6]_carry_eqn = M11L31;
M11_safe_q[6]_lut_out = M11_safe_q[6] $ !M11_safe_q[6]_carry_eqn;
M11_safe_q[6]_reg_input = GB1L387 & M11_safe_q[6]_lut_out;
M11_safe_q[6] = DFFEA(M11_safe_q[6]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L18 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X6_Y15_N0
--operation mode is arithmetic

M11L18_cout_0 = M11_safe_q[6] & !M11L31;
M11L18 = CARRY(M11L18_cout_0);

--M11L28 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X6_Y15_N0
--operation mode is arithmetic

M11L28_cout_1 = M11_safe_q[6] & !M11L31;
M11L28 = CARRY(M11L28_cout_1);


--M11_safe_q[26] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[26] at LC_X6_Y13_N0
--operation mode is arithmetic

M11_safe_q[26]_carry_eqn = M11L35;
M11_safe_q[26]_lut_out = M11_safe_q[26] $ !M11_safe_q[26]_carry_eqn;
M11_safe_q[26]_reg_input = GB1L387 & M11_safe_q[26]_lut_out;
M11_safe_q[26] = DFFEA(M11_safe_q[26]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L331 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[26]~COUT0 at LC_X6_Y13_N0
--operation mode is arithmetic

M11L331_cout_0 = M11_safe_q[26] & !M11L35;
M11L331 = CARRY(M11L331_cout_0);

--M11L431 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[26]~COUT1 at LC_X6_Y13_N0
--operation mode is arithmetic

M11L431_cout_1 = M11_safe_q[26] & !M11L35;
M11L431 = CARRY(M11L431_cout_1);


--GB1L119 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~427 at LC_X8_Y14_N6
--operation mode is normal

GB1L119 = M11_safe_q[6] & GB1L12 & (M11_safe_q[26] $ !GB1L39) # !M11_safe_q[6] & !GB1L12 & (M11_safe_q[26] $ !GB1L39);


--GB1L75 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~31 at LC_X8_Y15_N0
--operation mode is arithmetic

GB1L75_carry_eqn = GB1L65;
GB1L75 = KB1_result[16] $ GB1L75_carry_eqn;

--GB1L95 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~31COUT0 at LC_X8_Y15_N0
--operation mode is arithmetic

GB1L95_cout_0 = KB1_result[16] # !GB1L65;
GB1L95 = CARRY(GB1L95_cout_0);

--GB1L06 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~31COUT1 at LC_X8_Y15_N0
--operation mode is arithmetic

GB1L06_cout_1 = KB1_result[16] # !GB1L65;
GB1L06 = CARRY(GB1L06_cout_1);


--GB1L11 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~18 at LC_X8_Y17_N7
--operation mode is arithmetic

GB1L11_carry_eqn = (!GB1L2 & GB1L9) # (GB1L2 & GB1L01);
GB1L11 = KB1_result[3] $ !GB1L11_carry_eqn;

--GB1L31 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~18COUT0 at LC_X8_Y17_N7
--operation mode is arithmetic

GB1L31_cout_0 = !KB1_result[3] & !GB1L9;
GB1L31 = CARRY(GB1L31_cout_0);

--GB1L41 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~18COUT1 at LC_X8_Y17_N7
--operation mode is arithmetic

GB1L41_cout_1 = !KB1_result[3] & !GB1L01;
GB1L41 = CARRY(GB1L41_cout_1);


--M11_safe_q[3] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X6_Y16_N7
--operation mode is arithmetic

M11_safe_q[3]_carry_eqn = (!M11L3 & M11L17) # (M11L3 & M11L27);
M11_safe_q[3]_lut_out = M11_safe_q[3] $ M11_safe_q[3]_carry_eqn;
M11_safe_q[3]_reg_input = GB1L387 & M11_safe_q[3]_lut_out;
M11_safe_q[3] = DFFEA(M11_safe_q[3]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L47 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X6_Y16_N7
--operation mode is arithmetic

M11L47_cout_0 = !M11L17 # !M11_safe_q[3];
M11L47 = CARRY(M11L47_cout_0);

--M11L57 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X6_Y16_N7
--operation mode is arithmetic

M11L57_cout_1 = !M11L27 # !M11_safe_q[3];
M11L57 = CARRY(M11L57_cout_1);


--M11_safe_q[16] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[16] at LC_X6_Y14_N0
--operation mode is arithmetic

M11_safe_q[16]_carry_eqn = M11L33;
M11_safe_q[16]_lut_out = M11_safe_q[16] $ !M11_safe_q[16]_carry_eqn;
M11_safe_q[16]_reg_input = GB1L387 & M11_safe_q[16]_lut_out;
M11_safe_q[16] = DFFEA(M11_safe_q[16]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L701 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[16]~COUT0 at LC_X6_Y14_N0
--operation mode is arithmetic

M11L701_cout_0 = M11_safe_q[16] & !M11L33;
M11L701 = CARRY(M11L701_cout_0);

--M11L801 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[16]~COUT1 at LC_X6_Y14_N0
--operation mode is arithmetic

M11L801_cout_1 = M11_safe_q[16] & !M11L33;
M11L801 = CARRY(M11L801_cout_1);


--GB1L219 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~428 at LC_X8_Y17_N2
--operation mode is normal

GB1L219 = M11_safe_q[16] & GB1L75 & (M11_safe_q[3] $ !GB1L11) # !M11_safe_q[16] & !GB1L75 & (M11_safe_q[3] $ !GB1L11);


--GB1L34 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~27 at LC_X8_Y16_N6
--operation mode is arithmetic

GB1L34_carry_eqn = (!GB1L83 & GB1L14) # (GB1L83 & GB1L24);
GB1L34 = KB1_result[12] $ GB1L34_carry_eqn;

--GB1L54 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~27COUT0 at LC_X8_Y16_N6
--operation mode is arithmetic

GB1L54_cout_0 = KB1_result[12] # !GB1L14;
GB1L54 = CARRY(GB1L54_cout_0);

--GB1L64 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~27COUT1 at LC_X8_Y16_N6
--operation mode is arithmetic

GB1L64_cout_1 = KB1_result[12] # !GB1L24;
GB1L64 = CARRY(GB1L64_cout_1);


--GB1L74 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~28 at LC_X8_Y16_N7
--operation mode is arithmetic

GB1L74_carry_eqn = (!GB1L83 & GB1L54) # (GB1L83 & GB1L64);
GB1L74 = KB1_result[13] $ !GB1L74_carry_eqn;

--GB1L94 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~28COUT0 at LC_X8_Y16_N7
--operation mode is arithmetic

GB1L94_cout_0 = !KB1_result[13] & !GB1L54;
GB1L94 = CARRY(GB1L94_cout_0);

--GB1L05 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~28COUT1 at LC_X8_Y16_N7
--operation mode is arithmetic

GB1L05_cout_1 = !KB1_result[13] & !GB1L64;
GB1L05 = CARRY(GB1L05_cout_1);


--M11_safe_q[13] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[13] at LC_X6_Y15_N7
--operation mode is arithmetic

M11_safe_q[13]_carry_eqn = (!M11L32 & M11L79) # (M11L32 & M11L89);
M11_safe_q[13]_lut_out = M11_safe_q[13] $ M11_safe_q[13]_carry_eqn;
M11_safe_q[13]_reg_input = GB1L387 & M11_safe_q[13]_lut_out;
M11_safe_q[13] = DFFEA(M11_safe_q[13]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L001 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[13]~COUT0 at LC_X6_Y15_N7
--operation mode is arithmetic

M11L001_cout_0 = !M11L79 # !M11_safe_q[13];
M11L001 = CARRY(M11L001_cout_0);

--M11L101 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[13]~COUT1 at LC_X6_Y15_N7
--operation mode is arithmetic

M11L101_cout_1 = !M11L89 # !M11_safe_q[13];
M11L101 = CARRY(M11L101_cout_1);


--M11_safe_q[12] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X6_Y15_N6
--operation mode is arithmetic

M11_safe_q[12]_carry_eqn = (!M11L32 & M11L49) # (M11L32 & M11L59);
M11_safe_q[12]_lut_out = M11_safe_q[12] $ !M11_safe_q[12]_carry_eqn;
M11_safe_q[12]_reg_input = GB1L387 & M11_safe_q[12]_lut_out;
M11_safe_q[12] = DFFEA(M11_safe_q[12]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L79 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[12]~COUT0 at LC_X6_Y15_N6
--operation mode is arithmetic

M11L79_cout_0 = M11_safe_q[12] & !M11L49;
M11L79 = CARRY(M11L79_cout_0);

--M11L89 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[12]~COUT1 at LC_X6_Y15_N6
--operation mode is arithmetic

M11L89_cout_1 = M11_safe_q[12] & !M11L59;
M11L89 = CARRY(M11L89_cout_1);


--GB1L319 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~429 at LC_X9_Y16_N4
--operation mode is normal

GB1L319 = M11_safe_q[12] & GB1L34 & (M11_safe_q[13] $ !GB1L74) # !M11_safe_q[12] & !GB1L34 & (M11_safe_q[13] $ !GB1L74);


--GB1L38 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~38 at LC_X8_Y15_N7
--operation mode is arithmetic

GB1L38_carry_eqn = (!GB1L47 & GB1L18) # (GB1L47 & GB1L28);
GB1L38 = KB1_result[23] $ !GB1L38_carry_eqn;

--GB1L58 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~38COUT0 at LC_X8_Y15_N7
--operation mode is arithmetic

GB1L58_cout_0 = !KB1_result[23] & !GB1L18;
GB1L58 = CARRY(GB1L58_cout_0);

--GB1L68 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~38COUT1 at LC_X8_Y15_N7
--operation mode is arithmetic

GB1L68_cout_1 = !KB1_result[23] & !GB1L28;
GB1L68 = CARRY(GB1L68_cout_1);


--GB1L101 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~43 at LC_X8_Y14_N2
--operation mode is arithmetic

GB1L101_carry_eqn = (!GB1L29 & GB1L99) # (GB1L29 & GB1L001);
GB1L101 = KB1_result[28] $ GB1L101_carry_eqn;

--GB1L301 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~43COUT0 at LC_X8_Y14_N2
--operation mode is arithmetic

GB1L301_cout_0 = KB1_result[28] # !GB1L99;
GB1L301 = CARRY(GB1L301_cout_0);

--GB1L401 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~43COUT1 at LC_X8_Y14_N2
--operation mode is arithmetic

GB1L401_cout_1 = KB1_result[28] # !GB1L001;
GB1L401 = CARRY(GB1L401_cout_1);


--M11_safe_q[28] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[28] at LC_X6_Y13_N2
--operation mode is arithmetic

M11_safe_q[28]_carry_eqn = (!M11L35 & M11L631) # (M11L35 & M11L731);
M11_safe_q[28]_lut_out = M11_safe_q[28] $ !M11_safe_q[28]_carry_eqn;
M11_safe_q[28]_reg_input = GB1L387 & M11_safe_q[28]_lut_out;
M11_safe_q[28] = DFFEA(M11_safe_q[28]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L931 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[28]~COUT0 at LC_X6_Y13_N2
--operation mode is arithmetic

M11L931_cout_0 = M11_safe_q[28] & !M11L631;
M11L931 = CARRY(M11L931_cout_0);

--M11L041 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[28]~COUT1 at LC_X6_Y13_N2
--operation mode is arithmetic

M11L041_cout_1 = M11_safe_q[28] & !M11L731;
M11L041 = CARRY(M11L041_cout_1);


--M11_safe_q[23] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[23] at LC_X6_Y14_N7
--operation mode is arithmetic

M11_safe_q[23]_carry_eqn = (!M11L34 & M11L321) # (M11L34 & M11L421);
M11_safe_q[23]_lut_out = M11_safe_q[23] $ M11_safe_q[23]_carry_eqn;
M11_safe_q[23]_reg_input = GB1L387 & M11_safe_q[23]_lut_out;
M11_safe_q[23] = DFFEA(M11_safe_q[23]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L621 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[23]~COUT0 at LC_X6_Y14_N7
--operation mode is arithmetic

M11L621_cout_0 = !M11L321 # !M11_safe_q[23];
M11L621 = CARRY(M11L621_cout_0);

--M11L721 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[23]~COUT1 at LC_X6_Y14_N7
--operation mode is arithmetic

M11L721_cout_1 = !M11L421 # !M11_safe_q[23];
M11L721 = CARRY(M11L721_cout_1);


--GB1L419 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~430 at LC_X8_Y14_N9
--operation mode is normal

GB1L419 = GB1L101 & M11_safe_q[28] & (M11_safe_q[23] $ !GB1L38) # !GB1L101 & !M11_safe_q[28] & (M11_safe_q[23] $ !GB1L38);


--GB1L519 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~431 at LC_X9_Y17_N9
--operation mode is normal

GB1L519 = GB1L319 & GB1L219 & GB1L119 & GB1L419;


--GB1L78 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~39 at LC_X8_Y15_N8
--operation mode is arithmetic

GB1L78_carry_eqn = (!GB1L47 & GB1L58) # (GB1L47 & GB1L68);
GB1L78 = KB1_result[24] $ GB1L78_carry_eqn;

--GB1L98 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~39COUT0 at LC_X8_Y15_N8
--operation mode is arithmetic

GB1L98_cout_0 = KB1_result[24] # !GB1L58;
GB1L98 = CARRY(GB1L98_cout_0);

--GB1L09 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~39COUT1 at LC_X8_Y15_N8
--operation mode is arithmetic

GB1L09_cout_1 = KB1_result[24] # !GB1L68;
GB1L09 = CARRY(GB1L09_cout_1);


--GB1L1 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~15 at LC_X8_Y17_N4
--operation mode is arithmetic

GB1L1 = !KB1_result[0];

--GB1L2 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~15COUT at LC_X8_Y17_N4
--operation mode is arithmetic

GB1L2 = CARRY(KB1_result[0]);


--M11_safe_q[0] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X6_Y16_N4
--operation mode is arithmetic

M11_safe_q[0]_lut_out = !M11_safe_q[0];
M11_safe_q[0]_reg_input = GB1L387 & M11_safe_q[0]_lut_out;
M11_safe_q[0] = DFFEA(M11_safe_q[0]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L3 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT at LC_X6_Y16_N4
--operation mode is arithmetic

M11L3 = CARRY(M11_safe_q[0]);


--M11_safe_q[24] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[24] at LC_X6_Y14_N8
--operation mode is arithmetic

M11_safe_q[24]_carry_eqn = (!M11L34 & M11L621) # (M11L34 & M11L721);
M11_safe_q[24]_lut_out = M11_safe_q[24] $ !M11_safe_q[24]_carry_eqn;
M11_safe_q[24]_reg_input = GB1L387 & M11_safe_q[24]_lut_out;
M11_safe_q[24] = DFFEA(M11_safe_q[24]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L921 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[24]~COUT0 at LC_X6_Y14_N8
--operation mode is arithmetic

M11L921_cout_0 = M11_safe_q[24] & !M11L621;
M11L921 = CARRY(M11L921_cout_0);

--M11L031 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[24]~COUT1 at LC_X6_Y14_N8
--operation mode is arithmetic

M11L031_cout_1 = M11_safe_q[24] & !M11L721;
M11L031 = CARRY(M11L031_cout_1);


--GB1L719 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~432 at LC_X9_Y15_N9
--operation mode is normal

GB1L719 = M11_safe_q[24] & GB1L78 & (M11_safe_q[0] $ !GB1L1) # !M11_safe_q[24] & !GB1L78 & (M11_safe_q[0] $ !GB1L1);


--GB1L19 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~40 at LC_X8_Y15_N9
--operation mode is arithmetic

GB1L19_carry_eqn = (!GB1L47 & GB1L98) # (GB1L47 & GB1L09);
GB1L19 = KB1_result[25] $ !GB1L19_carry_eqn;

--GB1L29 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~40COUT at LC_X8_Y15_N9
--operation mode is arithmetic

GB1L29 = CARRY(!KB1_result[25] & !GB1L09);


--GB1L501 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~44 at LC_X8_Y14_N3
--operation mode is arithmetic

GB1L501_carry_eqn = (!GB1L29 & GB1L301) # (GB1L29 & GB1L401);
GB1L501 = KB1_result[29] $ !GB1L501_carry_eqn;

--GB1L701 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~44COUT0 at LC_X8_Y14_N3
--operation mode is arithmetic

GB1L701_cout_0 = !KB1_result[29] & !GB1L301;
GB1L701 = CARRY(GB1L701_cout_0);

--GB1L801 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~44COUT1 at LC_X8_Y14_N3
--operation mode is arithmetic

GB1L801_cout_1 = !KB1_result[29] & !GB1L401;
GB1L801 = CARRY(GB1L801_cout_1);


--M11_safe_q[29] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[29] at LC_X6_Y13_N3
--operation mode is arithmetic

M11_safe_q[29]_carry_eqn = (!M11L35 & M11L931) # (M11L35 & M11L041);
M11_safe_q[29]_lut_out = M11_safe_q[29] $ M11_safe_q[29]_carry_eqn;
M11_safe_q[29]_reg_input = GB1L387 & M11_safe_q[29]_lut_out;
M11_safe_q[29] = DFFEA(M11_safe_q[29]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L241 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[29]~COUT0 at LC_X6_Y13_N3
--operation mode is arithmetic

M11L241_cout_0 = !M11L931 # !M11_safe_q[29];
M11L241 = CARRY(M11L241_cout_0);

--M11L341 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[29]~COUT1 at LC_X6_Y13_N3
--operation mode is arithmetic

M11L341_cout_1 = !M11L041 # !M11_safe_q[29];
M11L341 = CARRY(M11L341_cout_1);


--M11_safe_q[25] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[25] at LC_X6_Y14_N9
--operation mode is arithmetic

M11_safe_q[25]_carry_eqn = (!M11L34 & M11L921) # (M11L34 & M11L031);
M11_safe_q[25]_lut_out = M11_safe_q[25] $ M11_safe_q[25]_carry_eqn;
M11_safe_q[25]_reg_input = GB1L387 & M11_safe_q[25]_lut_out;
M11_safe_q[25] = DFFEA(M11_safe_q[25]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L35 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT at LC_X6_Y14_N9
--operation mode is arithmetic

M11L35 = CARRY(!M11L031 # !M11_safe_q[25]);


--GB1L819 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~433 at LC_X9_Y15_N0
--operation mode is normal

GB1L819 = M11_safe_q[29] & GB1L501 & (M11_safe_q[25] $ !GB1L19) # !M11_safe_q[29] & !GB1L501 & (M11_safe_q[25] $ !GB1L19);


--GB1L3 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~16 at LC_X8_Y17_N5
--operation mode is arithmetic

GB1L3_carry_eqn = GB1L2;
GB1L3 = KB1_result[1] $ !GB1L3_carry_eqn;

--GB1L5 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~16COUT0 at LC_X8_Y17_N5
--operation mode is arithmetic

GB1L5_cout_0 = !KB1_result[1] & !GB1L2;
GB1L5 = CARRY(GB1L5_cout_0);

--GB1L6 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~16COUT1 at LC_X8_Y17_N5
--operation mode is arithmetic

GB1L6_cout_1 = !KB1_result[1] & !GB1L2;
GB1L6 = CARRY(GB1L6_cout_1);


--GB1L16 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~32 at LC_X8_Y15_N1
--operation mode is arithmetic

GB1L16_carry_eqn = (!GB1L65 & GB1L95) # (GB1L65 & GB1L06);
GB1L16 = KB1_result[17] $ !GB1L16_carry_eqn;

--GB1L36 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~32COUT0 at LC_X8_Y15_N1
--operation mode is arithmetic

GB1L36_cout_0 = !KB1_result[17] & !GB1L95;
GB1L36 = CARRY(GB1L36_cout_0);

--GB1L46 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~32COUT1 at LC_X8_Y15_N1
--operation mode is arithmetic

GB1L46_cout_1 = !KB1_result[17] & !GB1L06;
GB1L46 = CARRY(GB1L46_cout_1);


--M11_safe_q[17] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[17] at LC_X6_Y14_N1
--operation mode is arithmetic

M11_safe_q[17]_carry_eqn = (!M11L33 & M11L701) # (M11L33 & M11L801);
M11_safe_q[17]_lut_out = M11_safe_q[17] $ M11_safe_q[17]_carry_eqn;
M11_safe_q[17]_reg_input = GB1L387 & M11_safe_q[17]_lut_out;
M11_safe_q[17] = DFFEA(M11_safe_q[17]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L011 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[17]~COUT0 at LC_X6_Y14_N1
--operation mode is arithmetic

M11L011_cout_0 = !M11L701 # !M11_safe_q[17];
M11L011 = CARRY(M11L011_cout_0);

--M11L111 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[17]~COUT1 at LC_X6_Y14_N1
--operation mode is arithmetic

M11L111_cout_1 = !M11L801 # !M11_safe_q[17];
M11L111 = CARRY(M11L111_cout_1);


--M11_safe_q[1] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X6_Y16_N5
--operation mode is arithmetic

M11_safe_q[1]_carry_eqn = M11L3;
M11_safe_q[1]_lut_out = M11_safe_q[1] $ M11_safe_q[1]_carry_eqn;
M11_safe_q[1]_reg_input = GB1L387 & M11_safe_q[1]_lut_out;
M11_safe_q[1] = DFFEA(M11_safe_q[1]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L86 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X6_Y16_N5
--operation mode is arithmetic

M11L86_cout_0 = !M11L3 # !M11_safe_q[1];
M11L86 = CARRY(M11L86_cout_0);

--M11L96 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X6_Y16_N5
--operation mode is arithmetic

M11L96_cout_1 = !M11L3 # !M11_safe_q[1];
M11L96 = CARRY(M11L96_cout_1);


--GB1L919 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~434 at LC_X7_Y17_N2
--operation mode is normal

GB1L919 = M11_safe_q[17] & GB1L16 & (M11_safe_q[1] $ !GB1L3) # !M11_safe_q[17] & !GB1L16 & (M11_safe_q[1] $ !GB1L3);


--GB1L111 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~46 at LC_X8_Y14_N5
--operation mode is normal

GB1L111_carry_eqn = GB1L011;
GB1L111 = GB1L111_carry_eqn $ !KB1_result[31];


--M11_safe_q[31] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[31] at LC_X6_Y13_N5
--operation mode is normal

M11_safe_q[31]_carry_eqn = M11L36;
M11_safe_q[31]_lut_out = M11_safe_q[31]_carry_eqn $ M11_safe_q[31];
M11_safe_q[31]_reg_input = GB1L387 & M11_safe_q[31]_lut_out;
M11_safe_q[31] = DFFEA(M11_safe_q[31]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--GB1L7 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~17 at LC_X8_Y17_N6
--operation mode is arithmetic

GB1L7_carry_eqn = (!GB1L2 & GB1L5) # (GB1L2 & GB1L6);
GB1L7 = KB1_result[2] $ GB1L7_carry_eqn;

--GB1L9 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~17COUT0 at LC_X8_Y17_N6
--operation mode is arithmetic

GB1L9_cout_0 = KB1_result[2] # !GB1L5;
GB1L9 = CARRY(GB1L9_cout_0);

--GB1L01 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~17COUT1 at LC_X8_Y17_N6
--operation mode is arithmetic

GB1L01_cout_1 = KB1_result[2] # !GB1L6;
GB1L01 = CARRY(GB1L01_cout_1);


--M11_safe_q[2] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X6_Y16_N6
--operation mode is arithmetic

M11_safe_q[2]_carry_eqn = (!M11L3 & M11L86) # (M11L3 & M11L96);
M11_safe_q[2]_lut_out = M11_safe_q[2] $ !M11_safe_q[2]_carry_eqn;
M11_safe_q[2]_reg_input = GB1L387 & M11_safe_q[2]_lut_out;
M11_safe_q[2] = DFFEA(M11_safe_q[2]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M11L17 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X6_Y16_N6
--operation mode is arithmetic

M11L17_cout_0 = M11_safe_q[2] & !M11L86;
M11L17 = CARRY(M11L17_cout_0);

--M11L27 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:frame_count_int_rtl_1|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X6_Y16_N6
--operation mode is arithmetic

M11L27_cout_1 = M11_safe_q[2] & !M11L96;
M11L27 = CARRY(M11L27_cout_1);


--GB1L998 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~2 at LC_X7_Y17_N1
--operation mode is normal

GB1L998 = GB1L7 $ M11_safe_q[2];


--GB1L029 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~435 at LC_X7_Y17_N3
--operation mode is normal

GB1L029 = !GB1L998 & GB1L919 & (M11_safe_q[31] $ !GB1L111);


--GB1L129 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~436 at LC_X9_Y17_N3
--operation mode is normal

GB1L129 = GB1L029 & GB1L419 & GB1L819 & GB1L619;


--GB1L898 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned_o~10 at LC_X9_Y17_N6
--operation mode is normal

GB1L898 = GB1L054Q & GB1L129 & GB1L019 # !GB1L054Q & lvds_sync;

--G1_frame_aligned_reg is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|frame_aligned_reg at LC_X9_Y17_N6
--operation mode is normal

G1_frame_aligned_reg = DFFEA(GB1L898, GLOBAL(LB1__clk0), !GLOBAL(rst), , GB1_row_switch_o, , );


--G1L701 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_next_state.load_on_val~94 at LC_X9_Y17_N0
--operation mode is normal

G1L701 = G1L401Q & G1_frame_aligned_reg & !G1_mux_en # !G1L401Q & !G1L001Q & G1_mux_en;


--GB1L329 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_en_o~23 at LC_X12_Y17_N6
--operation mode is normal

GB1L329 = !GB1L276 & GB1L054Q;


--H1L2Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|current_state~21 at LC_X12_Y18_N7
--operation mode is normal

H1L2Q_lut_out = W1L19Q & (H1L2Q # H1L4 & H1L7) # !W1L19Q & H1L4 & H1L7;
H1L2Q = DFFEA(H1L2Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J41_reg_o[16] is dispatch:cmd0|reg:cmd1|reg_o[16] at LC_X14_Y19_N8
--operation mode is normal

J41_reg_o[16]_lut_out = J02_reg_o[16] & U1L602Q;
J41_reg_o[16] = DFFEA(J41_reg_o[16]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J41_reg_o[17] is dispatch:cmd0|reg:cmd1|reg_o[17] at LC_X13_Y19_N2
--operation mode is normal

J41_reg_o[17]_lut_out = U1L602Q & J02_reg_o[17];
J41_reg_o[17] = DFFEA(J41_reg_o[17]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--A1L962 is reduce_nor~582 at LC_X13_Y19_N3
--operation mode is normal

A1L962 = !J41_reg_o[17] & J41_reg_o[16] & W1L19Q;


--J41_reg_o[22] is dispatch:cmd0|reg:cmd1|reg_o[22] at LC_X14_Y19_N7
--operation mode is normal

J41_reg_o[22]_lut_out = U1L602Q & J02_reg_o[22];
J41_reg_o[22] = DFFEA(J41_reg_o[22]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J41_reg_o[19] is dispatch:cmd0|reg:cmd1|reg_o[19] at LC_X12_Y19_N2
--operation mode is normal

J41_reg_o[19]_lut_out = U1L602Q & J02_reg_o[19];
J41_reg_o[19] = DFFEA(J41_reg_o[19]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J41_reg_o[23] is dispatch:cmd0|reg:cmd1|reg_o[23] at LC_X12_Y19_N4
--operation mode is normal

J41_reg_o[23]_lut_out = U1L602Q & J02_reg_o[23];
J41_reg_o[23] = DFFEA(J41_reg_o[23]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--A1L072 is reduce_nor~583 at LC_X13_Y19_N4
--operation mode is normal

A1L072 = !J41_reg_o[23] & !J41_reg_o[22] & !J41_reg_o[19] # !W1L19Q;


--J41_reg_o[20] is dispatch:cmd0|reg:cmd1|reg_o[20] at LC_X13_Y19_N0
--operation mode is normal

J41_reg_o[20]_lut_out = U1L602Q & J02_reg_o[20];
J41_reg_o[20] = DFFEA(J41_reg_o[20]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J41_reg_o[21] is dispatch:cmd0|reg:cmd1|reg_o[21] at LC_X13_Y19_N1
--operation mode is normal

J41_reg_o[21]_lut_out = U1L602Q & J02_reg_o[21];
J41_reg_o[21] = DFFEA(J41_reg_o[21]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--A1L172 is reduce_nor~584 at LC_X13_Y19_N9
--operation mode is normal

A1L172 = !J41_reg_o[20] & !J41_reg_o[21] # !W1L19Q;


--J41_reg_o[18] is dispatch:cmd0|reg:cmd1|reg_o[18] at LC_X12_Y19_N3
--operation mode is normal

J41_reg_o[18]_lut_out = U1L602Q & J02_reg_o[18];
J41_reg_o[18] = DFFEA(J41_reg_o[18]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--W1L4 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[2]~13 at LC_X13_Y19_N7
--operation mode is normal

W1L4 = J41_reg_o[18] & W1L19Q;


--A1L952 is reduce_nor~32 at LC_X13_Y19_N5
--operation mode is normal

A1L952 = !W1L4 & A1L172 & A1L962 & A1L072;


--H1L8 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|row_order_wren~4 at LC_X13_Y19_N6
--operation mode is normal

H1L8 = H1L2Q & A1L952;


--W1L75 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[0]~32 at LC_X14_Y16_N8
--operation mode is normal

W1L75 = X1_q_b[0] & W1L19Q;

--J62_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[0] at LC_X14_Y16_N8
--operation mode is normal

J62_reg_o[0] = DFFEA(W1L75, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--M9_safe_q[0] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X6_Y18_N4
--operation mode is arithmetic

M9_safe_q[0]_lut_out = !M9_safe_q[0];
M9_safe_q[0]_reg_input = !Z8L1 & M9_safe_q[0]_lut_out;
M9_safe_q[0] = DFFEA(M9_safe_q[0]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , W1_addr_ena, , );

--M9L3 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT at LC_X6_Y18_N4
--operation mode is arithmetic

M9L3 = CARRY(M9_safe_q[0]);


--W1L603 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[0]~32 at LC_X12_Y18_N3
--operation mode is normal

W1L603 = W1L19Q & M9_safe_q[0];


--M9_safe_q[1] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X6_Y18_N5
--operation mode is arithmetic

M9_safe_q[1]_carry_eqn = M9L3;
M9_safe_q[1]_lut_out = M9_safe_q[1] $ M9_safe_q[1]_carry_eqn;
M9_safe_q[1]_reg_input = !Z8L1 & M9_safe_q[1]_lut_out;
M9_safe_q[1] = DFFEA(M9_safe_q[1]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , W1_addr_ena, , );

--M9L03 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X6_Y18_N5
--operation mode is arithmetic

M9L03_cout_0 = !M9L3 # !M9_safe_q[1];
M9L03 = CARRY(M9L03_cout_0);

--M9L13 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X6_Y18_N5
--operation mode is arithmetic

M9L13_cout_1 = !M9L3 # !M9_safe_q[1];
M9L13 = CARRY(M9L13_cout_1);


--W1L703 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[1]~33 at LC_X12_Y18_N1
--operation mode is normal

W1L703 = W1L19Q & M9_safe_q[1];


--M9_safe_q[2] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X6_Y18_N6
--operation mode is arithmetic

M9_safe_q[2]_carry_eqn = (!M9L3 & M9L03) # (M9L3 & M9L13);
M9_safe_q[2]_lut_out = M9_safe_q[2] $ !M9_safe_q[2]_carry_eqn;
M9_safe_q[2]_reg_input = !Z8L1 & M9_safe_q[2]_lut_out;
M9_safe_q[2] = DFFEA(M9_safe_q[2]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , W1_addr_ena, , );

--M9L33 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X6_Y18_N6
--operation mode is arithmetic

M9L33_cout_0 = M9_safe_q[2] & !M9L03;
M9L33 = CARRY(M9L33_cout_0);

--M9L43 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X6_Y18_N6
--operation mode is arithmetic

M9L43_cout_1 = M9_safe_q[2] & !M9L13;
M9L43 = CARRY(M9L43_cout_1);


--W1L803 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[2]~34 at LC_X13_Y18_N4
--operation mode is normal

W1L803 = M9_safe_q[2] & W1L19Q;


--M9_safe_q[3] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X6_Y18_N7
--operation mode is arithmetic

M9_safe_q[3]_carry_eqn = (!M9L3 & M9L33) # (M9L3 & M9L43);
M9_safe_q[3]_lut_out = M9_safe_q[3] $ M9_safe_q[3]_carry_eqn;
M9_safe_q[3]_reg_input = !Z8L1 & M9_safe_q[3]_lut_out;
M9_safe_q[3] = DFFEA(M9_safe_q[3]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , W1_addr_ena, , );

--M9L63 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X6_Y18_N7
--operation mode is arithmetic

M9L63_cout_0 = !M9L33 # !M9_safe_q[3];
M9L63 = CARRY(M9L63_cout_0);

--M9L73 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X6_Y18_N7
--operation mode is arithmetic

M9L73_cout_1 = !M9L43 # !M9_safe_q[3];
M9L73 = CARRY(M9L73_cout_1);


--W1L903 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[3]~35 at LC_X12_Y19_N1
--operation mode is normal

W1L903 = W1L19Q & M9_safe_q[3];


--M9_safe_q[4] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X6_Y18_N8
--operation mode is arithmetic

M9_safe_q[4]_carry_eqn = (!M9L3 & M9L63) # (M9L3 & M9L73);
M9_safe_q[4]_lut_out = M9_safe_q[4] $ !M9_safe_q[4]_carry_eqn;
M9_safe_q[4]_reg_input = !Z8L1 & M9_safe_q[4]_lut_out;
M9_safe_q[4] = DFFEA(M9_safe_q[4]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , W1_addr_ena, , );

--M9L93 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X6_Y18_N8
--operation mode is arithmetic

M9L93_cout_0 = M9_safe_q[4] & !M9L63;
M9L93 = CARRY(M9L93_cout_0);

--M9L04 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X6_Y18_N8
--operation mode is arithmetic

M9L04_cout_1 = M9_safe_q[4] & !M9L73;
M9L04 = CARRY(M9L04_cout_1);


--W1L013 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[4]~36 at LC_X14_Y18_N2
--operation mode is normal

W1L013 = M9_safe_q[4] & W1L19Q;


--M9_safe_q[5] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X6_Y18_N9
--operation mode is arithmetic

M9_safe_q[5]_carry_eqn = (!M9L3 & M9L93) # (M9L3 & M9L04);
M9_safe_q[5]_lut_out = M9_safe_q[5] $ M9_safe_q[5]_carry_eqn;
M9_safe_q[5]_reg_input = !Z8L1 & M9_safe_q[5]_lut_out;
M9_safe_q[5] = DFFEA(M9_safe_q[5]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , W1_addr_ena, , );

--M9L31 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT at LC_X6_Y18_N9
--operation mode is arithmetic

M9L31 = CARRY(!M9L04 # !M9_safe_q[5]);


--W1L113 is dispatch:cmd0|dispatch_wishbone:wishbone|tga_o[5]~37 at LC_X14_Y18_N0
--operation mode is normal

W1L113 = M9_safe_q[5] & W1L19Q;


--M1_safe_q[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X13_Y17_N1
--operation mode is arithmetic

M1_safe_q[0]_lut_out = !M1_safe_q[0];
M1_safe_q[0]_reg_input = !GB1L898 & M1_safe_q[0]_lut_out;
M1_safe_q[0] = DFFEA(M1_safe_q[0]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , GB1_row_switch_o, , );

--M1L51 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X13_Y17_N1
--operation mode is arithmetic

M1L51_cout_0 = M1_safe_q[0];
M1L51 = CARRY(M1L51_cout_0);

--M1L61 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X13_Y17_N1
--operation mode is arithmetic

M1L61_cout_1 = M1_safe_q[0];
M1L61 = CARRY(M1L61_cout_1);


--M1_safe_q[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X13_Y17_N2
--operation mode is arithmetic

M1_safe_q[1]_lut_out = M1_safe_q[1] $ M1L51;
M1_safe_q[1]_reg_input = !GB1L898 & M1_safe_q[1]_lut_out;
M1_safe_q[1] = DFFEA(M1_safe_q[1]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , GB1_row_switch_o, , );

--M1L81 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X13_Y17_N2
--operation mode is arithmetic

M1L81_cout_0 = !M1L51 # !M1_safe_q[1];
M1L81 = CARRY(M1L81_cout_0);

--M1L91 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X13_Y17_N2
--operation mode is arithmetic

M1L91_cout_1 = !M1L61 # !M1_safe_q[1];
M1L91 = CARRY(M1L91_cout_1);


--M1_safe_q[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X13_Y17_N3
--operation mode is arithmetic

M1_safe_q[2]_lut_out = M1_safe_q[2] $ !M1L81;
M1_safe_q[2]_reg_input = !GB1L898 & M1_safe_q[2]_lut_out;
M1_safe_q[2] = DFFEA(M1_safe_q[2]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , GB1_row_switch_o, , );

--M1L12 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X13_Y17_N3
--operation mode is arithmetic

M1L12_cout_0 = M1_safe_q[2] & !M1L81;
M1L12 = CARRY(M1L12_cout_0);

--M1L22 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X13_Y17_N3
--operation mode is arithmetic

M1L22_cout_1 = M1_safe_q[2] & !M1L91;
M1L22 = CARRY(M1L22_cout_1);


--M1_safe_q[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X13_Y17_N4
--operation mode is arithmetic

M1_safe_q[3]_lut_out = M1_safe_q[3] $ M1L12;
M1_safe_q[3]_reg_input = !GB1L898 & M1_safe_q[3]_lut_out;
M1_safe_q[3] = DFFEA(M1_safe_q[3]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , GB1_row_switch_o, , );

--M1L9 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|counter_cell[3]~COUT at LC_X13_Y17_N4
--operation mode is arithmetic

M1L9 = M1L42;


--M1_safe_q[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X13_Y17_N5
--operation mode is arithmetic

M1_safe_q[4]_carry_eqn = (!M1L9 & GND) # (M1L9 & VCC);
M1_safe_q[4]_lut_out = M1_safe_q[4] $ !M1_safe_q[4]_carry_eqn;
M1_safe_q[4]_reg_input = !GB1L898 & M1_safe_q[4]_lut_out;
M1_safe_q[4] = DFFEA(M1_safe_q[4]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , GB1_row_switch_o, , );

--M1L72 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X13_Y17_N5
--operation mode is arithmetic

M1L72_cout_0 = M1_safe_q[4] & !M1L9;
M1L72 = CARRY(M1L72_cout_0);

--M1L82 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X13_Y17_N5
--operation mode is arithmetic

M1L82_cout_1 = M1_safe_q[4] & !M1L9;
M1L82 = CARRY(M1L82_cout_1);


--M1_safe_q[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|lpm_counter:row_count_rtl_9|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X13_Y17_N6
--operation mode is normal

M1_safe_q[5]_carry_eqn = (!M1L9 & M1L72) # (M1L9 & M1L82);
M1_safe_q[5]_lut_out = M1_safe_q[5]_carry_eqn $ M1_safe_q[5];
M1_safe_q[5]_reg_input = !GB1L898 & M1_safe_q[5]_lut_out;
M1_safe_q[5] = DFFEA(M1_safe_q[5]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , GB1_row_switch_o, , );


--W1L85 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[1]~33 at LC_X14_Y16_N0
--operation mode is normal

W1L85 = X1_q_b[1] & W1L19Q;

--J62_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[1] at LC_X14_Y16_N0
--operation mode is normal

J62_reg_o[1] = DFFEA(W1L85, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L95 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[2]~34 at LC_X14_Y14_N7
--operation mode is normal

W1L95 = X1_q_b[2] & W1L19Q;

--J62_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[2] at LC_X14_Y14_N7
--operation mode is normal

J62_reg_o[2] = DFFEA(W1L95, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L06 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[3]~62 at LC_X13_Y16_N7
--operation mode is normal

W1L06 = X1_q_b[3] & W1L19Q;

--J62_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[3] at LC_X13_Y16_N7
--operation mode is normal

J62_reg_o[3] = DFFEA(W1L06, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--HB1L742 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~279 at LC_X13_Y12_N9
--operation mode is normal

HB1L742 = J62_reg_o[28] # J62_reg_o[29] # J62_reg_o[30] # J62_reg_o[27];


--HB1L842 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~280 at LC_X9_Y9_N2
--operation mode is normal

HB1L842 = J62_reg_o[23] # J62_reg_o[25] # J62_reg_o[26] # J62_reg_o[24];


--HB1L942 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~281 at LC_X13_Y12_N1
--operation mode is normal

HB1L942 = J62_reg_o[20] # J62_reg_o[22] # J62_reg_o[19] # J62_reg_o[21];


--HB1L052 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~282 at LC_X13_Y12_N2
--operation mode is normal

HB1L052 = J62_reg_o[15] # J62_reg_o[17] # J62_reg_o[18] # J62_reg_o[16];


--HB1L152 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~283 at LC_X13_Y12_N0
--operation mode is normal

HB1L152 = HB1L052 # HB1L742 # HB1L942 # HB1L842;


--HB1L252 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~284 at LC_X13_Y13_N0
--operation mode is normal

HB1L252 = J62_reg_o[14] # J62_reg_o[13];


--HB1L352 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~285 at LC_X9_Y14_N4
--operation mode is normal

HB1L352 = J62_reg_o[7] # J62_reg_o[8] # J62_reg_o[9] # J62_reg_o[10];


--HB1L452 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~286 at LC_X13_Y13_N5
--operation mode is normal

HB1L452 = HB1L352 # HB1L252 # J62_reg_o[11] # J62_reg_o[12];


--HB1L552 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~287 at LC_X12_Y16_N9
--operation mode is normal

HB1L552 = J62_reg_o[6] # J62_reg_o[4] # J62_reg_o[5] # J62_reg_o[3];


--HB1L652 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o~288 at LC_X13_Y13_N8
--operation mode is normal

HB1L652 = J62_reg_o[1] # J62_reg_o[31] # J62_reg_o[2] # J62_reg_o[0];


--HB1_resync_req_o is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_o at LC_X12_Y13_N5
--operation mode is normal

HB1_resync_req_o = HB1L652 # HB1L152 # HB1L552 # HB1L452;


--GB1L333 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~110 at LC_X8_Y7_N5
--operation mode is normal

GB1L333_carry_eqn = GB1L233;
GB1L333 = GB1L333_carry_eqn $ !J42_reg_o[31];


--M21_safe_q[31] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[31] at LC_X2_Y4_N5
--operation mode is normal

M21_safe_q[31]_carry_eqn = M21L36;
M21_safe_q[31]_lut_out = M21_safe_q[31] $ M21_safe_q[31]_carry_eqn;
M21_safe_q[31]_reg_input = GB1L498 & M21_safe_q[31]_lut_out;
M21_safe_q[31] = DFFEA(M21_safe_q[31]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--GB1L955 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~37 at LC_X7_Y7_N4
--operation mode is arithmetic

GB1L955 = CARRY(GB1L133 & (!GB1L855 # !M21_safe_q[30]) # !GB1L133 & !M21_safe_q[30] & !GB1L855);


--GB1L444 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~142 at LC_X5_Y4_N5
--operation mode is normal

GB1L444_carry_eqn = GB1L344;
GB1L444 = GB1L444_carry_eqn $ !GB1L222;


--GB1L076 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~69 at LC_X6_Y4_N4
--operation mode is arithmetic

GB1L076 = CARRY(M21_safe_q[30] & (!GB1L966 # !GB1L244) # !M21_safe_q[30] & !GB1L244 & !GB1L966);


--W1L26 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[5]~60 at LC_X13_Y16_N1
--operation mode is normal

W1L26 = X1_q_b[5] & W1L19Q;

--J62_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[5] at LC_X13_Y16_N1
--operation mode is normal

J62_reg_o[5] = DFFEA(W1L26, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L16 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[4]~61 at LC_X14_Y16_N2
--operation mode is normal

W1L16 = W1L19Q & X1_q_b[4];

--J62_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[4] at LC_X14_Y16_N2
--operation mode is normal

J62_reg_o[4] = DFFEA(W1L16, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--U1L402Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~27 at LC_X3_Y17_N3
--operation mode is normal

U1L402Q_lut_out = U1L551Q & U1L891Q;
U1L402Q = DFFEA(U1L402Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB1_reg[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[0] at LC_X18_Y21_N1
--operation mode is normal

BB1_reg[0]_lut_out = U1L851Q & J12_reg_o[0] # !U1L851Q & (U1L351Q & J12_reg_o[0] # !U1L351Q & BB1_reg[1]);
BB1_reg[0] = DFFEA(BB1_reg[0]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L101 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[0]~32 at LC_X17_Y17_N0
--operation mode is normal

U1L101 = BB1_reg[0] & U1L402Q;


--M3_safe_q[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X2_Y20_N4
--operation mode is arithmetic

M3_safe_q[0]_lut_out = !M3_safe_q[0];
M3_safe_q[0]_reg_input = !Z2L1 & M3_safe_q[0]_lut_out;
M3_safe_q[0] = DFFEA(M3_safe_q[0]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L061, , );

--M3L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT at LC_X2_Y20_N4
--operation mode is arithmetic

M3L3 = CARRY(M3_safe_q[0]);


--U1L59 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[0]~6 at LC_X2_Y18_N6
--operation mode is normal

U1L59 = M3_safe_q[0] & U1L402Q;


--M3_safe_q[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X2_Y20_N5
--operation mode is arithmetic

M3_safe_q[1]_carry_eqn = M3L3;
M3_safe_q[1]_lut_out = M3_safe_q[1] $ M3_safe_q[1]_carry_eqn;
M3_safe_q[1]_reg_input = !Z2L1 & M3_safe_q[1]_lut_out;
M3_safe_q[1] = DFFEA(M3_safe_q[1]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L061, , );

--M3L03 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X2_Y20_N5
--operation mode is arithmetic

M3L03_cout_0 = !M3L3 # !M3_safe_q[1];
M3L03 = CARRY(M3L03_cout_0);

--M3L13 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X2_Y20_N5
--operation mode is arithmetic

M3L13_cout_1 = !M3L3 # !M3_safe_q[1];
M3L13 = CARRY(M3L13_cout_1);


--U1L69 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[1]~7 at LC_X3_Y18_N7
--operation mode is normal

U1L69 = U1L402Q & M3_safe_q[1];


--M3_safe_q[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X2_Y20_N6
--operation mode is arithmetic

M3_safe_q[2]_carry_eqn = (!M3L3 & M3L03) # (M3L3 & M3L13);
M3_safe_q[2]_lut_out = M3_safe_q[2] $ !M3_safe_q[2]_carry_eqn;
M3_safe_q[2]_reg_input = !Z2L1 & M3_safe_q[2]_lut_out;
M3_safe_q[2] = DFFEA(M3_safe_q[2]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L061, , );

--M3L33 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X2_Y20_N6
--operation mode is arithmetic

M3L33_cout_0 = M3_safe_q[2] & !M3L03;
M3L33 = CARRY(M3L33_cout_0);

--M3L43 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X2_Y20_N6
--operation mode is arithmetic

M3L43_cout_1 = M3_safe_q[2] & !M3L13;
M3L43 = CARRY(M3L43_cout_1);


--U1L79 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[2]~8 at LC_X3_Y18_N9
--operation mode is normal

U1L79 = M3_safe_q[2] & U1L402Q;


--M3_safe_q[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X2_Y20_N7
--operation mode is arithmetic

M3_safe_q[3]_carry_eqn = (!M3L3 & M3L33) # (M3L3 & M3L43);
M3_safe_q[3]_lut_out = M3_safe_q[3] $ M3_safe_q[3]_carry_eqn;
M3_safe_q[3]_reg_input = !Z2L1 & M3_safe_q[3]_lut_out;
M3_safe_q[3] = DFFEA(M3_safe_q[3]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L061, , );

--M3L63 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X2_Y20_N7
--operation mode is arithmetic

M3L63_cout_0 = !M3L33 # !M3_safe_q[3];
M3L63 = CARRY(M3L63_cout_0);

--M3L73 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X2_Y20_N7
--operation mode is arithmetic

M3L73_cout_1 = !M3L43 # !M3_safe_q[3];
M3L73 = CARRY(M3L73_cout_1);


--U1L89 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[3]~9 at LC_X3_Y18_N0
--operation mode is normal

U1L89 = M3_safe_q[3] & U1L402Q;


--M3_safe_q[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X2_Y20_N8
--operation mode is arithmetic

M3_safe_q[4]_carry_eqn = (!M3L3 & M3L63) # (M3L3 & M3L73);
M3_safe_q[4]_lut_out = M3_safe_q[4] $ !M3_safe_q[4]_carry_eqn;
M3_safe_q[4]_reg_input = !Z2L1 & M3_safe_q[4]_lut_out;
M3_safe_q[4] = DFFEA(M3_safe_q[4]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L061, , );

--M3L93 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X2_Y20_N8
--operation mode is arithmetic

M3L93_cout_0 = M3_safe_q[4] & !M3L63;
M3L93 = CARRY(M3L93_cout_0);

--M3L04 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X2_Y20_N8
--operation mode is arithmetic

M3L04_cout_1 = M3_safe_q[4] & !M3L73;
M3L04 = CARRY(M3L04_cout_1);


--U1L99 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[4]~10 at LC_X3_Y17_N7
--operation mode is normal

U1L99 = M3_safe_q[4] & U1L402Q;


--M3_safe_q[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X2_Y20_N9
--operation mode is arithmetic

M3_safe_q[5]_carry_eqn = (!M3L3 & M3L93) # (M3L3 & M3L04);
M3_safe_q[5]_lut_out = M3_safe_q[5] $ M3_safe_q[5]_carry_eqn;
M3_safe_q[5]_reg_input = !Z2L1 & M3_safe_q[5]_lut_out;
M3_safe_q[5] = DFFEA(M3_safe_q[5]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L061, , );

--M3L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT at LC_X2_Y20_N9
--operation mode is arithmetic

M3L31 = CARRY(!M3L04 # !M3_safe_q[5]);


--U1L001 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_addr_o[5]~11 at LC_X3_Y18_N2
--operation mode is normal

U1L001 = U1L402Q & M3_safe_q[5];


--J31_reg_o[15] is dispatch:cmd0|reg:cmd0|reg_o[15] at LC_X8_Y19_N5
--operation mode is normal

J31_reg_o[15]_lut_out = U1L602Q & J91_reg_o[15];
J31_reg_o[15] = DFFEA(J31_reg_o[15]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J31_reg_o[14] is dispatch:cmd0|reg:cmd0|reg_o[14] at LC_X7_Y19_N3
--operation mode is normal

J31_reg_o[14]_lut_out = J91_reg_o[14] & U1L602Q;
J31_reg_o[14] = DFFEA(J31_reg_o[14]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J31_reg_o[13] is dispatch:cmd0|reg:cmd0|reg_o[13] at LC_X7_Y19_N2
--operation mode is normal

J31_reg_o[13]_lut_out = J91_reg_o[13] & U1L602Q;
J31_reg_o[13] = DFFEA(J31_reg_o[13]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--W1L59 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~3 at LC_X9_Y18_N3
--operation mode is normal

W1L59 = !J31_reg_o[14] & !J31_reg_o[13] & J31_reg_o[15];


--E1L31 is leds:leds_slave|write_cmd~43 at LC_X13_Y18_N9
--operation mode is normal

E1L31 = J41_reg_o[20] & W1L19Q & !J41_reg_o[17] & !J41_reg_o[18];


--E1L41 is leds:leds_slave|write_cmd~44 at LC_X13_Y20_N6
--operation mode is normal

E1L41 = J41_reg_o[16] & J41_reg_o[19] & !J41_reg_o[22] & W1L19Q;


--W1L7 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[7]~8 at LC_X13_Y18_N0
--operation mode is normal

W1L7 = !W1L19Q # !J41_reg_o[23];


--W1L6 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[5]~10 at LC_X13_Y18_N7
--operation mode is normal

W1L6 = W1L19Q & J41_reg_o[21];


--E1L51 is leds:leds_slave|write_cmd~45 at LC_X13_Y18_N8
--operation mode is normal

E1L51 = E1L41 & E1L31 & !W1L7 & !W1L6;


--E1L9Q is leds:leds_slave|pres_state~20 at LC_X14_Y18_N3
--operation mode is normal

E1L9Q_lut_out = !E1L21Q & (E1L51 # E1L9Q);
E1L9Q = DFFEA(E1L9Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1L2Q is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state~20 at LC_X14_Y17_N7
--operation mode is normal

HB1L2Q_lut_out = W1L19Q & (HB1L2Q # A1L072 & A1L272);
HB1L2Q = DFFEA(HB1L2Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--A1L272 is reduce_nor~585 at LC_X14_Y18_N4
--operation mode is normal

A1L272 = J41_reg_o[20] & J41_reg_o[21] & W1L19Q;


--E1L21Q is leds:leds_slave|pres_state~23 at LC_X14_Y18_N6
--operation mode is normal

E1L21Q_lut_out = !E1L1;
E1L21Q = DFFEA(E1L21Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--E1L1 is leds:leds_slave|ack_o~0 at LC_X14_Y18_N7
--operation mode is normal

E1L1 = E1L21Q # !E1L9Q;


--A1L382 is slave_ack~77 at LC_X14_Y18_N8
--operation mode is normal

A1L382 = HB1L2Q & (A1L862 # E1L51 & !E1L1) # !HB1L2Q & E1L51 & !E1L1;


--H1L1Q is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|current_state~20 at LC_X12_Y18_N2
--operation mode is normal

H1L1Q_lut_out = W1L19Q & (H1L7 # H1L1Q);
H1L1Q = DFFEA(H1L1Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--W1L3 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[1]~14 at LC_X14_Y19_N0
--operation mode is normal

W1L3 = J41_reg_o[17] & W1L19Q;


--A1L372 is reduce_nor~586 at LC_X14_Y19_N4
--operation mode is normal

A1L372 = !W1L4 & A1L072 & A1L172 & W1L3;


--A1L852 is reduce_nor~31 at LC_X13_Y17_N9
--operation mode is normal

A1L852 = A1L072 & A1L962 & W1L4 & A1L172;


--H1L7 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|rd_cmd~32 at LC_X14_Y14_N8
--operation mode is normal

H1L7 = A1L372 # A1L952 # A1L852;


--A1L282 is slave_ack~1 at LC_X12_Y18_N8
--operation mode is normal

A1L282 = A1L382 # H1L7 & H1L1Q;


--W1L23 is dispatch:cmd0|dispatch_wishbone:wishbone|add~9 at LC_X7_Y18_N1
--operation mode is arithmetic

W1L23_carry_eqn = (!W1L72 & W1L03) # (W1L72 & W1L13);
W1L23 = J31_reg_o[7] $ !W1L23_carry_eqn;

--W1L43 is dispatch:cmd0|dispatch_wishbone:wishbone|add~9COUT0 at LC_X7_Y18_N1
--operation mode is arithmetic

W1L43_cout_0 = !J31_reg_o[7] & !W1L03;
W1L43 = CARRY(W1L43_cout_0);

--W1L53 is dispatch:cmd0|dispatch_wishbone:wishbone|add~9COUT1 at LC_X7_Y18_N1
--operation mode is arithmetic

W1L53_cout_1 = !J31_reg_o[7] & !W1L13;
W1L53 = CARRY(W1L53_cout_1);


--M9_safe_q[7] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X6_Y17_N1
--operation mode is arithmetic

M9_safe_q[7]_carry_eqn = (!M9L31 & M9L34) # (M9L31 & M9L44);
M9_safe_q[7]_lut_out = M9_safe_q[7] $ M9_safe_q[7]_carry_eqn;
M9_safe_q[7]_reg_input = !Z8L1 & M9_safe_q[7]_lut_out;
M9_safe_q[7] = DFFEA(M9_safe_q[7]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , W1_addr_ena, , );

--M9L64 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X6_Y17_N1
--operation mode is arithmetic

M9L64_cout_0 = !M9L34 # !M9_safe_q[7];
M9L64 = CARRY(M9L64_cout_0);

--M9L74 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X6_Y17_N1
--operation mode is arithmetic

M9L74_cout_1 = !M9L44 # !M9_safe_q[7];
M9L74 = CARRY(M9L74_cout_1);


--W1L41 is dispatch:cmd0|dispatch_wishbone:wishbone|add~4 at LC_X7_Y19_N6
--operation mode is arithmetic

W1L41_carry_eqn = (!W1L9 & W1L21) # (W1L9 & W1L31);
W1L41 = J31_reg_o[2] $ W1L41_carry_eqn;

--W1L61 is dispatch:cmd0|dispatch_wishbone:wishbone|add~4COUT0 at LC_X7_Y19_N6
--operation mode is arithmetic

W1L61_cout_0 = J31_reg_o[2] # !W1L21;
W1L61 = CARRY(W1L61_cout_0);

--W1L71 is dispatch:cmd0|dispatch_wishbone:wishbone|add~4COUT1 at LC_X7_Y19_N6
--operation mode is arithmetic

W1L71_cout_1 = J31_reg_o[2] # !W1L31;
W1L71 = CARRY(W1L71_cout_1);


--W1L892 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~95 at LC_X6_Y19_N0
--operation mode is normal

W1L892 = W1L23 & M9_safe_q[7] & (M9_safe_q[2] $ !W1L41) # !W1L23 & !M9_safe_q[7] & (M9_safe_q[2] $ !W1L41);


--W1L64 is dispatch:cmd0|dispatch_wishbone:wishbone|add~13 at LC_X7_Y18_N5
--operation mode is arithmetic

W1L64_carry_eqn = W1L54;
W1L64 = J31_reg_o[11] $ !W1L64_carry_eqn;

--W1L84 is dispatch:cmd0|dispatch_wishbone:wishbone|add~13COUT0 at LC_X7_Y18_N5
--operation mode is arithmetic

W1L84_cout_0 = !J31_reg_o[11] & !W1L54;
W1L84 = CARRY(W1L84_cout_0);

--W1L94 is dispatch:cmd0|dispatch_wishbone:wishbone|add~13COUT1 at LC_X7_Y18_N5
--operation mode is arithmetic

W1L94_cout_1 = !J31_reg_o[11] & !W1L54;
W1L94 = CARRY(W1L94_cout_1);


--M9_safe_q[11] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X6_Y17_N5
--operation mode is arithmetic

M9_safe_q[11]_carry_eqn = M9L32;
M9_safe_q[11]_lut_out = M9_safe_q[11] $ M9_safe_q[11]_carry_eqn;
M9_safe_q[11]_reg_input = !Z8L1 & M9_safe_q[11]_lut_out;
M9_safe_q[11] = DFFEA(M9_safe_q[11]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , W1_addr_ena, , );

--M9L65 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X6_Y17_N5
--operation mode is arithmetic

M9L65_cout_0 = !M9L32 # !M9_safe_q[11];
M9L65 = CARRY(M9L65_cout_0);

--M9L75 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X6_Y17_N5
--operation mode is arithmetic

M9L75_cout_1 = !M9L32 # !M9_safe_q[11];
M9L75 = CARRY(M9L75_cout_1);


--W1L01 is dispatch:cmd0|dispatch_wishbone:wishbone|add~3 at LC_X7_Y19_N5
--operation mode is arithmetic

W1L01_carry_eqn = W1L9;
W1L01 = J31_reg_o[1] $ !W1L01_carry_eqn;

--W1L21 is dispatch:cmd0|dispatch_wishbone:wishbone|add~3COUT0 at LC_X7_Y19_N5
--operation mode is arithmetic

W1L21_cout_0 = !J31_reg_o[1] & !W1L9;
W1L21 = CARRY(W1L21_cout_0);

--W1L31 is dispatch:cmd0|dispatch_wishbone:wishbone|add~3COUT1 at LC_X7_Y19_N5
--operation mode is arithmetic

W1L31_cout_1 = !J31_reg_o[1] & !W1L9;
W1L31 = CARRY(W1L31_cout_1);


--W1L992 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~96 at LC_X6_Y18_N3
--operation mode is normal

W1L992 = W1L01 & M9_safe_q[1] & (M9_safe_q[11] $ !W1L64) # !W1L01 & !M9_safe_q[1] & (M9_safe_q[11] $ !W1L64);


--W1L63 is dispatch:cmd0|dispatch_wishbone:wishbone|add~10 at LC_X7_Y18_N2
--operation mode is arithmetic

W1L63_carry_eqn = (!W1L72 & W1L43) # (W1L72 & W1L53);
W1L63 = J31_reg_o[8] $ W1L63_carry_eqn;

--W1L83 is dispatch:cmd0|dispatch_wishbone:wishbone|add~10COUT0 at LC_X7_Y18_N2
--operation mode is arithmetic

W1L83_cout_0 = J31_reg_o[8] # !W1L43;
W1L83 = CARRY(W1L83_cout_0);

--W1L93 is dispatch:cmd0|dispatch_wishbone:wishbone|add~10COUT1 at LC_X7_Y18_N2
--operation mode is arithmetic

W1L93_cout_1 = J31_reg_o[8] # !W1L53;
W1L93 = CARRY(W1L93_cout_1);


--M9_safe_q[8] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X6_Y17_N2
--operation mode is arithmetic

M9_safe_q[8]_carry_eqn = (!M9L31 & M9L64) # (M9L31 & M9L74);
M9_safe_q[8]_lut_out = M9_safe_q[8] $ !M9_safe_q[8]_carry_eqn;
M9_safe_q[8]_reg_input = !Z8L1 & M9_safe_q[8]_lut_out;
M9_safe_q[8] = DFFEA(M9_safe_q[8]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , W1_addr_ena, , );

--M9L94 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X6_Y17_N2
--operation mode is arithmetic

M9L94_cout_0 = M9_safe_q[8] & !M9L64;
M9L94 = CARRY(M9L94_cout_0);

--M9L05 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X6_Y17_N2
--operation mode is arithmetic

M9L05_cout_1 = M9_safe_q[8] & !M9L74;
M9L05 = CARRY(M9L05_cout_1);


--W1L8 is dispatch:cmd0|dispatch_wishbone:wishbone|add~2 at LC_X7_Y19_N4
--operation mode is arithmetic

W1L8 = !J31_reg_o[0];

--W1L9 is dispatch:cmd0|dispatch_wishbone:wishbone|add~2COUT at LC_X7_Y19_N4
--operation mode is arithmetic

W1L9 = CARRY(J31_reg_o[0]);


--W1L003 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~97 at LC_X6_Y19_N7
--operation mode is normal

W1L003 = W1L8 & M9_safe_q[0] & (M9_safe_q[8] $ !W1L63) # !W1L8 & !M9_safe_q[0] & (M9_safe_q[8] $ !W1L63);


--W1L44 is dispatch:cmd0|dispatch_wishbone:wishbone|add~12 at LC_X7_Y18_N4
--operation mode is arithmetic

W1L44_carry_eqn = (!W1L72 & W1L24) # (W1L72 & W1L34);
W1L44 = J31_reg_o[10] $ W1L44_carry_eqn;

--W1L54 is dispatch:cmd0|dispatch_wishbone:wishbone|add~12COUT at LC_X7_Y18_N4
--operation mode is arithmetic

W1L54 = CARRY(J31_reg_o[10] # !W1L34);


--M9_safe_q[10] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X6_Y17_N4
--operation mode is arithmetic

M9_safe_q[10]_carry_eqn = (!M9L31 & M9L25) # (M9L31 & M9L35);
M9_safe_q[10]_lut_out = M9_safe_q[10] $ !M9_safe_q[10]_carry_eqn;
M9_safe_q[10]_reg_input = !Z8L1 & M9_safe_q[10]_lut_out;
M9_safe_q[10] = DFFEA(M9_safe_q[10]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , W1_addr_ena, , );

--M9L32 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT at LC_X6_Y17_N4
--operation mode is arithmetic

M9L32 = CARRY(M9_safe_q[10] & !M9L35);


--W1L22 is dispatch:cmd0|dispatch_wishbone:wishbone|add~6 at LC_X7_Y19_N8
--operation mode is arithmetic

W1L22_carry_eqn = (!W1L9 & W1L02) # (W1L9 & W1L12);
W1L22 = J31_reg_o[4] $ W1L22_carry_eqn;

--W1L42 is dispatch:cmd0|dispatch_wishbone:wishbone|add~6COUT0 at LC_X7_Y19_N8
--operation mode is arithmetic

W1L42_cout_0 = J31_reg_o[4] # !W1L02;
W1L42 = CARRY(W1L42_cout_0);

--W1L52 is dispatch:cmd0|dispatch_wishbone:wishbone|add~6COUT1 at LC_X7_Y19_N8
--operation mode is arithmetic

W1L52_cout_1 = J31_reg_o[4] # !W1L12;
W1L52 = CARRY(W1L52_cout_1);


--W1L103 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~98 at LC_X6_Y18_N2
--operation mode is normal

W1L103 = M9_safe_q[4] & W1L22 & (W1L44 $ !M9_safe_q[10]) # !M9_safe_q[4] & !W1L22 & (W1L44 $ !M9_safe_q[10]);


--W1L203 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~99 at LC_X6_Y19_N9
--operation mode is normal

W1L203 = W1L003 & W1L103 & W1L992 & W1L892;


--W1L82 is dispatch:cmd0|dispatch_wishbone:wishbone|add~8 at LC_X7_Y18_N0
--operation mode is arithmetic

W1L82_carry_eqn = W1L72;
W1L82 = J31_reg_o[6] $ W1L82_carry_eqn;

--W1L03 is dispatch:cmd0|dispatch_wishbone:wishbone|add~8COUT0 at LC_X7_Y18_N0
--operation mode is arithmetic

W1L03_cout_0 = J31_reg_o[6] # !W1L72;
W1L03 = CARRY(W1L03_cout_0);

--W1L13 is dispatch:cmd0|dispatch_wishbone:wishbone|add~8COUT1 at LC_X7_Y18_N0
--operation mode is arithmetic

W1L13_cout_1 = J31_reg_o[6] # !W1L72;
W1L13 = CARRY(W1L13_cout_1);


--W1L05 is dispatch:cmd0|dispatch_wishbone:wishbone|add~14 at LC_X7_Y18_N6
--operation mode is normal

W1L05_carry_eqn = (!W1L54 & W1L84) # (W1L54 & W1L94);
W1L05 = W1L05_carry_eqn $ J31_reg_o[12];


--M9_safe_q[12] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X6_Y17_N6
--operation mode is normal

M9_safe_q[12]_carry_eqn = (!M9L32 & M9L65) # (M9L32 & M9L75);
M9_safe_q[12]_lut_out = M9_safe_q[12]_carry_eqn $ !M9_safe_q[12];
M9_safe_q[12]_reg_input = !Z8L1 & M9_safe_q[12]_lut_out;
M9_safe_q[12] = DFFEA(M9_safe_q[12]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , W1_addr_ena, , );


--M9_safe_q[6] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X6_Y17_N0
--operation mode is arithmetic

M9_safe_q[6]_carry_eqn = M9L31;
M9_safe_q[6]_lut_out = M9_safe_q[6] $ !M9_safe_q[6]_carry_eqn;
M9_safe_q[6]_reg_input = !Z8L1 & M9_safe_q[6]_lut_out;
M9_safe_q[6] = DFFEA(M9_safe_q[6]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , W1_addr_ena, , );

--M9L34 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X6_Y17_N0
--operation mode is arithmetic

M9L34_cout_0 = M9_safe_q[6] & !M9L31;
M9L34 = CARRY(M9L34_cout_0);

--M9L44 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X6_Y17_N0
--operation mode is arithmetic

M9L44_cout_1 = M9_safe_q[6] & !M9L31;
M9L44 = CARRY(M9L44_cout_1);


--W1L303 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~100 at LC_X7_Y18_N9
--operation mode is normal

W1L303 = M9_safe_q[12] & W1L05 & (W1L82 $ !M9_safe_q[6]) # !M9_safe_q[12] & !W1L05 & (W1L82 $ !M9_safe_q[6]);


--W1L04 is dispatch:cmd0|dispatch_wishbone:wishbone|add~11 at LC_X7_Y18_N3
--operation mode is arithmetic

W1L04_carry_eqn = (!W1L72 & W1L83) # (W1L72 & W1L93);
W1L04 = J31_reg_o[9] $ !W1L04_carry_eqn;

--W1L24 is dispatch:cmd0|dispatch_wishbone:wishbone|add~11COUT0 at LC_X7_Y18_N3
--operation mode is arithmetic

W1L24_cout_0 = !J31_reg_o[9] & !W1L83;
W1L24 = CARRY(W1L24_cout_0);

--W1L34 is dispatch:cmd0|dispatch_wishbone:wishbone|add~11COUT1 at LC_X7_Y18_N3
--operation mode is arithmetic

W1L34_cout_1 = !J31_reg_o[9] & !W1L93;
W1L34 = CARRY(W1L34_cout_1);


--M9_safe_q[9] is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X6_Y17_N3
--operation mode is arithmetic

M9_safe_q[9]_carry_eqn = (!M9L31 & M9L94) # (M9L31 & M9L05);
M9_safe_q[9]_lut_out = M9_safe_q[9] $ M9_safe_q[9]_carry_eqn;
M9_safe_q[9]_reg_input = !Z8L1 & M9_safe_q[9]_lut_out;
M9_safe_q[9] = DFFEA(M9_safe_q[9]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , W1_addr_ena, , );

--M9L25 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X6_Y17_N3
--operation mode is arithmetic

M9L25_cout_0 = !M9L94 # !M9_safe_q[9];
M9L25 = CARRY(M9L25_cout_0);

--M9L35 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|lpm_counter:count_rtl_5|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X6_Y17_N3
--operation mode is arithmetic

M9L35_cout_1 = !M9L05 # !M9_safe_q[9];
M9L35 = CARRY(M9L35_cout_1);


--W1L62 is dispatch:cmd0|dispatch_wishbone:wishbone|add~7 at LC_X7_Y19_N9
--operation mode is arithmetic

W1L62_carry_eqn = (!W1L9 & W1L42) # (W1L9 & W1L52);
W1L62 = J31_reg_o[5] $ !W1L62_carry_eqn;

--W1L72 is dispatch:cmd0|dispatch_wishbone:wishbone|add~7COUT at LC_X7_Y19_N9
--operation mode is arithmetic

W1L72 = CARRY(!J31_reg_o[5] & !W1L52);


--W1L403 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~101 at LC_X7_Y18_N8
--operation mode is normal

W1L403 = W1L62 & M9_safe_q[5] & (W1L04 $ !M9_safe_q[9]) # !W1L62 & !M9_safe_q[5] & (W1L04 $ !M9_safe_q[9]);


--W1L81 is dispatch:cmd0|dispatch_wishbone:wishbone|add~5 at LC_X7_Y19_N7
--operation mode is arithmetic

W1L81_carry_eqn = (!W1L9 & W1L61) # (W1L9 & W1L71);
W1L81 = J31_reg_o[3] $ !W1L81_carry_eqn;

--W1L02 is dispatch:cmd0|dispatch_wishbone:wishbone|add~5COUT0 at LC_X7_Y19_N7
--operation mode is arithmetic

W1L02_cout_0 = !J31_reg_o[3] & !W1L61;
W1L02 = CARRY(W1L02_cout_0);

--W1L12 is dispatch:cmd0|dispatch_wishbone:wishbone|add~5COUT1 at LC_X7_Y19_N7
--operation mode is arithmetic

W1L12_cout_1 = !J31_reg_o[3] & !W1L71;
W1L12 = CARRY(W1L12_cout_1);


--W1L503 is dispatch:cmd0|dispatch_wishbone:wishbone|stateNS~102 at LC_X7_Y18_N7
--operation mode is normal

W1L503 = W1L403 & W1L303 & (M9_safe_q[3] $ !W1L81);


--W1L98 is dispatch:cmd0|dispatch_wishbone:wishbone|next_state.error~10 at LC_X12_Y18_N9
--operation mode is normal

W1L98 = W1L19Q & (!A1L282 # !W1L203 # !W1L503);


--C1L01Q is dispatch:cmd0|pres_state~22 at LC_X6_Y19_N3
--operation mode is normal

C1L01Q_lut_out = C1L8Q & C1L01Q & !C1L6 # !C1L8Q & (U1L602Q # C1L01Q & !C1L6);
C1L01Q = DFFEA(C1L01Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--A1L482 is slave_err~366 at LC_X13_Y20_N8
--operation mode is normal

A1L482 = W1L19Q & (J41_reg_o[22] # J41_reg_o[21] & !J41_reg_o[20]);


--W1L5 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[3]~12 at LC_X12_Y19_N7
--operation mode is normal

W1L5 = W1L19Q & J41_reg_o[19];


--A1L582 is slave_err~367 at LC_X13_Y18_N1
--operation mode is normal

A1L582 = W1L7 & W1L5 # !W1L7 & (W1L6 # !E1L31);


--W1L2 is dispatch:cmd0|dispatch_wishbone:wishbone|addr_o[0]~15 at LC_X14_Y17_N9
--operation mode is normal

W1L2 = W1L19Q & J41_reg_o[16];


--A1L682 is slave_err~368 at LC_X13_Y18_N2
--operation mode is normal

A1L682 = A1L482 # A1L582 # !W1L6 & A1L882;


--W1L09Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~20 at LC_X13_Y22_N9
--operation mode is normal

W1L09Q_lut_out = !W1L29Q & !W1L39Q & (C1L01Q # W1L09Q);
W1L09Q = DFFEA(W1L09Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB1_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[1] at LC_X18_Y20_N5
--operation mode is normal

BB1_reg[1]_lut_out = U1L851Q & J12_reg_o[1] # !U1L851Q & (U1L351Q & J12_reg_o[1] # !U1L351Q & BB1_reg[2]);
BB1_reg[1] = DFFEA(BB1_reg[1]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L201 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[1]~33 at LC_X14_Y20_N5
--operation mode is normal

U1L201 = U1L402Q & BB1_reg[1];


--BB1_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[2] at LC_X18_Y20_N4
--operation mode is normal

BB1_reg[2]_lut_out = U1L851Q & J12_reg_o[2] # !U1L851Q & (U1L351Q & J12_reg_o[2] # !U1L351Q & BB1_reg[3]);
BB1_reg[2] = DFFEA(BB1_reg[2]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L301 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[2]~34 at LC_X14_Y20_N2
--operation mode is normal

U1L301 = U1L402Q & BB1_reg[2];


--FB1L91 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~5 at LC_X31_Y23_N4
--operation mode is arithmetic

FB1L91 = FB1L71 $ (FB1_\timer:clk_count[3] & !W1L313);

--FB1L02 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~5COUT at LC_X31_Y23_N4
--operation mode is arithmetic

FB1L02 = FB1L12;


--FB1L72 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~7 at LC_X31_Y23_N6
--operation mode is normal

FB1L72_carry_eqn = (!FB1L02 & FB1L52) # (FB1L02 & FB1L62);
FB1L72 = FB1L72_carry_eqn $ (FB1_\timer:clk_count[5] & !W1L313);


--FB1L32 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~6 at LC_X31_Y23_N5
--operation mode is arithmetic

FB1L32_carry_eqn = (!FB1L02 & GND) # (FB1L02 & VCC);
FB1L32 = FB1L32_carry_eqn $ (W1L313 # !FB1_\timer:clk_count[4]);

--FB1L52 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~6COUT0 at LC_X31_Y23_N5
--operation mode is arithmetic

FB1L52_cout_0 = !W1L313 & FB1_\timer:clk_count[4] & !FB1L02;
FB1L52 = CARRY(FB1L52_cout_0);

--FB1L62 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~6COUT1 at LC_X31_Y23_N5
--operation mode is arithmetic

FB1L62_cout_1 = !W1L313 & FB1_\timer:clk_count[4] & !FB1L02;
FB1L62 = CARRY(FB1L62_cout_1);


--FB1L7 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~2 at LC_X31_Y23_N1
--operation mode is arithmetic

FB1L7 = W1L313 # !FB1_\timer:clk_count[0];

--FB1L9 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~2COUT0 at LC_X31_Y23_N1
--operation mode is arithmetic

FB1L9_cout_0 = !W1L313 & FB1_\timer:clk_count[0];
FB1L9 = CARRY(FB1L9_cout_0);

--FB1L01 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~2COUT1 at LC_X31_Y23_N1
--operation mode is arithmetic

FB1L01_cout_1 = !W1L313 & FB1_\timer:clk_count[0];
FB1L01 = CARRY(FB1L01_cout_1);


--FB1L51 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~4 at LC_X31_Y23_N3
--operation mode is arithmetic

FB1L51 = FB1L31 $ (W1L313 # !FB1_\timer:clk_count[2]);

--FB1L71 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~4COUT0 at LC_X31_Y23_N3
--operation mode is arithmetic

FB1L71_cout_0 = !W1L313 & FB1_\timer:clk_count[2] & !FB1L31;
FB1L71 = CARRY(FB1L71_cout_0);

--FB1L81 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~4COUT1 at LC_X31_Y23_N3
--operation mode is arithmetic

FB1L81_cout_1 = !W1L313 & FB1_\timer:clk_count[2] & !FB1L41;
FB1L81 = CARRY(FB1L81_cout_1);


--FB1L11 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~3 at LC_X31_Y23_N2
--operation mode is arithmetic

FB1L11 = FB1L9 $ (FB1_\timer:clk_count[1] & !W1L313);

--FB1L31 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~3COUT0 at LC_X31_Y23_N2
--operation mode is arithmetic

FB1L31_cout_0 = W1L313 # !FB1L9 # !FB1_\timer:clk_count[1];
FB1L31 = CARRY(FB1L31_cout_0);

--FB1L41 is dispatch:cmd0|dispatch_wishbone:wishbone|us_timer:wdt|add~3COUT1 at LC_X31_Y23_N2
--operation mode is arithmetic

FB1L41_cout_1 = W1L313 # !FB1L01 # !FB1_\timer:clk_count[1];
FB1L41 = CARRY(FB1L41_cout_1);


--V1L071Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~22 at LC_X7_Y22_N8
--operation mode is normal

V1L071Q_lut_out = V1L071Q & (DB1L021Q # V1L111Q & V1L961Q) # !V1L071Q & V1L111Q & V1L961Q;
V1L071Q = DFFEA(V1L071Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--V1L171Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~23 at LC_X6_Y22_N7
--operation mode is normal

V1L171Q_lut_out = V1L561 # V1L661 & !V1L651 & !V1L061;
V1L171Q = DFFEA(V1L171Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--DB1L021Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|pres_state~25 at LC_X7_Y11_N2
--operation mode is normal

DB1L021Q_lut_out = DB1L021Q & (DB1L611 & DB1L911Q # !CB1L6Q) # !DB1L021Q & DB1L611 & DB1L911Q;
DB1L021Q = DFFEA(DB1L021Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--V1L151 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_rdy~4 at LC_X7_Y20_N9
--operation mode is normal

V1L151 = !DB1L021Q & (V1L171Q # V1L071Q);


--BB4_reg[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[0] at LC_X12_Y23_N3
--operation mode is normal

BB4_reg[0]_lut_out = BB4L53 # BB4L63 # !V1L701 & BB4_reg[1];
BB4_reg[0] = DFFEA(BB4_reg[0]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[32] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[32] at LC_X12_Y24_N5
--operation mode is normal

AB2_crc_reg[32]_lut_out = !V1L901Q & AB2_crc_reg[31];
AB2_crc_reg[32] = DFFEA(AB2_crc_reg[32]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~36 at LC_X6_Y27_N4
--operation mode is arithmetic

V1L7 = !J22_reg_o[0];

--V1L8 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~36COUT at LC_X6_Y27_N4
--operation mode is arithmetic

V1L8 = CARRY(J22_reg_o[0]);


--V1L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~37 at LC_X6_Y27_N5
--operation mode is arithmetic

V1L9_carry_eqn = V1L8;
V1L9 = J22_reg_o[1] $ !V1L9_carry_eqn;

--V1L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~37COUT0 at LC_X6_Y27_N5
--operation mode is arithmetic

V1L11_cout_0 = !J22_reg_o[1] & !V1L8;
V1L11 = CARRY(V1L11_cout_0);

--V1L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~37COUT1 at LC_X6_Y27_N5
--operation mode is arithmetic

V1L21_cout_1 = !J22_reg_o[1] & !V1L8;
V1L21 = CARRY(V1L21_cout_1);


--M4_safe_q[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X7_Y26_N0
--operation mode is arithmetic

M4_safe_q[6]_carry_eqn = M4L31;
M4_safe_q[6]_lut_out = M4_safe_q[6] $ !M4_safe_q[6]_carry_eqn;
M4_safe_q[6]_reg_input = !V1L901Q & M4_safe_q[6]_lut_out;
M4_safe_q[6] = DFFEA(M4_safe_q[6]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L18 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X7_Y26_N0
--operation mode is arithmetic

M4L18_cout_0 = M4_safe_q[6] & !M4L31;
M4L18 = CARRY(M4L18_cout_0);

--M4L28 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X7_Y26_N0
--operation mode is arithmetic

M4L28_cout_1 = M4_safe_q[6] & !M4L31;
M4L28 = CARRY(M4L28_cout_1);


--M4_safe_q[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X7_Y27_N9
--operation mode is arithmetic

M4_safe_q[5]_carry_eqn = (!M4L3 & M4L77) # (M4L3 & M4L87);
M4_safe_q[5]_lut_out = M4_safe_q[5] $ M4_safe_q[5]_carry_eqn;
M4_safe_q[5]_reg_input = !V1L901Q & M4_safe_q[5]_lut_out;
M4_safe_q[5] = DFFEA(M4_safe_q[5]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT at LC_X7_Y27_N9
--operation mode is arithmetic

M4L31 = CARRY(!M4L87 # !M4_safe_q[5]);


--AB2L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~371 at LC_X6_Y27_N2
--operation mode is normal

AB2L43 = V1L7 & M4_safe_q[5] & (M4_safe_q[6] $ !V1L9) # !V1L7 & !M4_safe_q[5] & (M4_safe_q[6] $ !V1L9);


--V1L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~38 at LC_X6_Y27_N6
--operation mode is arithmetic

V1L31_carry_eqn = (!V1L8 & V1L11) # (V1L8 & V1L21);
V1L31 = J22_reg_o[2] $ !V1L31_carry_eqn;

--V1L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~38COUT0 at LC_X6_Y27_N6
--operation mode is arithmetic

V1L51_cout_0 = J22_reg_o[2] & !V1L11;
V1L51 = CARRY(V1L51_cout_0);

--V1L61 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~38COUT1 at LC_X6_Y27_N6
--operation mode is arithmetic

V1L61_cout_1 = J22_reg_o[2] & !V1L21;
V1L61 = CARRY(V1L61_cout_1);


--V1L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~43 at LC_X6_Y26_N1
--operation mode is arithmetic

V1L13_carry_eqn = (!V1L62 & V1L92) # (V1L62 & V1L03);
V1L13 = J22_reg_o[7] $ V1L13_carry_eqn;

--V1L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~43COUT0 at LC_X6_Y26_N1
--operation mode is arithmetic

V1L33_cout_0 = !V1L92 # !J22_reg_o[7];
V1L33 = CARRY(V1L33_cout_0);

--V1L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~43COUT1 at LC_X6_Y26_N1
--operation mode is arithmetic

V1L43_cout_1 = !V1L03 # !J22_reg_o[7];
V1L43 = CARRY(V1L43_cout_1);


--M4_safe_q[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X7_Y26_N6
--operation mode is arithmetic

M4_safe_q[12]_carry_eqn = (!M4L32 & M4L49) # (M4L32 & M4L59);
M4_safe_q[12]_lut_out = M4_safe_q[12] $ !M4_safe_q[12]_carry_eqn;
M4_safe_q[12]_reg_input = !V1L901Q & M4_safe_q[12]_lut_out;
M4_safe_q[12] = DFFEA(M4_safe_q[12]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L79 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[12]~COUT0 at LC_X7_Y26_N6
--operation mode is arithmetic

M4L79_cout_0 = M4_safe_q[12] & !M4L49;
M4L79 = CARRY(M4L79_cout_0);

--M4L89 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[12]~COUT1 at LC_X7_Y26_N6
--operation mode is arithmetic

M4L89_cout_1 = M4_safe_q[12] & !M4L59;
M4L89 = CARRY(M4L89_cout_1);


--M4_safe_q[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X7_Y26_N1
--operation mode is arithmetic

M4_safe_q[7]_carry_eqn = (!M4L31 & M4L18) # (M4L31 & M4L28);
M4_safe_q[7]_lut_out = M4_safe_q[7] $ M4_safe_q[7]_carry_eqn;
M4_safe_q[7]_reg_input = !V1L901Q & M4_safe_q[7]_lut_out;
M4_safe_q[7] = DFFEA(M4_safe_q[7]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L48 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X7_Y26_N1
--operation mode is arithmetic

M4L48_cout_0 = !M4L18 # !M4_safe_q[7];
M4L48 = CARRY(M4L48_cout_0);

--M4L58 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X7_Y26_N1
--operation mode is arithmetic

M4L58_cout_1 = !M4L28 # !M4_safe_q[7];
M4L58 = CARRY(M4L58_cout_1);


--AB2L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~372 at LC_X6_Y26_N9
--operation mode is normal

AB2L53 = M4_safe_q[7] & V1L31 & (V1L13 $ !M4_safe_q[12]) # !M4_safe_q[7] & !V1L31 & (V1L13 $ !M4_safe_q[12]);


--V1L72 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~42 at LC_X6_Y26_N0
--operation mode is arithmetic

V1L72_carry_eqn = V1L62;
V1L72 = J22_reg_o[6] $ !V1L72_carry_eqn;

--V1L92 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~42COUT0 at LC_X6_Y26_N0
--operation mode is arithmetic

V1L92_cout_0 = J22_reg_o[6] & !V1L62;
V1L92 = CARRY(V1L92_cout_0);

--V1L03 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~42COUT1 at LC_X6_Y26_N0
--operation mode is arithmetic

V1L03_cout_1 = J22_reg_o[6] & !V1L62;
V1L03 = CARRY(V1L03_cout_1);


--V1L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~45 at LC_X6_Y26_N3
--operation mode is arithmetic

V1L93_carry_eqn = (!V1L62 & V1L73) # (V1L62 & V1L83);
V1L93 = J22_reg_o[9] $ V1L93_carry_eqn;

--V1L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~45COUT0 at LC_X6_Y26_N3
--operation mode is arithmetic

V1L14_cout_0 = !V1L73 # !J22_reg_o[9];
V1L14 = CARRY(V1L14_cout_0);

--V1L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~45COUT1 at LC_X6_Y26_N3
--operation mode is arithmetic

V1L24_cout_1 = !V1L83 # !J22_reg_o[9];
V1L24 = CARRY(V1L24_cout_1);


--M4_safe_q[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[14] at LC_X7_Y26_N8
--operation mode is arithmetic

M4_safe_q[14]_carry_eqn = (!M4L32 & M4L001) # (M4L32 & M4L101);
M4_safe_q[14]_lut_out = M4_safe_q[14] $ !M4_safe_q[14]_carry_eqn;
M4_safe_q[14]_reg_input = !V1L901Q & M4_safe_q[14]_lut_out;
M4_safe_q[14] = DFFEA(M4_safe_q[14]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L301 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[14]~COUT0 at LC_X7_Y26_N8
--operation mode is arithmetic

M4L301_cout_0 = M4_safe_q[14] & !M4L001;
M4L301 = CARRY(M4L301_cout_0);

--M4L401 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[14]~COUT1 at LC_X7_Y26_N8
--operation mode is arithmetic

M4L401_cout_1 = M4_safe_q[14] & !M4L101;
M4L401 = CARRY(M4L401_cout_1);


--M4_safe_q[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X7_Y26_N5
--operation mode is arithmetic

M4_safe_q[11]_carry_eqn = M4L32;
M4_safe_q[11]_lut_out = M4_safe_q[11] $ M4_safe_q[11]_carry_eqn;
M4_safe_q[11]_reg_input = !V1L901Q & M4_safe_q[11]_lut_out;
M4_safe_q[11] = DFFEA(M4_safe_q[11]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L49 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X7_Y26_N5
--operation mode is arithmetic

M4L49_cout_0 = !M4L32 # !M4_safe_q[11];
M4L49 = CARRY(M4L49_cout_0);

--M4L59 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X7_Y26_N5
--operation mode is arithmetic

M4L59_cout_1 = !M4L32 # !M4_safe_q[11];
M4L59 = CARRY(M4L59_cout_1);


--AB2L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~373 at LC_X5_Y26_N9
--operation mode is normal

AB2L63 = V1L93 & M4_safe_q[14] & (V1L72 $ !M4_safe_q[11]) # !V1L93 & !M4_safe_q[14] & (V1L72 $ !M4_safe_q[11]);


--V1L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~40 at LC_X6_Y27_N8
--operation mode is arithmetic

V1L12_carry_eqn = (!V1L8 & V1L91) # (V1L8 & V1L02);
V1L12 = J22_reg_o[4] $ !V1L12_carry_eqn;

--V1L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~40COUT0 at LC_X6_Y27_N8
--operation mode is arithmetic

V1L32_cout_0 = J22_reg_o[4] & !V1L91;
V1L32 = CARRY(V1L32_cout_0);

--V1L42 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~40COUT1 at LC_X6_Y27_N8
--operation mode is arithmetic

V1L42_cout_1 = J22_reg_o[4] & !V1L02;
V1L42 = CARRY(V1L42_cout_1);


--V1L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~39 at LC_X6_Y27_N7
--operation mode is arithmetic

V1L71_carry_eqn = (!V1L8 & V1L51) # (V1L8 & V1L61);
V1L71 = J22_reg_o[3] $ V1L71_carry_eqn;

--V1L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~39COUT0 at LC_X6_Y27_N7
--operation mode is arithmetic

V1L91_cout_0 = !V1L51 # !J22_reg_o[3];
V1L91 = CARRY(V1L91_cout_0);

--V1L02 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~39COUT1 at LC_X6_Y27_N7
--operation mode is arithmetic

V1L02_cout_1 = !V1L61 # !J22_reg_o[3];
V1L02 = CARRY(V1L02_cout_1);


--M4_safe_q[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X7_Y26_N2
--operation mode is arithmetic

M4_safe_q[8]_carry_eqn = (!M4L31 & M4L48) # (M4L31 & M4L58);
M4_safe_q[8]_lut_out = M4_safe_q[8] $ !M4_safe_q[8]_carry_eqn;
M4_safe_q[8]_reg_input = !V1L901Q & M4_safe_q[8]_lut_out;
M4_safe_q[8] = DFFEA(M4_safe_q[8]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L78 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X7_Y26_N2
--operation mode is arithmetic

M4L78_cout_0 = M4_safe_q[8] & !M4L48;
M4L78 = CARRY(M4L78_cout_0);

--M4L88 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X7_Y26_N2
--operation mode is arithmetic

M4L88_cout_1 = M4_safe_q[8] & !M4L58;
M4L88 = CARRY(M4L88_cout_1);


--M4_safe_q[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X7_Y26_N3
--operation mode is arithmetic

M4_safe_q[9]_carry_eqn = (!M4L31 & M4L78) # (M4L31 & M4L88);
M4_safe_q[9]_lut_out = M4_safe_q[9] $ M4_safe_q[9]_carry_eqn;
M4_safe_q[9]_reg_input = !V1L901Q & M4_safe_q[9]_lut_out;
M4_safe_q[9] = DFFEA(M4_safe_q[9]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L09 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X7_Y26_N3
--operation mode is arithmetic

M4L09_cout_0 = !M4L78 # !M4_safe_q[9];
M4L09 = CARRY(M4L09_cout_0);

--M4L19 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X7_Y26_N3
--operation mode is arithmetic

M4L19_cout_1 = !M4L88 # !M4_safe_q[9];
M4L19 = CARRY(M4L19_cout_1);


--AB2L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~374 at LC_X6_Y26_N7
--operation mode is normal

AB2L73 = M4_safe_q[9] & V1L12 & (M4_safe_q[8] $ !V1L71) # !M4_safe_q[9] & !V1L12 & (M4_safe_q[8] $ !V1L71);


--AB2L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~375 at LC_X6_Y26_N8
--operation mode is normal

AB2L83 = AB2L63 & AB2L53 & AB2L43 & AB2L73;


--V1L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~48 at LC_X6_Y26_N6
--operation mode is normal

V1L94_carry_eqn = (!V1L44 & V1L74) # (V1L44 & V1L84);
V1L94 = J22_reg_o[12] $ !V1L94_carry_eqn;


--V1L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~41 at LC_X6_Y27_N9
--operation mode is arithmetic

V1L52_carry_eqn = (!V1L8 & V1L32) # (V1L8 & V1L42);
V1L52 = J22_reg_o[5] $ V1L52_carry_eqn;

--V1L62 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~41COUT at LC_X6_Y27_N9
--operation mode is arithmetic

V1L62 = CARRY(!V1L42 # !J22_reg_o[5]);


--M4_safe_q[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X7_Y26_N4
--operation mode is arithmetic

M4_safe_q[10]_carry_eqn = (!M4L31 & M4L09) # (M4L31 & M4L19);
M4_safe_q[10]_lut_out = M4_safe_q[10] $ !M4_safe_q[10]_carry_eqn;
M4_safe_q[10]_reg_input = !V1L901Q & M4_safe_q[10]_lut_out;
M4_safe_q[10] = DFFEA(M4_safe_q[10]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT at LC_X7_Y26_N4
--operation mode is arithmetic

M4L32 = CARRY(M4_safe_q[10] & !M4L19);


--M4_safe_q[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[17] at LC_X7_Y25_N1
--operation mode is arithmetic

M4_safe_q[17]_carry_eqn = (!M4L33 & M4L701) # (M4L33 & M4L801);
M4_safe_q[17]_lut_out = M4_safe_q[17] $ M4_safe_q[17]_carry_eqn;
M4_safe_q[17]_reg_input = !V1L901Q & M4_safe_q[17]_lut_out;
M4_safe_q[17] = DFFEA(M4_safe_q[17]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L011 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[17]~COUT0 at LC_X7_Y25_N1
--operation mode is arithmetic

M4L011_cout_0 = !M4L701 # !M4_safe_q[17];
M4L011 = CARRY(M4L011_cout_0);

--M4L111 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[17]~COUT1 at LC_X7_Y25_N1
--operation mode is arithmetic

M4L111_cout_1 = !M4L801 # !M4_safe_q[17];
M4L111 = CARRY(M4L111_cout_1);


--AB2L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~376 at LC_X6_Y25_N9
--operation mode is normal

AB2L93 = M4_safe_q[10] & V1L52 & (V1L94 $ !M4_safe_q[17]) # !M4_safe_q[10] & !V1L52 & (V1L94 $ !M4_safe_q[17]);


--V1L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~46 at LC_X6_Y26_N4
--operation mode is arithmetic

V1L34_carry_eqn = (!V1L62 & V1L14) # (V1L62 & V1L24);
V1L34 = J22_reg_o[10] $ !V1L34_carry_eqn;

--V1L44 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~46COUT at LC_X6_Y26_N4
--operation mode is arithmetic

V1L44 = CARRY(J22_reg_o[10] & !V1L24);


--V1L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~47 at LC_X6_Y26_N5
--operation mode is arithmetic

V1L54_carry_eqn = V1L44;
V1L54 = J22_reg_o[11] $ V1L54_carry_eqn;

--V1L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~47COUT0 at LC_X6_Y26_N5
--operation mode is arithmetic

V1L74_cout_0 = !V1L44 # !J22_reg_o[11];
V1L74 = CARRY(V1L74_cout_0);

--V1L84 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~47COUT1 at LC_X6_Y26_N5
--operation mode is arithmetic

V1L84_cout_1 = !V1L44 # !J22_reg_o[11];
V1L84 = CARRY(V1L84_cout_1);


--M4_safe_q[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[16] at LC_X7_Y25_N0
--operation mode is arithmetic

M4_safe_q[16]_carry_eqn = M4L33;
M4_safe_q[16]_lut_out = M4_safe_q[16] $ !M4_safe_q[16]_carry_eqn;
M4_safe_q[16]_reg_input = !V1L901Q & M4_safe_q[16]_lut_out;
M4_safe_q[16] = DFFEA(M4_safe_q[16]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L701 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[16]~COUT0 at LC_X7_Y25_N0
--operation mode is arithmetic

M4L701_cout_0 = M4_safe_q[16] & !M4L33;
M4L701 = CARRY(M4L701_cout_0);

--M4L801 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[16]~COUT1 at LC_X7_Y25_N0
--operation mode is arithmetic

M4L801_cout_1 = M4_safe_q[16] & !M4L33;
M4L801 = CARRY(M4L801_cout_1);


--M4_safe_q[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[15] at LC_X7_Y26_N9
--operation mode is arithmetic

M4_safe_q[15]_carry_eqn = (!M4L32 & M4L301) # (M4L32 & M4L401);
M4_safe_q[15]_lut_out = M4_safe_q[15] $ M4_safe_q[15]_carry_eqn;
M4_safe_q[15]_reg_input = !V1L901Q & M4_safe_q[15]_lut_out;
M4_safe_q[15] = DFFEA(M4_safe_q[15]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT at LC_X7_Y26_N9
--operation mode is arithmetic

M4L33 = CARRY(!M4L401 # !M4_safe_q[15]);


--AB2L04 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~377 at LC_X6_Y25_N2
--operation mode is normal

AB2L04 = M4_safe_q[15] & V1L34 & (V1L54 $ !M4_safe_q[16]) # !M4_safe_q[15] & !V1L34 & (V1L54 $ !M4_safe_q[16]);


--M4_safe_q[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[31] at LC_X7_Y24_N5
--operation mode is normal

M4_safe_q[31]_carry_eqn = M4L36;
M4_safe_q[31]_lut_out = M4_safe_q[31] $ M4_safe_q[31]_carry_eqn;
M4_safe_q[31]_reg_input = !V1L901Q & M4_safe_q[31]_lut_out;
M4_safe_q[31] = DFFEA(M4_safe_q[31]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--M4_safe_q[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[30] at LC_X7_Y24_N4
--operation mode is arithmetic

M4_safe_q[30]_carry_eqn = (!M4L35 & M4L241) # (M4L35 & M4L341);
M4_safe_q[30]_lut_out = M4_safe_q[30] $ !M4_safe_q[30]_carry_eqn;
M4_safe_q[30]_reg_input = !V1L901Q & M4_safe_q[30]_lut_out;
M4_safe_q[30] = DFFEA(M4_safe_q[30]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT at LC_X7_Y24_N4
--operation mode is arithmetic

M4L36 = CARRY(M4_safe_q[30] & !M4L341);


--AB2L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~378 at LC_X7_Y24_N9
--operation mode is normal

AB2L14 = !M4_safe_q[31] & !M4_safe_q[30];


--M4_safe_q[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[29] at LC_X7_Y24_N3
--operation mode is arithmetic

M4_safe_q[29]_carry_eqn = (!M4L35 & M4L931) # (M4L35 & M4L041);
M4_safe_q[29]_lut_out = M4_safe_q[29] $ M4_safe_q[29]_carry_eqn;
M4_safe_q[29]_reg_input = !V1L901Q & M4_safe_q[29]_lut_out;
M4_safe_q[29] = DFFEA(M4_safe_q[29]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L241 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[29]~COUT0 at LC_X7_Y24_N3
--operation mode is arithmetic

M4L241_cout_0 = !M4L931 # !M4_safe_q[29];
M4L241 = CARRY(M4L241_cout_0);

--M4L341 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[29]~COUT1 at LC_X7_Y24_N3
--operation mode is arithmetic

M4L341_cout_1 = !M4L041 # !M4_safe_q[29];
M4L341 = CARRY(M4L341_cout_1);


--M4_safe_q[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[28] at LC_X7_Y24_N2
--operation mode is arithmetic

M4_safe_q[28]_carry_eqn = (!M4L35 & M4L631) # (M4L35 & M4L731);
M4_safe_q[28]_lut_out = M4_safe_q[28] $ !M4_safe_q[28]_carry_eqn;
M4_safe_q[28]_reg_input = !V1L901Q & M4_safe_q[28]_lut_out;
M4_safe_q[28] = DFFEA(M4_safe_q[28]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L931 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[28]~COUT0 at LC_X7_Y24_N2
--operation mode is arithmetic

M4L931_cout_0 = M4_safe_q[28] & !M4L631;
M4L931 = CARRY(M4L931_cout_0);

--M4L041 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[28]~COUT1 at LC_X7_Y24_N2
--operation mode is arithmetic

M4L041_cout_1 = M4_safe_q[28] & !M4L731;
M4L041 = CARRY(M4L041_cout_1);


--M4_safe_q[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[27] at LC_X7_Y24_N1
--operation mode is arithmetic

M4_safe_q[27]_carry_eqn = (!M4L35 & M4L331) # (M4L35 & M4L431);
M4_safe_q[27]_lut_out = M4_safe_q[27] $ M4_safe_q[27]_carry_eqn;
M4_safe_q[27]_reg_input = !V1L901Q & M4_safe_q[27]_lut_out;
M4_safe_q[27] = DFFEA(M4_safe_q[27]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L631 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[27]~COUT0 at LC_X7_Y24_N1
--operation mode is arithmetic

M4L631_cout_0 = !M4L331 # !M4_safe_q[27];
M4L631 = CARRY(M4L631_cout_0);

--M4L731 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[27]~COUT1 at LC_X7_Y24_N1
--operation mode is arithmetic

M4L731_cout_1 = !M4L431 # !M4_safe_q[27];
M4L731 = CARRY(M4L731_cout_1);


--M4_safe_q[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[26] at LC_X7_Y24_N0
--operation mode is arithmetic

M4_safe_q[26]_carry_eqn = M4L35;
M4_safe_q[26]_lut_out = M4_safe_q[26] $ !M4_safe_q[26]_carry_eqn;
M4_safe_q[26]_reg_input = !V1L901Q & M4_safe_q[26]_lut_out;
M4_safe_q[26] = DFFEA(M4_safe_q[26]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L331 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[26]~COUT0 at LC_X7_Y24_N0
--operation mode is arithmetic

M4L331_cout_0 = M4_safe_q[26] & !M4L35;
M4L331 = CARRY(M4L331_cout_0);

--M4L431 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[26]~COUT1 at LC_X7_Y24_N0
--operation mode is arithmetic

M4L431_cout_1 = M4_safe_q[26] & !M4L35;
M4L431 = CARRY(M4L431_cout_1);


--AB2L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~379 at LC_X7_Y24_N8
--operation mode is normal

AB2L24 = !M4_safe_q[29] & !M4_safe_q[26] & !M4_safe_q[27] & !M4_safe_q[28];


--V1L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~44 at LC_X6_Y26_N2
--operation mode is arithmetic

V1L53_carry_eqn = (!V1L62 & V1L33) # (V1L62 & V1L43);
V1L53 = J22_reg_o[8] $ !V1L53_carry_eqn;

--V1L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~44COUT0 at LC_X6_Y26_N2
--operation mode is arithmetic

V1L73_cout_0 = J22_reg_o[8] & !V1L33;
V1L73 = CARRY(V1L73_cout_0);

--V1L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~44COUT1 at LC_X6_Y26_N2
--operation mode is arithmetic

V1L83_cout_1 = J22_reg_o[8] & !V1L43;
V1L83 = CARRY(V1L83_cout_1);


--M4_safe_q[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[13] at LC_X7_Y26_N7
--operation mode is arithmetic

M4_safe_q[13]_carry_eqn = (!M4L32 & M4L79) # (M4L32 & M4L89);
M4_safe_q[13]_lut_out = M4_safe_q[13] $ M4_safe_q[13]_carry_eqn;
M4_safe_q[13]_reg_input = !V1L901Q & M4_safe_q[13]_lut_out;
M4_safe_q[13] = DFFEA(M4_safe_q[13]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L001 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[13]~COUT0 at LC_X7_Y26_N7
--operation mode is arithmetic

M4L001_cout_0 = !M4L79 # !M4_safe_q[13];
M4L001 = CARRY(M4L001_cout_0);

--M4L101 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[13]~COUT1 at LC_X7_Y26_N7
--operation mode is arithmetic

M4L101_cout_1 = !M4L89 # !M4_safe_q[13];
M4L101 = CARRY(M4L101_cout_1);


--AB2L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~380 at LC_X6_Y25_N7
--operation mode is normal

AB2L34 = AB2L24 & AB2L14 & (V1L53 $ !M4_safe_q[13]);


--M4_safe_q[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[25] at LC_X7_Y25_N9
--operation mode is arithmetic

M4_safe_q[25]_carry_eqn = (!M4L34 & M4L921) # (M4L34 & M4L031);
M4_safe_q[25]_lut_out = M4_safe_q[25] $ M4_safe_q[25]_carry_eqn;
M4_safe_q[25]_reg_input = !V1L901Q & M4_safe_q[25]_lut_out;
M4_safe_q[25] = DFFEA(M4_safe_q[25]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT at LC_X7_Y25_N9
--operation mode is arithmetic

M4L35 = CARRY(!M4L031 # !M4_safe_q[25]);


--M4_safe_q[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[24] at LC_X7_Y25_N8
--operation mode is arithmetic

M4_safe_q[24]_carry_eqn = (!M4L34 & M4L621) # (M4L34 & M4L721);
M4_safe_q[24]_lut_out = M4_safe_q[24] $ !M4_safe_q[24]_carry_eqn;
M4_safe_q[24]_reg_input = !V1L901Q & M4_safe_q[24]_lut_out;
M4_safe_q[24] = DFFEA(M4_safe_q[24]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L921 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[24]~COUT0 at LC_X7_Y25_N8
--operation mode is arithmetic

M4L921_cout_0 = M4_safe_q[24] & !M4L621;
M4L921 = CARRY(M4L921_cout_0);

--M4L031 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[24]~COUT1 at LC_X7_Y25_N8
--operation mode is arithmetic

M4L031_cout_1 = M4_safe_q[24] & !M4L721;
M4L031 = CARRY(M4L031_cout_1);


--M4_safe_q[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[23] at LC_X7_Y25_N7
--operation mode is arithmetic

M4_safe_q[23]_carry_eqn = (!M4L34 & M4L321) # (M4L34 & M4L421);
M4_safe_q[23]_lut_out = M4_safe_q[23] $ M4_safe_q[23]_carry_eqn;
M4_safe_q[23]_reg_input = !V1L901Q & M4_safe_q[23]_lut_out;
M4_safe_q[23] = DFFEA(M4_safe_q[23]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L621 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[23]~COUT0 at LC_X7_Y25_N7
--operation mode is arithmetic

M4L621_cout_0 = !M4L321 # !M4_safe_q[23];
M4L621 = CARRY(M4L621_cout_0);

--M4L721 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[23]~COUT1 at LC_X7_Y25_N7
--operation mode is arithmetic

M4L721_cout_1 = !M4L421 # !M4_safe_q[23];
M4L721 = CARRY(M4L721_cout_1);


--M4_safe_q[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[22] at LC_X7_Y25_N6
--operation mode is arithmetic

M4_safe_q[22]_carry_eqn = (!M4L34 & M4L021) # (M4L34 & M4L121);
M4_safe_q[22]_lut_out = M4_safe_q[22] $ !M4_safe_q[22]_carry_eqn;
M4_safe_q[22]_reg_input = !V1L901Q & M4_safe_q[22]_lut_out;
M4_safe_q[22] = DFFEA(M4_safe_q[22]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L321 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[22]~COUT0 at LC_X7_Y25_N6
--operation mode is arithmetic

M4L321_cout_0 = M4_safe_q[22] & !M4L021;
M4L321 = CARRY(M4L321_cout_0);

--M4L421 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[22]~COUT1 at LC_X7_Y25_N6
--operation mode is arithmetic

M4L421_cout_1 = M4_safe_q[22] & !M4L121;
M4L421 = CARRY(M4L421_cout_1);


--AB2L44 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~381 at LC_X6_Y25_N4
--operation mode is normal

AB2L44 = !M4_safe_q[23] & !M4_safe_q[22] & !M4_safe_q[24] & !M4_safe_q[25];


--M4_safe_q[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[21] at LC_X7_Y25_N5
--operation mode is arithmetic

M4_safe_q[21]_carry_eqn = M4L34;
M4_safe_q[21]_lut_out = M4_safe_q[21] $ M4_safe_q[21]_carry_eqn;
M4_safe_q[21]_reg_input = !V1L901Q & M4_safe_q[21]_lut_out;
M4_safe_q[21] = DFFEA(M4_safe_q[21]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L021 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[21]~COUT0 at LC_X7_Y25_N5
--operation mode is arithmetic

M4L021_cout_0 = !M4L34 # !M4_safe_q[21];
M4L021 = CARRY(M4L021_cout_0);

--M4L121 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[21]~COUT1 at LC_X7_Y25_N5
--operation mode is arithmetic

M4L121_cout_1 = !M4L34 # !M4_safe_q[21];
M4L121 = CARRY(M4L121_cout_1);


--M4_safe_q[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[20] at LC_X7_Y25_N4
--operation mode is arithmetic

M4_safe_q[20]_carry_eqn = (!M4L33 & M4L611) # (M4L33 & M4L711);
M4_safe_q[20]_lut_out = M4_safe_q[20] $ !M4_safe_q[20]_carry_eqn;
M4_safe_q[20]_reg_input = !V1L901Q & M4_safe_q[20]_lut_out;
M4_safe_q[20] = DFFEA(M4_safe_q[20]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT at LC_X7_Y25_N4
--operation mode is arithmetic

M4L34 = CARRY(M4_safe_q[20] & !M4L711);


--M4_safe_q[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[19] at LC_X7_Y25_N3
--operation mode is arithmetic

M4_safe_q[19]_carry_eqn = (!M4L33 & M4L311) # (M4L33 & M4L411);
M4_safe_q[19]_lut_out = M4_safe_q[19] $ M4_safe_q[19]_carry_eqn;
M4_safe_q[19]_reg_input = !V1L901Q & M4_safe_q[19]_lut_out;
M4_safe_q[19] = DFFEA(M4_safe_q[19]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L611 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[19]~COUT0 at LC_X7_Y25_N3
--operation mode is arithmetic

M4L611_cout_0 = !M4L311 # !M4_safe_q[19];
M4L611 = CARRY(M4L611_cout_0);

--M4L711 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[19]~COUT1 at LC_X7_Y25_N3
--operation mode is arithmetic

M4L711_cout_1 = !M4L411 # !M4_safe_q[19];
M4L711 = CARRY(M4L711_cout_1);


--M4_safe_q[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[18] at LC_X7_Y25_N2
--operation mode is arithmetic

M4_safe_q[18]_carry_eqn = (!M4L33 & M4L011) # (M4L33 & M4L111);
M4_safe_q[18]_lut_out = M4_safe_q[18] $ !M4_safe_q[18]_carry_eqn;
M4_safe_q[18]_reg_input = !V1L901Q & M4_safe_q[18]_lut_out;
M4_safe_q[18] = DFFEA(M4_safe_q[18]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L311 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[18]~COUT0 at LC_X7_Y25_N2
--operation mode is arithmetic

M4L311_cout_0 = M4_safe_q[18] & !M4L011;
M4L311 = CARRY(M4L311_cout_0);

--M4L411 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[18]~COUT1 at LC_X7_Y25_N2
--operation mode is arithmetic

M4L411_cout_1 = M4_safe_q[18] & !M4L111;
M4L411 = CARRY(M4L411_cout_1);


--AB2L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~382 at LC_X6_Y25_N5
--operation mode is normal

AB2L54 = !M4_safe_q[21] & !M4_safe_q[18] & !M4_safe_q[20] & !M4_safe_q[19];


--M4_safe_q[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X7_Y27_N8
--operation mode is arithmetic

M4_safe_q[4]_carry_eqn = (!M4L3 & M4L47) # (M4L3 & M4L57);
M4_safe_q[4]_lut_out = M4_safe_q[4] $ !M4_safe_q[4]_carry_eqn;
M4_safe_q[4]_reg_input = !V1L901Q & M4_safe_q[4]_lut_out;
M4_safe_q[4] = DFFEA(M4_safe_q[4]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L77 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X7_Y27_N8
--operation mode is arithmetic

M4L77_cout_0 = M4_safe_q[4] & !M4L47;
M4L77 = CARRY(M4L77_cout_0);

--M4L87 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X7_Y27_N8
--operation mode is arithmetic

M4L87_cout_1 = M4_safe_q[4] & !M4L57;
M4L87 = CARRY(M4L87_cout_1);


--M4_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X7_Y27_N7
--operation mode is arithmetic

M4_safe_q[3]_carry_eqn = (!M4L3 & M4L17) # (M4L3 & M4L27);
M4_safe_q[3]_lut_out = M4_safe_q[3] $ M4_safe_q[3]_carry_eqn;
M4_safe_q[3]_reg_input = !V1L901Q & M4_safe_q[3]_lut_out;
M4_safe_q[3] = DFFEA(M4_safe_q[3]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L47 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X7_Y27_N7
--operation mode is arithmetic

M4L47_cout_0 = !M4L17 # !M4_safe_q[3];
M4L47 = CARRY(M4L47_cout_0);

--M4L57 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X7_Y27_N7
--operation mode is arithmetic

M4L57_cout_1 = !M4L27 # !M4_safe_q[3];
M4L57 = CARRY(M4L57_cout_1);


--M4_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X7_Y27_N6
--operation mode is arithmetic

M4_safe_q[2]_carry_eqn = (!M4L3 & M4L86) # (M4L3 & M4L96);
M4_safe_q[2]_lut_out = M4_safe_q[2] $ !M4_safe_q[2]_carry_eqn;
M4_safe_q[2]_reg_input = !V1L901Q & M4_safe_q[2]_lut_out;
M4_safe_q[2] = DFFEA(M4_safe_q[2]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L17 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X7_Y27_N6
--operation mode is arithmetic

M4L17_cout_0 = M4_safe_q[2] & !M4L86;
M4L17 = CARRY(M4L17_cout_0);

--M4L27 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X7_Y27_N6
--operation mode is arithmetic

M4L27_cout_1 = M4_safe_q[2] & !M4L96;
M4L27 = CARRY(M4L27_cout_1);


--M4_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X7_Y27_N5
--operation mode is arithmetic

M4_safe_q[1]_carry_eqn = M4L3;
M4_safe_q[1]_lut_out = M4_safe_q[1] $ M4_safe_q[1]_carry_eqn;
M4_safe_q[1]_reg_input = !V1L901Q & M4_safe_q[1]_lut_out;
M4_safe_q[1] = DFFEA(M4_safe_q[1]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L86 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X7_Y27_N5
--operation mode is arithmetic

M4L86_cout_0 = !M4L3 # !M4_safe_q[1];
M4L86 = CARRY(M4L86_cout_0);

--M4L96 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X7_Y27_N5
--operation mode is arithmetic

M4L96_cout_1 = !M4L3 # !M4_safe_q[1];
M4L96 = CARRY(M4L96_cout_1);


--AB2L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~383 at LC_X7_Y27_N2
--operation mode is normal

AB2L64 = !M4_safe_q[3] & !M4_safe_q[2] & !M4_safe_q[1] & !M4_safe_q[4];


--M4_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X7_Y27_N4
--operation mode is arithmetic

M4_safe_q[0]_lut_out = !M4_safe_q[0];
M4_safe_q[0]_reg_input = !V1L901Q & M4_safe_q[0]_lut_out;
M4_safe_q[0] = DFFEA(M4_safe_q[0]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );

--M4L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|lpm_counter:bit_count_rtl_2|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT at LC_X7_Y27_N4
--operation mode is arithmetic

M4L3 = CARRY(M4_safe_q[0]);


--AB2L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~384 at LC_X6_Y25_N6
--operation mode is normal

AB2L74 = AB2L44 & !M4_safe_q[0] & AB2L64 & AB2L54;


--AB2L84 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~385 at LC_X6_Y25_N8
--operation mode is normal

AB2L84 = AB2L04 & AB2L93 & AB2L34 & AB2L74;


--AB2L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|reduce_nor~386 at LC_X9_Y24_N3
--operation mode is normal

AB2L94 = AB2L84 & AB2L83;


--V1L761 is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_next_state.tx_done~0 at LC_X6_Y24_N9
--operation mode is normal

V1L761 = DB1L021Q # !V1L171Q;


--V1L811 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[0]~673 at LC_X13_Y25_N1
--operation mode is normal

V1L811 = V1L761 & BB4_reg[0] # !V1L761 & AB2L94 & AB2_crc_reg[32];


--M7_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X14_Y25_N5
--operation mode is arithmetic

M7_safe_q[0]_lut_out = V1L151 $ M7_safe_q[0];
M7_safe_q[0] = DFFEA(M7_safe_q[0]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M7L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X14_Y25_N5
--operation mode is arithmetic

M7L11_cout_0 = M7_safe_q[0];
M7L11 = CARRY(M7L11_cout_0);

--M7L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X14_Y25_N5
--operation mode is arithmetic

M7L21_cout_1 = M7_safe_q[0];
M7L21 = CARRY(M7L21_cout_1);


--M7_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X14_Y25_N6
--operation mode is arithmetic

M7_safe_q[1]_lut_out = M7_safe_q[1] $ (V1L151 & M7L11);
M7_safe_q[1] = DFFEA(M7_safe_q[1]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M7L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X14_Y25_N6
--operation mode is arithmetic

M7L41_cout_0 = !M7L11 # !M7_safe_q[1];
M7L41 = CARRY(M7L41_cout_0);

--M7L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X14_Y25_N6
--operation mode is arithmetic

M7L51_cout_1 = !M7L21 # !M7_safe_q[1];
M7L51 = CARRY(M7L51_cout_1);


--M7_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X14_Y25_N7
--operation mode is arithmetic

M7_safe_q[2]_lut_out = M7_safe_q[2] $ (V1L151 & !M7L41);
M7_safe_q[2] = DFFEA(M7_safe_q[2]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M7L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X14_Y25_N7
--operation mode is arithmetic

M7L71_cout_0 = M7_safe_q[2] & !M7L41;
M7L71 = CARRY(M7L71_cout_0);

--M7L81 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X14_Y25_N7
--operation mode is arithmetic

M7L81_cout_1 = M7_safe_q[2] & !M7L51;
M7L81 = CARRY(M7L81_cout_1);


--M7_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X14_Y25_N8
--operation mode is normal

M7_safe_q[3]_lut_out = M7_safe_q[3] $ (V1L151 & M7L71);
M7_safe_q[3] = DFFEA(M7_safe_q[3]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--M6_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X14_Y25_N0
--operation mode is arithmetic

M6_safe_q[0]_lut_out = M6_safe_q[0] $ DB1L121;
M6_safe_q[0] = DFFEA(M6_safe_q[0]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M6L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X14_Y25_N0
--operation mode is arithmetic

M6L11_cout_0 = M6_safe_q[0];
M6L11 = CARRY(M6L11_cout_0);

--M6L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X14_Y25_N0
--operation mode is arithmetic

M6L21_cout_1 = M6_safe_q[0];
M6L21 = CARRY(M6L21_cout_1);


--M6_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X14_Y25_N1
--operation mode is arithmetic

M6_safe_q[1]_lut_out = M6_safe_q[1] $ (DB1L121 & M6L11);
M6_safe_q[1] = DFFEA(M6_safe_q[1]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M6L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X14_Y25_N1
--operation mode is arithmetic

M6L41_cout_0 = !M6L11 # !M6_safe_q[1];
M6L41 = CARRY(M6L41_cout_0);

--M6L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X14_Y25_N1
--operation mode is arithmetic

M6L51_cout_1 = !M6L21 # !M6_safe_q[1];
M6L51 = CARRY(M6L51_cout_1);


--M6_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X14_Y25_N2
--operation mode is arithmetic

M6_safe_q[2]_lut_out = M6_safe_q[2] $ (DB1L121 & !M6L41);
M6_safe_q[2] = DFFEA(M6_safe_q[2]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M6L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X14_Y25_N2
--operation mode is arithmetic

M6L71_cout_0 = M6_safe_q[2] & !M6L41;
M6L71 = CARRY(M6L71_cout_0);

--M6L81 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X14_Y25_N2
--operation mode is arithmetic

M6L81_cout_1 = M6_safe_q[2] & !M6L51;
M6L81 = CARRY(M6L81_cout_1);


--M6_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X14_Y25_N3
--operation mode is normal

M6_safe_q[3]_lut_out = M6_safe_q[3] $ (M6L71 & DB1L121);
M6_safe_q[3] = DFFEA(M6_safe_q[3]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--DB1L911Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|pres_state~24 at LC_X7_Y11_N6
--operation mode is normal

DB1L911Q_lut_out = DB1L711 # !DB1L321 & !DB1L221 & DB1L911Q;
DB1L911Q = DFFEA(DB1L911Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--M5_safe_q[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[30] at LC_X7_Y3_N4
--operation mode is arithmetic

M5_safe_q[30]_carry_eqn = (!M5L35 & M5L241) # (M5L35 & M5L341);
M5_safe_q[30]_lut_out = M5_safe_q[30] $ (DB1L411 & !M5_safe_q[30]_carry_eqn);
M5_safe_q[30]_sload_eqn = (DB1L211 & DB1L901) # (!DB1L211 & M5_safe_q[30]_lut_out);
M5_safe_q[30] = DFFEA(M5_safe_q[30]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT at LC_X7_Y3_N4
--operation mode is arithmetic

M5L36 = CARRY(M5_safe_q[30] & !M5L341);


--M5_safe_q[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[29] at LC_X7_Y3_N3
--operation mode is arithmetic

M5_safe_q[29]_carry_eqn = (!M5L35 & M5L931) # (M5L35 & M5L041);
M5_safe_q[29]_lut_out = M5_safe_q[29] $ (DB1L411 & M5_safe_q[29]_carry_eqn);
M5_safe_q[29]_sload_eqn = (DB1L211 & DB1L501) # (!DB1L211 & M5_safe_q[29]_lut_out);
M5_safe_q[29] = DFFEA(M5_safe_q[29]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L241 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[29]~COUT0 at LC_X7_Y3_N3
--operation mode is arithmetic

M5L241_cout_0 = !M5L931 # !M5_safe_q[29];
M5L241 = CARRY(M5L241_cout_0);

--M5L341 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[29]~COUT1 at LC_X7_Y3_N3
--operation mode is arithmetic

M5L341_cout_1 = !M5L041 # !M5_safe_q[29];
M5L341 = CARRY(M5L341_cout_1);


--M5_safe_q[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[28] at LC_X7_Y3_N2
--operation mode is arithmetic

M5_safe_q[28]_carry_eqn = (!M5L35 & M5L631) # (M5L35 & M5L731);
M5_safe_q[28]_lut_out = M5_safe_q[28] $ (DB1L411 & !M5_safe_q[28]_carry_eqn);
M5_safe_q[28]_sload_eqn = (DB1L211 & DB1L101) # (!DB1L211 & M5_safe_q[28]_lut_out);
M5_safe_q[28] = DFFEA(M5_safe_q[28]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L931 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[28]~COUT0 at LC_X7_Y3_N2
--operation mode is arithmetic

M5L931_cout_0 = M5_safe_q[28] & !M5L631;
M5L931 = CARRY(M5L931_cout_0);

--M5L041 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[28]~COUT1 at LC_X7_Y3_N2
--operation mode is arithmetic

M5L041_cout_1 = M5_safe_q[28] & !M5L731;
M5L041 = CARRY(M5L041_cout_1);


--M5_safe_q[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[27] at LC_X7_Y3_N1
--operation mode is arithmetic

M5_safe_q[27]_carry_eqn = (!M5L35 & M5L331) # (M5L35 & M5L431);
M5_safe_q[27]_lut_out = M5_safe_q[27] $ (DB1L411 & M5_safe_q[27]_carry_eqn);
M5_safe_q[27]_sload_eqn = (DB1L211 & DB1L79) # (!DB1L211 & M5_safe_q[27]_lut_out);
M5_safe_q[27] = DFFEA(M5_safe_q[27]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L631 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[27]~COUT0 at LC_X7_Y3_N1
--operation mode is arithmetic

M5L631_cout_0 = !M5L331 # !M5_safe_q[27];
M5L631 = CARRY(M5L631_cout_0);

--M5L731 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[27]~COUT1 at LC_X7_Y3_N1
--operation mode is arithmetic

M5L731_cout_1 = !M5L431 # !M5_safe_q[27];
M5L731 = CARRY(M5L731_cout_1);


--DB1L421 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~301 at LC_X8_Y3_N7
--operation mode is normal

DB1L421 = !M5_safe_q[27] & !M5_safe_q[28] & !M5_safe_q[29] & !M5_safe_q[30];


--M5_safe_q[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[26] at LC_X7_Y3_N0
--operation mode is arithmetic

M5_safe_q[26]_carry_eqn = M5L35;
M5_safe_q[26]_lut_out = M5_safe_q[26] $ (DB1L411 & !M5_safe_q[26]_carry_eqn);
M5_safe_q[26]_sload_eqn = (DB1L211 & DB1L39) # (!DB1L211 & M5_safe_q[26]_lut_out);
M5_safe_q[26] = DFFEA(M5_safe_q[26]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L331 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[26]~COUT0 at LC_X7_Y3_N0
--operation mode is arithmetic

M5L331_cout_0 = M5_safe_q[26] & !M5L35;
M5L331 = CARRY(M5L331_cout_0);

--M5L431 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[26]~COUT1 at LC_X7_Y3_N0
--operation mode is arithmetic

M5L431_cout_1 = M5_safe_q[26] & !M5L35;
M5L431 = CARRY(M5L431_cout_1);


--M5_safe_q[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[25] at LC_X7_Y4_N9
--operation mode is arithmetic

M5_safe_q[25]_carry_eqn = (!M5L34 & M5L921) # (M5L34 & M5L031);
M5_safe_q[25]_lut_out = M5_safe_q[25] $ (DB1L411 & M5_safe_q[25]_carry_eqn);
M5_safe_q[25]_sload_eqn = (DB1L211 & DB1L19) # (!DB1L211 & M5_safe_q[25]_lut_out);
M5_safe_q[25] = DFFEA(M5_safe_q[25]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT at LC_X7_Y4_N9
--operation mode is arithmetic

M5L35 = CARRY(!M5L031 # !M5_safe_q[25]);


--M5_safe_q[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[24] at LC_X7_Y4_N8
--operation mode is arithmetic

M5_safe_q[24]_carry_eqn = (!M5L34 & M5L621) # (M5L34 & M5L721);
M5_safe_q[24]_lut_out = M5_safe_q[24] $ (DB1L411 & !M5_safe_q[24]_carry_eqn);
M5_safe_q[24]_sload_eqn = (DB1L211 & DB1L78) # (!DB1L211 & M5_safe_q[24]_lut_out);
M5_safe_q[24] = DFFEA(M5_safe_q[24]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L921 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[24]~COUT0 at LC_X7_Y4_N8
--operation mode is arithmetic

M5L921_cout_0 = M5_safe_q[24] & !M5L621;
M5L921 = CARRY(M5L921_cout_0);

--M5L031 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[24]~COUT1 at LC_X7_Y4_N8
--operation mode is arithmetic

M5L031_cout_1 = M5_safe_q[24] & !M5L721;
M5L031 = CARRY(M5L031_cout_1);


--M5_safe_q[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[23] at LC_X7_Y4_N7
--operation mode is arithmetic

M5_safe_q[23]_carry_eqn = (!M5L34 & M5L321) # (M5L34 & M5L421);
M5_safe_q[23]_lut_out = M5_safe_q[23] $ (DB1L411 & M5_safe_q[23]_carry_eqn);
M5_safe_q[23]_sload_eqn = (DB1L211 & DB1L38) # (!DB1L211 & M5_safe_q[23]_lut_out);
M5_safe_q[23] = DFFEA(M5_safe_q[23]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L621 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[23]~COUT0 at LC_X7_Y4_N7
--operation mode is arithmetic

M5L621_cout_0 = !M5L321 # !M5_safe_q[23];
M5L621 = CARRY(M5L621_cout_0);

--M5L721 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[23]~COUT1 at LC_X7_Y4_N7
--operation mode is arithmetic

M5L721_cout_1 = !M5L421 # !M5_safe_q[23];
M5L721 = CARRY(M5L721_cout_1);


--DB1L521 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~302 at LC_X8_Y3_N9
--operation mode is normal

DB1L521 = !M5_safe_q[26] & !M5_safe_q[23] & !M5_safe_q[24] & !M5_safe_q[25];


--M5_safe_q[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[22] at LC_X7_Y4_N6
--operation mode is arithmetic

M5_safe_q[22]_carry_eqn = (!M5L34 & M5L021) # (M5L34 & M5L121);
M5_safe_q[22]_lut_out = M5_safe_q[22] $ (DB1L411 & !M5_safe_q[22]_carry_eqn);
M5_safe_q[22]_sload_eqn = (DB1L211 & DB1L97) # (!DB1L211 & M5_safe_q[22]_lut_out);
M5_safe_q[22] = DFFEA(M5_safe_q[22]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L321 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[22]~COUT0 at LC_X7_Y4_N6
--operation mode is arithmetic

M5L321_cout_0 = M5_safe_q[22] & !M5L021;
M5L321 = CARRY(M5L321_cout_0);

--M5L421 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[22]~COUT1 at LC_X7_Y4_N6
--operation mode is arithmetic

M5L421_cout_1 = M5_safe_q[22] & !M5L121;
M5L421 = CARRY(M5L421_cout_1);


--M5_safe_q[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[21] at LC_X7_Y4_N5
--operation mode is arithmetic

M5_safe_q[21]_carry_eqn = M5L34;
M5_safe_q[21]_lut_out = M5_safe_q[21] $ (DB1L411 & M5_safe_q[21]_carry_eqn);
M5_safe_q[21]_sload_eqn = (DB1L211 & DB1L57) # (!DB1L211 & M5_safe_q[21]_lut_out);
M5_safe_q[21] = DFFEA(M5_safe_q[21]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L021 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[21]~COUT0 at LC_X7_Y4_N5
--operation mode is arithmetic

M5L021_cout_0 = !M5L34 # !M5_safe_q[21];
M5L021 = CARRY(M5L021_cout_0);

--M5L121 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[21]~COUT1 at LC_X7_Y4_N5
--operation mode is arithmetic

M5L121_cout_1 = !M5L34 # !M5_safe_q[21];
M5L121 = CARRY(M5L121_cout_1);


--M5_safe_q[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[20] at LC_X7_Y4_N4
--operation mode is arithmetic

M5_safe_q[20]_carry_eqn = (!M5L33 & M5L611) # (M5L33 & M5L711);
M5_safe_q[20]_lut_out = M5_safe_q[20] $ (DB1L411 & !M5_safe_q[20]_carry_eqn);
M5_safe_q[20]_sload_eqn = (DB1L211 & DB1L37) # (!DB1L211 & M5_safe_q[20]_lut_out);
M5_safe_q[20] = DFFEA(M5_safe_q[20]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT at LC_X7_Y4_N4
--operation mode is arithmetic

M5L34 = CARRY(M5_safe_q[20] & !M5L711);


--M5_safe_q[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[19] at LC_X7_Y4_N3
--operation mode is arithmetic

M5_safe_q[19]_carry_eqn = (!M5L33 & M5L311) # (M5L33 & M5L411);
M5_safe_q[19]_lut_out = M5_safe_q[19] $ (DB1L411 & M5_safe_q[19]_carry_eqn);
M5_safe_q[19]_sload_eqn = (DB1L211 & DB1L96) # (!DB1L211 & M5_safe_q[19]_lut_out);
M5_safe_q[19] = DFFEA(M5_safe_q[19]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L611 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[19]~COUT0 at LC_X7_Y4_N3
--operation mode is arithmetic

M5L611_cout_0 = !M5L311 # !M5_safe_q[19];
M5L611 = CARRY(M5L611_cout_0);

--M5L711 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[19]~COUT1 at LC_X7_Y4_N3
--operation mode is arithmetic

M5L711_cout_1 = !M5L411 # !M5_safe_q[19];
M5L711 = CARRY(M5L711_cout_1);


--DB1L621 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~303 at LC_X9_Y4_N2
--operation mode is normal

DB1L621 = !M5_safe_q[19] & !M5_safe_q[21] & !M5_safe_q[22] & !M5_safe_q[20];


--M5_safe_q[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[18] at LC_X7_Y4_N2
--operation mode is arithmetic

M5_safe_q[18]_carry_eqn = (!M5L33 & M5L011) # (M5L33 & M5L111);
M5_safe_q[18]_lut_out = M5_safe_q[18] $ (DB1L411 & !M5_safe_q[18]_carry_eqn);
M5_safe_q[18]_sload_eqn = (DB1L211 & DB1L56) # (!DB1L211 & M5_safe_q[18]_lut_out);
M5_safe_q[18] = DFFEA(M5_safe_q[18]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L311 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[18]~COUT0 at LC_X7_Y4_N2
--operation mode is arithmetic

M5L311_cout_0 = M5_safe_q[18] & !M5L011;
M5L311 = CARRY(M5L311_cout_0);

--M5L411 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[18]~COUT1 at LC_X7_Y4_N2
--operation mode is arithmetic

M5L411_cout_1 = M5_safe_q[18] & !M5L111;
M5L411 = CARRY(M5L411_cout_1);


--M5_safe_q[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[17] at LC_X7_Y4_N1
--operation mode is arithmetic

M5_safe_q[17]_carry_eqn = (!M5L33 & M5L701) # (M5L33 & M5L801);
M5_safe_q[17]_lut_out = M5_safe_q[17] $ (DB1L411 & M5_safe_q[17]_carry_eqn);
M5_safe_q[17]_sload_eqn = (DB1L211 & DB1L16) # (!DB1L211 & M5_safe_q[17]_lut_out);
M5_safe_q[17] = DFFEA(M5_safe_q[17]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L011 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[17]~COUT0 at LC_X7_Y4_N1
--operation mode is arithmetic

M5L011_cout_0 = !M5L701 # !M5_safe_q[17];
M5L011 = CARRY(M5L011_cout_0);

--M5L111 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[17]~COUT1 at LC_X7_Y4_N1
--operation mode is arithmetic

M5L111_cout_1 = !M5L801 # !M5_safe_q[17];
M5L111 = CARRY(M5L111_cout_1);


--M5_safe_q[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[16] at LC_X7_Y4_N0
--operation mode is arithmetic

M5_safe_q[16]_carry_eqn = M5L33;
M5_safe_q[16]_lut_out = M5_safe_q[16] $ (DB1L411 & !M5_safe_q[16]_carry_eqn);
M5_safe_q[16]_sload_eqn = (DB1L211 & DB1L75) # (!DB1L211 & M5_safe_q[16]_lut_out);
M5_safe_q[16] = DFFEA(M5_safe_q[16]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L701 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[16]~COUT0 at LC_X7_Y4_N0
--operation mode is arithmetic

M5L701_cout_0 = M5_safe_q[16] & !M5L33;
M5L701 = CARRY(M5L701_cout_0);

--M5L801 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[16]~COUT1 at LC_X7_Y4_N0
--operation mode is arithmetic

M5L801_cout_1 = M5_safe_q[16] & !M5L33;
M5L801 = CARRY(M5L801_cout_1);


--M5_safe_q[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[15] at LC_X7_Y5_N9
--operation mode is arithmetic

M5_safe_q[15]_carry_eqn = (!M5L32 & M5L301) # (M5L32 & M5L401);
M5_safe_q[15]_lut_out = M5_safe_q[15] $ (DB1L411 & M5_safe_q[15]_carry_eqn);
M5_safe_q[15]_sload_eqn = (DB1L211 & DB1L55) # (!DB1L211 & M5_safe_q[15]_lut_out);
M5_safe_q[15] = DFFEA(M5_safe_q[15]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT at LC_X7_Y5_N9
--operation mode is arithmetic

M5L33 = CARRY(!M5L401 # !M5_safe_q[15]);


--DB1L721 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~304 at LC_X9_Y4_N4
--operation mode is normal

DB1L721 = !M5_safe_q[17] & !M5_safe_q[18] & !M5_safe_q[15] & !M5_safe_q[16];


--DB1L821 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~305 at LC_X9_Y4_N5
--operation mode is normal

DB1L821 = DB1L721 & DB1L421 & DB1L521 & DB1L621;


--M5_safe_q[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[14] at LC_X7_Y5_N8
--operation mode is arithmetic

M5_safe_q[14]_carry_eqn = (!M5L32 & M5L001) # (M5L32 & M5L101);
M5_safe_q[14]_lut_out = M5_safe_q[14] $ (DB1L411 & !M5_safe_q[14]_carry_eqn);
M5_safe_q[14]_sload_eqn = (DB1L211 & DB1L15) # (!DB1L211 & M5_safe_q[14]_lut_out);
M5_safe_q[14] = DFFEA(M5_safe_q[14]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L301 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[14]~COUT0 at LC_X7_Y5_N8
--operation mode is arithmetic

M5L301_cout_0 = M5_safe_q[14] & !M5L001;
M5L301 = CARRY(M5L301_cout_0);

--M5L401 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[14]~COUT1 at LC_X7_Y5_N8
--operation mode is arithmetic

M5L401_cout_1 = M5_safe_q[14] & !M5L101;
M5L401 = CARRY(M5L401_cout_1);


--M5_safe_q[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[13] at LC_X7_Y5_N7
--operation mode is arithmetic

M5_safe_q[13]_carry_eqn = (!M5L32 & M5L79) # (M5L32 & M5L89);
M5_safe_q[13]_lut_out = M5_safe_q[13] $ (DB1L411 & M5_safe_q[13]_carry_eqn);
M5_safe_q[13]_sload_eqn = (DB1L211 & DB1L74) # (!DB1L211 & M5_safe_q[13]_lut_out);
M5_safe_q[13] = DFFEA(M5_safe_q[13]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L001 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[13]~COUT0 at LC_X7_Y5_N7
--operation mode is arithmetic

M5L001_cout_0 = !M5L79 # !M5_safe_q[13];
M5L001 = CARRY(M5L001_cout_0);

--M5L101 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[13]~COUT1 at LC_X7_Y5_N7
--operation mode is arithmetic

M5L101_cout_1 = !M5L89 # !M5_safe_q[13];
M5L101 = CARRY(M5L101_cout_1);


--M5_safe_q[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X7_Y5_N6
--operation mode is arithmetic

M5_safe_q[12]_carry_eqn = (!M5L32 & M5L49) # (M5L32 & M5L59);
M5_safe_q[12]_lut_out = M5_safe_q[12] $ (DB1L411 & !M5_safe_q[12]_carry_eqn);
M5_safe_q[12]_sload_eqn = (DB1L211 & DB1L34) # (!DB1L211 & M5_safe_q[12]_lut_out);
M5_safe_q[12] = DFFEA(M5_safe_q[12]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L79 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[12]~COUT0 at LC_X7_Y5_N6
--operation mode is arithmetic

M5L79_cout_0 = M5_safe_q[12] & !M5L49;
M5L79 = CARRY(M5L79_cout_0);

--M5L89 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[12]~COUT1 at LC_X7_Y5_N6
--operation mode is arithmetic

M5L89_cout_1 = M5_safe_q[12] & !M5L59;
M5L89 = CARRY(M5L89_cout_1);


--M5_safe_q[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X7_Y5_N5
--operation mode is arithmetic

M5_safe_q[11]_carry_eqn = M5L32;
M5_safe_q[11]_lut_out = M5_safe_q[11] $ (DB1L411 & M5_safe_q[11]_carry_eqn);
M5_safe_q[11]_sload_eqn = (DB1L211 & DB1L93) # (!DB1L211 & M5_safe_q[11]_lut_out);
M5_safe_q[11] = DFFEA(M5_safe_q[11]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L49 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X7_Y5_N5
--operation mode is arithmetic

M5L49_cout_0 = !M5L32 # !M5_safe_q[11];
M5L49 = CARRY(M5L49_cout_0);

--M5L59 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X7_Y5_N5
--operation mode is arithmetic

M5L59_cout_1 = !M5L32 # !M5_safe_q[11];
M5L59 = CARRY(M5L59_cout_1);


--DB1L921 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~306 at LC_X8_Y6_N0
--operation mode is normal

DB1L921 = !M5_safe_q[13] & !M5_safe_q[12] & !M5_safe_q[14] & !M5_safe_q[11];


--M5_safe_q[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X7_Y5_N4
--operation mode is arithmetic

M5_safe_q[10]_carry_eqn = (!M5L31 & M5L09) # (M5L31 & M5L19);
M5_safe_q[10]_lut_out = M5_safe_q[10] $ (DB1L411 & !M5_safe_q[10]_carry_eqn);
M5_safe_q[10]_sload_eqn = (DB1L211 & DB1L73) # (!DB1L211 & M5_safe_q[10]_lut_out);
M5_safe_q[10] = DFFEA(M5_safe_q[10]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT at LC_X7_Y5_N4
--operation mode is arithmetic

M5L32 = CARRY(M5_safe_q[10] & !M5L19);


--M5_safe_q[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X7_Y5_N3
--operation mode is arithmetic

M5_safe_q[9]_carry_eqn = (!M5L31 & M5L78) # (M5L31 & M5L88);
M5_safe_q[9]_lut_out = M5_safe_q[9] $ (DB1L411 & M5_safe_q[9]_carry_eqn);
M5_safe_q[9]_sload_eqn = (DB1L211 & DB1L33) # (!DB1L211 & M5_safe_q[9]_lut_out);
M5_safe_q[9] = DFFEA(M5_safe_q[9]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L09 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X7_Y5_N3
--operation mode is arithmetic

M5L09_cout_0 = !M5L78 # !M5_safe_q[9];
M5L09 = CARRY(M5L09_cout_0);

--M5L19 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X7_Y5_N3
--operation mode is arithmetic

M5L19_cout_1 = !M5L88 # !M5_safe_q[9];
M5L19 = CARRY(M5L19_cout_1);


--M5_safe_q[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X7_Y5_N2
--operation mode is arithmetic

M5_safe_q[8]_carry_eqn = (!M5L31 & M5L48) # (M5L31 & M5L58);
M5_safe_q[8]_lut_out = M5_safe_q[8] $ (DB1L411 & !M5_safe_q[8]_carry_eqn);
M5_safe_q[8]_sload_eqn = (DB1L211 & DB1L92) # (!DB1L211 & M5_safe_q[8]_lut_out);
M5_safe_q[8] = DFFEA(M5_safe_q[8]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L78 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X7_Y5_N2
--operation mode is arithmetic

M5L78_cout_0 = M5_safe_q[8] & !M5L48;
M5L78 = CARRY(M5L78_cout_0);

--M5L88 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X7_Y5_N2
--operation mode is arithmetic

M5L88_cout_1 = M5_safe_q[8] & !M5L58;
M5L88 = CARRY(M5L88_cout_1);


--M5_safe_q[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X7_Y5_N1
--operation mode is arithmetic

M5_safe_q[7]_carry_eqn = (!M5L31 & M5L18) # (M5L31 & M5L28);
M5_safe_q[7]_lut_out = M5_safe_q[7] $ (DB1L411 & M5_safe_q[7]_carry_eqn);
M5_safe_q[7]_sload_eqn = (DB1L211 & DB1L52) # (!DB1L211 & M5_safe_q[7]_lut_out);
M5_safe_q[7] = DFFEA(M5_safe_q[7]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L48 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X7_Y5_N1
--operation mode is arithmetic

M5L48_cout_0 = !M5L18 # !M5_safe_q[7];
M5L48 = CARRY(M5L48_cout_0);

--M5L58 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X7_Y5_N1
--operation mode is arithmetic

M5L58_cout_1 = !M5L28 # !M5_safe_q[7];
M5L58 = CARRY(M5L58_cout_1);


--DB1L031 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~307 at LC_X8_Y6_N3
--operation mode is normal

DB1L031 = !M5_safe_q[9] & !M5_safe_q[8] & !M5_safe_q[10] & !M5_safe_q[7];


--M5_safe_q[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X7_Y6_N9
--operation mode is arithmetic

M5_safe_q[5]_carry_eqn = (!M5L3 & M5L77) # (M5L3 & M5L87);
M5_safe_q[5]_lut_out = M5_safe_q[5] $ (DB1L411 & M5_safe_q[5]_carry_eqn);
M5_safe_q[5]_sload_eqn = (DB1L211 & DB1L91) # (!DB1L211 & M5_safe_q[5]_lut_out);
M5_safe_q[5] = DFFEA(M5_safe_q[5]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT at LC_X7_Y6_N9
--operation mode is arithmetic

M5L31 = CARRY(!M5L87 # !M5_safe_q[5]);


--M5_safe_q[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X7_Y6_N8
--operation mode is arithmetic

M5_safe_q[4]_carry_eqn = (!M5L3 & M5L47) # (M5L3 & M5L57);
M5_safe_q[4]_lut_out = M5_safe_q[4] $ (DB1L411 & !M5_safe_q[4]_carry_eqn);
M5_safe_q[4]_sload_eqn = (DB1L211 & DB1L51) # (!DB1L211 & M5_safe_q[4]_lut_out);
M5_safe_q[4] = DFFEA(M5_safe_q[4]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L77 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X7_Y6_N8
--operation mode is arithmetic

M5L77_cout_0 = M5_safe_q[4] & !M5L47;
M5L77 = CARRY(M5L77_cout_0);

--M5L87 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X7_Y6_N8
--operation mode is arithmetic

M5L87_cout_1 = M5_safe_q[4] & !M5L57;
M5L87 = CARRY(M5L87_cout_1);


--DB1L131 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~308 at LC_X8_Y6_N2
--operation mode is normal

DB1L131 = !M5_safe_q[5] & !M5_safe_q[4];


--M5_safe_q[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X7_Y5_N0
--operation mode is arithmetic

M5_safe_q[6]_carry_eqn = M5L31;
M5_safe_q[6]_lut_out = M5_safe_q[6] $ (DB1L411 & !M5_safe_q[6]_carry_eqn);
M5_safe_q[6]_sload_eqn = (DB1L211 & DB1L12) # (!DB1L211 & M5_safe_q[6]_lut_out);
M5_safe_q[6] = DFFEA(M5_safe_q[6]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L18 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X7_Y5_N0
--operation mode is arithmetic

M5L18_cout_0 = M5_safe_q[6] & !M5L31;
M5L18 = CARRY(M5L18_cout_0);

--M5L28 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X7_Y5_N0
--operation mode is arithmetic

M5L28_cout_1 = M5_safe_q[6] & !M5L31;
M5L28 = CARRY(M5L28_cout_1);


--DB1L231 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~309 at LC_X8_Y6_N1
--operation mode is normal

DB1L231 = DB1L131 & DB1L921 & DB1L031 & !M5_safe_q[6];


--M5_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X7_Y6_N7
--operation mode is arithmetic

M5_safe_q[3]_carry_eqn = (!M5L3 & M5L17) # (M5L3 & M5L27);
M5_safe_q[3]_lut_out = M5_safe_q[3] $ (DB1L411 & M5_safe_q[3]_carry_eqn);
M5_safe_q[3]_sload_eqn = (DB1L211 & DB1L11) # (!DB1L211 & M5_safe_q[3]_lut_out);
M5_safe_q[3] = DFFEA(M5_safe_q[3]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L47 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X7_Y6_N7
--operation mode is arithmetic

M5L47_cout_0 = !M5L17 # !M5_safe_q[3];
M5L47 = CARRY(M5L47_cout_0);

--M5L57 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X7_Y6_N7
--operation mode is arithmetic

M5L57_cout_1 = !M5L27 # !M5_safe_q[3];
M5L57 = CARRY(M5L57_cout_1);


--M5_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X7_Y6_N6
--operation mode is arithmetic

M5_safe_q[2]_carry_eqn = (!M5L3 & M5L86) # (M5L3 & M5L96);
M5_safe_q[2]_lut_out = M5_safe_q[2] $ (DB1L411 & !M5_safe_q[2]_carry_eqn);
M5_safe_q[2]_sload_eqn = (DB1L211 & DB1L7) # (!DB1L211 & M5_safe_q[2]_lut_out);
M5_safe_q[2] = DFFEA(M5_safe_q[2]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L17 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X7_Y6_N6
--operation mode is arithmetic

M5L17_cout_0 = M5_safe_q[2] & !M5L86;
M5L17 = CARRY(M5L17_cout_0);

--M5L27 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X7_Y6_N6
--operation mode is arithmetic

M5L27_cout_1 = M5_safe_q[2] & !M5L96;
M5L27 = CARRY(M5L27_cout_1);


--M5_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X7_Y6_N5
--operation mode is arithmetic

M5_safe_q[1]_carry_eqn = M5L3;
M5_safe_q[1]_lut_out = M5_safe_q[1] $ (DB1L411 & M5_safe_q[1]_carry_eqn);
M5_safe_q[1]_sload_eqn = (DB1L211 & DB1L3) # (!DB1L211 & M5_safe_q[1]_lut_out);
M5_safe_q[1] = DFFEA(M5_safe_q[1]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L86 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X7_Y6_N5
--operation mode is arithmetic

M5L86_cout_0 = !M5L3 # !M5_safe_q[1];
M5L86 = CARRY(M5L86_cout_0);

--M5L96 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X7_Y6_N5
--operation mode is arithmetic

M5L96_cout_1 = !M5L3 # !M5_safe_q[1];
M5L96 = CARRY(M5L96_cout_1);


--DB1L331 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~310 at LC_X7_Y6_N1
--operation mode is normal

DB1L331 = !M5_safe_q[3] & !M5_safe_q[1] & !M5_safe_q[2];


--M5_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X7_Y6_N4
--operation mode is arithmetic

M5_safe_q[0]_lut_out = DB1L411 $ M5_safe_q[0];
M5_safe_q[0]_sload_eqn = (DB1L211 & DB1L1) # (!DB1L211 & M5_safe_q[0]_lut_out);
M5_safe_q[0] = DFFEA(M5_safe_q[0]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M5L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT at LC_X7_Y6_N4
--operation mode is arithmetic

M5L3 = CARRY(M5_safe_q[0]);


--CB1L6Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state~23 at LC_X18_Y26_N7
--operation mode is normal

CB1L6Q_lut_out = CB1L5Q & Z7_count[6] & CB1L9 & CB1L7;
CB1L6Q = DFFEA(CB1L6Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--M5_safe_q[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:num_items_rtl_4|alt_counter_stratix:wysi_counter|safe_q[31] at LC_X7_Y3_N5
--operation mode is normal

M5_safe_q[31]_carry_eqn = M5L36;
M5_safe_q[31]_lut_out = M5_safe_q[31] $ (DB1L411 & M5_safe_q[31]_carry_eqn);
M5_safe_q[31]_sload_eqn = (DB1L211 & DB1L111) # (!DB1L211 & M5_safe_q[31]_lut_out);
M5_safe_q[31] = DFFEA(M5_safe_q[31]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--DB1L431 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~311 at LC_X7_Y7_N7
--operation mode is normal

DB1L431 = M5_safe_q[0] & CB1L6Q & !M5_safe_q[31];


--DB1L221 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~0 at LC_X7_Y7_N9
--operation mode is normal

DB1L221 = DB1L231 & DB1L821 & DB1L431 & DB1L331;


--V1L051 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_rdy~1 at LC_X7_Y13_N2
--operation mode is normal

V1L051 = V1L171Q # V1L071Q;


--BB5_reg[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[3] at LC_X18_Y25_N5
--operation mode is normal

BB5_reg[3]_lut_out = CB1L4Q & EB1_q_b[2] & DB1L811Q # !CB1L4Q & BB5_reg[4];
BB5_reg[3] = DFFEA(BB5_reg[3]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--W1L07 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[13]~52 at LC_X13_Y13_N2
--operation mode is normal

W1L07 = X1_q_b[13] & W1L19Q;

--J62_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[13] at LC_X13_Y13_N2
--operation mode is normal

J62_reg_o[13] = DFFEA(W1L07, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--GB1L661 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~62 at LC_X6_Y10_N9
--operation mode is arithmetic

GB1L661_carry_eqn = (!GB1L941 & GB1L461) # (GB1L941 & GB1L561);
GB1L661 = HB1_row_length_data[15] $ !GB1L661_carry_eqn;

--GB1L761 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~62COUT at LC_X6_Y10_N9
--operation mode is arithmetic

GB1L761 = CARRY(!HB1_row_length_data[15] & !GB1L561);


--M21_safe_q[15] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[15] at LC_X2_Y6_N9
--operation mode is arithmetic

M21_safe_q[15]_carry_eqn = (!M21L32 & M21L301) # (M21L32 & M21L401);
M21_safe_q[15]_lut_out = M21_safe_q[15] $ M21_safe_q[15]_carry_eqn;
M21_safe_q[15]_reg_input = GB1L498 & M21_safe_q[15]_lut_out;
M21_safe_q[15] = DFFEA(M21_safe_q[15]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L33 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT at LC_X2_Y6_N9
--operation mode is arithmetic

M21L33 = CARRY(!M21L401 # !M21_safe_q[15]);


--GB1L851 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~60 at LC_X6_Y10_N7
--operation mode is arithmetic

GB1L851_carry_eqn = (!GB1L941 & GB1L651) # (GB1L941 & GB1L751);
GB1L851 = HB1_row_length_data[13] $ !GB1L851_carry_eqn;

--GB1L061 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~60COUT0 at LC_X6_Y10_N7
--operation mode is arithmetic

GB1L061_cout_0 = !HB1_row_length_data[13] & !GB1L651;
GB1L061 = CARRY(GB1L061_cout_0);

--GB1L161 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~60COUT1 at LC_X6_Y10_N7
--operation mode is arithmetic

GB1L161_cout_1 = !HB1_row_length_data[13] & !GB1L751;
GB1L161 = CARRY(GB1L161_cout_1);


--M21_safe_q[13] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[13] at LC_X2_Y6_N7
--operation mode is arithmetic

M21_safe_q[13]_carry_eqn = (!M21L32 & M21L79) # (M21L32 & M21L89);
M21_safe_q[13]_lut_out = M21_safe_q[13] $ M21_safe_q[13]_carry_eqn;
M21_safe_q[13]_reg_input = GB1L498 & M21_safe_q[13]_lut_out;
M21_safe_q[13] = DFFEA(M21_safe_q[13]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L001 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[13]~COUT0 at LC_X2_Y6_N7
--operation mode is arithmetic

M21L001_cout_0 = !M21L79 # !M21_safe_q[13];
M21L001 = CARRY(M21L001_cout_0);

--M21L101 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[13]~COUT1 at LC_X2_Y6_N7
--operation mode is arithmetic

M21L101_cout_1 = !M21L89 # !M21_safe_q[13];
M21L101 = CARRY(M21L101_cout_1);


--GB1L629 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~663 at LC_X3_Y9_N4
--operation mode is normal

GB1L629 = M21_safe_q[13] & (M21_safe_q[15] $ GB1L661 # !GB1L851) # !M21_safe_q[13] & (GB1L851 # M21_safe_q[15] $ GB1L661);


--GB1L811 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~49 at LC_X6_Y11_N6
--operation mode is arithmetic

GB1L811_carry_eqn = (!GB1L311 & GB1L611) # (GB1L311 & GB1L711);
GB1L811 = HB1_row_length_data[2] $ GB1L811_carry_eqn;

--GB1L021 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~49COUT0 at LC_X6_Y11_N6
--operation mode is arithmetic

GB1L021_cout_0 = HB1_row_length_data[2] # !GB1L611;
GB1L021 = CARRY(GB1L021_cout_0);

--GB1L121 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~49COUT1 at LC_X6_Y11_N6
--operation mode is arithmetic

GB1L121_cout_1 = HB1_row_length_data[2] # !GB1L711;
GB1L121 = CARRY(GB1L121_cout_1);


--M21_safe_q[2] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X2_Y7_N6
--operation mode is arithmetic

M21_safe_q[2]_carry_eqn = (!M21L3 & M21L86) # (M21L3 & M21L96);
M21_safe_q[2]_lut_out = M21_safe_q[2] $ !M21_safe_q[2]_carry_eqn;
M21_safe_q[2]_reg_input = GB1L498 & M21_safe_q[2]_lut_out;
M21_safe_q[2] = DFFEA(M21_safe_q[2]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L17 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X2_Y7_N6
--operation mode is arithmetic

M21L17_cout_0 = M21_safe_q[2] & !M21L86;
M21L17 = CARRY(M21L17_cout_0);

--M21L27 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X2_Y7_N6
--operation mode is arithmetic

M21L27_cout_1 = M21_safe_q[2] & !M21L96;
M21L27 = CARRY(M21L27_cout_1);


--GB1L529 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~2 at LC_X3_Y10_N4
--operation mode is normal

GB1L529 = GB1L811 $ M21_safe_q[2];


--GB1L491 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~70 at LC_X6_Y9_N7
--operation mode is arithmetic

GB1L491_carry_eqn = (!GB1L581 & GB1L291) # (GB1L581 & GB1L391);
GB1L491 = HB1_row_length_data[23] $ !GB1L491_carry_eqn;

--GB1L691 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~70COUT0 at LC_X6_Y9_N7
--operation mode is arithmetic

GB1L691_cout_0 = !HB1_row_length_data[23] & !GB1L291;
GB1L691 = CARRY(GB1L691_cout_0);

--GB1L791 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~70COUT1 at LC_X6_Y9_N7
--operation mode is arithmetic

GB1L791_cout_1 = !HB1_row_length_data[23] & !GB1L391;
GB1L791 = CARRY(GB1L791_cout_1);


--M21_safe_q[23] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[23] at LC_X2_Y5_N7
--operation mode is arithmetic

M21_safe_q[23]_carry_eqn = (!M21L34 & M21L321) # (M21L34 & M21L421);
M21_safe_q[23]_lut_out = M21_safe_q[23] $ M21_safe_q[23]_carry_eqn;
M21_safe_q[23]_reg_input = GB1L498 & M21_safe_q[23]_lut_out;
M21_safe_q[23] = DFFEA(M21_safe_q[23]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L621 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[23]~COUT0 at LC_X2_Y5_N7
--operation mode is arithmetic

M21L621_cout_0 = !M21L321 # !M21_safe_q[23];
M21L621 = CARRY(M21L621_cout_0);

--M21L721 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[23]~COUT1 at LC_X2_Y5_N7
--operation mode is arithmetic

M21L721_cout_1 = !M21L421 # !M21_safe_q[23];
M21L721 = CARRY(M21L721_cout_1);


--GB1L729 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~664 at LC_X3_Y9_N9
--operation mode is normal

GB1L729 = GB1L629 # GB1L529 # M21_safe_q[23] $ GB1L491;


--GB1L222 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~78 at LC_X6_Y8_N5
--operation mode is normal

GB1L222_carry_eqn = GB1L122;
GB1L222 = GB1L222_carry_eqn $ !HB1_row_length_data[31];


--GB1L212 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~75 at LC_X6_Y8_N2
--operation mode is arithmetic

GB1L212_carry_eqn = (!GB1L302 & GB1L012) # (GB1L302 & GB1L112);
GB1L212 = HB1_row_length_data[28] $ GB1L212_carry_eqn;

--GB1L412 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~75COUT0 at LC_X6_Y8_N2
--operation mode is arithmetic

GB1L412_cout_0 = HB1_row_length_data[28] # !GB1L012;
GB1L412 = CARRY(GB1L412_cout_0);

--GB1L512 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~75COUT1 at LC_X6_Y8_N2
--operation mode is arithmetic

GB1L512_cout_1 = HB1_row_length_data[28] # !GB1L112;
GB1L512 = CARRY(GB1L512_cout_1);


--M21_safe_q[28] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[28] at LC_X2_Y4_N2
--operation mode is arithmetic

M21_safe_q[28]_carry_eqn = (!M21L35 & M21L631) # (M21L35 & M21L731);
M21_safe_q[28]_lut_out = M21_safe_q[28] $ !M21_safe_q[28]_carry_eqn;
M21_safe_q[28]_reg_input = GB1L498 & M21_safe_q[28]_lut_out;
M21_safe_q[28] = DFFEA(M21_safe_q[28]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L931 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[28]~COUT0 at LC_X2_Y4_N2
--operation mode is arithmetic

M21L931_cout_0 = M21_safe_q[28] & !M21L631;
M21L931 = CARRY(M21L931_cout_0);

--M21L041 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[28]~COUT1 at LC_X2_Y4_N2
--operation mode is arithmetic

M21L041_cout_1 = M21_safe_q[28] & !M21L731;
M21L041 = CARRY(M21L041_cout_1);


--GB1L829 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~665 at LC_X3_Y5_N9
--operation mode is normal

GB1L829 = M21_safe_q[28] & (M21_safe_q[31] $ GB1L222 # !GB1L212) # !M21_safe_q[28] & (GB1L212 # M21_safe_q[31] $ GB1L222);


--GB1L681 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~68 at LC_X6_Y9_N5
--operation mode is arithmetic

GB1L681_carry_eqn = GB1L581;
GB1L681 = HB1_row_length_data[21] $ !GB1L681_carry_eqn;

--GB1L881 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~68COUT0 at LC_X6_Y9_N5
--operation mode is arithmetic

GB1L881_cout_0 = !HB1_row_length_data[21] & !GB1L581;
GB1L881 = CARRY(GB1L881_cout_0);

--GB1L981 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~68COUT1 at LC_X6_Y9_N5
--operation mode is arithmetic

GB1L981_cout_1 = !HB1_row_length_data[21] & !GB1L581;
GB1L981 = CARRY(GB1L981_cout_1);


--M21_safe_q[21] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[21] at LC_X2_Y5_N5
--operation mode is arithmetic

M21_safe_q[21]_carry_eqn = M21L34;
M21_safe_q[21]_lut_out = M21_safe_q[21] $ M21_safe_q[21]_carry_eqn;
M21_safe_q[21]_reg_input = GB1L498 & M21_safe_q[21]_lut_out;
M21_safe_q[21] = DFFEA(M21_safe_q[21]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L021 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[21]~COUT0 at LC_X2_Y5_N5
--operation mode is arithmetic

M21L021_cout_0 = !M21L34 # !M21_safe_q[21];
M21L021 = CARRY(M21L021_cout_0);

--M21L121 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[21]~COUT1 at LC_X2_Y5_N5
--operation mode is arithmetic

M21L121_cout_1 = !M21L34 # !M21_safe_q[21];
M21L121 = CARRY(M21L121_cout_1);


--GB1L231 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~53 at LC_X6_Y10_N0
--operation mode is arithmetic

GB1L231_carry_eqn = GB1L131;
GB1L231 = HB1_row_length_data[6] $ !GB1L231_carry_eqn;

--GB1L431 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~53COUT0 at LC_X6_Y10_N0
--operation mode is arithmetic

GB1L431_cout_0 = !GB1L131 # !HB1_row_length_data[6];
GB1L431 = CARRY(GB1L431_cout_0);

--GB1L531 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~53COUT1 at LC_X6_Y10_N0
--operation mode is arithmetic

GB1L531_cout_1 = !GB1L131 # !HB1_row_length_data[6];
GB1L531 = CARRY(GB1L531_cout_1);


--M21_safe_q[6] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X2_Y6_N0
--operation mode is arithmetic

M21_safe_q[6]_carry_eqn = M21L31;
M21_safe_q[6]_lut_out = M21_safe_q[6] $ !M21_safe_q[6]_carry_eqn;
M21_safe_q[6]_reg_input = GB1L498 & M21_safe_q[6]_lut_out;
M21_safe_q[6] = DFFEA(M21_safe_q[6]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L18 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X2_Y6_N0
--operation mode is arithmetic

M21L18_cout_0 = M21_safe_q[6] & !M21L31;
M21L18 = CARRY(M21L18_cout_0);

--M21L28 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X2_Y6_N0
--operation mode is arithmetic

M21L28_cout_1 = M21_safe_q[6] & !M21L31;
M21L28 = CARRY(M21L28_cout_1);


--GB1L929 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~666 at LC_X3_Y9_N2
--operation mode is normal

GB1L929 = M21_safe_q[6] & (GB1L681 $ M21_safe_q[21] # !GB1L231) # !M21_safe_q[6] & (GB1L231 # GB1L681 $ M21_safe_q[21]);


--GB1L411 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~48 at LC_X6_Y11_N5
--operation mode is arithmetic

GB1L411_carry_eqn = GB1L311;
GB1L411 = HB1_row_length_data[1] $ !GB1L411_carry_eqn;

--GB1L611 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~48COUT0 at LC_X6_Y11_N5
--operation mode is arithmetic

GB1L611_cout_0 = !HB1_row_length_data[1] & !GB1L311;
GB1L611 = CARRY(GB1L611_cout_0);

--GB1L711 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~48COUT1 at LC_X6_Y11_N5
--operation mode is arithmetic

GB1L711_cout_1 = !HB1_row_length_data[1] & !GB1L311;
GB1L711 = CARRY(GB1L711_cout_1);


--M21_safe_q[1] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X2_Y7_N5
--operation mode is arithmetic

M21_safe_q[1]_carry_eqn = M21L3;
M21_safe_q[1]_lut_out = M21_safe_q[1] $ M21_safe_q[1]_carry_eqn;
M21_safe_q[1]_reg_input = GB1L498 & M21_safe_q[1]_lut_out;
M21_safe_q[1] = DFFEA(M21_safe_q[1]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L86 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X2_Y7_N5
--operation mode is arithmetic

M21L86_cout_0 = !M21L3 # !M21_safe_q[1];
M21L86 = CARRY(M21L86_cout_0);

--M21L96 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X2_Y7_N5
--operation mode is arithmetic

M21L96_cout_1 = !M21L3 # !M21_safe_q[1];
M21L96 = CARRY(M21L96_cout_1);


--GB1L891 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~71 at LC_X6_Y9_N8
--operation mode is arithmetic

GB1L891_carry_eqn = (!GB1L581 & GB1L691) # (GB1L581 & GB1L791);
GB1L891 = HB1_row_length_data[24] $ GB1L891_carry_eqn;

--GB1L002 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~71COUT0 at LC_X6_Y9_N8
--operation mode is arithmetic

GB1L002_cout_0 = HB1_row_length_data[24] # !GB1L691;
GB1L002 = CARRY(GB1L002_cout_0);

--GB1L102 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~71COUT1 at LC_X6_Y9_N8
--operation mode is arithmetic

GB1L102_cout_1 = HB1_row_length_data[24] # !GB1L791;
GB1L102 = CARRY(GB1L102_cout_1);


--M21_safe_q[24] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[24] at LC_X2_Y5_N8
--operation mode is arithmetic

M21_safe_q[24]_carry_eqn = (!M21L34 & M21L621) # (M21L34 & M21L721);
M21_safe_q[24]_lut_out = M21_safe_q[24] $ !M21_safe_q[24]_carry_eqn;
M21_safe_q[24]_reg_input = GB1L498 & M21_safe_q[24]_lut_out;
M21_safe_q[24] = DFFEA(M21_safe_q[24]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L921 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[24]~COUT0 at LC_X2_Y5_N8
--operation mode is arithmetic

M21L921_cout_0 = M21_safe_q[24] & !M21L621;
M21L921 = CARRY(M21L921_cout_0);

--M21L031 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[24]~COUT1 at LC_X2_Y5_N8
--operation mode is arithmetic

M21L031_cout_1 = M21_safe_q[24] & !M21L721;
M21L031 = CARRY(M21L031_cout_1);


--GB1L039 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~667 at LC_X3_Y8_N2
--operation mode is normal

GB1L039 = M21_safe_q[1] & (GB1L891 $ M21_safe_q[24] # !GB1L411) # !M21_safe_q[1] & (GB1L411 # GB1L891 $ M21_safe_q[24]);


--GB1L861 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~63 at LC_X6_Y9_N0
--operation mode is arithmetic

GB1L861_carry_eqn = GB1L761;
GB1L861 = HB1_row_length_data[16] $ GB1L861_carry_eqn;

--GB1L071 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~63COUT0 at LC_X6_Y9_N0
--operation mode is arithmetic

GB1L071_cout_0 = HB1_row_length_data[16] # !GB1L761;
GB1L071 = CARRY(GB1L071_cout_0);

--GB1L171 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~63COUT1 at LC_X6_Y9_N0
--operation mode is arithmetic

GB1L171_cout_1 = HB1_row_length_data[16] # !GB1L761;
GB1L171 = CARRY(GB1L171_cout_1);


--M21_safe_q[16] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[16] at LC_X2_Y5_N0
--operation mode is arithmetic

M21_safe_q[16]_carry_eqn = M21L33;
M21_safe_q[16]_lut_out = M21_safe_q[16] $ !M21_safe_q[16]_carry_eqn;
M21_safe_q[16]_reg_input = GB1L498 & M21_safe_q[16]_lut_out;
M21_safe_q[16] = DFFEA(M21_safe_q[16]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L701 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[16]~COUT0 at LC_X2_Y5_N0
--operation mode is arithmetic

M21L701_cout_0 = M21_safe_q[16] & !M21L33;
M21L701 = CARRY(M21L701_cout_0);

--M21L801 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[16]~COUT1 at LC_X2_Y5_N0
--operation mode is arithmetic

M21L801_cout_1 = M21_safe_q[16] & !M21L33;
M21L801 = CARRY(M21L801_cout_1);


--GB1L202 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~72 at LC_X6_Y9_N9
--operation mode is arithmetic

GB1L202_carry_eqn = (!GB1L581 & GB1L002) # (GB1L581 & GB1L102);
GB1L202 = HB1_row_length_data[25] $ !GB1L202_carry_eqn;

--GB1L302 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~72COUT at LC_X6_Y9_N9
--operation mode is arithmetic

GB1L302 = CARRY(!HB1_row_length_data[25] & !GB1L102);


--M21_safe_q[25] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[25] at LC_X2_Y5_N9
--operation mode is arithmetic

M21_safe_q[25]_carry_eqn = (!M21L34 & M21L921) # (M21L34 & M21L031);
M21_safe_q[25]_lut_out = M21_safe_q[25] $ M21_safe_q[25]_carry_eqn;
M21_safe_q[25]_reg_input = GB1L498 & M21_safe_q[25]_lut_out;
M21_safe_q[25] = DFFEA(M21_safe_q[25]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L35 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT at LC_X2_Y5_N9
--operation mode is arithmetic

M21L35 = CARRY(!M21L031 # !M21_safe_q[25]);


--GB1L139 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~668 at LC_X5_Y8_N2
--operation mode is normal

GB1L139 = M21_safe_q[16] & (M21_safe_q[25] $ GB1L202 # !GB1L861) # !M21_safe_q[16] & (GB1L861 # M21_safe_q[25] $ GB1L202);


--GB1L041 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~55 at LC_X6_Y10_N2
--operation mode is arithmetic

GB1L041_carry_eqn = (!GB1L131 & GB1L831) # (GB1L131 & GB1L931);
GB1L041 = HB1_row_length_data[8] $ GB1L041_carry_eqn;

--GB1L241 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~55COUT0 at LC_X6_Y10_N2
--operation mode is arithmetic

GB1L241_cout_0 = HB1_row_length_data[8] # !GB1L831;
GB1L241 = CARRY(GB1L241_cout_0);

--GB1L341 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~55COUT1 at LC_X6_Y10_N2
--operation mode is arithmetic

GB1L341_cout_1 = HB1_row_length_data[8] # !GB1L931;
GB1L341 = CARRY(GB1L341_cout_1);


--M21_safe_q[8] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X2_Y6_N2
--operation mode is arithmetic

M21_safe_q[8]_carry_eqn = (!M21L31 & M21L48) # (M21L31 & M21L58);
M21_safe_q[8]_lut_out = M21_safe_q[8] $ !M21_safe_q[8]_carry_eqn;
M21_safe_q[8]_reg_input = GB1L498 & M21_safe_q[8]_lut_out;
M21_safe_q[8] = DFFEA(M21_safe_q[8]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L78 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X2_Y6_N2
--operation mode is arithmetic

M21L78_cout_0 = M21_safe_q[8] & !M21L48;
M21L78 = CARRY(M21L78_cout_0);

--M21L88 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X2_Y6_N2
--operation mode is arithmetic

M21L88_cout_1 = M21_safe_q[8] & !M21L58;
M21L88 = CARRY(M21L88_cout_1);


--GB1L631 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~54 at LC_X6_Y10_N1
--operation mode is arithmetic

GB1L631_carry_eqn = (!GB1L131 & GB1L431) # (GB1L131 & GB1L531);
GB1L631 = HB1_row_length_data[7] $ !GB1L631_carry_eqn;

--GB1L831 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~54COUT0 at LC_X6_Y10_N1
--operation mode is arithmetic

GB1L831_cout_0 = !HB1_row_length_data[7] & !GB1L431;
GB1L831 = CARRY(GB1L831_cout_0);

--GB1L931 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~54COUT1 at LC_X6_Y10_N1
--operation mode is arithmetic

GB1L931_cout_1 = !HB1_row_length_data[7] & !GB1L531;
GB1L931 = CARRY(GB1L931_cout_1);


--M21_safe_q[7] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X2_Y6_N1
--operation mode is arithmetic

M21_safe_q[7]_carry_eqn = (!M21L31 & M21L18) # (M21L31 & M21L28);
M21_safe_q[7]_lut_out = M21_safe_q[7] $ M21_safe_q[7]_carry_eqn;
M21_safe_q[7]_reg_input = GB1L498 & M21_safe_q[7]_lut_out;
M21_safe_q[7] = DFFEA(M21_safe_q[7]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L48 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X2_Y6_N1
--operation mode is arithmetic

M21L48_cout_0 = !M21L18 # !M21_safe_q[7];
M21L48 = CARRY(M21L48_cout_0);

--M21L58 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X2_Y6_N1
--operation mode is arithmetic

M21L58_cout_1 = !M21L28 # !M21_safe_q[7];
M21L58 = CARRY(M21L58_cout_1);


--GB1L239 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~669 at LC_X3_Y9_N5
--operation mode is normal

GB1L239 = GB1L041 & (M21_safe_q[7] $ GB1L631 # !M21_safe_q[8]) # !GB1L041 & (M21_safe_q[8] # M21_safe_q[7] $ GB1L631);


--GB1L261 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~61 at LC_X6_Y10_N8
--operation mode is arithmetic

GB1L261_carry_eqn = (!GB1L941 & GB1L061) # (GB1L941 & GB1L161);
GB1L261 = HB1_row_length_data[14] $ GB1L261_carry_eqn;

--GB1L461 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~61COUT0 at LC_X6_Y10_N8
--operation mode is arithmetic

GB1L461_cout_0 = HB1_row_length_data[14] # !GB1L061;
GB1L461 = CARRY(GB1L461_cout_0);

--GB1L561 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~61COUT1 at LC_X6_Y10_N8
--operation mode is arithmetic

GB1L561_cout_1 = HB1_row_length_data[14] # !GB1L161;
GB1L561 = CARRY(GB1L561_cout_1);


--M21_safe_q[14] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[14] at LC_X2_Y6_N8
--operation mode is arithmetic

M21_safe_q[14]_carry_eqn = (!M21L32 & M21L001) # (M21L32 & M21L101);
M21_safe_q[14]_lut_out = M21_safe_q[14] $ !M21_safe_q[14]_carry_eqn;
M21_safe_q[14]_reg_input = GB1L498 & M21_safe_q[14]_lut_out;
M21_safe_q[14] = DFFEA(M21_safe_q[14]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L301 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[14]~COUT0 at LC_X2_Y6_N8
--operation mode is arithmetic

M21L301_cout_0 = M21_safe_q[14] & !M21L001;
M21L301 = CARRY(M21L301_cout_0);

--M21L401 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[14]~COUT1 at LC_X2_Y6_N8
--operation mode is arithmetic

M21L401_cout_1 = M21_safe_q[14] & !M21L101;
M21L401 = CARRY(M21L401_cout_1);


--GB1L451 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~59 at LC_X6_Y10_N6
--operation mode is arithmetic

GB1L451_carry_eqn = (!GB1L941 & GB1L251) # (GB1L941 & GB1L351);
GB1L451 = HB1_row_length_data[12] $ GB1L451_carry_eqn;

--GB1L651 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~59COUT0 at LC_X6_Y10_N6
--operation mode is arithmetic

GB1L651_cout_0 = HB1_row_length_data[12] # !GB1L251;
GB1L651 = CARRY(GB1L651_cout_0);

--GB1L751 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~59COUT1 at LC_X6_Y10_N6
--operation mode is arithmetic

GB1L751_cout_1 = HB1_row_length_data[12] # !GB1L351;
GB1L751 = CARRY(GB1L751_cout_1);


--M21_safe_q[12] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X2_Y6_N6
--operation mode is arithmetic

M21_safe_q[12]_carry_eqn = (!M21L32 & M21L49) # (M21L32 & M21L59);
M21_safe_q[12]_lut_out = M21_safe_q[12] $ !M21_safe_q[12]_carry_eqn;
M21_safe_q[12]_reg_input = GB1L498 & M21_safe_q[12]_lut_out;
M21_safe_q[12] = DFFEA(M21_safe_q[12]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L79 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[12]~COUT0 at LC_X2_Y6_N6
--operation mode is arithmetic

M21L79_cout_0 = M21_safe_q[12] & !M21L49;
M21L79 = CARRY(M21L79_cout_0);

--M21L89 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[12]~COUT1 at LC_X2_Y6_N6
--operation mode is arithmetic

M21L89_cout_1 = M21_safe_q[12] & !M21L59;
M21L89 = CARRY(M21L89_cout_1);


--GB1L339 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~670 at LC_X3_Y9_N6
--operation mode is normal

GB1L339 = M21_safe_q[12] & (GB1L261 $ M21_safe_q[14] # !GB1L451) # !M21_safe_q[12] & (GB1L451 # GB1L261 $ M21_safe_q[14]);


--GB1L439 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~671 at LC_X3_Y9_N7
--operation mode is normal

GB1L439 = GB1L139 # GB1L239 # GB1L039 # GB1L339;


--GB1L539 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~672 at LC_X3_Y9_N8
--operation mode is normal

GB1L539 = GB1L929 # GB1L729 # GB1L829 # GB1L439;


--GB1L612 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~76 at LC_X6_Y8_N3
--operation mode is arithmetic

GB1L612_carry_eqn = (!GB1L302 & GB1L412) # (GB1L302 & GB1L512);
GB1L612 = HB1_row_length_data[29] $ !GB1L612_carry_eqn;

--GB1L812 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~76COUT0 at LC_X6_Y8_N3
--operation mode is arithmetic

GB1L812_cout_0 = !HB1_row_length_data[29] & !GB1L412;
GB1L812 = CARRY(GB1L812_cout_0);

--GB1L912 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~76COUT1 at LC_X6_Y8_N3
--operation mode is arithmetic

GB1L912_cout_1 = !HB1_row_length_data[29] & !GB1L512;
GB1L912 = CARRY(GB1L912_cout_1);


--M21_safe_q[29] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[29] at LC_X2_Y4_N3
--operation mode is arithmetic

M21_safe_q[29]_carry_eqn = (!M21L35 & M21L931) # (M21L35 & M21L041);
M21_safe_q[29]_lut_out = M21_safe_q[29] $ M21_safe_q[29]_carry_eqn;
M21_safe_q[29]_reg_input = GB1L498 & M21_safe_q[29]_lut_out;
M21_safe_q[29] = DFFEA(M21_safe_q[29]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L241 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[29]~COUT0 at LC_X2_Y4_N3
--operation mode is arithmetic

M21L241_cout_0 = !M21L931 # !M21_safe_q[29];
M21L241 = CARRY(M21L241_cout_0);

--M21L341 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[29]~COUT1 at LC_X2_Y4_N3
--operation mode is arithmetic

M21L341_cout_1 = !M21L041 # !M21_safe_q[29];
M21L341 = CARRY(M21L341_cout_1);


--GB1L211 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~47 at LC_X6_Y11_N4
--operation mode is arithmetic

GB1L211 = !HB1_row_length_data[0];

--GB1L311 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~47COUT at LC_X6_Y11_N4
--operation mode is arithmetic

GB1L311 = CARRY(HB1_row_length_data[0]);


--M21_safe_q[0] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X2_Y7_N4
--operation mode is arithmetic

M21_safe_q[0]_lut_out = !M21_safe_q[0];
M21_safe_q[0]_reg_input = GB1L498 & M21_safe_q[0]_lut_out;
M21_safe_q[0] = DFFEA(M21_safe_q[0]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L3 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT at LC_X2_Y7_N4
--operation mode is arithmetic

M21L3 = CARRY(M21_safe_q[0]);


--GB1L639 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~673 at LC_X5_Y7_N2
--operation mode is normal

GB1L639 = GB1L612 & (M21_safe_q[0] $ GB1L211 # !M21_safe_q[29]) # !GB1L612 & (M21_safe_q[29] # M21_safe_q[0] $ GB1L211);


--GB1L621 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~51 at LC_X6_Y11_N8
--operation mode is arithmetic

GB1L621_carry_eqn = (!GB1L311 & GB1L421) # (GB1L311 & GB1L521);
GB1L621 = HB1_row_length_data[4] $ GB1L621_carry_eqn;

--GB1L821 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~51COUT0 at LC_X6_Y11_N8
--operation mode is arithmetic

GB1L821_cout_0 = HB1_row_length_data[4] # !GB1L421;
GB1L821 = CARRY(GB1L821_cout_0);

--GB1L921 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~51COUT1 at LC_X6_Y11_N8
--operation mode is arithmetic

GB1L921_cout_1 = HB1_row_length_data[4] # !GB1L521;
GB1L921 = CARRY(GB1L921_cout_1);


--M21_safe_q[4] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X2_Y7_N8
--operation mode is arithmetic

M21_safe_q[4]_carry_eqn = (!M21L3 & M21L47) # (M21L3 & M21L57);
M21_safe_q[4]_lut_out = M21_safe_q[4] $ !M21_safe_q[4]_carry_eqn;
M21_safe_q[4]_reg_input = GB1L498 & M21_safe_q[4]_lut_out;
M21_safe_q[4] = DFFEA(M21_safe_q[4]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L77 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X2_Y7_N8
--operation mode is arithmetic

M21L77_cout_0 = M21_safe_q[4] & !M21L47;
M21L77 = CARRY(M21L77_cout_0);

--M21L87 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X2_Y7_N8
--operation mode is arithmetic

M21L87_cout_1 = M21_safe_q[4] & !M21L57;
M21L87 = CARRY(M21L87_cout_1);


--GB1L221 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~50 at LC_X6_Y11_N7
--operation mode is arithmetic

GB1L221_carry_eqn = (!GB1L311 & GB1L021) # (GB1L311 & GB1L121);
GB1L221 = HB1_row_length_data[3] $ !GB1L221_carry_eqn;

--GB1L421 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~50COUT0 at LC_X6_Y11_N7
--operation mode is arithmetic

GB1L421_cout_0 = !HB1_row_length_data[3] & !GB1L021;
GB1L421 = CARRY(GB1L421_cout_0);

--GB1L521 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~50COUT1 at LC_X6_Y11_N7
--operation mode is arithmetic

GB1L521_cout_1 = !HB1_row_length_data[3] & !GB1L121;
GB1L521 = CARRY(GB1L521_cout_1);


--M21_safe_q[3] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X2_Y7_N7
--operation mode is arithmetic

M21_safe_q[3]_carry_eqn = (!M21L3 & M21L17) # (M21L3 & M21L27);
M21_safe_q[3]_lut_out = M21_safe_q[3] $ M21_safe_q[3]_carry_eqn;
M21_safe_q[3]_reg_input = GB1L498 & M21_safe_q[3]_lut_out;
M21_safe_q[3] = DFFEA(M21_safe_q[3]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L47 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X2_Y7_N7
--operation mode is arithmetic

M21L47_cout_0 = !M21L17 # !M21_safe_q[3];
M21L47 = CARRY(M21L47_cout_0);

--M21L57 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X2_Y7_N7
--operation mode is arithmetic

M21L57_cout_1 = !M21L27 # !M21_safe_q[3];
M21L57 = CARRY(M21L57_cout_1);


--GB1L739 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~674 at LC_X3_Y8_N0
--operation mode is normal

GB1L739 = M21_safe_q[3] & (GB1L621 $ M21_safe_q[4] # !GB1L221) # !M21_safe_q[3] & (GB1L221 # GB1L621 $ M21_safe_q[4]);


--GB1L051 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~58 at LC_X6_Y10_N5
--operation mode is arithmetic

GB1L051_carry_eqn = GB1L941;
GB1L051 = HB1_row_length_data[11] $ !GB1L051_carry_eqn;

--GB1L251 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~58COUT0 at LC_X6_Y10_N5
--operation mode is arithmetic

GB1L251_cout_0 = !HB1_row_length_data[11] & !GB1L941;
GB1L251 = CARRY(GB1L251_cout_0);

--GB1L351 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~58COUT1 at LC_X6_Y10_N5
--operation mode is arithmetic

GB1L351_cout_1 = !HB1_row_length_data[11] & !GB1L941;
GB1L351 = CARRY(GB1L351_cout_1);


--M21_safe_q[11] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X2_Y6_N5
--operation mode is arithmetic

M21_safe_q[11]_carry_eqn = M21L32;
M21_safe_q[11]_lut_out = M21_safe_q[11] $ M21_safe_q[11]_carry_eqn;
M21_safe_q[11]_reg_input = GB1L498 & M21_safe_q[11]_lut_out;
M21_safe_q[11] = DFFEA(M21_safe_q[11]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L49 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X2_Y6_N5
--operation mode is arithmetic

M21L49_cout_0 = !M21L32 # !M21_safe_q[11];
M21L49 = CARRY(M21L49_cout_0);

--M21L59 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X2_Y6_N5
--operation mode is arithmetic

M21L59_cout_1 = !M21L32 # !M21_safe_q[11];
M21L59 = CARRY(M21L59_cout_1);


--GB1L081 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~66 at LC_X6_Y9_N3
--operation mode is arithmetic

GB1L081_carry_eqn = (!GB1L761 & GB1L871) # (GB1L761 & GB1L971);
GB1L081 = HB1_row_length_data[19] $ !GB1L081_carry_eqn;

--GB1L281 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~66COUT0 at LC_X6_Y9_N3
--operation mode is arithmetic

GB1L281_cout_0 = !HB1_row_length_data[19] & !GB1L871;
GB1L281 = CARRY(GB1L281_cout_0);

--GB1L381 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~66COUT1 at LC_X6_Y9_N3
--operation mode is arithmetic

GB1L381_cout_1 = !HB1_row_length_data[19] & !GB1L971;
GB1L381 = CARRY(GB1L381_cout_1);


--M21_safe_q[19] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[19] at LC_X2_Y5_N3
--operation mode is arithmetic

M21_safe_q[19]_carry_eqn = (!M21L33 & M21L311) # (M21L33 & M21L411);
M21_safe_q[19]_lut_out = M21_safe_q[19] $ M21_safe_q[19]_carry_eqn;
M21_safe_q[19]_reg_input = GB1L498 & M21_safe_q[19]_lut_out;
M21_safe_q[19] = DFFEA(M21_safe_q[19]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L611 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[19]~COUT0 at LC_X2_Y5_N3
--operation mode is arithmetic

M21L611_cout_0 = !M21L311 # !M21_safe_q[19];
M21L611 = CARRY(M21L611_cout_0);

--M21L711 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[19]~COUT1 at LC_X2_Y5_N3
--operation mode is arithmetic

M21L711_cout_1 = !M21L411 # !M21_safe_q[19];
M21L711 = CARRY(M21L711_cout_1);


--GB1L839 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~675 at LC_X5_Y8_N4
--operation mode is normal

GB1L839 = M21_safe_q[19] & (M21_safe_q[11] $ GB1L051 # !GB1L081) # !M21_safe_q[19] & (GB1L081 # M21_safe_q[11] $ GB1L051);


--GB1L022 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~77 at LC_X6_Y8_N4
--operation mode is arithmetic

GB1L022_carry_eqn = (!GB1L302 & GB1L812) # (GB1L302 & GB1L912);
GB1L022 = HB1_row_length_data[30] $ GB1L022_carry_eqn;

--GB1L122 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~77COUT at LC_X6_Y8_N4
--operation mode is arithmetic

GB1L122 = CARRY(HB1_row_length_data[30] # !GB1L912);


--M21_safe_q[30] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[30] at LC_X2_Y4_N4
--operation mode is arithmetic

M21_safe_q[30]_carry_eqn = (!M21L35 & M21L241) # (M21L35 & M21L341);
M21_safe_q[30]_lut_out = M21_safe_q[30] $ !M21_safe_q[30]_carry_eqn;
M21_safe_q[30]_reg_input = GB1L498 & M21_safe_q[30]_lut_out;
M21_safe_q[30] = DFFEA(M21_safe_q[30]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L36 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT at LC_X2_Y4_N4
--operation mode is arithmetic

M21L36 = CARRY(M21_safe_q[30] & !M21L341);


--GB1L271 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~64 at LC_X6_Y9_N1
--operation mode is arithmetic

GB1L271_carry_eqn = (!GB1L761 & GB1L071) # (GB1L761 & GB1L171);
GB1L271 = HB1_row_length_data[17] $ !GB1L271_carry_eqn;

--GB1L471 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~64COUT0 at LC_X6_Y9_N1
--operation mode is arithmetic

GB1L471_cout_0 = !HB1_row_length_data[17] & !GB1L071;
GB1L471 = CARRY(GB1L471_cout_0);

--GB1L571 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~64COUT1 at LC_X6_Y9_N1
--operation mode is arithmetic

GB1L571_cout_1 = !HB1_row_length_data[17] & !GB1L171;
GB1L571 = CARRY(GB1L571_cout_1);


--M21_safe_q[17] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[17] at LC_X2_Y5_N1
--operation mode is arithmetic

M21_safe_q[17]_carry_eqn = (!M21L33 & M21L701) # (M21L33 & M21L801);
M21_safe_q[17]_lut_out = M21_safe_q[17] $ M21_safe_q[17]_carry_eqn;
M21_safe_q[17]_reg_input = GB1L498 & M21_safe_q[17]_lut_out;
M21_safe_q[17] = DFFEA(M21_safe_q[17]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L011 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[17]~COUT0 at LC_X2_Y5_N1
--operation mode is arithmetic

M21L011_cout_0 = !M21L701 # !M21_safe_q[17];
M21L011 = CARRY(M21L011_cout_0);

--M21L111 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[17]~COUT1 at LC_X2_Y5_N1
--operation mode is arithmetic

M21L111_cout_1 = !M21L801 # !M21_safe_q[17];
M21L111 = CARRY(M21L111_cout_1);


--GB1L939 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~676 at LC_X3_Y5_N8
--operation mode is normal

GB1L939 = GB1L022 & (GB1L271 $ M21_safe_q[17] # !M21_safe_q[30]) # !GB1L022 & (M21_safe_q[30] # GB1L271 $ M21_safe_q[17]);


--GB1L049 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~677 at LC_X3_Y8_N1
--operation mode is normal

GB1L049 = GB1L839 # GB1L639 # GB1L939 # GB1L739;


--GB1L031 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~52 at LC_X6_Y11_N9
--operation mode is arithmetic

GB1L031_carry_eqn = (!GB1L311 & GB1L821) # (GB1L311 & GB1L921);
GB1L031 = HB1_row_length_data[5] $ !GB1L031_carry_eqn;

--GB1L131 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~52COUT at LC_X6_Y11_N9
--operation mode is arithmetic

GB1L131 = CARRY(!HB1_row_length_data[5] & !GB1L921);


--M21_safe_q[5] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X2_Y7_N9
--operation mode is arithmetic

M21_safe_q[5]_carry_eqn = (!M21L3 & M21L77) # (M21L3 & M21L87);
M21_safe_q[5]_lut_out = M21_safe_q[5] $ M21_safe_q[5]_carry_eqn;
M21_safe_q[5]_reg_input = GB1L498 & M21_safe_q[5]_lut_out;
M21_safe_q[5] = DFFEA(M21_safe_q[5]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L31 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT at LC_X2_Y7_N9
--operation mode is arithmetic

M21L31 = CARRY(!M21L87 # !M21_safe_q[5]);


--GB1L091 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~69 at LC_X6_Y9_N6
--operation mode is arithmetic

GB1L091_carry_eqn = (!GB1L581 & GB1L881) # (GB1L581 & GB1L981);
GB1L091 = HB1_row_length_data[22] $ GB1L091_carry_eqn;

--GB1L291 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~69COUT0 at LC_X6_Y9_N6
--operation mode is arithmetic

GB1L291_cout_0 = HB1_row_length_data[22] # !GB1L881;
GB1L291 = CARRY(GB1L291_cout_0);

--GB1L391 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~69COUT1 at LC_X6_Y9_N6
--operation mode is arithmetic

GB1L391_cout_1 = HB1_row_length_data[22] # !GB1L981;
GB1L391 = CARRY(GB1L391_cout_1);


--M21_safe_q[22] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[22] at LC_X2_Y5_N6
--operation mode is arithmetic

M21_safe_q[22]_carry_eqn = (!M21L34 & M21L021) # (M21L34 & M21L121);
M21_safe_q[22]_lut_out = M21_safe_q[22] $ !M21_safe_q[22]_carry_eqn;
M21_safe_q[22]_reg_input = GB1L498 & M21_safe_q[22]_lut_out;
M21_safe_q[22] = DFFEA(M21_safe_q[22]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L321 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[22]~COUT0 at LC_X2_Y5_N6
--operation mode is arithmetic

M21L321_cout_0 = M21_safe_q[22] & !M21L021;
M21L321 = CARRY(M21L321_cout_0);

--M21L421 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[22]~COUT1 at LC_X2_Y5_N6
--operation mode is arithmetic

M21L421_cout_1 = M21_safe_q[22] & !M21L121;
M21L421 = CARRY(M21L421_cout_1);


--GB1L149 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~678 at LC_X3_Y8_N3
--operation mode is normal

GB1L149 = M21_safe_q[22] & (GB1L031 $ M21_safe_q[5] # !GB1L091) # !M21_safe_q[22] & (GB1L091 # GB1L031 $ M21_safe_q[5]);


--GB1L671 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~65 at LC_X6_Y9_N2
--operation mode is arithmetic

GB1L671_carry_eqn = (!GB1L761 & GB1L471) # (GB1L761 & GB1L571);
GB1L671 = HB1_row_length_data[18] $ GB1L671_carry_eqn;

--GB1L871 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~65COUT0 at LC_X6_Y9_N2
--operation mode is arithmetic

GB1L871_cout_0 = HB1_row_length_data[18] # !GB1L471;
GB1L871 = CARRY(GB1L871_cout_0);

--GB1L971 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~65COUT1 at LC_X6_Y9_N2
--operation mode is arithmetic

GB1L971_cout_1 = HB1_row_length_data[18] # !GB1L571;
GB1L971 = CARRY(GB1L971_cout_1);


--M21_safe_q[18] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[18] at LC_X2_Y5_N2
--operation mode is arithmetic

M21_safe_q[18]_carry_eqn = (!M21L33 & M21L011) # (M21L33 & M21L111);
M21_safe_q[18]_lut_out = M21_safe_q[18] $ !M21_safe_q[18]_carry_eqn;
M21_safe_q[18]_reg_input = GB1L498 & M21_safe_q[18]_lut_out;
M21_safe_q[18] = DFFEA(M21_safe_q[18]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L311 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[18]~COUT0 at LC_X2_Y5_N2
--operation mode is arithmetic

M21L311_cout_0 = M21_safe_q[18] & !M21L011;
M21L311 = CARRY(M21L311_cout_0);

--M21L411 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[18]~COUT1 at LC_X2_Y5_N2
--operation mode is arithmetic

M21L411_cout_1 = M21_safe_q[18] & !M21L111;
M21L411 = CARRY(M21L411_cout_1);


--GB1L402 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~73 at LC_X6_Y8_N0
--operation mode is arithmetic

GB1L402_carry_eqn = GB1L302;
GB1L402 = HB1_row_length_data[26] $ GB1L402_carry_eqn;

--GB1L602 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~73COUT0 at LC_X6_Y8_N0
--operation mode is arithmetic

GB1L602_cout_0 = HB1_row_length_data[26] # !GB1L302;
GB1L602 = CARRY(GB1L602_cout_0);

--GB1L702 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~73COUT1 at LC_X6_Y8_N0
--operation mode is arithmetic

GB1L702_cout_1 = HB1_row_length_data[26] # !GB1L302;
GB1L702 = CARRY(GB1L702_cout_1);


--M21_safe_q[26] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[26] at LC_X2_Y4_N0
--operation mode is arithmetic

M21_safe_q[26]_carry_eqn = M21L35;
M21_safe_q[26]_lut_out = M21_safe_q[26] $ !M21_safe_q[26]_carry_eqn;
M21_safe_q[26]_reg_input = GB1L498 & M21_safe_q[26]_lut_out;
M21_safe_q[26] = DFFEA(M21_safe_q[26]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L331 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[26]~COUT0 at LC_X2_Y4_N0
--operation mode is arithmetic

M21L331_cout_0 = M21_safe_q[26] & !M21L35;
M21L331 = CARRY(M21L331_cout_0);

--M21L431 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[26]~COUT1 at LC_X2_Y4_N0
--operation mode is arithmetic

M21L431_cout_1 = M21_safe_q[26] & !M21L35;
M21L431 = CARRY(M21L431_cout_1);


--GB1L249 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~679 at LC_X2_Y7_N3
--operation mode is normal

GB1L249 = M21_safe_q[26] & (GB1L671 $ M21_safe_q[18] # !GB1L402) # !M21_safe_q[26] & (GB1L402 # GB1L671 $ M21_safe_q[18]);


--GB1L841 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~57 at LC_X6_Y10_N4
--operation mode is arithmetic

GB1L841_carry_eqn = (!GB1L131 & GB1L641) # (GB1L131 & GB1L741);
GB1L841 = HB1_row_length_data[10] $ GB1L841_carry_eqn;

--GB1L941 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~57COUT at LC_X6_Y10_N4
--operation mode is arithmetic

GB1L941 = CARRY(HB1_row_length_data[10] # !GB1L741);


--M21_safe_q[10] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X2_Y6_N4
--operation mode is arithmetic

M21_safe_q[10]_carry_eqn = (!M21L31 & M21L09) # (M21L31 & M21L19);
M21_safe_q[10]_lut_out = M21_safe_q[10] $ !M21_safe_q[10]_carry_eqn;
M21_safe_q[10]_reg_input = GB1L498 & M21_safe_q[10]_lut_out;
M21_safe_q[10] = DFFEA(M21_safe_q[10]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L32 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT at LC_X2_Y6_N4
--operation mode is arithmetic

M21L32 = CARRY(M21_safe_q[10] & !M21L19);


--GB1L441 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~56 at LC_X6_Y10_N3
--operation mode is arithmetic

GB1L441_carry_eqn = (!GB1L131 & GB1L241) # (GB1L131 & GB1L341);
GB1L441 = HB1_row_length_data[9] $ !GB1L441_carry_eqn;

--GB1L641 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~56COUT0 at LC_X6_Y10_N3
--operation mode is arithmetic

GB1L641_cout_0 = !HB1_row_length_data[9] & !GB1L241;
GB1L641 = CARRY(GB1L641_cout_0);

--GB1L741 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~56COUT1 at LC_X6_Y10_N3
--operation mode is arithmetic

GB1L741_cout_1 = !HB1_row_length_data[9] & !GB1L341;
GB1L741 = CARRY(GB1L741_cout_1);


--M21_safe_q[9] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X2_Y6_N3
--operation mode is arithmetic

M21_safe_q[9]_carry_eqn = (!M21L31 & M21L78) # (M21L31 & M21L88);
M21_safe_q[9]_lut_out = M21_safe_q[9] $ M21_safe_q[9]_carry_eqn;
M21_safe_q[9]_reg_input = GB1L498 & M21_safe_q[9]_lut_out;
M21_safe_q[9] = DFFEA(M21_safe_q[9]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L09 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X2_Y6_N3
--operation mode is arithmetic

M21L09_cout_0 = !M21L78 # !M21_safe_q[9];
M21L09 = CARRY(M21L09_cout_0);

--M21L19 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X2_Y6_N3
--operation mode is arithmetic

M21L19_cout_1 = !M21L88 # !M21_safe_q[9];
M21L19 = CARRY(M21L19_cout_1);


--GB1L349 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~680 at LC_X2_Y8_N4
--operation mode is normal

GB1L349 = M21_safe_q[9] & (GB1L841 $ M21_safe_q[10] # !GB1L441) # !M21_safe_q[9] & (GB1L441 # GB1L841 $ M21_safe_q[10]);


--GB1L481 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~67 at LC_X6_Y9_N4
--operation mode is arithmetic

GB1L481_carry_eqn = (!GB1L761 & GB1L281) # (GB1L761 & GB1L381);
GB1L481 = HB1_row_length_data[20] $ GB1L481_carry_eqn;

--GB1L581 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~67COUT at LC_X6_Y9_N4
--operation mode is arithmetic

GB1L581 = CARRY(HB1_row_length_data[20] # !GB1L381);


--M21_safe_q[20] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[20] at LC_X2_Y5_N4
--operation mode is arithmetic

M21_safe_q[20]_carry_eqn = (!M21L33 & M21L611) # (M21L33 & M21L711);
M21_safe_q[20]_lut_out = M21_safe_q[20] $ !M21_safe_q[20]_carry_eqn;
M21_safe_q[20]_reg_input = GB1L498 & M21_safe_q[20]_lut_out;
M21_safe_q[20] = DFFEA(M21_safe_q[20]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L34 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT at LC_X2_Y5_N4
--operation mode is arithmetic

M21L34 = CARRY(M21_safe_q[20] & !M21L711);


--GB1L802 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~74 at LC_X6_Y8_N1
--operation mode is arithmetic

GB1L802_carry_eqn = (!GB1L302 & GB1L602) # (GB1L302 & GB1L702);
GB1L802 = HB1_row_length_data[27] $ !GB1L802_carry_eqn;

--GB1L012 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~74COUT0 at LC_X6_Y8_N1
--operation mode is arithmetic

GB1L012_cout_0 = !HB1_row_length_data[27] & !GB1L602;
GB1L012 = CARRY(GB1L012_cout_0);

--GB1L112 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~74COUT1 at LC_X6_Y8_N1
--operation mode is arithmetic

GB1L112_cout_1 = !HB1_row_length_data[27] & !GB1L702;
GB1L112 = CARRY(GB1L112_cout_1);


--M21_safe_q[27] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[27] at LC_X2_Y4_N1
--operation mode is arithmetic

M21_safe_q[27]_carry_eqn = (!M21L35 & M21L331) # (M21L35 & M21L431);
M21_safe_q[27]_lut_out = M21_safe_q[27] $ M21_safe_q[27]_carry_eqn;
M21_safe_q[27]_reg_input = GB1L498 & M21_safe_q[27]_lut_out;
M21_safe_q[27] = DFFEA(M21_safe_q[27]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );

--M21L631 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[27]~COUT0 at LC_X2_Y4_N1
--operation mode is arithmetic

M21L631_cout_0 = !M21L331 # !M21_safe_q[27];
M21L631 = CARRY(M21L631_cout_0);

--M21L731 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_counter:row_count_int_rtl_7|alt_counter_stratix:wysi_counter|safe_q[27]~COUT1 at LC_X2_Y4_N1
--operation mode is arithmetic

M21L731_cout_1 = !M21L431 # !M21_safe_q[27];
M21L731 = CARRY(M21L731_cout_1);


--GB1L449 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~681 at LC_X2_Y7_N2
--operation mode is normal

GB1L449 = M21_safe_q[27] & (GB1L481 $ M21_safe_q[20] # !GB1L802) # !M21_safe_q[27] & (GB1L802 # GB1L481 $ M21_safe_q[20]);


--GB1L549 is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o~682 at LC_X2_Y8_N2
--operation mode is normal

GB1L549 = GB1L149 # GB1L249 # GB1L449 # GB1L349;


--GB1_row_switch_o is frame_timing:frame_timing_slave|frame_timing_core:ftc|row_switch_o at LC_X3_Y10_N3
--operation mode is normal

GB1_row_switch_o = !GB1L539 & !GB1L049 & !GB1L549 & GB1L054Q;


--G1L501 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_core:acdcc|row_next_state.idle~50 at LC_X9_Y17_N7
--operation mode is normal

G1L501 = G1_frame_aligned_reg & G1L401Q;


--KB1_result[0] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[0] at DSPOUT_X11_Y9_N0
--DSP Block Operation Mode: Simple Multiplier (36-bit)
KB1_mac_out5_a_data = DATA(KB1L63, KB1L53, KB1L43, KB1L33, KB1L23, KB1L13, KB1L03, KB1L92, KB1L82, KB1L72, KB1L62, KB1L52, KB1L42, KB1L32, KB1L22, KB1L12, KB1L02, KB1L91, KB1L81, KB1L71, KB1L61, KB1L51, KB1L41, KB1L31, KB1L21, KB1L11, KB1L01, KB1L9, KB1L8, KB1L7, KB1L6, KB1L5, KB1L4, KB1L3, KB1L2, KB1_mac_mult1);
KB1_mac_out5_a_rep = UNSIGNED(KB1_mac_out5_a_data);
KB1_mac_out5_b_data = DATA(KB1L801, KB1L701, KB1L601, KB1L501, KB1L401, KB1L301, KB1L201, KB1L101, KB1L001, KB1L99, KB1L89, KB1L79, KB1L69, KB1L59, KB1L49, KB1L39, KB1L29, KB1L19, KB1L09, KB1L98, KB1L88, KB1L78, KB1L68, KB1L58, KB1L48, KB1L38, KB1L28, KB1L18, KB1L08, KB1L97, KB1L87, KB1L77, KB1L67, KB1L57, KB1L47, KB1_mac_mult2);
KB1_mac_out5_b_rep = SIGNED(KB1_mac_out5_b_data);
KB1_mac_out5_c_data = DATA(KB1L081, KB1L971, KB1L871, KB1L771, KB1L671, KB1L571, KB1L471, KB1L371, KB1L271, KB1L171, KB1L071, KB1L961, KB1L861, KB1L761, KB1L661, KB1L561, KB1L461, KB1L361, KB1L261, KB1L161, KB1L061, KB1L951, KB1L851, KB1L751, KB1L651, KB1L551, KB1L451, KB1L351, KB1L251, KB1L151, KB1L051, KB1L941, KB1L841, KB1L741, KB1L641, KB1_mac_mult3);
KB1_mac_out5_c_rep = SIGNED(KB1_mac_out5_c_data);
KB1_mac_out5_d_data = DATA(KB1L252, KB1L152, KB1L052, KB1L942, KB1L842, KB1L742, KB1L642, KB1L542, KB1L442, KB1L342, KB1L242, KB1L142, KB1L042, KB1L932, KB1L832, KB1L732, KB1L632, KB1L532, KB1L432, KB1L332, KB1L232, KB1L132, KB1L032, KB1L922, KB1L822, KB1L722, KB1L622, KB1L522, KB1L422, KB1L322, KB1L222, KB1L122, KB1L022, KB1L912, KB1L812, KB1_mac_mult4);
KB1_mac_out5_d_rep = SIGNED(KB1_mac_out5_d_data);
KB1_mac_out5_result = KB1_mac_out5_a_rep + (KB1_mac_out5_b_rep << 36) + (KB1_mac_out5_c_rep << 18) + (KB1_mac_out5_d_rep << 18);
KB1_result[0] = KB1_mac_out5_result[8];

--KB1_result[1] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[1] at DSPOUT_X11_Y9_N0
KB1_result[1] = KB1_mac_out5_result[9];

--KB1_result[2] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[2] at DSPOUT_X11_Y9_N0
KB1_result[2] = KB1_mac_out5_result[10];

--KB1_result[3] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[3] at DSPOUT_X11_Y9_N0
KB1_result[3] = KB1_mac_out5_result[11];

--KB1_result[4] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[4] at DSPOUT_X11_Y9_N0
KB1_result[4] = KB1_mac_out5_result[12];

--KB1_result[5] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[5] at DSPOUT_X11_Y9_N0
KB1_result[5] = KB1_mac_out5_result[13];

--KB1_result[6] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[6] at DSPOUT_X11_Y9_N0
KB1_result[6] = KB1_mac_out5_result[14];

--KB1_result[7] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[7] at DSPOUT_X11_Y9_N0
KB1_result[7] = KB1_mac_out5_result[15];

--KB1_result[8] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[8] at DSPOUT_X11_Y9_N0
KB1_result[8] = KB1_mac_out5_result[16];

--KB1_result[9] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[9] at DSPOUT_X11_Y9_N0
KB1_result[9] = KB1_mac_out5_result[17];

--KB1_result[10] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[10] at DSPOUT_X11_Y9_N0
KB1_result[10] = KB1_mac_out5_result[18];

--KB1_result[11] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[11] at DSPOUT_X11_Y9_N0
KB1_result[11] = KB1_mac_out5_result[19];

--KB1_result[12] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[12] at DSPOUT_X11_Y9_N0
KB1_result[12] = KB1_mac_out5_result[20];

--KB1_result[13] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[13] at DSPOUT_X11_Y9_N0
KB1_result[13] = KB1_mac_out5_result[21];

--KB1_result[14] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[14] at DSPOUT_X11_Y9_N0
KB1_result[14] = KB1_mac_out5_result[22];

--KB1_result[15] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[15] at DSPOUT_X11_Y9_N0
KB1_result[15] = KB1_mac_out5_result[23];

--KB1_result[16] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[16] at DSPOUT_X11_Y9_N0
KB1_result[16] = KB1_mac_out5_result[24];

--KB1_result[17] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[17] at DSPOUT_X11_Y9_N0
KB1_result[17] = KB1_mac_out5_result[25];

--KB1_result[18] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[18] at DSPOUT_X11_Y9_N0
KB1_result[18] = KB1_mac_out5_result[26];

--KB1_result[19] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[19] at DSPOUT_X11_Y9_N0
KB1_result[19] = KB1_mac_out5_result[27];

--KB1_result[20] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[20] at DSPOUT_X11_Y9_N0
KB1_result[20] = KB1_mac_out5_result[28];

--KB1_result[21] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[21] at DSPOUT_X11_Y9_N0
KB1_result[21] = KB1_mac_out5_result[29];

--KB1_result[22] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[22] at DSPOUT_X11_Y9_N0
KB1_result[22] = KB1_mac_out5_result[30];

--KB1_result[23] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[23] at DSPOUT_X11_Y9_N0
KB1_result[23] = KB1_mac_out5_result[31];

--KB1_result[24] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[24] at DSPOUT_X11_Y9_N0
KB1_result[24] = KB1_mac_out5_result[32];

--KB1_result[25] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[25] at DSPOUT_X11_Y9_N0
KB1_result[25] = KB1_mac_out5_result[33];

--KB1_result[26] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[26] at DSPOUT_X11_Y9_N0
KB1_result[26] = KB1_mac_out5_result[34];

--KB1_result[27] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[27] at DSPOUT_X11_Y9_N0
KB1_result[27] = KB1_mac_out5_result[35];

--KB1_result[28] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[28] at DSPOUT_X11_Y9_N0
KB1_result[28] = KB1_mac_out5_result[36];

--KB1_result[29] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[29] at DSPOUT_X11_Y9_N0
KB1_result[29] = KB1_mac_out5_result[37];

--KB1_result[30] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[30] at DSPOUT_X11_Y9_N0
KB1_result[30] = KB1_mac_out5_result[38];

--KB1_result[31] is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|result[31] at DSPOUT_X11_Y9_N0
KB1_result[31] = KB1_mac_out5_result[39];


--GB1L387 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~102 at LC_X7_Y14_N5
--operation mode is normal

GB1L387_carry_eqn = GB1L187;
GB1L387 = M11_safe_q[31] & (GB1L387_carry_eqn # !GB1L111) # !M11_safe_q[31] & GB1L387_carry_eqn & !GB1L111;


--W1L96 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[12]~53 at LC_X14_Y14_N9
--operation mode is normal

W1L96 = X1_q_b[12] & W1L19Q;

--J62_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[12] at LC_X14_Y14_N9
--operation mode is normal

J62_reg_o[12] = DFFEA(W1L96, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L86 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[11]~54 at LC_X13_Y13_N3
--operation mode is normal

W1L86 = X1_q_b[11] & W1L19Q;

--J62_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[11] at LC_X13_Y13_N3
--operation mode is normal

J62_reg_o[11] = DFFEA(W1L86, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L76 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[10]~55 at LC_X14_Y16_N3
--operation mode is normal

W1L76 = X1_q_b[10] & W1L19Q;

--J62_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[10] at LC_X14_Y16_N3
--operation mode is normal

J62_reg_o[10] = DFFEA(W1L76, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L66 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[9]~56 at LC_X12_Y16_N7
--operation mode is normal

W1L66 = W1L19Q & X1_q_b[9];

--J62_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[9] at LC_X12_Y16_N7
--operation mode is normal

J62_reg_o[9] = DFFEA(W1L66, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L56 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[8]~57 at LC_X13_Y13_N1
--operation mode is normal

W1L56 = X1_q_b[8] & W1L19Q;

--J62_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[8] at LC_X13_Y13_N1
--operation mode is normal

J62_reg_o[8] = DFFEA(W1L56, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L46 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[7]~58 at LC_X12_Y16_N1
--operation mode is normal

W1L46 = W1L19Q & X1_q_b[7];

--J62_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[7] at LC_X12_Y16_N1
--operation mode is normal

J62_reg_o[7] = DFFEA(W1L46, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L36 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[6]~59 at LC_X12_Y16_N8
--operation mode is normal

W1L36 = W1L19Q & X1_q_b[6];

--J62_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[6] at LC_X12_Y16_N8
--operation mode is normal

J62_reg_o[6] = DFFEA(W1L36, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--H1L4 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|next_state.wr~54 at LC_X12_Y18_N5
--operation mode is normal

H1L4 = W1L59 & W1L19Q & !H1L1Q;


--U1L602Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~30 at LC_X3_Y17_N4
--operation mode is normal

U1L602Q_lut_out = U1L551Q & !AB1L45 & !AB1L95 & U1L991Q;
U1L602Q = DFFEA(U1L602Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J02_reg_o[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[16] at LC_X13_Y20_N4
--operation mode is normal

J02_reg_o[16]_sload_eqn = BB1_reg[16];
J02_reg_o[16] = DFFEA(J02_reg_o[16]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--C1L8Q is dispatch:cmd0|pres_state~20 at LC_X8_Y22_N8
--operation mode is normal

C1L8Q_lut_out = !C1L9Q & (U1L702Q # C1L8Q # U1L602Q);
C1L8Q = DFFEA(C1L8Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J02_reg_o[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[17] at LC_X13_Y20_N7
--operation mode is normal

J02_reg_o[17]_lut_out = BB1_reg[17];
J02_reg_o[17] = DFFEA(J02_reg_o[17]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J02_reg_o[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[22] at LC_X13_Y20_N0
--operation mode is normal

J02_reg_o[22]_sload_eqn = BB1_reg[22];
J02_reg_o[22] = DFFEA(J02_reg_o[22]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J02_reg_o[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[19] at LC_X12_Y19_N9
--operation mode is normal

J02_reg_o[19]_sload_eqn = BB1_reg[19];
J02_reg_o[19] = DFFEA(J02_reg_o[19]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J02_reg_o[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[23] at LC_X9_Y19_N4
--operation mode is normal

J02_reg_o[23]_sload_eqn = BB1_reg[23];
J02_reg_o[23] = DFFEA(J02_reg_o[23]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J02_reg_o[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[20] at LC_X9_Y19_N2
--operation mode is normal

J02_reg_o[20]_sload_eqn = BB1_reg[20];
J02_reg_o[20] = DFFEA(J02_reg_o[20]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J02_reg_o[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[21] at LC_X12_Y19_N5
--operation mode is normal

J02_reg_o[21]_lut_out = BB1_reg[21];
J02_reg_o[21] = DFFEA(J02_reg_o[21]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J02_reg_o[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[18] at LC_X12_Y19_N8
--operation mode is normal

J02_reg_o[18]_lut_out = BB1_reg[18];
J02_reg_o[18] = DFFEA(J02_reg_o[18]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--Z8L2 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~135 at LC_X8_Y18_N6
--operation mode is normal

Z8L2 = !M9_safe_q[0] # !M9_safe_q[1] # !M9_safe_q[2] # !M9_safe_q[3];


--Z8L3 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~136 at LC_X6_Y18_N1
--operation mode is normal

Z8L3 = !M9_safe_q[7] # !M9_safe_q[5] # !M9_safe_q[11] # !M9_safe_q[4];


--Z8L4 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~137 at LC_X6_Y17_N8
--operation mode is normal

Z8L4 = !M9_safe_q[8] # !M9_safe_q[10];


--Z8L5 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|LessThan~138 at LC_X6_Y17_N7
--operation mode is normal

Z8L5 = Z8L4 # !M9_safe_q[9] # !M9_safe_q[12] # !M9_safe_q[6];


--Z8L1 is dispatch:cmd0|dispatch_wishbone:wishbone|counter:addr_gen|count~13 at LC_X6_Y18_N0
--operation mode is normal

Z8L1 = !Z8L2 & !Z8L3 & !Z8L5 # !W1L09Q;


--W1_addr_ena is dispatch:cmd0|dispatch_wishbone:wishbone|addr_ena at LC_X12_Y18_N0
--operation mode is normal

W1_addr_ena = A1L382 # H1L7 & H1L1Q # !W1L09Q;


--BB1_reg[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[3] at LC_X18_Y21_N3
--operation mode is normal

BB1_reg[3]_lut_out = U1L851Q & J12_reg_o[3] # !U1L851Q & (U1L351Q & J12_reg_o[3] # !U1L351Q & BB1_reg[4]);
BB1_reg[3] = DFFEA(BB1_reg[3]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L401 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[3]~63 at LC_X14_Y20_N9
--operation mode is normal

U1L401 = U1L402Q & BB1_reg[3];


--W1L78 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[30]~35 at LC_X13_Y16_N8
--operation mode is normal

W1L78 = W1L19Q & X1_q_b[30];

--J62_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[30] at LC_X13_Y16_N8
--operation mode is normal

J62_reg_o[30] = DFFEA(W1L78, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--HB1L3Q is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|current_state~21 at LC_X17_Y15_N4
--operation mode is normal

HB1L3Q_lut_out = W1L19Q & (HB1L3Q # HB1L112);
HB1L3Q = DFFEA(HB1L3Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--A1L472 is reduce_nor~587 at LC_X13_Y18_N3
--operation mode is normal

A1L472 = !J41_reg_o[16] & J41_reg_o[17] & W1L19Q;


--A1L662 is reduce_nor~39 at LC_X13_Y17_N7
--operation mode is normal

A1L662 = A1L072 & A1L472 & W1L4 & A1L272;


--HB1L752 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|resync_req_wren~7 at LC_X13_Y11_N9
--operation mode is normal

HB1L752 = A1L662 & HB1L3Q;


--W1L68 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[29]~36 at LC_X18_Y12_N2
--operation mode is normal

W1L68 = W1L19Q & X1_q_b[29];

--J62_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[29] at LC_X18_Y12_N2
--operation mode is normal

J62_reg_o[29] = DFFEA(W1L68, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L58 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[28]~37 at LC_X13_Y12_N4
--operation mode is normal

W1L58 = W1L19Q & X1_q_b[28];

--J62_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[28] at LC_X13_Y12_N4
--operation mode is normal

J62_reg_o[28] = DFFEA(W1L58, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L48 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[27]~38 at LC_X14_Y12_N2
--operation mode is normal

W1L48 = X1_q_b[27] & W1L19Q;

--J62_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[27] at LC_X14_Y12_N2
--operation mode is normal

J62_reg_o[27] = DFFEA(W1L48, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L38 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[26]~39 at LC_X13_Y12_N6
--operation mode is normal

W1L38 = X1_q_b[26] & W1L19Q;

--J62_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[26] at LC_X13_Y12_N6
--operation mode is normal

J62_reg_o[26] = DFFEA(W1L38, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L28 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[25]~40 at LC_X13_Y12_N5
--operation mode is normal

W1L28 = W1L19Q & X1_q_b[25];

--J62_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[25] at LC_X13_Y12_N5
--operation mode is normal

J62_reg_o[25] = DFFEA(W1L28, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L18 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[24]~41 at LC_X14_Y11_N7
--operation mode is normal

W1L18 = X1_q_b[24] & W1L19Q;

--J62_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[24] at LC_X14_Y11_N7
--operation mode is normal

J62_reg_o[24] = DFFEA(W1L18, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L08 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[23]~42 at LC_X17_Y12_N0
--operation mode is normal

W1L08 = X1_q_b[23] & W1L19Q;

--J62_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[23] at LC_X17_Y12_N0
--operation mode is normal

J62_reg_o[23] = DFFEA(W1L08, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L97 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[22]~43 at LC_X17_Y12_N9
--operation mode is normal

W1L97 = W1L19Q & X1_q_b[22];

--J62_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[22] at LC_X17_Y12_N9
--operation mode is normal

J62_reg_o[22] = DFFEA(W1L97, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L87 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[21]~44 at LC_X14_Y11_N8
--operation mode is normal

W1L87 = X1_q_b[21] & W1L19Q;

--J62_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[21] at LC_X14_Y11_N8
--operation mode is normal

J62_reg_o[21] = DFFEA(W1L87, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L77 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[20]~45 at LC_X18_Y12_N5
--operation mode is normal

W1L77 = W1L19Q & X1_q_b[20];

--J62_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[20] at LC_X18_Y12_N5
--operation mode is normal

J62_reg_o[20] = DFFEA(W1L77, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L67 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[19]~46 at LC_X14_Y11_N0
--operation mode is normal

W1L67 = X1_q_b[19] & W1L19Q;

--J62_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[19] at LC_X14_Y11_N0
--operation mode is normal

J62_reg_o[19] = DFFEA(W1L67, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L57 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[18]~47 at LC_X14_Y12_N1
--operation mode is normal

W1L57 = X1_q_b[18] & W1L19Q;

--J62_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[18] at LC_X14_Y12_N1
--operation mode is normal

J62_reg_o[18] = DFFEA(W1L57, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L47 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[17]~48 at LC_X18_Y12_N6
--operation mode is normal

W1L47 = W1L19Q & X1_q_b[17];

--J62_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[17] at LC_X18_Y12_N6
--operation mode is normal

J62_reg_o[17] = DFFEA(W1L47, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L37 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[16]~49 at LC_X13_Y16_N5
--operation mode is normal

W1L37 = X1_q_b[16] & W1L19Q;

--J62_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[16] at LC_X13_Y16_N5
--operation mode is normal

J62_reg_o[16] = DFFEA(W1L37, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L27 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[15]~50 at LC_X18_Y12_N1
--operation mode is normal

W1L27 = W1L19Q & X1_q_b[15];

--J62_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[15] at LC_X18_Y12_N1
--operation mode is normal

J62_reg_o[15] = DFFEA(W1L27, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L17 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[14]~51 at LC_X13_Y12_N8
--operation mode is normal

W1L17 = X1_q_b[14] & W1L19Q;

--J62_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[14] at LC_X13_Y12_N8
--operation mode is normal

J62_reg_o[14] = DFFEA(W1L17, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--W1L88 is dispatch:cmd0|dispatch_wishbone:wishbone|dat_o[31]~63 at LC_X13_Y16_N2
--operation mode is normal

W1L88 = X1_q_b[31] & W1L19Q;

--J62_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[31] at LC_X13_Y16_N2
--operation mode is normal

J62_reg_o[31] = DFFEA(W1L88, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L752, , );


--GB1L133 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~109 at LC_X8_Y7_N4
--operation mode is arithmetic

GB1L133_carry_eqn = (!GB1L413 & GB1L923) # (GB1L413 & GB1L033);
GB1L133 = J42_reg_o[30] $ GB1L133_carry_eqn;

--GB1L233 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~109COUT at LC_X8_Y7_N4
--operation mode is arithmetic

GB1L233 = CARRY(J42_reg_o[30] # !GB1L033);


--GB1L498 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~134 at LC_X3_Y5_N5
--operation mode is normal

GB1L498_carry_eqn = GB1L298;
GB1L498 = GB1L222 & GB1L498_carry_eqn & M21_safe_q[31] # !GB1L222 & (GB1L498_carry_eqn # M21_safe_q[31]);


--GB1L755 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~36COUT0 at LC_X7_Y7_N3
--operation mode is arithmetic

GB1L755_cout_0 = M21_safe_q[29] & (!GB1L355 # !GB1L723) # !M21_safe_q[29] & !GB1L723 & !GB1L355;
GB1L755 = CARRY(GB1L755_cout_0);

--GB1L855 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~36COUT1 at LC_X7_Y7_N3
--operation mode is arithmetic

GB1L855_cout_1 = M21_safe_q[29] & (!GB1L455 # !GB1L723) # !M21_safe_q[29] & !GB1L723 & !GB1L455;
GB1L855 = CARRY(GB1L855_cout_1);


--GB1L244 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~141 at LC_X5_Y4_N4
--operation mode is arithmetic

GB1L244_carry_eqn = (!GB1L524 & GB1L044) # (GB1L524 & GB1L144);
GB1L244 = GB1L022 $ GB1L244_carry_eqn;

--GB1L344 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~141COUT at LC_X5_Y4_N4
--operation mode is arithmetic

GB1L344 = CARRY(GB1L022 # !GB1L144);


--GB1L866 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~68COUT0 at LC_X6_Y4_N3
--operation mode is arithmetic

GB1L866_cout_0 = M21_safe_q[29] & GB1L834 & !GB1L466 # !M21_safe_q[29] & (GB1L834 # !GB1L466);
GB1L866 = CARRY(GB1L866_cout_0);

--GB1L966 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~68COUT1 at LC_X6_Y4_N3
--operation mode is arithmetic

GB1L966_cout_1 = M21_safe_q[29] & GB1L834 & !GB1L566 # !M21_safe_q[29] & (GB1L834 # !GB1L566);
GB1L966 = CARRY(GB1L966_cout_1);


--BB1_reg[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[5] at LC_X18_Y21_N5
--operation mode is normal

BB1_reg[5]_lut_out = U1L851Q & J12_reg_o[5] # !U1L851Q & (U1L351Q & J12_reg_o[5] # !U1L351Q & BB1_reg[6]);
BB1_reg[5] = DFFEA(BB1_reg[5]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L601 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[5]~61 at LC_X17_Y20_N3
--operation mode is normal

U1L601 = U1L402Q & BB1_reg[5];


--BB1_reg[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[4] at LC_X18_Y21_N7
--operation mode is normal

BB1_reg[4]_lut_out = U1L851Q & J12_reg_o[4] # !U1L851Q & (U1L351Q & J12_reg_o[4] # !U1L351Q & BB1_reg[5]);
BB1_reg[4] = DFFEA(BB1_reg[4]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L501 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[4]~62 at LC_X14_Y20_N3
--operation mode is normal

U1L501 = U1L402Q & BB1_reg[4];


--U1L551Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~23 at LC_X22_Y21_N8
--operation mode is normal

U1L551Q_lut_out = Z1_count[1] & Z1_count[0] & U1L661 & U1L451Q;
U1L551Q = DFFEA(U1L551Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--U1L891Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~21 at LC_X2_Y17_N1
--operation mode is normal

U1L891Q_lut_out = U1L981 # U1L091 # U1L291 & U1L191;
U1L891Q = DFFEA(U1L891Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J12_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[0] at LC_X22_Y22_N2
--operation mode is normal

J12_reg_o[0]_sload_eqn = BB2_reg[1];
J12_reg_o[0] = DFFEA(J12_reg_o[0]_sload_eqn, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--U1L351Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~21 at LC_X21_Y23_N2
--operation mode is normal

U1L351Q_lut_out = Y1_rdy_o & !U1L971 & (U1L651Q # !U1L251Q);
U1L351Q = DFFEA(U1L351Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--U1L851Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~26 at LC_X21_Y23_N4
--operation mode is normal

U1L851Q_lut_out = Y1_rdy_o & U1L751Q & (AB1L84 # AB1L83);
U1L851Q = DFFEA(U1L851Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--U1L451Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~22 at LC_X22_Y21_N9
--operation mode is normal

U1L451Q_lut_out = U1L851Q & U1L051 # !U1L851Q & (U1L351Q # U1L451Q & U1L051);
U1L451Q = DFFEA(U1L451Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--U1_data_shreg_ena is dispatch:cmd0|dispatch_cmd_receive:receiver|data_shreg_ena at LC_X19_Y21_N4
--operation mode is normal

U1_data_shreg_ena = U1L451Q # U1L351Q # U1L851Q;


--Z2L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~135 at LC_X2_Y18_N9
--operation mode is normal

Z2L2 = !M3_safe_q[2] # !M3_safe_q[3] # !M3_safe_q[1] # !M3_safe_q[0];


--M3_safe_q[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X2_Y19_N0
--operation mode is arithmetic

M3_safe_q[6]_carry_eqn = M3L31;
M3_safe_q[6]_lut_out = M3_safe_q[6] $ !M3_safe_q[6]_carry_eqn;
M3_safe_q[6]_reg_input = !Z2L1 & M3_safe_q[6]_lut_out;
M3_safe_q[6] = DFFEA(M3_safe_q[6]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L061, , );

--M3L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X2_Y19_N0
--operation mode is arithmetic

M3L34_cout_0 = M3_safe_q[6] & !M3L31;
M3L34 = CARRY(M3L34_cout_0);

--M3L44 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X2_Y19_N0
--operation mode is arithmetic

M3L44_cout_1 = M3_safe_q[6] & !M3L31;
M3L44 = CARRY(M3L44_cout_1);


--M3_safe_q[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X2_Y19_N1
--operation mode is arithmetic

M3_safe_q[7]_carry_eqn = (!M3L31 & M3L34) # (M3L31 & M3L44);
M3_safe_q[7]_lut_out = M3_safe_q[7] $ M3_safe_q[7]_carry_eqn;
M3_safe_q[7]_reg_input = !Z2L1 & M3_safe_q[7]_lut_out;
M3_safe_q[7] = DFFEA(M3_safe_q[7]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L061, , );

--M3L64 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X2_Y19_N1
--operation mode is arithmetic

M3L64_cout_0 = !M3L34 # !M3_safe_q[7];
M3L64 = CARRY(M3L64_cout_0);

--M3L74 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X2_Y19_N1
--operation mode is arithmetic

M3L74_cout_1 = !M3L44 # !M3_safe_q[7];
M3L74 = CARRY(M3L74_cout_1);


--Z2L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~136 at LC_X2_Y18_N7
--operation mode is normal

Z2L3 = !M3_safe_q[4] # !M3_safe_q[7] # !M3_safe_q[5] # !M3_safe_q[6];


--M3_safe_q[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X2_Y19_N2
--operation mode is arithmetic

M3_safe_q[8]_carry_eqn = (!M3L31 & M3L64) # (M3L31 & M3L74);
M3_safe_q[8]_lut_out = M3_safe_q[8] $ !M3_safe_q[8]_carry_eqn;
M3_safe_q[8]_reg_input = !Z2L1 & M3_safe_q[8]_lut_out;
M3_safe_q[8] = DFFEA(M3_safe_q[8]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L061, , );

--M3L94 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X2_Y19_N2
--operation mode is arithmetic

M3L94_cout_0 = M3_safe_q[8] & !M3L64;
M3L94 = CARRY(M3L94_cout_0);

--M3L05 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X2_Y19_N2
--operation mode is arithmetic

M3L05_cout_1 = M3_safe_q[8] & !M3L74;
M3L05 = CARRY(M3L05_cout_1);


--M3_safe_q[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X2_Y19_N3
--operation mode is arithmetic

M3_safe_q[9]_carry_eqn = (!M3L31 & M3L94) # (M3L31 & M3L05);
M3_safe_q[9]_lut_out = M3_safe_q[9] $ M3_safe_q[9]_carry_eqn;
M3_safe_q[9]_reg_input = !Z2L1 & M3_safe_q[9]_lut_out;
M3_safe_q[9] = DFFEA(M3_safe_q[9]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L061, , );

--M3L25 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X2_Y19_N3
--operation mode is arithmetic

M3L25_cout_0 = !M3L94 # !M3_safe_q[9];
M3L25 = CARRY(M3L25_cout_0);

--M3L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X2_Y19_N3
--operation mode is arithmetic

M3L35_cout_1 = !M3L05 # !M3_safe_q[9];
M3L35 = CARRY(M3L35_cout_1);


--Z2L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~137 at LC_X2_Y20_N3
--operation mode is normal

Z2L4 = !M3_safe_q[8] # !M3_safe_q[9];


--M3_safe_q[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X2_Y19_N6
--operation mode is normal

M3_safe_q[12]_carry_eqn = (!M3L32 & M3L65) # (M3L32 & M3L75);
M3_safe_q[12]_lut_out = M3_safe_q[12]_carry_eqn $ !M3_safe_q[12];
M3_safe_q[12]_reg_input = !Z2L1 & M3_safe_q[12]_lut_out;
M3_safe_q[12] = DFFEA(M3_safe_q[12]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L061, , );


--M3_safe_q[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X2_Y19_N4
--operation mode is arithmetic

M3_safe_q[10]_carry_eqn = (!M3L31 & M3L25) # (M3L31 & M3L35);
M3_safe_q[10]_lut_out = M3_safe_q[10] $ !M3_safe_q[10]_carry_eqn;
M3_safe_q[10]_reg_input = !Z2L1 & M3_safe_q[10]_lut_out;
M3_safe_q[10] = DFFEA(M3_safe_q[10]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L061, , );

--M3L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT at LC_X2_Y19_N4
--operation mode is arithmetic

M3L32 = CARRY(M3_safe_q[10] & !M3L35);


--M3_safe_q[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X2_Y19_N5
--operation mode is arithmetic

M3_safe_q[11]_carry_eqn = M3L32;
M3_safe_q[11]_lut_out = M3_safe_q[11] $ M3_safe_q[11]_carry_eqn;
M3_safe_q[11]_reg_input = !Z2L1 & M3_safe_q[11]_lut_out;
M3_safe_q[11] = DFFEA(M3_safe_q[11]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L061, , );

--M3L65 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X2_Y19_N5
--operation mode is arithmetic

M3L65_cout_0 = !M3L32 # !M3_safe_q[11];
M3L65 = CARRY(M3L65_cout_0);

--M3L75 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|lpm_counter:count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X2_Y19_N5
--operation mode is arithmetic

M3L75_cout_1 = !M3L32 # !M3_safe_q[11];
M3L75 = CARRY(M3L75_cout_1);


--Z2L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|LessThan~138 at LC_X2_Y18_N5
--operation mode is normal

Z2L5 = Z2L4 # !M3_safe_q[12] # !M3_safe_q[11] # !M3_safe_q[10];


--U1L302Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~26 at LC_X2_Y17_N7
--operation mode is normal

U1L302Q_lut_out = Z3_count & U1L002Q;
U1L302Q = DFFEA(U1L302Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--Z2L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:data_counter|count~13 at LC_X2_Y18_N8
--operation mode is normal

Z2L1 = U1L302Q # !Z2L3 & !Z2L2 & !Z2L5;


--U1L202Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~25 at LC_X2_Y17_N4
--operation mode is normal

U1L202Q_lut_out = U1L551Q & U1L502Q;
U1L202Q = DFFEA(U1L202Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--U1L061 is dispatch:cmd0|dispatch_cmd_receive:receiver|data_word_count_ena~13 at LC_X2_Y18_N4
--operation mode is normal

U1L102Q_qfbk = U1L102Q;
U1L061 = U1L302Q # U1L102Q_qfbk # U1L202Q;

--U1L102Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~24 at LC_X2_Y18_N4
--operation mode is normal

U1L102Q_sload_eqn = U1L402Q;
U1L102Q = DFFEA(U1L102Q_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J91_reg_o[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[13] at LC_X7_Y20_N8
--operation mode is normal

J91_reg_o[13]_sload_eqn = BB1_reg[13];
J91_reg_o[13] = DFFEA(J91_reg_o[13]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--J31_reg_o[7] is dispatch:cmd0|reg:cmd0|reg_o[7] at LC_X6_Y19_N5
--operation mode is normal

J31_reg_o[7]_lut_out = J91_reg_o[7] & U1L602Q;
J31_reg_o[7] = DFFEA(J31_reg_o[7]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J31_reg_o[2] is dispatch:cmd0|reg:cmd0|reg_o[2] at LC_X5_Y20_N4
--operation mode is normal

J31_reg_o[2]_lut_out = J91_reg_o[2] & U1L602Q;
J31_reg_o[2] = DFFEA(J31_reg_o[2]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J31_reg_o[11] is dispatch:cmd0|reg:cmd0|reg_o[11] at LC_X6_Y19_N4
--operation mode is normal

J31_reg_o[11]_lut_out = J91_reg_o[11] & U1L602Q;
J31_reg_o[11] = DFFEA(J31_reg_o[11]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J31_reg_o[1] is dispatch:cmd0|reg:cmd0|reg_o[1] at LC_X5_Y20_N9
--operation mode is normal

J31_reg_o[1]_lut_out = J91_reg_o[1] & U1L602Q;
J31_reg_o[1] = DFFEA(J31_reg_o[1]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J31_reg_o[8] is dispatch:cmd0|reg:cmd0|reg_o[8] at LC_X7_Y19_N0
--operation mode is normal

J31_reg_o[8]_lut_out = J91_reg_o[8] & U1L602Q;
J31_reg_o[8] = DFFEA(J31_reg_o[8]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J31_reg_o[0] is dispatch:cmd0|reg:cmd0|reg_o[0] at LC_X6_Y19_N6
--operation mode is normal

J31_reg_o[0]_lut_out = J91_reg_o[0] & U1L602Q;
J31_reg_o[0] = DFFEA(J31_reg_o[0]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J31_reg_o[10] is dispatch:cmd0|reg:cmd0|reg_o[10] at LC_X6_Y19_N1
--operation mode is normal

J31_reg_o[10]_lut_out = J91_reg_o[10] & U1L602Q;
J31_reg_o[10] = DFFEA(J31_reg_o[10]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J31_reg_o[4] is dispatch:cmd0|reg:cmd0|reg_o[4] at LC_X7_Y20_N0
--operation mode is normal

J31_reg_o[4]_lut_out = J91_reg_o[4] & U1L602Q;
J31_reg_o[4] = DFFEA(J31_reg_o[4]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J31_reg_o[6] is dispatch:cmd0|reg:cmd0|reg_o[6] at LC_X8_Y19_N4
--operation mode is normal

J31_reg_o[6]_lut_out = J91_reg_o[6] & U1L602Q;
J31_reg_o[6] = DFFEA(J31_reg_o[6]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J31_reg_o[12] is dispatch:cmd0|reg:cmd0|reg_o[12] at LC_X5_Y19_N9
--operation mode is normal

J31_reg_o[12]_lut_out = J91_reg_o[12] & U1L602Q;
J31_reg_o[12] = DFFEA(J31_reg_o[12]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J31_reg_o[9] is dispatch:cmd0|reg:cmd0|reg_o[9] at LC_X6_Y19_N8
--operation mode is normal

J31_reg_o[9]_lut_out = J91_reg_o[9] & U1L602Q;
J31_reg_o[9] = DFFEA(J31_reg_o[9]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J31_reg_o[5] is dispatch:cmd0|reg:cmd0|reg_o[5] at LC_X7_Y20_N7
--operation mode is normal

J31_reg_o[5]_lut_out = J91_reg_o[5] & U1L602Q;
J31_reg_o[5] = DFFEA(J31_reg_o[5]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J31_reg_o[3] is dispatch:cmd0|reg:cmd0|reg_o[3] at LC_X7_Y20_N6
--operation mode is normal

J31_reg_o[3]_lut_out = J91_reg_o[3] & U1L602Q;
J31_reg_o[3] = DFFEA(J31_reg_o[3]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--C1L6 is dispatch:cmd0|next_state.reply~17 at LC_X6_Y19_N2
--operation mode is normal

C1L6 = !W1L19Q & W1L09Q;


--W1L39Q is dispatch:cmd0|dispatch_wishbone:wishbone|pres_state~23 at LC_X13_Y18_N6
--operation mode is normal

W1L39Q_lut_out = W1L98 & A1L682;
W1L39Q = DFFEA(W1L39Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J12_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[1] at LC_X22_Y22_N6
--operation mode is normal

J12_reg_o[1]_lut_out = BB2_reg[2];
J12_reg_o[1] = DFFEA(J12_reg_o[1]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J12_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[2] at LC_X22_Y22_N1
--operation mode is normal

J12_reg_o[2]_lut_out = BB2_reg[3];
J12_reg_o[2] = DFFEA(J12_reg_o[2]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--V1L111Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~23 at LC_X6_Y24_N3
--operation mode is normal

V1L111Q_lut_out = V1L601 # !V1L161 & !V1L261 & V1L011Q;
V1L111Q = DFFEA(V1L111Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--V1L961Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~21 at LC_X6_Y22_N2
--operation mode is normal

V1L961Q_lut_out = V1L461 # V1L661 & (V1L651 # V1L061);
V1L961Q = DFFEA(V1L961Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--V1L561 is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_next_state.send_crc~2 at LC_X6_Y22_N6
--operation mode is normal

V1L561 = V1L171Q & DB1L021Q;


--V1L661 is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_next_state.send_crc~5 at LC_X6_Y22_N3
--operation mode is normal

V1L661 = V1L071Q & !DB1L021Q;


--V1L28 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~58 at LC_X5_Y26_N2
--operation mode is arithmetic

V1L28_carry_eqn = (!V1L37 & V1L08) # (V1L37 & V1L18);
V1L28 = V1L93 $ !V1L28_carry_eqn;

--V1L48 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~58COUT0 at LC_X5_Y26_N2
--operation mode is arithmetic

V1L48_cout_0 = !V1L93 & !V1L08;
V1L48 = CARRY(V1L48_cout_0);

--V1L58 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~58COUT1 at LC_X5_Y26_N2
--operation mode is arithmetic

V1L58_cout_1 = !V1L93 & !V1L18;
V1L58 = CARRY(V1L58_cout_1);


--M8_safe_q[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X5_Y22_N2
--operation mode is arithmetic

M8_safe_q[9]_carry_eqn = (!M8L51 & M8L25) # (M8L51 & M8L35);
M8_safe_q[9]_lut_out = M8_safe_q[9] $ M8_safe_q[9]_carry_eqn;
M8_safe_q[9]_reg_input = !Z6L5 & M8_safe_q[9]_lut_out;
M8_safe_q[9] = DFFEA(M8_safe_q[9]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L371, , );

--M8L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X5_Y22_N2
--operation mode is arithmetic

M8L55_cout_0 = !M8L25 # !M8_safe_q[9];
M8L55 = CARRY(M8L55_cout_0);

--M8L65 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X5_Y22_N2
--operation mode is arithmetic

M8L65_cout_1 = !M8L35 # !M8_safe_q[9];
M8L65 = CARRY(M8L65_cout_1);


--V1L06 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~52 at LC_X5_Y27_N6
--operation mode is arithmetic

V1L06_carry_eqn = (!V1L55 & V1L85) # (V1L55 & V1L95);
V1L06 = V1L71 $ !V1L06_carry_eqn;

--V1L26 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~52COUT0 at LC_X5_Y27_N6
--operation mode is arithmetic

V1L26_cout_0 = !V1L71 & !V1L85;
V1L26 = CARRY(V1L26_cout_0);

--V1L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~52COUT1 at LC_X5_Y27_N6
--operation mode is arithmetic

V1L36_cout_1 = !V1L71 & !V1L95;
V1L36 = CARRY(V1L36_cout_1);


--M8_safe_q[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X5_Y23_N6
--operation mode is arithmetic

M8_safe_q[3]_carry_eqn = (!M8L5 & M8L63) # (M8L5 & M8L73);
M8_safe_q[3]_lut_out = M8_safe_q[3] $ M8_safe_q[3]_carry_eqn;
M8_safe_q[3]_reg_input = !Z6L5 & M8_safe_q[3]_lut_out;
M8_safe_q[3] = DFFEA(M8_safe_q[3]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L371, , );

--M8L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X5_Y23_N6
--operation mode is arithmetic

M8L93_cout_0 = !M8L63 # !M8_safe_q[3];
M8L93 = CARRY(M8L93_cout_0);

--M8L04 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X5_Y23_N6
--operation mode is arithmetic

M8L04_cout_1 = !M8L73 # !M8_safe_q[3];
M8L04 = CARRY(M8L04_cout_1);


--V1L251 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~159 at LC_X5_Y25_N1
--operation mode is normal

V1L251 = V1L06 & (V1L28 $ M8_safe_q[9] # !M8_safe_q[3]) # !V1L06 & (M8_safe_q[3] # V1L28 $ M8_safe_q[9]);


--V1L87 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~57 at LC_X5_Y26_N1
--operation mode is arithmetic

V1L87_carry_eqn = (!V1L37 & V1L67) # (V1L37 & V1L77);
V1L87 = V1L53 $ V1L87_carry_eqn;

--V1L08 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~57COUT0 at LC_X5_Y26_N1
--operation mode is arithmetic

V1L08_cout_0 = V1L53 # !V1L67;
V1L08 = CARRY(V1L08_cout_0);

--V1L18 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~57COUT1 at LC_X5_Y26_N1
--operation mode is arithmetic

V1L18_cout_1 = V1L53 # !V1L77;
V1L18 = CARRY(V1L18_cout_1);


--M8_safe_q[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X5_Y22_N1
--operation mode is arithmetic

M8_safe_q[8]_carry_eqn = (!M8L51 & M8L94) # (M8L51 & M8L05);
M8_safe_q[8]_lut_out = M8_safe_q[8] $ !M8_safe_q[8]_carry_eqn;
M8_safe_q[8]_reg_input = !Z6L5 & M8_safe_q[8]_lut_out;
M8_safe_q[8] = DFFEA(M8_safe_q[8]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L371, , );

--M8L25 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X5_Y22_N1
--operation mode is arithmetic

M8L25_cout_0 = M8_safe_q[8] & !M8L94;
M8L25 = CARRY(M8L25_cout_0);

--M8L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X5_Y22_N1
--operation mode is arithmetic

M8L35_cout_1 = M8_safe_q[8] & !M8L05;
M8L35 = CARRY(M8L35_cout_1);


--V1L05 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~49 at LC_X5_Y27_N3
--operation mode is arithmetic

V1L05 = !V1L7;

--V1L25 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~49COUT0 at LC_X5_Y27_N3
--operation mode is arithmetic

V1L25_cout_0 = V1L7;
V1L25 = CARRY(V1L25_cout_0);

--V1L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~49COUT1 at LC_X5_Y27_N3
--operation mode is arithmetic

V1L35_cout_1 = V1L7;
V1L35 = CARRY(V1L35_cout_1);


--M8_safe_q[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X5_Y23_N3
--operation mode is arithmetic

M8_safe_q[0]_lut_out = !M8_safe_q[0];
M8_safe_q[0]_reg_input = !Z6L5 & M8_safe_q[0]_lut_out;
M8_safe_q[0] = DFFEA(M8_safe_q[0]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L371, , );

--M8L23 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[0]~COUT0 at LC_X5_Y23_N3
--operation mode is arithmetic

M8L23_cout_0 = M8_safe_q[0];
M8L23 = CARRY(M8L23_cout_0);

--M8L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[0]~COUT1 at LC_X5_Y23_N3
--operation mode is arithmetic

M8L33_cout_1 = M8_safe_q[0];
M8L33 = CARRY(M8L33_cout_1);


--V1L351 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~160 at LC_X5_Y25_N2
--operation mode is normal

V1L351 = M8_safe_q[8] & (M8_safe_q[0] $ V1L05 # !V1L87) # !M8_safe_q[8] & (V1L87 # M8_safe_q[0] $ V1L05);


--V1L86 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~54 at LC_X5_Y27_N8
--operation mode is arithmetic

V1L86_carry_eqn = (!V1L55 & V1L66) # (V1L55 & V1L76);
V1L86 = V1L52 $ !V1L86_carry_eqn;

--V1L07 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~54COUT0 at LC_X5_Y27_N8
--operation mode is arithmetic

V1L07_cout_0 = !V1L52 & !V1L66;
V1L07 = CARRY(V1L07_cout_0);

--V1L17 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~54COUT1 at LC_X5_Y27_N8
--operation mode is arithmetic

V1L17_cout_1 = !V1L52 & !V1L76;
V1L17 = CARRY(V1L17_cout_1);


--M8_safe_q[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X5_Y23_N8
--operation mode is arithmetic

M8_safe_q[5]_carry_eqn = (!M8L5 & M8L24) # (M8L5 & M8L34);
M8_safe_q[5]_lut_out = M8_safe_q[5] $ M8_safe_q[5]_carry_eqn;
M8_safe_q[5]_reg_input = !Z6L5 & M8_safe_q[5]_lut_out;
M8_safe_q[5] = DFFEA(M8_safe_q[5]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L371, , );

--M8L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[5]~COUT0 at LC_X5_Y23_N8
--operation mode is arithmetic

M8L54_cout_0 = !M8L24 # !M8_safe_q[5];
M8L54 = CARRY(M8L54_cout_0);

--M8L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[5]~COUT1 at LC_X5_Y23_N8
--operation mode is arithmetic

M8L64_cout_1 = !M8L34 # !M8_safe_q[5];
M8L64 = CARRY(M8L64_cout_1);


--V1L29 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~61 at LC_X5_Y26_N5
--operation mode is arithmetic

V1L29_carry_eqn = V1L19;
V1L29 = V1L94 $ V1L29_carry_eqn;

--V1L49 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~61COUT0 at LC_X5_Y26_N5
--operation mode is arithmetic

V1L49_cout_0 = V1L94 # !V1L19;
V1L49 = CARRY(V1L49_cout_0);

--V1L59 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~61COUT1 at LC_X5_Y26_N5
--operation mode is arithmetic

V1L59_cout_1 = V1L94 # !V1L19;
V1L59 = CARRY(V1L59_cout_1);


--M8_safe_q[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X5_Y22_N5
--operation mode is arithmetic

M8_safe_q[12]_carry_eqn = M8L52;
M8_safe_q[12]_lut_out = M8_safe_q[12] $ !M8_safe_q[12]_carry_eqn;
M8_safe_q[12]_reg_input = !Z6L5 & M8_safe_q[12]_lut_out;
M8_safe_q[12] = DFFEA(M8_safe_q[12]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L371, , );

--M8L26 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[12]~COUT0 at LC_X5_Y22_N5
--operation mode is arithmetic

M8L26_cout_0 = M8_safe_q[12] & !M8L52;
M8L26 = CARRY(M8L26_cout_0);

--M8L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[12]~COUT1 at LC_X5_Y22_N5
--operation mode is arithmetic

M8L36_cout_1 = M8_safe_q[12] & !M8L52;
M8L36 = CARRY(M8L36_cout_1);


--V1L451 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~161 at LC_X5_Y25_N5
--operation mode is normal

V1L451 = M8_safe_q[12] & (V1L86 $ M8_safe_q[5] # !V1L29) # !M8_safe_q[12] & (V1L29 # V1L86 $ M8_safe_q[5]);


--V1L45 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~50 at LC_X5_Y27_N4
--operation mode is arithmetic

V1L45 = V1L9 $ !V1L25;

--V1L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~50COUT at LC_X5_Y27_N4
--operation mode is arithmetic

V1L55 = CARRY(!V1L9 & !V1L35);


--M8_safe_q[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X5_Y23_N4
--operation mode is arithmetic

M8_safe_q[1]_lut_out = M8_safe_q[1] $ M8L23;
M8_safe_q[1]_reg_input = !Z6L5 & M8_safe_q[1]_lut_out;
M8_safe_q[1] = DFFEA(M8_safe_q[1]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L371, , );

--M8L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[1]~COUT at LC_X5_Y23_N4
--operation mode is arithmetic

M8L5 = CARRY(!M8L33 # !M8_safe_q[1]);


--V1L09 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~60 at LC_X5_Y26_N4
--operation mode is arithmetic

V1L09_carry_eqn = (!V1L37 & V1L88) # (V1L37 & V1L98);
V1L09 = V1L54 $ !V1L09_carry_eqn;

--V1L19 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~60COUT at LC_X5_Y26_N4
--operation mode is arithmetic

V1L19 = CARRY(!V1L54 & !V1L98);


--M8_safe_q[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X5_Y22_N4
--operation mode is arithmetic

M8_safe_q[11]_carry_eqn = (!M8L51 & M8L85) # (M8L51 & M8L95);
M8_safe_q[11]_lut_out = M8_safe_q[11] $ M8_safe_q[11]_carry_eqn;
M8_safe_q[11]_reg_input = !Z6L5 & M8_safe_q[11]_lut_out;
M8_safe_q[11] = DFFEA(M8_safe_q[11]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L371, , );

--M8L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[11]~COUT at LC_X5_Y22_N4
--operation mode is arithmetic

M8L52 = CARRY(!M8L95 # !M8_safe_q[11]);


--V1L551 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~162 at LC_X5_Y25_N4
--operation mode is normal

V1L551 = V1L45 & (M8_safe_q[11] $ V1L09 # !M8_safe_q[1]) # !V1L45 & (M8_safe_q[1] # M8_safe_q[11] $ V1L09);


--V1L651 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~163 at LC_X5_Y25_N6
--operation mode is normal

V1L651 = V1L551 # V1L251 # V1L451 # V1L351;


--V1L001 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~63 at LC_X5_Y26_N7
--operation mode is normal

V1L001_carry_eqn = (!V1L19 & V1L89) # (V1L19 & V1L99);
V1L001 = V1L001_carry_eqn;


--V1L68 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~59 at LC_X5_Y26_N3
--operation mode is arithmetic

V1L68_carry_eqn = (!V1L37 & V1L48) # (V1L37 & V1L58);
V1L68 = V1L34 $ V1L68_carry_eqn;

--V1L88 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~59COUT0 at LC_X5_Y26_N3
--operation mode is arithmetic

V1L88_cout_0 = V1L34 # !V1L48;
V1L88 = CARRY(V1L88_cout_0);

--V1L98 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~59COUT1 at LC_X5_Y26_N3
--operation mode is arithmetic

V1L98_cout_1 = V1L34 # !V1L58;
V1L98 = CARRY(V1L98_cout_1);


--M8_safe_q[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X5_Y22_N3
--operation mode is arithmetic

M8_safe_q[10]_carry_eqn = (!M8L51 & M8L55) # (M8L51 & M8L65);
M8_safe_q[10]_lut_out = M8_safe_q[10] $ !M8_safe_q[10]_carry_eqn;
M8_safe_q[10]_reg_input = !Z6L5 & M8_safe_q[10]_lut_out;
M8_safe_q[10] = DFFEA(M8_safe_q[10]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L371, , );

--M8L85 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[10]~COUT0 at LC_X5_Y22_N3
--operation mode is arithmetic

M8L85_cout_0 = M8_safe_q[10] & !M8L55;
M8L85 = CARRY(M8L85_cout_0);

--M8L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[10]~COUT1 at LC_X5_Y22_N3
--operation mode is arithmetic

M8L95_cout_1 = M8_safe_q[10] & !M8L65;
M8L95 = CARRY(M8L95_cout_1);


--V1L46 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~53 at LC_X5_Y27_N7
--operation mode is arithmetic

V1L46_carry_eqn = (!V1L55 & V1L26) # (V1L55 & V1L36);
V1L46 = V1L12 $ V1L46_carry_eqn;

--V1L66 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~53COUT0 at LC_X5_Y27_N7
--operation mode is arithmetic

V1L66_cout_0 = V1L12 # !V1L26;
V1L66 = CARRY(V1L66_cout_0);

--V1L76 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~53COUT1 at LC_X5_Y27_N7
--operation mode is arithmetic

V1L76_cout_1 = V1L12 # !V1L36;
V1L76 = CARRY(V1L76_cout_1);


--M8_safe_q[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X5_Y23_N7
--operation mode is arithmetic

M8_safe_q[4]_carry_eqn = (!M8L5 & M8L93) # (M8L5 & M8L04);
M8_safe_q[4]_lut_out = M8_safe_q[4] $ !M8_safe_q[4]_carry_eqn;
M8_safe_q[4]_reg_input = !Z6L5 & M8_safe_q[4]_lut_out;
M8_safe_q[4] = DFFEA(M8_safe_q[4]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L371, , );

--M8L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X5_Y23_N7
--operation mode is arithmetic

M8L24_cout_0 = M8_safe_q[4] & !M8L93;
M8L24 = CARRY(M8L24_cout_0);

--M8L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X5_Y23_N7
--operation mode is arithmetic

M8L34_cout_1 = M8_safe_q[4] & !M8L04;
M8L34 = CARRY(M8L34_cout_1);


--V1L751 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~164 at LC_X5_Y24_N9
--operation mode is normal

V1L751 = V1L68 & (V1L46 $ M8_safe_q[4] # !M8_safe_q[10]) # !V1L68 & (M8_safe_q[10] # V1L46 $ M8_safe_q[4]);


--V1L47 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~56 at LC_X5_Y26_N0
--operation mode is arithmetic

V1L47_carry_eqn = V1L37;
V1L47 = V1L13 $ !V1L47_carry_eqn;

--V1L67 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~56COUT0 at LC_X5_Y26_N0
--operation mode is arithmetic

V1L67_cout_0 = !V1L13 & !V1L37;
V1L67 = CARRY(V1L67_cout_0);

--V1L77 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~56COUT1 at LC_X5_Y26_N0
--operation mode is arithmetic

V1L77_cout_1 = !V1L13 & !V1L37;
V1L77 = CARRY(V1L77_cout_1);


--M8_safe_q[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X5_Y22_N0
--operation mode is arithmetic

M8_safe_q[7]_carry_eqn = M8L51;
M8_safe_q[7]_lut_out = M8_safe_q[7] $ M8_safe_q[7]_carry_eqn;
M8_safe_q[7]_reg_input = !Z6L5 & M8_safe_q[7]_lut_out;
M8_safe_q[7] = DFFEA(M8_safe_q[7]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L371, , );

--M8L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X5_Y22_N0
--operation mode is arithmetic

M8L94_cout_0 = !M8L51 # !M8_safe_q[7];
M8L94 = CARRY(M8L94_cout_0);

--M8L05 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X5_Y22_N0
--operation mode is arithmetic

M8L05_cout_1 = !M8L51 # !M8_safe_q[7];
M8L05 = CARRY(M8L05_cout_1);


--V1L65 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~51 at LC_X5_Y27_N5
--operation mode is arithmetic

V1L65_carry_eqn = V1L55;
V1L65 = V1L31 $ V1L65_carry_eqn;

--V1L85 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~51COUT0 at LC_X5_Y27_N5
--operation mode is arithmetic

V1L85_cout_0 = V1L31 # !V1L55;
V1L85 = CARRY(V1L85_cout_0);

--V1L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~51COUT1 at LC_X5_Y27_N5
--operation mode is arithmetic

V1L95_cout_1 = V1L31 # !V1L55;
V1L95 = CARRY(V1L95_cout_1);


--M8_safe_q[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X5_Y23_N5
--operation mode is arithmetic

M8_safe_q[2]_carry_eqn = M8L5;
M8_safe_q[2]_lut_out = M8_safe_q[2] $ !M8_safe_q[2]_carry_eqn;
M8_safe_q[2]_reg_input = !Z6L5 & M8_safe_q[2]_lut_out;
M8_safe_q[2] = DFFEA(M8_safe_q[2]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L371, , );

--M8L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X5_Y23_N5
--operation mode is arithmetic

M8L63_cout_0 = M8_safe_q[2] & !M8L5;
M8L63 = CARRY(M8L63_cout_0);

--M8L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X5_Y23_N5
--operation mode is arithmetic

M8L73_cout_1 = M8_safe_q[2] & !M8L5;
M8L73 = CARRY(M8L73_cout_1);


--V1L851 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~165 at LC_X5_Y24_N4
--operation mode is normal

V1L851 = M8_safe_q[2] & (V1L47 $ M8_safe_q[7] # !V1L65) # !M8_safe_q[2] & (V1L65 # V1L47 $ M8_safe_q[7]);


--V1L27 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~55 at LC_X5_Y27_N9
--operation mode is arithmetic

V1L27_carry_eqn = (!V1L55 & V1L07) # (V1L55 & V1L17);
V1L27 = V1L72 $ V1L27_carry_eqn;

--V1L37 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~55COUT at LC_X5_Y27_N9
--operation mode is arithmetic

V1L37 = CARRY(V1L72 # !V1L17);


--M8_safe_q[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X5_Y23_N9
--operation mode is arithmetic

M8_safe_q[6]_carry_eqn = (!M8L5 & M8L54) # (M8L5 & M8L64);
M8_safe_q[6]_lut_out = M8_safe_q[6] $ !M8_safe_q[6]_carry_eqn;
M8_safe_q[6]_reg_input = !Z6L5 & M8_safe_q[6]_lut_out;
M8_safe_q[6] = DFFEA(M8_safe_q[6]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L371, , );

--M8L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|counter_cell[6]~COUT at LC_X5_Y23_N9
--operation mode is arithmetic

M8L51 = CARRY(M8_safe_q[6] & !M8L64);


--V1L69 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~62 at LC_X5_Y26_N6
--operation mode is arithmetic

V1L69_carry_eqn = (!V1L19 & V1L49) # (V1L19 & V1L59);
V1L69 = !V1L69_carry_eqn;

--V1L89 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~62COUT0 at LC_X5_Y26_N6
--operation mode is arithmetic

V1L89_cout_0 = !V1L49;
V1L89 = CARRY(V1L89_cout_0);

--V1L99 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~62COUT1 at LC_X5_Y26_N6
--operation mode is arithmetic

V1L99_cout_1 = !V1L59;
V1L99 = CARRY(V1L99_cout_1);


--M8_safe_q[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[13] at LC_X5_Y22_N6
--operation mode is normal

M8_safe_q[13]_carry_eqn = (!M8L52 & M8L26) # (M8L52 & M8L36);
M8_safe_q[13]_lut_out = M8_safe_q[13]_carry_eqn $ M8_safe_q[13];
M8_safe_q[13]_reg_input = !Z6L5 & M8_safe_q[13]_lut_out;
M8_safe_q[13] = DFFEA(M8_safe_q[13]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L371, , );


--V1L951 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~166 at LC_X5_Y24_N3
--operation mode is normal

V1L951 = M8_safe_q[6] & (V1L69 $ M8_safe_q[13] # !V1L27) # !M8_safe_q[6] & (V1L27 # V1L69 $ M8_safe_q[13]);


--V1L061 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~167 at LC_X5_Y24_N6
--operation mode is normal

V1L061 = V1L851 # V1L751 # V1L951 # V1L001;


--DB1L531 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~312 at LC_X7_Y6_N0
--operation mode is normal

DB1L531 = !M5_safe_q[31] & M5_safe_q[0];


--DB1L631 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~313 at LC_X7_Y6_N3
--operation mode is normal

DB1L631 = M5_safe_q[3] & M5_safe_q[2] & M5_safe_q[1] & DB1L531;


--DB1L611 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|next_state.full~45 at LC_X7_Y11_N1
--operation mode is normal

DB1L611 = DB1L231 & DB1L631 & DB1L821 & V1L051;


--V1L901Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~21 at LC_X7_Y24_N6
--operation mode is normal

V1L901Q_lut_out = !V1L801Q & V1L961Q;
V1L901Q = DFFEA(V1L901Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--V1L211Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~24 at LC_X6_Y24_N5
--operation mode is normal

V1L211Q_lut_out = V1L501 & (!AB2L83 # !AB2L84);
V1L211Q = DFFEA(V1L211Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--V1L701 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_next_state~2 at LC_X8_Y24_N5
--operation mode is normal

V1L701 = V1L211Q # V1L901Q;


--Z6L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~166 at LC_X5_Y24_N7
--operation mode is normal

Z6L1 = !M8_safe_q[8] & !M8_safe_q[9] & !M8_safe_q[3] & !M8_safe_q[5];


--Z6L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~167 at LC_X5_Y24_N2
--operation mode is normal

Z6L2 = !M8_safe_q[12] & !M8_safe_q[11] & !M8_safe_q[10] & !M8_safe_q[4];


--Z6L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~168 at LC_X5_Y24_N0
--operation mode is normal

Z6L3 = !M8_safe_q[2] & !M8_safe_q[6];


--Z6L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~169 at LC_X5_Y24_N5
--operation mode is normal

Z6L4 = Z6L2 & Z6L3 & Z6L1 & !M8_safe_q[7];


--BB4L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6013 at LC_X8_Y23_N2
--operation mode is normal

BB4L43 = V1L701 & (M8_safe_q[0] # M8_safe_q[13] # !Z6L4);


--X2_q_b[0] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[0] at M4K_X15_Y15
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 32, Port B Depth: 64, Port B Width: 32
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[0] = X2_q_b[0]_PORT_B_data_out[0];

--X2_q_b[31] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[31] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[31] = X2_q_b[0]_PORT_B_data_out[31];

--X2_q_b[30] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[30] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[30] = X2_q_b[0]_PORT_B_data_out[30];

--X2_q_b[29] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[29] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[29] = X2_q_b[0]_PORT_B_data_out[29];

--X2_q_b[28] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[28] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[28] = X2_q_b[0]_PORT_B_data_out[28];

--X2_q_b[27] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[27] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[27] = X2_q_b[0]_PORT_B_data_out[27];

--X2_q_b[26] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[26] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[26] = X2_q_b[0]_PORT_B_data_out[26];

--X2_q_b[25] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[25] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[25] = X2_q_b[0]_PORT_B_data_out[25];

--X2_q_b[24] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[24] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[24] = X2_q_b[0]_PORT_B_data_out[24];

--X2_q_b[23] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[23] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[23] = X2_q_b[0]_PORT_B_data_out[23];

--X2_q_b[22] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[22] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[22] = X2_q_b[0]_PORT_B_data_out[22];

--X2_q_b[21] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[21] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[21] = X2_q_b[0]_PORT_B_data_out[21];

--X2_q_b[20] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[20] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[20] = X2_q_b[0]_PORT_B_data_out[20];

--X2_q_b[19] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[19] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[19] = X2_q_b[0]_PORT_B_data_out[19];

--X2_q_b[18] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[18] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[18] = X2_q_b[0]_PORT_B_data_out[18];

--X2_q_b[17] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[17] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[17] = X2_q_b[0]_PORT_B_data_out[17];

--X2_q_b[16] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[16] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[16] = X2_q_b[0]_PORT_B_data_out[16];

--X2_q_b[15] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[15] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[15] = X2_q_b[0]_PORT_B_data_out[15];

--X2_q_b[14] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[14] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[14] = X2_q_b[0]_PORT_B_data_out[14];

--X2_q_b[13] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[13] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[13] = X2_q_b[0]_PORT_B_data_out[13];

--X2_q_b[12] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[12] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[12] = X2_q_b[0]_PORT_B_data_out[12];

--X2_q_b[11] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[11] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[11] = X2_q_b[0]_PORT_B_data_out[11];

--X2_q_b[10] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[10] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[10] = X2_q_b[0]_PORT_B_data_out[10];

--X2_q_b[9] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[9] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[9] = X2_q_b[0]_PORT_B_data_out[9];

--X2_q_b[8] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[8] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[8] = X2_q_b[0]_PORT_B_data_out[8];

--X2_q_b[7] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[7] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[7] = X2_q_b[0]_PORT_B_data_out[7];

--X2_q_b[6] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[6] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[6] = X2_q_b[0]_PORT_B_data_out[6];

--X2_q_b[5] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[5] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[5] = X2_q_b[0]_PORT_B_data_out[5];

--X2_q_b[4] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[4] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[4] = X2_q_b[0]_PORT_B_data_out[4];

--X2_q_b[3] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[3] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[3] = X2_q_b[0]_PORT_B_data_out[3];

--X2_q_b[2] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[2] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[2] = X2_q_b[0]_PORT_B_data_out[2];

--X2_q_b[1] is dispatch:cmd0|dispatch_data_buf:transmit_buf|altsyncram:altsyncram_component|altsyncram_4nb1:auto_generated|q_b[1] at M4K_X15_Y15
X2_q_b[0]_PORT_A_data_in = BUS(W1L111, W1L121, W1L031, W1L431, W1L341, W1L741, W1L151, W1L551, W1L951, W1L861, W1L271, W1L671, W1L081, W1L481, W1L881, W1L791, W1L102, W1L012, W1L912, W1L822, W1L232, W1L632, W1L542, W1L942, W1L352, W1L262, W1L662, W1L072, W1L972, W1L382, W1L292, W1L692);
X2_q_b[0]_PORT_A_data_in_reg = DFFE(X2_q_b[0]_PORT_A_data_in, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_A_address = BUS(W1L001, W1L101, W1L201, W1L301, W1L401, W1L501);
X2_q_b[0]_PORT_A_address_reg = DFFE(X2_q_b[0]_PORT_A_address, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_address = BUS(M8L13, V1L1, V1L2, V1L4, V1L5, V1L6);
X2_q_b[0]_PORT_B_address_reg = DFFE(X2_q_b[0]_PORT_B_address, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_PORT_A_write_enable = W1_reply_buf_wren_o;
X2_q_b[0]_PORT_A_write_enable_reg = DFFE(X2_q_b[0]_PORT_A_write_enable, X2_q_b[0]_clock_0, , , );
X2_q_b[0]_PORT_B_read_enable = VCC;
X2_q_b[0]_PORT_B_read_enable_reg = DFFE(X2_q_b[0]_PORT_B_read_enable, X2_q_b[0]_clock_1, , , );
X2_q_b[0]_clock_0 = GLOBAL(LB1__clk0);
X2_q_b[0]_clock_1 = !GLOBAL(LB1__clk0);
X2_q_b[0]_PORT_B_data_out = MEMORY(X2_q_b[0]_PORT_A_data_in_reg, , X2_q_b[0]_PORT_A_address_reg, X2_q_b[0]_PORT_B_address_reg, X2_q_b[0]_PORT_A_write_enable_reg, X2_q_b[0]_PORT_B_read_enable_reg, , , X2_q_b[0]_clock_0, X2_q_b[0]_clock_1, , , , );
X2_q_b[1] = X2_q_b[0]_PORT_B_data_out[1];


--V1L201 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_input_sel~12 at LC_X8_Y23_N8
--operation mode is normal

V1L201 = Z6L4 & !M8_safe_q[1] & !M8_safe_q[13];


--BB4L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6014 at LC_X14_Y23_N8
--operation mode is normal

J61_reg_o[0]_qfbk = J61_reg_o[0];
BB4L53 = BB4L43 & (V1L201 & J61_reg_o[0]_qfbk # !V1L201 & X2_q_b[0]);

--J61_reg_o[0] is dispatch:cmd0|reg:reply1|reg_o[0] at LC_X14_Y23_N8
--operation mode is normal

J61_reg_o[0]_sload_eqn = J41_reg_o[0];
J61_reg_o[0] = DFFEA(J61_reg_o[0]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--V1L301 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_input_sel~13 at LC_X8_Y24_N2
--operation mode is normal

V1L301 = !M8_safe_q[0] & !M8_safe_q[13] & Z6L4;


--J51_reg_o[0] is dispatch:cmd0|reg:reply0|reg_o[0] at LC_X7_Y23_N5
--operation mode is normal

J51_reg_o[0]_lut_out = J31_reg_o[0] & (J31_reg_o[13] # J31_reg_o[14] # !J31_reg_o[15]);
J51_reg_o[0] = DFFEA(J51_reg_o[0]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6015 at LC_X8_Y23_N9
--operation mode is normal

BB4L63 = V1L201 & V1L701 & V1L301 & J51_reg_o[0];


--BB4_reg[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[1] at LC_X12_Y23_N6
--operation mode is normal

BB4_reg[1]_lut_out = BB4L83 # BB4L73 # !V1L701 & BB4_reg[2];
BB4_reg[1] = DFFEA(BB4_reg[1]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--V1L311Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~25 at LC_X6_Y24_N0
--operation mode is normal

V1L311Q_lut_out = V1L401 # AB2L84 & AB2L83 & V1L501;
V1L311Q = DFFEA(V1L311Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--V1L801Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~20 at LC_X7_Y23_N2
--operation mode is normal

V1L801Q_lut_out = V1L801Q & (!V1L311Q # !V1L151) # !V1L801Q & V1L961Q & (!V1L311Q # !V1L151);
V1L801Q = DFFEA(V1L801Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--V1L361 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_or~22 at LC_X7_Y23_N8
--operation mode is normal

V1L361 = !V1L111Q & !V1L311Q & V1L801Q;


--AB2_crc_reg[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[31] at LC_X12_Y24_N9
--operation mode is normal

AB2_crc_reg[31]_lut_out = !V1L901Q & AB2_crc_reg[30];
AB2_crc_reg[31] = DFFEA(AB2_crc_reg[31]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L011Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_pres_state~22 at LC_X8_Y24_N4
--operation mode is normal

V1L011Q_lut_out = V1L701 # V1L011Q & (V1L161 # V1L261);
V1L011Q = DFFEA(V1L011Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--V1_crc_ena is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_ena at LC_X8_Y24_N7
--operation mode is normal

V1_crc_ena = V1L901Q # V1L011Q;


--J22_reg_o[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[0] at LC_X6_Y27_N3
--operation mode is normal

J22_reg_o[0]_sload_eqn = J51_reg_o[0];
J22_reg_o[0] = DFFEA(J22_reg_o[0]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , !V1L861Q, , );


--J22_reg_o[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[1] at LC_X6_Y24_N6
--operation mode is normal

J22_reg_o[1]_sload_eqn = J51_reg_o[1];
J22_reg_o[1] = DFFEA(J22_reg_o[1]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , !V1L861Q, , );


--J22_reg_o[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[2] at LC_X6_Y27_N1
--operation mode is normal

J22_reg_o[2]_sload_eqn = J51_reg_o[2];
J22_reg_o[2] = DFFEA(J22_reg_o[2]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , !V1L861Q, , );


--J22_reg_o[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[7] at LC_X8_Y26_N4
--operation mode is normal

J22_reg_o[7]_lut_out = J51_reg_o[7];
J22_reg_o[7] = DFFEA(J22_reg_o[7]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !V1L861Q, , );


--J22_reg_o[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[6] at LC_X8_Y26_N2
--operation mode is normal

J22_reg_o[6]_sload_eqn = J51_reg_o[6];
J22_reg_o[6] = DFFEA(J22_reg_o[6]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , !V1L861Q, , );


--J22_reg_o[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[9] at LC_X8_Y26_N6
--operation mode is normal

J22_reg_o[9]_lut_out = J51_reg_o[9];
J22_reg_o[9] = DFFEA(J22_reg_o[9]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !V1L861Q, , );


--J22_reg_o[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[4] at LC_X7_Y27_N0
--operation mode is normal

J22_reg_o[4]_lut_out = J51_reg_o[4];
J22_reg_o[4] = DFFEA(J22_reg_o[4]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !V1L861Q, , );


--J22_reg_o[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[3] at LC_X6_Y27_N0
--operation mode is normal

J22_reg_o[3]_sload_eqn = J51_reg_o[3];
J22_reg_o[3] = DFFEA(J22_reg_o[3]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , !V1L861Q, , );


--J22_reg_o[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[12] at LC_X6_Y23_N5
--operation mode is normal

J22_reg_o[12]_sload_eqn = J51_reg_o[12];
J22_reg_o[12] = DFFEA(J22_reg_o[12]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , !V1L861Q, , );


--J22_reg_o[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[5] at LC_X6_Y23_N2
--operation mode is normal

J22_reg_o[5]_sload_eqn = J51_reg_o[5];
J22_reg_o[5] = DFFEA(J22_reg_o[5]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , !V1L861Q, , );


--J22_reg_o[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[10] at LC_X8_Y26_N5
--operation mode is normal

J22_reg_o[10]_sload_eqn = J51_reg_o[10];
J22_reg_o[10] = DFFEA(J22_reg_o[10]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , !V1L861Q, , );


--J22_reg_o[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[11] at LC_X6_Y24_N2
--operation mode is normal

J22_reg_o[11]_lut_out = J51_reg_o[11];
J22_reg_o[11] = DFFEA(J22_reg_o[11]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !V1L861Q, , );


--J22_reg_o[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|reg:data_size_reg|reg_o[8] at LC_X6_Y23_N8
--operation mode is normal

J22_reg_o[8]_sload_eqn = J51_reg_o[8];
J22_reg_o[8] = DFFEA(J22_reg_o[8]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , !V1L861Q, , );


--DB1L121 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|read_ena~0 at LC_X14_Y25_N9
--operation mode is normal

DB1L121 = DB1L811Q & CB1L6Q;


--DB1L711 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|next_state.some~51 at LC_X7_Y11_N3
--operation mode is normal

DB1L711 = DB1L021Q & (CB1L6Q # !DB1L811Q & V1L051) # !DB1L021Q & !DB1L811Q & V1L051;


--DB1L321 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|state_NS~1 at LC_X7_Y11_N5
--operation mode is normal

DB1L321 = DB1L231 & V1L151 & DB1L821 & DB1L631;


--DB1L311 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|item_counter~71 at LC_X7_Y13_N4
--operation mode is normal

DB1L311 = !CB1L6Q & !DB1L021Q & (V1L171Q # V1L071Q);


--DB1L411 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|item_counter~72 at LC_X7_Y6_N2
--operation mode is normal

DB1L411 = DB1L311 & (M5_safe_q[31] # DB1L821 & DB1L231);


--DB1L901 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~33 at LC_X8_Y3_N4
--operation mode is arithmetic

DB1L901_carry_eqn = (!DB1L29 & DB1L701) # (DB1L29 & DB1L801);
DB1L901 = M5_safe_q[30] $ DB1L901_carry_eqn;

--DB1L011 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~33COUT at LC_X8_Y3_N4
--operation mode is arithmetic

DB1L011 = CARRY(M5_safe_q[30] # !DB1L801);


--DB1L511 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|LessThan~127 at LC_X7_Y7_N6
--operation mode is normal

DB1L511 = M5_safe_q[0] # !DB1L331 # !DB1L821 # !DB1L231;


--DB1L211 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|item_counter~1 at LC_X7_Y7_N8
--operation mode is normal

DB1L211 = !V1L151 & CB1L6Q & !M5_safe_q[31] & DB1L511;


--DB1L501 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~32 at LC_X8_Y3_N3
--operation mode is arithmetic

DB1L501_carry_eqn = (!DB1L29 & DB1L301) # (DB1L29 & DB1L401);
DB1L501 = M5_safe_q[29] $ !DB1L501_carry_eqn;

--DB1L701 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~32COUT0 at LC_X8_Y3_N3
--operation mode is arithmetic

DB1L701_cout_0 = !M5_safe_q[29] & !DB1L301;
DB1L701 = CARRY(DB1L701_cout_0);

--DB1L801 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~32COUT1 at LC_X8_Y3_N3
--operation mode is arithmetic

DB1L801_cout_1 = !M5_safe_q[29] & !DB1L401;
DB1L801 = CARRY(DB1L801_cout_1);


--DB1L101 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~31 at LC_X8_Y3_N2
--operation mode is arithmetic

DB1L101_carry_eqn = (!DB1L29 & DB1L99) # (DB1L29 & DB1L001);
DB1L101 = M5_safe_q[28] $ DB1L101_carry_eqn;

--DB1L301 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~31COUT0 at LC_X8_Y3_N2
--operation mode is arithmetic

DB1L301_cout_0 = M5_safe_q[28] # !DB1L99;
DB1L301 = CARRY(DB1L301_cout_0);

--DB1L401 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~31COUT1 at LC_X8_Y3_N2
--operation mode is arithmetic

DB1L401_cout_1 = M5_safe_q[28] # !DB1L001;
DB1L401 = CARRY(DB1L401_cout_1);


--DB1L79 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~30 at LC_X8_Y3_N1
--operation mode is arithmetic

DB1L79_carry_eqn = (!DB1L29 & DB1L59) # (DB1L29 & DB1L69);
DB1L79 = M5_safe_q[27] $ !DB1L79_carry_eqn;

--DB1L99 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~30COUT0 at LC_X8_Y3_N1
--operation mode is arithmetic

DB1L99_cout_0 = !M5_safe_q[27] & !DB1L59;
DB1L99 = CARRY(DB1L99_cout_0);

--DB1L001 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~30COUT1 at LC_X8_Y3_N1
--operation mode is arithmetic

DB1L001_cout_1 = !M5_safe_q[27] & !DB1L69;
DB1L001 = CARRY(DB1L001_cout_1);


--DB1L39 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~29 at LC_X8_Y3_N0
--operation mode is arithmetic

DB1L39_carry_eqn = DB1L29;
DB1L39 = M5_safe_q[26] $ DB1L39_carry_eqn;

--DB1L59 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~29COUT0 at LC_X8_Y3_N0
--operation mode is arithmetic

DB1L59_cout_0 = M5_safe_q[26] # !DB1L29;
DB1L59 = CARRY(DB1L59_cout_0);

--DB1L69 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~29COUT1 at LC_X8_Y3_N0
--operation mode is arithmetic

DB1L69_cout_1 = M5_safe_q[26] # !DB1L29;
DB1L69 = CARRY(DB1L69_cout_1);


--DB1L19 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~28 at LC_X8_Y4_N9
--operation mode is arithmetic

DB1L19_carry_eqn = (!DB1L47 & DB1L98) # (DB1L47 & DB1L09);
DB1L19 = M5_safe_q[25] $ !DB1L19_carry_eqn;

--DB1L29 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~28COUT at LC_X8_Y4_N9
--operation mode is arithmetic

DB1L29 = CARRY(!M5_safe_q[25] & !DB1L09);


--DB1L78 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~27 at LC_X8_Y4_N8
--operation mode is arithmetic

DB1L78_carry_eqn = (!DB1L47 & DB1L58) # (DB1L47 & DB1L68);
DB1L78 = M5_safe_q[24] $ DB1L78_carry_eqn;

--DB1L98 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~27COUT0 at LC_X8_Y4_N8
--operation mode is arithmetic

DB1L98_cout_0 = M5_safe_q[24] # !DB1L58;
DB1L98 = CARRY(DB1L98_cout_0);

--DB1L09 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~27COUT1 at LC_X8_Y4_N8
--operation mode is arithmetic

DB1L09_cout_1 = M5_safe_q[24] # !DB1L68;
DB1L09 = CARRY(DB1L09_cout_1);


--DB1L38 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~26 at LC_X8_Y4_N7
--operation mode is arithmetic

DB1L38_carry_eqn = (!DB1L47 & DB1L18) # (DB1L47 & DB1L28);
DB1L38 = M5_safe_q[23] $ !DB1L38_carry_eqn;

--DB1L58 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~26COUT0 at LC_X8_Y4_N7
--operation mode is arithmetic

DB1L58_cout_0 = !M5_safe_q[23] & !DB1L18;
DB1L58 = CARRY(DB1L58_cout_0);

--DB1L68 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~26COUT1 at LC_X8_Y4_N7
--operation mode is arithmetic

DB1L68_cout_1 = !M5_safe_q[23] & !DB1L28;
DB1L68 = CARRY(DB1L68_cout_1);


--DB1L97 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~25 at LC_X8_Y4_N6
--operation mode is arithmetic

DB1L97_carry_eqn = (!DB1L47 & DB1L77) # (DB1L47 & DB1L87);
DB1L97 = M5_safe_q[22] $ DB1L97_carry_eqn;

--DB1L18 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~25COUT0 at LC_X8_Y4_N6
--operation mode is arithmetic

DB1L18_cout_0 = M5_safe_q[22] # !DB1L77;
DB1L18 = CARRY(DB1L18_cout_0);

--DB1L28 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~25COUT1 at LC_X8_Y4_N6
--operation mode is arithmetic

DB1L28_cout_1 = M5_safe_q[22] # !DB1L87;
DB1L28 = CARRY(DB1L28_cout_1);


--DB1L57 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~24 at LC_X8_Y4_N5
--operation mode is arithmetic

DB1L57_carry_eqn = DB1L47;
DB1L57 = M5_safe_q[21] $ !DB1L57_carry_eqn;

--DB1L77 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~24COUT0 at LC_X8_Y4_N5
--operation mode is arithmetic

DB1L77_cout_0 = !M5_safe_q[21] & !DB1L47;
DB1L77 = CARRY(DB1L77_cout_0);

--DB1L87 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~24COUT1 at LC_X8_Y4_N5
--operation mode is arithmetic

DB1L87_cout_1 = !M5_safe_q[21] & !DB1L47;
DB1L87 = CARRY(DB1L87_cout_1);


--DB1L37 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~23 at LC_X8_Y4_N4
--operation mode is arithmetic

DB1L37_carry_eqn = (!DB1L65 & DB1L17) # (DB1L65 & DB1L27);
DB1L37 = M5_safe_q[20] $ DB1L37_carry_eqn;

--DB1L47 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~23COUT at LC_X8_Y4_N4
--operation mode is arithmetic

DB1L47 = CARRY(M5_safe_q[20] # !DB1L27);


--DB1L96 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~22 at LC_X8_Y4_N3
--operation mode is arithmetic

DB1L96_carry_eqn = (!DB1L65 & DB1L76) # (DB1L65 & DB1L86);
DB1L96 = M5_safe_q[19] $ !DB1L96_carry_eqn;

--DB1L17 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~22COUT0 at LC_X8_Y4_N3
--operation mode is arithmetic

DB1L17_cout_0 = !M5_safe_q[19] & !DB1L76;
DB1L17 = CARRY(DB1L17_cout_0);

--DB1L27 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~22COUT1 at LC_X8_Y4_N3
--operation mode is arithmetic

DB1L27_cout_1 = !M5_safe_q[19] & !DB1L86;
DB1L27 = CARRY(DB1L27_cout_1);


--DB1L56 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~21 at LC_X8_Y4_N2
--operation mode is arithmetic

DB1L56_carry_eqn = (!DB1L65 & DB1L36) # (DB1L65 & DB1L46);
DB1L56 = M5_safe_q[18] $ DB1L56_carry_eqn;

--DB1L76 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~21COUT0 at LC_X8_Y4_N2
--operation mode is arithmetic

DB1L76_cout_0 = M5_safe_q[18] # !DB1L36;
DB1L76 = CARRY(DB1L76_cout_0);

--DB1L86 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~21COUT1 at LC_X8_Y4_N2
--operation mode is arithmetic

DB1L86_cout_1 = M5_safe_q[18] # !DB1L46;
DB1L86 = CARRY(DB1L86_cout_1);


--DB1L16 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~20 at LC_X8_Y4_N1
--operation mode is arithmetic

DB1L16_carry_eqn = (!DB1L65 & DB1L95) # (DB1L65 & DB1L06);
DB1L16 = M5_safe_q[17] $ !DB1L16_carry_eqn;

--DB1L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~20COUT0 at LC_X8_Y4_N1
--operation mode is arithmetic

DB1L36_cout_0 = !M5_safe_q[17] & !DB1L95;
DB1L36 = CARRY(DB1L36_cout_0);

--DB1L46 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~20COUT1 at LC_X8_Y4_N1
--operation mode is arithmetic

DB1L46_cout_1 = !M5_safe_q[17] & !DB1L06;
DB1L46 = CARRY(DB1L46_cout_1);


--DB1L75 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~19 at LC_X8_Y4_N0
--operation mode is arithmetic

DB1L75_carry_eqn = DB1L65;
DB1L75 = M5_safe_q[16] $ DB1L75_carry_eqn;

--DB1L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~19COUT0 at LC_X8_Y4_N0
--operation mode is arithmetic

DB1L95_cout_0 = M5_safe_q[16] # !DB1L65;
DB1L95 = CARRY(DB1L95_cout_0);

--DB1L06 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~19COUT1 at LC_X8_Y4_N0
--operation mode is arithmetic

DB1L06_cout_1 = M5_safe_q[16] # !DB1L65;
DB1L06 = CARRY(DB1L06_cout_1);


--DB1L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~18 at LC_X8_Y5_N9
--operation mode is arithmetic

DB1L55_carry_eqn = (!DB1L83 & DB1L35) # (DB1L83 & DB1L45);
DB1L55 = M5_safe_q[15] $ !DB1L55_carry_eqn;

--DB1L65 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~18COUT at LC_X8_Y5_N9
--operation mode is arithmetic

DB1L65 = CARRY(!M5_safe_q[15] & !DB1L45);


--DB1L15 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~17 at LC_X8_Y5_N8
--operation mode is arithmetic

DB1L15_carry_eqn = (!DB1L83 & DB1L94) # (DB1L83 & DB1L05);
DB1L15 = M5_safe_q[14] $ DB1L15_carry_eqn;

--DB1L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~17COUT0 at LC_X8_Y5_N8
--operation mode is arithmetic

DB1L35_cout_0 = M5_safe_q[14] # !DB1L94;
DB1L35 = CARRY(DB1L35_cout_0);

--DB1L45 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~17COUT1 at LC_X8_Y5_N8
--operation mode is arithmetic

DB1L45_cout_1 = M5_safe_q[14] # !DB1L05;
DB1L45 = CARRY(DB1L45_cout_1);


--DB1L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~16 at LC_X8_Y5_N7
--operation mode is arithmetic

DB1L74_carry_eqn = (!DB1L83 & DB1L54) # (DB1L83 & DB1L64);
DB1L74 = M5_safe_q[13] $ !DB1L74_carry_eqn;

--DB1L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~16COUT0 at LC_X8_Y5_N7
--operation mode is arithmetic

DB1L94_cout_0 = !M5_safe_q[13] & !DB1L54;
DB1L94 = CARRY(DB1L94_cout_0);

--DB1L05 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~16COUT1 at LC_X8_Y5_N7
--operation mode is arithmetic

DB1L05_cout_1 = !M5_safe_q[13] & !DB1L64;
DB1L05 = CARRY(DB1L05_cout_1);


--DB1L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~15 at LC_X8_Y5_N6
--operation mode is arithmetic

DB1L34_carry_eqn = (!DB1L83 & DB1L14) # (DB1L83 & DB1L24);
DB1L34 = M5_safe_q[12] $ DB1L34_carry_eqn;

--DB1L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~15COUT0 at LC_X8_Y5_N6
--operation mode is arithmetic

DB1L54_cout_0 = M5_safe_q[12] # !DB1L14;
DB1L54 = CARRY(DB1L54_cout_0);

--DB1L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~15COUT1 at LC_X8_Y5_N6
--operation mode is arithmetic

DB1L64_cout_1 = M5_safe_q[12] # !DB1L24;
DB1L64 = CARRY(DB1L64_cout_1);


--DB1L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~14 at LC_X8_Y5_N5
--operation mode is arithmetic

DB1L93_carry_eqn = DB1L83;
DB1L93 = M5_safe_q[11] $ !DB1L93_carry_eqn;

--DB1L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~14COUT0 at LC_X8_Y5_N5
--operation mode is arithmetic

DB1L14_cout_0 = !M5_safe_q[11] & !DB1L83;
DB1L14 = CARRY(DB1L14_cout_0);

--DB1L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~14COUT1 at LC_X8_Y5_N5
--operation mode is arithmetic

DB1L24_cout_1 = !M5_safe_q[11] & !DB1L83;
DB1L24 = CARRY(DB1L24_cout_1);


--DB1L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~13 at LC_X8_Y5_N4
--operation mode is arithmetic

DB1L73_carry_eqn = (!DB1L02 & DB1L53) # (DB1L02 & DB1L63);
DB1L73 = M5_safe_q[10] $ DB1L73_carry_eqn;

--DB1L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~13COUT at LC_X8_Y5_N4
--operation mode is arithmetic

DB1L83 = CARRY(M5_safe_q[10] # !DB1L63);


--DB1L33 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~12 at LC_X8_Y5_N3
--operation mode is arithmetic

DB1L33_carry_eqn = (!DB1L02 & DB1L13) # (DB1L02 & DB1L23);
DB1L33 = M5_safe_q[9] $ !DB1L33_carry_eqn;

--DB1L53 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~12COUT0 at LC_X8_Y5_N3
--operation mode is arithmetic

DB1L53_cout_0 = !M5_safe_q[9] & !DB1L13;
DB1L53 = CARRY(DB1L53_cout_0);

--DB1L63 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~12COUT1 at LC_X8_Y5_N3
--operation mode is arithmetic

DB1L63_cout_1 = !M5_safe_q[9] & !DB1L23;
DB1L63 = CARRY(DB1L63_cout_1);


--DB1L92 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~11 at LC_X8_Y5_N2
--operation mode is arithmetic

DB1L92_carry_eqn = (!DB1L02 & DB1L72) # (DB1L02 & DB1L82);
DB1L92 = M5_safe_q[8] $ DB1L92_carry_eqn;

--DB1L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~11COUT0 at LC_X8_Y5_N2
--operation mode is arithmetic

DB1L13_cout_0 = M5_safe_q[8] # !DB1L72;
DB1L13 = CARRY(DB1L13_cout_0);

--DB1L23 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~11COUT1 at LC_X8_Y5_N2
--operation mode is arithmetic

DB1L23_cout_1 = M5_safe_q[8] # !DB1L82;
DB1L23 = CARRY(DB1L23_cout_1);


--DB1L52 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~10 at LC_X8_Y5_N1
--operation mode is arithmetic

DB1L52_carry_eqn = (!DB1L02 & DB1L32) # (DB1L02 & DB1L42);
DB1L52 = M5_safe_q[7] $ !DB1L52_carry_eqn;

--DB1L72 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~10COUT0 at LC_X8_Y5_N1
--operation mode is arithmetic

DB1L72_cout_0 = !M5_safe_q[7] & !DB1L32;
DB1L72 = CARRY(DB1L72_cout_0);

--DB1L82 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~10COUT1 at LC_X8_Y5_N1
--operation mode is arithmetic

DB1L82_cout_1 = !M5_safe_q[7] & !DB1L42;
DB1L82 = CARRY(DB1L82_cout_1);


--DB1L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~8 at LC_X8_Y6_N9
--operation mode is arithmetic

DB1L91_carry_eqn = (!DB1L2 & DB1L71) # (DB1L2 & DB1L81);
DB1L91 = M5_safe_q[5] $ !DB1L91_carry_eqn;

--DB1L02 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~8COUT at LC_X8_Y6_N9
--operation mode is arithmetic

DB1L02 = CARRY(!M5_safe_q[5] & !DB1L81);


--DB1L51 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~7 at LC_X8_Y6_N8
--operation mode is arithmetic

DB1L51_carry_eqn = (!DB1L2 & DB1L31) # (DB1L2 & DB1L41);
DB1L51 = M5_safe_q[4] $ DB1L51_carry_eqn;

--DB1L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~7COUT0 at LC_X8_Y6_N8
--operation mode is arithmetic

DB1L71_cout_0 = M5_safe_q[4] # !DB1L31;
DB1L71 = CARRY(DB1L71_cout_0);

--DB1L81 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~7COUT1 at LC_X8_Y6_N8
--operation mode is arithmetic

DB1L81_cout_1 = M5_safe_q[4] # !DB1L41;
DB1L81 = CARRY(DB1L81_cout_1);


--DB1L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~9 at LC_X8_Y5_N0
--operation mode is arithmetic

DB1L12_carry_eqn = DB1L02;
DB1L12 = M5_safe_q[6] $ DB1L12_carry_eqn;

--DB1L32 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~9COUT0 at LC_X8_Y5_N0
--operation mode is arithmetic

DB1L32_cout_0 = M5_safe_q[6] # !DB1L02;
DB1L32 = CARRY(DB1L32_cout_0);

--DB1L42 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~9COUT1 at LC_X8_Y5_N0
--operation mode is arithmetic

DB1L42_cout_1 = M5_safe_q[6] # !DB1L02;
DB1L42 = CARRY(DB1L42_cout_1);


--DB1L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~6 at LC_X8_Y6_N7
--operation mode is arithmetic

DB1L11_carry_eqn = (!DB1L2 & DB1L9) # (DB1L2 & DB1L01);
DB1L11 = M5_safe_q[3] $ !DB1L11_carry_eqn;

--DB1L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~6COUT0 at LC_X8_Y6_N7
--operation mode is arithmetic

DB1L31_cout_0 = !M5_safe_q[3] & !DB1L9;
DB1L31 = CARRY(DB1L31_cout_0);

--DB1L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~6COUT1 at LC_X8_Y6_N7
--operation mode is arithmetic

DB1L41_cout_1 = !M5_safe_q[3] & !DB1L01;
DB1L41 = CARRY(DB1L41_cout_1);


--DB1L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~5 at LC_X8_Y6_N6
--operation mode is arithmetic

DB1L7_carry_eqn = (!DB1L2 & DB1L5) # (DB1L2 & DB1L6);
DB1L7 = M5_safe_q[2] $ DB1L7_carry_eqn;

--DB1L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~5COUT0 at LC_X8_Y6_N6
--operation mode is arithmetic

DB1L9_cout_0 = M5_safe_q[2] # !DB1L5;
DB1L9 = CARRY(DB1L9_cout_0);

--DB1L01 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~5COUT1 at LC_X8_Y6_N6
--operation mode is arithmetic

DB1L01_cout_1 = M5_safe_q[2] # !DB1L6;
DB1L01 = CARRY(DB1L01_cout_1);


--DB1L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~4 at LC_X8_Y6_N5
--operation mode is arithmetic

DB1L3_carry_eqn = DB1L2;
DB1L3 = M5_safe_q[1] $ !DB1L3_carry_eqn;

--DB1L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~4COUT0 at LC_X8_Y6_N5
--operation mode is arithmetic

DB1L5_cout_0 = !M5_safe_q[1] & !DB1L2;
DB1L5 = CARRY(DB1L5_cout_0);

--DB1L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~4COUT1 at LC_X8_Y6_N5
--operation mode is arithmetic

DB1L6_cout_1 = !M5_safe_q[1] & !DB1L2;
DB1L6 = CARRY(DB1L6_cout_1);


--DB1L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~3 at LC_X8_Y6_N4
--operation mode is arithmetic

DB1L1 = !M5_safe_q[0];

--DB1L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~3COUT at LC_X8_Y6_N4
--operation mode is arithmetic

DB1L2 = CARRY(M5_safe_q[0]);


--DB1L111 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|add~34 at LC_X8_Y3_N5
--operation mode is normal

DB1L111_carry_eqn = DB1L011;
DB1L111 = DB1L111_carry_eqn $ !M5_safe_q[31];


--V1L911 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[1]~674 at LC_X12_Y24_N2
--operation mode is normal

V1L911 = V1L761 & BB4_reg[1] # !V1L761 & AB2L94 & AB2_crc_reg[31];


--BB5_reg[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[4] at LC_X18_Y25_N1
--operation mode is normal

BB5_reg[4]_lut_out = CB1L4Q & EB1_q_b[3] & DB1L811Q # !CB1L4Q & BB5_reg[5];
BB5_reg[4] = DFFEA(BB5_reg[4]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--BB1_reg[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[13] at LC_X19_Y21_N2
--operation mode is normal

BB1_reg[13]_lut_out = U1L351Q & J12_reg_o[13] # !U1L351Q & (U1L851Q & J12_reg_o[13] # !U1L851Q & BB1_reg[14]);
BB1_reg[13] = DFFEA(BB1_reg[13]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L411 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[13]~53 at LC_X17_Y20_N5
--operation mode is normal

U1L411 = U1L402Q & BB1_reg[13];


--A1L572 is reduce_nor~588 at LC_X14_Y18_N5
--operation mode is normal

A1L572 = J41_reg_o[16] & J41_reg_o[18] & !J41_reg_o[17] & W1L19Q;


--H1L3 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|mux_en_wren~3 at LC_X14_Y17_N3
--operation mode is normal

H1L3 = A1L172 & H1L2Q & A1L072 & A1L572;


--HB1_row_length_data[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[6] at LC_X9_Y11_N2
--operation mode is normal

HB1_row_length_data[6]_lut_out = !W1L36;
HB1_row_length_data[6] = DFFEA(HB1_row_length_data[6]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--KB1_mac_mult1 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1 at DSPMULT_X10_Y15_N0
--DSP Block Multiplier Base Width: 18-bits
KB1_mac_mult1_a_data = DATA(HB1_num_rows_data[13], HB1_num_rows_data[12], HB1_num_rows_data[11], HB1_num_rows_data[10], HB1_num_rows_data[9], HB1_num_rows_data[8], HB1_num_rows_data[7], HB1_num_rows_data[6], !HB1_num_rows_data[5], HB1_num_rows_data[4], !HB1_num_rows_data[3], HB1_num_rows_data[2], HB1_num_rows_data[1], !HB1_num_rows_data[0], GND, GND, GND, GND);
KB1_mac_mult1_a_rep = UNSIGNED(KB1_mac_mult1_a_data);
KB1_mac_mult1_b_data = DATA(HB1_row_length_data[13], HB1_row_length_data[12], HB1_row_length_data[11], HB1_row_length_data[10], HB1_row_length_data[9], HB1_row_length_data[8], HB1_row_length_data[7], !HB1_row_length_data[6], HB1_row_length_data[5], HB1_row_length_data[4], HB1_row_length_data[3], HB1_row_length_data[2], HB1_row_length_data[1], HB1_row_length_data[0], GND, GND, GND, GND);
KB1_mac_mult1_b_rep = UNSIGNED(KB1_mac_mult1_b_data);
KB1_mac_mult1_result = KB1_mac_mult1_a_rep * KB1_mac_mult1_b_rep;
KB1_mac_mult1 = KB1_mac_mult1_result[0];

--KB1L2 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT1 at DSPMULT_X10_Y15_N0
KB1L2 = KB1_mac_mult1_result[1];

--KB1L3 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT2 at DSPMULT_X10_Y15_N0
KB1L3 = KB1_mac_mult1_result[2];

--KB1L4 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT3 at DSPMULT_X10_Y15_N0
KB1L4 = KB1_mac_mult1_result[3];

--KB1L5 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT4 at DSPMULT_X10_Y15_N0
KB1L5 = KB1_mac_mult1_result[4];

--KB1L6 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT5 at DSPMULT_X10_Y15_N0
KB1L6 = KB1_mac_mult1_result[5];

--KB1L7 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT6 at DSPMULT_X10_Y15_N0
KB1L7 = KB1_mac_mult1_result[6];

--KB1L8 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT7 at DSPMULT_X10_Y15_N0
KB1L8 = KB1_mac_mult1_result[7];

--KB1L9 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT8 at DSPMULT_X10_Y15_N0
KB1L9 = KB1_mac_mult1_result[8];

--KB1L01 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT9 at DSPMULT_X10_Y15_N0
KB1L01 = KB1_mac_mult1_result[9];

--KB1L11 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT10 at DSPMULT_X10_Y15_N0
KB1L11 = KB1_mac_mult1_result[10];

--KB1L21 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT11 at DSPMULT_X10_Y15_N0
KB1L21 = KB1_mac_mult1_result[11];

--KB1L31 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT12 at DSPMULT_X10_Y15_N0
KB1L31 = KB1_mac_mult1_result[12];

--KB1L41 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT13 at DSPMULT_X10_Y15_N0
KB1L41 = KB1_mac_mult1_result[13];

--KB1L51 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT14 at DSPMULT_X10_Y15_N0
KB1L51 = KB1_mac_mult1_result[14];

--KB1L61 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT15 at DSPMULT_X10_Y15_N0
KB1L61 = KB1_mac_mult1_result[15];

--KB1L71 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT16 at DSPMULT_X10_Y15_N0
KB1L71 = KB1_mac_mult1_result[16];

--KB1L81 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT17 at DSPMULT_X10_Y15_N0
KB1L81 = KB1_mac_mult1_result[17];

--KB1L91 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT18 at DSPMULT_X10_Y15_N0
KB1L91 = KB1_mac_mult1_result[18];

--KB1L02 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT19 at DSPMULT_X10_Y15_N0
KB1L02 = KB1_mac_mult1_result[19];

--KB1L12 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT20 at DSPMULT_X10_Y15_N0
KB1L12 = KB1_mac_mult1_result[20];

--KB1L22 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT21 at DSPMULT_X10_Y15_N0
KB1L22 = KB1_mac_mult1_result[21];

--KB1L32 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT22 at DSPMULT_X10_Y15_N0
KB1L32 = KB1_mac_mult1_result[22];

--KB1L42 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT23 at DSPMULT_X10_Y15_N0
KB1L42 = KB1_mac_mult1_result[23];

--KB1L52 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT24 at DSPMULT_X10_Y15_N0
KB1L52 = KB1_mac_mult1_result[24];

--KB1L62 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT25 at DSPMULT_X10_Y15_N0
KB1L62 = KB1_mac_mult1_result[25];

--KB1L72 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT26 at DSPMULT_X10_Y15_N0
KB1L72 = KB1_mac_mult1_result[26];

--KB1L82 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT27 at DSPMULT_X10_Y15_N0
KB1L82 = KB1_mac_mult1_result[27];

--KB1L92 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT28 at DSPMULT_X10_Y15_N0
KB1L92 = KB1_mac_mult1_result[28];

--KB1L03 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT29 at DSPMULT_X10_Y15_N0
KB1L03 = KB1_mac_mult1_result[29];

--KB1L13 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT30 at DSPMULT_X10_Y15_N0
KB1L13 = KB1_mac_mult1_result[30];

--KB1L23 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT31 at DSPMULT_X10_Y15_N0
KB1L23 = KB1_mac_mult1_result[31];

--KB1L33 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT32 at DSPMULT_X10_Y15_N0
KB1L33 = KB1_mac_mult1_result[32];

--KB1L43 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT33 at DSPMULT_X10_Y15_N0
KB1L43 = KB1_mac_mult1_result[33];

--KB1L53 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT34 at DSPMULT_X10_Y15_N0
KB1L53 = KB1_mac_mult1_result[34];

--KB1L63 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult1~DATAOUT35 at DSPMULT_X10_Y15_N0
KB1L63 = KB1_mac_mult1_result[35];


--KB1_mac_mult2 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2 at DSPMULT_X10_Y13_N0
--DSP Block Multiplier Base Width: 18-bits
KB1_mac_mult2_a_data = DATA(HB1_num_rows_data[31], HB1_num_rows_data[30], HB1_num_rows_data[29], HB1_num_rows_data[28], HB1_num_rows_data[27], HB1_num_rows_data[26], HB1_num_rows_data[25], HB1_num_rows_data[24], HB1_num_rows_data[23], HB1_num_rows_data[22], HB1_num_rows_data[21], HB1_num_rows_data[20], HB1_num_rows_data[19], HB1_num_rows_data[18], HB1_num_rows_data[17], HB1_num_rows_data[16], HB1_num_rows_data[15], HB1_num_rows_data[14]);
KB1_mac_mult2_a_rep = SIGNED(KB1_mac_mult2_a_data);
KB1_mac_mult2_b_data = DATA(HB1_row_length_data[31], HB1_row_length_data[30], HB1_row_length_data[29], HB1_row_length_data[28], HB1_row_length_data[27], HB1_row_length_data[26], HB1_row_length_data[25], HB1_row_length_data[24], HB1_row_length_data[23], HB1_row_length_data[22], HB1_row_length_data[21], HB1_row_length_data[20], HB1_row_length_data[19], HB1_row_length_data[18], HB1_row_length_data[17], HB1_row_length_data[16], HB1_row_length_data[15], HB1_row_length_data[14]);
KB1_mac_mult2_b_rep = SIGNED(KB1_mac_mult2_b_data);
KB1_mac_mult2_result = KB1_mac_mult2_a_rep * KB1_mac_mult2_b_rep;
KB1_mac_mult2 = KB1_mac_mult2_result[0];

--KB1L47 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT1 at DSPMULT_X10_Y13_N0
KB1L47 = KB1_mac_mult2_result[1];

--KB1L57 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT2 at DSPMULT_X10_Y13_N0
KB1L57 = KB1_mac_mult2_result[2];

--KB1L67 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT3 at DSPMULT_X10_Y13_N0
KB1L67 = KB1_mac_mult2_result[3];

--KB1L77 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT4 at DSPMULT_X10_Y13_N0
KB1L77 = KB1_mac_mult2_result[4];

--KB1L87 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT5 at DSPMULT_X10_Y13_N0
KB1L87 = KB1_mac_mult2_result[5];

--KB1L97 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT6 at DSPMULT_X10_Y13_N0
KB1L97 = KB1_mac_mult2_result[6];

--KB1L08 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT7 at DSPMULT_X10_Y13_N0
KB1L08 = KB1_mac_mult2_result[7];

--KB1L18 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT8 at DSPMULT_X10_Y13_N0
KB1L18 = KB1_mac_mult2_result[8];

--KB1L28 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT9 at DSPMULT_X10_Y13_N0
KB1L28 = KB1_mac_mult2_result[9];

--KB1L38 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT10 at DSPMULT_X10_Y13_N0
KB1L38 = KB1_mac_mult2_result[10];

--KB1L48 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT11 at DSPMULT_X10_Y13_N0
KB1L48 = KB1_mac_mult2_result[11];

--KB1L58 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT12 at DSPMULT_X10_Y13_N0
KB1L58 = KB1_mac_mult2_result[12];

--KB1L68 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT13 at DSPMULT_X10_Y13_N0
KB1L68 = KB1_mac_mult2_result[13];

--KB1L78 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT14 at DSPMULT_X10_Y13_N0
KB1L78 = KB1_mac_mult2_result[14];

--KB1L88 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT15 at DSPMULT_X10_Y13_N0
KB1L88 = KB1_mac_mult2_result[15];

--KB1L98 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT16 at DSPMULT_X10_Y13_N0
KB1L98 = KB1_mac_mult2_result[16];

--KB1L09 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT17 at DSPMULT_X10_Y13_N0
KB1L09 = KB1_mac_mult2_result[17];

--KB1L19 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT18 at DSPMULT_X10_Y13_N0
KB1L19 = KB1_mac_mult2_result[18];

--KB1L29 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT19 at DSPMULT_X10_Y13_N0
KB1L29 = KB1_mac_mult2_result[19];

--KB1L39 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT20 at DSPMULT_X10_Y13_N0
KB1L39 = KB1_mac_mult2_result[20];

--KB1L49 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT21 at DSPMULT_X10_Y13_N0
KB1L49 = KB1_mac_mult2_result[21];

--KB1L59 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT22 at DSPMULT_X10_Y13_N0
KB1L59 = KB1_mac_mult2_result[22];

--KB1L69 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT23 at DSPMULT_X10_Y13_N0
KB1L69 = KB1_mac_mult2_result[23];

--KB1L79 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT24 at DSPMULT_X10_Y13_N0
KB1L79 = KB1_mac_mult2_result[24];

--KB1L89 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT25 at DSPMULT_X10_Y13_N0
KB1L89 = KB1_mac_mult2_result[25];

--KB1L99 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT26 at DSPMULT_X10_Y13_N0
KB1L99 = KB1_mac_mult2_result[26];

--KB1L001 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT27 at DSPMULT_X10_Y13_N0
KB1L001 = KB1_mac_mult2_result[27];

--KB1L101 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT28 at DSPMULT_X10_Y13_N0
KB1L101 = KB1_mac_mult2_result[28];

--KB1L201 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT29 at DSPMULT_X10_Y13_N0
KB1L201 = KB1_mac_mult2_result[29];

--KB1L301 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT30 at DSPMULT_X10_Y13_N0
KB1L301 = KB1_mac_mult2_result[30];

--KB1L401 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT31 at DSPMULT_X10_Y13_N0
KB1L401 = KB1_mac_mult2_result[31];

--KB1L501 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT32 at DSPMULT_X10_Y13_N0
KB1L501 = KB1_mac_mult2_result[32];

--KB1L601 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT33 at DSPMULT_X10_Y13_N0
KB1L601 = KB1_mac_mult2_result[33];

--KB1L701 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT34 at DSPMULT_X10_Y13_N0
KB1L701 = KB1_mac_mult2_result[34];

--KB1L801 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult2~DATAOUT35 at DSPMULT_X10_Y13_N0
KB1L801 = KB1_mac_mult2_result[35];


--KB1_mac_mult3 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3 at DSPMULT_X10_Y11_N0
--DSP Block Multiplier Base Width: 18-bits
KB1_mac_mult3_a_data = DATA(HB1_num_rows_data[31], HB1_num_rows_data[30], HB1_num_rows_data[29], HB1_num_rows_data[28], HB1_num_rows_data[27], HB1_num_rows_data[26], HB1_num_rows_data[25], HB1_num_rows_data[24], HB1_num_rows_data[23], HB1_num_rows_data[22], HB1_num_rows_data[21], HB1_num_rows_data[20], HB1_num_rows_data[19], HB1_num_rows_data[18], HB1_num_rows_data[17], HB1_num_rows_data[16], HB1_num_rows_data[15], HB1_num_rows_data[14]);
KB1_mac_mult3_a_rep = SIGNED(KB1_mac_mult3_a_data);
KB1_mac_mult3_b_data = DATA(HB1_row_length_data[13], HB1_row_length_data[12], HB1_row_length_data[11], HB1_row_length_data[10], HB1_row_length_data[9], HB1_row_length_data[8], HB1_row_length_data[7], !HB1_row_length_data[6], HB1_row_length_data[5], HB1_row_length_data[4], HB1_row_length_data[3], HB1_row_length_data[2], HB1_row_length_data[1], HB1_row_length_data[0], GND, GND, GND, GND);
KB1_mac_mult3_b_rep = UNSIGNED(KB1_mac_mult3_b_data);
KB1_mac_mult3_result = KB1_mac_mult3_a_rep * KB1_mac_mult3_b_rep;
KB1_mac_mult3 = KB1_mac_mult3_result[0];

--KB1L641 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT1 at DSPMULT_X10_Y11_N0
KB1L641 = KB1_mac_mult3_result[1];

--KB1L741 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT2 at DSPMULT_X10_Y11_N0
KB1L741 = KB1_mac_mult3_result[2];

--KB1L841 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT3 at DSPMULT_X10_Y11_N0
KB1L841 = KB1_mac_mult3_result[3];

--KB1L941 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT4 at DSPMULT_X10_Y11_N0
KB1L941 = KB1_mac_mult3_result[4];

--KB1L051 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT5 at DSPMULT_X10_Y11_N0
KB1L051 = KB1_mac_mult3_result[5];

--KB1L151 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT6 at DSPMULT_X10_Y11_N0
KB1L151 = KB1_mac_mult3_result[6];

--KB1L251 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT7 at DSPMULT_X10_Y11_N0
KB1L251 = KB1_mac_mult3_result[7];

--KB1L351 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT8 at DSPMULT_X10_Y11_N0
KB1L351 = KB1_mac_mult3_result[8];

--KB1L451 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT9 at DSPMULT_X10_Y11_N0
KB1L451 = KB1_mac_mult3_result[9];

--KB1L551 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT10 at DSPMULT_X10_Y11_N0
KB1L551 = KB1_mac_mult3_result[10];

--KB1L651 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT11 at DSPMULT_X10_Y11_N0
KB1L651 = KB1_mac_mult3_result[11];

--KB1L751 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT12 at DSPMULT_X10_Y11_N0
KB1L751 = KB1_mac_mult3_result[12];

--KB1L851 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT13 at DSPMULT_X10_Y11_N0
KB1L851 = KB1_mac_mult3_result[13];

--KB1L951 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT14 at DSPMULT_X10_Y11_N0
KB1L951 = KB1_mac_mult3_result[14];

--KB1L061 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT15 at DSPMULT_X10_Y11_N0
KB1L061 = KB1_mac_mult3_result[15];

--KB1L161 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT16 at DSPMULT_X10_Y11_N0
KB1L161 = KB1_mac_mult3_result[16];

--KB1L261 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT17 at DSPMULT_X10_Y11_N0
KB1L261 = KB1_mac_mult3_result[17];

--KB1L361 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT18 at DSPMULT_X10_Y11_N0
KB1L361 = KB1_mac_mult3_result[18];

--KB1L461 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT19 at DSPMULT_X10_Y11_N0
KB1L461 = KB1_mac_mult3_result[19];

--KB1L561 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT20 at DSPMULT_X10_Y11_N0
KB1L561 = KB1_mac_mult3_result[20];

--KB1L661 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT21 at DSPMULT_X10_Y11_N0
KB1L661 = KB1_mac_mult3_result[21];

--KB1L761 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT22 at DSPMULT_X10_Y11_N0
KB1L761 = KB1_mac_mult3_result[22];

--KB1L861 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT23 at DSPMULT_X10_Y11_N0
KB1L861 = KB1_mac_mult3_result[23];

--KB1L961 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT24 at DSPMULT_X10_Y11_N0
KB1L961 = KB1_mac_mult3_result[24];

--KB1L071 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT25 at DSPMULT_X10_Y11_N0
KB1L071 = KB1_mac_mult3_result[25];

--KB1L171 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT26 at DSPMULT_X10_Y11_N0
KB1L171 = KB1_mac_mult3_result[26];

--KB1L271 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT27 at DSPMULT_X10_Y11_N0
KB1L271 = KB1_mac_mult3_result[27];

--KB1L371 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT28 at DSPMULT_X10_Y11_N0
KB1L371 = KB1_mac_mult3_result[28];

--KB1L471 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT29 at DSPMULT_X10_Y11_N0
KB1L471 = KB1_mac_mult3_result[29];

--KB1L571 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT30 at DSPMULT_X10_Y11_N0
KB1L571 = KB1_mac_mult3_result[30];

--KB1L671 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT31 at DSPMULT_X10_Y11_N0
KB1L671 = KB1_mac_mult3_result[31];

--KB1L771 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT32 at DSPMULT_X10_Y11_N0
KB1L771 = KB1_mac_mult3_result[32];

--KB1L871 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT33 at DSPMULT_X10_Y11_N0
KB1L871 = KB1_mac_mult3_result[33];

--KB1L971 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT34 at DSPMULT_X10_Y11_N0
KB1L971 = KB1_mac_mult3_result[34];

--KB1L081 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult3~DATAOUT35 at DSPMULT_X10_Y11_N0
KB1L081 = KB1_mac_mult3_result[35];


--KB1_mac_mult4 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4 at DSPMULT_X10_Y9_N0
--DSP Block Multiplier Base Width: 18-bits
KB1_mac_mult4_a_data = DATA(HB1_num_rows_data[13], HB1_num_rows_data[12], HB1_num_rows_data[11], HB1_num_rows_data[10], HB1_num_rows_data[9], HB1_num_rows_data[8], HB1_num_rows_data[7], HB1_num_rows_data[6], !HB1_num_rows_data[5], HB1_num_rows_data[4], !HB1_num_rows_data[3], HB1_num_rows_data[2], HB1_num_rows_data[1], !HB1_num_rows_data[0], GND, GND, GND, GND);
KB1_mac_mult4_a_rep = UNSIGNED(KB1_mac_mult4_a_data);
KB1_mac_mult4_b_data = DATA(HB1_row_length_data[31], HB1_row_length_data[30], HB1_row_length_data[29], HB1_row_length_data[28], HB1_row_length_data[27], HB1_row_length_data[26], HB1_row_length_data[25], HB1_row_length_data[24], HB1_row_length_data[23], HB1_row_length_data[22], HB1_row_length_data[21], HB1_row_length_data[20], HB1_row_length_data[19], HB1_row_length_data[18], HB1_row_length_data[17], HB1_row_length_data[16], HB1_row_length_data[15], HB1_row_length_data[14]);
KB1_mac_mult4_b_rep = SIGNED(KB1_mac_mult4_b_data);
KB1_mac_mult4_result = KB1_mac_mult4_a_rep * KB1_mac_mult4_b_rep;
KB1_mac_mult4 = KB1_mac_mult4_result[0];

--KB1L812 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT1 at DSPMULT_X10_Y9_N0
KB1L812 = KB1_mac_mult4_result[1];

--KB1L912 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT2 at DSPMULT_X10_Y9_N0
KB1L912 = KB1_mac_mult4_result[2];

--KB1L022 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT3 at DSPMULT_X10_Y9_N0
KB1L022 = KB1_mac_mult4_result[3];

--KB1L122 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT4 at DSPMULT_X10_Y9_N0
KB1L122 = KB1_mac_mult4_result[4];

--KB1L222 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT5 at DSPMULT_X10_Y9_N0
KB1L222 = KB1_mac_mult4_result[5];

--KB1L322 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT6 at DSPMULT_X10_Y9_N0
KB1L322 = KB1_mac_mult4_result[6];

--KB1L422 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT7 at DSPMULT_X10_Y9_N0
KB1L422 = KB1_mac_mult4_result[7];

--KB1L522 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT8 at DSPMULT_X10_Y9_N0
KB1L522 = KB1_mac_mult4_result[8];

--KB1L622 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT9 at DSPMULT_X10_Y9_N0
KB1L622 = KB1_mac_mult4_result[9];

--KB1L722 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT10 at DSPMULT_X10_Y9_N0
KB1L722 = KB1_mac_mult4_result[10];

--KB1L822 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT11 at DSPMULT_X10_Y9_N0
KB1L822 = KB1_mac_mult4_result[11];

--KB1L922 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT12 at DSPMULT_X10_Y9_N0
KB1L922 = KB1_mac_mult4_result[12];

--KB1L032 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT13 at DSPMULT_X10_Y9_N0
KB1L032 = KB1_mac_mult4_result[13];

--KB1L132 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT14 at DSPMULT_X10_Y9_N0
KB1L132 = KB1_mac_mult4_result[14];

--KB1L232 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT15 at DSPMULT_X10_Y9_N0
KB1L232 = KB1_mac_mult4_result[15];

--KB1L332 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT16 at DSPMULT_X10_Y9_N0
KB1L332 = KB1_mac_mult4_result[16];

--KB1L432 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT17 at DSPMULT_X10_Y9_N0
KB1L432 = KB1_mac_mult4_result[17];

--KB1L532 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT18 at DSPMULT_X10_Y9_N0
KB1L532 = KB1_mac_mult4_result[18];

--KB1L632 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT19 at DSPMULT_X10_Y9_N0
KB1L632 = KB1_mac_mult4_result[19];

--KB1L732 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT20 at DSPMULT_X10_Y9_N0
KB1L732 = KB1_mac_mult4_result[20];

--KB1L832 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT21 at DSPMULT_X10_Y9_N0
KB1L832 = KB1_mac_mult4_result[21];

--KB1L932 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT22 at DSPMULT_X10_Y9_N0
KB1L932 = KB1_mac_mult4_result[22];

--KB1L042 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT23 at DSPMULT_X10_Y9_N0
KB1L042 = KB1_mac_mult4_result[23];

--KB1L142 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT24 at DSPMULT_X10_Y9_N0
KB1L142 = KB1_mac_mult4_result[24];

--KB1L242 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT25 at DSPMULT_X10_Y9_N0
KB1L242 = KB1_mac_mult4_result[25];

--KB1L342 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT26 at DSPMULT_X10_Y9_N0
KB1L342 = KB1_mac_mult4_result[26];

--KB1L442 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT27 at DSPMULT_X10_Y9_N0
KB1L442 = KB1_mac_mult4_result[27];

--KB1L542 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT28 at DSPMULT_X10_Y9_N0
KB1L542 = KB1_mac_mult4_result[28];

--KB1L642 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT29 at DSPMULT_X10_Y9_N0
KB1L642 = KB1_mac_mult4_result[29];

--KB1L742 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT30 at DSPMULT_X10_Y9_N0
KB1L742 = KB1_mac_mult4_result[30];

--KB1L842 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT31 at DSPMULT_X10_Y9_N0
KB1L842 = KB1_mac_mult4_result[31];

--KB1L942 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT32 at DSPMULT_X10_Y9_N0
KB1L942 = KB1_mac_mult4_result[32];

--KB1L052 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT33 at DSPMULT_X10_Y9_N0
KB1L052 = KB1_mac_mult4_result[33];

--KB1L152 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT34 at DSPMULT_X10_Y9_N0
KB1L152 = KB1_mac_mult4_result[34];

--KB1L252 is frame_timing:frame_timing_slave|frame_timing_core:ftc|lpm_mult:mult_rtl_10|mult_hh01:auto_generated|mac_mult4~DATAOUT35 at DSPMULT_X10_Y9_N0
KB1L252 = KB1_mac_mult4_result[35];


--GB1L187 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~101 at LC_X7_Y14_N4
--operation mode is arithmetic

GB1L187 = CARRY(GB1L901 & (!GB1L087 # !M11_safe_q[30]) # !GB1L901 & !M11_safe_q[30] & !GB1L087);


--BB1_reg[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[12] at LC_X19_Y21_N0
--operation mode is normal

BB1_reg[12]_lut_out = U1L351Q & J12_reg_o[12] # !U1L351Q & (U1L851Q & J12_reg_o[12] # !U1L851Q & BB1_reg[13]);
BB1_reg[12] = DFFEA(BB1_reg[12]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L311 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[12]~54 at LC_X14_Y17_N0
--operation mode is normal

U1L311 = BB1_reg[12] & U1L402Q;


--BB1_reg[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[11] at LC_X19_Y21_N1
--operation mode is normal

BB1_reg[11]_lut_out = U1L351Q & J12_reg_o[11] # !U1L351Q & (U1L851Q & J12_reg_o[11] # !U1L851Q & BB1_reg[12]);
BB1_reg[11] = DFFEA(BB1_reg[11]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L211 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[11]~55 at LC_X14_Y20_N1
--operation mode is normal

U1L211 = U1L402Q & BB1_reg[11];


--BB1_reg[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[10] at LC_X19_Y21_N7
--operation mode is normal

BB1_reg[10]_lut_out = U1L851Q & J12_reg_o[10] # !U1L851Q & (U1L351Q & J12_reg_o[10] # !U1L351Q & BB1_reg[11]);
BB1_reg[10] = DFFEA(BB1_reg[10]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L111 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[10]~56 at LC_X17_Y20_N4
--operation mode is normal

U1L111 = U1L402Q & BB1_reg[10];


--BB1_reg[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[9] at LC_X19_Y21_N9
--operation mode is normal

BB1_reg[9]_lut_out = U1L351Q & J12_reg_o[9] # !U1L351Q & (U1L851Q & J12_reg_o[9] # !U1L851Q & BB1_reg[10]);
BB1_reg[9] = DFFEA(BB1_reg[9]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L011 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[9]~57 at LC_X17_Y20_N6
--operation mode is normal

U1L011 = U1L402Q & BB1_reg[9];


--BB1_reg[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[8] at LC_X18_Y21_N4
--operation mode is normal

BB1_reg[8]_lut_out = U1L851Q & J12_reg_o[8] # !U1L851Q & (U1L351Q & J12_reg_o[8] # !U1L351Q & BB1_reg[9]);
BB1_reg[8] = DFFEA(BB1_reg[8]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L901 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[8]~58 at LC_X14_Y19_N3
--operation mode is normal

U1L901 = BB1_reg[8] & U1L402Q;


--BB1_reg[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[7] at LC_X18_Y21_N6
--operation mode is normal

BB1_reg[7]_lut_out = U1L351Q & J12_reg_o[7] # !U1L351Q & (U1L851Q & J12_reg_o[7] # !U1L851Q & BB1_reg[8]);
BB1_reg[7] = DFFEA(BB1_reg[7]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L801 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[7]~59 at LC_X14_Y17_N8
--operation mode is normal

U1L801 = U1L402Q & BB1_reg[7];


--BB1_reg[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[6] at LC_X18_Y21_N2
--operation mode is normal

BB1_reg[6]_lut_out = U1L851Q & J12_reg_o[6] # !U1L851Q & (U1L351Q & J12_reg_o[6] # !U1L351Q & BB1_reg[7]);
BB1_reg[6] = DFFEA(BB1_reg[6]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L701 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[6]~60 at LC_X17_Y19_N4
--operation mode is normal

U1L701 = U1L402Q & BB1_reg[6];


--AB1_crc_reg[32] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[32] at LC_X2_Y14_N9
--operation mode is normal

AB1_crc_reg[32]_lut_out = !U1L351Q & AB1_crc_reg[31];
AB1_crc_reg[32] = DFFEA(AB1_crc_reg[32]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[31] at LC_X2_Y14_N2
--operation mode is normal

AB1_crc_reg[31]_lut_out = AB1_crc_reg[30] & !U1L351Q;
AB1_crc_reg[31] = DFFEA(AB1_crc_reg[31]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[30] at LC_X2_Y14_N5
--operation mode is normal

AB1_crc_reg[30]_lut_out = AB1_crc_reg[29] & !U1L351Q;
AB1_crc_reg[30] = DFFEA(AB1_crc_reg[30]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[29] at LC_X2_Y14_N3
--operation mode is normal

AB1_crc_reg[29]_lut_out = !U1L351Q & AB1_crc_reg[28];
AB1_crc_reg[29] = DFFEA(AB1_crc_reg[29]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1L05 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~287 at LC_X2_Y14_N0
--operation mode is normal

AB1L05 = AB1_crc_reg[31] # AB1_crc_reg[30] # AB1_crc_reg[29] # AB1_crc_reg[32];


--AB1_crc_reg[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[28] at LC_X3_Y14_N9
--operation mode is normal

AB1_crc_reg[28]_lut_out = !U1L351Q & AB1_crc_reg[27];
AB1_crc_reg[28] = DFFEA(AB1_crc_reg[28]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[27] at LC_X3_Y14_N2
--operation mode is normal

AB1_crc_reg[27]_lut_out = !U1L351Q & (AB1_crc_reg[26] $ BB1_reg[0] $ AB1_crc_reg[32]);
AB1_crc_reg[27] = DFFEA(AB1_crc_reg[27]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[26] at LC_X3_Y14_N8
--operation mode is normal

AB1_crc_reg[26]_lut_out = AB1_crc_reg[25] & !U1L351Q;
AB1_crc_reg[26] = DFFEA(AB1_crc_reg[26]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[25] at LC_X3_Y15_N5
--operation mode is normal

AB1_crc_reg[25]_lut_out = AB1_crc_reg[24] & !U1L351Q;
AB1_crc_reg[25] = DFFEA(AB1_crc_reg[25]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1L15 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~288 at LC_X3_Y14_N4
--operation mode is normal

AB1L15 = AB1_crc_reg[26] # AB1_crc_reg[28] # AB1_crc_reg[25] # AB1_crc_reg[27];


--AB1_crc_reg[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[24] at LC_X3_Y15_N3
--operation mode is normal

AB1_crc_reg[24]_lut_out = !U1L351Q & (AB1_crc_reg[32] $ BB1_reg[0] $ AB1_crc_reg[23]);
AB1_crc_reg[24] = DFFEA(AB1_crc_reg[24]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[23] at LC_X3_Y15_N8
--operation mode is normal

AB1_crc_reg[23]_lut_out = !U1L351Q & (AB1_crc_reg[32] $ BB1_reg[0] $ AB1_crc_reg[22]);
AB1_crc_reg[23] = DFFEA(AB1_crc_reg[23]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[22] at LC_X3_Y15_N0
--operation mode is normal

AB1_crc_reg[22]_lut_out = AB1_crc_reg[21] & !U1L351Q;
AB1_crc_reg[22] = DFFEA(AB1_crc_reg[22]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[21] at LC_X3_Y14_N3
--operation mode is normal

AB1_crc_reg[21]_lut_out = !U1L351Q & AB1_crc_reg[20];
AB1_crc_reg[21] = DFFEA(AB1_crc_reg[21]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1L25 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~289 at LC_X3_Y15_N7
--operation mode is normal

AB1L25 = AB1_crc_reg[24] # AB1_crc_reg[22] # AB1_crc_reg[21] # AB1_crc_reg[23];


--AB1_crc_reg[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[20] at LC_X3_Y14_N0
--operation mode is normal

AB1_crc_reg[20]_lut_out = AB1_crc_reg[19] & !U1L351Q;
AB1_crc_reg[20] = DFFEA(AB1_crc_reg[20]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[19] at LC_X3_Y14_N7
--operation mode is normal

AB1_crc_reg[19]_lut_out = !U1L351Q & AB1_crc_reg[18];
AB1_crc_reg[19] = DFFEA(AB1_crc_reg[19]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[18] at LC_X3_Y14_N6
--operation mode is normal

AB1_crc_reg[18]_lut_out = AB1_crc_reg[17] & !U1L351Q;
AB1_crc_reg[18] = DFFEA(AB1_crc_reg[18]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[17] at LC_X3_Y15_N1
--operation mode is normal

AB1_crc_reg[17]_lut_out = !U1L351Q & (AB1_crc_reg[32] $ BB1_reg[0] $ AB1_crc_reg[16]);
AB1_crc_reg[17] = DFFEA(AB1_crc_reg[17]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~290 at LC_X3_Y14_N1
--operation mode is normal

AB1L35 = AB1_crc_reg[19] # AB1_crc_reg[18] # AB1_crc_reg[17] # AB1_crc_reg[20];


--AB1L45 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~291 at LC_X3_Y14_N5
--operation mode is normal

AB1L45 = AB1L15 # AB1L35 # AB1L25 # AB1L05;


--AB1_crc_reg[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[16] at LC_X2_Y15_N9
--operation mode is normal

AB1_crc_reg[16]_lut_out = AB1_crc_reg[15] & !U1L351Q;
AB1_crc_reg[16] = DFFEA(AB1_crc_reg[16]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[15] at LC_X2_Y16_N2
--operation mode is normal

AB1_crc_reg[15]_lut_out = !U1L351Q & AB1_crc_reg[14];
AB1_crc_reg[15] = DFFEA(AB1_crc_reg[15]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[14] at LC_X2_Y15_N3
--operation mode is normal

AB1_crc_reg[14]_lut_out = !U1L351Q & AB1_crc_reg[13];
AB1_crc_reg[14] = DFFEA(AB1_crc_reg[14]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[13] at LC_X2_Y15_N2
--operation mode is normal

AB1_crc_reg[13]_lut_out = !U1L351Q & (BB1_reg[0] $ AB1_crc_reg[32] $ AB1_crc_reg[12]);
AB1_crc_reg[13] = DFFEA(AB1_crc_reg[13]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1L55 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~292 at LC_X2_Y15_N5
--operation mode is normal

AB1L55 = AB1_crc_reg[15] # AB1_crc_reg[16] # AB1_crc_reg[14] # AB1_crc_reg[13];


--AB1_crc_reg[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[12] at LC_X2_Y15_N0
--operation mode is normal

AB1_crc_reg[12]_lut_out = !U1L351Q & (AB1_crc_reg[11] $ BB1_reg[0] $ AB1_crc_reg[32]);
AB1_crc_reg[12] = DFFEA(AB1_crc_reg[12]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[11] at LC_X2_Y15_N4
--operation mode is normal

AB1_crc_reg[11]_lut_out = !U1L351Q & (BB1_reg[0] $ AB1_crc_reg[32] $ AB1_crc_reg[10]);
AB1_crc_reg[11] = DFFEA(AB1_crc_reg[11]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[10] at LC_X2_Y15_N6
--operation mode is normal

AB1_crc_reg[10]_lut_out = AB1_crc_reg[9] & !U1L351Q;
AB1_crc_reg[10] = DFFEA(AB1_crc_reg[10]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[9] at LC_X2_Y15_N1
--operation mode is normal

AB1_crc_reg[9]_lut_out = !U1L351Q & (AB1_crc_reg[8] $ BB1_reg[0] $ AB1_crc_reg[32]);
AB1_crc_reg[9] = DFFEA(AB1_crc_reg[9]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1L65 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~293 at LC_X2_Y15_N8
--operation mode is normal

AB1L65 = AB1_crc_reg[11] # AB1_crc_reg[10] # AB1_crc_reg[9] # AB1_crc_reg[12];


--AB1_crc_reg[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[8] at LC_X3_Y15_N9
--operation mode is normal

AB1_crc_reg[8]_lut_out = !U1L351Q & (AB1_crc_reg[32] $ AB1_crc_reg[7] $ BB1_reg[0]);
AB1_crc_reg[8] = DFFEA(AB1_crc_reg[8]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[7] at LC_X3_Y16_N2
--operation mode is normal

AB1_crc_reg[7]_lut_out = !U1L351Q & AB1_crc_reg[6];
AB1_crc_reg[7] = DFFEA(AB1_crc_reg[7]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[6] at LC_X3_Y15_N4
--operation mode is normal

AB1_crc_reg[6]_lut_out = !U1L351Q & (AB1_crc_reg[32] $ BB1_reg[0] $ AB1_crc_reg[5]);
AB1_crc_reg[6] = DFFEA(AB1_crc_reg[6]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[5] at LC_X3_Y15_N2
--operation mode is normal

AB1_crc_reg[5]_lut_out = !U1L351Q & (AB1_crc_reg[4] $ BB1_reg[0] $ AB1_crc_reg[32]);
AB1_crc_reg[5] = DFFEA(AB1_crc_reg[5]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1L75 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~294 at LC_X3_Y15_N6
--operation mode is normal

AB1L75 = AB1_crc_reg[6] # AB1_crc_reg[8] # AB1_crc_reg[7] # AB1_crc_reg[5];


--AB1_crc_reg[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[4] at LC_X2_Y14_N4
--operation mode is normal

AB1_crc_reg[4]_lut_out = !U1L351Q & AB1_crc_reg[3];
AB1_crc_reg[4] = DFFEA(AB1_crc_reg[4]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[3] at LC_X2_Y14_N8
--operation mode is normal

AB1_crc_reg[3]_lut_out = !U1L351Q & (AB1_crc_reg[32] $ BB1_reg[0] $ AB1_crc_reg[2]);
AB1_crc_reg[3] = DFFEA(AB1_crc_reg[3]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[2] at LC_X2_Y14_N1
--operation mode is normal

AB1_crc_reg[2]_lut_out = !U1L351Q & (AB1_crc_reg[1] $ BB1_reg[0] $ AB1_crc_reg[32]);
AB1_crc_reg[2] = DFFEA(AB1_crc_reg[2]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1_crc_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|crc_reg[1] at LC_X2_Y14_N7
--operation mode is normal

AB1_crc_reg[1]_lut_out = !U1L351Q & (BB1_reg[0] $ AB1_crc_reg[32]);
AB1_crc_reg[1] = DFFEA(AB1_crc_reg[1]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--AB1L85 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~295 at LC_X2_Y14_N6
--operation mode is normal

AB1L85 = AB1_crc_reg[3] # AB1_crc_reg[2] # AB1_crc_reg[1] # AB1_crc_reg[4];


--AB1L95 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|valid_o~296 at LC_X2_Y15_N7
--operation mode is normal

AB1L95 = AB1L85 # AB1L55 # AB1L75 # AB1L65;


--U1L991Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~22 at LC_X3_Y17_N2
--operation mode is normal

U1L991Q_lut_out = U1L781 # U1L881 # U1L291 & !U1L191;
U1L991Q = DFFEA(U1L991Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB1_reg[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[16] at LC_X18_Y23_N2
--operation mode is normal

BB1_reg[16]_lut_out = U1L851Q & J12_reg_o[16] # !U1L851Q & (U1L351Q & J12_reg_o[16] # !U1L351Q & BB1_reg[17]);
BB1_reg[16] = DFFEA(BB1_reg[16]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--Z3_count is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:header_counter|count at LC_X2_Y17_N9
--operation mode is normal

Z3_count_lut_out = !Z3_count;
Z3_count = DFFEA(Z3_count_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L002Q, , );


--U1L791Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~20 at LC_X2_Y17_N5
--operation mode is normal

U1L791Q_lut_out = !U1L491 & (U1L481 # U1L681 # !U1L202Q);
U1L791Q = DFFEA(U1L791Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--U1L312 is dispatch:cmd0|dispatch_cmd_receive:receiver|temp1_ld~0 at LC_X3_Y18_N6
--operation mode is normal

U1L312 = Z3_count & !U1L791Q;


--C1L9Q is dispatch:cmd0|pres_state~21 at LC_X6_Y22_N4
--operation mode is normal

C1L9Q_lut_out = V1L271Q & C1L11Q;
C1L9Q = DFFEA(C1L9Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--U1L702Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~31 at LC_X3_Y17_N5
--operation mode is normal

U1L702Q_lut_out = U1L551Q & U1L991Q & (AB1L45 # AB1L95);
U1L702Q = DFFEA(U1L702Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB1_reg[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[17] at LC_X18_Y22_N0
--operation mode is normal

BB1_reg[17]_lut_out = U1L851Q & J12_reg_o[17] # !U1L851Q & (U1L351Q & J12_reg_o[17] # !U1L351Q & BB1_reg[18]);
BB1_reg[17] = DFFEA(BB1_reg[17]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--BB1_reg[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[22] at LC_X18_Y21_N9
--operation mode is normal

BB1_reg[22]_lut_out = U1L851Q & J12_reg_o[22] # !U1L851Q & (U1L351Q & J12_reg_o[22] # !U1L351Q & BB1_reg[23]);
BB1_reg[22] = DFFEA(BB1_reg[22]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--BB1_reg[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[19] at LC_X18_Y22_N1
--operation mode is normal

BB1_reg[19]_lut_out = U1L851Q & J12_reg_o[19] # !U1L851Q & (U1L351Q & J12_reg_o[19] # !U1L351Q & BB1_reg[20]);
BB1_reg[19] = DFFEA(BB1_reg[19]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--BB1_reg[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[23] at LC_X18_Y22_N5
--operation mode is normal

BB1_reg[23]_lut_out = U1L851Q & J12_reg_o[23] # !U1L851Q & (U1L351Q & J12_reg_o[23] # !U1L351Q & BB1_reg[24]);
BB1_reg[23] = DFFEA(BB1_reg[23]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--BB1_reg[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[20] at LC_X18_Y20_N2
--operation mode is normal

BB1_reg[20]_lut_out = U1L851Q & J12_reg_o[20] # !U1L851Q & (U1L351Q & J12_reg_o[20] # !U1L351Q & BB1_reg[21]);
BB1_reg[20] = DFFEA(BB1_reg[20]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--BB1_reg[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[21] at LC_X18_Y20_N6
--operation mode is normal

BB1_reg[21]_lut_out = U1L851Q & J12_reg_o[21] # !U1L851Q & (U1L351Q & J12_reg_o[21] # !U1L351Q & BB1_reg[22]);
BB1_reg[21] = DFFEA(BB1_reg[21]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--BB1_reg[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[18] at LC_X18_Y22_N4
--operation mode is normal

BB1_reg[18]_lut_out = U1L851Q & J12_reg_o[18] # !U1L851Q & (U1L351Q & J12_reg_o[18] # !U1L351Q & BB1_reg[19]);
BB1_reg[18] = DFFEA(BB1_reg[18]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--J12_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[3] at LC_X22_Y22_N7
--operation mode is normal

J12_reg_o[3]_lut_out = BB2_reg[4];
J12_reg_o[3] = DFFEA(J12_reg_o[3]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--BB1_reg[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[30] at LC_X18_Y21_N0
--operation mode is normal

BB1_reg[30]_lut_out = U1L851Q & J12_reg_o[30] # !U1L851Q & (U1L351Q & J12_reg_o[30] # !U1L351Q & BB1_reg[31]);
BB1_reg[30] = DFFEA(BB1_reg[30]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L131 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[30]~36 at LC_X14_Y21_N9
--operation mode is normal

U1L131 = U1L402Q & BB1_reg[30];


--HB1L112 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|next_state.wr~40 at LC_X14_Y17_N2
--operation mode is normal

HB1L112 = !HB1L2Q & A1L072 & W1L59 & A1L272;


--BB1_reg[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[29] at LC_X18_Y22_N8
--operation mode is normal

BB1_reg[29]_lut_out = U1L851Q & J12_reg_o[29] # !U1L851Q & (U1L351Q & J12_reg_o[29] # !U1L351Q & BB1_reg[30]);
BB1_reg[29] = DFFEA(BB1_reg[29]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L031 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[29]~37 at LC_X17_Y21_N4
--operation mode is normal

U1L031 = BB1_reg[29] & U1L402Q;


--BB1_reg[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[28] at LC_X18_Y22_N9
--operation mode is normal

BB1_reg[28]_lut_out = U1L851Q & J12_reg_o[28] # !U1L851Q & (U1L351Q & J12_reg_o[28] # !U1L351Q & BB1_reg[29]);
BB1_reg[28] = DFFEA(BB1_reg[28]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L921 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[28]~38 at LC_X17_Y21_N1
--operation mode is normal

U1L921 = U1L402Q & BB1_reg[28];


--BB1_reg[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[27] at LC_X18_Y22_N7
--operation mode is normal

BB1_reg[27]_lut_out = U1L851Q & J12_reg_o[27] # !U1L851Q & (U1L351Q & J12_reg_o[27] # !U1L351Q & BB1_reg[28]);
BB1_reg[27] = DFFEA(BB1_reg[27]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L821 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[27]~39 at LC_X14_Y21_N0
--operation mode is normal

U1L821 = U1L402Q & BB1_reg[27];


--BB1_reg[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[26] at LC_X18_Y22_N6
--operation mode is normal

BB1_reg[26]_lut_out = U1L851Q & J12_reg_o[26] # !U1L851Q & (U1L351Q & J12_reg_o[26] # !U1L351Q & BB1_reg[27]);
BB1_reg[26] = DFFEA(BB1_reg[26]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L721 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[26]~40 at LC_X17_Y21_N6
--operation mode is normal

U1L721 = U1L402Q & BB1_reg[26];


--BB1_reg[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[25] at LC_X18_Y22_N2
--operation mode is normal

BB1_reg[25]_lut_out = U1L851Q & J12_reg_o[25] # !U1L851Q & (U1L351Q & J12_reg_o[25] # !U1L351Q & BB1_reg[26]);
BB1_reg[25] = DFFEA(BB1_reg[25]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L621 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[25]~41 at LC_X17_Y21_N5
--operation mode is normal

U1L621 = BB1_reg[25] & U1L402Q;


--BB1_reg[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[24] at LC_X18_Y22_N3
--operation mode is normal

BB1_reg[24]_lut_out = U1L851Q & J12_reg_o[24] # !U1L851Q & (U1L351Q & J12_reg_o[24] # !U1L351Q & BB1_reg[25]);
BB1_reg[24] = DFFEA(BB1_reg[24]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L521 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[24]~42 at LC_X17_Y21_N8
--operation mode is normal

U1L521 = U1L402Q & BB1_reg[24];


--U1L421 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[23]~43 at LC_X14_Y19_N6
--operation mode is normal

U1L421 = U1L402Q & BB1_reg[23];


--U1L321 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[22]~44 at LC_X17_Y20_N7
--operation mode is normal

U1L321 = U1L402Q & BB1_reg[22];


--U1L221 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[21]~45 at LC_X17_Y19_N2
--operation mode is normal

U1L221 = U1L402Q & BB1_reg[21];


--U1L121 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[20]~46 at LC_X14_Y19_N1
--operation mode is normal

U1L121 = U1L402Q & BB1_reg[20];


--U1L021 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[19]~47 at LC_X14_Y19_N9
--operation mode is normal

U1L021 = BB1_reg[19] & U1L402Q;


--U1L911 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[18]~48 at LC_X14_Y18_N9
--operation mode is normal

U1L911 = U1L402Q & BB1_reg[18];


--U1L811 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[17]~49 at LC_X14_Y20_N4
--operation mode is normal

U1L811 = U1L402Q & BB1_reg[17];


--U1L711 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[16]~50 at LC_X17_Y20_N9
--operation mode is normal

U1L711 = BB1_reg[16] & U1L402Q;


--BB1_reg[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[15] at LC_X19_Y21_N5
--operation mode is normal

BB1_reg[15]_lut_out = U1L851Q & J12_reg_o[15] # !U1L851Q & (U1L351Q & J12_reg_o[15] # !U1L351Q & BB1_reg[16]);
BB1_reg[15] = DFFEA(BB1_reg[15]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L611 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[15]~51 at LC_X17_Y20_N2
--operation mode is normal

U1L611 = U1L402Q & BB1_reg[15];


--BB1_reg[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[14] at LC_X19_Y21_N6
--operation mode is normal

BB1_reg[14]_lut_out = U1L351Q & J12_reg_o[14] # !U1L351Q & (U1L851Q & J12_reg_o[14] # !U1L851Q & BB1_reg[15]);
BB1_reg[14] = DFFEA(BB1_reg[14]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L511 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[14]~52 at LC_X17_Y20_N8
--operation mode is normal

U1L511 = U1L402Q & BB1_reg[14];


--BB1_reg[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|shift_reg:crc_data_reg|reg[31] at LC_X18_Y21_N8
--operation mode is normal

BB1_reg[31]_lut_out = U1L351Q & J12_reg_o[31] # !U1L351Q & (U1L851Q & J12_reg_o[31] # !U1L851Q & BB1_reg[0]);
BB1_reg[31] = DFFEA(BB1_reg[31]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_data_shreg_ena, , );


--U1L231 is dispatch:cmd0|dispatch_cmd_receive:receiver|buf_data_o[31]~35 at LC_X14_Y20_N7
--operation mode is normal

U1L231 = U1L402Q & BB1_reg[31];


--A1L562 is reduce_nor~38 at LC_X12_Y17_N8
--operation mode is normal

A1L562 = A1L072 & A1L962 & W1L4 & A1L272;


--HB1L1 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|address_on_delay_wren~6 at LC_X12_Y12_N0
--operation mode is normal

HB1L1 = HB1L3Q & A1L562;


--J42_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[30] at LC_X9_Y7_N2
--operation mode is normal

J42_reg_o[30]_sload_eqn = W1L78;
J42_reg_o[30] = DFFEA(J42_reg_o[30]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--GB1L723 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~108 at LC_X8_Y7_N3
--operation mode is arithmetic

GB1L723_carry_eqn = (!GB1L413 & GB1L523) # (GB1L413 & GB1L623);
GB1L723 = J42_reg_o[29] $ !GB1L723_carry_eqn;

--GB1L923 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~108COUT0 at LC_X8_Y7_N3
--operation mode is arithmetic

GB1L923_cout_0 = !J42_reg_o[29] & !GB1L523;
GB1L923 = CARRY(GB1L923_cout_0);

--GB1L033 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~108COUT1 at LC_X8_Y7_N3
--operation mode is arithmetic

GB1L033_cout_1 = !J42_reg_o[29] & !GB1L623;
GB1L033 = CARRY(GB1L033_cout_1);


--GB1L298 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~133 at LC_X3_Y5_N4
--operation mode is arithmetic

GB1L298 = CARRY(GB1L022 & (!GB1L198 # !M21_safe_q[30]) # !GB1L022 & !M21_safe_q[30] & !GB1L198);


--GB1L355 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~35COUT0 at LC_X7_Y7_N2
--operation mode is arithmetic

GB1L355_cout_0 = M21_safe_q[28] & GB1L323 & !GB1L945 # !M21_safe_q[28] & (GB1L323 # !GB1L945);
GB1L355 = CARRY(GB1L355_cout_0);

--GB1L455 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~35COUT1 at LC_X7_Y7_N2
--operation mode is arithmetic

GB1L455_cout_1 = M21_safe_q[28] & GB1L323 & !GB1L055 # !M21_safe_q[28] & (GB1L323 # !GB1L055);
GB1L455 = CARRY(GB1L455_cout_1);


--GB1L834 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~140 at LC_X5_Y4_N3
--operation mode is arithmetic

GB1L834_carry_eqn = (!GB1L524 & GB1L634) # (GB1L524 & GB1L734);
GB1L834 = GB1L612 $ !GB1L834_carry_eqn;

--GB1L044 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~140COUT0 at LC_X5_Y4_N3
--operation mode is arithmetic

GB1L044_cout_0 = !GB1L612 & !GB1L634;
GB1L044 = CARRY(GB1L044_cout_0);

--GB1L144 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~140COUT1 at LC_X5_Y4_N3
--operation mode is arithmetic

GB1L144_cout_1 = !GB1L612 & !GB1L734;
GB1L144 = CARRY(GB1L144_cout_1);


--GB1L466 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~67COUT0 at LC_X6_Y4_N2
--operation mode is arithmetic

GB1L466_cout_0 = M21_safe_q[28] & (!GB1L066 # !GB1L434) # !M21_safe_q[28] & !GB1L434 & !GB1L066;
GB1L466 = CARRY(GB1L466_cout_0);

--GB1L566 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~67COUT1 at LC_X6_Y4_N2
--operation mode is arithmetic

GB1L566_cout_1 = M21_safe_q[28] & (!GB1L166 # !GB1L434) # !M21_safe_q[28] & !GB1L434 & !GB1L166;
GB1L566 = CARRY(GB1L566_cout_1);


--J12_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[5] at LC_X23_Y23_N5
--operation mode is normal

J12_reg_o[5]_lut_out = BB2_reg[6];
J12_reg_o[5] = DFFEA(J12_reg_o[5]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J12_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[4] at LC_X22_Y22_N5
--operation mode is normal

J12_reg_o[4]_lut_out = BB2_reg[5];
J12_reg_o[4] = DFFEA(J12_reg_o[4]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--Z1_count[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[4] at LC_X22_Y20_N7
--operation mode is normal

Z1_count[4]_lut_out = !U1L851Q & Z1L71 & !Z1_count[5] & !U1L351Q;
Z1_count[4] = DFFEA(Z1_count[4]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--Z1_count[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[3] at LC_X22_Y20_N9
--operation mode is normal

Z1_count[3]_lut_out = !U1L851Q & !U1L351Q & !Z1_count[5] & Z1L31;
Z1_count[3] = DFFEA(Z1_count[3]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--Z1_count[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[2] at LC_X22_Y20_N0
--operation mode is normal

Z1_count[2]_lut_out = Z1L9 & !U1L351Q & !Z1_count[5] & !U1L851Q;
Z1_count[2] = DFFEA(Z1_count[2]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--Z1_count[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[5] at LC_X22_Y21_N5
--operation mode is normal

Z1_count[5]_lut_out = !U1L851Q & !U1L351Q & (Z1L12 # Z1_count[5]);
Z1_count[5] = DFFEA(Z1_count[5]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--U1L661 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~454 at LC_X22_Y20_N8
--operation mode is normal

U1L661 = Z1_count[4] & Z1_count[2] & !Z1_count[5] & Z1_count[3];


--Z1_count[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[1] at LC_X22_Y21_N4
--operation mode is normal

Z1_count[1]_lut_out = !U1L851Q & Z1L5 & !Z1_count[5] & !U1L351Q;
Z1_count[1] = DFFEA(Z1_count[1]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--Z1_count[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|count[0] at LC_X22_Y21_N6
--operation mode is normal

Z1_count[0]_lut_out = !U1L851Q & !Z1_count[5] & Z1L1 & !U1L351Q;
Z1_count[0] = DFFEA(Z1_count[0]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--U1L05 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~18 at LC_X3_Y20_N5
--operation mode is arithmetic

U1L05_carry_eqn = U1L94;
U1L05 = U1L05_carry_eqn $ (U1L561 & J91_reg_o[2]);

--U1L25 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~18COUT0 at LC_X3_Y20_N5
--operation mode is arithmetic

U1L25_cout_0 = U1L561 & J91_reg_o[2] # !U1L94;
U1L25 = CARRY(U1L25_cout_0);

--U1L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~18COUT1 at LC_X3_Y20_N5
--operation mode is arithmetic

U1L35_cout_1 = U1L561 & J91_reg_o[2] # !U1L94;
U1L35 = CARRY(U1L35_cout_1);


--U1L27 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~24 at LC_X3_Y19_N1
--operation mode is arithmetic

U1L27_carry_eqn = (!U1L76 & U1L07) # (U1L76 & U1L17);
U1L27 = U1L27_carry_eqn $ (U1L561 & J91_reg_o[8]);

--U1L47 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~24COUT0 at LC_X3_Y19_N1
--operation mode is arithmetic

U1L47_cout_0 = U1L561 & J91_reg_o[8] # !U1L07;
U1L47 = CARRY(U1L47_cout_0);

--U1L57 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~24COUT1 at LC_X3_Y19_N1
--operation mode is arithmetic

U1L57_cout_1 = U1L561 & J91_reg_o[8] # !U1L17;
U1L57 = CARRY(U1L57_cout_1);


--U1L761 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~455 at LC_X2_Y19_N8
--operation mode is normal

U1L761 = U1L27 & (U1L05 $ M3_safe_q[2] # !M3_safe_q[8]) # !U1L27 & (M3_safe_q[8] # U1L05 $ M3_safe_q[2]);


--U1L44 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~16 at LC_X3_Y20_N3
--operation mode is arithmetic

U1L44 = !J91_reg_o[0] # !U1L561;

--U1L64 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~16COUT0 at LC_X3_Y20_N3
--operation mode is arithmetic

U1L64_cout_0 = U1L561 & J91_reg_o[0];
U1L64 = CARRY(U1L64_cout_0);

--U1L74 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~16COUT1 at LC_X3_Y20_N3
--operation mode is arithmetic

U1L74_cout_1 = U1L561 & J91_reg_o[0];
U1L74 = CARRY(U1L74_cout_1);


--U1L67 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~25 at LC_X3_Y19_N2
--operation mode is arithmetic

U1L67_carry_eqn = (!U1L76 & U1L47) # (U1L76 & U1L57);
U1L67 = U1L67_carry_eqn $ (!J91_reg_o[9] # !U1L561);

--U1L87 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~25COUT0 at LC_X3_Y19_N2
--operation mode is arithmetic

U1L87_cout_0 = !U1L47 & (!J91_reg_o[9] # !U1L561);
U1L87 = CARRY(U1L87_cout_0);

--U1L97 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~25COUT1 at LC_X3_Y19_N2
--operation mode is arithmetic

U1L97_cout_1 = !U1L57 & (!J91_reg_o[9] # !U1L561);
U1L97 = CARRY(U1L97_cout_1);


--U1L861 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~456 at LC_X2_Y19_N7
--operation mode is normal

U1L861 = M3_safe_q[9] & (U1L44 $ M3_safe_q[0] # !U1L67) # !M3_safe_q[9] & (U1L67 # U1L44 $ M3_safe_q[0]);


--U1L84 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~17 at LC_X3_Y20_N4
--operation mode is arithmetic

U1L84 = U1L64 $ (!J91_reg_o[1] # !U1L561);

--U1L94 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~17COUT at LC_X3_Y20_N4
--operation mode is arithmetic

U1L94 = CARRY(!U1L74 & (!J91_reg_o[1] # !U1L561));


--U1L26 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~21 at LC_X3_Y20_N8
--operation mode is arithmetic

U1L26_carry_eqn = (!U1L94 & U1L06) # (U1L94 & U1L16);
U1L26 = U1L26_carry_eqn $ (!J91_reg_o[5] # !U1L561);

--U1L46 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~21COUT0 at LC_X3_Y20_N8
--operation mode is arithmetic

U1L46_cout_0 = !U1L06 & (!J91_reg_o[5] # !U1L561);
U1L46 = CARRY(U1L46_cout_0);

--U1L56 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~21COUT1 at LC_X3_Y20_N8
--operation mode is arithmetic

U1L56_cout_1 = !U1L16 & (!J91_reg_o[5] # !U1L561);
U1L56 = CARRY(U1L56_cout_1);


--U1L961 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~457 at LC_X3_Y20_N2
--operation mode is normal

U1L961 = U1L84 & (U1L26 $ M3_safe_q[5] # !M3_safe_q[1]) # !U1L84 & (M3_safe_q[1] # U1L26 $ M3_safe_q[5]);


--U1L45 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~19 at LC_X3_Y20_N6
--operation mode is arithmetic

U1L45_carry_eqn = (!U1L94 & U1L25) # (U1L94 & U1L35);
U1L45 = U1L45_carry_eqn $ (!J91_reg_o[3] # !U1L561);

--U1L65 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~19COUT0 at LC_X3_Y20_N6
--operation mode is arithmetic

U1L65_cout_0 = !U1L25 & (!J91_reg_o[3] # !U1L561);
U1L65 = CARRY(U1L65_cout_0);

--U1L75 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~19COUT1 at LC_X3_Y20_N6
--operation mode is arithmetic

U1L75_cout_1 = !U1L35 & (!J91_reg_o[3] # !U1L561);
U1L75 = CARRY(U1L75_cout_1);


--U1L08 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~26 at LC_X3_Y19_N3
--operation mode is arithmetic

U1L08_carry_eqn = (!U1L76 & U1L87) # (U1L76 & U1L97);
U1L08 = U1L08_carry_eqn $ (U1L561 & J91_reg_o[10]);

--U1L28 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~26COUT0 at LC_X3_Y19_N3
--operation mode is arithmetic

U1L28_cout_0 = U1L561 & J91_reg_o[10] # !U1L87;
U1L28 = CARRY(U1L28_cout_0);

--U1L38 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~26COUT1 at LC_X3_Y19_N3
--operation mode is arithmetic

U1L38_cout_1 = U1L561 & J91_reg_o[10] # !U1L97;
U1L38 = CARRY(U1L38_cout_1);


--U1L071 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~458 at LC_X3_Y19_N8
--operation mode is normal

U1L071 = U1L08 & (U1L45 $ M3_safe_q[3] # !M3_safe_q[10]) # !U1L08 & (M3_safe_q[10] # U1L45 $ M3_safe_q[3]);


--U1L171 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~459 at LC_X2_Y19_N9
--operation mode is normal

U1L171 = U1L071 # U1L961 # U1L861 # U1L761;


--U1L68 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~28 at LC_X3_Y19_N5
--operation mode is arithmetic

U1L68_carry_eqn = U1L58;
U1L68 = U1L68_carry_eqn $ (U1L561 & J91_reg_o[12]);

--U1L88 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~28COUT0 at LC_X3_Y19_N5
--operation mode is arithmetic

U1L88_cout_0 = U1L561 & J91_reg_o[12] # !U1L58;
U1L88 = CARRY(U1L88_cout_0);

--U1L98 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~28COUT1 at LC_X3_Y19_N5
--operation mode is arithmetic

U1L98_cout_1 = U1L561 & J91_reg_o[12] # !U1L58;
U1L98 = CARRY(U1L98_cout_1);


--U1L48 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~27 at LC_X3_Y19_N4
--operation mode is arithmetic

U1L48_carry_eqn = (!U1L76 & U1L28) # (U1L76 & U1L38);
U1L48 = U1L48_carry_eqn $ (!J91_reg_o[11] # !U1L561);

--U1L58 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~27COUT at LC_X3_Y19_N4
--operation mode is arithmetic

U1L58 = CARRY(!U1L38 & (!J91_reg_o[11] # !U1L561));


--U1L271 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~460 at LC_X3_Y18_N1
--operation mode is normal

U1L271 = U1L48 & (U1L68 $ M3_safe_q[12] # !M3_safe_q[11]) # !U1L48 & (M3_safe_q[11] # U1L68 $ M3_safe_q[12]);


--U1L09 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~29 at LC_X3_Y19_N6
--operation mode is arithmetic

U1L09_carry_eqn = (!U1L58 & U1L88) # (U1L58 & U1L98);
U1L09 = !U1L09_carry_eqn;

--U1L29 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~29COUT0 at LC_X3_Y19_N6
--operation mode is arithmetic

U1L29_cout_0 = !U1L88;
U1L29 = CARRY(U1L29_cout_0);

--U1L39 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~29COUT1 at LC_X3_Y19_N6
--operation mode is arithmetic

U1L39_cout_1 = !U1L98;
U1L39 = CARRY(U1L39_cout_1);


--U1L49 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~30 at LC_X3_Y19_N7
--operation mode is normal

U1L49_carry_eqn = (!U1L58 & U1L29) # (U1L58 & U1L39);
U1L49 = U1L49_carry_eqn;


--U1L85 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~20 at LC_X3_Y20_N7
--operation mode is arithmetic

U1L85_carry_eqn = (!U1L94 & U1L65) # (U1L94 & U1L75);
U1L85 = U1L85_carry_eqn $ (U1L561 & J91_reg_o[4]);

--U1L06 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~20COUT0 at LC_X3_Y20_N7
--operation mode is arithmetic

U1L06_cout_0 = U1L561 & J91_reg_o[4] # !U1L65;
U1L06 = CARRY(U1L06_cout_0);

--U1L16 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~20COUT1 at LC_X3_Y20_N7
--operation mode is arithmetic

U1L16_cout_1 = U1L561 & J91_reg_o[4] # !U1L75;
U1L16 = CARRY(U1L16_cout_1);


--U1L86 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~23 at LC_X3_Y19_N0
--operation mode is arithmetic

U1L86_carry_eqn = U1L76;
U1L86 = U1L86_carry_eqn $ (!J91_reg_o[7] # !U1L561);

--U1L07 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~23COUT0 at LC_X3_Y19_N0
--operation mode is arithmetic

U1L07_cout_0 = !U1L76 & (!J91_reg_o[7] # !U1L561);
U1L07 = CARRY(U1L07_cout_0);

--U1L17 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~23COUT1 at LC_X3_Y19_N0
--operation mode is arithmetic

U1L17_cout_1 = !U1L76 & (!J91_reg_o[7] # !U1L561);
U1L17 = CARRY(U1L17_cout_1);


--U1L371 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~461 at LC_X3_Y19_N9
--operation mode is normal

U1L371 = M3_safe_q[4] & (M3_safe_q[7] $ U1L86 # !U1L85) # !M3_safe_q[4] & (U1L85 # M3_safe_q[7] $ U1L86);


--U1L66 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~22 at LC_X3_Y20_N9
--operation mode is arithmetic

U1L66_carry_eqn = (!U1L94 & U1L46) # (U1L94 & U1L56);
U1L66 = U1L66_carry_eqn $ (U1L561 & J91_reg_o[6]);

--U1L76 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~22COUT at LC_X3_Y20_N9
--operation mode is arithmetic

U1L76 = CARRY(U1L561 & J91_reg_o[6] # !U1L56);


--U1L802 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~6 at LC_X3_Y18_N3
--operation mode is normal

U1L802 = U1L66 $ M3_safe_q[6];


--U1L471 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~462 at LC_X3_Y18_N8
--operation mode is normal

U1L471 = U1L802 # U1L49 # U1L371 # U1L09;


--U1L981 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_data~2 at LC_X2_Y18_N3
--operation mode is normal

U1L981 = U1L102Q & (U1L171 # U1L471 # U1L271);


--U1L091 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_data~3 at LC_X2_Y17_N0
--operation mode is normal

U1L091 = U1L891Q & !U1L551Q;


--U1L191 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_data~20 at LC_X5_Y20_N7
--operation mode is normal

J91_reg_o[14]_qfbk = J91_reg_o[14];
U1L191 = J91_reg_o[15] & !J91_reg_o[13] & !J91_reg_o[14]_qfbk;

--J91_reg_o[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[14] at LC_X5_Y20_N7
--operation mode is normal

J91_reg_o[14]_sload_eqn = BB1_reg[14];
J91_reg_o[14] = DFFEA(J91_reg_o[14]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--J02_reg_o[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[28] at LC_X6_Y21_N7
--operation mode is normal

J02_reg_o[28]_sload_eqn = BB1_reg[28];
J02_reg_o[28] = DFFEA(J02_reg_o[28]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J02_reg_o[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[29] at LC_X8_Y21_N5
--operation mode is normal

J02_reg_o[29]_sload_eqn = BB1_reg[29];
J02_reg_o[29] = DFFEA(J02_reg_o[29]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--U1L341 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~687 at LC_X6_Y21_N4
--operation mode is normal

J02_reg_o[27]_qfbk = J02_reg_o[27];
U1L341 = !J02_reg_o[28] & !J02_reg_o[29] & J02_reg_o[27]_qfbk & !J02_reg_o[30];

--J02_reg_o[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[27] at LC_X6_Y21_N4
--operation mode is normal

J02_reg_o[27]_sload_eqn = BB1_reg[27];
J02_reg_o[27] = DFFEA(J02_reg_o[27]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--U1L441 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~688 at LC_X6_Y20_N4
--operation mode is normal

U1L441 = slot_id[2] & slot_id[3] & (!slot_id[0] # !slot_id[1]);


--U1L541 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~689 at LC_X6_Y21_N9
--operation mode is normal

J02_reg_o[26]_qfbk = J02_reg_o[26];
U1L541 = J02_reg_o[26]_qfbk & (J02_reg_o[25] & !J02_reg_o[24] # !J02_reg_o[25] & (U1L441 # J02_reg_o[24]));

--J02_reg_o[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[26] at LC_X6_Y21_N9
--operation mode is normal

J02_reg_o[26]_sload_eqn = BB1_reg[26];
J02_reg_o[26] = DFFEA(J02_reg_o[26]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--U1L641 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~690 at LC_X6_Y21_N6
--operation mode is normal

J02_reg_o[25]_qfbk = J02_reg_o[25];
U1L641 = slot_id[1] & J02_reg_o[25]_qfbk & (slot_id[2] $ slot_id[3]);

--J02_reg_o[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[25] at LC_X6_Y21_N6
--operation mode is normal

J02_reg_o[25]_sload_eqn = BB1_reg[25];
J02_reg_o[25] = DFFEA(J02_reg_o[25]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--U1L741 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~691 at LC_X6_Y21_N5
--operation mode is normal

J02_reg_o[24]_qfbk = J02_reg_o[24];
U1L741 = U1L641 & J02_reg_o[24]_qfbk & !J02_reg_o[26];

--J02_reg_o[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[24] at LC_X6_Y21_N5
--operation mode is normal

J02_reg_o[24]_sload_eqn = BB1_reg[24];
J02_reg_o[24] = DFFEA(J02_reg_o[24]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--U1L841 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_valid~692 at LC_X6_Y21_N8
--operation mode is normal

U1L841 = U1L341 & !J02_reg_o[31] & (U1L541 # U1L741);


--C1L1 is dispatch:cmd0|card[0]~30 at LC_X6_Y20_N5
--operation mode is normal

C1L1 = slot_id[2] & slot_id[0] & (slot_id[1] # slot_id[3]) # !slot_id[2] & !slot_id[0] & slot_id[3];


--C1L4 is dispatch:cmd0|card[3]~203 at LC_X6_Y20_N3
--operation mode is normal

C1L4 = slot_id[2] & slot_id[1] & (!slot_id[3] # !slot_id[0]) # !slot_id[2] & slot_id[3];


--U1L161 is dispatch:cmd0|dispatch_cmd_receive:receiver|equal~504 at LC_X6_Y20_N2
--operation mode is normal

U1L161 = C1L4 & !J02_reg_o[27] & (C1L1 $ J02_reg_o[24]) # !C1L4 & J02_reg_o[27] & (C1L1 $ J02_reg_o[24]);


--C1L2 is dispatch:cmd0|card[1]~204 at LC_X6_Y20_N9
--operation mode is normal

C1L2 = slot_id[1] & !slot_id[0] & (slot_id[2] $ slot_id[3]) # !slot_id[1] & slot_id[3] & (slot_id[2] # slot_id[0]);


--C1L5 is dispatch:cmd0|card[7]~19 at LC_X6_Y21_N0
--operation mode is normal

C1L5 = slot_id[3] # slot_id[1] & slot_id[2];


--C1L3 is dispatch:cmd0|card[2]~20 at LC_X6_Y20_N1
--operation mode is normal

C1L3 = slot_id[1] & !slot_id[0] # !slot_id[3];


--U1L261 is dispatch:cmd0|dispatch_cmd_receive:receiver|equal~505 at LC_X6_Y21_N3
--operation mode is normal

J02_reg_o[30]_qfbk = J02_reg_o[30];
U1L261 = C1L3 & J02_reg_o[26] & (C1L5 $ J02_reg_o[30]_qfbk) # !C1L3 & !J02_reg_o[26] & (C1L5 $ J02_reg_o[30]_qfbk);

--J02_reg_o[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[30] at LC_X6_Y21_N3
--operation mode is normal

J02_reg_o[30]_sload_eqn = BB1_reg[30];
J02_reg_o[30] = DFFEA(J02_reg_o[30]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--U1L291 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_data~21 at LC_X3_Y17_N8
--operation mode is normal

U1L291 = U1L302Q & (U1L841 # U1L161 & U1L461);


--BB2_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[1] at LC_X22_Y22_N3
--operation mode is normal

BB2_reg[1]_lut_out = Y1L3Q & BB2_reg[2];
BB2_reg[1] = DFFEA(BB2_reg[1]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--Y1L4Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~21 at LC_X22_Y24_N9
--operation mode is normal

Y1L4Q_lut_out = Y1L9 & !Y1L3Q & !lvds_cmd # !Y1L9 & (Y1L4Q # !Y1L3Q & !lvds_cmd);
Y1L4Q = DFFEA(Y1L4Q_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , , , );


--Z4_count[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|count[2] at LC_X22_Y24_N8
--operation mode is normal

Z4_count[2]_lut_out = Y1L3Q & (Z4L9 # !Z4L44);
Z4_count[2] = DFFEA(Z4_count[2]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , !Y1L5Q, , );


--Z4_count[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|count[0] at LC_X23_Y24_N8
--operation mode is normal

Z4_count[0]_lut_out = Y1L3Q & (Z4L1 # !Z4L44);
Z4_count[0] = DFFEA(Z4_count[0]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , !Y1L5Q, , );


--Z4_count[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|count[3] at LC_X22_Y24_N6
--operation mode is normal

Z4_count[3]_lut_out = Y1L3Q & (Z4L31 # !Z4L44);
Z4_count[3] = DFFEA(Z4_count[3]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , !Y1L5Q, , );


--Z4_count[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|count[1] at LC_X23_Y24_N0
--operation mode is normal

Z4_count[1]_lut_out = Y1L3Q & (Z4L5 # !Z4L44);
Z4_count[1] = DFFEA(Z4_count[1]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , !Y1L5Q, , );


--Y1L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reduce_nor~93 at LC_X22_Y24_N1
--operation mode is normal

Y1L7 = Z4_count[2] & Z4_count[1] & Z4_count[0] & Z4_count[3];


--Z4_count[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|count[8] at LC_X23_Y24_N5
--operation mode is normal

Z4_count[8]_lut_out = Y1L3Q & (Z4L33 # !Z4L44);
Z4_count[8] = DFFEA(Z4_count[8]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , !Y1L5Q, , );


--Z4_count[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|count[7] at LC_X23_Y24_N2
--operation mode is normal

Z4_count[7]_lut_out = Y1L3Q & Z4L92 & Z4L44;
Z4_count[7] = DFFEA(Z4_count[7]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , !Y1L5Q, , );


--Z4_count[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|count[6] at LC_X23_Y24_N6
--operation mode is normal

Z4_count[6]_lut_out = Y1L3Q & Z4L52 & Z4L44;
Z4_count[6] = DFFEA(Z4_count[6]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , !Y1L5Q, , );


--Z4_count[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|count[5] at LC_X23_Y24_N4
--operation mode is normal

Z4_count[5]_lut_out = Z4L44 & Y1L3Q & Z4L12;
Z4_count[5] = DFFEA(Z4_count[5]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , !Y1L5Q, , );


--Z4_count[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|count[4] at LC_X23_Y24_N3
--operation mode is normal

Z4_count[4]_lut_out = Y1L3Q & Z4L71 & Z4L44;
Z4_count[4] = DFFEA(Z4_count[4]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , !Y1L5Q, , );


--Y1L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reduce_nor~94 at LC_X23_Y24_N7
--operation mode is normal

Y1L8 = !Z4_count[5] & !Z4_count[6] & !Z4_count[4] & !Z4_count[7];


--Y1L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|next_state.ready~0 at LC_X22_Y24_N2
--operation mode is normal

Y1L2 = Z4_count[8] & Y1L4Q & Y1L8 & Y1L7;

--Y1L5Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~22 at LC_X22_Y24_N2
--operation mode is normal

Y1L5Q = DFFEA(Y1L2, GLOBAL(LB1__clk2), !GLOBAL(rst), , , , );


--Y1_rdy_o is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|rdy_o at LC_X21_Y23_N1
--operation mode is normal

Y1_rdy_o_lut_out = Y1L5Q # Y1_rdy_o & !Y1_ack;
Y1_rdy_o = DFFEA(Y1_rdy_o_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , , , );


--U1L651Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~24 at LC_X21_Y23_N9
--operation mode is normal

U1L651Q_lut_out = Y1_rdy_o & U1L971 & (U1L651Q # !U1L251Q) # !Y1_rdy_o & U1L651Q;
U1L651Q = DFFEA(U1L651Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--U1L251Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~20 at LC_X21_Y23_N8
--operation mode is normal

U1L251Q_lut_out = !U1L151 & (AB1L83 # AB1L84 # !U1L751Q);
U1L251Q = DFFEA(U1L251Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J12_reg_o[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[28] at LC_X19_Y22_N8
--operation mode is normal

J12_reg_o[28]_sload_eqn = BB2_reg[29];
J12_reg_o[28] = DFFEA(J12_reg_o[28]_sload_eqn, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J12_reg_o[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[29] at LC_X19_Y22_N3
--operation mode is normal

J12_reg_o[29]_lut_out = BB2_reg[30];
J12_reg_o[29] = DFFEA(J12_reg_o[29]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J12_reg_o[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[27] at LC_X19_Y22_N6
--operation mode is normal

J12_reg_o[27]_sload_eqn = BB2_reg[28];
J12_reg_o[27] = DFFEA(J12_reg_o[27]_sload_eqn, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--U1L571 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~463 at LC_X19_Y22_N7
--operation mode is normal

J12_reg_o[30]_qfbk = J12_reg_o[30];
U1L571 = J12_reg_o[30]_qfbk # J12_reg_o[28] # !J12_reg_o[27] # !J12_reg_o[29];

--J12_reg_o[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[30] at LC_X19_Y22_N7
--operation mode is normal

J12_reg_o[30]_sload_eqn = BB2_reg[31];
J12_reg_o[30] = DFFEA(J12_reg_o[30]_sload_eqn, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J12_reg_o[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[24] at LC_X19_Y23_N9
--operation mode is normal

J12_reg_o[24]_lut_out = BB2_reg[25];
J12_reg_o[24] = DFFEA(J12_reg_o[24]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J12_reg_o[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[25] at LC_X19_Y23_N0
--operation mode is normal

J12_reg_o[25]_lut_out = BB2_reg[26];
J12_reg_o[25] = DFFEA(J12_reg_o[25]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J12_reg_o[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[23] at LC_X19_Y23_N3
--operation mode is normal

J12_reg_o[23]_lut_out = BB2_reg[24];
J12_reg_o[23] = DFFEA(J12_reg_o[23]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--U1L671 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~464 at LC_X19_Y23_N5
--operation mode is normal

J12_reg_o[26]_qfbk = J12_reg_o[26];
U1L671 = J12_reg_o[24] # J12_reg_o[26]_qfbk # !J12_reg_o[25] # !J12_reg_o[23];

--J12_reg_o[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[26] at LC_X19_Y23_N5
--operation mode is normal

J12_reg_o[26]_sload_eqn = BB2_reg[27];
J12_reg_o[26] = DFFEA(J12_reg_o[26]_sload_eqn, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J12_reg_o[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[20] at LC_X18_Y23_N0
--operation mode is normal

J12_reg_o[20]_lut_out = BB2_reg[21];
J12_reg_o[20] = DFFEA(J12_reg_o[20]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J12_reg_o[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[21] at LC_X18_Y23_N7
--operation mode is normal

J12_reg_o[21]_sload_eqn = BB2_reg[22];
J12_reg_o[21] = DFFEA(J12_reg_o[21]_sload_eqn, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J12_reg_o[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[19] at LC_X18_Y23_N6
--operation mode is normal

J12_reg_o[19]_sload_eqn = BB2_reg[20];
J12_reg_o[19] = DFFEA(J12_reg_o[19]_sload_eqn, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--U1L771 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~465 at LC_X18_Y23_N5
--operation mode is normal

J12_reg_o[22]_qfbk = J12_reg_o[22];
U1L771 = J12_reg_o[22]_qfbk # J12_reg_o[20] # !J12_reg_o[19] # !J12_reg_o[21];

--J12_reg_o[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[22] at LC_X18_Y23_N5
--operation mode is normal

J12_reg_o[22]_sload_eqn = BB2_reg[23];
J12_reg_o[22] = DFFEA(J12_reg_o[22]_sload_eqn, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J12_reg_o[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[16] at LC_X19_Y24_N5
--operation mode is normal

J12_reg_o[16]_lut_out = BB2_reg[17];
J12_reg_o[16] = DFFEA(J12_reg_o[16]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J12_reg_o[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[17] at LC_X18_Y24_N8
--operation mode is normal

J12_reg_o[17]_sload_eqn = BB2_reg[18];
J12_reg_o[17] = DFFEA(J12_reg_o[17]_sload_eqn, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J12_reg_o[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[31] at LC_X18_Y23_N4
--operation mode is normal

J12_reg_o[31]_sload_eqn = BB2_reg[32];
J12_reg_o[31] = DFFEA(J12_reg_o[31]_sload_eqn, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--U1L871 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~466 at LC_X18_Y23_N9
--operation mode is normal

J12_reg_o[18]_qfbk = J12_reg_o[18];
U1L871 = J12_reg_o[18]_qfbk # J12_reg_o[16] # !J12_reg_o[17] # !J12_reg_o[31];

--J12_reg_o[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[18] at LC_X18_Y23_N9
--operation mode is normal

J12_reg_o[18]_sload_eqn = BB2_reg[19];
J12_reg_o[18] = DFFEA(J12_reg_o[18]_sload_eqn, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--U1L971 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~467 at LC_X19_Y23_N8
--operation mode is normal

U1L971 = U1L571 # U1L671 # U1L771 # U1L871;


--U1L751Q is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_pres_state~25 at LC_X21_Y23_N0
--operation mode is normal

U1L751Q_lut_out = U1L551Q # !Y1_rdy_o & AB1L94 & U1L751Q;
U1L751Q = DFFEA(U1L751Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--U1L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~3 at LC_X22_Y26_N4
--operation mode is arithmetic

U1L1 = !J81_reg_o[0];

--U1L2 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~3COUT at LC_X22_Y26_N4
--operation mode is arithmetic

U1L2 = CARRY(J81_reg_o[0]);


--M2_safe_q[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[5] at LC_X21_Y27_N9
--operation mode is arithmetic

M2_safe_q[5]_carry_eqn = (!M2L3 & M2L77) # (M2L3 & M2L87);
M2_safe_q[5]_lut_out = M2_safe_q[5] $ M2_safe_q[5]_carry_eqn;
M2_safe_q[5]_reg_input = !U1L351Q & M2_safe_q[5]_lut_out;
M2_safe_q[5] = DFFEA(M2_safe_q[5]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[5]~COUT at LC_X21_Y27_N9
--operation mode is arithmetic

M2L31 = CARRY(!M2L87 # !M2_safe_q[5]);


--U1L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~4 at LC_X22_Y26_N5
--operation mode is arithmetic

U1L3_carry_eqn = U1L2;
U1L3 = J81_reg_o[1] $ !U1L3_carry_eqn;

--U1L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~4COUT0 at LC_X22_Y26_N5
--operation mode is arithmetic

U1L5_cout_0 = !J81_reg_o[1] & !U1L2;
U1L5 = CARRY(U1L5_cout_0);

--U1L6 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~4COUT1 at LC_X22_Y26_N5
--operation mode is arithmetic

U1L6_cout_1 = !J81_reg_o[1] & !U1L2;
U1L6 = CARRY(U1L6_cout_1);


--M2_safe_q[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[6] at LC_X21_Y26_N0
--operation mode is arithmetic

M2_safe_q[6]_carry_eqn = M2L31;
M2_safe_q[6]_lut_out = M2_safe_q[6] $ !M2_safe_q[6]_carry_eqn;
M2_safe_q[6]_reg_input = !U1L351Q & M2_safe_q[6]_lut_out;
M2_safe_q[6] = DFFEA(M2_safe_q[6]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L18 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[6]~COUT0 at LC_X21_Y26_N0
--operation mode is arithmetic

M2L18_cout_0 = M2_safe_q[6] & !M2L31;
M2L18 = CARRY(M2L18_cout_0);

--M2L28 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[6]~COUT1 at LC_X21_Y26_N0
--operation mode is arithmetic

M2L28_cout_1 = M2_safe_q[6] & !M2L31;
M2L28 = CARRY(M2L28_cout_1);


--AB1L43 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~357 at LC_X22_Y26_N0
--operation mode is normal

AB1L43 = U1L1 & (U1L3 $ M2_safe_q[6] # !M2_safe_q[5]) # !U1L1 & (M2_safe_q[5] # U1L3 $ M2_safe_q[6]);


--U1L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~5 at LC_X22_Y26_N6
--operation mode is arithmetic

U1L7_carry_eqn = (!U1L2 & U1L5) # (U1L2 & U1L6);
U1L7 = J81_reg_o[2] $ !U1L7_carry_eqn;

--U1L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~5COUT0 at LC_X22_Y26_N6
--operation mode is arithmetic

U1L9_cout_0 = J81_reg_o[2] & !U1L5;
U1L9 = CARRY(U1L9_cout_0);

--U1L01 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~5COUT1 at LC_X22_Y26_N6
--operation mode is arithmetic

U1L01_cout_1 = J81_reg_o[2] & !U1L6;
U1L01 = CARRY(U1L01_cout_1);


--M2_safe_q[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[7] at LC_X21_Y26_N1
--operation mode is arithmetic

M2_safe_q[7]_carry_eqn = (!M2L31 & M2L18) # (M2L31 & M2L28);
M2_safe_q[7]_lut_out = M2_safe_q[7] $ M2_safe_q[7]_carry_eqn;
M2_safe_q[7]_reg_input = !U1L351Q & M2_safe_q[7]_lut_out;
M2_safe_q[7] = DFFEA(M2_safe_q[7]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L48 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[7]~COUT0 at LC_X21_Y26_N1
--operation mode is arithmetic

M2L48_cout_0 = !M2L18 # !M2_safe_q[7];
M2L48 = CARRY(M2L48_cout_0);

--M2L58 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[7]~COUT1 at LC_X21_Y26_N1
--operation mode is arithmetic

M2L58_cout_1 = !M2L28 # !M2_safe_q[7];
M2L58 = CARRY(M2L58_cout_1);


--U1L52 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~10 at LC_X22_Y25_N1
--operation mode is arithmetic

U1L52_carry_eqn = (!U1L02 & U1L32) # (U1L02 & U1L42);
U1L52 = J81_reg_o[7] $ U1L52_carry_eqn;

--U1L72 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~10COUT0 at LC_X22_Y25_N1
--operation mode is arithmetic

U1L72_cout_0 = !U1L32 # !J81_reg_o[7];
U1L72 = CARRY(U1L72_cout_0);

--U1L82 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~10COUT1 at LC_X22_Y25_N1
--operation mode is arithmetic

U1L82_cout_1 = !U1L42 # !J81_reg_o[7];
U1L82 = CARRY(U1L82_cout_1);


--M2_safe_q[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[12] at LC_X21_Y26_N6
--operation mode is arithmetic

M2_safe_q[12]_carry_eqn = (!M2L32 & M2L49) # (M2L32 & M2L59);
M2_safe_q[12]_lut_out = M2_safe_q[12] $ !M2_safe_q[12]_carry_eqn;
M2_safe_q[12]_reg_input = !U1L351Q & M2_safe_q[12]_lut_out;
M2_safe_q[12] = DFFEA(M2_safe_q[12]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L79 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[12]~COUT0 at LC_X21_Y26_N6
--operation mode is arithmetic

M2L79_cout_0 = M2_safe_q[12] & !M2L49;
M2L79 = CARRY(M2L79_cout_0);

--M2L89 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[12]~COUT1 at LC_X21_Y26_N6
--operation mode is arithmetic

M2L89_cout_1 = M2_safe_q[12] & !M2L59;
M2L89 = CARRY(M2L89_cout_1);


--AB1L53 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~358 at LC_X22_Y26_N1
--operation mode is normal

AB1L53 = M2_safe_q[7] & (U1L52 $ M2_safe_q[12] # !U1L7) # !M2_safe_q[7] & (U1L7 # U1L52 $ M2_safe_q[12]);


--U1L12 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~9 at LC_X22_Y25_N0
--operation mode is arithmetic

U1L12_carry_eqn = U1L02;
U1L12 = J81_reg_o[6] $ !U1L12_carry_eqn;

--U1L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~9COUT0 at LC_X22_Y25_N0
--operation mode is arithmetic

U1L32_cout_0 = J81_reg_o[6] & !U1L02;
U1L32 = CARRY(U1L32_cout_0);

--U1L42 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~9COUT1 at LC_X22_Y25_N0
--operation mode is arithmetic

U1L42_cout_1 = J81_reg_o[6] & !U1L02;
U1L42 = CARRY(U1L42_cout_1);


--M2_safe_q[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[11] at LC_X21_Y26_N5
--operation mode is arithmetic

M2_safe_q[11]_carry_eqn = M2L32;
M2_safe_q[11]_lut_out = M2_safe_q[11] $ M2_safe_q[11]_carry_eqn;
M2_safe_q[11]_reg_input = !U1L351Q & M2_safe_q[11]_lut_out;
M2_safe_q[11] = DFFEA(M2_safe_q[11]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L49 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[11]~COUT0 at LC_X21_Y26_N5
--operation mode is arithmetic

M2L49_cout_0 = !M2L32 # !M2_safe_q[11];
M2L49 = CARRY(M2L49_cout_0);

--M2L59 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[11]~COUT1 at LC_X21_Y26_N5
--operation mode is arithmetic

M2L59_cout_1 = !M2L32 # !M2_safe_q[11];
M2L59 = CARRY(M2L59_cout_1);


--U1L33 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~12 at LC_X22_Y25_N3
--operation mode is arithmetic

U1L33_carry_eqn = (!U1L02 & U1L13) # (U1L02 & U1L23);
U1L33 = J81_reg_o[9] $ U1L33_carry_eqn;

--U1L53 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~12COUT0 at LC_X22_Y25_N3
--operation mode is arithmetic

U1L53_cout_0 = !U1L13 # !J81_reg_o[9];
U1L53 = CARRY(U1L53_cout_0);

--U1L63 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~12COUT1 at LC_X22_Y25_N3
--operation mode is arithmetic

U1L63_cout_1 = !U1L23 # !J81_reg_o[9];
U1L63 = CARRY(U1L63_cout_1);


--M2_safe_q[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[14] at LC_X21_Y26_N8
--operation mode is arithmetic

M2_safe_q[14]_carry_eqn = (!M2L32 & M2L001) # (M2L32 & M2L101);
M2_safe_q[14]_lut_out = M2_safe_q[14] $ !M2_safe_q[14]_carry_eqn;
M2_safe_q[14]_reg_input = !U1L351Q & M2_safe_q[14]_lut_out;
M2_safe_q[14] = DFFEA(M2_safe_q[14]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L301 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[14]~COUT0 at LC_X21_Y26_N8
--operation mode is arithmetic

M2L301_cout_0 = M2_safe_q[14] & !M2L001;
M2L301 = CARRY(M2L301_cout_0);

--M2L401 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[14]~COUT1 at LC_X21_Y26_N8
--operation mode is arithmetic

M2L401_cout_1 = M2_safe_q[14] & !M2L101;
M2L401 = CARRY(M2L401_cout_1);


--AB1L63 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~359 at LC_X22_Y25_N9
--operation mode is normal

AB1L63 = M2_safe_q[14] & (U1L12 $ M2_safe_q[11] # !U1L33) # !M2_safe_q[14] & (U1L33 # U1L12 $ M2_safe_q[11]);


--U1L51 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~7 at LC_X22_Y26_N8
--operation mode is arithmetic

U1L51_carry_eqn = (!U1L2 & U1L31) # (U1L2 & U1L41);
U1L51 = J81_reg_o[4] $ !U1L51_carry_eqn;

--U1L71 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~7COUT0 at LC_X22_Y26_N8
--operation mode is arithmetic

U1L71_cout_0 = J81_reg_o[4] & !U1L31;
U1L71 = CARRY(U1L71_cout_0);

--U1L81 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~7COUT1 at LC_X22_Y26_N8
--operation mode is arithmetic

U1L81_cout_1 = J81_reg_o[4] & !U1L41;
U1L81 = CARRY(U1L81_cout_1);


--M2_safe_q[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[9] at LC_X21_Y26_N3
--operation mode is arithmetic

M2_safe_q[9]_carry_eqn = (!M2L31 & M2L78) # (M2L31 & M2L88);
M2_safe_q[9]_lut_out = M2_safe_q[9] $ M2_safe_q[9]_carry_eqn;
M2_safe_q[9]_reg_input = !U1L351Q & M2_safe_q[9]_lut_out;
M2_safe_q[9] = DFFEA(M2_safe_q[9]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L09 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[9]~COUT0 at LC_X21_Y26_N3
--operation mode is arithmetic

M2L09_cout_0 = !M2L78 # !M2_safe_q[9];
M2L09 = CARRY(M2L09_cout_0);

--M2L19 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[9]~COUT1 at LC_X21_Y26_N3
--operation mode is arithmetic

M2L19_cout_1 = !M2L88 # !M2_safe_q[9];
M2L19 = CARRY(M2L19_cout_1);


--U1L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~6 at LC_X22_Y26_N7
--operation mode is arithmetic

U1L11_carry_eqn = (!U1L2 & U1L9) # (U1L2 & U1L01);
U1L11 = J81_reg_o[3] $ U1L11_carry_eqn;

--U1L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~6COUT0 at LC_X22_Y26_N7
--operation mode is arithmetic

U1L31_cout_0 = !U1L9 # !J81_reg_o[3];
U1L31 = CARRY(U1L31_cout_0);

--U1L41 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~6COUT1 at LC_X22_Y26_N7
--operation mode is arithmetic

U1L41_cout_1 = !U1L01 # !J81_reg_o[3];
U1L41 = CARRY(U1L41_cout_1);


--M2_safe_q[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[8] at LC_X21_Y26_N2
--operation mode is arithmetic

M2_safe_q[8]_carry_eqn = (!M2L31 & M2L48) # (M2L31 & M2L58);
M2_safe_q[8]_lut_out = M2_safe_q[8] $ !M2_safe_q[8]_carry_eqn;
M2_safe_q[8]_reg_input = !U1L351Q & M2_safe_q[8]_lut_out;
M2_safe_q[8] = DFFEA(M2_safe_q[8]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L78 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[8]~COUT0 at LC_X21_Y26_N2
--operation mode is arithmetic

M2L78_cout_0 = M2_safe_q[8] & !M2L48;
M2L78 = CARRY(M2L78_cout_0);

--M2L88 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[8]~COUT1 at LC_X21_Y26_N2
--operation mode is arithmetic

M2L88_cout_1 = M2_safe_q[8] & !M2L58;
M2L88 = CARRY(M2L88_cout_1);


--AB1L73 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~360 at LC_X22_Y26_N2
--operation mode is normal

AB1L73 = U1L51 & (U1L11 $ M2_safe_q[8] # !M2_safe_q[9]) # !U1L51 & (M2_safe_q[9] # U1L11 $ M2_safe_q[8]);


--AB1L83 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~361 at LC_X22_Y26_N3
--operation mode is normal

AB1L83 = AB1L73 # AB1L53 # AB1L63 # AB1L43;


--U1L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~15 at LC_X22_Y25_N6
--operation mode is normal

U1L34_carry_eqn = (!U1L83 & U1L14) # (U1L83 & U1L24);
U1L34 = U1L34_carry_eqn $ !J81_reg_o[12];


--M2_safe_q[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[17] at LC_X21_Y25_N1
--operation mode is arithmetic

M2_safe_q[17]_carry_eqn = (!M2L33 & M2L701) # (M2L33 & M2L801);
M2_safe_q[17]_lut_out = M2_safe_q[17] $ M2_safe_q[17]_carry_eqn;
M2_safe_q[17]_reg_input = !U1L351Q & M2_safe_q[17]_lut_out;
M2_safe_q[17] = DFFEA(M2_safe_q[17]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L011 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[17]~COUT0 at LC_X21_Y25_N1
--operation mode is arithmetic

M2L011_cout_0 = !M2L701 # !M2_safe_q[17];
M2L011 = CARRY(M2L011_cout_0);

--M2L111 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[17]~COUT1 at LC_X21_Y25_N1
--operation mode is arithmetic

M2L111_cout_1 = !M2L801 # !M2_safe_q[17];
M2L111 = CARRY(M2L111_cout_1);


--U1L91 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~8 at LC_X22_Y26_N9
--operation mode is arithmetic

U1L91_carry_eqn = (!U1L2 & U1L71) # (U1L2 & U1L81);
U1L91 = J81_reg_o[5] $ U1L91_carry_eqn;

--U1L02 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~8COUT at LC_X22_Y26_N9
--operation mode is arithmetic

U1L02 = CARRY(!U1L81 # !J81_reg_o[5]);


--M2_safe_q[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[10] at LC_X21_Y26_N4
--operation mode is arithmetic

M2_safe_q[10]_carry_eqn = (!M2L31 & M2L09) # (M2L31 & M2L19);
M2_safe_q[10]_lut_out = M2_safe_q[10] $ !M2_safe_q[10]_carry_eqn;
M2_safe_q[10]_reg_input = !U1L351Q & M2_safe_q[10]_lut_out;
M2_safe_q[10] = DFFEA(M2_safe_q[10]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[10]~COUT at LC_X21_Y26_N4
--operation mode is arithmetic

M2L32 = CARRY(M2_safe_q[10] & !M2L19);


--AB1L93 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~362 at LC_X22_Y25_N7
--operation mode is normal

AB1L93 = M2_safe_q[17] & (U1L91 $ M2_safe_q[10] # !U1L34) # !M2_safe_q[17] & (U1L34 # U1L91 $ M2_safe_q[10]);


--U1L73 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~13 at LC_X22_Y25_N4
--operation mode is arithmetic

U1L73_carry_eqn = (!U1L02 & U1L53) # (U1L02 & U1L63);
U1L73 = J81_reg_o[10] $ !U1L73_carry_eqn;

--U1L83 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~13COUT at LC_X22_Y25_N4
--operation mode is arithmetic

U1L83 = CARRY(J81_reg_o[10] & !U1L63);


--M2_safe_q[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[15] at LC_X21_Y26_N9
--operation mode is arithmetic

M2_safe_q[15]_carry_eqn = (!M2L32 & M2L301) # (M2L32 & M2L401);
M2_safe_q[15]_lut_out = M2_safe_q[15] $ M2_safe_q[15]_carry_eqn;
M2_safe_q[15]_reg_input = !U1L351Q & M2_safe_q[15]_lut_out;
M2_safe_q[15] = DFFEA(M2_safe_q[15]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L33 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[15]~COUT at LC_X21_Y26_N9
--operation mode is arithmetic

M2L33 = CARRY(!M2L401 # !M2_safe_q[15]);


--U1L93 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~14 at LC_X22_Y25_N5
--operation mode is arithmetic

U1L93_carry_eqn = U1L83;
U1L93 = J81_reg_o[11] $ U1L93_carry_eqn;

--U1L14 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~14COUT0 at LC_X22_Y25_N5
--operation mode is arithmetic

U1L14_cout_0 = !U1L83 # !J81_reg_o[11];
U1L14 = CARRY(U1L14_cout_0);

--U1L24 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~14COUT1 at LC_X22_Y25_N5
--operation mode is arithmetic

U1L24_cout_1 = !U1L83 # !J81_reg_o[11];
U1L24 = CARRY(U1L24_cout_1);


--M2_safe_q[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[16] at LC_X21_Y25_N0
--operation mode is arithmetic

M2_safe_q[16]_carry_eqn = M2L33;
M2_safe_q[16]_lut_out = M2_safe_q[16] $ !M2_safe_q[16]_carry_eqn;
M2_safe_q[16]_reg_input = !U1L351Q & M2_safe_q[16]_lut_out;
M2_safe_q[16] = DFFEA(M2_safe_q[16]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L701 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[16]~COUT0 at LC_X21_Y25_N0
--operation mode is arithmetic

M2L701_cout_0 = M2_safe_q[16] & !M2L33;
M2L701 = CARRY(M2L701_cout_0);

--M2L801 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[16]~COUT1 at LC_X21_Y25_N0
--operation mode is arithmetic

M2L801_cout_1 = M2_safe_q[16] & !M2L33;
M2L801 = CARRY(M2L801_cout_1);


--AB1L04 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~363 at LC_X22_Y25_N8
--operation mode is normal

AB1L04 = U1L73 & (U1L93 $ M2_safe_q[16] # !M2_safe_q[15]) # !U1L73 & (M2_safe_q[15] # U1L93 $ M2_safe_q[16]);


--M2_safe_q[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[31] at LC_X21_Y24_N5
--operation mode is normal

M2_safe_q[31]_carry_eqn = M2L36;
M2_safe_q[31]_lut_out = M2_safe_q[31] $ M2_safe_q[31]_carry_eqn;
M2_safe_q[31]_reg_input = !U1L351Q & M2_safe_q[31]_lut_out;
M2_safe_q[31] = DFFEA(M2_safe_q[31]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );


--M2_safe_q[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[30] at LC_X21_Y24_N4
--operation mode is arithmetic

M2_safe_q[30]_carry_eqn = (!M2L35 & M2L241) # (M2L35 & M2L341);
M2_safe_q[30]_lut_out = M2_safe_q[30] $ !M2_safe_q[30]_carry_eqn;
M2_safe_q[30]_reg_input = !U1L351Q & M2_safe_q[30]_lut_out;
M2_safe_q[30] = DFFEA(M2_safe_q[30]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L36 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[30]~COUT at LC_X21_Y24_N4
--operation mode is arithmetic

M2L36 = CARRY(M2_safe_q[30] & !M2L341);


--AB1L14 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~364 at LC_X21_Y24_N7
--operation mode is normal

AB1L14 = M2_safe_q[31] # M2_safe_q[30];


--M2_safe_q[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[29] at LC_X21_Y24_N3
--operation mode is arithmetic

M2_safe_q[29]_carry_eqn = (!M2L35 & M2L931) # (M2L35 & M2L041);
M2_safe_q[29]_lut_out = M2_safe_q[29] $ M2_safe_q[29]_carry_eqn;
M2_safe_q[29]_reg_input = !U1L351Q & M2_safe_q[29]_lut_out;
M2_safe_q[29] = DFFEA(M2_safe_q[29]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L241 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[29]~COUT0 at LC_X21_Y24_N3
--operation mode is arithmetic

M2L241_cout_0 = !M2L931 # !M2_safe_q[29];
M2L241 = CARRY(M2L241_cout_0);

--M2L341 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[29]~COUT1 at LC_X21_Y24_N3
--operation mode is arithmetic

M2L341_cout_1 = !M2L041 # !M2_safe_q[29];
M2L341 = CARRY(M2L341_cout_1);


--M2_safe_q[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[28] at LC_X21_Y24_N2
--operation mode is arithmetic

M2_safe_q[28]_carry_eqn = (!M2L35 & M2L631) # (M2L35 & M2L731);
M2_safe_q[28]_lut_out = M2_safe_q[28] $ !M2_safe_q[28]_carry_eqn;
M2_safe_q[28]_reg_input = !U1L351Q & M2_safe_q[28]_lut_out;
M2_safe_q[28] = DFFEA(M2_safe_q[28]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L931 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[28]~COUT0 at LC_X21_Y24_N2
--operation mode is arithmetic

M2L931_cout_0 = M2_safe_q[28] & !M2L631;
M2L931 = CARRY(M2L931_cout_0);

--M2L041 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[28]~COUT1 at LC_X21_Y24_N2
--operation mode is arithmetic

M2L041_cout_1 = M2_safe_q[28] & !M2L731;
M2L041 = CARRY(M2L041_cout_1);


--M2_safe_q[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[27] at LC_X21_Y24_N1
--operation mode is arithmetic

M2_safe_q[27]_carry_eqn = (!M2L35 & M2L331) # (M2L35 & M2L431);
M2_safe_q[27]_lut_out = M2_safe_q[27] $ M2_safe_q[27]_carry_eqn;
M2_safe_q[27]_reg_input = !U1L351Q & M2_safe_q[27]_lut_out;
M2_safe_q[27] = DFFEA(M2_safe_q[27]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L631 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[27]~COUT0 at LC_X21_Y24_N1
--operation mode is arithmetic

M2L631_cout_0 = !M2L331 # !M2_safe_q[27];
M2L631 = CARRY(M2L631_cout_0);

--M2L731 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[27]~COUT1 at LC_X21_Y24_N1
--operation mode is arithmetic

M2L731_cout_1 = !M2L431 # !M2_safe_q[27];
M2L731 = CARRY(M2L731_cout_1);


--M2_safe_q[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[26] at LC_X21_Y24_N0
--operation mode is arithmetic

M2_safe_q[26]_carry_eqn = M2L35;
M2_safe_q[26]_lut_out = M2_safe_q[26] $ !M2_safe_q[26]_carry_eqn;
M2_safe_q[26]_reg_input = !U1L351Q & M2_safe_q[26]_lut_out;
M2_safe_q[26] = DFFEA(M2_safe_q[26]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L331 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[26]~COUT0 at LC_X21_Y24_N0
--operation mode is arithmetic

M2L331_cout_0 = M2_safe_q[26] & !M2L35;
M2L331 = CARRY(M2L331_cout_0);

--M2L431 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[26]~COUT1 at LC_X21_Y24_N0
--operation mode is arithmetic

M2L431_cout_1 = M2_safe_q[26] & !M2L35;
M2L431 = CARRY(M2L431_cout_1);


--AB1L24 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~365 at LC_X21_Y24_N6
--operation mode is normal

AB1L24 = M2_safe_q[29] # M2_safe_q[26] # M2_safe_q[27] # M2_safe_q[28];


--U1L92 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~11 at LC_X22_Y25_N2
--operation mode is arithmetic

U1L92_carry_eqn = (!U1L02 & U1L72) # (U1L02 & U1L82);
U1L92 = J81_reg_o[8] $ !U1L92_carry_eqn;

--U1L13 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~11COUT0 at LC_X22_Y25_N2
--operation mode is arithmetic

U1L13_cout_0 = J81_reg_o[8] & !U1L72;
U1L13 = CARRY(U1L13_cout_0);

--U1L23 is dispatch:cmd0|dispatch_cmd_receive:receiver|add~11COUT1 at LC_X22_Y25_N2
--operation mode is arithmetic

U1L23_cout_1 = J81_reg_o[8] & !U1L82;
U1L23 = CARRY(U1L23_cout_1);


--M2_safe_q[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[13] at LC_X21_Y26_N7
--operation mode is arithmetic

M2_safe_q[13]_carry_eqn = (!M2L32 & M2L79) # (M2L32 & M2L89);
M2_safe_q[13]_lut_out = M2_safe_q[13] $ M2_safe_q[13]_carry_eqn;
M2_safe_q[13]_reg_input = !U1L351Q & M2_safe_q[13]_lut_out;
M2_safe_q[13] = DFFEA(M2_safe_q[13]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L001 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[13]~COUT0 at LC_X21_Y26_N7
--operation mode is arithmetic

M2L001_cout_0 = !M2L79 # !M2_safe_q[13];
M2L001 = CARRY(M2L001_cout_0);

--M2L101 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[13]~COUT1 at LC_X21_Y26_N7
--operation mode is arithmetic

M2L101_cout_1 = !M2L89 # !M2_safe_q[13];
M2L101 = CARRY(M2L101_cout_1);


--AB1L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~366 at LC_X21_Y24_N9
--operation mode is normal

AB1L34 = AB1L14 # AB1L24 # M2_safe_q[13] $ U1L92;


--M2_safe_q[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[0] at LC_X21_Y27_N4
--operation mode is arithmetic

M2_safe_q[0]_lut_out = !M2_safe_q[0];
M2_safe_q[0]_reg_input = !U1L351Q & M2_safe_q[0]_lut_out;
M2_safe_q[0] = DFFEA(M2_safe_q[0]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[0]~COUT at LC_X21_Y27_N4
--operation mode is arithmetic

M2L3 = CARRY(M2_safe_q[0]);


--M2_safe_q[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[25] at LC_X21_Y25_N9
--operation mode is arithmetic

M2_safe_q[25]_carry_eqn = (!M2L34 & M2L921) # (M2L34 & M2L031);
M2_safe_q[25]_lut_out = M2_safe_q[25] $ M2_safe_q[25]_carry_eqn;
M2_safe_q[25]_reg_input = !U1L351Q & M2_safe_q[25]_lut_out;
M2_safe_q[25] = DFFEA(M2_safe_q[25]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L35 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[25]~COUT at LC_X21_Y25_N9
--operation mode is arithmetic

M2L35 = CARRY(!M2L031 # !M2_safe_q[25]);


--M2_safe_q[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[24] at LC_X21_Y25_N8
--operation mode is arithmetic

M2_safe_q[24]_carry_eqn = (!M2L34 & M2L621) # (M2L34 & M2L721);
M2_safe_q[24]_lut_out = M2_safe_q[24] $ !M2_safe_q[24]_carry_eqn;
M2_safe_q[24]_reg_input = !U1L351Q & M2_safe_q[24]_lut_out;
M2_safe_q[24] = DFFEA(M2_safe_q[24]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L921 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[24]~COUT0 at LC_X21_Y25_N8
--operation mode is arithmetic

M2L921_cout_0 = M2_safe_q[24] & !M2L621;
M2L921 = CARRY(M2L921_cout_0);

--M2L031 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[24]~COUT1 at LC_X21_Y25_N8
--operation mode is arithmetic

M2L031_cout_1 = M2_safe_q[24] & !M2L721;
M2L031 = CARRY(M2L031_cout_1);


--M2_safe_q[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[23] at LC_X21_Y25_N7
--operation mode is arithmetic

M2_safe_q[23]_carry_eqn = (!M2L34 & M2L321) # (M2L34 & M2L421);
M2_safe_q[23]_lut_out = M2_safe_q[23] $ M2_safe_q[23]_carry_eqn;
M2_safe_q[23]_reg_input = !U1L351Q & M2_safe_q[23]_lut_out;
M2_safe_q[23] = DFFEA(M2_safe_q[23]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L621 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[23]~COUT0 at LC_X21_Y25_N7
--operation mode is arithmetic

M2L621_cout_0 = !M2L321 # !M2_safe_q[23];
M2L621 = CARRY(M2L621_cout_0);

--M2L721 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[23]~COUT1 at LC_X21_Y25_N7
--operation mode is arithmetic

M2L721_cout_1 = !M2L421 # !M2_safe_q[23];
M2L721 = CARRY(M2L721_cout_1);


--M2_safe_q[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[22] at LC_X21_Y25_N6
--operation mode is arithmetic

M2_safe_q[22]_carry_eqn = (!M2L34 & M2L021) # (M2L34 & M2L121);
M2_safe_q[22]_lut_out = M2_safe_q[22] $ !M2_safe_q[22]_carry_eqn;
M2_safe_q[22]_reg_input = !U1L351Q & M2_safe_q[22]_lut_out;
M2_safe_q[22] = DFFEA(M2_safe_q[22]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L321 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[22]~COUT0 at LC_X21_Y25_N6
--operation mode is arithmetic

M2L321_cout_0 = M2_safe_q[22] & !M2L021;
M2L321 = CARRY(M2L321_cout_0);

--M2L421 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[22]~COUT1 at LC_X21_Y25_N6
--operation mode is arithmetic

M2L421_cout_1 = M2_safe_q[22] & !M2L121;
M2L421 = CARRY(M2L421_cout_1);


--AB1L44 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~367 at LC_X21_Y27_N3
--operation mode is normal

AB1L44 = M2_safe_q[23] # M2_safe_q[22] # M2_safe_q[25] # M2_safe_q[24];


--M2_safe_q[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[21] at LC_X21_Y25_N5
--operation mode is arithmetic

M2_safe_q[21]_carry_eqn = M2L34;
M2_safe_q[21]_lut_out = M2_safe_q[21] $ M2_safe_q[21]_carry_eqn;
M2_safe_q[21]_reg_input = !U1L351Q & M2_safe_q[21]_lut_out;
M2_safe_q[21] = DFFEA(M2_safe_q[21]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L021 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[21]~COUT0 at LC_X21_Y25_N5
--operation mode is arithmetic

M2L021_cout_0 = !M2L34 # !M2_safe_q[21];
M2L021 = CARRY(M2L021_cout_0);

--M2L121 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[21]~COUT1 at LC_X21_Y25_N5
--operation mode is arithmetic

M2L121_cout_1 = !M2L34 # !M2_safe_q[21];
M2L121 = CARRY(M2L121_cout_1);


--M2_safe_q[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[20] at LC_X21_Y25_N4
--operation mode is arithmetic

M2_safe_q[20]_carry_eqn = (!M2L33 & M2L611) # (M2L33 & M2L711);
M2_safe_q[20]_lut_out = M2_safe_q[20] $ !M2_safe_q[20]_carry_eqn;
M2_safe_q[20]_reg_input = !U1L351Q & M2_safe_q[20]_lut_out;
M2_safe_q[20] = DFFEA(M2_safe_q[20]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L34 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|counter_cell[20]~COUT at LC_X21_Y25_N4
--operation mode is arithmetic

M2L34 = CARRY(M2_safe_q[20] & !M2L711);


--M2_safe_q[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[19] at LC_X21_Y25_N3
--operation mode is arithmetic

M2_safe_q[19]_carry_eqn = (!M2L33 & M2L311) # (M2L33 & M2L411);
M2_safe_q[19]_lut_out = M2_safe_q[19] $ M2_safe_q[19]_carry_eqn;
M2_safe_q[19]_reg_input = !U1L351Q & M2_safe_q[19]_lut_out;
M2_safe_q[19] = DFFEA(M2_safe_q[19]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L611 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[19]~COUT0 at LC_X21_Y25_N3
--operation mode is arithmetic

M2L611_cout_0 = !M2L311 # !M2_safe_q[19];
M2L611 = CARRY(M2L611_cout_0);

--M2L711 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[19]~COUT1 at LC_X21_Y25_N3
--operation mode is arithmetic

M2L711_cout_1 = !M2L411 # !M2_safe_q[19];
M2L711 = CARRY(M2L711_cout_1);


--M2_safe_q[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[18] at LC_X21_Y25_N2
--operation mode is arithmetic

M2_safe_q[18]_carry_eqn = (!M2L33 & M2L011) # (M2L33 & M2L111);
M2_safe_q[18]_lut_out = M2_safe_q[18] $ !M2_safe_q[18]_carry_eqn;
M2_safe_q[18]_reg_input = !U1L351Q & M2_safe_q[18]_lut_out;
M2_safe_q[18] = DFFEA(M2_safe_q[18]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L311 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[18]~COUT0 at LC_X21_Y25_N2
--operation mode is arithmetic

M2L311_cout_0 = M2_safe_q[18] & !M2L011;
M2L311 = CARRY(M2L311_cout_0);

--M2L411 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[18]~COUT1 at LC_X21_Y25_N2
--operation mode is arithmetic

M2L411_cout_1 = M2_safe_q[18] & !M2L111;
M2L411 = CARRY(M2L411_cout_1);


--AB1L54 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~368 at LC_X21_Y27_N1
--operation mode is normal

AB1L54 = M2_safe_q[20] # M2_safe_q[18] # M2_safe_q[19] # M2_safe_q[21];


--M2_safe_q[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[4] at LC_X21_Y27_N8
--operation mode is arithmetic

M2_safe_q[4]_carry_eqn = (!M2L3 & M2L47) # (M2L3 & M2L57);
M2_safe_q[4]_lut_out = M2_safe_q[4] $ !M2_safe_q[4]_carry_eqn;
M2_safe_q[4]_reg_input = !U1L351Q & M2_safe_q[4]_lut_out;
M2_safe_q[4] = DFFEA(M2_safe_q[4]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L77 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[4]~COUT0 at LC_X21_Y27_N8
--operation mode is arithmetic

M2L77_cout_0 = M2_safe_q[4] & !M2L47;
M2L77 = CARRY(M2L77_cout_0);

--M2L87 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[4]~COUT1 at LC_X21_Y27_N8
--operation mode is arithmetic

M2L87_cout_1 = M2_safe_q[4] & !M2L57;
M2L87 = CARRY(M2L87_cout_1);


--M2_safe_q[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[3] at LC_X21_Y27_N7
--operation mode is arithmetic

M2_safe_q[3]_carry_eqn = (!M2L3 & M2L17) # (M2L3 & M2L27);
M2_safe_q[3]_lut_out = M2_safe_q[3] $ M2_safe_q[3]_carry_eqn;
M2_safe_q[3]_reg_input = !U1L351Q & M2_safe_q[3]_lut_out;
M2_safe_q[3] = DFFEA(M2_safe_q[3]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L47 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[3]~COUT0 at LC_X21_Y27_N7
--operation mode is arithmetic

M2L47_cout_0 = !M2L17 # !M2_safe_q[3];
M2L47 = CARRY(M2L47_cout_0);

--M2L57 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[3]~COUT1 at LC_X21_Y27_N7
--operation mode is arithmetic

M2L57_cout_1 = !M2L27 # !M2_safe_q[3];
M2L57 = CARRY(M2L57_cout_1);


--M2_safe_q[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[2] at LC_X21_Y27_N6
--operation mode is arithmetic

M2_safe_q[2]_carry_eqn = (!M2L3 & M2L86) # (M2L3 & M2L96);
M2_safe_q[2]_lut_out = M2_safe_q[2] $ !M2_safe_q[2]_carry_eqn;
M2_safe_q[2]_reg_input = !U1L351Q & M2_safe_q[2]_lut_out;
M2_safe_q[2] = DFFEA(M2_safe_q[2]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L17 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[2]~COUT0 at LC_X21_Y27_N6
--operation mode is arithmetic

M2L17_cout_0 = M2_safe_q[2] & !M2L86;
M2L17 = CARRY(M2L17_cout_0);

--M2L27 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[2]~COUT1 at LC_X21_Y27_N6
--operation mode is arithmetic

M2L27_cout_1 = M2_safe_q[2] & !M2L96;
M2L27 = CARRY(M2L27_cout_1);


--M2_safe_q[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[1] at LC_X21_Y27_N5
--operation mode is arithmetic

M2_safe_q[1]_carry_eqn = M2L3;
M2_safe_q[1]_lut_out = M2_safe_q[1] $ M2_safe_q[1]_carry_eqn;
M2_safe_q[1]_reg_input = !U1L351Q & M2_safe_q[1]_lut_out;
M2_safe_q[1] = DFFEA(M2_safe_q[1]_reg_input, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1_crc_ena, , );

--M2L86 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[1]~COUT0 at LC_X21_Y27_N5
--operation mode is arithmetic

M2L86_cout_0 = !M2L3 # !M2_safe_q[1];
M2L86 = CARRY(M2L86_cout_0);

--M2L96 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|lpm_counter:bit_count_rtl_6|alt_counter_stratix:wysi_counter|safe_q[1]~COUT1 at LC_X21_Y27_N5
--operation mode is arithmetic

M2L96_cout_1 = !M2L3 # !M2_safe_q[1];
M2L96 = CARRY(M2L96_cout_1);


--AB1L64 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~369 at LC_X21_Y27_N0
--operation mode is normal

AB1L64 = M2_safe_q[4] # M2_safe_q[1] # M2_safe_q[3] # M2_safe_q[2];


--AB1L74 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~370 at LC_X21_Y27_N2
--operation mode is normal

AB1L74 = M2_safe_q[0] # AB1L54 # AB1L44 # AB1L64;


--AB1L84 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~371 at LC_X21_Y24_N8
--operation mode is normal

AB1L84 = AB1L74 # AB1L04 # AB1L93 # AB1L34;


--U1L002Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~23 at LC_X2_Y17_N2
--operation mode is normal

U1L002Q_lut_out = U1L551Q & !U1L791Q;
U1L002Q = DFFEA(U1L002Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--U1L502Q is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_pres_state~28 at LC_X2_Y17_N6
--operation mode is normal

U1L502Q_lut_out = U1L591 # U1L691 # !U1L551Q & U1L502Q;
U1L502Q = DFFEA(U1L502Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--U1L212 is dispatch:cmd0|dispatch_cmd_receive:receiver|temp0_ld~0 at LC_X3_Y18_N4
--operation mode is normal

U1L212 = !Z3_count & !U1L791Q;


--BB2_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[2] at LC_X22_Y22_N9
--operation mode is normal

BB2_reg[2]_lut_out = Y1L3Q & BB2_reg[3];
BB2_reg[2] = DFFEA(BB2_reg[2]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[3] at LC_X22_Y22_N0
--operation mode is normal

BB2_reg[3]_lut_out = Y1L3Q & BB2_reg[4];
BB2_reg[3] = DFFEA(BB2_reg[3]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--V1L601 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_next_state.crc_word_done~2 at LC_X6_Y24_N8
--operation mode is normal

V1L601 = V1L111Q & (DB1L021Q # !V1L071Q & !V1L171Q);


--Z5_count[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[5] at LC_X3_Y25_N4
--operation mode is normal

Z5_count[5]_lut_out = !V1L901Q & !V1L211Q & (Z5L12 # Z5_count[5]);
Z5_count[5] = DFFEA(Z5_count[5]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--Z5_count[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[4] at LC_X3_Y24_N7
--operation mode is normal

Z5_count[4]_lut_out = !Z5_count[5] & !V1L211Q & Z5L71 & !V1L901Q;
Z5_count[4] = DFFEA(Z5_count[4]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--Z5_count[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[3] at LC_X3_Y24_N9
--operation mode is normal

Z5_count[3]_lut_out = Z5L31 & !V1L901Q & !V1L211Q & !Z5_count[5];
Z5_count[3] = DFFEA(Z5_count[3]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--Z5_count[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[2] at LC_X3_Y24_N0
--operation mode is normal

Z5_count[2]_lut_out = Z5L9 & !V1L901Q & !V1L211Q & !Z5_count[5];
Z5_count[2] = DFFEA(Z5_count[2]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--V1L161 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~168 at LC_X3_Y24_N8
--operation mode is normal

V1L161 = Z5_count[5] # !Z5_count[2] # !Z5_count[4] # !Z5_count[3];


--Z5_count[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[1] at LC_X3_Y25_N0
--operation mode is normal

Z5_count[1]_lut_out = !V1L901Q & Z5L5 & !V1L211Q & !Z5_count[5];
Z5_count[1] = DFFEA(Z5_count[1]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--Z5_count[0] is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|count[0] at LC_X3_Y25_N2
--operation mode is normal

Z5_count[0]_lut_out = !V1L901Q & Z5L1 & !V1L211Q & !Z5_count[5];
Z5_count[0] = DFFEA(Z5_count[0]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--V1L261 is dispatch:cmd0|dispatch_reply_transmit:transmitter|reduce_nor~169 at LC_X3_Y25_N5
--operation mode is normal

V1L261 = !Z5_count[1] # !Z5_count[0];


--C1L11Q is dispatch:cmd0|pres_state~23 at LC_X6_Y22_N8
--operation mode is normal

C1L11Q_lut_out = C1L7 # C1L01Q & W1L09Q & !W1L19Q;
C1L11Q = DFFEA(C1L11Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--V1L861Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~20 at LC_X6_Y22_N9
--operation mode is normal

V1L861Q_lut_out = !V1L271Q & (C1L11Q # V1L861Q);
V1L861Q = DFFEA(V1L861Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--V1L461 is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_next_state.calc_crc~10 at LC_X6_Y22_N1
--operation mode is normal

V1L461 = C1L11Q & (!V1L111Q & V1L961Q # !V1L861Q) # !C1L11Q & !V1L111Q & V1L961Q;


--Z6L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|LessThan~6 at LC_X6_Y23_N6
--operation mode is normal

Z6L6 = !M8_safe_q[1] # !M8_safe_q[0];


--Z6L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|count~170 at LC_X6_Y23_N9
--operation mode is normal

Z6L5 = M8_safe_q[13] & (!Z6L6 # !Z6L4) # !V1L861Q;


--V1L371 is dispatch:cmd0|dispatch_reply_transmit:transmitter|word_count_ena~1 at LC_X6_Y23_N4
--operation mode is normal

V1L371 = !DB1L021Q & V1L071Q # !V1L861Q;


--V1L501 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_next_state.crc_all_done~19 at LC_X6_Y24_N7
--operation mode is normal

V1L501 = V1L111Q & !DB1L021Q & (V1L071Q # V1L171Q);


--J41_reg_o[0] is dispatch:cmd0|reg:cmd1|reg_o[0] at LC_X14_Y23_N3
--operation mode is normal

J41_reg_o[0]_lut_out = U1L602Q & J02_reg_o[0];
J41_reg_o[0] = DFFEA(J41_reg_o[0]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--W1_reply_buf_wren_o is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_wren_o at LC_X9_Y19_N7
--operation mode is normal

W1_reply_buf_wren_o = !J31_reg_o[14] & !J31_reg_o[13] & W1L19Q & !J31_reg_o[15];


--S2_q_b[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0] at M4K_X15_Y12
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 32, Port B Depth: 64, Port B Width: 32
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[0] = S2_q_b[0]_PORT_B_data_out[0];

--S2_q_b[31] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[31] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[31] = S2_q_b[0]_PORT_B_data_out[31];

--S2_q_b[30] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[30] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[30] = S2_q_b[0]_PORT_B_data_out[30];

--S2_q_b[29] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[29] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[29] = S2_q_b[0]_PORT_B_data_out[29];

--S2_q_b[28] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[28] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[28] = S2_q_b[0]_PORT_B_data_out[28];

--S2_q_b[27] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[27] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[27] = S2_q_b[0]_PORT_B_data_out[27];

--S2_q_b[26] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[26] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[26] = S2_q_b[0]_PORT_B_data_out[26];

--S2_q_b[25] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[25] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[25] = S2_q_b[0]_PORT_B_data_out[25];

--S2_q_b[24] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[24] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[24] = S2_q_b[0]_PORT_B_data_out[24];

--S2_q_b[23] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[23] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[23] = S2_q_b[0]_PORT_B_data_out[23];

--S2_q_b[22] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[22] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[22] = S2_q_b[0]_PORT_B_data_out[22];

--S2_q_b[21] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[21] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[21] = S2_q_b[0]_PORT_B_data_out[21];

--S2_q_b[20] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[20] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[20] = S2_q_b[0]_PORT_B_data_out[20];

--S2_q_b[19] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[19] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[19] = S2_q_b[0]_PORT_B_data_out[19];

--S2_q_b[18] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[18] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[18] = S2_q_b[0]_PORT_B_data_out[18];

--S2_q_b[17] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[17] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[17] = S2_q_b[0]_PORT_B_data_out[17];

--S2_q_b[16] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[16] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[16] = S2_q_b[0]_PORT_B_data_out[16];

--S2_q_b[15] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[15] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[15] = S2_q_b[0]_PORT_B_data_out[15];

--S2_q_b[14] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[14] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[14] = S2_q_b[0]_PORT_B_data_out[14];

--S2_q_b[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[13] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[13] = S2_q_b[0]_PORT_B_data_out[13];

--S2_q_b[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[12] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[12] = S2_q_b[0]_PORT_B_data_out[12];

--S2_q_b[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[11] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[11] = S2_q_b[0]_PORT_B_data_out[11];

--S2_q_b[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[10] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[10] = S2_q_b[0]_PORT_B_data_out[10];

--S2_q_b[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[9] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[9] = S2_q_b[0]_PORT_B_data_out[9];

--S2_q_b[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[8] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[8] = S2_q_b[0]_PORT_B_data_out[8];

--S2_q_b[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[7] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[7] = S2_q_b[0]_PORT_B_data_out[7];

--S2_q_b[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[6] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[6] = S2_q_b[0]_PORT_B_data_out[6];

--S2_q_b[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[5] = S2_q_b[0]_PORT_B_data_out[5];

--S2_q_b[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[4] = S2_q_b[0]_PORT_B_data_out[4];

--S2_q_b[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[3] = S2_q_b[0]_PORT_B_data_out[3];

--S2_q_b[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[2] = S2_q_b[0]_PORT_B_data_out[2];

--S2_q_b[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:off_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1] at M4K_X15_Y12
S2_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S2_q_b[0]_PORT_A_data_in_reg = DFFE(S2_q_b[0]_PORT_A_data_in, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_A_address_reg = DFFE(S2_q_b[0]_PORT_A_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S2_q_b[0]_PORT_B_address_reg = DFFE(S2_q_b[0]_PORT_B_address, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_A_write_enable = H1L5;
S2_q_b[0]_PORT_A_write_enable_reg = DFFE(S2_q_b[0]_PORT_A_write_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_PORT_B_read_enable = VCC;
S2_q_b[0]_PORT_B_read_enable_reg = DFFE(S2_q_b[0]_PORT_B_read_enable, S2_q_b[0]_clock_0, , , );
S2_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S2_q_b[0]_PORT_B_data_out = MEMORY(S2_q_b[0]_PORT_A_data_in_reg, , S2_q_b[0]_PORT_A_address_reg, S2_q_b[0]_PORT_B_address_reg, S2_q_b[0]_PORT_A_write_enable_reg, S2_q_b[0]_PORT_B_read_enable_reg, , , S2_q_b[0]_clock_0, , , , , );
S2_q_b[1] = S2_q_b[0]_PORT_B_data_out[1];


--S4_q_b[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0] at M4K_X15_Y14
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 32, Port B Depth: 64, Port B Width: 32
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[0] = S4_q_b[0]_PORT_B_data_out[0];

--S4_q_b[31] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[31] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[31] = S4_q_b[0]_PORT_B_data_out[31];

--S4_q_b[30] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[30] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[30] = S4_q_b[0]_PORT_B_data_out[30];

--S4_q_b[29] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[29] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[29] = S4_q_b[0]_PORT_B_data_out[29];

--S4_q_b[28] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[28] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[28] = S4_q_b[0]_PORT_B_data_out[28];

--S4_q_b[27] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[27] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[27] = S4_q_b[0]_PORT_B_data_out[27];

--S4_q_b[26] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[26] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[26] = S4_q_b[0]_PORT_B_data_out[26];

--S4_q_b[25] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[25] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[25] = S4_q_b[0]_PORT_B_data_out[25];

--S4_q_b[24] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[24] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[24] = S4_q_b[0]_PORT_B_data_out[24];

--S4_q_b[23] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[23] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[23] = S4_q_b[0]_PORT_B_data_out[23];

--S4_q_b[22] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[22] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[22] = S4_q_b[0]_PORT_B_data_out[22];

--S4_q_b[21] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[21] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[21] = S4_q_b[0]_PORT_B_data_out[21];

--S4_q_b[20] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[20] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[20] = S4_q_b[0]_PORT_B_data_out[20];

--S4_q_b[19] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[19] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[19] = S4_q_b[0]_PORT_B_data_out[19];

--S4_q_b[18] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[18] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[18] = S4_q_b[0]_PORT_B_data_out[18];

--S4_q_b[17] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[17] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[17] = S4_q_b[0]_PORT_B_data_out[17];

--S4_q_b[16] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[16] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[16] = S4_q_b[0]_PORT_B_data_out[16];

--S4_q_b[15] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[15] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[15] = S4_q_b[0]_PORT_B_data_out[15];

--S4_q_b[14] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[14] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[14] = S4_q_b[0]_PORT_B_data_out[14];

--S4_q_b[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[13] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[13] = S4_q_b[0]_PORT_B_data_out[13];

--S4_q_b[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[12] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[12] = S4_q_b[0]_PORT_B_data_out[12];

--S4_q_b[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[11] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[11] = S4_q_b[0]_PORT_B_data_out[11];

--S4_q_b[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[10] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[10] = S4_q_b[0]_PORT_B_data_out[10];

--S4_q_b[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[9] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[9] = S4_q_b[0]_PORT_B_data_out[9];

--S4_q_b[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[8] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[8] = S4_q_b[0]_PORT_B_data_out[8];

--S4_q_b[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[7] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[7] = S4_q_b[0]_PORT_B_data_out[7];

--S4_q_b[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[6] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[6] = S4_q_b[0]_PORT_B_data_out[6];

--S4_q_b[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[5] = S4_q_b[0]_PORT_B_data_out[5];

--S4_q_b[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[4] = S4_q_b[0]_PORT_B_data_out[4];

--S4_q_b[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[3] = S4_q_b[0]_PORT_B_data_out[3];

--S4_q_b[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[2] = S4_q_b[0]_PORT_B_data_out[2];

--S4_q_b[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:on_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1] at M4K_X15_Y14
S4_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S4_q_b[0]_PORT_A_data_in_reg = DFFE(S4_q_b[0]_PORT_A_data_in, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_A_address_reg = DFFE(S4_q_b[0]_PORT_A_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S4_q_b[0]_PORT_B_address_reg = DFFE(S4_q_b[0]_PORT_B_address, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_A_write_enable = H1L6;
S4_q_b[0]_PORT_A_write_enable_reg = DFFE(S4_q_b[0]_PORT_A_write_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_PORT_B_read_enable = VCC;
S4_q_b[0]_PORT_B_read_enable_reg = DFFE(S4_q_b[0]_PORT_B_read_enable, S4_q_b[0]_clock_0, , , );
S4_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S4_q_b[0]_PORT_B_data_out = MEMORY(S4_q_b[0]_PORT_A_data_in_reg, , S4_q_b[0]_PORT_A_address_reg, S4_q_b[0]_PORT_B_address_reg, S4_q_b[0]_PORT_A_write_enable_reg, S4_q_b[0]_PORT_B_read_enable_reg, , , S4_q_b[0]_clock_0, , , , , );
S4_q_b[1] = S4_q_b[0]_PORT_B_data_out[1];


--S6_q_b[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[0] at M4K_X15_Y13
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 32, Port B Depth: 64, Port B Width: 32
--Port A Logical Depth: 64, Port A Logical Width: 32, Port B Logical Depth: 64, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[0] = S6_q_b[0]_PORT_B_data_out[0];

--S6_q_b[31] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[31] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[31] = S6_q_b[0]_PORT_B_data_out[31];

--S6_q_b[30] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[30] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[30] = S6_q_b[0]_PORT_B_data_out[30];

--S6_q_b[29] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[29] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[29] = S6_q_b[0]_PORT_B_data_out[29];

--S6_q_b[28] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[28] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[28] = S6_q_b[0]_PORT_B_data_out[28];

--S6_q_b[27] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[27] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[27] = S6_q_b[0]_PORT_B_data_out[27];

--S6_q_b[26] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[26] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[26] = S6_q_b[0]_PORT_B_data_out[26];

--S6_q_b[25] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[25] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[25] = S6_q_b[0]_PORT_B_data_out[25];

--S6_q_b[24] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[24] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[24] = S6_q_b[0]_PORT_B_data_out[24];

--S6_q_b[23] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[23] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[23] = S6_q_b[0]_PORT_B_data_out[23];

--S6_q_b[22] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[22] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[22] = S6_q_b[0]_PORT_B_data_out[22];

--S6_q_b[21] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[21] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[21] = S6_q_b[0]_PORT_B_data_out[21];

--S6_q_b[20] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[20] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[20] = S6_q_b[0]_PORT_B_data_out[20];

--S6_q_b[19] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[19] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[19] = S6_q_b[0]_PORT_B_data_out[19];

--S6_q_b[18] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[18] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[18] = S6_q_b[0]_PORT_B_data_out[18];

--S6_q_b[17] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[17] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[17] = S6_q_b[0]_PORT_B_data_out[17];

--S6_q_b[16] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[16] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[16] = S6_q_b[0]_PORT_B_data_out[16];

--S6_q_b[15] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[15] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[15] = S6_q_b[0]_PORT_B_data_out[15];

--S6_q_b[14] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[14] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[14] = S6_q_b[0]_PORT_B_data_out[14];

--S6_q_b[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[13] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[13] = S6_q_b[0]_PORT_B_data_out[13];

--S6_q_b[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[12] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[12] = S6_q_b[0]_PORT_B_data_out[12];

--S6_q_b[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[11] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[11] = S6_q_b[0]_PORT_B_data_out[11];

--S6_q_b[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[10] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[10] = S6_q_b[0]_PORT_B_data_out[10];

--S6_q_b[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[9] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[9] = S6_q_b[0]_PORT_B_data_out[9];

--S6_q_b[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[8] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[8] = S6_q_b[0]_PORT_B_data_out[8];

--S6_q_b[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[7] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[7] = S6_q_b[0]_PORT_B_data_out[7];

--S6_q_b[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[6] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[6] = S6_q_b[0]_PORT_B_data_out[6];

--S6_q_b[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[5] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[5] = S6_q_b[0]_PORT_B_data_out[5];

--S6_q_b[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[4] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[4] = S6_q_b[0]_PORT_B_data_out[4];

--S6_q_b[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[3] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[3] = S6_q_b[0]_PORT_B_data_out[3];

--S6_q_b[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[2] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[2] = S6_q_b[0]_PORT_B_data_out[2];

--S6_q_b[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|tpram_32bit_x_64:row_order_ram|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_0hf1:auto_generated|q_b[1] at M4K_X15_Y13
S6_q_b[0]_PORT_A_data_in = BUS(W1L75, W1L85, W1L95, W1L06, W1L16, W1L26, W1L36, W1L46, W1L56, W1L66, W1L76, W1L86, W1L96, W1L07, W1L17, W1L27, W1L37, W1L47, W1L57, W1L67, W1L77, W1L87, W1L97, W1L08, W1L18, W1L28, W1L38, W1L48, W1L58, W1L68, W1L78, W1L88);
S6_q_b[0]_PORT_A_data_in_reg = DFFE(S6_q_b[0]_PORT_A_data_in, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_A_address_reg = DFFE(S6_q_b[0]_PORT_A_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_address = BUS(W1L603, W1L703, W1L803, W1L903, W1L013, W1L113);
S6_q_b[0]_PORT_B_address_reg = DFFE(S6_q_b[0]_PORT_B_address, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_A_write_enable = H1L8;
S6_q_b[0]_PORT_A_write_enable_reg = DFFE(S6_q_b[0]_PORT_A_write_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_PORT_B_read_enable = VCC;
S6_q_b[0]_PORT_B_read_enable_reg = DFFE(S6_q_b[0]_PORT_B_read_enable, S6_q_b[0]_clock_0, , , );
S6_q_b[0]_clock_0 = GLOBAL(LB1__clk1);
S6_q_b[0]_PORT_B_data_out = MEMORY(S6_q_b[0]_PORT_A_data_in_reg, , S6_q_b[0]_PORT_A_address_reg, S6_q_b[0]_PORT_B_address_reg, S6_q_b[0]_PORT_A_write_enable_reg, S6_q_b[0]_PORT_B_read_enable_reg, , , S6_q_b[0]_clock_0, , , , , );
S6_q_b[1] = S6_q_b[0]_PORT_B_data_out[1];


--J21_reg_o[0] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[0] at LC_X14_Y17_N6
--operation mode is normal

J21_reg_o[0]_sload_eqn = W1L75;
J21_reg_o[0] = DFFEA(J21_reg_o[0]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L69 is dispatch:cmd0|dispatch_wishbone:wishbone|reduce_nor~4 at LC_X9_Y18_N8
--operation mode is normal

W1L69 = J31_reg_o[14] # J31_reg_o[13] # J31_reg_o[15];


--E1L11Q is leds:leds_slave|pres_state~22 at LC_X14_Y17_N5
--operation mode is normal

E1L11Q_lut_out = E1L51 & !E1L9Q & (!W1L59 # !W1L19Q);
E1L11Q = DFFEA(E1L11Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--W1L901 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~11336 at LC_X14_Y16_N9
--operation mode is normal

W1L901 = E1_led_data[0] & E1L51 & !W1L69 & E1L11Q;


--A1L672 is reduce_nor~589 at LC_X12_Y18_N4
--operation mode is normal

A1L672 = !J41_reg_o[16] & !J41_reg_o[17] # !W1L19Q;


--A1L062 is reduce_nor~33 at LC_X12_Y17_N1
--operation mode is normal

A1L062 = A1L072 & !W1L4 & A1L672 & A1L272;


--HB1L4 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~4515 at LC_X8_Y11_N4
--operation mode is normal

HB1_row_length_data[0]_qfbk = HB1_row_length_data[0];
HB1L4 = A1L062 & (HB1_row_length_data[0]_qfbk # J62_reg_o[0] & A1L662) # !A1L062 & J62_reg_o[0] & A1L662;

--HB1_row_length_data[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[0] at LC_X8_Y11_N4
--operation mode is normal

HB1_row_length_data[0]_sload_eqn = W1L75;
HB1_row_length_data[0] = DFFEA(HB1_row_length_data[0]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1_init_window_req_data[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[0] at LC_X13_Y15_N8
--operation mode is normal

HB1_init_window_req_data[0]_lut_out = HB1L891 & (HB1L012 & X1_q_b[0] # !HB1L012 & HB1_init_window_req_data[0]);
HB1_init_window_req_data[0] = DFFEA(HB1_init_window_req_data[0]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--A1L262 is reduce_nor~35 at LC_X13_Y17_N8
--operation mode is normal

A1L262 = A1L072 & A1L472 & !W1L4 & A1L272;


--A1L772 is reduce_nor~590 at LC_X13_Y18_N5
--operation mode is normal

A1L772 = J41_reg_o[16] & J41_reg_o[17] & W1L19Q;


--A1L762 is reduce_nor~40 at LC_X13_Y16_N9
--operation mode is normal

A1L762 = A1L072 & A1L772 & W1L4 & A1L272;


--HB1L5 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~4516 at LC_X13_Y10_N2
--operation mode is normal

J72_reg_o[0]_qfbk = J72_reg_o[0];
HB1L5 = HB1_init_window_req_data[0] & (A1L762 # J72_reg_o[0]_qfbk & A1L262) # !HB1_init_window_req_data[0] & J72_reg_o[0]_qfbk & A1L262;

--J72_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[0] at LC_X13_Y10_N2
--operation mode is normal

J72_reg_o[0]_sload_eqn = W1L75;
J72_reg_o[0] = DFFEA(J72_reg_o[0]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J82_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[0] at LC_X12_Y9_N7
--operation mode is normal

J82_reg_o[0]_sload_eqn = W1L75;
J82_reg_o[0] = DFFEA(J82_reg_o[0]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--A1L362 is reduce_nor~36 at LC_X13_Y16_N6
--operation mode is normal

A1L362 = A1L072 & A1L772 & !W1L4 & A1L272;


--A1L462 is reduce_nor~37 at LC_X12_Y16_N2
--operation mode is normal

A1L462 = A1L072 & W1L4 & A1L672 & A1L272;


--HB1L6 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~4517 at LC_X12_Y9_N4
--operation mode is normal

J52_reg_o[0]_qfbk = J52_reg_o[0];
HB1L6 = J82_reg_o[0] & (A1L362 # J52_reg_o[0]_qfbk & A1L462) # !J82_reg_o[0] & J52_reg_o[0]_qfbk & A1L462;

--J52_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[0] at LC_X12_Y9_N4
--operation mode is normal

J52_reg_o[0]_sload_eqn = W1L75;
J52_reg_o[0] = DFFEA(J52_reg_o[0]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--A1L162 is reduce_nor~34 at LC_X12_Y17_N3
--operation mode is normal

A1L162 = A1L072 & A1L962 & !W1L4 & A1L272;


--HB1_num_rows_data[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[0] at LC_X9_Y10_N1
--operation mode is normal

HB1_num_rows_data[0]_lut_out = !W1L75;
HB1_num_rows_data[0] = DFFEA(HB1_num_rows_data[0]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1L7 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[0]~4518 at LC_X12_Y10_N3
--operation mode is normal

J42_reg_o[0]_qfbk = J42_reg_o[0];
HB1L7 = HB1_num_rows_data[0] & A1L562 & J42_reg_o[0]_qfbk # !HB1_num_rows_data[0] & (A1L162 # A1L562 & J42_reg_o[0]_qfbk);

--J42_reg_o[0] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[0] at LC_X12_Y10_N3
--operation mode is normal

J42_reg_o[0]_sload_eqn = W1L75;
J42_reg_o[0] = DFFEA(J42_reg_o[0]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--W1L011 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~11337 at LC_X12_Y16_N5
--operation mode is normal

W1L011 = !W1L69 & A1L072 & A1L272;


--W1L111 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~11338 at LC_X14_Y15_N7
--operation mode is normal

W1L111 = W1L611 # W1L211 & (W1L311 # W1L411);


--V1L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~11 at LC_X8_Y22_N4
--operation mode is normal

V1L1 = M8_safe_q[1] $ M8_safe_q[0];


--V1L2 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~16 at LC_X5_Y22_N9
--operation mode is normal

V1L2 = M8_safe_q[2] $ (!M8_safe_q[0] # !M8_safe_q[1]);


--V1L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~21 at LC_X5_Y22_N7
--operation mode is normal

V1L4 = M8_safe_q[3] $ (!M8_safe_q[2] & (!M8_safe_q[0] # !M8_safe_q[1]));


--V1L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~17 at LC_X5_Y23_N2
--operation mode is normal

V1L3 = M8_safe_q[2] # M8_safe_q[0] & M8_safe_q[1];


--V1L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~26 at LC_X5_Y23_N0
--operation mode is normal

V1L5 = M8_safe_q[4] $ (!M8_safe_q[3] & !V1L3);


--V1L6 is dispatch:cmd0|dispatch_reply_transmit:transmitter|add~31 at LC_X5_Y23_N1
--operation mode is normal

V1L6 = M8_safe_q[5] $ (!V1L3 & !M8_safe_q[3] & !M8_safe_q[4]);


--BB4L73 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6017 at LC_X14_Y23_N9
--operation mode is normal

J61_reg_o[1]_qfbk = J61_reg_o[1];
BB4L73 = BB4L43 & (V1L201 & J61_reg_o[1]_qfbk # !V1L201 & X2_q_b[1]);

--J61_reg_o[1] is dispatch:cmd0|reg:reply1|reg_o[1] at LC_X14_Y23_N9
--operation mode is normal

J61_reg_o[1]_sload_eqn = J41_reg_o[1];
J61_reg_o[1] = DFFEA(J61_reg_o[1]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J51_reg_o[1] is dispatch:cmd0|reg:reply0|reg_o[1] at LC_X7_Y23_N7
--operation mode is normal

J51_reg_o[1]_lut_out = J31_reg_o[1] & (J31_reg_o[13] # J31_reg_o[14] # !J31_reg_o[15]);
J51_reg_o[1] = DFFEA(J51_reg_o[1]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L83 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6018 at LC_X9_Y23_N2
--operation mode is normal

BB4L83 = J51_reg_o[1] & V1L201 & V1L301 & V1L701;


--BB4_reg[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[2] at LC_X12_Y23_N2
--operation mode is normal

BB4_reg[2]_lut_out = BB4L04 # BB4L93 # !V1L701 & BB4_reg[3];
BB4_reg[2] = DFFEA(BB4_reg[2]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--V1L401 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_next_state.crc_all_done~2 at LC_X6_Y24_N4
--operation mode is normal

V1L401 = V1L311Q & (DB1L021Q # !V1L071Q & !V1L171Q);


--AB2_crc_reg[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[30] at LC_X12_Y24_N8
--operation mode is normal

AB2_crc_reg[30]_lut_out = !V1L901Q & AB2_crc_reg[29];
AB2_crc_reg[30] = DFFEA(AB2_crc_reg[30]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--J51_reg_o[2] is dispatch:cmd0|reg:reply0|reg_o[2] at LC_X7_Y22_N6
--operation mode is normal

J51_reg_o[2]_lut_out = J31_reg_o[2] & (J31_reg_o[13] # J31_reg_o[14] # !J31_reg_o[15]);
J51_reg_o[2] = DFFEA(J51_reg_o[2]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J51_reg_o[7] is dispatch:cmd0|reg:reply0|reg_o[7] at LC_X8_Y19_N2
--operation mode is normal

J51_reg_o[7]_lut_out = J31_reg_o[7] & (J31_reg_o[13] # J31_reg_o[14] # !J31_reg_o[15]);
J51_reg_o[7] = DFFEA(J51_reg_o[7]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J51_reg_o[6] is dispatch:cmd0|reg:reply0|reg_o[6] at LC_X8_Y20_N4
--operation mode is normal

J51_reg_o[6]_lut_out = J31_reg_o[6] & (J31_reg_o[13] # J31_reg_o[14] # !J31_reg_o[15]);
J51_reg_o[6] = DFFEA(J51_reg_o[6]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J51_reg_o[9] is dispatch:cmd0|reg:reply0|reg_o[9] at LC_X8_Y21_N4
--operation mode is normal

J51_reg_o[9]_lut_out = J31_reg_o[9] & (J31_reg_o[14] # J31_reg_o[13] # !J31_reg_o[15]);
J51_reg_o[9] = DFFEA(J51_reg_o[9]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J51_reg_o[4] is dispatch:cmd0|reg:reply0|reg_o[4] at LC_X7_Y22_N4
--operation mode is normal

J51_reg_o[4]_lut_out = J31_reg_o[4] & (J31_reg_o[13] # J31_reg_o[14] # !J31_reg_o[15]);
J51_reg_o[4] = DFFEA(J51_reg_o[4]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J51_reg_o[3] is dispatch:cmd0|reg:reply0|reg_o[3] at LC_X7_Y23_N9
--operation mode is normal

J51_reg_o[3]_lut_out = J31_reg_o[3] & (J31_reg_o[13] # J31_reg_o[14] # !J31_reg_o[15]);
J51_reg_o[3] = DFFEA(J51_reg_o[3]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J51_reg_o[12] is dispatch:cmd0|reg:reply0|reg_o[12] at LC_X7_Y23_N6
--operation mode is normal

J51_reg_o[12]_lut_out = J31_reg_o[12] & (J31_reg_o[13] # J31_reg_o[14] # !J31_reg_o[15]);
J51_reg_o[12] = DFFEA(J51_reg_o[12]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J51_reg_o[5] is dispatch:cmd0|reg:reply0|reg_o[5] at LC_X7_Y22_N2
--operation mode is normal

J51_reg_o[5]_lut_out = J31_reg_o[5] & (J31_reg_o[13] # J31_reg_o[14] # !J31_reg_o[15]);
J51_reg_o[5] = DFFEA(J51_reg_o[5]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J51_reg_o[10] is dispatch:cmd0|reg:reply0|reg_o[10] at LC_X8_Y20_N3
--operation mode is normal

J51_reg_o[10]_lut_out = J31_reg_o[10] & (J31_reg_o[14] # J31_reg_o[13] # !J31_reg_o[15]);
J51_reg_o[10] = DFFEA(J51_reg_o[10]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J51_reg_o[11] is dispatch:cmd0|reg:reply0|reg_o[11] at LC_X7_Y22_N9
--operation mode is normal

J51_reg_o[11]_lut_out = J31_reg_o[11] & (J31_reg_o[13] # J31_reg_o[14] # !J31_reg_o[15]);
J51_reg_o[11] = DFFEA(J51_reg_o[11]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J51_reg_o[8] is dispatch:cmd0|reg:reply0|reg_o[8] at LC_X7_Y23_N4
--operation mode is normal

J51_reg_o[8]_lut_out = J31_reg_o[8] & (J31_reg_o[13] # J31_reg_o[14] # !J31_reg_o[15]);
J51_reg_o[8] = DFFEA(J51_reg_o[8]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--V1L021 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[2]~675 at LC_X12_Y24_N6
--operation mode is normal

V1L021 = V1L761 & BB4_reg[2] # !V1L761 & AB2L94 & AB2_crc_reg[30];


--BB5_reg[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[5] at LC_X18_Y25_N3
--operation mode is normal

BB5_reg[5]_lut_out = CB1L4Q & EB1_q_b[4] & DB1L811Q # !CB1L4Q & BB5_reg[6];
BB5_reg[5] = DFFEA(BB5_reg[5]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--J12_reg_o[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[13] at LC_X21_Y22_N8
--operation mode is normal

J12_reg_o[13]_lut_out = BB2_reg[14];
J12_reg_o[13] = DFFEA(J12_reg_o[13]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--HB1L192 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_wren~1 at LC_X9_Y11_N3
--operation mode is normal

HB1L192 = A1L062 & HB1L3Q;


--HB1_num_rows_data[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[3] at LC_X9_Y10_N6
--operation mode is normal

HB1_num_rows_data[3]_lut_out = !W1L06;
HB1_num_rows_data[3] = DFFEA(HB1_num_rows_data[3]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1_num_rows_data[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[5] at LC_X9_Y10_N8
--operation mode is normal

HB1_num_rows_data[5]_lut_out = !W1L26;
HB1_num_rows_data[5] = DFFEA(HB1_num_rows_data[5]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1_num_rows_data[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[31] at LC_X9_Y12_N2
--operation mode is normal

HB1_num_rows_data[31]_sload_eqn = W1L88;
HB1_num_rows_data[31] = DFFEA(HB1_num_rows_data[31]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--GB1L977 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~100COUT0 at LC_X7_Y14_N3
--operation mode is arithmetic

GB1L977_cout_0 = GB1L501 & M11_safe_q[29] & !GB1L577 # !GB1L501 & (M11_safe_q[29] # !GB1L577);
GB1L977 = CARRY(GB1L977_cout_0);

--GB1L087 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~100COUT1 at LC_X7_Y14_N3
--operation mode is arithmetic

GB1L087_cout_1 = GB1L501 & M11_safe_q[29] & !GB1L677 # !GB1L501 & (M11_safe_q[29] # !GB1L677);
GB1L087 = CARRY(GB1L087_cout_1);


--J12_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[12] at LC_X21_Y22_N2
--operation mode is normal

J12_reg_o[12]_lut_out = BB2_reg[13];
J12_reg_o[12] = DFFEA(J12_reg_o[12]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J12_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[11] at LC_X21_Y22_N7
--operation mode is normal

J12_reg_o[11]_sload_eqn = BB2_reg[12];
J12_reg_o[11] = DFFEA(J12_reg_o[11]_sload_eqn, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J12_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[10] at LC_X21_Y22_N1
--operation mode is normal

J12_reg_o[10]_lut_out = BB2_reg[11];
J12_reg_o[10] = DFFEA(J12_reg_o[10]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J12_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[9] at LC_X21_Y22_N4
--operation mode is normal

J12_reg_o[9]_sload_eqn = BB2_reg[10];
J12_reg_o[9] = DFFEA(J12_reg_o[9]_sload_eqn, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J12_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[8] at LC_X22_Y23_N1
--operation mode is normal

J12_reg_o[8]_sload_eqn = BB2_reg[9];
J12_reg_o[8] = DFFEA(J12_reg_o[8]_sload_eqn, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J12_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[7] at LC_X23_Y23_N2
--operation mode is normal

J12_reg_o[7]_sload_eqn = BB2_reg[8];
J12_reg_o[7] = DFFEA(J12_reg_o[7]_sload_eqn, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J12_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[6] at LC_X22_Y23_N8
--operation mode is normal

J12_reg_o[6]_sload_eqn = BB2_reg[7];
J12_reg_o[6] = DFFEA(J12_reg_o[6]_sload_eqn, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--U1_crc_ena is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_ena at LC_X19_Y21_N3
--operation mode is normal

U1_crc_ena = U1L351Q # U1L451Q;


--U1L881 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_crc~3 at LC_X2_Y18_N2
--operation mode is normal

U1L881 = U1L102Q & !U1L171 & !U1L471 & !U1L271;


--U1L781 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_crc~2 at LC_X3_Y17_N1
--operation mode is normal

U1L781 = !U1L551Q & U1L991Q;


--U1L391 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_hdr~18 at LC_X3_Y17_N6
--operation mode is normal

U1L391 = U1L702Q # U1L602Q # !U1L791Q & !U1L551Q;


--U1L491 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.rx_hdr~19 at LC_X2_Y17_N3
--operation mode is normal

U1L491 = U1L391 # !Z3_count & U1L002Q;


--U1L631 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[4]~4 at LC_X5_Y20_N1
--operation mode is normal

J91_reg_o[4]_qfbk = J91_reg_o[4];
U1L631 = J91_reg_o[4]_qfbk & (J91_reg_o[15] # J91_reg_o[13] # J91_reg_o[14]);

--J91_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[4] at LC_X5_Y20_N1
--operation mode is normal

J91_reg_o[4]_sload_eqn = BB1_reg[4];
J91_reg_o[4] = DFFEA(J91_reg_o[4]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--U1L241 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[10]~10 at LC_X5_Y20_N6
--operation mode is normal

J91_reg_o[10]_qfbk = J91_reg_o[10];
U1L241 = J91_reg_o[10]_qfbk & (J91_reg_o[15] # J91_reg_o[13] # J91_reg_o[14]);

--J91_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[10] at LC_X5_Y20_N6
--operation mode is normal

J91_reg_o[10]_sload_eqn = BB1_reg[10];
J91_reg_o[10] = DFFEA(J91_reg_o[10]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--U1L081 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~468 at LC_X3_Y20_N1
--operation mode is normal

U1L081 = M3_safe_q[4] & (U1L241 $ M3_safe_q[10] # !U1L631) # !M3_safe_q[4] & (U1L631 # U1L241 $ M3_safe_q[10]);


--U1L431 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[1]~1 at LC_X5_Y20_N2
--operation mode is normal

J91_reg_o[1]_qfbk = J91_reg_o[1];
U1L431 = J91_reg_o[1]_qfbk & (J91_reg_o[15] # J91_reg_o[13] # J91_reg_o[14]);

--J91_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[1] at LC_X5_Y20_N2
--operation mode is normal

J91_reg_o[1]_sload_eqn = BB1_reg[1];
J91_reg_o[1] = DFFEA(J91_reg_o[1]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--U1L141 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[9]~9 at LC_X6_Y20_N6
--operation mode is normal

J91_reg_o[9]_qfbk = J91_reg_o[9];
U1L141 = J91_reg_o[9]_qfbk & (J91_reg_o[15] # J91_reg_o[13] # J91_reg_o[14]);

--J91_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[9] at LC_X6_Y20_N6
--operation mode is normal

J91_reg_o[9]_sload_eqn = BB1_reg[9];
J91_reg_o[9] = DFFEA(J91_reg_o[9]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--U1L181 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~469 at LC_X2_Y20_N0
--operation mode is normal

U1L181 = U1L141 & (U1L431 $ M3_safe_q[1] # !M3_safe_q[9]) # !U1L141 & (M3_safe_q[9] # U1L431 $ M3_safe_q[1]);


--U1L531 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[3]~3 at LC_X7_Y20_N1
--operation mode is normal

J91_reg_o[3]_qfbk = J91_reg_o[3];
U1L531 = J91_reg_o[3]_qfbk & (J91_reg_o[13] # J91_reg_o[14] # J91_reg_o[15]);

--J91_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[3] at LC_X7_Y20_N1
--operation mode is normal

J91_reg_o[3]_sload_eqn = BB1_reg[3];
J91_reg_o[3] = DFFEA(J91_reg_o[3]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--U1L041 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[8]~8 at LC_X7_Y20_N4
--operation mode is normal

J91_reg_o[8]_qfbk = J91_reg_o[8];
U1L041 = J91_reg_o[8]_qfbk & (J91_reg_o[13] # J91_reg_o[14] # J91_reg_o[15]);

--J91_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[8] at LC_X7_Y20_N4
--operation mode is normal

J91_reg_o[8]_sload_eqn = BB1_reg[8];
J91_reg_o[8] = DFFEA(J91_reg_o[8]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--U1L281 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~470 at LC_X2_Y20_N2
--operation mode is normal

U1L281 = U1L041 & (U1L531 $ M3_safe_q[3] # !M3_safe_q[8]) # !U1L041 & (M3_safe_q[8] # U1L531 $ M3_safe_q[3]);


--U1L331 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[0]~0 at LC_X5_Y20_N8
--operation mode is normal

J91_reg_o[0]_qfbk = J91_reg_o[0];
U1L331 = J91_reg_o[0]_qfbk & (J91_reg_o[15] # J91_reg_o[13] # J91_reg_o[14]);

--J91_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[0] at LC_X5_Y20_N8
--operation mode is normal

J91_reg_o[0]_sload_eqn = BB1_reg[0];
J91_reg_o[0] = DFFEA(J91_reg_o[0]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--U1L731 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[5]~5 at LC_X7_Y20_N5
--operation mode is normal

J91_reg_o[5]_qfbk = J91_reg_o[5];
U1L731 = J91_reg_o[5]_qfbk & (J91_reg_o[13] # J91_reg_o[14] # J91_reg_o[15]);

--J91_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[5] at LC_X7_Y20_N5
--operation mode is normal

J91_reg_o[5]_sload_eqn = BB1_reg[5];
J91_reg_o[5] = DFFEA(J91_reg_o[5]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--U1L381 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~471 at LC_X2_Y20_N1
--operation mode is normal

U1L381 = M3_safe_q[5] & (U1L331 $ M3_safe_q[0] # !U1L731) # !M3_safe_q[5] & (U1L731 # U1L331 $ M3_safe_q[0]);


--U1L481 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~472 at LC_X2_Y21_N4
--operation mode is normal

U1L481 = U1L181 # U1L281 # U1L381 # U1L081;


--U1L831 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[6]~6 at LC_X7_Y19_N1
--operation mode is normal

J91_reg_o[6]_qfbk = J91_reg_o[6];
U1L831 = J91_reg_o[6]_qfbk & (J91_reg_o[13] # J91_reg_o[15] # J91_reg_o[14]);

--J91_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[6] at LC_X7_Y19_N1
--operation mode is normal

J91_reg_o[6]_sload_eqn = BB1_reg[6];
J91_reg_o[6] = DFFEA(J91_reg_o[6]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--U1L931 is dispatch:cmd0|dispatch_cmd_receive:receiver|cmd_data_size[7]~7 at LC_X5_Y19_N5
--operation mode is normal

J91_reg_o[7]_qfbk = J91_reg_o[7];
U1L931 = J91_reg_o[7]_qfbk & (J91_reg_o[14] # J91_reg_o[13] # J91_reg_o[15]);

--J91_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[7] at LC_X5_Y19_N5
--operation mode is normal

J91_reg_o[7]_sload_eqn = BB1_reg[7];
J91_reg_o[7] = DFFEA(J91_reg_o[7]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--U1L581 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~473 at LC_X5_Y19_N1
--operation mode is normal

U1L581 = M3_safe_q[7] & (U1L831 $ M3_safe_q[6] # !U1L931) # !M3_safe_q[7] & (U1L931 # U1L831 $ M3_safe_q[6]);


--U1L561 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~3 at LC_X5_Y20_N3
--operation mode is normal

J91_reg_o[15]_qfbk = J91_reg_o[15];
U1L561 = J91_reg_o[14] # J91_reg_o[13] # J91_reg_o[15]_qfbk;

--J91_reg_o[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[15] at LC_X5_Y20_N3
--operation mode is normal

J91_reg_o[15]_sload_eqn = BB1_reg[15];
J91_reg_o[15] = DFFEA(J91_reg_o[15]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--U1L902 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~15 at LC_X5_Y19_N6
--operation mode is normal

J91_reg_o[2]_qfbk = J91_reg_o[2];
U1L902 = M3_safe_q[2] $ (U1L561 & J91_reg_o[2]_qfbk);

--J91_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[2] at LC_X5_Y19_N6
--operation mode is normal

J91_reg_o[2]_sload_eqn = BB1_reg[2];
J91_reg_o[2] = DFFEA(J91_reg_o[2]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--U1L012 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~24 at LC_X5_Y19_N7
--operation mode is normal

J91_reg_o[11]_qfbk = J91_reg_o[11];
U1L012 = M3_safe_q[11] $ (U1L561 & J91_reg_o[11]_qfbk);

--J91_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[11] at LC_X5_Y19_N7
--operation mode is normal

J91_reg_o[11]_sload_eqn = BB1_reg[11];
J91_reg_o[11] = DFFEA(J91_reg_o[11]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--U1L112 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_stateNS~25 at LC_X5_Y19_N4
--operation mode is normal

J91_reg_o[12]_qfbk = J91_reg_o[12];
U1L112 = M3_safe_q[12] $ (U1L561 & J91_reg_o[12]_qfbk);

--J91_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[12] at LC_X5_Y19_N4
--operation mode is normal

J91_reg_o[12]_sload_eqn = BB1_reg[12];
J91_reg_o[12] = DFFEA(J91_reg_o[12]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--U1L681 is dispatch:cmd0|dispatch_cmd_receive:receiver|reduce_nor~474 at LC_X5_Y19_N8
--operation mode is normal

U1L681 = U1L112 # U1L902 # U1L581 # U1L012;


--V1L271Q is dispatch:cmd0|dispatch_reply_transmit:transmitter|tx_pres_state~24 at LC_X6_Y24_N1
--operation mode is normal

V1L271Q_lut_out = !V1L761;
V1L271Q = DFFEA(V1L271Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB2_reg[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[4] at LC_X22_Y22_N4
--operation mode is normal

BB2_reg[4]_lut_out = Y1L3Q & BB2_reg[5];
BB2_reg[4] = DFFEA(BB2_reg[4]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--J12_reg_o[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[15] at LC_X19_Y24_N2
--operation mode is normal

J12_reg_o[15]_lut_out = BB2_reg[16];
J12_reg_o[15] = DFFEA(J12_reg_o[15]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J12_reg_o[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reg:data_buffer|reg_o[14] at LC_X19_Y23_N7
--operation mode is normal

J12_reg_o[14]_sload_eqn = BB2_reg[15];
J12_reg_o[14] = DFFEA(J12_reg_o[14]_sload_eqn, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L2, , );


--J42_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[29] at LC_X8_Y12_N4
--operation mode is normal

J42_reg_o[29]_lut_out = W1L19Q & X1_q_b[29];
J42_reg_o[29] = DFFEA(J42_reg_o[29]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--GB1L323 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~107 at LC_X8_Y7_N2
--operation mode is arithmetic

GB1L323_carry_eqn = (!GB1L413 & GB1L123) # (GB1L413 & GB1L223);
GB1L323 = J42_reg_o[28] $ GB1L323_carry_eqn;

--GB1L523 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~107COUT0 at LC_X8_Y7_N2
--operation mode is arithmetic

GB1L523_cout_0 = J42_reg_o[28] # !GB1L123;
GB1L523 = CARRY(GB1L523_cout_0);

--GB1L623 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~107COUT1 at LC_X8_Y7_N2
--operation mode is arithmetic

GB1L623_cout_1 = J42_reg_o[28] # !GB1L223;
GB1L623 = CARRY(GB1L623_cout_1);


--GB1L098 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~132COUT0 at LC_X3_Y5_N3
--operation mode is arithmetic

GB1L098_cout_0 = GB1L612 & M21_safe_q[29] & !GB1L688 # !GB1L612 & (M21_safe_q[29] # !GB1L688);
GB1L098 = CARRY(GB1L098_cout_0);

--GB1L198 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~132COUT1 at LC_X3_Y5_N3
--operation mode is arithmetic

GB1L198_cout_1 = GB1L612 & M21_safe_q[29] & !GB1L788 # !GB1L612 & (M21_safe_q[29] # !GB1L788);
GB1L198 = CARRY(GB1L198_cout_1);


--GB1L945 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~34COUT0 at LC_X7_Y7_N1
--operation mode is arithmetic

GB1L945_cout_0 = GB1L913 & M21_safe_q[27] & !GB1L545 # !GB1L913 & (M21_safe_q[27] # !GB1L545);
GB1L945 = CARRY(GB1L945_cout_0);

--GB1L055 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~34COUT1 at LC_X7_Y7_N1
--operation mode is arithmetic

GB1L055_cout_1 = GB1L913 & M21_safe_q[27] & !GB1L645 # !GB1L913 & (M21_safe_q[27] # !GB1L645);
GB1L055 = CARRY(GB1L055_cout_1);


--GB1L434 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~139 at LC_X5_Y4_N2
--operation mode is arithmetic

GB1L434_carry_eqn = (!GB1L524 & GB1L234) # (GB1L524 & GB1L334);
GB1L434 = GB1L212 $ GB1L434_carry_eqn;

--GB1L634 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~139COUT0 at LC_X5_Y4_N2
--operation mode is arithmetic

GB1L634_cout_0 = GB1L212 # !GB1L234;
GB1L634 = CARRY(GB1L634_cout_0);

--GB1L734 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~139COUT1 at LC_X5_Y4_N2
--operation mode is arithmetic

GB1L734_cout_1 = GB1L212 # !GB1L334;
GB1L734 = CARRY(GB1L734_cout_1);


--GB1L066 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~66COUT0 at LC_X6_Y4_N1
--operation mode is arithmetic

GB1L066_cout_0 = GB1L034 & (!GB1L656 # !M21_safe_q[27]) # !GB1L034 & !M21_safe_q[27] & !GB1L656;
GB1L066 = CARRY(GB1L066_cout_0);

--GB1L166 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~66COUT1 at LC_X6_Y4_N1
--operation mode is arithmetic

GB1L166_cout_1 = GB1L034 & (!GB1L756 # !M21_safe_q[27]) # !GB1L034 & !M21_safe_q[27] & !GB1L756;
GB1L166 = CARRY(GB1L166_cout_1);


--BB2_reg[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[6] at LC_X23_Y23_N9
--operation mode is normal

BB2_reg[6]_lut_out = BB2_reg[7] & Y1L3Q;
BB2_reg[6] = DFFEA(BB2_reg[6]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[5] at LC_X23_Y23_N8
--operation mode is normal

BB2_reg[5]_lut_out = Y1L3Q & BB2_reg[6];
BB2_reg[5] = DFFEA(BB2_reg[5]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--Z1L71 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~5 at LC_X22_Y20_N5
--operation mode is arithmetic

Z1L71_carry_eqn = (!Z1L41 & GND) # (Z1L41 & VCC);
Z1L71 = Z1_count[4] $ !Z1L71_carry_eqn;

--Z1L91 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~5COUT0 at LC_X22_Y20_N5
--operation mode is arithmetic

Z1L91_cout_0 = Z1_count[4] & !Z1L41;
Z1L91 = CARRY(Z1L91_cout_0);

--Z1L02 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~5COUT1 at LC_X22_Y20_N5
--operation mode is arithmetic

Z1L02_cout_1 = Z1_count[4] & !Z1L41;
Z1L02 = CARRY(Z1L02_cout_1);


--Z1L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~4 at LC_X22_Y20_N4
--operation mode is arithmetic

Z1L31 = Z1_count[3] $ Z1L11;

--Z1L41 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~4COUT at LC_X22_Y20_N4
--operation mode is arithmetic

Z1L41 = Z1L51;


--Z1L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~3 at LC_X22_Y20_N3
--operation mode is arithmetic

Z1L9 = Z1_count[2] $ !Z1L7;

--Z1L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~3COUT0 at LC_X22_Y20_N3
--operation mode is arithmetic

Z1L11_cout_0 = Z1_count[2] & !Z1L7;
Z1L11 = CARRY(Z1L11_cout_0);

--Z1L21 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~3COUT1 at LC_X22_Y20_N3
--operation mode is arithmetic

Z1L21_cout_1 = Z1_count[2] & !Z1L8;
Z1L21 = CARRY(Z1L21_cout_1);


--Z1L12 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~6 at LC_X22_Y20_N6
--operation mode is normal

Z1L12_carry_eqn = (!Z1L41 & Z1L91) # (Z1L41 & Z1L02);
Z1L12 = Z1_count[5] $ Z1L12_carry_eqn;


--Z1L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~2 at LC_X22_Y20_N2
--operation mode is arithmetic

Z1L5 = Z1_count[1] $ Z1L3;

--Z1L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~2COUT0 at LC_X22_Y20_N2
--operation mode is arithmetic

Z1L7_cout_0 = !Z1L3 # !Z1_count[1];
Z1L7 = CARRY(Z1L7_cout_0);

--Z1L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~2COUT1 at LC_X22_Y20_N2
--operation mode is arithmetic

Z1L8_cout_1 = !Z1L4 # !Z1_count[1];
Z1L8 = CARRY(Z1L8_cout_1);


--Z1L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~1 at LC_X22_Y20_N1
--operation mode is arithmetic

Z1L1 = !Z1_count[0];

--Z1L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~1COUT0 at LC_X22_Y20_N1
--operation mode is arithmetic

Z1L3_cout_0 = Z1_count[0];
Z1L3 = CARRY(Z1L3_cout_0);

--Z1L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|counter:crc_bit_counter|add~1COUT1 at LC_X22_Y20_N1
--operation mode is arithmetic

Z1L4_cout_1 = Z1_count[0];
Z1L4 = CARRY(Z1L4_cout_1);


--Y1L3Q is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|pres_state~20 at LC_X21_Y23_N7
--operation mode is normal

Y1L3Q_lut_out = !Y1L5Q & (Y1L3Q # !lvds_cmd);
Y1L3Q = DFFEA(Y1L3Q_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , , , );


--Y1L01 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|rx_buf_ena~27 at LC_X22_Y24_N3
--operation mode is normal

Y1L01 = Z4_count[2] & !Z4_count[1] & Z4_count[0] & Y1L4Q;


--Y1L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|rx_buf_ena~28 at LC_X22_Y24_N4
--operation mode is normal

Y1L11 = Y1L01 & (Y1L8 # !Z4_count[8]) # !Y1L3Q;


--Y1L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|reduce_nor~95 at LC_X22_Y24_N7
--operation mode is normal

Y1L9 = Y1L8 & Y1L7 & Z4_count[8];


--Z4L9 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~3 at LC_X24_Y24_N2
--operation mode is arithmetic

Z4L9 = Z4_count[2] $ !Z4L7;

--Z4L11 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~3COUT0 at LC_X24_Y24_N2
--operation mode is arithmetic

Z4L11_cout_0 = Z4_count[2] & !Z4L7;
Z4L11 = CARRY(Z4L11_cout_0);

--Z4L21 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~3COUT1 at LC_X24_Y24_N2
--operation mode is arithmetic

Z4L21_cout_1 = Z4_count[2] & !Z4L8;
Z4L21 = CARRY(Z4L21_cout_1);


--Z4L44 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|LessThan~34 at LC_X22_Y24_N0
--operation mode is normal

Z4L44 = Y1L8 & !Y1L7 # !Z4_count[8];


--Z4L1 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~1 at LC_X24_Y24_N0
--operation mode is arithmetic

Z4L1 = !Z4_count[0];

--Z4L3 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~1COUT0 at LC_X24_Y24_N0
--operation mode is arithmetic

Z4L3_cout_0 = Z4_count[0];
Z4L3 = CARRY(Z4L3_cout_0);

--Z4L4 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~1COUT1 at LC_X24_Y24_N0
--operation mode is arithmetic

Z4L4_cout_1 = Z4_count[0];
Z4L4 = CARRY(Z4L4_cout_1);


--Z4L31 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~4 at LC_X24_Y24_N3
--operation mode is arithmetic

Z4L31 = Z4_count[3] $ Z4L11;

--Z4L51 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~4COUT0 at LC_X24_Y24_N3
--operation mode is arithmetic

Z4L51_cout_0 = !Z4L11 # !Z4_count[3];
Z4L51 = CARRY(Z4L51_cout_0);

--Z4L61 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~4COUT1 at LC_X24_Y24_N3
--operation mode is arithmetic

Z4L61_cout_1 = !Z4L21 # !Z4_count[3];
Z4L61 = CARRY(Z4L61_cout_1);


--Z4L5 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~2 at LC_X24_Y24_N1
--operation mode is arithmetic

Z4L5 = Z4_count[1] $ Z4L3;

--Z4L7 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~2COUT0 at LC_X24_Y24_N1
--operation mode is arithmetic

Z4L7_cout_0 = !Z4L3 # !Z4_count[1];
Z4L7 = CARRY(Z4L7_cout_0);

--Z4L8 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~2COUT1 at LC_X24_Y24_N1
--operation mode is arithmetic

Z4L8_cout_1 = !Z4L4 # !Z4_count[1];
Z4L8 = CARRY(Z4L8_cout_1);


--Z4L33 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~9 at LC_X24_Y24_N8
--operation mode is normal

Z4L33_carry_eqn = (!Z4L81 & Z4L13) # (Z4L81 & Z4L23);
Z4L33 = Z4L33_carry_eqn $ !Z4_count[8];


--Z4L92 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~8 at LC_X24_Y24_N7
--operation mode is arithmetic

Z4L92_carry_eqn = (!Z4L81 & Z4L72) # (Z4L81 & Z4L82);
Z4L92 = Z4_count[7] $ Z4L92_carry_eqn;

--Z4L13 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~8COUT0 at LC_X24_Y24_N7
--operation mode is arithmetic

Z4L13_cout_0 = !Z4L72 # !Z4_count[7];
Z4L13 = CARRY(Z4L13_cout_0);

--Z4L23 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~8COUT1 at LC_X24_Y24_N7
--operation mode is arithmetic

Z4L23_cout_1 = !Z4L82 # !Z4_count[7];
Z4L23 = CARRY(Z4L23_cout_1);


--Z4L52 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~7 at LC_X24_Y24_N6
--operation mode is arithmetic

Z4L52_carry_eqn = (!Z4L81 & Z4L32) # (Z4L81 & Z4L42);
Z4L52 = Z4_count[6] $ !Z4L52_carry_eqn;

--Z4L72 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~7COUT0 at LC_X24_Y24_N6
--operation mode is arithmetic

Z4L72_cout_0 = Z4_count[6] & !Z4L32;
Z4L72 = CARRY(Z4L72_cout_0);

--Z4L82 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~7COUT1 at LC_X24_Y24_N6
--operation mode is arithmetic

Z4L82_cout_1 = Z4_count[6] & !Z4L42;
Z4L82 = CARRY(Z4L82_cout_1);


--Z4L12 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~6 at LC_X24_Y24_N5
--operation mode is arithmetic

Z4L12_carry_eqn = (!Z4L81 & GND) # (Z4L81 & VCC);
Z4L12 = Z4_count[5] $ Z4L12_carry_eqn;

--Z4L32 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~6COUT0 at LC_X24_Y24_N5
--operation mode is arithmetic

Z4L32_cout_0 = !Z4L81 # !Z4_count[5];
Z4L32 = CARRY(Z4L32_cout_0);

--Z4L42 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~6COUT1 at LC_X24_Y24_N5
--operation mode is arithmetic

Z4L42_cout_1 = !Z4L81 # !Z4_count[5];
Z4L42 = CARRY(Z4L42_cout_1);


--Z4L71 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~5 at LC_X24_Y24_N4
--operation mode is arithmetic

Z4L71 = Z4_count[4] $ !Z4L51;

--Z4L81 is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|counter:sample_counter|add~5COUT at LC_X24_Y24_N4
--operation mode is arithmetic

Z4L81 = Z4L91;


--Y1_ack is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|ack at LC_X21_Y23_N6
--operation mode is normal

Y1_ack_lut_out = U1L851Q # U1L351Q # U1L651Q;
Y1_ack = DFFEA(Y1_ack_lut_out, GLOBAL(LB1__clk2), VCC, , , , );


--U1L151 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_next_state.idle_crc~3 at LC_X21_Y23_N3
--operation mode is normal

U1L151 = !Y1_rdy_o & !U1L251Q;


--BB2_reg[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[31] at LC_X19_Y22_N9
--operation mode is normal

BB2_reg[31]_lut_out = Y1L3Q & BB2_reg[32];
BB2_reg[31] = DFFEA(BB2_reg[31]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[29] at LC_X19_Y22_N5
--operation mode is normal

BB2_reg[29]_lut_out = Y1L3Q & BB2_reg[30];
BB2_reg[29] = DFFEA(BB2_reg[29]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[30] at LC_X19_Y22_N4
--operation mode is normal

BB2_reg[30]_lut_out = Y1L3Q & BB2_reg[31];
BB2_reg[30] = DFFEA(BB2_reg[30]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[28] at LC_X19_Y22_N2
--operation mode is normal

BB2_reg[28]_lut_out = BB2_reg[29] & Y1L3Q;
BB2_reg[28] = DFFEA(BB2_reg[28]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[27] at LC_X19_Y23_N1
--operation mode is normal

BB2_reg[27]_lut_out = Y1L3Q & BB2_reg[28];
BB2_reg[27] = DFFEA(BB2_reg[27]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[25] at LC_X19_Y23_N6
--operation mode is normal

BB2_reg[25]_lut_out = Y1L3Q & BB2_reg[26];
BB2_reg[25] = DFFEA(BB2_reg[25]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[26] at LC_X19_Y23_N2
--operation mode is normal

BB2_reg[26]_lut_out = BB2_reg[27] & Y1L3Q;
BB2_reg[26] = DFFEA(BB2_reg[26]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[24] at LC_X19_Y23_N4
--operation mode is normal

BB2_reg[24]_lut_out = Y1L3Q & BB2_reg[25];
BB2_reg[24] = DFFEA(BB2_reg[24]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[23] at LC_X19_Y24_N4
--operation mode is normal

BB2_reg[23]_lut_out = Y1L3Q & BB2_reg[24];
BB2_reg[23] = DFFEA(BB2_reg[23]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[21] at LC_X18_Y24_N2
--operation mode is normal

BB2_reg[21]_lut_out = Y1L3Q & BB2_reg[22];
BB2_reg[21] = DFFEA(BB2_reg[21]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[22] at LC_X18_Y24_N9
--operation mode is normal

BB2_reg[22]_lut_out = BB2_reg[23] & Y1L3Q;
BB2_reg[22] = DFFEA(BB2_reg[22]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[20] at LC_X18_Y24_N6
--operation mode is normal

BB2_reg[20]_lut_out = Y1L3Q & BB2_reg[21];
BB2_reg[20] = DFFEA(BB2_reg[20]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[19] at LC_X18_Y24_N4
--operation mode is normal

BB2_reg[19]_lut_out = Y1L3Q & BB2_reg[20];
BB2_reg[19] = DFFEA(BB2_reg[19]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[17] at LC_X19_Y24_N9
--operation mode is normal

BB2_reg[17]_lut_out = Y1L3Q & BB2_reg[18];
BB2_reg[17] = DFFEA(BB2_reg[17]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[18] at LC_X18_Y24_N5
--operation mode is normal

BB2_reg[18]_lut_out = Y1L3Q & BB2_reg[19];
BB2_reg[18] = DFFEA(BB2_reg[18]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[32] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[32] at LC_X23_Y23_N6
--operation mode is normal

BB2_reg[32]_lut_out = Y1L3Q & BB2_reg[33];
BB2_reg[32] = DFFEA(BB2_reg[32]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--AB1L94 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc:crc_calc|reduce_nor~372 at LC_X21_Y23_N5
--operation mode is normal

AB1L94 = AB1L84 # AB1L83;


--J81_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[0] at LC_X22_Y21_N7
--operation mode is normal

J81_reg_o[0]_lut_out = J12_reg_o[0] & (J12_reg_o[13] # J12_reg_o[15] # J12_reg_o[14]);
J81_reg_o[0] = DFFEA(J81_reg_o[0]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L351Q, , );


--J81_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[1] at LC_X22_Y23_N9
--operation mode is normal

J81_reg_o[1]_lut_out = J12_reg_o[1] & (J12_reg_o[14] # J12_reg_o[13] # J12_reg_o[15]);
J81_reg_o[1] = DFFEA(J81_reg_o[1]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L351Q, , );


--J81_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[2] at LC_X22_Y21_N3
--operation mode is normal

J81_reg_o[2]_lut_out = J12_reg_o[2] & (J12_reg_o[13] # J12_reg_o[15] # J12_reg_o[14]);
J81_reg_o[2] = DFFEA(J81_reg_o[2]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L351Q, , );


--J81_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[7] at LC_X22_Y23_N2
--operation mode is normal

J81_reg_o[7]_lut_out = J12_reg_o[7] & (J12_reg_o[14] # J12_reg_o[13] # J12_reg_o[15]);
J81_reg_o[7] = DFFEA(J81_reg_o[7]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L351Q, , );


--J81_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[6] at LC_X22_Y23_N5
--operation mode is normal

J81_reg_o[6]_lut_out = J12_reg_o[6] & (J12_reg_o[14] # J12_reg_o[13] # J12_reg_o[15]);
J81_reg_o[6] = DFFEA(J81_reg_o[6]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L351Q, , );


--J81_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[9] at LC_X21_Y21_N6
--operation mode is normal

J81_reg_o[9]_lut_out = J12_reg_o[9] & (J12_reg_o[15] # J12_reg_o[14] # J12_reg_o[13]);
J81_reg_o[9] = DFFEA(J81_reg_o[9]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L351Q, , );


--J81_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[4] at LC_X22_Y21_N2
--operation mode is normal

J81_reg_o[4]_lut_out = J12_reg_o[4] & (J12_reg_o[13] # J12_reg_o[15] # J12_reg_o[14]);
J81_reg_o[4] = DFFEA(J81_reg_o[4]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L351Q, , );


--J81_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[3] at LC_X22_Y23_N3
--operation mode is normal

J81_reg_o[3]_lut_out = J12_reg_o[3] & (J12_reg_o[14] # J12_reg_o[13] # J12_reg_o[15]);
J81_reg_o[3] = DFFEA(J81_reg_o[3]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L351Q, , );


--J81_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[12] at LC_X22_Y23_N4
--operation mode is normal

J81_reg_o[12]_lut_out = J12_reg_o[12] & (J12_reg_o[13] # J12_reg_o[15] # J12_reg_o[14]);
J81_reg_o[12] = DFFEA(J81_reg_o[12]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L351Q, , );


--J81_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[5] at LC_X22_Y23_N0
--operation mode is normal

J81_reg_o[5]_lut_out = J12_reg_o[5] & (J12_reg_o[13] # J12_reg_o[15] # J12_reg_o[14]);
J81_reg_o[5] = DFFEA(J81_reg_o[5]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L351Q, , );


--J81_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[10] at LC_X21_Y21_N3
--operation mode is normal

J81_reg_o[10]_lut_out = J12_reg_o[10] & (J12_reg_o[13] # J12_reg_o[14] # J12_reg_o[15]);
J81_reg_o[10] = DFFEA(J81_reg_o[10]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L351Q, , );


--J81_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[11] at LC_X22_Y23_N6
--operation mode is normal

J81_reg_o[11]_lut_out = J12_reg_o[11] & (J12_reg_o[14] # J12_reg_o[13] # J12_reg_o[15]);
J81_reg_o[11] = DFFEA(J81_reg_o[11]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L351Q, , );


--J81_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:crc_data_size_reg|reg_o[8] at LC_X22_Y23_N7
--operation mode is normal

J81_reg_o[8]_lut_out = J12_reg_o[8] & (J12_reg_o[14] # J12_reg_o[13] # J12_reg_o[15]);
J81_reg_o[8] = DFFEA(J81_reg_o[8]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L351Q, , );


--U1L691 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.skip_cmd~4 at LC_X3_Y17_N9
--operation mode is normal

U1L691 = U1L302Q & !U1L841 & (!U1L461 # !U1L161);


--U1L591 is dispatch:cmd0|dispatch_cmd_receive:receiver|rx_next_state.skip_cmd~2 at LC_X2_Y17_N8
--operation mode is normal

U1L591 = U1L202Q & (U1L481 # U1L681);


--Z5L12 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~6 at LC_X3_Y24_N6
--operation mode is normal

Z5L12_carry_eqn = (!Z5L41 & Z5L91) # (Z5L41 & Z5L02);
Z5L12 = Z5L12_carry_eqn $ Z5_count[5];


--Z5L71 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~5 at LC_X3_Y24_N5
--operation mode is arithmetic

Z5L71_carry_eqn = (!Z5L41 & GND) # (Z5L41 & VCC);
Z5L71 = Z5_count[4] $ !Z5L71_carry_eqn;

--Z5L91 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~5COUT0 at LC_X3_Y24_N5
--operation mode is arithmetic

Z5L91_cout_0 = Z5_count[4] & !Z5L41;
Z5L91 = CARRY(Z5L91_cout_0);

--Z5L02 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~5COUT1 at LC_X3_Y24_N5
--operation mode is arithmetic

Z5L02_cout_1 = Z5_count[4] & !Z5L41;
Z5L02 = CARRY(Z5L02_cout_1);


--Z5L31 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~4 at LC_X3_Y24_N4
--operation mode is arithmetic

Z5L31 = Z5_count[3] $ Z5L11;

--Z5L41 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~4COUT at LC_X3_Y24_N4
--operation mode is arithmetic

Z5L41 = Z5L51;


--Z5L9 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~3 at LC_X3_Y24_N3
--operation mode is arithmetic

Z5L9 = Z5_count[2] $ !Z5L7;

--Z5L11 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~3COUT0 at LC_X3_Y24_N3
--operation mode is arithmetic

Z5L11_cout_0 = Z5_count[2] & !Z5L7;
Z5L11 = CARRY(Z5L11_cout_0);

--Z5L21 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~3COUT1 at LC_X3_Y24_N3
--operation mode is arithmetic

Z5L21_cout_1 = Z5_count[2] & !Z5L8;
Z5L21 = CARRY(Z5L21_cout_1);


--Z5L5 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~2 at LC_X3_Y24_N2
--operation mode is arithmetic

Z5L5 = Z5_count[1] $ Z5L3;

--Z5L7 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~2COUT0 at LC_X3_Y24_N2
--operation mode is arithmetic

Z5L7_cout_0 = !Z5L3 # !Z5_count[1];
Z5L7 = CARRY(Z5L7_cout_0);

--Z5L8 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~2COUT1 at LC_X3_Y24_N2
--operation mode is arithmetic

Z5L8_cout_1 = !Z5L4 # !Z5_count[1];
Z5L8 = CARRY(Z5L8_cout_1);


--Z5L1 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~1 at LC_X3_Y24_N1
--operation mode is arithmetic

Z5L1 = !Z5_count[0];

--Z5L3 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~1COUT0 at LC_X3_Y24_N1
--operation mode is arithmetic

Z5L3_cout_0 = Z5_count[0];
Z5L3 = CARRY(Z5L3_cout_0);

--Z5L4 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:crc_bit_counter|add~1COUT1 at LC_X3_Y24_N1
--operation mode is arithmetic

Z5L4_cout_1 = Z5_count[0];
Z5L4 = CARRY(Z5L4_cout_1);


--C1L7 is dispatch:cmd0|next_state.reply~18 at LC_X6_Y22_N5
--operation mode is normal

C1L7 = U1L702Q & (!V1L271Q & C1L11Q # !C1L8Q) # !U1L702Q & !V1L271Q & C1L11Q;


--J02_reg_o[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[0] at LC_X14_Y21_N6
--operation mode is normal

J02_reg_o[0]_sload_eqn = BB1_reg[0];
J02_reg_o[0] = DFFEA(J02_reg_o[0]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--HB1_init_window_req_data[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[1] at LC_X14_Y16_N4
--operation mode is normal

HB1_init_window_req_data[1]_lut_out = HB1L891 & (HB1L012 & X1_q_b[1] # !HB1L012 & HB1_init_window_req_data[1]);
HB1_init_window_req_data[1] = DFFEA(HB1_init_window_req_data[1]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[31] at LC_X13_Y16_N4
--operation mode is normal

HB1_init_window_req_data[31]_lut_out = HB1L891 & (HB1L012 & X1_q_b[31] # !HB1L012 & HB1_init_window_req_data[31]);
HB1_init_window_req_data[31] = DFFEA(HB1_init_window_req_data[31]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[30] at LC_X13_Y15_N9
--operation mode is normal

HB1_init_window_req_data[30]_lut_out = HB1L891 & (HB1L012 & X1_q_b[30] # !HB1L012 & HB1_init_window_req_data[30]);
HB1_init_window_req_data[30] = DFFEA(HB1_init_window_req_data[30]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1L991 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~288 at LC_X13_Y13_N4
--operation mode is normal

HB1L991 = HB1_init_window_req_data[30] # HB1_init_window_req_data[31] # HB1_init_window_req_data[1] # HB1_init_window_req_data[0];


--HB1_init_window_req_data[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[29] at LC_X17_Y13_N5
--operation mode is normal

HB1_init_window_req_data[29]_lut_out = HB1L891 & (HB1L012 & X1_q_b[29] # !HB1L012 & HB1_init_window_req_data[29]);
HB1_init_window_req_data[29] = DFFEA(HB1_init_window_req_data[29]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[28] at LC_X13_Y12_N3
--operation mode is normal

HB1_init_window_req_data[28]_lut_out = HB1L891 & (HB1L012 & X1_q_b[28] # !HB1L012 & HB1_init_window_req_data[28]);
HB1_init_window_req_data[28] = DFFEA(HB1_init_window_req_data[28]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[27] at LC_X14_Y11_N2
--operation mode is normal

HB1_init_window_req_data[27]_lut_out = HB1L891 & (HB1L012 & X1_q_b[27] # !HB1L012 & HB1_init_window_req_data[27]);
HB1_init_window_req_data[27] = DFFEA(HB1_init_window_req_data[27]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[26] at LC_X14_Y11_N3
--operation mode is normal

HB1_init_window_req_data[26]_lut_out = HB1L891 & (HB1L012 & X1_q_b[26] # !HB1L012 & HB1_init_window_req_data[26]);
HB1_init_window_req_data[26] = DFFEA(HB1_init_window_req_data[26]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1L002 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~289 at LC_X14_Y10_N2
--operation mode is normal

HB1L002 = HB1_init_window_req_data[29] # HB1_init_window_req_data[26] # HB1_init_window_req_data[27] # HB1_init_window_req_data[28];


--HB1_init_window_req_data[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[25] at LC_X14_Y11_N4
--operation mode is normal

HB1_init_window_req_data[25]_lut_out = HB1L891 & (HB1L012 & X1_q_b[25] # !HB1L012 & HB1_init_window_req_data[25]);
HB1_init_window_req_data[25] = DFFEA(HB1_init_window_req_data[25]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[24] at LC_X14_Y11_N1
--operation mode is normal

HB1_init_window_req_data[24]_lut_out = HB1L891 & (HB1L012 & X1_q_b[24] # !HB1L012 & HB1_init_window_req_data[24]);
HB1_init_window_req_data[24] = DFFEA(HB1_init_window_req_data[24]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[23] at LC_X17_Y11_N9
--operation mode is normal

HB1_init_window_req_data[23]_lut_out = HB1L891 & (HB1L012 & X1_q_b[23] # !HB1L012 & HB1_init_window_req_data[23]);
HB1_init_window_req_data[23] = DFFEA(HB1_init_window_req_data[23]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[22] at LC_X17_Y11_N1
--operation mode is normal

HB1_init_window_req_data[22]_lut_out = HB1L891 & (HB1L012 & X1_q_b[22] # !HB1L012 & HB1_init_window_req_data[22]);
HB1_init_window_req_data[22] = DFFEA(HB1_init_window_req_data[22]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1L102 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~290 at LC_X14_Y11_N5
--operation mode is normal

HB1L102 = HB1_init_window_req_data[23] # HB1_init_window_req_data[24] # HB1_init_window_req_data[22] # HB1_init_window_req_data[25];


--HB1_init_window_req_data[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[21] at LC_X18_Y14_N5
--operation mode is normal

HB1_init_window_req_data[21]_lut_out = HB1L891 & (HB1L012 & X1_q_b[21] # !HB1L012 & HB1_init_window_req_data[21]);
HB1_init_window_req_data[21] = DFFEA(HB1_init_window_req_data[21]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[20] at LC_X18_Y12_N3
--operation mode is normal

HB1_init_window_req_data[20]_lut_out = HB1L891 & (HB1L012 & X1_q_b[20] # !HB1L012 & HB1_init_window_req_data[20]);
HB1_init_window_req_data[20] = DFFEA(HB1_init_window_req_data[20]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[19] at LC_X18_Y11_N1
--operation mode is normal

HB1_init_window_req_data[19]_lut_out = HB1L891 & (HB1L012 & X1_q_b[19] # !HB1L012 & HB1_init_window_req_data[19]);
HB1_init_window_req_data[19] = DFFEA(HB1_init_window_req_data[19]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[18] at LC_X17_Y13_N6
--operation mode is normal

HB1_init_window_req_data[18]_lut_out = HB1L891 & (HB1L012 & X1_q_b[18] # !HB1L012 & HB1_init_window_req_data[18]);
HB1_init_window_req_data[18] = DFFEA(HB1_init_window_req_data[18]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1L202 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~291 at LC_X18_Y12_N4
--operation mode is normal

HB1L202 = HB1_init_window_req_data[20] # HB1_init_window_req_data[18] # HB1_init_window_req_data[21] # HB1_init_window_req_data[19];


--HB1L302 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~292 at LC_X13_Y13_N9
--operation mode is normal

HB1L302 = HB1L991 # HB1L002 # HB1L102 # HB1L202;


--HB1_init_window_req_data[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[17] at LC_X18_Y12_N9
--operation mode is normal

HB1_init_window_req_data[17]_lut_out = HB1L891 & (HB1L012 & X1_q_b[17] # !HB1L012 & HB1_init_window_req_data[17]);
HB1_init_window_req_data[17] = DFFEA(HB1_init_window_req_data[17]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[16] at LC_X18_Y14_N9
--operation mode is normal

HB1_init_window_req_data[16]_lut_out = HB1L891 & (HB1L012 & X1_q_b[16] # !HB1L012 & HB1_init_window_req_data[16]);
HB1_init_window_req_data[16] = DFFEA(HB1_init_window_req_data[16]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[15] at LC_X18_Y12_N8
--operation mode is normal

HB1_init_window_req_data[15]_lut_out = HB1L891 & (HB1L012 & X1_q_b[15] # !HB1L012 & HB1_init_window_req_data[15]);
HB1_init_window_req_data[15] = DFFEA(HB1_init_window_req_data[15]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[14] at LC_X18_Y12_N7
--operation mode is normal

HB1_init_window_req_data[14]_lut_out = HB1L891 & (HB1L012 & X1_q_b[14] # !HB1L012 & HB1_init_window_req_data[14]);
HB1_init_window_req_data[14] = DFFEA(HB1_init_window_req_data[14]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1L402 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~293 at LC_X19_Y12_N1
--operation mode is normal

HB1L402 = HB1_init_window_req_data[14] # HB1_init_window_req_data[17] # HB1_init_window_req_data[16] # HB1_init_window_req_data[15];


--HB1_init_window_req_data[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[13] at LC_X13_Y15_N2
--operation mode is normal

HB1_init_window_req_data[13]_lut_out = HB1L891 & (HB1L012 & X1_q_b[13] # !HB1L012 & HB1_init_window_req_data[13]);
HB1_init_window_req_data[13] = DFFEA(HB1_init_window_req_data[13]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[12] at LC_X14_Y11_N9
--operation mode is normal

HB1_init_window_req_data[12]_lut_out = HB1L891 & (HB1L012 & X1_q_b[12] # !HB1L012 & HB1_init_window_req_data[12]);
HB1_init_window_req_data[12] = DFFEA(HB1_init_window_req_data[12]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[11] at LC_X14_Y11_N6
--operation mode is normal

HB1_init_window_req_data[11]_lut_out = HB1L891 & (HB1L012 & X1_q_b[11] # !HB1L012 & HB1_init_window_req_data[11]);
HB1_init_window_req_data[11] = DFFEA(HB1_init_window_req_data[11]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[10] at LC_X14_Y16_N1
--operation mode is normal

HB1_init_window_req_data[10]_lut_out = HB1L891 & (HB1L012 & X1_q_b[10] # !HB1L012 & HB1_init_window_req_data[10]);
HB1_init_window_req_data[10] = DFFEA(HB1_init_window_req_data[10]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1L502 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~294 at LC_X14_Y10_N8
--operation mode is normal

HB1L502 = HB1_init_window_req_data[12] # HB1_init_window_req_data[13] # HB1_init_window_req_data[10] # HB1_init_window_req_data[11];


--HB1_init_window_req_data[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[9] at LC_X12_Y16_N0
--operation mode is normal

HB1_init_window_req_data[9]_lut_out = HB1L891 & (HB1L012 & X1_q_b[9] # !HB1L012 & HB1_init_window_req_data[9]);
HB1_init_window_req_data[9] = DFFEA(HB1_init_window_req_data[9]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[8] at LC_X13_Y15_N3
--operation mode is normal

HB1_init_window_req_data[8]_lut_out = HB1L891 & (HB1L012 & X1_q_b[8] # !HB1L012 & HB1_init_window_req_data[8]);
HB1_init_window_req_data[8] = DFFEA(HB1_init_window_req_data[8]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[7] at LC_X12_Y16_N4
--operation mode is normal

HB1_init_window_req_data[7]_lut_out = HB1L891 & (HB1L012 & X1_q_b[7] # !HB1L012 & HB1_init_window_req_data[7]);
HB1_init_window_req_data[7] = DFFEA(HB1_init_window_req_data[7]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[6] at LC_X12_Y16_N6
--operation mode is normal

HB1_init_window_req_data[6]_lut_out = HB1L891 & (HB1L012 & X1_q_b[6] # !HB1L012 & HB1_init_window_req_data[6]);
HB1_init_window_req_data[6] = DFFEA(HB1_init_window_req_data[6]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1L602 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~295 at LC_X12_Y14_N8
--operation mode is normal

HB1L602 = HB1_init_window_req_data[9] # HB1_init_window_req_data[8] # HB1_init_window_req_data[6] # HB1_init_window_req_data[7];


--HB1_init_window_req_data[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[5] at LC_X13_Y16_N0
--operation mode is normal

HB1_init_window_req_data[5]_lut_out = HB1L891 & (HB1L012 & X1_q_b[5] # !HB1L012 & HB1_init_window_req_data[5]);
HB1_init_window_req_data[5] = DFFEA(HB1_init_window_req_data[5]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[4] at LC_X13_Y15_N5
--operation mode is normal

HB1_init_window_req_data[4]_lut_out = HB1L891 & (HB1L012 & X1_q_b[4] # !HB1L012 & HB1_init_window_req_data[4]);
HB1_init_window_req_data[4] = DFFEA(HB1_init_window_req_data[4]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[3] at LC_X13_Y16_N3
--operation mode is normal

HB1_init_window_req_data[3]_lut_out = HB1L891 & (HB1L012 & X1_q_b[3] # !HB1L012 & HB1_init_window_req_data[3]);
HB1_init_window_req_data[3] = DFFEA(HB1_init_window_req_data[3]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1_init_window_req_data[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data[2] at LC_X17_Y11_N6
--operation mode is normal

HB1_init_window_req_data[2]_lut_out = HB1L891 & (HB1L012 & X1_q_b[2] # !HB1L012 & HB1_init_window_req_data[2]);
HB1_init_window_req_data[2] = DFFEA(HB1_init_window_req_data[2]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1L702 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~296 at LC_X13_Y10_N7
--operation mode is normal

HB1L702 = HB1_init_window_req_data[4] # HB1_init_window_req_data[2] # HB1_init_window_req_data[3] # HB1_init_window_req_data[5];


--HB1L802 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_o~297 at LC_X12_Y12_N1
--operation mode is normal

HB1L802 = HB1L702 # HB1L602 # HB1L502 # HB1L402;


--GB1L644Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~21 at LC_X9_Y15_N7
--operation mode is normal

GB1L644Q_lut_out = GB1L944Q & GB1L519 & GB1L019 & GB1L229;
GB1L644Q = DFFEA(GB1L644Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--HB1L902 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_reg~48 at LC_X9_Y14_N2
--operation mode is normal

HB1L902 = !HB1L302 & !HB1L802 # !GB1L644Q;


--HB1L891 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_data~2225 at LC_X17_Y11_N8
--operation mode is normal

HB1L891 = HB1L902 & (W1L19Q # !HB1L3Q # !A1L762);


--HB1L012 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|init_window_req_reg~49 at LC_X17_Y11_N0
--operation mode is normal

HB1L012 = A1L762 & HB1L3Q & HB1L902;


--HB1L292 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|sample_delay_wren~3 at LC_X13_Y10_N0
--operation mode is normal

HB1L292 = A1L262 & HB1L3Q;


--HB1L461 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|feedback_delay_wren~5 at LC_X14_Y9_N8
--operation mode is normal

HB1L461 = A1L462 & HB1L3Q;


--HB1L392 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|sample_num_wren~4 at LC_X13_Y9_N8
--operation mode is normal

HB1L392 = HB1L3Q & A1L362;


--HB1L542 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_wren~2 at LC_X8_Y11_N0
--operation mode is normal

HB1L542 = A1L162 & HB1L3Q;


--J41_reg_o[1] is dispatch:cmd0|reg:cmd1|reg_o[1] at LC_X14_Y23_N5
--operation mode is normal

J41_reg_o[1]_lut_out = U1L602Q & J02_reg_o[1];
J41_reg_o[1] = DFFEA(J41_reg_o[1]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J21_reg_o[1] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[1] at LC_X14_Y15_N8
--operation mode is normal

J21_reg_o[1]_sload_eqn = W1L85;
J21_reg_o[1] = DFFEA(J21_reg_o[1]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L021 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~11342 at LC_X14_Y16_N5
--operation mode is normal

W1L021 = E1_led_data[1] & E1L51 & !W1L69 & E1L11Q;


--HB1L9 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~4520 at LC_X9_Y11_N5
--operation mode is normal

HB1_row_length_data[1]_qfbk = HB1_row_length_data[1];
HB1L9 = J62_reg_o[1] & (A1L662 # A1L062 & HB1_row_length_data[1]_qfbk) # !J62_reg_o[1] & A1L062 & HB1_row_length_data[1]_qfbk;

--HB1_row_length_data[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[1] at LC_X9_Y11_N5
--operation mode is normal

HB1_row_length_data[1]_sload_eqn = W1L85;
HB1_row_length_data[1] = DFFEA(HB1_row_length_data[1]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L01 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~4521 at LC_X14_Y10_N3
--operation mode is normal

J72_reg_o[1]_qfbk = J72_reg_o[1];
HB1L01 = A1L262 & (J72_reg_o[1]_qfbk # HB1_init_window_req_data[1] & A1L762) # !A1L262 & HB1_init_window_req_data[1] & A1L762;

--J72_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[1] at LC_X14_Y10_N3
--operation mode is normal

J72_reg_o[1]_sload_eqn = W1L85;
J72_reg_o[1] = DFFEA(J72_reg_o[1]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[1] at LC_X13_Y13_N6
--operation mode is normal

J52_reg_o[1]_lut_out = W1L85;
J52_reg_o[1] = DFFEA(J52_reg_o[1]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L11 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~4522 at LC_X12_Y11_N6
--operation mode is normal

J82_reg_o[1]_qfbk = J82_reg_o[1];
HB1L11 = J52_reg_o[1] & (A1L462 # A1L362 & J82_reg_o[1]_qfbk) # !J52_reg_o[1] & A1L362 & J82_reg_o[1]_qfbk;

--J82_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[1] at LC_X12_Y11_N6
--operation mode is normal

J82_reg_o[1]_sload_eqn = W1L85;
J82_reg_o[1] = DFFEA(J82_reg_o[1]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--J42_reg_o[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[1] at LC_X8_Y10_N0
--operation mode is normal

J42_reg_o[1]_sload_eqn = W1L85;
J42_reg_o[1] = DFFEA(J42_reg_o[1]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--HB1L21 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[1]~4523 at LC_X9_Y10_N5
--operation mode is normal

HB1_num_rows_data[1]_qfbk = HB1_num_rows_data[1];
HB1L21 = A1L562 & (J42_reg_o[1] # HB1_num_rows_data[1]_qfbk & A1L162) # !A1L562 & HB1_num_rows_data[1]_qfbk & A1L162;

--HB1_num_rows_data[1] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[1] at LC_X9_Y10_N5
--operation mode is normal

HB1_num_rows_data[1]_sload_eqn = W1L85;
HB1_num_rows_data[1] = DFFEA(HB1_num_rows_data[1]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--W1L121 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~11343 at LC_X13_Y15_N4
--operation mode is normal

W1L121 = W1L021 # W1L521 # !W1L421 & W1L011;


--BB4L93 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6020 at LC_X14_Y23_N0
--operation mode is normal

J61_reg_o[2]_qfbk = J61_reg_o[2];
BB4L93 = BB4L43 & (V1L201 & J61_reg_o[2]_qfbk # !V1L201 & X2_q_b[2]);

--J61_reg_o[2] is dispatch:cmd0|reg:reply1|reg_o[2] at LC_X14_Y23_N0
--operation mode is normal

J61_reg_o[2]_sload_eqn = J41_reg_o[2];
J61_reg_o[2] = DFFEA(J61_reg_o[2]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L04 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6021 at LC_X12_Y23_N1
--operation mode is normal

BB4L04 = V1L701 & J51_reg_o[2] & V1L301 & V1L201;


--BB4_reg[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[3] at LC_X12_Y23_N5
--operation mode is normal

BB4_reg[3]_lut_out = BB4L24 # BB4L14 # BB4_reg[4] & !V1L701;
BB4_reg[3] = DFFEA(BB4_reg[3]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[29] at LC_X12_Y24_N0
--operation mode is normal

AB2_crc_reg[29]_lut_out = !V1L901Q & AB2_crc_reg[28];
AB2_crc_reg[29] = DFFEA(AB2_crc_reg[29]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L121 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[3]~676 at LC_X12_Y24_N1
--operation mode is normal

V1L121 = V1L761 & BB4_reg[3] # !V1L761 & AB2L94 & AB2_crc_reg[29];


--BB5_reg[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[6] at LC_X17_Y25_N6
--operation mode is normal

BB5_reg[6]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[5] # !CB1L4Q & BB5_reg[7];
BB5_reg[6] = DFFEA(BB5_reg[6]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--BB2_reg[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[14] at LC_X21_Y22_N9
--operation mode is normal

BB2_reg[14]_lut_out = Y1L3Q & BB2_reg[15];
BB2_reg[14] = DFFEA(BB2_reg[14]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--GB1L577 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~99COUT0 at LC_X7_Y14_N2
--operation mode is arithmetic

GB1L577_cout_0 = M11_safe_q[28] & GB1L101 & !GB1L177 # !M11_safe_q[28] & (GB1L101 # !GB1L177);
GB1L577 = CARRY(GB1L577_cout_0);

--GB1L677 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~99COUT1 at LC_X7_Y14_N2
--operation mode is arithmetic

GB1L677_cout_1 = M11_safe_q[28] & GB1L101 & !GB1L277 # !M11_safe_q[28] & (GB1L101 # !GB1L277);
GB1L677 = CARRY(GB1L677_cout_1);


--BB2_reg[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[13] at LC_X21_Y22_N6
--operation mode is normal

BB2_reg[13]_lut_out = Y1L3Q & BB2_reg[14];
BB2_reg[13] = DFFEA(BB2_reg[13]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[12] at LC_X21_Y22_N3
--operation mode is normal

BB2_reg[12]_lut_out = Y1L3Q & BB2_reg[13];
BB2_reg[12] = DFFEA(BB2_reg[12]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[11] at LC_X21_Y22_N0
--operation mode is normal

BB2_reg[11]_lut_out = BB2_reg[12] & Y1L3Q;
BB2_reg[11] = DFFEA(BB2_reg[11]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[10] at LC_X21_Y22_N5
--operation mode is normal

BB2_reg[10]_lut_out = Y1L3Q & BB2_reg[11];
BB2_reg[10] = DFFEA(BB2_reg[10]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[9] at LC_X22_Y22_N8
--operation mode is normal

BB2_reg[9]_lut_out = Y1L3Q & BB2_reg[10];
BB2_reg[9] = DFFEA(BB2_reg[9]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[8] at LC_X23_Y23_N3
--operation mode is normal

BB2_reg[8]_lut_out = Y1L3Q & BB2_reg[9];
BB2_reg[8] = DFFEA(BB2_reg[8]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[7] at LC_X23_Y23_N7
--operation mode is normal

BB2_reg[7]_lut_out = BB2_reg[8] & Y1L3Q;
BB2_reg[7] = DFFEA(BB2_reg[7]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[16] at LC_X19_Y24_N6
--operation mode is normal

BB2_reg[16]_lut_out = Y1L3Q & BB2_reg[17];
BB2_reg[16] = DFFEA(BB2_reg[16]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--BB2_reg[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[15] at LC_X19_Y24_N8
--operation mode is normal

BB2_reg[15]_lut_out = Y1L3Q & BB2_reg[16];
BB2_reg[15] = DFFEA(BB2_reg[15]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--J42_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[28] at LC_X8_Y12_N9
--operation mode is normal

J42_reg_o[28]_lut_out = X1_q_b[28] & W1L19Q;
J42_reg_o[28] = DFFEA(J42_reg_o[28]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--GB1L913 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~106 at LC_X8_Y7_N1
--operation mode is arithmetic

GB1L913_carry_eqn = (!GB1L413 & GB1L713) # (GB1L413 & GB1L813);
GB1L913 = J42_reg_o[27] $ !GB1L913_carry_eqn;

--GB1L123 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~106COUT0 at LC_X8_Y7_N1
--operation mode is arithmetic

GB1L123_cout_0 = !J42_reg_o[27] & !GB1L713;
GB1L123 = CARRY(GB1L123_cout_0);

--GB1L223 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~106COUT1 at LC_X8_Y7_N1
--operation mode is arithmetic

GB1L223_cout_1 = !J42_reg_o[27] & !GB1L813;
GB1L223 = CARRY(GB1L223_cout_1);


--GB1L688 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~131COUT0 at LC_X3_Y5_N2
--operation mode is arithmetic

GB1L688_cout_0 = M21_safe_q[28] & GB1L212 & !GB1L288 # !M21_safe_q[28] & (GB1L212 # !GB1L288);
GB1L688 = CARRY(GB1L688_cout_0);

--GB1L788 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~131COUT1 at LC_X3_Y5_N2
--operation mode is arithmetic

GB1L788_cout_1 = M21_safe_q[28] & GB1L212 & !GB1L388 # !M21_safe_q[28] & (GB1L212 # !GB1L388);
GB1L788 = CARRY(GB1L788_cout_1);


--GB1L545 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~33COUT0 at LC_X7_Y7_N0
--operation mode is arithmetic

GB1L545_cout_0 = GB1L513 & (!GB1L145 # !M21_safe_q[26]) # !GB1L513 & !M21_safe_q[26] & !GB1L145;
GB1L545 = CARRY(GB1L545_cout_0);

--GB1L645 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~33COUT1 at LC_X7_Y7_N0
--operation mode is arithmetic

GB1L645_cout_1 = GB1L513 & (!GB1L145 # !M21_safe_q[26]) # !GB1L513 & !M21_safe_q[26] & !GB1L145;
GB1L645 = CARRY(GB1L645_cout_1);


--GB1L034 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~138 at LC_X5_Y4_N1
--operation mode is arithmetic

GB1L034_carry_eqn = (!GB1L524 & GB1L824) # (GB1L524 & GB1L924);
GB1L034 = GB1L802 $ !GB1L034_carry_eqn;

--GB1L234 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~138COUT0 at LC_X5_Y4_N1
--operation mode is arithmetic

GB1L234_cout_0 = !GB1L802 & !GB1L824;
GB1L234 = CARRY(GB1L234_cout_0);

--GB1L334 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~138COUT1 at LC_X5_Y4_N1
--operation mode is arithmetic

GB1L334_cout_1 = !GB1L802 & !GB1L924;
GB1L334 = CARRY(GB1L334_cout_1);


--GB1L656 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~65COUT0 at LC_X6_Y4_N0
--operation mode is arithmetic

GB1L656_cout_0 = GB1L624 & M21_safe_q[26] & !GB1L256 # !GB1L624 & (M21_safe_q[26] # !GB1L256);
GB1L656 = CARRY(GB1L656_cout_0);

--GB1L756 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~65COUT1 at LC_X6_Y4_N0
--operation mode is arithmetic

GB1L756_cout_1 = GB1L624 & M21_safe_q[26] & !GB1L256 # !GB1L624 & (M21_safe_q[26] # !GB1L256);
GB1L756 = CARRY(GB1L756_cout_1);


--BB2_reg[33] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer|reg[33] at LC_X23_Y23_N4
--operation mode is normal

BB2_reg[33]_lut_out = Y1L3Q & (BB3_reg[1] & (BB3_reg[2] # BB3_reg[0]) # !BB3_reg[1] & BB3_reg[2] & BB3_reg[0]);
BB2_reg[33] = DFFEA(BB2_reg[33]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , Y1L11, , );


--GB1L229 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~437 at LC_X9_Y15_N2
--operation mode is normal

GB1L229 = GB1L719 & GB1L029 & GB1L819;


--GB1L944Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~24 at LC_X9_Y16_N0
--operation mode is normal

GB1L944Q_lut_out = GB1L844Q # GB1L698 & (!GB1L129 # !GB1L019);
GB1L944Q = DFFEA(GB1L944Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J02_reg_o[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[1] at LC_X13_Y21_N7
--operation mode is normal

J02_reg_o[1]_sload_eqn = BB1_reg[1];
J02_reg_o[1] = DFFEA(J02_reg_o[1]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J41_reg_o[2] is dispatch:cmd0|reg:cmd1|reg_o[2] at LC_X14_Y23_N1
--operation mode is normal

J41_reg_o[2]_lut_out = U1L602Q & J02_reg_o[2];
J41_reg_o[2] = DFFEA(J41_reg_o[2]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--W1L621 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~11344 at LC_X14_Y14_N0
--operation mode is normal

W1L621 = A1L372 & (W1L2 & S2_q_b[2] # !W1L2 & S4_q_b[2]);


--W1L721 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~11345 at LC_X14_Y14_N5
--operation mode is normal

J21_reg_o[2]_qfbk = J21_reg_o[2];
W1L721 = S6_q_b[2] & (A1L952 # J21_reg_o[2]_qfbk & A1L852) # !S6_q_b[2] & J21_reg_o[2]_qfbk & A1L852;

--J21_reg_o[2] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[2] at LC_X14_Y14_N5
--operation mode is normal

J21_reg_o[2]_sload_eqn = W1L95;
J21_reg_o[2] = DFFEA(J21_reg_o[2]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L821 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~11346 at LC_X14_Y14_N6
--operation mode is normal

W1L821 = H1L7 & !W1L69 & (W1L621 # W1L721);


--W1L921 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~11347 at LC_X14_Y16_N6
--operation mode is normal

W1L921 = E1_led_data[2] & E1L51 & !W1L69 & E1L11Q;


--HB1L41 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~4525 at LC_X12_Y11_N9
--operation mode is normal

HB1_row_length_data[2]_qfbk = HB1_row_length_data[2];
HB1L41 = A1L662 & (J62_reg_o[2] # HB1_row_length_data[2]_qfbk & A1L062) # !A1L662 & HB1_row_length_data[2]_qfbk & A1L062;

--HB1_row_length_data[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[2] at LC_X12_Y11_N9
--operation mode is normal

HB1_row_length_data[2]_sload_eqn = W1L95;
HB1_row_length_data[2] = DFFEA(HB1_row_length_data[2]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L51 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~4526 at LC_X18_Y11_N2
--operation mode is normal

J72_reg_o[2]_qfbk = J72_reg_o[2];
HB1L51 = A1L262 & (J72_reg_o[2]_qfbk # A1L762 & HB1_init_window_req_data[2]) # !A1L262 & A1L762 & HB1_init_window_req_data[2];

--J72_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[2] at LC_X18_Y11_N2
--operation mode is normal

J72_reg_o[2]_sload_eqn = W1L95;
J72_reg_o[2] = DFFEA(J72_reg_o[2]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[2] at LC_X19_Y10_N2
--operation mode is normal

J52_reg_o[2]_sload_eqn = W1L95;
J52_reg_o[2] = DFFEA(J52_reg_o[2]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L61 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~4527 at LC_X18_Y10_N7
--operation mode is normal

J82_reg_o[2]_qfbk = J82_reg_o[2];
HB1L61 = A1L462 & (J52_reg_o[2] # A1L362 & J82_reg_o[2]_qfbk) # !A1L462 & A1L362 & J82_reg_o[2]_qfbk;

--J82_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[2] at LC_X18_Y10_N7
--operation mode is normal

J82_reg_o[2]_sload_eqn = W1L95;
J82_reg_o[2] = DFFEA(J82_reg_o[2]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--J42_reg_o[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[2] at LC_X12_Y10_N7
--operation mode is normal

J42_reg_o[2]_lut_out = W1L19Q & X1_q_b[2];
J42_reg_o[2] = DFFEA(J42_reg_o[2]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--HB1L71 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~4528 at LC_X12_Y10_N1
--operation mode is normal

HB1_num_rows_data[2]_qfbk = HB1_num_rows_data[2];
HB1L71 = J42_reg_o[2] & (A1L562 # HB1_num_rows_data[2]_qfbk & A1L162) # !J42_reg_o[2] & HB1_num_rows_data[2]_qfbk & A1L162;

--HB1_num_rows_data[2] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[2] at LC_X12_Y10_N1
--operation mode is normal

HB1_num_rows_data[2]_sload_eqn = W1L95;
HB1_num_rows_data[2] = DFFEA(HB1_num_rows_data[2]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1L81 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[2]~4529 at LC_X18_Y11_N3
--operation mode is normal

HB1L81 = HB1L71 # HB1L61 # HB1L41 # HB1L51;


--W1L031 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[2]~11348 at LC_X14_Y14_N1
--operation mode is normal

W1L031 = W1L921 # W1L821 # HB1L81 & W1L011;


--BB4L14 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6023 at LC_X14_Y23_N2
--operation mode is normal

J61_reg_o[3]_qfbk = J61_reg_o[3];
BB4L14 = BB4L43 & (V1L201 & J61_reg_o[3]_qfbk # !V1L201 & X2_q_b[3]);

--J61_reg_o[3] is dispatch:cmd0|reg:reply1|reg_o[3] at LC_X14_Y23_N2
--operation mode is normal

J61_reg_o[3]_sload_eqn = J41_reg_o[3];
J61_reg_o[3] = DFFEA(J61_reg_o[3]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L24 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6024 at LC_X9_Y23_N6
--operation mode is normal

BB4L24 = J51_reg_o[3] & V1L701 & V1L301 & V1L201;


--BB4_reg[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[4] at LC_X12_Y23_N9
--operation mode is normal

BB4_reg[4]_lut_out = BB4L44 # BB4L34 # BB4_reg[5] & !V1L701;
BB4_reg[4] = DFFEA(BB4_reg[4]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[28] at LC_X12_Y24_N4
--operation mode is normal

AB2_crc_reg[28]_lut_out = !V1L901Q & AB2_crc_reg[27];
AB2_crc_reg[28] = DFFEA(AB2_crc_reg[28]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L221 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[4]~677 at LC_X12_Y24_N3
--operation mode is normal

V1L221 = V1L761 & BB4_reg[4] # !V1L761 & AB2L94 & AB2_crc_reg[28];


--BB5_reg[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[7] at LC_X17_Y25_N9
--operation mode is normal

BB5_reg[7]_lut_out = CB1L4Q & EB1_q_b[6] & DB1L811Q # !CB1L4Q & BB5_reg[8];
BB5_reg[7] = DFFEA(BB5_reg[7]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L177 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~98COUT0 at LC_X7_Y14_N1
--operation mode is arithmetic

GB1L177_cout_0 = GB1L79 & M11_safe_q[27] & !GB1L767 # !GB1L79 & (M11_safe_q[27] # !GB1L767);
GB1L177 = CARRY(GB1L177_cout_0);

--GB1L277 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~98COUT1 at LC_X7_Y14_N1
--operation mode is arithmetic

GB1L277_cout_1 = GB1L79 & M11_safe_q[27] & !GB1L867 # !GB1L79 & (M11_safe_q[27] # !GB1L867);
GB1L277 = CARRY(GB1L277_cout_1);


--J42_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[27] at LC_X9_Y8_N2
--operation mode is normal

J42_reg_o[27]_lut_out = W1L19Q & X1_q_b[27];
J42_reg_o[27] = DFFEA(J42_reg_o[27]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--GB1L513 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~105 at LC_X8_Y7_N0
--operation mode is arithmetic

GB1L513_carry_eqn = GB1L413;
GB1L513 = J42_reg_o[26] $ GB1L513_carry_eqn;

--GB1L713 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~105COUT0 at LC_X8_Y7_N0
--operation mode is arithmetic

GB1L713_cout_0 = J42_reg_o[26] # !GB1L413;
GB1L713 = CARRY(GB1L713_cout_0);

--GB1L813 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~105COUT1 at LC_X8_Y7_N0
--operation mode is arithmetic

GB1L813_cout_1 = J42_reg_o[26] # !GB1L413;
GB1L813 = CARRY(GB1L813_cout_1);


--GB1L288 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~130COUT0 at LC_X3_Y5_N1
--operation mode is arithmetic

GB1L288_cout_0 = M21_safe_q[27] & (!GB1L878 # !GB1L802) # !M21_safe_q[27] & !GB1L802 & !GB1L878;
GB1L288 = CARRY(GB1L288_cout_0);

--GB1L388 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~130COUT1 at LC_X3_Y5_N1
--operation mode is arithmetic

GB1L388_cout_1 = M21_safe_q[27] & (!GB1L978 # !GB1L802) # !M21_safe_q[27] & !GB1L802 & !GB1L978;
GB1L388 = CARRY(GB1L388_cout_1);


--GB1L145 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~32 at LC_X7_Y8_N9
--operation mode is arithmetic

GB1L145 = CARRY(GB1L313 & M21_safe_q[25] & !GB1L045 # !GB1L313 & (M21_safe_q[25] # !GB1L045));


--GB1L624 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~137 at LC_X5_Y4_N0
--operation mode is arithmetic

GB1L624_carry_eqn = GB1L524;
GB1L624 = GB1L402 $ GB1L624_carry_eqn;

--GB1L824 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~137COUT0 at LC_X5_Y4_N0
--operation mode is arithmetic

GB1L824_cout_0 = GB1L402 # !GB1L524;
GB1L824 = CARRY(GB1L824_cout_0);

--GB1L924 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~137COUT1 at LC_X5_Y4_N0
--operation mode is arithmetic

GB1L924_cout_1 = GB1L402 # !GB1L524;
GB1L924 = CARRY(GB1L924_cout_1);


--GB1L256 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~64 at LC_X6_Y5_N9
--operation mode is arithmetic

GB1L256 = CARRY(M21_safe_q[25] & GB1L424 & !GB1L156 # !M21_safe_q[25] & (GB1L424 # !GB1L156));


--BB3_reg[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample|reg[2] at LC_X22_Y24_N5
--operation mode is normal

BB3_reg[2]_lut_out = Y1L3Q & lvds_cmd;
BB3_reg[2] = DFFEA(BB3_reg[2]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , !Y1L5Q, , );


--BB3_reg[0] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample|reg[0] at LC_X23_Y24_N1
--operation mode is normal

BB3_reg[0]_lut_out = Y1L3Q & BB3_reg[1];
BB3_reg[0] = DFFEA(BB3_reg[0]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , !Y1L5Q, , );


--BB3_reg[1] is dispatch:cmd0|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample|reg[1] at LC_X23_Y24_N9
--operation mode is normal

BB3_reg[1]_lut_out = Y1L3Q & BB3_reg[2];
BB3_reg[1] = DFFEA(BB3_reg[1]_lut_out, GLOBAL(LB1__clk2), !GLOBAL(rst), , !Y1L5Q, , );


--GB1L844Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~23 at LC_X9_Y15_N3
--operation mode is normal

GB1L844Q_lut_out = GB1L798 & GB1L519 & GB1L019 & GB1L229;
GB1L844Q = DFFEA(GB1L844Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--GB1L544Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~20 at LC_X8_Y17_N1
--operation mode is normal

GB1L544Q_lut_out = !GB1L598 & (!GB1L019 # !GB1L744Q # !GB1L129);
GB1L544Q = DFFEA(GB1L544Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--GB1L698 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_init_win_state.set_hold~15 at LC_X9_Y15_N1
--operation mode is normal

GB1L698 = GB1L944Q # !GB1L544Q & (HB1L802 # HB1L302);


--J02_reg_o[2] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[2] at LC_X14_Y20_N0
--operation mode is normal

J02_reg_o[2]_lut_out = BB1_reg[2];
J02_reg_o[2] = DFFEA(J02_reg_o[2]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J41_reg_o[3] is dispatch:cmd0|reg:cmd1|reg_o[3] at LC_X14_Y23_N7
--operation mode is normal

J41_reg_o[3]_lut_out = U1L602Q & J02_reg_o[3];
J41_reg_o[3] = DFFEA(J41_reg_o[3]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J21_reg_o[3] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[3] at LC_X17_Y15_N9
--operation mode is normal

J21_reg_o[3]_sload_eqn = W1L06;
J21_reg_o[3] = DFFEA(J21_reg_o[3]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--HB1L91 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~4530 at LC_X9_Y11_N6
--operation mode is normal

HB1_row_length_data[3]_qfbk = HB1_row_length_data[3];
HB1L91 = J62_reg_o[3] & (A1L662 # A1L062 & HB1_row_length_data[3]_qfbk) # !J62_reg_o[3] & A1L062 & HB1_row_length_data[3]_qfbk;

--HB1_row_length_data[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[3] at LC_X9_Y11_N6
--operation mode is normal

HB1_row_length_data[3]_sload_eqn = W1L06;
HB1_row_length_data[3] = DFFEA(HB1_row_length_data[3]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L02 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~4531 at LC_X13_Y10_N6
--operation mode is normal

J72_reg_o[3]_qfbk = J72_reg_o[3];
HB1L02 = HB1_init_window_req_data[3] & (A1L762 # J72_reg_o[3]_qfbk & A1L262) # !HB1_init_window_req_data[3] & J72_reg_o[3]_qfbk & A1L262;

--J72_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[3] at LC_X13_Y10_N6
--operation mode is normal

J72_reg_o[3]_sload_eqn = W1L06;
J72_reg_o[3] = DFFEA(J72_reg_o[3]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[3] at LC_X13_Y14_N4
--operation mode is normal

J52_reg_o[3]_sload_eqn = W1L06;
J52_reg_o[3] = DFFEA(J52_reg_o[3]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L12 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~4532 at LC_X13_Y10_N3
--operation mode is normal

J82_reg_o[3]_qfbk = J82_reg_o[3];
HB1L12 = A1L362 & (J82_reg_o[3]_qfbk # A1L462 & J52_reg_o[3]) # !A1L362 & A1L462 & J52_reg_o[3];

--J82_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[3] at LC_X13_Y10_N3
--operation mode is normal

J82_reg_o[3]_sload_eqn = W1L06;
J82_reg_o[3] = DFFEA(J82_reg_o[3]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--HB1L22 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[3]~4533 at LC_X12_Y10_N2
--operation mode is normal

J42_reg_o[3]_qfbk = J42_reg_o[3];
HB1L22 = HB1_num_rows_data[3] & A1L562 & J42_reg_o[3]_qfbk # !HB1_num_rows_data[3] & (A1L162 # A1L562 & J42_reg_o[3]_qfbk);

--J42_reg_o[3] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[3] at LC_X12_Y10_N2
--operation mode is normal

J42_reg_o[3]_sload_eqn = W1L06;
J42_reg_o[3] = DFFEA(J42_reg_o[3]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--W1L431 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[3]~11352 at LC_X17_Y15_N2
--operation mode is normal

W1L431 = W1L931 # W1L531 & (W1L631 # W1L731);


--BB4L34 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6026 at LC_X12_Y20_N4
--operation mode is normal

J61_reg_o[4]_qfbk = J61_reg_o[4];
BB4L34 = BB4L43 & (V1L201 & J61_reg_o[4]_qfbk # !V1L201 & X2_q_b[4]);

--J61_reg_o[4] is dispatch:cmd0|reg:reply1|reg_o[4] at LC_X12_Y20_N4
--operation mode is normal

J61_reg_o[4]_sload_eqn = J41_reg_o[4];
J61_reg_o[4] = DFFEA(J61_reg_o[4]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L44 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6027 at LC_X12_Y23_N4
--operation mode is normal

BB4L44 = V1L701 & J51_reg_o[4] & V1L301 & V1L201;


--BB4_reg[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[5] at LC_X12_Y23_N7
--operation mode is normal

BB4_reg[5]_lut_out = BB4L64 # BB4L54 # BB4_reg[6] & !V1L701;
BB4_reg[5] = DFFEA(BB4_reg[5]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[27] at LC_X12_Y26_N8
--operation mode is normal

AB2_crc_reg[27]_lut_out = !V1L901Q & (BB4_reg[0] $ AB2_crc_reg[32] $ AB2_crc_reg[26]);
AB2_crc_reg[27] = DFFEA(AB2_crc_reg[27]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L321 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[5]~678 at LC_X12_Y24_N7
--operation mode is normal

V1L321 = V1L761 & BB4_reg[5] # !V1L761 & AB2L94 & AB2_crc_reg[27];


--BB5_reg[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[8] at LC_X17_Y24_N3
--operation mode is normal

BB5_reg[8]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[7] # !CB1L4Q & BB5_reg[9];
BB5_reg[8] = DFFEA(BB5_reg[8]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L767 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~97COUT0 at LC_X7_Y14_N0
--operation mode is arithmetic

GB1L767_cout_0 = M11_safe_q[26] & GB1L39 & !GB1L367 # !M11_safe_q[26] & (GB1L39 # !GB1L367);
GB1L767 = CARRY(GB1L767_cout_0);

--GB1L867 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~97COUT1 at LC_X7_Y14_N0
--operation mode is arithmetic

GB1L867_cout_1 = M11_safe_q[26] & GB1L39 & !GB1L367 # !M11_safe_q[26] & (GB1L39 # !GB1L367);
GB1L867 = CARRY(GB1L867_cout_1);


--J42_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[26] at LC_X12_Y10_N9
--operation mode is normal

J42_reg_o[26]_lut_out = W1L38;
J42_reg_o[26] = DFFEA(J42_reg_o[26]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--GB1L313 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~104 at LC_X8_Y8_N9
--operation mode is arithmetic

GB1L313_carry_eqn = (!GB1L692 & GB1L113) # (GB1L692 & GB1L213);
GB1L313 = J42_reg_o[25] $ !GB1L313_carry_eqn;

--GB1L413 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~104COUT at LC_X8_Y8_N9
--operation mode is arithmetic

GB1L413 = CARRY(!J42_reg_o[25] & !GB1L213);


--GB1L878 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~129COUT0 at LC_X3_Y5_N0
--operation mode is arithmetic

GB1L878_cout_0 = M21_safe_q[26] & GB1L402 & !GB1L478 # !M21_safe_q[26] & (GB1L402 # !GB1L478);
GB1L878 = CARRY(GB1L878_cout_0);

--GB1L978 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~129COUT1 at LC_X3_Y5_N0
--operation mode is arithmetic

GB1L978_cout_1 = M21_safe_q[26] & GB1L402 & !GB1L478 # !M21_safe_q[26] & (GB1L402 # !GB1L478);
GB1L978 = CARRY(GB1L978_cout_1);


--GB1L935 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~31COUT0 at LC_X7_Y8_N8
--operation mode is arithmetic

GB1L935_cout_0 = M21_safe_q[24] & GB1L903 & !GB1L535 # !M21_safe_q[24] & (GB1L903 # !GB1L535);
GB1L935 = CARRY(GB1L935_cout_0);

--GB1L045 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~31COUT1 at LC_X7_Y8_N8
--operation mode is arithmetic

GB1L045_cout_1 = M21_safe_q[24] & GB1L903 & !GB1L635 # !M21_safe_q[24] & (GB1L903 # !GB1L635);
GB1L045 = CARRY(GB1L045_cout_1);


--GB1L424 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~136 at LC_X5_Y5_N9
--operation mode is arithmetic

GB1L424_carry_eqn = (!GB1L704 & GB1L224) # (GB1L704 & GB1L324);
GB1L424 = GB1L202 $ !GB1L424_carry_eqn;

--GB1L524 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~136COUT at LC_X5_Y5_N9
--operation mode is arithmetic

GB1L524 = CARRY(!GB1L202 & !GB1L324);


--GB1L056 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~63COUT0 at LC_X6_Y5_N8
--operation mode is arithmetic

GB1L056_cout_0 = M21_safe_q[24] & (!GB1L646 # !GB1L024) # !M21_safe_q[24] & !GB1L024 & !GB1L646;
GB1L056 = CARRY(GB1L056_cout_0);

--GB1L156 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~63COUT1 at LC_X6_Y5_N8
--operation mode is arithmetic

GB1L156_cout_1 = M21_safe_q[24] & (!GB1L746 # !GB1L024) # !M21_safe_q[24] & !GB1L024 & !GB1L746;
GB1L156 = CARRY(GB1L156_cout_1);


--GB1L798 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_init_win_state.set~11 at LC_X9_Y15_N4
--operation mode is normal

GB1L798 = !GB1L544Q & (HB1L802 # HB1L302);


--GB1L598 is frame_timing:frame_timing_slave|frame_timing_core:ftc|next_init_win_state.init_off~2 at LC_X9_Y15_N5
--operation mode is normal

GB1L598 = !GB1L544Q & !HB1L802 & !HB1L302;


--GB1L744Q is frame_timing:frame_timing_slave|frame_timing_core:ftc|current_init_win_state~22 at LC_X6_Y17_N9
--operation mode is normal

GB1L744Q_lut_out = GB1L644Q # GB1L744Q & (!GB1L019 # !GB1L129);
GB1L744Q = DFFEA(GB1L744Q_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J02_reg_o[3] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[3] at LC_X14_Y21_N1
--operation mode is normal

J02_reg_o[3]_sload_eqn = BB1_reg[3];
J02_reg_o[3] = DFFEA(J02_reg_o[3]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J41_reg_o[4] is dispatch:cmd0|reg:cmd1|reg_o[4] at LC_X12_Y20_N3
--operation mode is normal

J41_reg_o[4]_lut_out = U1L602Q & J02_reg_o[4];
J41_reg_o[4] = DFFEA(J41_reg_o[4]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--W1L041 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[4]~11353 at LC_X13_Y14_N3
--operation mode is normal

W1L041 = A1L372 & (W1L2 & S2_q_b[4] # !W1L2 & S4_q_b[4]);


--W1L141 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[4]~11354 at LC_X13_Y14_N5
--operation mode is normal

J21_reg_o[4]_qfbk = J21_reg_o[4];
W1L141 = A1L952 & (S6_q_b[4] # A1L852 & J21_reg_o[4]_qfbk) # !A1L952 & A1L852 & J21_reg_o[4]_qfbk;

--J21_reg_o[4] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[4] at LC_X13_Y14_N5
--operation mode is normal

J21_reg_o[4]_sload_eqn = W1L16;
J21_reg_o[4] = DFFEA(J21_reg_o[4]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L241 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[4]~11355 at LC_X13_Y14_N6
--operation mode is normal

W1L241 = H1L7 & !W1L69 & (W1L041 # W1L141);


--HB1L42 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~4535 at LC_X12_Y11_N4
--operation mode is normal

HB1_row_length_data[4]_qfbk = HB1_row_length_data[4];
HB1L42 = A1L662 & (J62_reg_o[4] # HB1_row_length_data[4]_qfbk & A1L062) # !A1L662 & HB1_row_length_data[4]_qfbk & A1L062;

--HB1_row_length_data[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[4] at LC_X12_Y11_N4
--operation mode is normal

HB1_row_length_data[4]_sload_eqn = W1L16;
HB1_row_length_data[4] = DFFEA(HB1_row_length_data[4]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L52 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~4536 at LC_X13_Y10_N4
--operation mode is normal

J72_reg_o[4]_qfbk = J72_reg_o[4];
HB1L52 = HB1_init_window_req_data[4] & (A1L762 # J72_reg_o[4]_qfbk & A1L262) # !HB1_init_window_req_data[4] & J72_reg_o[4]_qfbk & A1L262;

--J72_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[4] at LC_X13_Y10_N4
--operation mode is normal

J72_reg_o[4]_sload_eqn = W1L16;
J72_reg_o[4] = DFFEA(J72_reg_o[4]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[4] at LC_X8_Y13_N4
--operation mode is normal

J52_reg_o[4]_sload_eqn = W1L16;
J52_reg_o[4] = DFFEA(J52_reg_o[4]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L62 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~4537 at LC_X12_Y11_N7
--operation mode is normal

J82_reg_o[4]_qfbk = J82_reg_o[4];
HB1L62 = J52_reg_o[4] & (A1L462 # A1L362 & J82_reg_o[4]_qfbk) # !J52_reg_o[4] & A1L362 & J82_reg_o[4]_qfbk;

--J82_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[4] at LC_X12_Y11_N7
--operation mode is normal

J82_reg_o[4]_sload_eqn = W1L16;
J82_reg_o[4] = DFFEA(J82_reg_o[4]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--J42_reg_o[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[4] at LC_X8_Y10_N2
--operation mode is normal

J42_reg_o[4]_sload_eqn = W1L16;
J42_reg_o[4] = DFFEA(J42_reg_o[4]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--HB1L72 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~4538 at LC_X9_Y10_N7
--operation mode is normal

HB1_num_rows_data[4]_qfbk = HB1_num_rows_data[4];
HB1L72 = A1L562 & (J42_reg_o[4] # HB1_num_rows_data[4]_qfbk & A1L162) # !A1L562 & HB1_num_rows_data[4]_qfbk & A1L162;

--HB1_num_rows_data[4] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[4] at LC_X9_Y10_N7
--operation mode is normal

HB1_num_rows_data[4]_sload_eqn = W1L16;
HB1_num_rows_data[4] = DFFEA(HB1_num_rows_data[4]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1L82 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[4]~4539 at LC_X12_Y11_N0
--operation mode is normal

HB1L82 = HB1L62 # HB1L52 # HB1L72 # HB1L42;


--W1L341 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[4]~11356 at LC_X14_Y15_N3
--operation mode is normal

W1L341 = W1L241 # W1L011 & HB1L82;


--BB4L54 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6029 at LC_X12_Y20_N2
--operation mode is normal

J61_reg_o[5]_qfbk = J61_reg_o[5];
BB4L54 = BB4L43 & (V1L201 & J61_reg_o[5]_qfbk # !V1L201 & X2_q_b[5]);

--J61_reg_o[5] is dispatch:cmd0|reg:reply1|reg_o[5] at LC_X12_Y20_N2
--operation mode is normal

J61_reg_o[5]_sload_eqn = J41_reg_o[5];
J61_reg_o[5] = DFFEA(J61_reg_o[5]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L64 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6030 at LC_X12_Y23_N0
--operation mode is normal

BB4L64 = V1L701 & J51_reg_o[5] & V1L301 & V1L201;


--BB4_reg[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[6] at LC_X12_Y23_N8
--operation mode is normal

BB4_reg[6]_lut_out = BB4L84 # BB4L74 # BB4_reg[7] & !V1L701;
BB4_reg[6] = DFFEA(BB4_reg[6]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[26] at LC_X12_Y26_N9
--operation mode is normal

AB2_crc_reg[26]_lut_out = !V1L901Q & AB2_crc_reg[25];
AB2_crc_reg[26] = DFFEA(AB2_crc_reg[26]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L421 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[6]~679 at LC_X12_Y26_N5
--operation mode is normal

V1L421 = V1L761 & BB4_reg[6] # !V1L761 & AB2_crc_reg[26] & AB2L94;


--BB5_reg[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[9] at LC_X17_Y24_N9
--operation mode is normal

BB5_reg[9]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[8] # !CB1L4Q & BB5_reg[10];
BB5_reg[9] = DFFEA(BB5_reg[9]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L367 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~96 at LC_X7_Y15_N9
--operation mode is arithmetic

GB1L367 = CARRY(M11_safe_q[25] & (!GB1L267 # !GB1L19) # !M11_safe_q[25] & !GB1L19 & !GB1L267);


--J42_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[25] at LC_X12_Y12_N6
--operation mode is normal

J42_reg_o[25]_sload_eqn = W1L28;
J42_reg_o[25] = DFFEA(J42_reg_o[25]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--GB1L903 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~103 at LC_X8_Y8_N8
--operation mode is arithmetic

GB1L903_carry_eqn = (!GB1L692 & GB1L703) # (GB1L692 & GB1L803);
GB1L903 = J42_reg_o[24] $ GB1L903_carry_eqn;

--GB1L113 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~103COUT0 at LC_X8_Y8_N8
--operation mode is arithmetic

GB1L113_cout_0 = J42_reg_o[24] # !GB1L703;
GB1L113 = CARRY(GB1L113_cout_0);

--GB1L213 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~103COUT1 at LC_X8_Y8_N8
--operation mode is arithmetic

GB1L213_cout_1 = J42_reg_o[24] # !GB1L803;
GB1L213 = CARRY(GB1L213_cout_1);


--GB1L478 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~128 at LC_X3_Y6_N9
--operation mode is arithmetic

GB1L478 = CARRY(M21_safe_q[25] & (!GB1L378 # !GB1L202) # !M21_safe_q[25] & !GB1L202 & !GB1L378);


--GB1L535 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~30COUT0 at LC_X7_Y8_N7
--operation mode is arithmetic

GB1L535_cout_0 = GB1L503 & M21_safe_q[23] & !GB1L135 # !GB1L503 & (M21_safe_q[23] # !GB1L135);
GB1L535 = CARRY(GB1L535_cout_0);

--GB1L635 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~30COUT1 at LC_X7_Y8_N7
--operation mode is arithmetic

GB1L635_cout_1 = GB1L503 & M21_safe_q[23] & !GB1L235 # !GB1L503 & (M21_safe_q[23] # !GB1L235);
GB1L635 = CARRY(GB1L635_cout_1);


--GB1L024 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~135 at LC_X5_Y5_N8
--operation mode is arithmetic

GB1L024_carry_eqn = (!GB1L704 & GB1L814) # (GB1L704 & GB1L914);
GB1L024 = GB1L891 $ GB1L024_carry_eqn;

--GB1L224 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~135COUT0 at LC_X5_Y5_N8
--operation mode is arithmetic

GB1L224_cout_0 = GB1L891 # !GB1L814;
GB1L224 = CARRY(GB1L224_cout_0);

--GB1L324 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~135COUT1 at LC_X5_Y5_N8
--operation mode is arithmetic

GB1L324_cout_1 = GB1L891 # !GB1L914;
GB1L324 = CARRY(GB1L324_cout_1);


--GB1L646 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~62COUT0 at LC_X6_Y5_N7
--operation mode is arithmetic

GB1L646_cout_0 = GB1L614 & (!GB1L246 # !M21_safe_q[23]) # !GB1L614 & !M21_safe_q[23] & !GB1L246;
GB1L646 = CARRY(GB1L646_cout_0);

--GB1L746 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~62COUT1 at LC_X6_Y5_N7
--operation mode is arithmetic

GB1L746_cout_1 = GB1L614 & (!GB1L346 # !M21_safe_q[23]) # !GB1L614 & !M21_safe_q[23] & !GB1L346;
GB1L746 = CARRY(GB1L746_cout_1);


--J02_reg_o[4] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[4] at LC_X13_Y20_N5
--operation mode is normal

J02_reg_o[4]_sload_eqn = BB1_reg[4];
J02_reg_o[4] = DFFEA(J02_reg_o[4]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J41_reg_o[5] is dispatch:cmd0|reg:cmd1|reg_o[5] at LC_X12_Y20_N1
--operation mode is normal

J41_reg_o[5]_lut_out = U1L602Q & J02_reg_o[5];
J41_reg_o[5] = DFFEA(J41_reg_o[5]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--W1L441 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[5]~11357 at LC_X17_Y13_N7
--operation mode is normal

W1L441 = A1L372 & (W1L2 & S2_q_b[5] # !W1L2 & S4_q_b[5]);


--W1L541 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[5]~11358 at LC_X18_Y13_N5
--operation mode is normal

J21_reg_o[5]_qfbk = J21_reg_o[5];
W1L541 = A1L952 & (S6_q_b[5] # A1L852 & J21_reg_o[5]_qfbk) # !A1L952 & A1L852 & J21_reg_o[5]_qfbk;

--J21_reg_o[5] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[5] at LC_X18_Y13_N5
--operation mode is normal

J21_reg_o[5]_sload_eqn = W1L26;
J21_reg_o[5] = DFFEA(J21_reg_o[5]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L641 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[5]~11359 at LC_X18_Y13_N2
--operation mode is normal

W1L641 = H1L7 & !W1L69 & (W1L541 # W1L441);


--HB1L92 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~4540 at LC_X12_Y11_N5
--operation mode is normal

HB1_row_length_data[5]_qfbk = HB1_row_length_data[5];
HB1L92 = A1L662 & (J62_reg_o[5] # HB1_row_length_data[5]_qfbk & A1L062) # !A1L662 & HB1_row_length_data[5]_qfbk & A1L062;

--HB1_row_length_data[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[5] at LC_X12_Y11_N5
--operation mode is normal

HB1_row_length_data[5]_sload_eqn = W1L26;
HB1_row_length_data[5] = DFFEA(HB1_row_length_data[5]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L03 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~4541 at LC_X13_Y10_N1
--operation mode is normal

J72_reg_o[5]_qfbk = J72_reg_o[5];
HB1L03 = HB1_init_window_req_data[5] & (A1L762 # J72_reg_o[5]_qfbk & A1L262) # !HB1_init_window_req_data[5] & J72_reg_o[5]_qfbk & A1L262;

--J72_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[5] at LC_X13_Y10_N1
--operation mode is normal

J72_reg_o[5]_sload_eqn = W1L26;
J72_reg_o[5] = DFFEA(J72_reg_o[5]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[5] at LC_X12_Y9_N5
--operation mode is normal

J52_reg_o[5]_sload_eqn = W1L26;
J52_reg_o[5] = DFFEA(J52_reg_o[5]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L13 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~4542 at LC_X12_Y11_N8
--operation mode is normal

J82_reg_o[5]_qfbk = J82_reg_o[5];
HB1L13 = J52_reg_o[5] & (A1L462 # A1L362 & J82_reg_o[5]_qfbk) # !J52_reg_o[5] & A1L362 & J82_reg_o[5]_qfbk;

--J82_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[5] at LC_X12_Y11_N8
--operation mode is normal

J82_reg_o[5]_sload_eqn = W1L26;
J82_reg_o[5] = DFFEA(J82_reg_o[5]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--HB1L23 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~4543 at LC_X12_Y10_N5
--operation mode is normal

J42_reg_o[5]_qfbk = J42_reg_o[5];
HB1L23 = HB1_num_rows_data[5] & A1L562 & J42_reg_o[5]_qfbk # !HB1_num_rows_data[5] & (A1L162 # A1L562 & J42_reg_o[5]_qfbk);

--J42_reg_o[5] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[5] at LC_X12_Y10_N5
--operation mode is normal

J42_reg_o[5]_sload_eqn = W1L26;
J42_reg_o[5] = DFFEA(J42_reg_o[5]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--HB1L33 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[5]~4544 at LC_X12_Y11_N3
--operation mode is normal

HB1L33 = HB1L13 # HB1L03 # HB1L92 # HB1L23;


--W1L741 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[5]~11360 at LC_X14_Y15_N1
--operation mode is normal

W1L741 = W1L641 # W1L011 & HB1L33;


--BB4L74 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6032 at LC_X13_Y21_N1
--operation mode is normal

J61_reg_o[6]_qfbk = J61_reg_o[6];
BB4L74 = BB4L43 & (V1L201 & J61_reg_o[6]_qfbk # !V1L201 & X2_q_b[6]);

--J61_reg_o[6] is dispatch:cmd0|reg:reply1|reg_o[6] at LC_X13_Y21_N1
--operation mode is normal

J61_reg_o[6]_sload_eqn = J41_reg_o[6];
J61_reg_o[6] = DFFEA(J61_reg_o[6]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L84 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6033 at LC_X8_Y23_N1
--operation mode is normal

BB4L84 = V1L301 & V1L701 & J51_reg_o[6] & V1L201;


--BB4_reg[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[7] at LC_X9_Y23_N9
--operation mode is normal

BB4_reg[7]_lut_out = BB4L05 # BB4L94 # BB4_reg[8] & !V1L701;
BB4_reg[7] = DFFEA(BB4_reg[7]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[25] at LC_X12_Y26_N4
--operation mode is normal

AB2_crc_reg[25]_lut_out = AB2_crc_reg[24] & !V1L901Q;
AB2_crc_reg[25] = DFFEA(AB2_crc_reg[25]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L521 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[7]~680 at LC_X12_Y25_N1
--operation mode is normal

V1L521 = V1L761 & BB4_reg[7] # !V1L761 & AB2L94 & AB2_crc_reg[25];


--BB5_reg[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[10] at LC_X17_Y24_N1
--operation mode is normal

BB5_reg[10]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[9] # !CB1L4Q & BB5_reg[11];
BB5_reg[10] = DFFEA(BB5_reg[10]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L167 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~95COUT0 at LC_X7_Y15_N8
--operation mode is arithmetic

GB1L167_cout_0 = M11_safe_q[24] & GB1L78 & !GB1L757 # !M11_safe_q[24] & (GB1L78 # !GB1L757);
GB1L167 = CARRY(GB1L167_cout_0);

--GB1L267 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~95COUT1 at LC_X7_Y15_N8
--operation mode is arithmetic

GB1L267_cout_1 = M11_safe_q[24] & GB1L78 & !GB1L857 # !M11_safe_q[24] & (GB1L78 # !GB1L857);
GB1L267 = CARRY(GB1L267_cout_1);


--J42_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[24] at LC_X12_Y12_N4
--operation mode is normal

J42_reg_o[24]_lut_out = W1L19Q & X1_q_b[24];
J42_reg_o[24] = DFFEA(J42_reg_o[24]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--GB1L503 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~102 at LC_X8_Y8_N7
--operation mode is arithmetic

GB1L503_carry_eqn = (!GB1L692 & GB1L303) # (GB1L692 & GB1L403);
GB1L503 = J42_reg_o[23] $ !GB1L503_carry_eqn;

--GB1L703 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~102COUT0 at LC_X8_Y8_N7
--operation mode is arithmetic

GB1L703_cout_0 = !J42_reg_o[23] & !GB1L303;
GB1L703 = CARRY(GB1L703_cout_0);

--GB1L803 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~102COUT1 at LC_X8_Y8_N7
--operation mode is arithmetic

GB1L803_cout_1 = !J42_reg_o[23] & !GB1L403;
GB1L803 = CARRY(GB1L803_cout_1);


--GB1L278 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~127COUT0 at LC_X3_Y6_N8
--operation mode is arithmetic

GB1L278_cout_0 = GB1L891 & (!GB1L868 # !M21_safe_q[24]) # !GB1L891 & !M21_safe_q[24] & !GB1L868;
GB1L278 = CARRY(GB1L278_cout_0);

--GB1L378 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~127COUT1 at LC_X3_Y6_N8
--operation mode is arithmetic

GB1L378_cout_1 = GB1L891 & (!GB1L968 # !M21_safe_q[24]) # !GB1L891 & !M21_safe_q[24] & !GB1L968;
GB1L378 = CARRY(GB1L378_cout_1);


--GB1L135 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~29COUT0 at LC_X7_Y8_N6
--operation mode is arithmetic

GB1L135_cout_0 = M21_safe_q[22] & GB1L103 & !GB1L725 # !M21_safe_q[22] & (GB1L103 # !GB1L725);
GB1L135 = CARRY(GB1L135_cout_0);

--GB1L235 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~29COUT1 at LC_X7_Y8_N6
--operation mode is arithmetic

GB1L235_cout_1 = M21_safe_q[22] & GB1L103 & !GB1L825 # !M21_safe_q[22] & (GB1L103 # !GB1L825);
GB1L235 = CARRY(GB1L235_cout_1);


--GB1L614 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~134 at LC_X5_Y5_N7
--operation mode is arithmetic

GB1L614_carry_eqn = (!GB1L704 & GB1L414) # (GB1L704 & GB1L514);
GB1L614 = GB1L491 $ !GB1L614_carry_eqn;

--GB1L814 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~134COUT0 at LC_X5_Y5_N7
--operation mode is arithmetic

GB1L814_cout_0 = !GB1L491 & !GB1L414;
GB1L814 = CARRY(GB1L814_cout_0);

--GB1L914 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~134COUT1 at LC_X5_Y5_N7
--operation mode is arithmetic

GB1L914_cout_1 = !GB1L491 & !GB1L514;
GB1L914 = CARRY(GB1L914_cout_1);


--GB1L246 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~61COUT0 at LC_X6_Y5_N6
--operation mode is arithmetic

GB1L246_cout_0 = M21_safe_q[22] & (!GB1L836 # !GB1L214) # !M21_safe_q[22] & !GB1L214 & !GB1L836;
GB1L246 = CARRY(GB1L246_cout_0);

--GB1L346 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~61COUT1 at LC_X6_Y5_N6
--operation mode is arithmetic

GB1L346_cout_1 = M21_safe_q[22] & (!GB1L936 # !GB1L214) # !M21_safe_q[22] & !GB1L214 & !GB1L936;
GB1L346 = CARRY(GB1L346_cout_1);


--J02_reg_o[5] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[5] at LC_X13_Y20_N1
--operation mode is normal

J02_reg_o[5]_lut_out = BB1_reg[5];
J02_reg_o[5] = DFFEA(J02_reg_o[5]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J41_reg_o[6] is dispatch:cmd0|reg:cmd1|reg_o[6] at LC_X14_Y21_N8
--operation mode is normal

J41_reg_o[6]_lut_out = U1L602Q & J02_reg_o[6];
J41_reg_o[6] = DFFEA(J41_reg_o[6]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--W1L841 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[6]~11361 at LC_X14_Y13_N7
--operation mode is normal

W1L841 = A1L372 & (W1L2 & S2_q_b[6] # !W1L2 & S4_q_b[6]);


--W1L941 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[6]~11362 at LC_X14_Y13_N5
--operation mode is normal

J21_reg_o[6]_qfbk = J21_reg_o[6];
W1L941 = A1L952 & (S6_q_b[6] # A1L852 & J21_reg_o[6]_qfbk) # !A1L952 & A1L852 & J21_reg_o[6]_qfbk;

--J21_reg_o[6] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[6] at LC_X14_Y13_N5
--operation mode is normal

J21_reg_o[6]_sload_eqn = W1L36;
J21_reg_o[6] = DFFEA(J21_reg_o[6]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L051 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[6]~11363 at LC_X14_Y13_N8
--operation mode is normal

W1L051 = H1L7 & !W1L69 & (W1L941 # W1L841);


--HB1L43 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~4545 at LC_X12_Y16_N3
--operation mode is normal

HB1L43 = J62_reg_o[6] & (A1L662 # A1L062 & !HB1_row_length_data[6]) # !J62_reg_o[6] & A1L062 & !HB1_row_length_data[6];


--HB1L53 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~4546 at LC_X12_Y14_N1
--operation mode is normal

J72_reg_o[6]_qfbk = J72_reg_o[6];
HB1L53 = HB1_init_window_req_data[6] & (A1L762 # A1L262 & J72_reg_o[6]_qfbk) # !HB1_init_window_req_data[6] & A1L262 & J72_reg_o[6]_qfbk;

--J72_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[6] at LC_X12_Y14_N1
--operation mode is normal

J72_reg_o[6]_sload_eqn = W1L36;
J72_reg_o[6] = DFFEA(J72_reg_o[6]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[6] at LC_X12_Y15_N4
--operation mode is normal

J52_reg_o[6]_lut_out = W1L36;
J52_reg_o[6] = DFFEA(J52_reg_o[6]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L63 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~4547 at LC_X12_Y15_N2
--operation mode is normal

J82_reg_o[6]_qfbk = J82_reg_o[6];
HB1L63 = J52_reg_o[6] & (A1L462 # A1L362 & J82_reg_o[6]_qfbk) # !J52_reg_o[6] & A1L362 & J82_reg_o[6]_qfbk;

--J82_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[6] at LC_X12_Y15_N2
--operation mode is normal

J82_reg_o[6]_sload_eqn = W1L36;
J82_reg_o[6] = DFFEA(J82_reg_o[6]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--J42_reg_o[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[6] at LC_X9_Y8_N7
--operation mode is normal

J42_reg_o[6]_sload_eqn = W1L36;
J42_reg_o[6] = DFFEA(J42_reg_o[6]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--HB1L73 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~4548 at LC_X9_Y10_N4
--operation mode is normal

HB1_num_rows_data[6]_qfbk = HB1_num_rows_data[6];
HB1L73 = A1L562 & (J42_reg_o[6] # HB1_num_rows_data[6]_qfbk & A1L162) # !A1L562 & HB1_num_rows_data[6]_qfbk & A1L162;

--HB1_num_rows_data[6] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[6] at LC_X9_Y10_N4
--operation mode is normal

HB1_num_rows_data[6]_sload_eqn = W1L36;
HB1_num_rows_data[6] = DFFEA(HB1_num_rows_data[6]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1L83 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[6]~4549 at LC_X12_Y14_N9
--operation mode is normal

HB1L83 = HB1L63 # HB1L43 # HB1L53 # HB1L73;


--W1L151 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[6]~11364 at LC_X14_Y13_N9
--operation mode is normal

W1L151 = W1L051 # W1L011 & HB1L83;


--BB4L94 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6035 at LC_X9_Y22_N8
--operation mode is normal

J61_reg_o[7]_qfbk = J61_reg_o[7];
BB4L94 = BB4L43 & (V1L201 & J61_reg_o[7]_qfbk # !V1L201 & X2_q_b[7]);

--J61_reg_o[7] is dispatch:cmd0|reg:reply1|reg_o[7] at LC_X9_Y22_N8
--operation mode is normal

J61_reg_o[7]_sload_eqn = J41_reg_o[7];
J61_reg_o[7] = DFFEA(J61_reg_o[7]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L05 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6036 at LC_X8_Y23_N5
--operation mode is normal

BB4L05 = V1L201 & V1L701 & V1L301 & J51_reg_o[7];


--BB4_reg[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[8] at LC_X13_Y23_N4
--operation mode is normal

BB4_reg[8]_lut_out = BB4L25 # BB4L15 # BB4_reg[9] & !V1L701;
BB4_reg[8] = DFFEA(BB4_reg[8]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[24] at LC_X13_Y26_N6
--operation mode is normal

AB2_crc_reg[24]_lut_out = !V1L901Q & (AB2_crc_reg[32] $ BB4_reg[0] $ AB2_crc_reg[23]);
AB2_crc_reg[24] = DFFEA(AB2_crc_reg[24]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L621 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[8]~681 at LC_X13_Y26_N5
--operation mode is normal

V1L621 = V1L761 & BB4_reg[8] # !V1L761 & AB2L94 & AB2_crc_reg[24];


--BB5_reg[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[11] at LC_X17_Y24_N7
--operation mode is normal

BB5_reg[11]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[10] # !CB1L4Q & BB5_reg[12];
BB5_reg[11] = DFFEA(BB5_reg[11]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L757 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~94COUT0 at LC_X7_Y15_N7
--operation mode is arithmetic

GB1L757_cout_0 = GB1L38 & M11_safe_q[23] & !GB1L357 # !GB1L38 & (M11_safe_q[23] # !GB1L357);
GB1L757 = CARRY(GB1L757_cout_0);

--GB1L857 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~94COUT1 at LC_X7_Y15_N7
--operation mode is arithmetic

GB1L857_cout_1 = GB1L38 & M11_safe_q[23] & !GB1L457 # !GB1L38 & (M11_safe_q[23] # !GB1L457);
GB1L857 = CARRY(GB1L857_cout_1);


--J42_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[23] at LC_X8_Y12_N0
--operation mode is normal

J42_reg_o[23]_sload_eqn = W1L08;
J42_reg_o[23] = DFFEA(J42_reg_o[23]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--GB1L103 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~101 at LC_X8_Y8_N6
--operation mode is arithmetic

GB1L103_carry_eqn = (!GB1L692 & GB1L992) # (GB1L692 & GB1L003);
GB1L103 = J42_reg_o[22] $ GB1L103_carry_eqn;

--GB1L303 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~101COUT0 at LC_X8_Y8_N6
--operation mode is arithmetic

GB1L303_cout_0 = J42_reg_o[22] # !GB1L992;
GB1L303 = CARRY(GB1L303_cout_0);

--GB1L403 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~101COUT1 at LC_X8_Y8_N6
--operation mode is arithmetic

GB1L403_cout_1 = J42_reg_o[22] # !GB1L003;
GB1L403 = CARRY(GB1L403_cout_1);


--GB1L868 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~126COUT0 at LC_X3_Y6_N7
--operation mode is arithmetic

GB1L868_cout_0 = GB1L491 & M21_safe_q[23] & !GB1L468 # !GB1L491 & (M21_safe_q[23] # !GB1L468);
GB1L868 = CARRY(GB1L868_cout_0);

--GB1L968 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~126COUT1 at LC_X3_Y6_N7
--operation mode is arithmetic

GB1L968_cout_1 = GB1L491 & M21_safe_q[23] & !GB1L568 # !GB1L491 & (M21_safe_q[23] # !GB1L568);
GB1L968 = CARRY(GB1L968_cout_1);


--GB1L725 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~28COUT0 at LC_X7_Y8_N5
--operation mode is arithmetic

GB1L725_cout_0 = GB1L792 & M21_safe_q[21] & !GB1L325 # !GB1L792 & (M21_safe_q[21] # !GB1L325);
GB1L725 = CARRY(GB1L725_cout_0);

--GB1L825 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~28COUT1 at LC_X7_Y8_N5
--operation mode is arithmetic

GB1L825_cout_1 = GB1L792 & M21_safe_q[21] & !GB1L325 # !GB1L792 & (M21_safe_q[21] # !GB1L325);
GB1L825 = CARRY(GB1L825_cout_1);


--GB1L214 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~133 at LC_X5_Y5_N6
--operation mode is arithmetic

GB1L214_carry_eqn = (!GB1L704 & GB1L014) # (GB1L704 & GB1L114);
GB1L214 = GB1L091 $ GB1L214_carry_eqn;

--GB1L414 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~133COUT0 at LC_X5_Y5_N6
--operation mode is arithmetic

GB1L414_cout_0 = GB1L091 # !GB1L014;
GB1L414 = CARRY(GB1L414_cout_0);

--GB1L514 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~133COUT1 at LC_X5_Y5_N6
--operation mode is arithmetic

GB1L514_cout_1 = GB1L091 # !GB1L114;
GB1L514 = CARRY(GB1L514_cout_1);


--GB1L836 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~60COUT0 at LC_X6_Y5_N5
--operation mode is arithmetic

GB1L836_cout_0 = GB1L804 & (!GB1L436 # !M21_safe_q[21]) # !GB1L804 & !M21_safe_q[21] & !GB1L436;
GB1L836 = CARRY(GB1L836_cout_0);

--GB1L936 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~60COUT1 at LC_X6_Y5_N5
--operation mode is arithmetic

GB1L936_cout_1 = GB1L804 & (!GB1L436 # !M21_safe_q[21]) # !GB1L804 & !M21_safe_q[21] & !GB1L436;
GB1L936 = CARRY(GB1L936_cout_1);


--J02_reg_o[6] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[6] at LC_X14_Y21_N4
--operation mode is normal

J02_reg_o[6]_sload_eqn = BB1_reg[6];
J02_reg_o[6] = DFFEA(J02_reg_o[6]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J41_reg_o[7] is dispatch:cmd0|reg:cmd1|reg_o[7] at LC_X5_Y20_N5
--operation mode is normal

J41_reg_o[7]_lut_out = U1L602Q & J02_reg_o[7];
J41_reg_o[7] = DFFEA(J41_reg_o[7]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--W1L251 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[7]~11365 at LC_X18_Y14_N0
--operation mode is normal

W1L251 = A1L372 & (W1L2 & S2_q_b[7] # !W1L2 & S4_q_b[7]);


--W1L351 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[7]~11366 at LC_X18_Y14_N7
--operation mode is normal

J21_reg_o[7]_qfbk = J21_reg_o[7];
W1L351 = A1L952 & (S6_q_b[7] # A1L852 & J21_reg_o[7]_qfbk) # !A1L952 & A1L852 & J21_reg_o[7]_qfbk;

--J21_reg_o[7] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[7] at LC_X18_Y14_N7
--operation mode is normal

J21_reg_o[7]_sload_eqn = W1L46;
J21_reg_o[7] = DFFEA(J21_reg_o[7]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L451 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[7]~11367 at LC_X18_Y14_N1
--operation mode is normal

W1L451 = !W1L69 & H1L7 & (W1L351 # W1L251);


--HB1L93 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~4550 at LC_X9_Y11_N8
--operation mode is normal

HB1_row_length_data[7]_qfbk = HB1_row_length_data[7];
HB1L93 = J62_reg_o[7] & (A1L662 # A1L062 & HB1_row_length_data[7]_qfbk) # !J62_reg_o[7] & A1L062 & HB1_row_length_data[7]_qfbk;

--HB1_row_length_data[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[7] at LC_X9_Y11_N8
--operation mode is normal

HB1_row_length_data[7]_sload_eqn = W1L46;
HB1_row_length_data[7] = DFFEA(HB1_row_length_data[7]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L04 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~4551 at LC_X12_Y14_N6
--operation mode is normal

J72_reg_o[7]_qfbk = J72_reg_o[7];
HB1L04 = A1L762 & (HB1_init_window_req_data[7] # J72_reg_o[7]_qfbk & A1L262) # !A1L762 & J72_reg_o[7]_qfbk & A1L262;

--J72_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[7] at LC_X12_Y14_N6
--operation mode is normal

J72_reg_o[7]_sload_eqn = W1L46;
J72_reg_o[7] = DFFEA(J72_reg_o[7]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[7] at LC_X12_Y13_N0
--operation mode is normal

J52_reg_o[7]_lut_out = W1L46;
J52_reg_o[7] = DFFEA(J52_reg_o[7]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L14 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~4552 at LC_X12_Y14_N5
--operation mode is normal

J82_reg_o[7]_qfbk = J82_reg_o[7];
HB1L14 = J52_reg_o[7] & (A1L462 # A1L362 & J82_reg_o[7]_qfbk) # !J52_reg_o[7] & A1L362 & J82_reg_o[7]_qfbk;

--J82_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[7] at LC_X12_Y14_N5
--operation mode is normal

J82_reg_o[7]_sload_eqn = W1L46;
J82_reg_o[7] = DFFEA(J82_reg_o[7]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--J42_reg_o[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[7] at LC_X8_Y10_N3
--operation mode is normal

J42_reg_o[7]_sload_eqn = W1L46;
J42_reg_o[7] = DFFEA(J42_reg_o[7]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--HB1L24 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~4553 at LC_X9_Y10_N2
--operation mode is normal

HB1_num_rows_data[7]_qfbk = HB1_num_rows_data[7];
HB1L24 = A1L562 & (J42_reg_o[7] # HB1_num_rows_data[7]_qfbk & A1L162) # !A1L562 & HB1_num_rows_data[7]_qfbk & A1L162;

--HB1_num_rows_data[7] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[7] at LC_X9_Y10_N2
--operation mode is normal

HB1_num_rows_data[7]_sload_eqn = W1L46;
HB1_num_rows_data[7] = DFFEA(HB1_num_rows_data[7]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1L34 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[7]~4554 at LC_X9_Y14_N8
--operation mode is normal

HB1L34 = HB1L14 # HB1L24 # HB1L04 # HB1L93;


--W1L551 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[7]~11368 at LC_X18_Y14_N2
--operation mode is normal

W1L551 = W1L451 # W1L011 & HB1L34;


--BB4L15 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6038 at LC_X13_Y21_N6
--operation mode is normal

J61_reg_o[8]_qfbk = J61_reg_o[8];
BB4L15 = BB4L43 & (V1L201 & J61_reg_o[8]_qfbk # !V1L201 & X2_q_b[8]);

--J61_reg_o[8] is dispatch:cmd0|reg:reply1|reg_o[8] at LC_X13_Y21_N6
--operation mode is normal

J61_reg_o[8]_sload_eqn = J41_reg_o[8];
J61_reg_o[8] = DFFEA(J61_reg_o[8]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L25 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6039 at LC_X8_Y23_N3
--operation mode is normal

BB4L25 = V1L201 & J51_reg_o[8] & V1L301 & V1L701;


--BB4_reg[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[9] at LC_X13_Y23_N6
--operation mode is normal

BB4_reg[9]_lut_out = BB4L45 # BB4L35 # BB4_reg[10] & !V1L701;
BB4_reg[9] = DFFEA(BB4_reg[9]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[23] at LC_X13_Y26_N2
--operation mode is normal

AB2_crc_reg[23]_lut_out = !V1L901Q & (AB2_crc_reg[32] $ BB4_reg[0] $ AB2_crc_reg[22]);
AB2_crc_reg[23] = DFFEA(AB2_crc_reg[23]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L721 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[9]~682 at LC_X13_Y26_N8
--operation mode is normal

V1L721 = V1L761 & BB4_reg[9] # !V1L761 & AB2L94 & AB2_crc_reg[23];


--BB5_reg[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[12] at LC_X17_Y24_N5
--operation mode is normal

BB5_reg[12]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[11] # !CB1L4Q & BB5_reg[13];
BB5_reg[12] = DFFEA(BB5_reg[12]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L357 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~93COUT0 at LC_X7_Y15_N6
--operation mode is arithmetic

GB1L357_cout_0 = M11_safe_q[22] & GB1L97 & !GB1L947 # !M11_safe_q[22] & (GB1L97 # !GB1L947);
GB1L357 = CARRY(GB1L357_cout_0);

--GB1L457 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~93COUT1 at LC_X7_Y15_N6
--operation mode is arithmetic

GB1L457_cout_1 = M11_safe_q[22] & GB1L97 & !GB1L057 # !M11_safe_q[22] & (GB1L97 # !GB1L057);
GB1L457 = CARRY(GB1L457_cout_1);


--J42_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[22] at LC_X8_Y11_N8
--operation mode is normal

J42_reg_o[22]_lut_out = W1L97;
J42_reg_o[22] = DFFEA(J42_reg_o[22]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--GB1L792 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~100 at LC_X8_Y8_N5
--operation mode is arithmetic

GB1L792_carry_eqn = GB1L692;
GB1L792 = J42_reg_o[21] $ !GB1L792_carry_eqn;

--GB1L992 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~100COUT0 at LC_X8_Y8_N5
--operation mode is arithmetic

GB1L992_cout_0 = !J42_reg_o[21] & !GB1L692;
GB1L992 = CARRY(GB1L992_cout_0);

--GB1L003 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~100COUT1 at LC_X8_Y8_N5
--operation mode is arithmetic

GB1L003_cout_1 = !J42_reg_o[21] & !GB1L692;
GB1L003 = CARRY(GB1L003_cout_1);


--GB1L468 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~125COUT0 at LC_X3_Y6_N6
--operation mode is arithmetic

GB1L468_cout_0 = M21_safe_q[22] & GB1L091 & !GB1L068 # !M21_safe_q[22] & (GB1L091 # !GB1L068);
GB1L468 = CARRY(GB1L468_cout_0);

--GB1L568 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~125COUT1 at LC_X3_Y6_N6
--operation mode is arithmetic

GB1L568_cout_1 = M21_safe_q[22] & GB1L091 & !GB1L168 # !M21_safe_q[22] & (GB1L091 # !GB1L168);
GB1L568 = CARRY(GB1L568_cout_1);


--GB1L325 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~27 at LC_X7_Y8_N4
--operation mode is arithmetic

GB1L325 = CARRY(GB1L592 & (!GB1L225 # !M21_safe_q[20]) # !GB1L592 & !M21_safe_q[20] & !GB1L225);


--GB1L804 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~132 at LC_X5_Y5_N5
--operation mode is arithmetic

GB1L804_carry_eqn = GB1L704;
GB1L804 = GB1L681 $ !GB1L804_carry_eqn;

--GB1L014 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~132COUT0 at LC_X5_Y5_N5
--operation mode is arithmetic

GB1L014_cout_0 = !GB1L681 & !GB1L704;
GB1L014 = CARRY(GB1L014_cout_0);

--GB1L114 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~132COUT1 at LC_X5_Y5_N5
--operation mode is arithmetic

GB1L114_cout_1 = !GB1L681 & !GB1L704;
GB1L114 = CARRY(GB1L114_cout_1);


--GB1L436 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~59 at LC_X6_Y5_N4
--operation mode is arithmetic

GB1L436 = CARRY(M21_safe_q[20] & (!GB1L336 # !GB1L604) # !M21_safe_q[20] & !GB1L604 & !GB1L336);


--J02_reg_o[7] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[7] at LC_X5_Y18_N2
--operation mode is normal

J02_reg_o[7]_sload_eqn = BB1_reg[7];
J02_reg_o[7] = DFFEA(J02_reg_o[7]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J41_reg_o[8] is dispatch:cmd0|reg:cmd1|reg_o[8] at LC_X13_Y20_N3
--operation mode is normal

J41_reg_o[8]_lut_out = U1L602Q & J02_reg_o[8];
J41_reg_o[8] = DFFEA(J41_reg_o[8]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J21_reg_o[8] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[8] at LC_X14_Y12_N3
--operation mode is normal

J21_reg_o[8]_sload_eqn = W1L56;
J21_reg_o[8] = DFFEA(J21_reg_o[8]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--HB1L44 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~4555 at LC_X9_Y11_N1
--operation mode is normal

HB1_row_length_data[8]_qfbk = HB1_row_length_data[8];
HB1L44 = J62_reg_o[8] & (A1L662 # A1L062 & HB1_row_length_data[8]_qfbk) # !J62_reg_o[8] & A1L062 & HB1_row_length_data[8]_qfbk;

--HB1_row_length_data[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[8] at LC_X9_Y11_N1
--operation mode is normal

HB1_row_length_data[8]_sload_eqn = W1L56;
HB1_row_length_data[8] = DFFEA(HB1_row_length_data[8]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L54 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~4556 at LC_X12_Y14_N7
--operation mode is normal

J72_reg_o[8]_qfbk = J72_reg_o[8];
HB1L54 = A1L762 & (HB1_init_window_req_data[8] # J72_reg_o[8]_qfbk & A1L262) # !A1L762 & J72_reg_o[8]_qfbk & A1L262;

--J72_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[8] at LC_X12_Y14_N7
--operation mode is normal

J72_reg_o[8]_sload_eqn = W1L56;
J72_reg_o[8] = DFFEA(J72_reg_o[8]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[8] at LC_X12_Y15_N0
--operation mode is normal

J52_reg_o[8]_sload_eqn = W1L56;
J52_reg_o[8] = DFFEA(J52_reg_o[8]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L64 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~4557 at LC_X12_Y15_N9
--operation mode is normal

J82_reg_o[8]_qfbk = J82_reg_o[8];
HB1L64 = A1L462 & (J52_reg_o[8] # A1L362 & J82_reg_o[8]_qfbk) # !A1L462 & A1L362 & J82_reg_o[8]_qfbk;

--J82_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[8] at LC_X12_Y15_N9
--operation mode is normal

J82_reg_o[8]_sload_eqn = W1L56;
J82_reg_o[8] = DFFEA(J82_reg_o[8]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--J42_reg_o[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[8] at LC_X8_Y11_N6
--operation mode is normal

J42_reg_o[8]_sload_eqn = W1L56;
J42_reg_o[8] = DFFEA(J42_reg_o[8]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--HB1L74 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[8]~4558 at LC_X9_Y11_N4
--operation mode is normal

HB1_num_rows_data[8]_qfbk = HB1_num_rows_data[8];
HB1L74 = A1L562 & (J42_reg_o[8] # HB1_num_rows_data[8]_qfbk & A1L162) # !A1L562 & HB1_num_rows_data[8]_qfbk & A1L162;

--HB1_num_rows_data[8] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[8] at LC_X9_Y11_N4
--operation mode is normal

HB1_num_rows_data[8]_sload_eqn = W1L56;
HB1_num_rows_data[8] = DFFEA(HB1_num_rows_data[8]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--W1L951 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[8]~11372 at LC_X14_Y12_N8
--operation mode is normal

W1L951 = W1L461 # W1L061 & (W1L161 # W1L261);


--BB4L35 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6041 at LC_X13_Y21_N2
--operation mode is normal

J61_reg_o[9]_qfbk = J61_reg_o[9];
BB4L35 = BB4L43 & (V1L201 & J61_reg_o[9]_qfbk # !V1L201 & X2_q_b[9]);

--J61_reg_o[9] is dispatch:cmd0|reg:reply1|reg_o[9] at LC_X13_Y21_N2
--operation mode is normal

J61_reg_o[9]_sload_eqn = J41_reg_o[9];
J61_reg_o[9] = DFFEA(J61_reg_o[9]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L45 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6042 at LC_X9_Y23_N4
--operation mode is normal

BB4L45 = J51_reg_o[9] & V1L701 & V1L301 & V1L201;


--BB4_reg[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[10] at LC_X13_Y23_N5
--operation mode is normal

BB4_reg[10]_lut_out = BB4L55 # BB4L65 # BB4_reg[11] & !V1L701;
BB4_reg[10] = DFFEA(BB4_reg[10]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[22] at LC_X13_Y26_N4
--operation mode is normal

AB2_crc_reg[22]_lut_out = !V1L901Q & AB2_crc_reg[21];
AB2_crc_reg[22] = DFFEA(AB2_crc_reg[22]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L821 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[10]~683 at LC_X13_Y25_N7
--operation mode is normal

V1L821 = V1L761 & BB4_reg[10] # !V1L761 & AB2L94 & AB2_crc_reg[22];


--BB5_reg[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[13] at LC_X17_Y24_N6
--operation mode is normal

BB5_reg[13]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[12] # !CB1L4Q & BB5_reg[14];
BB5_reg[13] = DFFEA(BB5_reg[13]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L947 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~92COUT0 at LC_X7_Y15_N5
--operation mode is arithmetic

GB1L947_cout_0 = GB1L57 & M11_safe_q[21] & !GB1L547 # !GB1L57 & (M11_safe_q[21] # !GB1L547);
GB1L947 = CARRY(GB1L947_cout_0);

--GB1L057 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~92COUT1 at LC_X7_Y15_N5
--operation mode is arithmetic

GB1L057_cout_1 = GB1L57 & M11_safe_q[21] & !GB1L547 # !GB1L57 & (M11_safe_q[21] # !GB1L547);
GB1L057 = CARRY(GB1L057_cout_1);


--J42_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[21] at LC_X9_Y8_N9
--operation mode is normal

J42_reg_o[21]_lut_out = W1L19Q & X1_q_b[21];
J42_reg_o[21] = DFFEA(J42_reg_o[21]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--GB1L592 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~99 at LC_X8_Y8_N4
--operation mode is arithmetic

GB1L592_carry_eqn = (!GB1L872 & GB1L392) # (GB1L872 & GB1L492);
GB1L592 = J42_reg_o[20] $ GB1L592_carry_eqn;

--GB1L692 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~99COUT at LC_X8_Y8_N4
--operation mode is arithmetic

GB1L692 = CARRY(J42_reg_o[20] # !GB1L492);


--GB1L068 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~124COUT0 at LC_X3_Y6_N5
--operation mode is arithmetic

GB1L068_cout_0 = GB1L681 & M21_safe_q[21] & !GB1L658 # !GB1L681 & (M21_safe_q[21] # !GB1L658);
GB1L068 = CARRY(GB1L068_cout_0);

--GB1L168 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~124COUT1 at LC_X3_Y6_N5
--operation mode is arithmetic

GB1L168_cout_1 = GB1L681 & M21_safe_q[21] & !GB1L658 # !GB1L681 & (M21_safe_q[21] # !GB1L658);
GB1L168 = CARRY(GB1L168_cout_1);


--GB1L125 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~26COUT0 at LC_X7_Y8_N3
--operation mode is arithmetic

GB1L125_cout_0 = GB1L192 & M21_safe_q[19] & !GB1L715 # !GB1L192 & (M21_safe_q[19] # !GB1L715);
GB1L125 = CARRY(GB1L125_cout_0);

--GB1L225 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~26COUT1 at LC_X7_Y8_N3
--operation mode is arithmetic

GB1L225_cout_1 = GB1L192 & M21_safe_q[19] & !GB1L815 # !GB1L192 & (M21_safe_q[19] # !GB1L815);
GB1L225 = CARRY(GB1L225_cout_1);


--GB1L604 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~131 at LC_X5_Y5_N4
--operation mode is arithmetic

GB1L604_carry_eqn = (!GB1L983 & GB1L404) # (GB1L983 & GB1L504);
GB1L604 = GB1L481 $ GB1L604_carry_eqn;

--GB1L704 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~131COUT at LC_X5_Y5_N4
--operation mode is arithmetic

GB1L704 = CARRY(GB1L481 # !GB1L504);


--GB1L236 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~58COUT0 at LC_X6_Y5_N3
--operation mode is arithmetic

GB1L236_cout_0 = M21_safe_q[19] & GB1L204 & !GB1L826 # !M21_safe_q[19] & (GB1L204 # !GB1L826);
GB1L236 = CARRY(GB1L236_cout_0);

--GB1L336 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~58COUT1 at LC_X6_Y5_N3
--operation mode is arithmetic

GB1L336_cout_1 = M21_safe_q[19] & GB1L204 & !GB1L926 # !M21_safe_q[19] & (GB1L204 # !GB1L926);
GB1L336 = CARRY(GB1L336_cout_1);


--J02_reg_o[8] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[8] at LC_X13_Y20_N9
--operation mode is normal

J02_reg_o[8]_lut_out = BB1_reg[8];
J02_reg_o[8] = DFFEA(J02_reg_o[8]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J41_reg_o[9] is dispatch:cmd0|reg:cmd1|reg_o[9] at LC_X14_Y21_N7
--operation mode is normal

J41_reg_o[9]_lut_out = U1L602Q & J02_reg_o[9];
J41_reg_o[9] = DFFEA(J41_reg_o[9]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--W1L561 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[9]~11373 at LC_X17_Y10_N6
--operation mode is normal

W1L561 = A1L372 & (W1L2 & S2_q_b[9] # !W1L2 & S4_q_b[9]);


--W1L661 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[9]~11374 at LC_X17_Y10_N5
--operation mode is normal

J21_reg_o[9]_qfbk = J21_reg_o[9];
W1L661 = A1L852 & (J21_reg_o[9]_qfbk # A1L952 & S6_q_b[9]) # !A1L852 & A1L952 & S6_q_b[9];

--J21_reg_o[9] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[9] at LC_X17_Y10_N5
--operation mode is normal

J21_reg_o[9]_sload_eqn = W1L66;
J21_reg_o[9] = DFFEA(J21_reg_o[9]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L761 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[9]~11375 at LC_X17_Y10_N7
--operation mode is normal

W1L761 = !W1L69 & H1L7 & (W1L661 # W1L561);


--HB1L94 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~4560 at LC_X9_Y11_N9
--operation mode is normal

HB1_row_length_data[9]_qfbk = HB1_row_length_data[9];
HB1L94 = J62_reg_o[9] & (A1L662 # A1L062 & HB1_row_length_data[9]_qfbk) # !J62_reg_o[9] & A1L062 & HB1_row_length_data[9]_qfbk;

--HB1_row_length_data[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[9] at LC_X9_Y11_N9
--operation mode is normal

HB1_row_length_data[9]_sload_eqn = W1L66;
HB1_row_length_data[9] = DFFEA(HB1_row_length_data[9]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L05 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~4561 at LC_X12_Y14_N4
--operation mode is normal

J72_reg_o[9]_qfbk = J72_reg_o[9];
HB1L05 = A1L762 & (HB1_init_window_req_data[9] # A1L262 & J72_reg_o[9]_qfbk) # !A1L762 & A1L262 & J72_reg_o[9]_qfbk;

--J72_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[9] at LC_X12_Y14_N4
--operation mode is normal

J72_reg_o[9]_sload_eqn = W1L66;
J72_reg_o[9] = DFFEA(J72_reg_o[9]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[9] at LC_X12_Y15_N3
--operation mode is normal

J52_reg_o[9]_sload_eqn = W1L66;
J52_reg_o[9] = DFFEA(J52_reg_o[9]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L15 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~4562 at LC_X12_Y15_N7
--operation mode is normal

J82_reg_o[9]_qfbk = J82_reg_o[9];
HB1L15 = J52_reg_o[9] & (A1L462 # A1L362 & J82_reg_o[9]_qfbk) # !J52_reg_o[9] & A1L362 & J82_reg_o[9]_qfbk;

--J82_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[9] at LC_X12_Y15_N7
--operation mode is normal

J82_reg_o[9]_sload_eqn = W1L66;
J82_reg_o[9] = DFFEA(J82_reg_o[9]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--J42_reg_o[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[9] at LC_X8_Y10_N1
--operation mode is normal

J42_reg_o[9]_sload_eqn = W1L66;
J42_reg_o[9] = DFFEA(J42_reg_o[9]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--HB1L25 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~4563 at LC_X12_Y10_N4
--operation mode is normal

HB1_num_rows_data[9]_qfbk = HB1_num_rows_data[9];
HB1L25 = J42_reg_o[9] & (A1L562 # HB1_num_rows_data[9]_qfbk & A1L162) # !J42_reg_o[9] & HB1_num_rows_data[9]_qfbk & A1L162;

--HB1_num_rows_data[9] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[9] at LC_X12_Y10_N4
--operation mode is normal

HB1_num_rows_data[9]_sload_eqn = W1L66;
HB1_num_rows_data[9] = DFFEA(HB1_num_rows_data[9]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1L35 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[9]~4564 at LC_X12_Y12_N5
--operation mode is normal

HB1L35 = HB1L05 # HB1L15 # HB1L94 # HB1L25;


--W1L861 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[9]~11376 at LC_X17_Y10_N8
--operation mode is normal

W1L861 = W1L761 # W1L011 & HB1L35;


--BB4L55 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6044 at LC_X14_Y22_N4
--operation mode is normal

J61_reg_o[10]_qfbk = J61_reg_o[10];
BB4L55 = BB4L43 & (V1L201 & J61_reg_o[10]_qfbk # !V1L201 & X2_q_b[10]);

--J61_reg_o[10] is dispatch:cmd0|reg:reply1|reg_o[10] at LC_X14_Y22_N4
--operation mode is normal

J61_reg_o[10]_sload_eqn = J41_reg_o[10];
J61_reg_o[10] = DFFEA(J61_reg_o[10]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L65 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6045 at LC_X8_Y23_N6
--operation mode is normal

BB4L65 = V1L301 & V1L701 & J51_reg_o[10] & V1L201;


--BB4_reg[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[11] at LC_X13_Y23_N2
--operation mode is normal

BB4_reg[11]_lut_out = BB4L85 # BB4L75 # BB4_reg[12] & !V1L701;
BB4_reg[11] = DFFEA(BB4_reg[11]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[21] at LC_X13_Y24_N9
--operation mode is normal

AB2_crc_reg[21]_lut_out = !V1L901Q & AB2_crc_reg[20];
AB2_crc_reg[21] = DFFEA(AB2_crc_reg[21]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L921 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[11]~684 at LC_X13_Y24_N3
--operation mode is normal

V1L921 = V1L761 & BB4_reg[11] # !V1L761 & AB2L94 & AB2_crc_reg[21];


--BB5_reg[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[14] at LC_X17_Y24_N4
--operation mode is normal

BB5_reg[14]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[13] # !CB1L4Q & BB5_reg[15];
BB5_reg[14] = DFFEA(BB5_reg[14]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L547 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~91 at LC_X7_Y15_N4
--operation mode is arithmetic

GB1L547 = CARRY(GB1L37 & (!GB1L447 # !M11_safe_q[20]) # !GB1L37 & !M11_safe_q[20] & !GB1L447);


--J42_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[20] at LC_X8_Y12_N5
--operation mode is normal

J42_reg_o[20]_sload_eqn = W1L77;
J42_reg_o[20] = DFFEA(J42_reg_o[20]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--GB1L192 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~98 at LC_X8_Y8_N3
--operation mode is arithmetic

GB1L192_carry_eqn = (!GB1L872 & GB1L982) # (GB1L872 & GB1L092);
GB1L192 = J42_reg_o[19] $ !GB1L192_carry_eqn;

--GB1L392 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~98COUT0 at LC_X8_Y8_N3
--operation mode is arithmetic

GB1L392_cout_0 = !J42_reg_o[19] & !GB1L982;
GB1L392 = CARRY(GB1L392_cout_0);

--GB1L492 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~98COUT1 at LC_X8_Y8_N3
--operation mode is arithmetic

GB1L492_cout_1 = !J42_reg_o[19] & !GB1L092;
GB1L492 = CARRY(GB1L492_cout_1);


--GB1L658 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~123 at LC_X3_Y6_N4
--operation mode is arithmetic

GB1L658 = CARRY(GB1L481 & (!GB1L558 # !M21_safe_q[20]) # !GB1L481 & !M21_safe_q[20] & !GB1L558);


--GB1L715 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~25COUT0 at LC_X7_Y8_N2
--operation mode is arithmetic

GB1L715_cout_0 = M21_safe_q[18] & GB1L782 & !GB1L315 # !M21_safe_q[18] & (GB1L782 # !GB1L315);
GB1L715 = CARRY(GB1L715_cout_0);

--GB1L815 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~25COUT1 at LC_X7_Y8_N2
--operation mode is arithmetic

GB1L815_cout_1 = M21_safe_q[18] & GB1L782 & !GB1L415 # !M21_safe_q[18] & (GB1L782 # !GB1L415);
GB1L815 = CARRY(GB1L815_cout_1);


--GB1L204 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~130 at LC_X5_Y5_N3
--operation mode is arithmetic

GB1L204_carry_eqn = (!GB1L983 & GB1L004) # (GB1L983 & GB1L104);
GB1L204 = GB1L081 $ !GB1L204_carry_eqn;

--GB1L404 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~130COUT0 at LC_X5_Y5_N3
--operation mode is arithmetic

GB1L404_cout_0 = !GB1L081 & !GB1L004;
GB1L404 = CARRY(GB1L404_cout_0);

--GB1L504 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~130COUT1 at LC_X5_Y5_N3
--operation mode is arithmetic

GB1L504_cout_1 = !GB1L081 & !GB1L104;
GB1L504 = CARRY(GB1L504_cout_1);


--GB1L826 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~57COUT0 at LC_X6_Y5_N2
--operation mode is arithmetic

GB1L826_cout_0 = M21_safe_q[18] & (!GB1L426 # !GB1L893) # !M21_safe_q[18] & !GB1L893 & !GB1L426;
GB1L826 = CARRY(GB1L826_cout_0);

--GB1L926 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~57COUT1 at LC_X6_Y5_N2
--operation mode is arithmetic

GB1L926_cout_1 = M21_safe_q[18] & (!GB1L526 # !GB1L893) # !M21_safe_q[18] & !GB1L893 & !GB1L526;
GB1L926 = CARRY(GB1L926_cout_1);


--J02_reg_o[9] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[9] at LC_X14_Y21_N2
--operation mode is normal

J02_reg_o[9]_lut_out = BB1_reg[9];
J02_reg_o[9] = DFFEA(J02_reg_o[9]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J41_reg_o[10] is dispatch:cmd0|reg:cmd1|reg_o[10] at LC_X14_Y22_N3
--operation mode is normal

J41_reg_o[10]_lut_out = U1L602Q & J02_reg_o[10];
J41_reg_o[10] = DFFEA(J41_reg_o[10]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--W1L961 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[10]~11377 at LC_X17_Y13_N4
--operation mode is normal

W1L961 = A1L372 & (W1L2 & S2_q_b[10] # !W1L2 & S4_q_b[10]);


--W1L071 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[10]~11378 at LC_X9_Y13_N7
--operation mode is normal

J21_reg_o[10]_qfbk = J21_reg_o[10];
W1L071 = A1L952 & (S6_q_b[10] # A1L852 & J21_reg_o[10]_qfbk) # !A1L952 & A1L852 & J21_reg_o[10]_qfbk;

--J21_reg_o[10] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[10] at LC_X9_Y13_N7
--operation mode is normal

J21_reg_o[10]_sload_eqn = W1L76;
J21_reg_o[10] = DFFEA(J21_reg_o[10]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L171 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[10]~11379 at LC_X14_Y13_N3
--operation mode is normal

W1L171 = H1L7 & !W1L69 & (W1L071 # W1L961);


--HB1L45 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~4565 at LC_X9_Y11_N7
--operation mode is normal

HB1_row_length_data[10]_qfbk = HB1_row_length_data[10];
HB1L45 = J62_reg_o[10] & (A1L662 # HB1_row_length_data[10]_qfbk & A1L062) # !J62_reg_o[10] & HB1_row_length_data[10]_qfbk & A1L062;

--HB1_row_length_data[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[10] at LC_X9_Y11_N7
--operation mode is normal

HB1_row_length_data[10]_sload_eqn = W1L76;
HB1_row_length_data[10] = DFFEA(HB1_row_length_data[10]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L55 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~4566 at LC_X14_Y10_N5
--operation mode is normal

J72_reg_o[10]_qfbk = J72_reg_o[10];
HB1L55 = HB1_init_window_req_data[10] & (A1L762 # J72_reg_o[10]_qfbk & A1L262) # !HB1_init_window_req_data[10] & J72_reg_o[10]_qfbk & A1L262;

--J72_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[10] at LC_X14_Y10_N5
--operation mode is normal

J72_reg_o[10]_sload_eqn = W1L76;
J72_reg_o[10] = DFFEA(J72_reg_o[10]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[10] at LC_X13_Y8_N6
--operation mode is normal

J52_reg_o[10]_sload_eqn = W1L76;
J52_reg_o[10] = DFFEA(J52_reg_o[10]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L65 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~4567 at LC_X14_Y8_N5
--operation mode is normal

J82_reg_o[10]_qfbk = J82_reg_o[10];
HB1L65 = A1L462 & (J52_reg_o[10] # J82_reg_o[10]_qfbk & A1L362) # !A1L462 & J82_reg_o[10]_qfbk & A1L362;

--J82_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[10] at LC_X14_Y8_N5
--operation mode is normal

J82_reg_o[10]_sload_eqn = W1L76;
J82_reg_o[10] = DFFEA(J82_reg_o[10]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--J42_reg_o[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[10] at LC_X9_Y8_N4
--operation mode is normal

J42_reg_o[10]_sload_eqn = W1L76;
J42_reg_o[10] = DFFEA(J42_reg_o[10]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--HB1L75 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~4568 at LC_X9_Y10_N3
--operation mode is normal

HB1_num_rows_data[10]_qfbk = HB1_num_rows_data[10];
HB1L75 = A1L562 & (J42_reg_o[10] # A1L162 & HB1_num_rows_data[10]_qfbk) # !A1L562 & A1L162 & HB1_num_rows_data[10]_qfbk;

--HB1_num_rows_data[10] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[10] at LC_X9_Y10_N3
--operation mode is normal

HB1_num_rows_data[10]_sload_eqn = W1L76;
HB1_num_rows_data[10] = DFFEA(HB1_num_rows_data[10]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1L85 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[10]~4569 at LC_X14_Y10_N6
--operation mode is normal

HB1L85 = HB1L75 # HB1L45 # HB1L65 # HB1L55;


--W1L271 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[10]~11380 at LC_X14_Y13_N4
--operation mode is normal

W1L271 = W1L171 # W1L011 & HB1L85;


--BB4L75 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6047 at LC_X14_Y22_N9
--operation mode is normal

J61_reg_o[11]_qfbk = J61_reg_o[11];
BB4L75 = BB4L43 & (V1L201 & J61_reg_o[11]_qfbk # !V1L201 & X2_q_b[11]);

--J61_reg_o[11] is dispatch:cmd0|reg:reply1|reg_o[11] at LC_X14_Y22_N9
--operation mode is normal

J61_reg_o[11]_sload_eqn = J41_reg_o[11];
J61_reg_o[11] = DFFEA(J61_reg_o[11]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L85 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6048 at LC_X8_Y23_N4
--operation mode is normal

BB4L85 = V1L301 & V1L701 & J51_reg_o[11] & V1L201;


--BB4_reg[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[12] at LC_X13_Y23_N3
--operation mode is normal

BB4_reg[12]_lut_out = BB4L06 # BB4L95 # !V1L701 & BB4_reg[13];
BB4_reg[12] = DFFEA(BB4_reg[12]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[20] at LC_X13_Y24_N2
--operation mode is normal

AB2_crc_reg[20]_lut_out = !V1L901Q & AB2_crc_reg[19];
AB2_crc_reg[20] = DFFEA(AB2_crc_reg[20]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L031 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[12]~685 at LC_X13_Y24_N8
--operation mode is normal

V1L031 = V1L761 & BB4_reg[12] # !V1L761 & AB2_crc_reg[20] & AB2L94;


--BB5_reg[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[15] at LC_X17_Y24_N8
--operation mode is normal

BB5_reg[15]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[14] # !CB1L4Q & BB5_reg[16];
BB5_reg[15] = DFFEA(BB5_reg[15]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L347 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~90COUT0 at LC_X7_Y15_N3
--operation mode is arithmetic

GB1L347_cout_0 = GB1L96 & M11_safe_q[19] & !GB1L937 # !GB1L96 & (M11_safe_q[19] # !GB1L937);
GB1L347 = CARRY(GB1L347_cout_0);

--GB1L447 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~90COUT1 at LC_X7_Y15_N3
--operation mode is arithmetic

GB1L447_cout_1 = GB1L96 & M11_safe_q[19] & !GB1L047 # !GB1L96 & (M11_safe_q[19] # !GB1L047);
GB1L447 = CARRY(GB1L447_cout_1);


--J42_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[19] at LC_X8_Y11_N1
--operation mode is normal

J42_reg_o[19]_lut_out = X1_q_b[19] & W1L19Q;
J42_reg_o[19] = DFFEA(J42_reg_o[19]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--GB1L782 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~97 at LC_X8_Y8_N2
--operation mode is arithmetic

GB1L782_carry_eqn = (!GB1L872 & GB1L582) # (GB1L872 & GB1L682);
GB1L782 = J42_reg_o[18] $ GB1L782_carry_eqn;

--GB1L982 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~97COUT0 at LC_X8_Y8_N2
--operation mode is arithmetic

GB1L982_cout_0 = J42_reg_o[18] # !GB1L582;
GB1L982 = CARRY(GB1L982_cout_0);

--GB1L092 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~97COUT1 at LC_X8_Y8_N2
--operation mode is arithmetic

GB1L092_cout_1 = J42_reg_o[18] # !GB1L682;
GB1L092 = CARRY(GB1L092_cout_1);


--GB1L458 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~122COUT0 at LC_X3_Y6_N3
--operation mode is arithmetic

GB1L458_cout_0 = M21_safe_q[19] & (!GB1L058 # !GB1L081) # !M21_safe_q[19] & !GB1L081 & !GB1L058;
GB1L458 = CARRY(GB1L458_cout_0);

--GB1L558 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~122COUT1 at LC_X3_Y6_N3
--operation mode is arithmetic

GB1L558_cout_1 = M21_safe_q[19] & (!GB1L158 # !GB1L081) # !M21_safe_q[19] & !GB1L081 & !GB1L158;
GB1L558 = CARRY(GB1L558_cout_1);


--GB1L315 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~24COUT0 at LC_X7_Y8_N1
--operation mode is arithmetic

GB1L315_cout_0 = GB1L382 & M21_safe_q[17] & !GB1L905 # !GB1L382 & (M21_safe_q[17] # !GB1L905);
GB1L315 = CARRY(GB1L315_cout_0);

--GB1L415 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~24COUT1 at LC_X7_Y8_N1
--operation mode is arithmetic

GB1L415_cout_1 = GB1L382 & M21_safe_q[17] & !GB1L015 # !GB1L382 & (M21_safe_q[17] # !GB1L015);
GB1L415 = CARRY(GB1L415_cout_1);


--GB1L893 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~129 at LC_X5_Y5_N2
--operation mode is arithmetic

GB1L893_carry_eqn = (!GB1L983 & GB1L693) # (GB1L983 & GB1L793);
GB1L893 = GB1L671 $ GB1L893_carry_eqn;

--GB1L004 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~129COUT0 at LC_X5_Y5_N2
--operation mode is arithmetic

GB1L004_cout_0 = GB1L671 # !GB1L693;
GB1L004 = CARRY(GB1L004_cout_0);

--GB1L104 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~129COUT1 at LC_X5_Y5_N2
--operation mode is arithmetic

GB1L104_cout_1 = GB1L671 # !GB1L793;
GB1L104 = CARRY(GB1L104_cout_1);


--GB1L426 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~56COUT0 at LC_X6_Y5_N1
--operation mode is arithmetic

GB1L426_cout_0 = GB1L493 & (!GB1L026 # !M21_safe_q[17]) # !GB1L493 & !M21_safe_q[17] & !GB1L026;
GB1L426 = CARRY(GB1L426_cout_0);

--GB1L526 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~56COUT1 at LC_X6_Y5_N1
--operation mode is arithmetic

GB1L526_cout_1 = GB1L493 & (!GB1L126 # !M21_safe_q[17]) # !GB1L493 & !M21_safe_q[17] & !GB1L126;
GB1L526 = CARRY(GB1L526_cout_1);


--J02_reg_o[10] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[10] at LC_X13_Y21_N3
--operation mode is normal

J02_reg_o[10]_lut_out = BB1_reg[10];
J02_reg_o[10] = DFFEA(J02_reg_o[10]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J41_reg_o[11] is dispatch:cmd0|reg:cmd1|reg_o[11] at LC_X14_Y22_N7
--operation mode is normal

J41_reg_o[11]_lut_out = U1L602Q & J02_reg_o[11];
J41_reg_o[11] = DFFEA(J41_reg_o[11]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--W1L371 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[11]~11381 at LC_X13_Y11_N0
--operation mode is normal

W1L371 = A1L372 & (W1L2 & S2_q_b[11] # !W1L2 & S4_q_b[11]);


--W1L471 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[11]~11382 at LC_X13_Y11_N1
--operation mode is normal

J21_reg_o[11]_qfbk = J21_reg_o[11];
W1L471 = A1L952 & (S6_q_b[11] # A1L852 & J21_reg_o[11]_qfbk) # !A1L952 & A1L852 & J21_reg_o[11]_qfbk;

--J21_reg_o[11] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[11] at LC_X13_Y11_N1
--operation mode is normal

J21_reg_o[11]_sload_eqn = W1L86;
J21_reg_o[11] = DFFEA(J21_reg_o[11]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L571 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[11]~11383 at LC_X13_Y11_N5
--operation mode is normal

W1L571 = !W1L69 & H1L7 & (W1L471 # W1L371);


--HB1L95 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~4570 at LC_X13_Y11_N7
--operation mode is normal

HB1_row_length_data[11]_qfbk = HB1_row_length_data[11];
HB1L95 = J62_reg_o[11] & (A1L662 # A1L062 & HB1_row_length_data[11]_qfbk) # !J62_reg_o[11] & A1L062 & HB1_row_length_data[11]_qfbk;

--HB1_row_length_data[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[11] at LC_X13_Y11_N7
--operation mode is normal

HB1_row_length_data[11]_sload_eqn = W1L86;
HB1_row_length_data[11] = DFFEA(HB1_row_length_data[11]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L06 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~4571 at LC_X14_Y10_N1
--operation mode is normal

J72_reg_o[11]_qfbk = J72_reg_o[11];
HB1L06 = A1L262 & (J72_reg_o[11]_qfbk # A1L762 & HB1_init_window_req_data[11]) # !A1L262 & A1L762 & HB1_init_window_req_data[11];

--J72_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[11] at LC_X14_Y10_N1
--operation mode is normal

J72_reg_o[11]_sload_eqn = W1L86;
J72_reg_o[11] = DFFEA(J72_reg_o[11]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[11] at LC_X12_Y13_N3
--operation mode is normal

J52_reg_o[11]_lut_out = W1L86;
J52_reg_o[11] = DFFEA(J52_reg_o[11]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L16 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~4572 at LC_X12_Y13_N4
--operation mode is normal

J82_reg_o[11]_qfbk = J82_reg_o[11];
HB1L16 = J52_reg_o[11] & (A1L462 # A1L362 & J82_reg_o[11]_qfbk) # !J52_reg_o[11] & A1L362 & J82_reg_o[11]_qfbk;

--J82_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[11] at LC_X12_Y13_N4
--operation mode is normal

J82_reg_o[11]_sload_eqn = W1L86;
J82_reg_o[11] = DFFEA(J82_reg_o[11]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--J42_reg_o[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[11] at LC_X12_Y10_N0
--operation mode is normal

J42_reg_o[11]_lut_out = W1L86;
J42_reg_o[11] = DFFEA(J42_reg_o[11]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--HB1L26 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~4573 at LC_X12_Y10_N6
--operation mode is normal

HB1_num_rows_data[11]_qfbk = HB1_num_rows_data[11];
HB1L26 = A1L562 & (J42_reg_o[11] # A1L162 & HB1_num_rows_data[11]_qfbk) # !A1L562 & A1L162 & HB1_num_rows_data[11]_qfbk;

--HB1_num_rows_data[11] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[11] at LC_X12_Y10_N6
--operation mode is normal

HB1_num_rows_data[11]_sload_eqn = W1L86;
HB1_num_rows_data[11] = DFFEA(HB1_num_rows_data[11]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1L36 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[11]~4574 at LC_X12_Y9_N9
--operation mode is normal

HB1L36 = HB1L06 # HB1L95 # HB1L16 # HB1L26;


--W1L671 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[11]~11384 at LC_X13_Y11_N6
--operation mode is normal

W1L671 = W1L571 # HB1L36 & W1L011;


--BB4L95 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6050 at LC_X14_Y23_N6
--operation mode is normal

J61_reg_o[12]_qfbk = J61_reg_o[12];
BB4L95 = BB4L43 & (V1L201 & J61_reg_o[12]_qfbk # !V1L201 & X2_q_b[12]);

--J61_reg_o[12] is dispatch:cmd0|reg:reply1|reg_o[12] at LC_X14_Y23_N6
--operation mode is normal

J61_reg_o[12]_sload_eqn = J41_reg_o[12];
J61_reg_o[12] = DFFEA(J61_reg_o[12]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L06 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6051 at LC_X8_Y23_N0
--operation mode is normal

BB4L06 = V1L201 & J51_reg_o[12] & V1L301 & V1L701;


--BB4_reg[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[13] at LC_X13_Y23_N9
--operation mode is normal

BB4_reg[13]_lut_out = BB4L26 # BB4L16 # !V1L701 & BB4_reg[14];
BB4_reg[13] = DFFEA(BB4_reg[13]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[19] at LC_X13_Y24_N4
--operation mode is normal

AB2_crc_reg[19]_lut_out = !V1L901Q & AB2_crc_reg[18];
AB2_crc_reg[19] = DFFEA(AB2_crc_reg[19]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L131 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[13]~686 at LC_X13_Y24_N5
--operation mode is normal

V1L131 = V1L761 & BB4_reg[13] # !V1L761 & AB2L94 & AB2_crc_reg[19];


--BB5_reg[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[16] at LC_X17_Y24_N2
--operation mode is normal

BB5_reg[16]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[15] # !CB1L4Q & BB5_reg[17];
BB5_reg[16] = DFFEA(BB5_reg[16]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L937 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~89COUT0 at LC_X7_Y15_N2
--operation mode is arithmetic

GB1L937_cout_0 = M11_safe_q[18] & GB1L56 & !GB1L537 # !M11_safe_q[18] & (GB1L56 # !GB1L537);
GB1L937 = CARRY(GB1L937_cout_0);

--GB1L047 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~89COUT1 at LC_X7_Y15_N2
--operation mode is arithmetic

GB1L047_cout_1 = M11_safe_q[18] & GB1L56 & !GB1L637 # !M11_safe_q[18] & (GB1L56 # !GB1L637);
GB1L047 = CARRY(GB1L047_cout_1);


--J42_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[18] at LC_X8_Y12_N1
--operation mode is normal

J42_reg_o[18]_lut_out = W1L19Q & X1_q_b[18];
J42_reg_o[18] = DFFEA(J42_reg_o[18]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--GB1L382 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~96 at LC_X8_Y8_N1
--operation mode is arithmetic

GB1L382_carry_eqn = (!GB1L872 & GB1L182) # (GB1L872 & GB1L282);
GB1L382 = J42_reg_o[17] $ !GB1L382_carry_eqn;

--GB1L582 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~96COUT0 at LC_X8_Y8_N1
--operation mode is arithmetic

GB1L582_cout_0 = !J42_reg_o[17] & !GB1L182;
GB1L582 = CARRY(GB1L582_cout_0);

--GB1L682 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~96COUT1 at LC_X8_Y8_N1
--operation mode is arithmetic

GB1L682_cout_1 = !J42_reg_o[17] & !GB1L282;
GB1L682 = CARRY(GB1L682_cout_1);


--GB1L058 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~121COUT0 at LC_X3_Y6_N2
--operation mode is arithmetic

GB1L058_cout_0 = M21_safe_q[18] & GB1L671 & !GB1L648 # !M21_safe_q[18] & (GB1L671 # !GB1L648);
GB1L058 = CARRY(GB1L058_cout_0);

--GB1L158 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~121COUT1 at LC_X3_Y6_N2
--operation mode is arithmetic

GB1L158_cout_1 = M21_safe_q[18] & GB1L671 & !GB1L748 # !M21_safe_q[18] & (GB1L671 # !GB1L748);
GB1L158 = CARRY(GB1L158_cout_1);


--GB1L905 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~23COUT0 at LC_X7_Y8_N0
--operation mode is arithmetic

GB1L905_cout_0 = M21_safe_q[16] & GB1L972 & !GB1L505 # !M21_safe_q[16] & (GB1L972 # !GB1L505);
GB1L905 = CARRY(GB1L905_cout_0);

--GB1L015 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~23COUT1 at LC_X7_Y8_N0
--operation mode is arithmetic

GB1L015_cout_1 = M21_safe_q[16] & GB1L972 & !GB1L505 # !M21_safe_q[16] & (GB1L972 # !GB1L505);
GB1L015 = CARRY(GB1L015_cout_1);


--GB1L493 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~128 at LC_X5_Y5_N1
--operation mode is arithmetic

GB1L493_carry_eqn = (!GB1L983 & GB1L293) # (GB1L983 & GB1L393);
GB1L493 = GB1L271 $ !GB1L493_carry_eqn;

--GB1L693 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~128COUT0 at LC_X5_Y5_N1
--operation mode is arithmetic

GB1L693_cout_0 = !GB1L271 & !GB1L293;
GB1L693 = CARRY(GB1L693_cout_0);

--GB1L793 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~128COUT1 at LC_X5_Y5_N1
--operation mode is arithmetic

GB1L793_cout_1 = !GB1L271 & !GB1L393;
GB1L793 = CARRY(GB1L793_cout_1);


--GB1L026 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~55COUT0 at LC_X6_Y5_N0
--operation mode is arithmetic

GB1L026_cout_0 = GB1L093 & M21_safe_q[16] & !GB1L616 # !GB1L093 & (M21_safe_q[16] # !GB1L616);
GB1L026 = CARRY(GB1L026_cout_0);

--GB1L126 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~55COUT1 at LC_X6_Y5_N0
--operation mode is arithmetic

GB1L126_cout_1 = GB1L093 & M21_safe_q[16] & !GB1L616 # !GB1L093 & (M21_safe_q[16] # !GB1L616);
GB1L126 = CARRY(GB1L126_cout_1);


--J02_reg_o[11] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[11] at LC_X14_Y20_N8
--operation mode is normal

J02_reg_o[11]_lut_out = BB1_reg[11];
J02_reg_o[11] = DFFEA(J02_reg_o[11]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J41_reg_o[12] is dispatch:cmd0|reg:cmd1|reg_o[12] at LC_X14_Y23_N4
--operation mode is normal

J41_reg_o[12]_lut_out = U1L602Q & J02_reg_o[12];
J41_reg_o[12] = DFFEA(J41_reg_o[12]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--W1L771 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[12]~11385 at LC_X14_Y14_N2
--operation mode is normal

W1L771 = A1L372 & (W1L2 & S2_q_b[12] # !W1L2 & S4_q_b[12]);


--W1L871 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[12]~11386 at LC_X17_Y14_N8
--operation mode is normal

J21_reg_o[12]_qfbk = J21_reg_o[12];
W1L871 = A1L952 & (S6_q_b[12] # A1L852 & J21_reg_o[12]_qfbk) # !A1L952 & A1L852 & J21_reg_o[12]_qfbk;

--J21_reg_o[12] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[12] at LC_X17_Y14_N8
--operation mode is normal

J21_reg_o[12]_sload_eqn = W1L96;
J21_reg_o[12] = DFFEA(J21_reg_o[12]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L971 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[12]~11387 at LC_X14_Y14_N3
--operation mode is normal

W1L971 = H1L7 & !W1L69 & (W1L871 # W1L771);


--HB1L46 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~4575 at LC_X12_Y11_N2
--operation mode is normal

HB1_row_length_data[12]_qfbk = HB1_row_length_data[12];
HB1L46 = A1L662 & (J62_reg_o[12] # HB1_row_length_data[12]_qfbk & A1L062) # !A1L662 & HB1_row_length_data[12]_qfbk & A1L062;

--HB1_row_length_data[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[12] at LC_X12_Y11_N2
--operation mode is normal

HB1_row_length_data[12]_sload_eqn = W1L96;
HB1_row_length_data[12] = DFFEA(HB1_row_length_data[12]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L56 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~4576 at LC_X14_Y10_N9
--operation mode is normal

J72_reg_o[12]_qfbk = J72_reg_o[12];
HB1L56 = HB1_init_window_req_data[12] & (A1L762 # J72_reg_o[12]_qfbk & A1L262) # !HB1_init_window_req_data[12] & J72_reg_o[12]_qfbk & A1L262;

--J72_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[12] at LC_X14_Y10_N9
--operation mode is normal

J72_reg_o[12]_sload_eqn = W1L96;
J72_reg_o[12] = DFFEA(J72_reg_o[12]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[12] at LC_X12_Y8_N6
--operation mode is normal

J52_reg_o[12]_sload_eqn = W1L96;
J52_reg_o[12] = DFFEA(J52_reg_o[12]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L66 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~4577 at LC_X12_Y9_N1
--operation mode is normal

J82_reg_o[12]_qfbk = J82_reg_o[12];
HB1L66 = A1L462 & (J52_reg_o[12] # A1L362 & J82_reg_o[12]_qfbk) # !A1L462 & A1L362 & J82_reg_o[12]_qfbk;

--J82_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[12] at LC_X12_Y9_N1
--operation mode is normal

J82_reg_o[12]_sload_eqn = W1L96;
J82_reg_o[12] = DFFEA(J82_reg_o[12]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--J42_reg_o[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[12] at LC_X8_Y11_N2
--operation mode is normal

J42_reg_o[12]_lut_out = X1_q_b[12] & W1L19Q;
J42_reg_o[12] = DFFEA(J42_reg_o[12]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--HB1L76 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~4578 at LC_X9_Y10_N9
--operation mode is normal

HB1_num_rows_data[12]_qfbk = HB1_num_rows_data[12];
HB1L76 = A1L562 & (J42_reg_o[12] # HB1_num_rows_data[12]_qfbk & A1L162) # !A1L562 & HB1_num_rows_data[12]_qfbk & A1L162;

--HB1_num_rows_data[12] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[12] at LC_X9_Y10_N9
--operation mode is normal

HB1_num_rows_data[12]_sload_eqn = W1L96;
HB1_num_rows_data[12] = DFFEA(HB1_num_rows_data[12]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1L86 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[12]~4579 at LC_X12_Y9_N2
--operation mode is normal

HB1L86 = HB1L56 # HB1L76 # HB1L46 # HB1L66;


--W1L081 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[12]~11388 at LC_X14_Y14_N4
--operation mode is normal

W1L081 = W1L971 # HB1L86 & W1L011;


--BB4L16 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6053 at LC_X13_Y21_N9
--operation mode is normal

J61_reg_o[13]_qfbk = J61_reg_o[13];
BB4L16 = BB4L43 & (V1L201 & J61_reg_o[13]_qfbk # !V1L201 & X2_q_b[13]);

--J61_reg_o[13] is dispatch:cmd0|reg:reply1|reg_o[13] at LC_X13_Y21_N9
--operation mode is normal

J61_reg_o[13]_sload_eqn = J41_reg_o[13];
J61_reg_o[13] = DFFEA(J61_reg_o[13]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L26 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6054 at LC_X9_Y23_N8
--operation mode is normal

J51_reg_o[13]_qfbk = J51_reg_o[13];
BB4L26 = V1L301 & V1L201 & J51_reg_o[13]_qfbk & V1L701;

--J51_reg_o[13] is dispatch:cmd0|reg:reply0|reg_o[13] at LC_X9_Y23_N8
--operation mode is normal

J51_reg_o[13]_sload_eqn = J31_reg_o[13];
J51_reg_o[13] = DFFEA(J51_reg_o[13]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4_reg[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[14] at LC_X13_Y23_N8
--operation mode is normal

BB4_reg[14]_lut_out = BB4L46 # BB4L36 # !V1L701 & BB4_reg[15];
BB4_reg[14] = DFFEA(BB4_reg[14]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[18] at LC_X13_Y24_N0
--operation mode is normal

AB2_crc_reg[18]_lut_out = !V1L901Q & AB2_crc_reg[17];
AB2_crc_reg[18] = DFFEA(AB2_crc_reg[18]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L231 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[14]~687 at LC_X13_Y24_N7
--operation mode is normal

V1L231 = V1L761 & BB4_reg[14] # !V1L761 & AB2L94 & AB2_crc_reg[18];


--BB5_reg[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[17] at LC_X17_Y24_N0
--operation mode is normal

BB5_reg[17]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[16] # !CB1L4Q & BB5_reg[18];
BB5_reg[17] = DFFEA(BB5_reg[17]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L537 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~88COUT0 at LC_X7_Y15_N1
--operation mode is arithmetic

GB1L537_cout_0 = GB1L16 & M11_safe_q[17] & !GB1L137 # !GB1L16 & (M11_safe_q[17] # !GB1L137);
GB1L537 = CARRY(GB1L537_cout_0);

--GB1L637 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~88COUT1 at LC_X7_Y15_N1
--operation mode is arithmetic

GB1L637_cout_1 = GB1L16 & M11_safe_q[17] & !GB1L237 # !GB1L16 & (M11_safe_q[17] # !GB1L237);
GB1L637 = CARRY(GB1L637_cout_1);


--J42_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[17] at LC_X8_Y12_N8
--operation mode is normal

J42_reg_o[17]_lut_out = X1_q_b[17] & W1L19Q;
J42_reg_o[17] = DFFEA(J42_reg_o[17]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--GB1L972 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~95 at LC_X8_Y8_N0
--operation mode is arithmetic

GB1L972_carry_eqn = GB1L872;
GB1L972 = J42_reg_o[16] $ GB1L972_carry_eqn;

--GB1L182 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~95COUT0 at LC_X8_Y8_N0
--operation mode is arithmetic

GB1L182_cout_0 = J42_reg_o[16] # !GB1L872;
GB1L182 = CARRY(GB1L182_cout_0);

--GB1L282 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~95COUT1 at LC_X8_Y8_N0
--operation mode is arithmetic

GB1L282_cout_1 = J42_reg_o[16] # !GB1L872;
GB1L282 = CARRY(GB1L282_cout_1);


--GB1L648 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~120COUT0 at LC_X3_Y6_N1
--operation mode is arithmetic

GB1L648_cout_0 = GB1L271 & M21_safe_q[17] & !GB1L248 # !GB1L271 & (M21_safe_q[17] # !GB1L248);
GB1L648 = CARRY(GB1L648_cout_0);

--GB1L748 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~120COUT1 at LC_X3_Y6_N1
--operation mode is arithmetic

GB1L748_cout_1 = GB1L271 & M21_safe_q[17] & !GB1L348 # !GB1L271 & (M21_safe_q[17] # !GB1L348);
GB1L748 = CARRY(GB1L748_cout_1);


--GB1L505 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~22 at LC_X7_Y9_N9
--operation mode is arithmetic

GB1L505 = CARRY(GB1L772 & M21_safe_q[15] & !GB1L405 # !GB1L772 & (M21_safe_q[15] # !GB1L405));


--GB1L093 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~127 at LC_X5_Y5_N0
--operation mode is arithmetic

GB1L093_carry_eqn = GB1L983;
GB1L093 = GB1L861 $ GB1L093_carry_eqn;

--GB1L293 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~127COUT0 at LC_X5_Y5_N0
--operation mode is arithmetic

GB1L293_cout_0 = GB1L861 # !GB1L983;
GB1L293 = CARRY(GB1L293_cout_0);

--GB1L393 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~127COUT1 at LC_X5_Y5_N0
--operation mode is arithmetic

GB1L393_cout_1 = GB1L861 # !GB1L983;
GB1L393 = CARRY(GB1L393_cout_1);


--GB1L616 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~54 at LC_X6_Y6_N9
--operation mode is arithmetic

GB1L616 = CARRY(M21_safe_q[15] & GB1L883 & !GB1L516 # !M21_safe_q[15] & (GB1L883 # !GB1L516));


--J02_reg_o[12] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[12] at LC_X14_Y21_N3
--operation mode is normal

J02_reg_o[12]_lut_out = BB1_reg[12];
J02_reg_o[12] = DFFEA(J02_reg_o[12]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J41_reg_o[13] is dispatch:cmd0|reg:cmd1|reg_o[13] at LC_X12_Y21_N3
--operation mode is normal

J41_reg_o[13]_lut_out = U1L602Q & J02_reg_o[13];
J41_reg_o[13] = DFFEA(J41_reg_o[13]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--W1L181 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[13]~11389 at LC_X17_Y15_N6
--operation mode is normal

W1L181 = A1L372 & (W1L2 & S2_q_b[13] # !W1L2 & S4_q_b[13]);


--W1L281 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[13]~11390 at LC_X17_Y15_N5
--operation mode is normal

J21_reg_o[13]_qfbk = J21_reg_o[13];
W1L281 = S6_q_b[13] & (A1L952 # A1L852 & J21_reg_o[13]_qfbk) # !S6_q_b[13] & A1L852 & J21_reg_o[13]_qfbk;

--J21_reg_o[13] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[13] at LC_X17_Y15_N5
--operation mode is normal

J21_reg_o[13]_sload_eqn = W1L07;
J21_reg_o[13] = DFFEA(J21_reg_o[13]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L381 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[13]~11391 at LC_X17_Y15_N7
--operation mode is normal

W1L381 = H1L7 & !W1L69 & (W1L281 # W1L181);


--HB1L96 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~4580 at LC_X8_Y11_N5
--operation mode is normal

HB1_row_length_data[13]_qfbk = HB1_row_length_data[13];
HB1L96 = A1L062 & (HB1_row_length_data[13]_qfbk # J62_reg_o[13] & A1L662) # !A1L062 & J62_reg_o[13] & A1L662;

--HB1_row_length_data[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[13] at LC_X8_Y11_N5
--operation mode is normal

HB1_row_length_data[13]_sload_eqn = W1L07;
HB1_row_length_data[13] = DFFEA(HB1_row_length_data[13]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L07 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~4581 at LC_X14_Y10_N4
--operation mode is normal

J72_reg_o[13]_qfbk = J72_reg_o[13];
HB1L07 = A1L262 & (J72_reg_o[13]_qfbk # HB1_init_window_req_data[13] & A1L762) # !A1L262 & HB1_init_window_req_data[13] & A1L762;

--J72_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[13] at LC_X14_Y10_N4
--operation mode is normal

J72_reg_o[13]_sload_eqn = W1L07;
J72_reg_o[13] = DFFEA(J72_reg_o[13]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[13] at LC_X12_Y9_N8
--operation mode is normal

J52_reg_o[13]_sload_eqn = W1L07;
J52_reg_o[13] = DFFEA(J52_reg_o[13]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L17 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~4582 at LC_X12_Y9_N3
--operation mode is normal

J82_reg_o[13]_qfbk = J82_reg_o[13];
HB1L17 = J52_reg_o[13] & (A1L462 # A1L362 & J82_reg_o[13]_qfbk) # !J52_reg_o[13] & A1L362 & J82_reg_o[13]_qfbk;

--J82_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[13] at LC_X12_Y9_N3
--operation mode is normal

J82_reg_o[13]_sload_eqn = W1L07;
J82_reg_o[13] = DFFEA(J82_reg_o[13]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--J42_reg_o[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[13] at LC_X8_Y11_N9
--operation mode is normal

J42_reg_o[13]_sload_eqn = W1L07;
J42_reg_o[13] = DFFEA(J42_reg_o[13]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--HB1L27 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~4583 at LC_X9_Y10_N0
--operation mode is normal

HB1_num_rows_data[13]_qfbk = HB1_num_rows_data[13];
HB1L27 = A1L562 & (J42_reg_o[13] # A1L162 & HB1_num_rows_data[13]_qfbk) # !A1L562 & A1L162 & HB1_num_rows_data[13]_qfbk;

--HB1_num_rows_data[13] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[13] at LC_X9_Y10_N0
--operation mode is normal

HB1_num_rows_data[13]_sload_eqn = W1L07;
HB1_num_rows_data[13] = DFFEA(HB1_num_rows_data[13]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1L37 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[13]~4584 at LC_X12_Y9_N6
--operation mode is normal

HB1L37 = HB1L17 # HB1L07 # HB1L27 # HB1L96;


--W1L481 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[13]~11392 at LC_X17_Y15_N8
--operation mode is normal

W1L481 = W1L381 # HB1L37 & W1L011;


--BB4L36 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6056 at LC_X14_Y22_N6
--operation mode is normal

J61_reg_o[14]_qfbk = J61_reg_o[14];
BB4L36 = BB4L43 & (V1L201 & J61_reg_o[14]_qfbk # !V1L201 & X2_q_b[14]);

--J61_reg_o[14] is dispatch:cmd0|reg:reply1|reg_o[14] at LC_X14_Y22_N6
--operation mode is normal

J61_reg_o[14]_sload_eqn = J41_reg_o[14];
J61_reg_o[14] = DFFEA(J61_reg_o[14]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L46 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6057 at LC_X9_Y23_N1
--operation mode is normal

J51_reg_o[14]_qfbk = J51_reg_o[14];
BB4L46 = V1L301 & V1L201 & J51_reg_o[14]_qfbk & V1L701;

--J51_reg_o[14] is dispatch:cmd0|reg:reply0|reg_o[14] at LC_X9_Y23_N1
--operation mode is normal

J51_reg_o[14]_sload_eqn = J31_reg_o[14];
J51_reg_o[14] = DFFEA(J51_reg_o[14]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4_reg[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[15] at LC_X13_Y23_N7
--operation mode is normal

BB4_reg[15]_lut_out = BB4L66 # BB4L56 # !V1L701 & BB4_reg[16];
BB4_reg[15] = DFFEA(BB4_reg[15]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[17] at LC_X13_Y24_N6
--operation mode is normal

AB2_crc_reg[17]_lut_out = !V1L901Q & (AB2_crc_reg[32] $ BB4_reg[0] $ AB2_crc_reg[16]);
AB2_crc_reg[17] = DFFEA(AB2_crc_reg[17]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L331 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[15]~688 at LC_X13_Y24_N1
--operation mode is normal

V1L331 = V1L761 & BB4_reg[15] # !V1L761 & AB2L94 & AB2_crc_reg[17];


--BB5_reg[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[18] at LC_X17_Y25_N5
--operation mode is normal

BB5_reg[18]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[17] # !CB1L4Q & BB5_reg[19];
BB5_reg[18] = DFFEA(BB5_reg[18]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L137 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~87COUT0 at LC_X7_Y15_N0
--operation mode is arithmetic

GB1L137_cout_0 = M11_safe_q[16] & GB1L75 & !GB1L727 # !M11_safe_q[16] & (GB1L75 # !GB1L727);
GB1L137 = CARRY(GB1L137_cout_0);

--GB1L237 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~87COUT1 at LC_X7_Y15_N0
--operation mode is arithmetic

GB1L237_cout_1 = M11_safe_q[16] & GB1L75 & !GB1L727 # !M11_safe_q[16] & (GB1L75 # !GB1L727);
GB1L237 = CARRY(GB1L237_cout_1);


--J42_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[16] at LC_X12_Y12_N9
--operation mode is normal

J42_reg_o[16]_lut_out = W1L37;
J42_reg_o[16] = DFFEA(J42_reg_o[16]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--GB1L772 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~94 at LC_X8_Y9_N9
--operation mode is arithmetic

GB1L772_carry_eqn = (!GB1L062 & GB1L572) # (GB1L062 & GB1L672);
GB1L772 = J42_reg_o[15] $ !GB1L772_carry_eqn;

--GB1L872 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~94COUT at LC_X8_Y9_N9
--operation mode is arithmetic

GB1L872 = CARRY(!J42_reg_o[15] & !GB1L672);


--GB1L248 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~119COUT0 at LC_X3_Y6_N0
--operation mode is arithmetic

GB1L248_cout_0 = M21_safe_q[16] & GB1L861 & !GB1L838 # !M21_safe_q[16] & (GB1L861 # !GB1L838);
GB1L248 = CARRY(GB1L248_cout_0);

--GB1L348 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~119COUT1 at LC_X3_Y6_N0
--operation mode is arithmetic

GB1L348_cout_1 = M21_safe_q[16] & GB1L861 & !GB1L838 # !M21_safe_q[16] & (GB1L861 # !GB1L838);
GB1L348 = CARRY(GB1L348_cout_1);


--GB1L305 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~21COUT0 at LC_X7_Y9_N8
--operation mode is arithmetic

GB1L305_cout_0 = M21_safe_q[14] & GB1L372 & !GB1L994 # !M21_safe_q[14] & (GB1L372 # !GB1L994);
GB1L305 = CARRY(GB1L305_cout_0);

--GB1L405 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~21COUT1 at LC_X7_Y9_N8
--operation mode is arithmetic

GB1L405_cout_1 = M21_safe_q[14] & GB1L372 & !GB1L005 # !M21_safe_q[14] & (GB1L372 # !GB1L005);
GB1L405 = CARRY(GB1L405_cout_1);


--GB1L883 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~126 at LC_X5_Y6_N9
--operation mode is arithmetic

GB1L883_carry_eqn = (!GB1L173 & GB1L683) # (GB1L173 & GB1L783);
GB1L883 = GB1L661 $ !GB1L883_carry_eqn;

--GB1L983 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~126COUT at LC_X5_Y6_N9
--operation mode is arithmetic

GB1L983 = CARRY(!GB1L661 & !GB1L783);


--GB1L416 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~53COUT0 at LC_X6_Y6_N8
--operation mode is arithmetic

GB1L416_cout_0 = M21_safe_q[14] & (!GB1L016 # !GB1L483) # !M21_safe_q[14] & !GB1L483 & !GB1L016;
GB1L416 = CARRY(GB1L416_cout_0);

--GB1L516 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~53COUT1 at LC_X6_Y6_N8
--operation mode is arithmetic

GB1L516_cout_1 = M21_safe_q[14] & (!GB1L116 # !GB1L483) # !M21_safe_q[14] & !GB1L483 & !GB1L116;
GB1L516 = CARRY(GB1L516_cout_1);


--J02_reg_o[13] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[13] at LC_X13_Y20_N2
--operation mode is normal

J02_reg_o[13]_lut_out = BB1_reg[13];
J02_reg_o[13] = DFFEA(J02_reg_o[13]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J41_reg_o[14] is dispatch:cmd0|reg:cmd1|reg_o[14] at LC_X14_Y22_N1
--operation mode is normal

J41_reg_o[14]_lut_out = U1L602Q & J02_reg_o[14];
J41_reg_o[14] = DFFEA(J41_reg_o[14]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J21_reg_o[14] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[14] at LC_X13_Y14_N2
--operation mode is normal

J21_reg_o[14]_sload_eqn = W1L17;
J21_reg_o[14] = DFFEA(J21_reg_o[14]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--HB1L47 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~4585 at LC_X13_Y9_N5
--operation mode is normal

HB1_row_length_data[14]_qfbk = HB1_row_length_data[14];
HB1L47 = J62_reg_o[14] & (A1L662 # A1L062 & HB1_row_length_data[14]_qfbk) # !J62_reg_o[14] & A1L062 & HB1_row_length_data[14]_qfbk;

--HB1_row_length_data[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[14] at LC_X13_Y9_N5
--operation mode is normal

HB1_row_length_data[14]_sload_eqn = W1L17;
HB1_row_length_data[14] = DFFEA(HB1_row_length_data[14]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L57 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~4586 at LC_X14_Y9_N2
--operation mode is normal

J72_reg_o[14]_qfbk = J72_reg_o[14];
HB1L57 = A1L762 & (HB1_init_window_req_data[14] # J72_reg_o[14]_qfbk & A1L262) # !A1L762 & J72_reg_o[14]_qfbk & A1L262;

--J72_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[14] at LC_X14_Y9_N2
--operation mode is normal

J72_reg_o[14]_sload_eqn = W1L17;
J72_reg_o[14] = DFFEA(J72_reg_o[14]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[14] at LC_X13_Y8_N8
--operation mode is normal

J52_reg_o[14]_sload_eqn = W1L17;
J52_reg_o[14] = DFFEA(J52_reg_o[14]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L67 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~4587 at LC_X13_Y8_N9
--operation mode is normal

J82_reg_o[14]_qfbk = J82_reg_o[14];
HB1L67 = J52_reg_o[14] & (A1L462 # J82_reg_o[14]_qfbk & A1L362) # !J52_reg_o[14] & J82_reg_o[14]_qfbk & A1L362;

--J82_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[14] at LC_X13_Y8_N9
--operation mode is normal

J82_reg_o[14]_sload_eqn = W1L17;
J82_reg_o[14] = DFFEA(J82_reg_o[14]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--J42_reg_o[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[14] at LC_X8_Y12_N6
--operation mode is normal

J42_reg_o[14]_lut_out = W1L17;
J42_reg_o[14] = DFFEA(J42_reg_o[14]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--HB1L77 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[14]~4588 at LC_X9_Y12_N4
--operation mode is normal

HB1_num_rows_data[14]_qfbk = HB1_num_rows_data[14];
HB1L77 = A1L562 & (J42_reg_o[14] # A1L162 & HB1_num_rows_data[14]_qfbk) # !A1L562 & A1L162 & HB1_num_rows_data[14]_qfbk;

--HB1_num_rows_data[14] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[14] at LC_X9_Y12_N4
--operation mode is normal

HB1_num_rows_data[14]_sload_eqn = W1L17;
HB1_num_rows_data[14] = DFFEA(HB1_num_rows_data[14]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--W1L881 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[14]~11396 at LC_X13_Y14_N1
--operation mode is normal

W1L881 = W1L391 # W1L981 & (W1L091 # W1L191);


--BB4L56 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6059 at LC_X14_Y22_N2
--operation mode is normal

J61_reg_o[15]_qfbk = J61_reg_o[15];
BB4L56 = BB4L43 & (V1L201 & J61_reg_o[15]_qfbk # !V1L201 & X2_q_b[15]);

--J61_reg_o[15] is dispatch:cmd0|reg:reply1|reg_o[15] at LC_X14_Y22_N2
--operation mode is normal

J61_reg_o[15]_sload_eqn = J41_reg_o[15];
J61_reg_o[15] = DFFEA(J61_reg_o[15]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L66 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6060 at LC_X9_Y23_N5
--operation mode is normal

J51_reg_o[15]_qfbk = J51_reg_o[15];
BB4L66 = V1L301 & V1L201 & J51_reg_o[15]_qfbk & V1L701;

--J51_reg_o[15] is dispatch:cmd0|reg:reply0|reg_o[15] at LC_X9_Y23_N5
--operation mode is normal

J51_reg_o[15]_sload_eqn = J31_reg_o[15];
J51_reg_o[15] = DFFEA(J51_reg_o[15]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4_reg[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[16] at LC_X13_Y22_N4
--operation mode is normal

BB4_reg[16]_lut_out = BB4L86 # BB4L76 # BB4_reg[17] & !V1L701;
BB4_reg[16] = DFFEA(BB4_reg[16]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[16] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[16] at LC_X13_Y25_N4
--operation mode is normal

AB2_crc_reg[16]_lut_out = !V1L901Q & AB2_crc_reg[15];
AB2_crc_reg[16] = DFFEA(AB2_crc_reg[16]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L431 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[16]~689 at LC_X13_Y25_N0
--operation mode is normal

V1L431 = V1L761 & BB4_reg[16] # !V1L761 & AB2L94 & AB2_crc_reg[16];


--BB5_reg[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[19] at LC_X17_Y25_N7
--operation mode is normal

BB5_reg[19]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[18] # !CB1L4Q & BB5_reg[20];
BB5_reg[19] = DFFEA(BB5_reg[19]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L727 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~86 at LC_X7_Y16_N9
--operation mode is arithmetic

GB1L727 = CARRY(M11_safe_q[15] & (!GB1L627 # !GB1L55) # !M11_safe_q[15] & !GB1L55 & !GB1L627);


--J42_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[15] at LC_X8_Y12_N3
--operation mode is normal

J42_reg_o[15]_lut_out = X1_q_b[15] & W1L19Q;
J42_reg_o[15] = DFFEA(J42_reg_o[15]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--GB1L372 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~93 at LC_X8_Y9_N8
--operation mode is arithmetic

GB1L372_carry_eqn = (!GB1L062 & GB1L172) # (GB1L062 & GB1L272);
GB1L372 = J42_reg_o[14] $ GB1L372_carry_eqn;

--GB1L572 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~93COUT0 at LC_X8_Y9_N8
--operation mode is arithmetic

GB1L572_cout_0 = J42_reg_o[14] # !GB1L172;
GB1L572 = CARRY(GB1L572_cout_0);

--GB1L672 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~93COUT1 at LC_X8_Y9_N8
--operation mode is arithmetic

GB1L672_cout_1 = J42_reg_o[14] # !GB1L272;
GB1L672 = CARRY(GB1L672_cout_1);


--GB1L838 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~118 at LC_X3_Y7_N9
--operation mode is arithmetic

GB1L838 = CARRY(M21_safe_q[15] & (!GB1L738 # !GB1L661) # !M21_safe_q[15] & !GB1L661 & !GB1L738);


--GB1L994 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~20COUT0 at LC_X7_Y9_N7
--operation mode is arithmetic

GB1L994_cout_0 = GB1L962 & M21_safe_q[13] & !GB1L594 # !GB1L962 & (M21_safe_q[13] # !GB1L594);
GB1L994 = CARRY(GB1L994_cout_0);

--GB1L005 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~20COUT1 at LC_X7_Y9_N7
--operation mode is arithmetic

GB1L005_cout_1 = GB1L962 & M21_safe_q[13] & !GB1L694 # !GB1L962 & (M21_safe_q[13] # !GB1L694);
GB1L005 = CARRY(GB1L005_cout_1);


--GB1L483 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~125 at LC_X5_Y6_N8
--operation mode is arithmetic

GB1L483_carry_eqn = (!GB1L173 & GB1L283) # (GB1L173 & GB1L383);
GB1L483 = GB1L261 $ GB1L483_carry_eqn;

--GB1L683 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~125COUT0 at LC_X5_Y6_N8
--operation mode is arithmetic

GB1L683_cout_0 = GB1L261 # !GB1L283;
GB1L683 = CARRY(GB1L683_cout_0);

--GB1L783 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~125COUT1 at LC_X5_Y6_N8
--operation mode is arithmetic

GB1L783_cout_1 = GB1L261 # !GB1L383;
GB1L783 = CARRY(GB1L783_cout_1);


--GB1L016 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~52COUT0 at LC_X6_Y6_N7
--operation mode is arithmetic

GB1L016_cout_0 = GB1L083 & (!GB1L606 # !M21_safe_q[13]) # !GB1L083 & !M21_safe_q[13] & !GB1L606;
GB1L016 = CARRY(GB1L016_cout_0);

--GB1L116 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~52COUT1 at LC_X6_Y6_N7
--operation mode is arithmetic

GB1L116_cout_1 = GB1L083 & (!GB1L706 # !M21_safe_q[13]) # !GB1L083 & !M21_safe_q[13] & !GB1L706;
GB1L116 = CARRY(GB1L116_cout_1);


--J02_reg_o[14] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[14] at LC_X14_Y21_N5
--operation mode is normal

J02_reg_o[14]_lut_out = BB1_reg[14];
J02_reg_o[14] = DFFEA(J02_reg_o[14]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J41_reg_o[15] is dispatch:cmd0|reg:cmd1|reg_o[15] at LC_X14_Y22_N5
--operation mode is normal

J41_reg_o[15]_lut_out = U1L602Q & J02_reg_o[15];
J41_reg_o[15] = DFFEA(J41_reg_o[15]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--W1L491 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[15]~11397 at LC_X18_Y13_N3
--operation mode is normal

W1L491 = A1L372 & (W1L2 & S2_q_b[15] # !W1L2 & S4_q_b[15]);


--W1L591 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[15]~11398 at LC_X18_Y13_N7
--operation mode is normal

J21_reg_o[15]_qfbk = J21_reg_o[15];
W1L591 = A1L952 & (S6_q_b[15] # A1L852 & J21_reg_o[15]_qfbk) # !A1L952 & A1L852 & J21_reg_o[15]_qfbk;

--J21_reg_o[15] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[15] at LC_X18_Y13_N7
--operation mode is normal

J21_reg_o[15]_sload_eqn = W1L27;
J21_reg_o[15] = DFFEA(J21_reg_o[15]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L691 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[15]~11399 at LC_X18_Y13_N4
--operation mode is normal

W1L691 = !W1L69 & H1L7 & (W1L591 # W1L491);


--HB1L97 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~4590 at LC_X9_Y9_N8
--operation mode is normal

HB1_row_length_data[15]_qfbk = HB1_row_length_data[15];
HB1L97 = J62_reg_o[15] & (A1L662 # HB1_row_length_data[15]_qfbk & A1L062) # !J62_reg_o[15] & HB1_row_length_data[15]_qfbk & A1L062;

--HB1_row_length_data[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[15] at LC_X9_Y9_N8
--operation mode is normal

HB1_row_length_data[15]_sload_eqn = W1L27;
HB1_row_length_data[15] = DFFEA(HB1_row_length_data[15]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L08 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~4591 at LC_X18_Y13_N6
--operation mode is normal

J72_reg_o[15]_qfbk = J72_reg_o[15];
HB1L08 = A1L262 & (J72_reg_o[15]_qfbk # HB1_init_window_req_data[15] & A1L762) # !A1L262 & HB1_init_window_req_data[15] & A1L762;

--J72_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[15] at LC_X18_Y13_N6
--operation mode is normal

J72_reg_o[15]_sload_eqn = W1L27;
J72_reg_o[15] = DFFEA(J72_reg_o[15]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[15] at LC_X12_Y13_N7
--operation mode is normal

J52_reg_o[15]_lut_out = X1_q_b[15] & W1L19Q;
J52_reg_o[15] = DFFEA(J52_reg_o[15]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L18 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~4592 at LC_X12_Y13_N1
--operation mode is normal

J82_reg_o[15]_qfbk = J82_reg_o[15];
HB1L18 = J52_reg_o[15] & (A1L462 # A1L362 & J82_reg_o[15]_qfbk) # !J52_reg_o[15] & A1L362 & J82_reg_o[15]_qfbk;

--J82_reg_o[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[15] at LC_X12_Y13_N1
--operation mode is normal

J82_reg_o[15]_sload_eqn = W1L27;
J82_reg_o[15] = DFFEA(J82_reg_o[15]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--HB1L28 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~4593 at LC_X9_Y12_N5
--operation mode is normal

HB1_num_rows_data[15]_qfbk = HB1_num_rows_data[15];
HB1L28 = A1L562 & (J42_reg_o[15] # HB1_num_rows_data[15]_qfbk & A1L162) # !A1L562 & HB1_num_rows_data[15]_qfbk & A1L162;

--HB1_num_rows_data[15] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[15] at LC_X9_Y12_N5
--operation mode is normal

HB1_num_rows_data[15]_sload_eqn = W1L27;
HB1_num_rows_data[15] = DFFEA(HB1_num_rows_data[15]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1L38 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[15]~4594 at LC_X18_Y13_N9
--operation mode is normal

HB1L38 = HB1L28 # HB1L08 # HB1L18 # HB1L97;


--W1L791 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[15]~11400 at LC_X18_Y13_N0
--operation mode is normal

W1L791 = W1L691 # HB1L38 & W1L011;


--BB4L76 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6062 at LC_X14_Y20_N6
--operation mode is normal

J61_reg_o[16]_qfbk = J61_reg_o[16];
BB4L76 = BB4L43 & (V1L201 & J61_reg_o[16]_qfbk # !V1L201 & X2_q_b[16]);

--J61_reg_o[16] is dispatch:cmd0|reg:reply1|reg_o[16] at LC_X14_Y20_N6
--operation mode is normal

J61_reg_o[16]_sload_eqn = J41_reg_o[16];
J61_reg_o[16] = DFFEA(J61_reg_o[16]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L86 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6063 at LC_X9_Y22_N4
--operation mode is normal

J51_reg_o[16]_qfbk = J51_reg_o[16];
BB4L86 = V1L301 & V1L701 & J51_reg_o[16]_qfbk & V1L201;

--J51_reg_o[16] is dispatch:cmd0|reg:reply0|reg_o[16] at LC_X9_Y22_N4
--operation mode is normal

J51_reg_o[16]_sload_eqn = J31_reg_o[16];
J51_reg_o[16] = DFFEA(J51_reg_o[16]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4_reg[17] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[17] at LC_X13_Y22_N2
--operation mode is normal

BB4_reg[17]_lut_out = BB4L07 # BB4L96 # BB4_reg[18] & !V1L701;
BB4_reg[17] = DFFEA(BB4_reg[17]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[15] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[15] at LC_X13_Y25_N2
--operation mode is normal

AB2_crc_reg[15]_lut_out = AB2_crc_reg[14] & !V1L901Q;
AB2_crc_reg[15] = DFFEA(AB2_crc_reg[15]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L531 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[17]~690 at LC_X13_Y25_N3
--operation mode is normal

V1L531 = V1L761 & BB4_reg[17] # !V1L761 & AB2L94 & AB2_crc_reg[15];


--BB5_reg[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[20] at LC_X17_Y25_N0
--operation mode is normal

BB5_reg[20]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[19] # !CB1L4Q & BB5_reg[21];
BB5_reg[20] = DFFEA(BB5_reg[20]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L527 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~85COUT0 at LC_X7_Y16_N8
--operation mode is arithmetic

GB1L527_cout_0 = M11_safe_q[14] & GB1L15 & !GB1L127 # !M11_safe_q[14] & (GB1L15 # !GB1L127);
GB1L527 = CARRY(GB1L527_cout_0);

--GB1L627 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~85COUT1 at LC_X7_Y16_N8
--operation mode is arithmetic

GB1L627_cout_1 = M11_safe_q[14] & GB1L15 & !GB1L227 # !M11_safe_q[14] & (GB1L15 # !GB1L227);
GB1L627 = CARRY(GB1L627_cout_1);


--GB1L962 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~92 at LC_X8_Y9_N7
--operation mode is arithmetic

GB1L962_carry_eqn = (!GB1L062 & GB1L762) # (GB1L062 & GB1L862);
GB1L962 = J42_reg_o[13] $ !GB1L962_carry_eqn;

--GB1L172 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~92COUT0 at LC_X8_Y9_N7
--operation mode is arithmetic

GB1L172_cout_0 = !J42_reg_o[13] & !GB1L762;
GB1L172 = CARRY(GB1L172_cout_0);

--GB1L272 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~92COUT1 at LC_X8_Y9_N7
--operation mode is arithmetic

GB1L272_cout_1 = !J42_reg_o[13] & !GB1L862;
GB1L272 = CARRY(GB1L272_cout_1);


--GB1L638 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~117COUT0 at LC_X3_Y7_N8
--operation mode is arithmetic

GB1L638_cout_0 = M21_safe_q[14] & GB1L261 & !GB1L238 # !M21_safe_q[14] & (GB1L261 # !GB1L238);
GB1L638 = CARRY(GB1L638_cout_0);

--GB1L738 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~117COUT1 at LC_X3_Y7_N8
--operation mode is arithmetic

GB1L738_cout_1 = M21_safe_q[14] & GB1L261 & !GB1L338 # !M21_safe_q[14] & (GB1L261 # !GB1L338);
GB1L738 = CARRY(GB1L738_cout_1);


--GB1L594 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~19COUT0 at LC_X7_Y9_N6
--operation mode is arithmetic

GB1L594_cout_0 = M21_safe_q[12] & GB1L562 & !GB1L194 # !M21_safe_q[12] & (GB1L562 # !GB1L194);
GB1L594 = CARRY(GB1L594_cout_0);

--GB1L694 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~19COUT1 at LC_X7_Y9_N6
--operation mode is arithmetic

GB1L694_cout_1 = M21_safe_q[12] & GB1L562 & !GB1L294 # !M21_safe_q[12] & (GB1L562 # !GB1L294);
GB1L694 = CARRY(GB1L694_cout_1);


--GB1L083 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~124 at LC_X5_Y6_N7
--operation mode is arithmetic

GB1L083_carry_eqn = (!GB1L173 & GB1L873) # (GB1L173 & GB1L973);
GB1L083 = GB1L851 $ !GB1L083_carry_eqn;

--GB1L283 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~124COUT0 at LC_X5_Y6_N7
--operation mode is arithmetic

GB1L283_cout_0 = !GB1L851 & !GB1L873;
GB1L283 = CARRY(GB1L283_cout_0);

--GB1L383 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~124COUT1 at LC_X5_Y6_N7
--operation mode is arithmetic

GB1L383_cout_1 = !GB1L851 & !GB1L973;
GB1L383 = CARRY(GB1L383_cout_1);


--GB1L606 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~51COUT0 at LC_X6_Y6_N6
--operation mode is arithmetic

GB1L606_cout_0 = M21_safe_q[12] & (!GB1L206 # !GB1L673) # !M21_safe_q[12] & !GB1L673 & !GB1L206;
GB1L606 = CARRY(GB1L606_cout_0);

--GB1L706 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~51COUT1 at LC_X6_Y6_N6
--operation mode is arithmetic

GB1L706_cout_1 = M21_safe_q[12] & (!GB1L306 # !GB1L673) # !M21_safe_q[12] & !GB1L673 & !GB1L306;
GB1L706 = CARRY(GB1L706_cout_1);


--J02_reg_o[15] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[15] at LC_X13_Y21_N4
--operation mode is normal

J02_reg_o[15]_sload_eqn = BB1_reg[15];
J02_reg_o[15] = DFFEA(J02_reg_o[15]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--J21_reg_o[16] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[16] at LC_X9_Y13_N0
--operation mode is normal

J21_reg_o[16]_sload_eqn = W1L37;
J21_reg_o[16] = DFFEA(J21_reg_o[16]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--HB1L48 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~4595 at LC_X9_Y13_N8
--operation mode is normal

HB1_row_length_data[16]_qfbk = HB1_row_length_data[16];
HB1L48 = J62_reg_o[16] & (A1L662 # HB1_row_length_data[16]_qfbk & A1L062) # !J62_reg_o[16] & HB1_row_length_data[16]_qfbk & A1L062;

--HB1_row_length_data[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[16] at LC_X9_Y13_N8
--operation mode is normal

HB1_row_length_data[16]_sload_eqn = W1L37;
HB1_row_length_data[16] = DFFEA(HB1_row_length_data[16]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L58 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~4596 at LC_X12_Y14_N2
--operation mode is normal

J72_reg_o[16]_qfbk = J72_reg_o[16];
HB1L58 = A1L762 & (HB1_init_window_req_data[16] # J72_reg_o[16]_qfbk & A1L262) # !A1L762 & J72_reg_o[16]_qfbk & A1L262;

--J72_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[16] at LC_X12_Y14_N2
--operation mode is normal

J72_reg_o[16]_sload_eqn = W1L37;
J72_reg_o[16] = DFFEA(J72_reg_o[16]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[16] at LC_X13_Y14_N9
--operation mode is normal

J52_reg_o[16]_lut_out = W1L19Q & X1_q_b[16];
J52_reg_o[16] = DFFEA(J52_reg_o[16]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L68 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~4597 at LC_X12_Y13_N9
--operation mode is normal

J82_reg_o[16]_qfbk = J82_reg_o[16];
HB1L68 = J52_reg_o[16] & (A1L462 # A1L362 & J82_reg_o[16]_qfbk) # !J52_reg_o[16] & A1L362 & J82_reg_o[16]_qfbk;

--J82_reg_o[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[16] at LC_X12_Y13_N9
--operation mode is normal

J82_reg_o[16]_sload_eqn = W1L37;
J82_reg_o[16] = DFFEA(J82_reg_o[16]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--HB1L78 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[16]~4598 at LC_X9_Y12_N3
--operation mode is normal

HB1_num_rows_data[16]_qfbk = HB1_num_rows_data[16];
HB1L78 = A1L562 & (J42_reg_o[16] # HB1_num_rows_data[16]_qfbk & A1L162) # !A1L562 & HB1_num_rows_data[16]_qfbk & A1L162;

--HB1_num_rows_data[16] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[16] at LC_X9_Y12_N3
--operation mode is normal

HB1_num_rows_data[16]_sload_eqn = W1L37;
HB1_num_rows_data[16] = DFFEA(HB1_num_rows_data[16]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--W1L102 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~11404 at LC_X9_Y13_N6
--operation mode is normal

W1L102 = W1L602 # W1L202 & (W1L402 # W1L302);


--J31_reg_o[16] is dispatch:cmd0|reg:cmd0|reg_o[16] at LC_X9_Y22_N3
--operation mode is normal

J31_reg_o[16]_lut_out = U1L602Q & J91_reg_o[16];
J31_reg_o[16] = DFFEA(J31_reg_o[16]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--BB4L96 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6065 at LC_X13_Y21_N5
--operation mode is normal

J61_reg_o[17]_qfbk = J61_reg_o[17];
BB4L96 = BB4L43 & (V1L201 & J61_reg_o[17]_qfbk # !V1L201 & X2_q_b[17]);

--J61_reg_o[17] is dispatch:cmd0|reg:reply1|reg_o[17] at LC_X13_Y21_N5
--operation mode is normal

J61_reg_o[17]_sload_eqn = J41_reg_o[17];
J61_reg_o[17] = DFFEA(J61_reg_o[17]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L07 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6066 at LC_X12_Y22_N9
--operation mode is normal

J51_reg_o[17]_qfbk = J51_reg_o[17];
BB4L07 = V1L301 & V1L201 & J51_reg_o[17]_qfbk & V1L701;

--J51_reg_o[17] is dispatch:cmd0|reg:reply0|reg_o[17] at LC_X12_Y22_N9
--operation mode is normal

J51_reg_o[17]_sload_eqn = J31_reg_o[17];
J51_reg_o[17] = DFFEA(J51_reg_o[17]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4_reg[18] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[18] at LC_X12_Y22_N8
--operation mode is normal

BB4_reg[18]_lut_out = BB4L27 # BB4L17 # !V1L701 & BB4_reg[19];
BB4_reg[18] = DFFEA(BB4_reg[18]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[14] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[14] at LC_X13_Y25_N5
--operation mode is normal

AB2_crc_reg[14]_lut_out = !V1L901Q & AB2_crc_reg[13];
AB2_crc_reg[14] = DFFEA(AB2_crc_reg[14]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L631 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[18]~691 at LC_X13_Y25_N6
--operation mode is normal

V1L631 = V1L761 & BB4_reg[18] # !V1L761 & AB2L94 & AB2_crc_reg[14];


--BB5_reg[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[21] at LC_X17_Y25_N3
--operation mode is normal

BB5_reg[21]_lut_out = CB1L4Q & EB1_q_b[20] & DB1L811Q # !CB1L4Q & BB5_reg[22];
BB5_reg[21] = DFFEA(BB5_reg[21]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L127 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~84COUT0 at LC_X7_Y16_N7
--operation mode is arithmetic

GB1L127_cout_0 = GB1L74 & M11_safe_q[13] & !GB1L717 # !GB1L74 & (M11_safe_q[13] # !GB1L717);
GB1L127 = CARRY(GB1L127_cout_0);

--GB1L227 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~84COUT1 at LC_X7_Y16_N7
--operation mode is arithmetic

GB1L227_cout_1 = GB1L74 & M11_safe_q[13] & !GB1L817 # !GB1L74 & (M11_safe_q[13] # !GB1L817);
GB1L227 = CARRY(GB1L227_cout_1);


--GB1L562 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~91 at LC_X8_Y9_N6
--operation mode is arithmetic

GB1L562_carry_eqn = (!GB1L062 & GB1L362) # (GB1L062 & GB1L462);
GB1L562 = J42_reg_o[12] $ GB1L562_carry_eqn;

--GB1L762 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~91COUT0 at LC_X8_Y9_N6
--operation mode is arithmetic

GB1L762_cout_0 = J42_reg_o[12] # !GB1L362;
GB1L762 = CARRY(GB1L762_cout_0);

--GB1L862 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~91COUT1 at LC_X8_Y9_N6
--operation mode is arithmetic

GB1L862_cout_1 = J42_reg_o[12] # !GB1L462;
GB1L862 = CARRY(GB1L862_cout_1);


--GB1L238 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~116COUT0 at LC_X3_Y7_N7
--operation mode is arithmetic

GB1L238_cout_0 = M21_safe_q[13] & (!GB1L828 # !GB1L851) # !M21_safe_q[13] & !GB1L851 & !GB1L828;
GB1L238 = CARRY(GB1L238_cout_0);

--GB1L338 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~116COUT1 at LC_X3_Y7_N7
--operation mode is arithmetic

GB1L338_cout_1 = M21_safe_q[13] & (!GB1L928 # !GB1L851) # !M21_safe_q[13] & !GB1L851 & !GB1L928;
GB1L338 = CARRY(GB1L338_cout_1);


--GB1L194 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~18COUT0 at LC_X7_Y9_N5
--operation mode is arithmetic

GB1L194_cout_0 = M21_safe_q[11] & (!GB1L784 # !GB1L162) # !M21_safe_q[11] & !GB1L162 & !GB1L784;
GB1L194 = CARRY(GB1L194_cout_0);

--GB1L294 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~18COUT1 at LC_X7_Y9_N5
--operation mode is arithmetic

GB1L294_cout_1 = M21_safe_q[11] & (!GB1L784 # !GB1L162) # !M21_safe_q[11] & !GB1L162 & !GB1L784;
GB1L294 = CARRY(GB1L294_cout_1);


--GB1L673 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~123 at LC_X5_Y6_N6
--operation mode is arithmetic

GB1L673_carry_eqn = (!GB1L173 & GB1L473) # (GB1L173 & GB1L573);
GB1L673 = GB1L451 $ GB1L673_carry_eqn;

--GB1L873 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~123COUT0 at LC_X5_Y6_N6
--operation mode is arithmetic

GB1L873_cout_0 = GB1L451 # !GB1L473;
GB1L873 = CARRY(GB1L873_cout_0);

--GB1L973 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~123COUT1 at LC_X5_Y6_N6
--operation mode is arithmetic

GB1L973_cout_1 = GB1L451 # !GB1L573;
GB1L973 = CARRY(GB1L973_cout_1);


--GB1L206 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~50COUT0 at LC_X6_Y6_N5
--operation mode is arithmetic

GB1L206_cout_0 = GB1L273 & (!GB1L895 # !M21_safe_q[11]) # !GB1L273 & !M21_safe_q[11] & !GB1L895;
GB1L206 = CARRY(GB1L206_cout_0);

--GB1L306 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~50COUT1 at LC_X6_Y6_N5
--operation mode is arithmetic

GB1L306_cout_1 = GB1L273 & (!GB1L895 # !M21_safe_q[11]) # !GB1L273 & !M21_safe_q[11] & !GB1L895;
GB1L306 = CARRY(GB1L306_cout_1);


--J91_reg_o[16] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[16] at LC_X12_Y21_N4
--operation mode is normal

J91_reg_o[16]_sload_eqn = BB1_reg[16];
J91_reg_o[16] = DFFEA(J91_reg_o[16]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--J21_reg_o[17] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[17] at LC_X17_Y13_N9
--operation mode is normal

J21_reg_o[17]_sload_eqn = W1L47;
J21_reg_o[17] = DFFEA(J21_reg_o[17]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--HB1L98 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~4600 at LC_X13_Y9_N7
--operation mode is normal

HB1_row_length_data[17]_qfbk = HB1_row_length_data[17];
HB1L98 = A1L662 & (J62_reg_o[17] # HB1_row_length_data[17]_qfbk & A1L062) # !A1L662 & HB1_row_length_data[17]_qfbk & A1L062;

--HB1_row_length_data[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[17] at LC_X13_Y9_N7
--operation mode is normal

HB1_row_length_data[17]_sload_eqn = W1L47;
HB1_row_length_data[17] = DFFEA(HB1_row_length_data[17]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L09 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~4601 at LC_X18_Y11_N6
--operation mode is normal

J72_reg_o[17]_qfbk = J72_reg_o[17];
HB1L09 = A1L262 & (J72_reg_o[17]_qfbk # A1L762 & HB1_init_window_req_data[17]) # !A1L262 & A1L762 & HB1_init_window_req_data[17];

--J72_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[17] at LC_X18_Y11_N6
--operation mode is normal

J72_reg_o[17]_sload_eqn = W1L47;
J72_reg_o[17] = DFFEA(J72_reg_o[17]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[17] at LC_X13_Y13_N7
--operation mode is normal

J52_reg_o[17]_sload_eqn = W1L47;
J52_reg_o[17] = DFFEA(J52_reg_o[17]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L19 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~4602 at LC_X13_Y10_N9
--operation mode is normal

J82_reg_o[17]_qfbk = J82_reg_o[17];
HB1L19 = A1L362 & (J82_reg_o[17]_qfbk # A1L462 & J52_reg_o[17]) # !A1L362 & A1L462 & J52_reg_o[17];

--J82_reg_o[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[17] at LC_X13_Y10_N9
--operation mode is normal

J82_reg_o[17]_sload_eqn = W1L47;
J82_reg_o[17] = DFFEA(J82_reg_o[17]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--HB1L29 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[17]~4603 at LC_X9_Y12_N7
--operation mode is normal

HB1_num_rows_data[17]_qfbk = HB1_num_rows_data[17];
HB1L29 = A1L562 & (J42_reg_o[17] # HB1_num_rows_data[17]_qfbk & A1L162) # !A1L562 & HB1_num_rows_data[17]_qfbk & A1L162;

--HB1_num_rows_data[17] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[17] at LC_X9_Y12_N7
--operation mode is normal

HB1_num_rows_data[17]_sload_eqn = W1L47;
HB1_num_rows_data[17] = DFFEA(HB1_num_rows_data[17]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--W1L012 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[17]~11408 at LC_X17_Y13_N2
--operation mode is normal

W1L012 = W1L512 # W1L112 & (W1L312 # W1L212);


--J31_reg_o[17] is dispatch:cmd0|reg:cmd0|reg_o[17] at LC_X12_Y21_N1
--operation mode is normal

J31_reg_o[17]_lut_out = U1L702Q # U1L602Q & J91_reg_o[17];
J31_reg_o[17] = DFFEA(J31_reg_o[17]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--BB4L17 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6068 at LC_X12_Y20_N5
--operation mode is normal

J61_reg_o[18]_qfbk = J61_reg_o[18];
BB4L17 = BB4L43 & (V1L201 & J61_reg_o[18]_qfbk # !V1L201 & X2_q_b[18]);

--J61_reg_o[18] is dispatch:cmd0|reg:reply1|reg_o[18] at LC_X12_Y20_N5
--operation mode is normal

J61_reg_o[18]_sload_eqn = J41_reg_o[18];
J61_reg_o[18] = DFFEA(J61_reg_o[18]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L27 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6069 at LC_X12_Y22_N5
--operation mode is normal

J51_reg_o[18]_qfbk = J51_reg_o[18];
BB4L27 = V1L301 & V1L201 & J51_reg_o[18]_qfbk & V1L701;

--J51_reg_o[18] is dispatch:cmd0|reg:reply0|reg_o[18] at LC_X12_Y22_N5
--operation mode is normal

J51_reg_o[18]_sload_eqn = J31_reg_o[18];
J51_reg_o[18] = DFFEA(J51_reg_o[18]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4_reg[19] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[19] at LC_X12_Y22_N2
--operation mode is normal

BB4_reg[19]_lut_out = BB4L47 # BB4L37 # !V1L701 & BB4_reg[20];
BB4_reg[19] = DFFEA(BB4_reg[19]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[13] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[13] at LC_X13_Y25_N8
--operation mode is normal

AB2_crc_reg[13]_lut_out = !V1L901Q & (AB2_crc_reg[32] $ BB4_reg[0] $ AB2_crc_reg[12]);
AB2_crc_reg[13] = DFFEA(AB2_crc_reg[13]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L731 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[19]~692 at LC_X13_Y25_N9
--operation mode is normal

V1L731 = V1L761 & BB4_reg[19] # !V1L761 & AB2L94 & AB2_crc_reg[13];


--BB5_reg[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[22] at LC_X17_Y25_N8
--operation mode is normal

BB5_reg[22]_lut_out = CB1L4Q & EB1_q_b[21] & DB1L811Q # !CB1L4Q & BB5_reg[23];
BB5_reg[22] = DFFEA(BB5_reg[22]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L717 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~83COUT0 at LC_X7_Y16_N6
--operation mode is arithmetic

GB1L717_cout_0 = M11_safe_q[12] & GB1L34 & !GB1L317 # !M11_safe_q[12] & (GB1L34 # !GB1L317);
GB1L717 = CARRY(GB1L717_cout_0);

--GB1L817 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~83COUT1 at LC_X7_Y16_N6
--operation mode is arithmetic

GB1L817_cout_1 = M11_safe_q[12] & GB1L34 & !GB1L417 # !M11_safe_q[12] & (GB1L34 # !GB1L417);
GB1L817 = CARRY(GB1L817_cout_1);


--GB1L162 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~90 at LC_X8_Y9_N5
--operation mode is arithmetic

GB1L162_carry_eqn = GB1L062;
GB1L162 = J42_reg_o[11] $ !GB1L162_carry_eqn;

--GB1L362 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~90COUT0 at LC_X8_Y9_N5
--operation mode is arithmetic

GB1L362_cout_0 = !J42_reg_o[11] & !GB1L062;
GB1L362 = CARRY(GB1L362_cout_0);

--GB1L462 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~90COUT1 at LC_X8_Y9_N5
--operation mode is arithmetic

GB1L462_cout_1 = !J42_reg_o[11] & !GB1L062;
GB1L462 = CARRY(GB1L462_cout_1);


--GB1L828 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~115COUT0 at LC_X3_Y7_N6
--operation mode is arithmetic

GB1L828_cout_0 = M21_safe_q[12] & GB1L451 & !GB1L428 # !M21_safe_q[12] & (GB1L451 # !GB1L428);
GB1L828 = CARRY(GB1L828_cout_0);

--GB1L928 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~115COUT1 at LC_X3_Y7_N6
--operation mode is arithmetic

GB1L928_cout_1 = M21_safe_q[12] & GB1L451 & !GB1L528 # !M21_safe_q[12] & (GB1L451 # !GB1L528);
GB1L928 = CARRY(GB1L928_cout_1);


--GB1L784 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~17 at LC_X7_Y9_N4
--operation mode is arithmetic

GB1L784 = CARRY(GB1L952 & (!GB1L684 # !M21_safe_q[10]) # !GB1L952 & !M21_safe_q[10] & !GB1L684);


--GB1L273 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~122 at LC_X5_Y6_N5
--operation mode is arithmetic

GB1L273_carry_eqn = GB1L173;
GB1L273 = GB1L051 $ !GB1L273_carry_eqn;

--GB1L473 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~122COUT0 at LC_X5_Y6_N5
--operation mode is arithmetic

GB1L473_cout_0 = !GB1L051 & !GB1L173;
GB1L473 = CARRY(GB1L473_cout_0);

--GB1L573 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~122COUT1 at LC_X5_Y6_N5
--operation mode is arithmetic

GB1L573_cout_1 = !GB1L051 & !GB1L173;
GB1L573 = CARRY(GB1L573_cout_1);


--GB1L895 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~49 at LC_X6_Y6_N4
--operation mode is arithmetic

GB1L895 = CARRY(M21_safe_q[10] & (!GB1L795 # !GB1L073) # !M21_safe_q[10] & !GB1L073 & !GB1L795);


--J91_reg_o[17] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[17] at LC_X12_Y21_N9
--operation mode is normal

J91_reg_o[17]_sload_eqn = BB1_reg[17];
J91_reg_o[17] = DFFEA(J91_reg_o[17]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--J21_reg_o[18] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[18] at LC_X14_Y12_N4
--operation mode is normal

J21_reg_o[18]_sload_eqn = W1L57;
J21_reg_o[18] = DFFEA(J21_reg_o[18]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--HB1L49 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~4605 at LC_X9_Y9_N9
--operation mode is normal

HB1_row_length_data[18]_qfbk = HB1_row_length_data[18];
HB1L49 = A1L062 & (HB1_row_length_data[18]_qfbk # A1L662 & J62_reg_o[18]) # !A1L062 & A1L662 & J62_reg_o[18];

--HB1_row_length_data[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[18] at LC_X9_Y9_N9
--operation mode is normal

HB1_row_length_data[18]_sload_eqn = W1L57;
HB1_row_length_data[18] = DFFEA(HB1_row_length_data[18]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L59 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~4606 at LC_X17_Y14_N9
--operation mode is normal

J72_reg_o[18]_qfbk = J72_reg_o[18];
HB1L59 = HB1_init_window_req_data[18] & (A1L762 # A1L262 & J72_reg_o[18]_qfbk) # !HB1_init_window_req_data[18] & A1L262 & J72_reg_o[18]_qfbk;

--J72_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[18] at LC_X17_Y14_N9
--operation mode is normal

J72_reg_o[18]_sload_eqn = W1L57;
J72_reg_o[18] = DFFEA(J72_reg_o[18]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[18] at LC_X12_Y15_N8
--operation mode is normal

J52_reg_o[18]_lut_out = W1L19Q & X1_q_b[18];
J52_reg_o[18] = DFFEA(J52_reg_o[18]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L69 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~4607 at LC_X12_Y13_N6
--operation mode is normal

J82_reg_o[18]_qfbk = J82_reg_o[18];
HB1L69 = J52_reg_o[18] & (A1L462 # A1L362 & J82_reg_o[18]_qfbk) # !J52_reg_o[18] & A1L362 & J82_reg_o[18]_qfbk;

--J82_reg_o[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[18] at LC_X12_Y13_N6
--operation mode is normal

J82_reg_o[18]_sload_eqn = W1L57;
J82_reg_o[18] = DFFEA(J82_reg_o[18]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--HB1L79 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[18]~4608 at LC_X9_Y12_N0
--operation mode is normal

HB1_num_rows_data[18]_qfbk = HB1_num_rows_data[18];
HB1L79 = A1L562 & (J42_reg_o[18] # A1L162 & HB1_num_rows_data[18]_qfbk) # !A1L562 & A1L162 & HB1_num_rows_data[18]_qfbk;

--HB1_num_rows_data[18] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[18] at LC_X9_Y12_N0
--operation mode is normal

HB1_num_rows_data[18]_sload_eqn = W1L57;
HB1_num_rows_data[18] = DFFEA(HB1_num_rows_data[18]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--W1L912 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[18]~11412 at LC_X14_Y12_N6
--operation mode is normal

W1L912 = W1L422 # W1L022 & (W1L122 # W1L222);


--J31_reg_o[18] is dispatch:cmd0|reg:cmd0|reg_o[18] at LC_X7_Y21_N8
--operation mode is normal

J31_reg_o[18]_lut_out = U1L602Q & J91_reg_o[18];
J31_reg_o[18] = DFFEA(J31_reg_o[18]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--BB4L37 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6071 at LC_X12_Y20_N8
--operation mode is normal

J61_reg_o[19]_qfbk = J61_reg_o[19];
BB4L37 = BB4L43 & (V1L201 & J61_reg_o[19]_qfbk # !V1L201 & X2_q_b[19]);

--J61_reg_o[19] is dispatch:cmd0|reg:reply1|reg_o[19] at LC_X12_Y20_N8
--operation mode is normal

J61_reg_o[19]_sload_eqn = J41_reg_o[19];
J61_reg_o[19] = DFFEA(J61_reg_o[19]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L47 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6072 at LC_X12_Y22_N6
--operation mode is normal

J51_reg_o[19]_qfbk = J51_reg_o[19];
BB4L47 = V1L301 & V1L201 & J51_reg_o[19]_qfbk & V1L701;

--J51_reg_o[19] is dispatch:cmd0|reg:reply0|reg_o[19] at LC_X12_Y22_N6
--operation mode is normal

J51_reg_o[19]_sload_eqn = J31_reg_o[19];
J51_reg_o[19] = DFFEA(J51_reg_o[19]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4_reg[20] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[20] at LC_X12_Y22_N4
--operation mode is normal

BB4_reg[20]_lut_out = BB4L67 # BB4L57 # !V1L701 & BB4_reg[21];
BB4_reg[20] = DFFEA(BB4_reg[20]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[12] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[12] at LC_X12_Y25_N0
--operation mode is normal

AB2_crc_reg[12]_lut_out = !V1L901Q & (AB2_crc_reg[32] $ AB2_crc_reg[11] $ BB4_reg[0]);
AB2_crc_reg[12] = DFFEA(AB2_crc_reg[12]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L831 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[20]~693 at LC_X12_Y25_N2
--operation mode is normal

V1L831 = V1L761 & BB4_reg[20] # !V1L761 & AB2L94 & AB2_crc_reg[12];


--BB5_reg[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[23] at LC_X17_Y25_N4
--operation mode is normal

BB5_reg[23]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[22] # !CB1L4Q & BB5_reg[24];
BB5_reg[23] = DFFEA(BB5_reg[23]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L317 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~82COUT0 at LC_X7_Y16_N5
--operation mode is arithmetic

GB1L317_cout_0 = GB1L93 & M11_safe_q[11] & !GB1L907 # !GB1L93 & (M11_safe_q[11] # !GB1L907);
GB1L317 = CARRY(GB1L317_cout_0);

--GB1L417 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~82COUT1 at LC_X7_Y16_N5
--operation mode is arithmetic

GB1L417_cout_1 = GB1L93 & M11_safe_q[11] & !GB1L907 # !GB1L93 & (M11_safe_q[11] # !GB1L907);
GB1L417 = CARRY(GB1L417_cout_1);


--GB1L952 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~89 at LC_X8_Y9_N4
--operation mode is arithmetic

GB1L952_carry_eqn = (!GB1L242 & GB1L752) # (GB1L242 & GB1L852);
GB1L952 = J42_reg_o[10] $ GB1L952_carry_eqn;

--GB1L062 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~89COUT at LC_X8_Y9_N4
--operation mode is arithmetic

GB1L062 = CARRY(J42_reg_o[10] # !GB1L852);


--GB1L428 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~114COUT0 at LC_X3_Y7_N5
--operation mode is arithmetic

GB1L428_cout_0 = GB1L051 & M21_safe_q[11] & !GB1L028 # !GB1L051 & (M21_safe_q[11] # !GB1L028);
GB1L428 = CARRY(GB1L428_cout_0);

--GB1L528 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~114COUT1 at LC_X3_Y7_N5
--operation mode is arithmetic

GB1L528_cout_1 = GB1L051 & M21_safe_q[11] & !GB1L028 # !GB1L051 & (M21_safe_q[11] # !GB1L028);
GB1L528 = CARRY(GB1L528_cout_1);


--GB1L584 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~16COUT0 at LC_X7_Y9_N3
--operation mode is arithmetic

GB1L584_cout_0 = GB1L552 & M21_safe_q[9] & !GB1L184 # !GB1L552 & (M21_safe_q[9] # !GB1L184);
GB1L584 = CARRY(GB1L584_cout_0);

--GB1L684 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~16COUT1 at LC_X7_Y9_N3
--operation mode is arithmetic

GB1L684_cout_1 = GB1L552 & M21_safe_q[9] & !GB1L284 # !GB1L552 & (M21_safe_q[9] # !GB1L284);
GB1L684 = CARRY(GB1L684_cout_1);


--GB1L073 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~121 at LC_X5_Y6_N4
--operation mode is arithmetic

GB1L073_carry_eqn = (!GB1L353 & GB1L863) # (GB1L353 & GB1L963);
GB1L073 = GB1L841 $ GB1L073_carry_eqn;

--GB1L173 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~121COUT at LC_X5_Y6_N4
--operation mode is arithmetic

GB1L173 = CARRY(GB1L841 # !GB1L963);


--GB1L695 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~48COUT0 at LC_X6_Y6_N3
--operation mode is arithmetic

GB1L695_cout_0 = M21_safe_q[9] & GB1L663 & !GB1L295 # !M21_safe_q[9] & (GB1L663 # !GB1L295);
GB1L695 = CARRY(GB1L695_cout_0);

--GB1L795 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~48COUT1 at LC_X6_Y6_N3
--operation mode is arithmetic

GB1L795_cout_1 = M21_safe_q[9] & GB1L663 & !GB1L395 # !M21_safe_q[9] & (GB1L663 # !GB1L395);
GB1L795 = CARRY(GB1L795_cout_1);


--J91_reg_o[18] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[18] at LC_X7_Y21_N2
--operation mode is normal

J91_reg_o[18]_sload_eqn = BB1_reg[18];
J91_reg_o[18] = DFFEA(J91_reg_o[18]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--W1L522 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[19]~11413 at LC_X17_Y10_N1
--operation mode is normal

W1L522 = A1L372 & (W1L2 & S2_q_b[19] # !W1L2 & S4_q_b[19]);


--W1L622 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[19]~11414 at LC_X17_Y10_N3
--operation mode is normal

J21_reg_o[19]_qfbk = J21_reg_o[19];
W1L622 = A1L852 & (J21_reg_o[19]_qfbk # A1L952 & S6_q_b[19]) # !A1L852 & A1L952 & S6_q_b[19];

--J21_reg_o[19] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[19] at LC_X17_Y10_N3
--operation mode is normal

J21_reg_o[19]_sload_eqn = W1L67;
J21_reg_o[19] = DFFEA(J21_reg_o[19]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L722 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[19]~11415 at LC_X17_Y10_N2
--operation mode is normal

W1L722 = !W1L69 & H1L7 & (W1L622 # W1L522);


--HB1L99 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~4610 at LC_X13_Y9_N6
--operation mode is normal

HB1_row_length_data[19]_qfbk = HB1_row_length_data[19];
HB1L99 = J62_reg_o[19] & (A1L662 # A1L062 & HB1_row_length_data[19]_qfbk) # !J62_reg_o[19] & A1L062 & HB1_row_length_data[19]_qfbk;

--HB1_row_length_data[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[19] at LC_X13_Y9_N6
--operation mode is normal

HB1_row_length_data[19]_sload_eqn = W1L67;
HB1_row_length_data[19] = DFFEA(HB1_row_length_data[19]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L001 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~4611 at LC_X18_Y11_N9
--operation mode is normal

J72_reg_o[19]_qfbk = J72_reg_o[19];
HB1L001 = A1L262 & (J72_reg_o[19]_qfbk # A1L762 & HB1_init_window_req_data[19]) # !A1L262 & A1L762 & HB1_init_window_req_data[19];

--J72_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[19] at LC_X18_Y11_N9
--operation mode is normal

J72_reg_o[19]_sload_eqn = W1L67;
J72_reg_o[19] = DFFEA(J72_reg_o[19]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[19] at LC_X18_Y10_N2
--operation mode is normal

J52_reg_o[19]_lut_out = W1L19Q & X1_q_b[19];
J52_reg_o[19] = DFFEA(J52_reg_o[19]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L101 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~4612 at LC_X18_Y10_N0
--operation mode is normal

J82_reg_o[19]_qfbk = J82_reg_o[19];
HB1L101 = A1L462 & (J52_reg_o[19] # A1L362 & J82_reg_o[19]_qfbk) # !A1L462 & A1L362 & J82_reg_o[19]_qfbk;

--J82_reg_o[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[19] at LC_X18_Y10_N0
--operation mode is normal

J82_reg_o[19]_sload_eqn = W1L67;
J82_reg_o[19] = DFFEA(J82_reg_o[19]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--HB1L201 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~4613 at LC_X9_Y12_N1
--operation mode is normal

HB1_num_rows_data[19]_qfbk = HB1_num_rows_data[19];
HB1L201 = A1L562 & (J42_reg_o[19] # A1L162 & HB1_num_rows_data[19]_qfbk) # !A1L562 & A1L162 & HB1_num_rows_data[19]_qfbk;

--HB1_num_rows_data[19] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[19] at LC_X9_Y12_N1
--operation mode is normal

HB1_num_rows_data[19]_sload_eqn = W1L67;
HB1_num_rows_data[19] = DFFEA(HB1_num_rows_data[19]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1L301 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[19]~4614 at LC_X17_Y10_N9
--operation mode is normal

HB1L301 = HB1L001 # HB1L99 # HB1L101 # HB1L201;


--W1L822 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[19]~11416 at LC_X17_Y10_N0
--operation mode is normal

W1L822 = W1L722 # W1L011 & HB1L301;


--J31_reg_o[19] is dispatch:cmd0|reg:cmd0|reg_o[19] at LC_X12_Y21_N5
--operation mode is normal

J31_reg_o[19]_lut_out = U1L702Q # U1L602Q & J91_reg_o[19];
J31_reg_o[19] = DFFEA(J31_reg_o[19]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--BB4L57 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6074 at LC_X12_Y20_N9
--operation mode is normal

J61_reg_o[20]_qfbk = J61_reg_o[20];
BB4L57 = BB4L43 & (V1L201 & J61_reg_o[20]_qfbk # !V1L201 & X2_q_b[20]);

--J61_reg_o[20] is dispatch:cmd0|reg:reply1|reg_o[20] at LC_X12_Y20_N9
--operation mode is normal

J61_reg_o[20]_sload_eqn = J41_reg_o[20];
J61_reg_o[20] = DFFEA(J61_reg_o[20]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L67 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6075 at LC_X9_Y22_N5
--operation mode is normal

J51_reg_o[20]_qfbk = J51_reg_o[20];
BB4L67 = V1L301 & V1L701 & J51_reg_o[20]_qfbk & V1L201;

--J51_reg_o[20] is dispatch:cmd0|reg:reply0|reg_o[20] at LC_X9_Y22_N5
--operation mode is normal

J51_reg_o[20]_sload_eqn = J31_reg_o[20];
J51_reg_o[20] = DFFEA(J51_reg_o[20]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4_reg[21] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[21] at LC_X12_Y22_N0
--operation mode is normal

BB4_reg[21]_lut_out = BB4L87 # BB4L77 # !V1L701 & BB4_reg[22];
BB4_reg[21] = DFFEA(BB4_reg[21]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[11] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[11] at LC_X12_Y25_N7
--operation mode is normal

AB2_crc_reg[11]_lut_out = !V1L901Q & (BB4_reg[0] $ AB2_crc_reg[32] $ AB2_crc_reg[10]);
AB2_crc_reg[11] = DFFEA(AB2_crc_reg[11]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L931 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[21]~694 at LC_X12_Y25_N5
--operation mode is normal

V1L931 = V1L761 & BB4_reg[21] # !V1L761 & AB2_crc_reg[11] & AB2L94;


--BB5_reg[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[24] at LC_X17_Y25_N2
--operation mode is normal

BB5_reg[24]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[23] # !CB1L4Q & BB5_reg[25];
BB5_reg[24] = DFFEA(BB5_reg[24]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L907 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~81 at LC_X7_Y16_N4
--operation mode is arithmetic

GB1L907 = CARRY(GB1L73 & (!GB1L807 # !M11_safe_q[10]) # !GB1L73 & !M11_safe_q[10] & !GB1L807);


--GB1L552 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~88 at LC_X8_Y9_N3
--operation mode is arithmetic

GB1L552_carry_eqn = (!GB1L242 & GB1L352) # (GB1L242 & GB1L452);
GB1L552 = J42_reg_o[9] $ !GB1L552_carry_eqn;

--GB1L752 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~88COUT0 at LC_X8_Y9_N3
--operation mode is arithmetic

GB1L752_cout_0 = !J42_reg_o[9] & !GB1L352;
GB1L752 = CARRY(GB1L752_cout_0);

--GB1L852 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~88COUT1 at LC_X8_Y9_N3
--operation mode is arithmetic

GB1L852_cout_1 = !J42_reg_o[9] & !GB1L452;
GB1L852 = CARRY(GB1L852_cout_1);


--GB1L028 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~113 at LC_X3_Y7_N4
--operation mode is arithmetic

GB1L028 = CARRY(GB1L841 & (!GB1L918 # !M21_safe_q[10]) # !GB1L841 & !M21_safe_q[10] & !GB1L918);


--GB1L184 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~15COUT0 at LC_X7_Y9_N2
--operation mode is arithmetic

GB1L184_cout_0 = M21_safe_q[8] & GB1L152 & !GB1L774 # !M21_safe_q[8] & (GB1L152 # !GB1L774);
GB1L184 = CARRY(GB1L184_cout_0);

--GB1L284 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~15COUT1 at LC_X7_Y9_N2
--operation mode is arithmetic

GB1L284_cout_1 = M21_safe_q[8] & GB1L152 & !GB1L874 # !M21_safe_q[8] & (GB1L152 # !GB1L874);
GB1L284 = CARRY(GB1L284_cout_1);


--GB1L663 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~120 at LC_X5_Y6_N3
--operation mode is arithmetic

GB1L663_carry_eqn = (!GB1L353 & GB1L463) # (GB1L353 & GB1L563);
GB1L663 = GB1L441 $ !GB1L663_carry_eqn;

--GB1L863 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~120COUT0 at LC_X5_Y6_N3
--operation mode is arithmetic

GB1L863_cout_0 = !GB1L441 & !GB1L463;
GB1L863 = CARRY(GB1L863_cout_0);

--GB1L963 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~120COUT1 at LC_X5_Y6_N3
--operation mode is arithmetic

GB1L963_cout_1 = !GB1L441 & !GB1L563;
GB1L963 = CARRY(GB1L963_cout_1);


--GB1L295 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~47COUT0 at LC_X6_Y6_N2
--operation mode is arithmetic

GB1L295_cout_0 = M21_safe_q[8] & (!GB1L885 # !GB1L263) # !M21_safe_q[8] & !GB1L263 & !GB1L885;
GB1L295 = CARRY(GB1L295_cout_0);

--GB1L395 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~47COUT1 at LC_X6_Y6_N2
--operation mode is arithmetic

GB1L395_cout_1 = M21_safe_q[8] & (!GB1L985 # !GB1L263) # !M21_safe_q[8] & !GB1L263 & !GB1L985;
GB1L395 = CARRY(GB1L395_cout_1);


--J91_reg_o[19] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[19] at LC_X12_Y21_N6
--operation mode is normal

J91_reg_o[19]_sload_eqn = BB1_reg[19];
J91_reg_o[19] = DFFEA(J91_reg_o[19]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--W1L922 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[20]~11417 at LC_X14_Y13_N0
--operation mode is normal

W1L922 = A1L372 & (W1L2 & S2_q_b[20] # !W1L2 & S4_q_b[20]);


--W1L032 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[20]~11418 at LC_X14_Y13_N1
--operation mode is normal

J21_reg_o[20]_qfbk = J21_reg_o[20];
W1L032 = A1L952 & (S6_q_b[20] # A1L852 & J21_reg_o[20]_qfbk) # !A1L952 & A1L852 & J21_reg_o[20]_qfbk;

--J21_reg_o[20] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[20] at LC_X14_Y13_N1
--operation mode is normal

J21_reg_o[20]_sload_eqn = W1L77;
J21_reg_o[20] = DFFEA(J21_reg_o[20]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L132 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[20]~11419 at LC_X14_Y13_N6
--operation mode is normal

W1L132 = H1L7 & !W1L69 & (W1L032 # W1L922);


--HB1L401 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~4615 at LC_X9_Y13_N1
--operation mode is normal

HB1_row_length_data[20]_qfbk = HB1_row_length_data[20];
HB1L401 = J62_reg_o[20] & (A1L662 # HB1_row_length_data[20]_qfbk & A1L062) # !J62_reg_o[20] & HB1_row_length_data[20]_qfbk & A1L062;

--HB1_row_length_data[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[20] at LC_X9_Y13_N1
--operation mode is normal

HB1_row_length_data[20]_sload_eqn = W1L77;
HB1_row_length_data[20] = DFFEA(HB1_row_length_data[20]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L501 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~4616 at LC_X18_Y11_N8
--operation mode is normal

J72_reg_o[20]_qfbk = J72_reg_o[20];
HB1L501 = A1L262 & (J72_reg_o[20]_qfbk # A1L762 & HB1_init_window_req_data[20]) # !A1L262 & A1L762 & HB1_init_window_req_data[20];

--J72_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[20] at LC_X18_Y11_N8
--operation mode is normal

J72_reg_o[20]_sload_eqn = W1L77;
J72_reg_o[20] = DFFEA(J72_reg_o[20]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[20] at LC_X17_Y8_N6
--operation mode is normal

J52_reg_o[20]_sload_eqn = W1L77;
J52_reg_o[20] = DFFEA(J52_reg_o[20]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L601 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~4617 at LC_X17_Y8_N2
--operation mode is normal

J82_reg_o[20]_qfbk = J82_reg_o[20];
HB1L601 = A1L362 & (J82_reg_o[20]_qfbk # J52_reg_o[20] & A1L462) # !A1L362 & J52_reg_o[20] & A1L462;

--J82_reg_o[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[20] at LC_X17_Y8_N2
--operation mode is normal

J82_reg_o[20]_sload_eqn = W1L77;
J82_reg_o[20] = DFFEA(J82_reg_o[20]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--HB1L701 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~4618 at LC_X9_Y12_N9
--operation mode is normal

HB1_num_rows_data[20]_qfbk = HB1_num_rows_data[20];
HB1L701 = A1L562 & (J42_reg_o[20] # HB1_num_rows_data[20]_qfbk & A1L162) # !A1L562 & HB1_num_rows_data[20]_qfbk & A1L162;

--HB1_num_rows_data[20] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[20] at LC_X9_Y12_N9
--operation mode is normal

HB1_num_rows_data[20]_sload_eqn = W1L77;
HB1_num_rows_data[20] = DFFEA(HB1_num_rows_data[20]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1L801 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[20]~4619 at LC_X8_Y12_N2
--operation mode is normal

HB1L801 = HB1L401 # HB1L601 # HB1L701 # HB1L501;


--W1L232 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[20]~11420 at LC_X14_Y13_N2
--operation mode is normal

W1L232 = W1L132 # HB1L801 & W1L011;


--J31_reg_o[20] is dispatch:cmd0|reg:cmd0|reg_o[20] at LC_X9_Y22_N1
--operation mode is normal

J31_reg_o[20]_lut_out = U1L602Q & J91_reg_o[20];
J31_reg_o[20] = DFFEA(J31_reg_o[20]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--BB4L77 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6077 at LC_X13_Y21_N8
--operation mode is normal

J61_reg_o[21]_qfbk = J61_reg_o[21];
BB4L77 = BB4L43 & (V1L201 & J61_reg_o[21]_qfbk # !V1L201 & X2_q_b[21]);

--J61_reg_o[21] is dispatch:cmd0|reg:reply1|reg_o[21] at LC_X13_Y21_N8
--operation mode is normal

J61_reg_o[21]_sload_eqn = J41_reg_o[21];
J61_reg_o[21] = DFFEA(J61_reg_o[21]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L87 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6078 at LC_X9_Y22_N6
--operation mode is normal

J51_reg_o[21]_qfbk = J51_reg_o[21];
BB4L87 = V1L301 & V1L701 & J51_reg_o[21]_qfbk & V1L201;

--J51_reg_o[21] is dispatch:cmd0|reg:reply0|reg_o[21] at LC_X9_Y22_N6
--operation mode is normal

J51_reg_o[21]_sload_eqn = J31_reg_o[21];
J51_reg_o[21] = DFFEA(J51_reg_o[21]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4_reg[22] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[22] at LC_X12_Y22_N3
--operation mode is normal

BB4_reg[22]_lut_out = BB4L08 # BB4L97 # !V1L701 & BB4_reg[23];
BB4_reg[22] = DFFEA(BB4_reg[22]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[10] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[10] at LC_X12_Y25_N8
--operation mode is normal

AB2_crc_reg[10]_lut_out = !V1L901Q & AB2_crc_reg[9];
AB2_crc_reg[10] = DFFEA(AB2_crc_reg[10]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L041 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[22]~695 at LC_X12_Y25_N9
--operation mode is normal

V1L041 = V1L761 & BB4_reg[22] # !V1L761 & AB2L94 & AB2_crc_reg[10];


--BB5_reg[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[25] at LC_X17_Y25_N1
--operation mode is normal

BB5_reg[25]_lut_out = CB1L4Q & EB1_q_b[24] & DB1L811Q # !CB1L4Q & BB5_reg[26];
BB5_reg[25] = DFFEA(BB5_reg[25]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L707 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~80COUT0 at LC_X7_Y16_N3
--operation mode is arithmetic

GB1L707_cout_0 = GB1L33 & M11_safe_q[9] & !GB1L307 # !GB1L33 & (M11_safe_q[9] # !GB1L307);
GB1L707 = CARRY(GB1L707_cout_0);

--GB1L807 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~80COUT1 at LC_X7_Y16_N3
--operation mode is arithmetic

GB1L807_cout_1 = GB1L33 & M11_safe_q[9] & !GB1L407 # !GB1L33 & (M11_safe_q[9] # !GB1L407);
GB1L807 = CARRY(GB1L807_cout_1);


--GB1L152 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~87 at LC_X8_Y9_N2
--operation mode is arithmetic

GB1L152_carry_eqn = (!GB1L242 & GB1L942) # (GB1L242 & GB1L052);
GB1L152 = J42_reg_o[8] $ GB1L152_carry_eqn;

--GB1L352 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~87COUT0 at LC_X8_Y9_N2
--operation mode is arithmetic

GB1L352_cout_0 = J42_reg_o[8] # !GB1L942;
GB1L352 = CARRY(GB1L352_cout_0);

--GB1L452 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~87COUT1 at LC_X8_Y9_N2
--operation mode is arithmetic

GB1L452_cout_1 = J42_reg_o[8] # !GB1L052;
GB1L452 = CARRY(GB1L452_cout_1);


--GB1L818 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~112COUT0 at LC_X3_Y7_N3
--operation mode is arithmetic

GB1L818_cout_0 = GB1L441 & M21_safe_q[9] & !GB1L418 # !GB1L441 & (M21_safe_q[9] # !GB1L418);
GB1L818 = CARRY(GB1L818_cout_0);

--GB1L918 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~112COUT1 at LC_X3_Y7_N3
--operation mode is arithmetic

GB1L918_cout_1 = GB1L441 & M21_safe_q[9] & !GB1L518 # !GB1L441 & (M21_safe_q[9] # !GB1L518);
GB1L918 = CARRY(GB1L918_cout_1);


--GB1L774 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~14COUT0 at LC_X7_Y9_N1
--operation mode is arithmetic

GB1L774_cout_0 = GB1L742 & M21_safe_q[7] & !GB1L374 # !GB1L742 & (M21_safe_q[7] # !GB1L374);
GB1L774 = CARRY(GB1L774_cout_0);

--GB1L874 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~14COUT1 at LC_X7_Y9_N1
--operation mode is arithmetic

GB1L874_cout_1 = GB1L742 & M21_safe_q[7] & !GB1L474 # !GB1L742 & (M21_safe_q[7] # !GB1L474);
GB1L874 = CARRY(GB1L874_cout_1);


--GB1L263 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~119 at LC_X5_Y6_N2
--operation mode is arithmetic

GB1L263_carry_eqn = (!GB1L353 & GB1L063) # (GB1L353 & GB1L163);
GB1L263 = GB1L041 $ GB1L263_carry_eqn;

--GB1L463 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~119COUT0 at LC_X5_Y6_N2
--operation mode is arithmetic

GB1L463_cout_0 = GB1L041 # !GB1L063;
GB1L463 = CARRY(GB1L463_cout_0);

--GB1L563 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~119COUT1 at LC_X5_Y6_N2
--operation mode is arithmetic

GB1L563_cout_1 = GB1L041 # !GB1L163;
GB1L563 = CARRY(GB1L563_cout_1);


--GB1L885 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~46COUT0 at LC_X6_Y6_N1
--operation mode is arithmetic

GB1L885_cout_0 = GB1L853 & (!GB1L485 # !M21_safe_q[7]) # !GB1L853 & !M21_safe_q[7] & !GB1L485;
GB1L885 = CARRY(GB1L885_cout_0);

--GB1L985 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~46COUT1 at LC_X6_Y6_N1
--operation mode is arithmetic

GB1L985_cout_1 = GB1L853 & (!GB1L585 # !M21_safe_q[7]) # !GB1L853 & !M21_safe_q[7] & !GB1L585;
GB1L985 = CARRY(GB1L985_cout_1);


--J91_reg_o[20] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[20] at LC_X9_Y21_N5
--operation mode is normal

J91_reg_o[20]_lut_out = BB1_reg[20];
J91_reg_o[20] = DFFEA(J91_reg_o[20]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--J21_reg_o[21] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[21] at LC_X18_Y15_N4
--operation mode is normal

J21_reg_o[21]_sload_eqn = W1L87;
J21_reg_o[21] = DFFEA(J21_reg_o[21]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--HB1L901 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~4620 at LC_X9_Y9_N1
--operation mode is normal

HB1_row_length_data[21]_qfbk = HB1_row_length_data[21];
HB1L901 = J62_reg_o[21] & (A1L662 # HB1_row_length_data[21]_qfbk & A1L062) # !J62_reg_o[21] & HB1_row_length_data[21]_qfbk & A1L062;

--HB1_row_length_data[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[21] at LC_X9_Y9_N1
--operation mode is normal

HB1_row_length_data[21]_sload_eqn = W1L87;
HB1_row_length_data[21] = DFFEA(HB1_row_length_data[21]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L011 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~4621 at LC_X18_Y11_N7
--operation mode is normal

J72_reg_o[21]_qfbk = J72_reg_o[21];
HB1L011 = A1L262 & (J72_reg_o[21]_qfbk # A1L762 & HB1_init_window_req_data[21]) # !A1L262 & A1L762 & HB1_init_window_req_data[21];

--J72_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[21] at LC_X18_Y11_N7
--operation mode is normal

J72_reg_o[21]_sload_eqn = W1L87;
J72_reg_o[21] = DFFEA(J72_reg_o[21]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[21] at LC_X18_Y9_N4
--operation mode is normal

J52_reg_o[21]_lut_out = W1L19Q & X1_q_b[21];
J52_reg_o[21] = DFFEA(J52_reg_o[21]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L111 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~4622 at LC_X18_Y10_N1
--operation mode is normal

J82_reg_o[21]_qfbk = J82_reg_o[21];
HB1L111 = J52_reg_o[21] & (A1L462 # A1L362 & J82_reg_o[21]_qfbk) # !J52_reg_o[21] & A1L362 & J82_reg_o[21]_qfbk;

--J82_reg_o[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[21] at LC_X18_Y10_N1
--operation mode is normal

J82_reg_o[21]_sload_eqn = W1L87;
J82_reg_o[21] = DFFEA(J82_reg_o[21]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--HB1L211 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[21]~4623 at LC_X9_Y12_N8
--operation mode is normal

HB1_num_rows_data[21]_qfbk = HB1_num_rows_data[21];
HB1L211 = A1L562 & (J42_reg_o[21] # HB1_num_rows_data[21]_qfbk & A1L162) # !A1L562 & HB1_num_rows_data[21]_qfbk & A1L162;

--HB1_num_rows_data[21] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[21] at LC_X9_Y12_N8
--operation mode is normal

HB1_num_rows_data[21]_sload_eqn = W1L87;
HB1_num_rows_data[21] = DFFEA(HB1_num_rows_data[21]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--W1L632 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[21]~11424 at LC_X18_Y15_N5
--operation mode is normal

W1L632 = W1L142 # W1L732 & (W1L832 # W1L932);


--J31_reg_o[21] is dispatch:cmd0|reg:cmd0|reg_o[21] at LC_X9_Y22_N7
--operation mode is normal

J31_reg_o[21]_lut_out = U1L702Q # U1L602Q & J91_reg_o[21];
J31_reg_o[21] = DFFEA(J31_reg_o[21]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--BB4L97 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6080 at LC_X12_Y20_N6
--operation mode is normal

J61_reg_o[22]_qfbk = J61_reg_o[22];
BB4L97 = BB4L43 & (V1L201 & J61_reg_o[22]_qfbk # !V1L201 & X2_q_b[22]);

--J61_reg_o[22] is dispatch:cmd0|reg:reply1|reg_o[22] at LC_X12_Y20_N6
--operation mode is normal

J61_reg_o[22]_sload_eqn = J41_reg_o[22];
J61_reg_o[22] = DFFEA(J61_reg_o[22]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L08 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6081 at LC_X12_Y22_N1
--operation mode is normal

J51_reg_o[22]_qfbk = J51_reg_o[22];
BB4L08 = V1L301 & V1L201 & J51_reg_o[22]_qfbk & V1L701;

--J51_reg_o[22] is dispatch:cmd0|reg:reply0|reg_o[22] at LC_X12_Y22_N1
--operation mode is normal

J51_reg_o[22]_sload_eqn = J31_reg_o[22];
J51_reg_o[22] = DFFEA(J51_reg_o[22]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4_reg[23] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[23] at LC_X12_Y22_N7
--operation mode is normal

BB4_reg[23]_lut_out = BB4L28 # BB4L18 # !V1L701 & BB4_reg[24];
BB4_reg[23] = DFFEA(BB4_reg[23]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[9] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[9] at LC_X9_Y25_N3
--operation mode is normal

AB2_crc_reg[9]_lut_out = !V1L901Q & (BB4_reg[0] $ AB2_crc_reg[32] $ AB2_crc_reg[8]);
AB2_crc_reg[9] = DFFEA(AB2_crc_reg[9]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L141 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[23]~696 at LC_X12_Y25_N3
--operation mode is normal

V1L141 = V1L761 & BB4_reg[23] # !V1L761 & AB2L94 & AB2_crc_reg[9];


--BB5_reg[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[26] at LC_X18_Y25_N0
--operation mode is normal

BB5_reg[26]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[25] # !CB1L4Q & BB5_reg[27];
BB5_reg[26] = DFFEA(BB5_reg[26]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L307 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~79COUT0 at LC_X7_Y16_N2
--operation mode is arithmetic

GB1L307_cout_0 = M11_safe_q[8] & GB1L92 & !GB1L996 # !M11_safe_q[8] & (GB1L92 # !GB1L996);
GB1L307 = CARRY(GB1L307_cout_0);

--GB1L407 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~79COUT1 at LC_X7_Y16_N2
--operation mode is arithmetic

GB1L407_cout_1 = M11_safe_q[8] & GB1L92 & !GB1L007 # !M11_safe_q[8] & (GB1L92 # !GB1L007);
GB1L407 = CARRY(GB1L407_cout_1);


--GB1L742 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~86 at LC_X8_Y9_N1
--operation mode is arithmetic

GB1L742_carry_eqn = (!GB1L242 & GB1L542) # (GB1L242 & GB1L642);
GB1L742 = J42_reg_o[7] $ !GB1L742_carry_eqn;

--GB1L942 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~86COUT0 at LC_X8_Y9_N1
--operation mode is arithmetic

GB1L942_cout_0 = !J42_reg_o[7] & !GB1L542;
GB1L942 = CARRY(GB1L942_cout_0);

--GB1L052 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~86COUT1 at LC_X8_Y9_N1
--operation mode is arithmetic

GB1L052_cout_1 = !J42_reg_o[7] & !GB1L642;
GB1L052 = CARRY(GB1L052_cout_1);


--GB1L418 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~111COUT0 at LC_X3_Y7_N2
--operation mode is arithmetic

GB1L418_cout_0 = M21_safe_q[8] & GB1L041 & !GB1L018 # !M21_safe_q[8] & (GB1L041 # !GB1L018);
GB1L418 = CARRY(GB1L418_cout_0);

--GB1L518 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~111COUT1 at LC_X3_Y7_N2
--operation mode is arithmetic

GB1L518_cout_1 = M21_safe_q[8] & GB1L041 & !GB1L118 # !M21_safe_q[8] & (GB1L041 # !GB1L118);
GB1L518 = CARRY(GB1L518_cout_1);


--GB1L374 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~13COUT0 at LC_X7_Y9_N0
--operation mode is arithmetic

GB1L374_cout_0 = M21_safe_q[6] & GB1L342 & !GB1L964 # !M21_safe_q[6] & (GB1L342 # !GB1L964);
GB1L374 = CARRY(GB1L374_cout_0);

--GB1L474 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~13COUT1 at LC_X7_Y9_N0
--operation mode is arithmetic

GB1L474_cout_1 = M21_safe_q[6] & GB1L342 & !GB1L964 # !M21_safe_q[6] & (GB1L342 # !GB1L964);
GB1L474 = CARRY(GB1L474_cout_1);


--GB1L853 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~118 at LC_X5_Y6_N1
--operation mode is arithmetic

GB1L853_carry_eqn = (!GB1L353 & GB1L653) # (GB1L353 & GB1L753);
GB1L853 = GB1L631 $ !GB1L853_carry_eqn;

--GB1L063 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~118COUT0 at LC_X5_Y6_N1
--operation mode is arithmetic

GB1L063_cout_0 = !GB1L631 & !GB1L653;
GB1L063 = CARRY(GB1L063_cout_0);

--GB1L163 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~118COUT1 at LC_X5_Y6_N1
--operation mode is arithmetic

GB1L163_cout_1 = !GB1L631 & !GB1L753;
GB1L163 = CARRY(GB1L163_cout_1);


--GB1L485 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~45COUT0 at LC_X6_Y6_N0
--operation mode is arithmetic

GB1L485_cout_0 = GB1L453 & M21_safe_q[6] & !GB1L085 # !GB1L453 & (M21_safe_q[6] # !GB1L085);
GB1L485 = CARRY(GB1L485_cout_0);

--GB1L585 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~45COUT1 at LC_X6_Y6_N0
--operation mode is arithmetic

GB1L585_cout_1 = GB1L453 & M21_safe_q[6] & !GB1L085 # !GB1L453 & (M21_safe_q[6] # !GB1L085);
GB1L585 = CARRY(GB1L585_cout_1);


--J91_reg_o[21] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[21] at LC_X12_Y21_N2
--operation mode is normal

J91_reg_o[21]_lut_out = BB1_reg[21];
J91_reg_o[21] = DFFEA(J91_reg_o[21]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--W1L242 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[22]~11425 at LC_X18_Y15_N2
--operation mode is normal

W1L242 = A1L372 & (W1L2 & S2_q_b[22] # !W1L2 & S4_q_b[22]);


--W1L342 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[22]~11426 at LC_X18_Y15_N7
--operation mode is normal

J21_reg_o[22]_qfbk = J21_reg_o[22];
W1L342 = A1L852 & (J21_reg_o[22]_qfbk # A1L952 & S6_q_b[22]) # !A1L852 & A1L952 & S6_q_b[22];

--J21_reg_o[22] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[22] at LC_X18_Y15_N7
--operation mode is normal

J21_reg_o[22]_sload_eqn = W1L97;
J21_reg_o[22] = DFFEA(J21_reg_o[22]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L442 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[22]~11427 at LC_X18_Y15_N8
--operation mode is normal

W1L442 = H1L7 & !W1L69 & (W1L242 # W1L342);


--HB1L411 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~4625 at LC_X13_Y9_N9
--operation mode is normal

HB1_row_length_data[22]_qfbk = HB1_row_length_data[22];
HB1L411 = A1L662 & (J62_reg_o[22] # A1L062 & HB1_row_length_data[22]_qfbk) # !A1L662 & A1L062 & HB1_row_length_data[22]_qfbk;

--HB1_row_length_data[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[22] at LC_X13_Y9_N9
--operation mode is normal

HB1_row_length_data[22]_sload_eqn = W1L97;
HB1_row_length_data[22] = DFFEA(HB1_row_length_data[22]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L511 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~4626 at LC_X18_Y11_N4
--operation mode is normal

J72_reg_o[22]_qfbk = J72_reg_o[22];
HB1L511 = A1L262 & (J72_reg_o[22]_qfbk # A1L762 & HB1_init_window_req_data[22]) # !A1L262 & A1L762 & HB1_init_window_req_data[22];

--J72_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[22] at LC_X18_Y11_N4
--operation mode is normal

J72_reg_o[22]_sload_eqn = W1L97;
J72_reg_o[22] = DFFEA(J72_reg_o[22]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[22] at LC_X18_Y10_N9
--operation mode is normal

J52_reg_o[22]_sload_eqn = W1L97;
J52_reg_o[22] = DFFEA(J52_reg_o[22]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L611 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~4627 at LC_X18_Y10_N5
--operation mode is normal

J82_reg_o[22]_qfbk = J82_reg_o[22];
HB1L611 = A1L462 & (J52_reg_o[22] # A1L362 & J82_reg_o[22]_qfbk) # !A1L462 & A1L362 & J82_reg_o[22]_qfbk;

--J82_reg_o[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22] at LC_X18_Y10_N5
--operation mode is normal

J82_reg_o[22]_sload_eqn = W1L97;
J82_reg_o[22] = DFFEA(J82_reg_o[22]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--HB1L711 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~4628 at LC_X9_Y12_N6
--operation mode is normal

HB1_num_rows_data[22]_qfbk = HB1_num_rows_data[22];
HB1L711 = A1L562 & (J42_reg_o[22] # A1L162 & HB1_num_rows_data[22]_qfbk) # !A1L562 & A1L162 & HB1_num_rows_data[22]_qfbk;

--HB1_num_rows_data[22] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[22] at LC_X9_Y12_N6
--operation mode is normal

HB1_num_rows_data[22]_sload_eqn = W1L97;
HB1_num_rows_data[22] = DFFEA(HB1_num_rows_data[22]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1L811 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[22]~4629 at LC_X18_Y10_N6
--operation mode is normal

HB1L811 = HB1L511 # HB1L711 # HB1L411 # HB1L611;


--W1L542 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[22]~11428 at LC_X18_Y15_N9
--operation mode is normal

W1L542 = W1L442 # HB1L811 & W1L011;


--J31_reg_o[22] is dispatch:cmd0|reg:cmd0|reg_o[22] at LC_X12_Y21_N7
--operation mode is normal

J31_reg_o[22]_lut_out = U1L602Q & J91_reg_o[22];
J31_reg_o[22] = DFFEA(J31_reg_o[22]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--BB4L18 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6083 at LC_X12_Y20_N7
--operation mode is normal

J61_reg_o[23]_qfbk = J61_reg_o[23];
BB4L18 = BB4L43 & (V1L201 & J61_reg_o[23]_qfbk # !V1L201 & X2_q_b[23]);

--J61_reg_o[23] is dispatch:cmd0|reg:reply1|reg_o[23] at LC_X12_Y20_N7
--operation mode is normal

J61_reg_o[23]_sload_eqn = J41_reg_o[23];
J61_reg_o[23] = DFFEA(J61_reg_o[23]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L28 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6084 at LC_X9_Y22_N2
--operation mode is normal

J51_reg_o[23]_qfbk = J51_reg_o[23];
BB4L28 = V1L301 & V1L701 & J51_reg_o[23]_qfbk & V1L201;

--J51_reg_o[23] is dispatch:cmd0|reg:reply0|reg_o[23] at LC_X9_Y22_N2
--operation mode is normal

J51_reg_o[23]_sload_eqn = J31_reg_o[23];
J51_reg_o[23] = DFFEA(J51_reg_o[23]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4_reg[24] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[24] at LC_X9_Y23_N0
--operation mode is normal

BB4_reg[24]_lut_out = BB4L48 # BB4L38 # !V1L701 & BB4_reg[25];
BB4_reg[24] = DFFEA(BB4_reg[24]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[8] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[8] at LC_X9_Y25_N0
--operation mode is normal

AB2_crc_reg[8]_lut_out = !V1L901Q & (BB4_reg[0] $ AB2_crc_reg[32] $ AB2_crc_reg[7]);
AB2_crc_reg[8] = DFFEA(AB2_crc_reg[8]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L241 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[24]~697 at LC_X9_Y25_N6
--operation mode is normal

V1L241 = V1L761 & BB4_reg[24] # !V1L761 & AB2L94 & AB2_crc_reg[8];


--BB5_reg[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[27] at LC_X18_Y25_N6
--operation mode is normal

BB5_reg[27]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[26] # !CB1L4Q & BB5_reg[28];
BB5_reg[27] = DFFEA(BB5_reg[27]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L996 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~78COUT0 at LC_X7_Y16_N1
--operation mode is arithmetic

GB1L996_cout_0 = GB1L52 & M11_safe_q[7] & !GB1L596 # !GB1L52 & (M11_safe_q[7] # !GB1L596);
GB1L996 = CARRY(GB1L996_cout_0);

--GB1L007 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~78COUT1 at LC_X7_Y16_N1
--operation mode is arithmetic

GB1L007_cout_1 = GB1L52 & M11_safe_q[7] & !GB1L696 # !GB1L52 & (M11_safe_q[7] # !GB1L696);
GB1L007 = CARRY(GB1L007_cout_1);


--GB1L342 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~85 at LC_X8_Y9_N0
--operation mode is arithmetic

GB1L342_carry_eqn = GB1L242;
GB1L342 = J42_reg_o[6] $ GB1L342_carry_eqn;

--GB1L542 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~85COUT0 at LC_X8_Y9_N0
--operation mode is arithmetic

GB1L542_cout_0 = J42_reg_o[6] # !GB1L242;
GB1L542 = CARRY(GB1L542_cout_0);

--GB1L642 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~85COUT1 at LC_X8_Y9_N0
--operation mode is arithmetic

GB1L642_cout_1 = J42_reg_o[6] # !GB1L242;
GB1L642 = CARRY(GB1L642_cout_1);


--GB1L018 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~110COUT0 at LC_X3_Y7_N1
--operation mode is arithmetic

GB1L018_cout_0 = GB1L631 & M21_safe_q[7] & !GB1L608 # !GB1L631 & (M21_safe_q[7] # !GB1L608);
GB1L018 = CARRY(GB1L018_cout_0);

--GB1L118 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~110COUT1 at LC_X3_Y7_N1
--operation mode is arithmetic

GB1L118_cout_1 = GB1L631 & M21_safe_q[7] & !GB1L708 # !GB1L631 & (M21_safe_q[7] # !GB1L708);
GB1L118 = CARRY(GB1L118_cout_1);


--GB1L964 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~12 at LC_X7_Y10_N9
--operation mode is arithmetic

GB1L964 = CARRY(M21_safe_q[5] & (!GB1L864 # !GB1L142) # !M21_safe_q[5] & !GB1L142 & !GB1L864);


--GB1L453 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~117 at LC_X5_Y6_N0
--operation mode is arithmetic

GB1L453_carry_eqn = GB1L353;
GB1L453 = GB1L231 $ GB1L453_carry_eqn;

--GB1L653 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~117COUT0 at LC_X5_Y6_N0
--operation mode is arithmetic

GB1L653_cout_0 = GB1L231 # !GB1L353;
GB1L653 = CARRY(GB1L653_cout_0);

--GB1L753 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~117COUT1 at LC_X5_Y6_N0
--operation mode is arithmetic

GB1L753_cout_1 = GB1L231 # !GB1L353;
GB1L753 = CARRY(GB1L753_cout_1);


--GB1L085 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~44 at LC_X6_Y7_N9
--operation mode is arithmetic

GB1L085 = CARRY(M21_safe_q[5] & GB1L253 & !GB1L975 # !M21_safe_q[5] & (GB1L253 # !GB1L975));


--J91_reg_o[22] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[22] at LC_X12_Y21_N8
--operation mode is normal

J91_reg_o[22]_lut_out = BB1_reg[22];
J91_reg_o[22] = DFFEA(J91_reg_o[22]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--W1L642 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[23]~11429 at LC_X17_Y9_N1
--operation mode is normal

W1L642 = A1L372 & (W1L2 & S2_q_b[23] # !W1L2 & S4_q_b[23]);


--W1L742 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[23]~11430 at LC_X17_Y9_N2
--operation mode is normal

J21_reg_o[23]_qfbk = J21_reg_o[23];
W1L742 = A1L852 & (J21_reg_o[23]_qfbk # A1L952 & S6_q_b[23]) # !A1L852 & A1L952 & S6_q_b[23];

--J21_reg_o[23] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[23] at LC_X17_Y9_N2
--operation mode is normal

J21_reg_o[23]_sload_eqn = W1L08;
J21_reg_o[23] = DFFEA(J21_reg_o[23]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L842 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[23]~11431 at LC_X17_Y9_N3
--operation mode is normal

W1L842 = H1L7 & !W1L69 & (W1L642 # W1L742);


--HB1L911 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~4630 at LC_X9_Y9_N3
--operation mode is normal

HB1_row_length_data[23]_qfbk = HB1_row_length_data[23];
HB1L911 = J62_reg_o[23] & (A1L662 # HB1_row_length_data[23]_qfbk & A1L062) # !J62_reg_o[23] & HB1_row_length_data[23]_qfbk & A1L062;

--HB1_row_length_data[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[23] at LC_X9_Y9_N3
--operation mode is normal

HB1_row_length_data[23]_sload_eqn = W1L08;
HB1_row_length_data[23] = DFFEA(HB1_row_length_data[23]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L021 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~4631 at LC_X18_Y11_N0
--operation mode is normal

J72_reg_o[23]_qfbk = J72_reg_o[23];
HB1L021 = A1L262 & (J72_reg_o[23]_qfbk # A1L762 & HB1_init_window_req_data[23]) # !A1L262 & A1L762 & HB1_init_window_req_data[23];

--J72_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[23] at LC_X18_Y11_N0
--operation mode is normal

J72_reg_o[23]_sload_eqn = W1L08;
J72_reg_o[23] = DFFEA(J72_reg_o[23]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[23] at LC_X18_Y10_N8
--operation mode is normal

J52_reg_o[23]_sload_eqn = W1L08;
J52_reg_o[23] = DFFEA(J52_reg_o[23]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L121 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~4632 at LC_X18_Y10_N4
--operation mode is normal

J82_reg_o[23]_qfbk = J82_reg_o[23];
HB1L121 = J52_reg_o[23] & (A1L462 # A1L362 & J82_reg_o[23]_qfbk) # !J52_reg_o[23] & A1L362 & J82_reg_o[23]_qfbk;

--J82_reg_o[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[23] at LC_X18_Y10_N4
--operation mode is normal

J82_reg_o[23]_sload_eqn = W1L08;
J82_reg_o[23] = DFFEA(J82_reg_o[23]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--HB1L221 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~4633 at LC_X8_Y12_N7
--operation mode is normal

HB1_num_rows_data[23]_qfbk = HB1_num_rows_data[23];
HB1L221 = A1L162 & (HB1_num_rows_data[23]_qfbk # J42_reg_o[23] & A1L562) # !A1L162 & J42_reg_o[23] & A1L562;

--HB1_num_rows_data[23] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[23] at LC_X8_Y12_N7
--operation mode is normal

HB1_num_rows_data[23]_sload_eqn = W1L08;
HB1_num_rows_data[23] = DFFEA(HB1_num_rows_data[23]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1L321 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[23]~4634 at LC_X17_Y9_N9
--operation mode is normal

HB1L321 = HB1L121 # HB1L021 # HB1L911 # HB1L221;


--W1L942 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[23]~11432 at LC_X17_Y9_N4
--operation mode is normal

W1L942 = W1L842 # HB1L321 & W1L011;


--J31_reg_o[23] is dispatch:cmd0|reg:cmd0|reg_o[23] at LC_X9_Y21_N4
--operation mode is normal

J31_reg_o[23]_lut_out = U1L702Q # U1L602Q & J91_reg_o[23];
J31_reg_o[23] = DFFEA(J31_reg_o[23]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--BB4L38 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6086 at LC_X9_Y20_N6
--operation mode is normal

J61_reg_o[24]_qfbk = J61_reg_o[24];
BB4L38 = BB4L43 & (V1L201 & J61_reg_o[24]_qfbk # !V1L201 & X2_q_b[24]);

--J61_reg_o[24] is dispatch:cmd0|reg:reply1|reg_o[24] at LC_X9_Y20_N6
--operation mode is normal

J61_reg_o[24]_sload_eqn = J41_reg_o[24];
J61_reg_o[24] = DFFEA(J61_reg_o[24]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L48 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6087 at LC_X8_Y23_N7
--operation mode is normal

J51_reg_o[24]_qfbk = J51_reg_o[24];
BB4L48 = V1L301 & V1L701 & J51_reg_o[24]_qfbk & V1L201;

--J51_reg_o[24] is dispatch:cmd0|reg:reply0|reg_o[24] at LC_X8_Y23_N7
--operation mode is normal

J51_reg_o[24]_sload_eqn = J31_reg_o[24];
J51_reg_o[24] = DFFEA(J51_reg_o[24]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4_reg[25] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[25] at LC_X9_Y23_N3
--operation mode is normal

BB4_reg[25]_lut_out = BB4L68 # BB4L58 # !V1L701 & BB4_reg[26];
BB4_reg[25] = DFFEA(BB4_reg[25]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[7] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[7] at LC_X9_Y25_N8
--operation mode is normal

AB2_crc_reg[7]_lut_out = !V1L901Q & AB2_crc_reg[6];
AB2_crc_reg[7] = DFFEA(AB2_crc_reg[7]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L341 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[25]~698 at LC_X9_Y25_N5
--operation mode is normal

V1L341 = V1L761 & BB4_reg[25] # !V1L761 & AB2L94 & AB2_crc_reg[7];


--BB5_reg[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[28] at LC_X18_Y25_N8
--operation mode is normal

BB5_reg[28]_lut_out = CB1L4Q & EB1_q_b[27] & DB1L811Q # !CB1L4Q & BB5_reg[29];
BB5_reg[28] = DFFEA(BB5_reg[28]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L596 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~77COUT0 at LC_X7_Y16_N0
--operation mode is arithmetic

GB1L596_cout_0 = M11_safe_q[6] & GB1L12 & !GB1L196 # !M11_safe_q[6] & (GB1L12 # !GB1L196);
GB1L596 = CARRY(GB1L596_cout_0);

--GB1L696 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~77COUT1 at LC_X7_Y16_N0
--operation mode is arithmetic

GB1L696_cout_1 = M11_safe_q[6] & GB1L12 & !GB1L196 # !M11_safe_q[6] & (GB1L12 # !GB1L196);
GB1L696 = CARRY(GB1L696_cout_1);


--GB1L142 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~84 at LC_X8_Y10_N9
--operation mode is arithmetic

GB1L142_carry_eqn = (!GB1L422 & GB1L932) # (GB1L422 & GB1L042);
GB1L142 = J42_reg_o[5] $ !GB1L142_carry_eqn;

--GB1L242 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~84COUT at LC_X8_Y10_N9
--operation mode is arithmetic

GB1L242 = CARRY(!J42_reg_o[5] & !GB1L042);


--GB1L608 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~109COUT0 at LC_X3_Y7_N0
--operation mode is arithmetic

GB1L608_cout_0 = GB1L231 & (!GB1L208 # !M21_safe_q[6]) # !GB1L231 & !M21_safe_q[6] & !GB1L208;
GB1L608 = CARRY(GB1L608_cout_0);

--GB1L708 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~109COUT1 at LC_X3_Y7_N0
--operation mode is arithmetic

GB1L708_cout_1 = GB1L231 & (!GB1L208 # !M21_safe_q[6]) # !GB1L231 & !M21_safe_q[6] & !GB1L208;
GB1L708 = CARRY(GB1L708_cout_1);


--GB1L764 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~11COUT0 at LC_X7_Y10_N8
--operation mode is arithmetic

GB1L764_cout_0 = M21_safe_q[4] & GB1L732 & !GB1L364 # !M21_safe_q[4] & (GB1L732 # !GB1L364);
GB1L764 = CARRY(GB1L764_cout_0);

--GB1L864 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~11COUT1 at LC_X7_Y10_N8
--operation mode is arithmetic

GB1L864_cout_1 = M21_safe_q[4] & GB1L732 & !GB1L464 # !M21_safe_q[4] & (GB1L732 # !GB1L464);
GB1L864 = CARRY(GB1L864_cout_1);


--GB1L253 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~116 at LC_X5_Y7_N9
--operation mode is arithmetic

GB1L253_carry_eqn = (!GB1L533 & GB1L053) # (GB1L533 & GB1L153);
GB1L253 = GB1L031 $ !GB1L253_carry_eqn;

--GB1L353 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~116COUT at LC_X5_Y7_N9
--operation mode is arithmetic

GB1L353 = CARRY(!GB1L031 & !GB1L153);


--GB1L875 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~43COUT0 at LC_X6_Y7_N8
--operation mode is arithmetic

GB1L875_cout_0 = M21_safe_q[4] & (!GB1L475 # !GB1L843) # !M21_safe_q[4] & !GB1L843 & !GB1L475;
GB1L875 = CARRY(GB1L875_cout_0);

--GB1L975 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~43COUT1 at LC_X6_Y7_N8
--operation mode is arithmetic

GB1L975_cout_1 = M21_safe_q[4] & (!GB1L575 # !GB1L843) # !M21_safe_q[4] & !GB1L843 & !GB1L575;
GB1L975 = CARRY(GB1L975_cout_1);


--J91_reg_o[23] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[23] at LC_X9_Y21_N6
--operation mode is normal

J91_reg_o[23]_lut_out = BB1_reg[23];
J91_reg_o[23] = DFFEA(J91_reg_o[23]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--J41_reg_o[24] is dispatch:cmd0|reg:cmd1|reg_o[24] at LC_X6_Y20_N0
--operation mode is normal

J41_reg_o[24]_lut_out = J02_reg_o[24] & U1L602Q;
J41_reg_o[24] = DFFEA(J41_reg_o[24]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J21_reg_o[24] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[24] at LC_X17_Y9_N6
--operation mode is normal

J21_reg_o[24]_sload_eqn = W1L18;
J21_reg_o[24] = DFFEA(J21_reg_o[24]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--HB1L421 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~4635 at LC_X9_Y9_N6
--operation mode is normal

HB1_row_length_data[24]_qfbk = HB1_row_length_data[24];
HB1L421 = J62_reg_o[24] & (A1L662 # HB1_row_length_data[24]_qfbk & A1L062) # !J62_reg_o[24] & HB1_row_length_data[24]_qfbk & A1L062;

--HB1_row_length_data[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[24] at LC_X9_Y9_N6
--operation mode is normal

HB1_row_length_data[24]_sload_eqn = W1L18;
HB1_row_length_data[24] = DFFEA(HB1_row_length_data[24]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L521 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~4636 at LC_X14_Y10_N7
--operation mode is normal

J72_reg_o[24]_qfbk = J72_reg_o[24];
HB1L521 = A1L262 & (J72_reg_o[24]_qfbk # HB1_init_window_req_data[24] & A1L762) # !A1L262 & HB1_init_window_req_data[24] & A1L762;

--J72_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[24] at LC_X14_Y10_N7
--operation mode is normal

J72_reg_o[24]_sload_eqn = W1L18;
J72_reg_o[24] = DFFEA(J72_reg_o[24]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[24] at LC_X13_Y8_N4
--operation mode is normal

J52_reg_o[24]_sload_eqn = W1L18;
J52_reg_o[24] = DFFEA(J52_reg_o[24]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L621 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~4637 at LC_X14_Y8_N6
--operation mode is normal

J82_reg_o[24]_qfbk = J82_reg_o[24];
HB1L621 = A1L462 & (J52_reg_o[24] # J82_reg_o[24]_qfbk & A1L362) # !A1L462 & J82_reg_o[24]_qfbk & A1L362;

--J82_reg_o[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[24] at LC_X14_Y8_N6
--operation mode is normal

J82_reg_o[24]_sload_eqn = W1L18;
J82_reg_o[24] = DFFEA(J82_reg_o[24]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--HB1L721 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[24]~4638 at LC_X12_Y12_N8
--operation mode is normal

HB1_num_rows_data[24]_qfbk = HB1_num_rows_data[24];
HB1L721 = J42_reg_o[24] & (A1L562 # HB1_num_rows_data[24]_qfbk & A1L162) # !J42_reg_o[24] & HB1_num_rows_data[24]_qfbk & A1L162;

--HB1_num_rows_data[24] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[24] at LC_X12_Y12_N8
--operation mode is normal

HB1_num_rows_data[24]_sload_eqn = W1L18;
HB1_num_rows_data[24] = DFFEA(HB1_num_rows_data[24]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--W1L352 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~11436 at LC_X17_Y9_N8
--operation mode is normal

W1L352 = W1L852 # W1L452 & (W1L552 # W1L652);


--J31_reg_o[24] is dispatch:cmd0|reg:cmd0|reg_o[24] at LC_X7_Y22_N5
--operation mode is normal

J31_reg_o[24]_lut_out = U1L602Q & J91_reg_o[24];
J31_reg_o[24] = DFFEA(J31_reg_o[24]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--BB4L58 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6089 at LC_X9_Y20_N5
--operation mode is normal

J61_reg_o[25]_qfbk = J61_reg_o[25];
BB4L58 = BB4L43 & (V1L201 & J61_reg_o[25]_qfbk # !V1L201 & X2_q_b[25]);

--J61_reg_o[25] is dispatch:cmd0|reg:reply1|reg_o[25] at LC_X9_Y20_N5
--operation mode is normal

J61_reg_o[25]_sload_eqn = J41_reg_o[25];
J61_reg_o[25] = DFFEA(J61_reg_o[25]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L68 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6090 at LC_X9_Y23_N7
--operation mode is normal

J51_reg_o[25]_qfbk = J51_reg_o[25];
BB4L68 = V1L301 & V1L201 & J51_reg_o[25]_qfbk & V1L701;

--J51_reg_o[25] is dispatch:cmd0|reg:reply0|reg_o[25] at LC_X9_Y23_N7
--operation mode is normal

J51_reg_o[25]_sload_eqn = J31_reg_o[25];
J51_reg_o[25] = DFFEA(J51_reg_o[25]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4_reg[26] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[26] at LC_X8_Y24_N9
--operation mode is normal

BB4_reg[26]_lut_out = BB4L78 # BB4L88 # !V1L701 & BB4_reg[27];
BB4_reg[26] = DFFEA(BB4_reg[26]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[6] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[6] at LC_X9_Y25_N2
--operation mode is normal

AB2_crc_reg[6]_lut_out = !V1L901Q & (AB2_crc_reg[5] $ AB2_crc_reg[32] $ BB4_reg[0]);
AB2_crc_reg[6] = DFFEA(AB2_crc_reg[6]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L441 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[26]~699 at LC_X9_Y25_N4
--operation mode is normal

V1L441 = V1L761 & BB4_reg[26] # !V1L761 & AB2_crc_reg[6] & AB2L94;


--BB5_reg[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[29] at LC_X18_Y25_N4
--operation mode is normal

BB5_reg[29]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[28] # !CB1L4Q & BB5_reg[30];
BB5_reg[29] = DFFEA(BB5_reg[29]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L196 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~76 at LC_X7_Y17_N9
--operation mode is arithmetic

GB1L196 = CARRY(M11_safe_q[5] & (!GB1L096 # !GB1L91) # !M11_safe_q[5] & !GB1L91 & !GB1L096);


--GB1L732 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~83 at LC_X8_Y10_N8
--operation mode is arithmetic

GB1L732_carry_eqn = (!GB1L422 & GB1L532) # (GB1L422 & GB1L632);
GB1L732 = J42_reg_o[4] $ GB1L732_carry_eqn;

--GB1L932 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~83COUT0 at LC_X8_Y10_N8
--operation mode is arithmetic

GB1L932_cout_0 = J42_reg_o[4] # !GB1L532;
GB1L932 = CARRY(GB1L932_cout_0);

--GB1L042 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~83COUT1 at LC_X8_Y10_N8
--operation mode is arithmetic

GB1L042_cout_1 = J42_reg_o[4] # !GB1L632;
GB1L042 = CARRY(GB1L042_cout_1);


--GB1L208 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~108 at LC_X3_Y8_N9
--operation mode is arithmetic

GB1L208 = CARRY(GB1L031 & M21_safe_q[5] & !GB1L108 # !GB1L031 & (M21_safe_q[5] # !GB1L108));


--GB1L364 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~10COUT0 at LC_X7_Y10_N7
--operation mode is arithmetic

GB1L364_cout_0 = GB1L332 & M21_safe_q[3] & !GB1L954 # !GB1L332 & (M21_safe_q[3] # !GB1L954);
GB1L364 = CARRY(GB1L364_cout_0);

--GB1L464 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~10COUT1 at LC_X7_Y10_N7
--operation mode is arithmetic

GB1L464_cout_1 = GB1L332 & M21_safe_q[3] & !GB1L064 # !GB1L332 & (M21_safe_q[3] # !GB1L064);
GB1L464 = CARRY(GB1L464_cout_1);


--GB1L843 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~115 at LC_X5_Y7_N8
--operation mode is arithmetic

GB1L843_carry_eqn = (!GB1L533 & GB1L643) # (GB1L533 & GB1L743);
GB1L843 = GB1L621 $ GB1L843_carry_eqn;

--GB1L053 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~115COUT0 at LC_X5_Y7_N8
--operation mode is arithmetic

GB1L053_cout_0 = GB1L621 # !GB1L643;
GB1L053 = CARRY(GB1L053_cout_0);

--GB1L153 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~115COUT1 at LC_X5_Y7_N8
--operation mode is arithmetic

GB1L153_cout_1 = GB1L621 # !GB1L743;
GB1L153 = CARRY(GB1L153_cout_1);


--GB1L475 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~42COUT0 at LC_X6_Y7_N7
--operation mode is arithmetic

GB1L475_cout_0 = GB1L443 & (!GB1L075 # !M21_safe_q[3]) # !GB1L443 & !M21_safe_q[3] & !GB1L075;
GB1L475 = CARRY(GB1L475_cout_0);

--GB1L575 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~42COUT1 at LC_X6_Y7_N7
--operation mode is arithmetic

GB1L575_cout_1 = GB1L443 & (!GB1L175 # !M21_safe_q[3]) # !GB1L443 & !M21_safe_q[3] & !GB1L175;
GB1L575 = CARRY(GB1L575_cout_1);


--J91_reg_o[24] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[24] at LC_X7_Y21_N5
--operation mode is normal

J91_reg_o[24]_sload_eqn = BB1_reg[24];
J91_reg_o[24] = DFFEA(J91_reg_o[24]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--J41_reg_o[25] is dispatch:cmd0|reg:cmd1|reg_o[25] at LC_X6_Y20_N7
--operation mode is normal

J41_reg_o[25]_lut_out = J02_reg_o[25] & U1L602Q;
J41_reg_o[25] = DFFEA(J41_reg_o[25]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--W1L952 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[25]~11437 at LC_X17_Y12_N4
--operation mode is normal

W1L952 = A1L372 & (W1L2 & S2_q_b[25] # !W1L2 & S4_q_b[25]);


--W1L062 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[25]~11438 at LC_X17_Y12_N7
--operation mode is normal

J21_reg_o[25]_qfbk = J21_reg_o[25];
W1L062 = A1L852 & (J21_reg_o[25]_qfbk # A1L952 & S6_q_b[25]) # !A1L852 & A1L952 & S6_q_b[25];

--J21_reg_o[25] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[25] at LC_X17_Y12_N7
--operation mode is normal

J21_reg_o[25]_sload_eqn = W1L28;
J21_reg_o[25] = DFFEA(J21_reg_o[25]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L162 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[25]~11439 at LC_X17_Y12_N5
--operation mode is normal

W1L162 = !W1L69 & H1L7 & (W1L062 # W1L952);


--HB1L921 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~4640 at LC_X9_Y9_N7
--operation mode is normal

HB1_row_length_data[25]_qfbk = HB1_row_length_data[25];
HB1L921 = A1L062 & (HB1_row_length_data[25]_qfbk # J62_reg_o[25] & A1L662) # !A1L062 & J62_reg_o[25] & A1L662;

--HB1_row_length_data[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[25] at LC_X9_Y9_N7
--operation mode is normal

HB1_row_length_data[25]_sload_eqn = W1L28;
HB1_row_length_data[25] = DFFEA(HB1_row_length_data[25]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L031 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~4641 at LC_X14_Y8_N3
--operation mode is normal

J72_reg_o[25]_qfbk = J72_reg_o[25];
HB1L031 = HB1_init_window_req_data[25] & (A1L762 # A1L262 & J72_reg_o[25]_qfbk) # !HB1_init_window_req_data[25] & A1L262 & J72_reg_o[25]_qfbk;

--J72_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[25] at LC_X14_Y8_N3
--operation mode is normal

J72_reg_o[25]_sload_eqn = W1L28;
J72_reg_o[25] = DFFEA(J72_reg_o[25]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[25] at LC_X13_Y8_N3
--operation mode is normal

J52_reg_o[25]_sload_eqn = W1L28;
J52_reg_o[25] = DFFEA(J52_reg_o[25]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L131 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~4642 at LC_X13_Y8_N5
--operation mode is normal

J82_reg_o[25]_qfbk = J82_reg_o[25];
HB1L131 = J52_reg_o[25] & (A1L462 # J82_reg_o[25]_qfbk & A1L362) # !J52_reg_o[25] & J82_reg_o[25]_qfbk & A1L362;

--J82_reg_o[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[25] at LC_X13_Y8_N5
--operation mode is normal

J82_reg_o[25]_sload_eqn = W1L28;
J82_reg_o[25] = DFFEA(J82_reg_o[25]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--HB1L231 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~4643 at LC_X12_Y12_N2
--operation mode is normal

HB1_num_rows_data[25]_qfbk = HB1_num_rows_data[25];
HB1L231 = J42_reg_o[25] & (A1L562 # HB1_num_rows_data[25]_qfbk & A1L162) # !J42_reg_o[25] & HB1_num_rows_data[25]_qfbk & A1L162;

--HB1_num_rows_data[25] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[25] at LC_X12_Y12_N2
--operation mode is normal

HB1_num_rows_data[25]_sload_eqn = W1L28;
HB1_num_rows_data[25] = DFFEA(HB1_num_rows_data[25]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1L331 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[25]~4644 at LC_X12_Y8_N5
--operation mode is normal

HB1L331 = HB1L131 # HB1L231 # HB1L031 # HB1L921;


--W1L262 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[25]~11440 at LC_X17_Y12_N6
--operation mode is normal

W1L262 = W1L162 # HB1L331 & W1L011;


--J31_reg_o[25] is dispatch:cmd0|reg:cmd0|reg_o[25] at LC_X9_Y21_N3
--operation mode is normal

J31_reg_o[25]_lut_out = U1L702Q # U1L602Q & J91_reg_o[25];
J31_reg_o[25] = DFFEA(J31_reg_o[25]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--BB4L78 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6092 at LC_X8_Y21_N6
--operation mode is normal

J61_reg_o[26]_qfbk = J61_reg_o[26];
BB4L78 = BB4L43 & (V1L201 & J61_reg_o[26]_qfbk # !V1L201 & X2_q_b[26]);

--J61_reg_o[26] is dispatch:cmd0|reg:reply1|reg_o[26] at LC_X8_Y21_N6
--operation mode is normal

J61_reg_o[26]_sload_eqn = J41_reg_o[26];
J61_reg_o[26] = DFFEA(J61_reg_o[26]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L88 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6093 at LC_X8_Y24_N8
--operation mode is normal

J51_reg_o[26]_qfbk = J51_reg_o[26];
BB4L88 = V1L301 & V1L201 & J51_reg_o[26]_qfbk & V1L701;

--J51_reg_o[26] is dispatch:cmd0|reg:reply0|reg_o[26] at LC_X8_Y24_N8
--operation mode is normal

J51_reg_o[26]_sload_eqn = J31_reg_o[26];
J51_reg_o[26] = DFFEA(J51_reg_o[26]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4_reg[27] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[27] at LC_X9_Y24_N6
--operation mode is normal

BB4_reg[27]_lut_out = BB4L09 # BB4L98 # !V1L701 & BB4_reg[28];
BB4_reg[27] = DFFEA(BB4_reg[27]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[5] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[5] at LC_X9_Y26_N4
--operation mode is normal

AB2_crc_reg[5]_lut_out = !V1L901Q & (AB2_crc_reg[4] $ BB4_reg[0] $ AB2_crc_reg[32]);
AB2_crc_reg[5] = DFFEA(AB2_crc_reg[5]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L541 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[27]~700 at LC_X9_Y25_N1
--operation mode is normal

V1L541 = V1L761 & BB4_reg[27] # !V1L761 & AB2_crc_reg[5] & AB2L94;


--BB5_reg[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[30] at LC_X18_Y25_N7
--operation mode is normal

BB5_reg[30]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[29] # !CB1L4Q & BB5_reg[31];
BB5_reg[30] = DFFEA(BB5_reg[30]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L986 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~75COUT0 at LC_X7_Y17_N8
--operation mode is arithmetic

GB1L986_cout_0 = M11_safe_q[4] & GB1L51 & !GB1L586 # !M11_safe_q[4] & (GB1L51 # !GB1L586);
GB1L986 = CARRY(GB1L986_cout_0);

--GB1L096 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~75COUT1 at LC_X7_Y17_N8
--operation mode is arithmetic

GB1L096_cout_1 = M11_safe_q[4] & GB1L51 & !GB1L686 # !M11_safe_q[4] & (GB1L51 # !GB1L686);
GB1L096 = CARRY(GB1L096_cout_1);


--GB1L332 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~82 at LC_X8_Y10_N7
--operation mode is arithmetic

GB1L332_carry_eqn = (!GB1L422 & GB1L132) # (GB1L422 & GB1L232);
GB1L332 = J42_reg_o[3] $ !GB1L332_carry_eqn;

--GB1L532 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~82COUT0 at LC_X8_Y10_N7
--operation mode is arithmetic

GB1L532_cout_0 = !J42_reg_o[3] & !GB1L132;
GB1L532 = CARRY(GB1L532_cout_0);

--GB1L632 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~82COUT1 at LC_X8_Y10_N7
--operation mode is arithmetic

GB1L632_cout_1 = !J42_reg_o[3] & !GB1L232;
GB1L632 = CARRY(GB1L632_cout_1);


--GB1L008 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~107COUT0 at LC_X3_Y8_N8
--operation mode is arithmetic

GB1L008_cout_0 = GB1L621 & (!GB1L697 # !M21_safe_q[4]) # !GB1L621 & !M21_safe_q[4] & !GB1L697;
GB1L008 = CARRY(GB1L008_cout_0);

--GB1L108 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~107COUT1 at LC_X3_Y8_N8
--operation mode is arithmetic

GB1L108_cout_1 = GB1L621 & (!GB1L797 # !M21_safe_q[4]) # !GB1L621 & !M21_safe_q[4] & !GB1L797;
GB1L108 = CARRY(GB1L108_cout_1);


--GB1L954 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~9COUT0 at LC_X7_Y10_N6
--operation mode is arithmetic

GB1L954_cout_0 = M21_safe_q[2] & GB1L922 & !GB1L554 # !M21_safe_q[2] & (GB1L922 # !GB1L554);
GB1L954 = CARRY(GB1L954_cout_0);

--GB1L064 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~9COUT1 at LC_X7_Y10_N6
--operation mode is arithmetic

GB1L064_cout_1 = M21_safe_q[2] & GB1L922 & !GB1L654 # !M21_safe_q[2] & (GB1L922 # !GB1L654);
GB1L064 = CARRY(GB1L064_cout_1);


--GB1L443 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~114 at LC_X5_Y7_N7
--operation mode is arithmetic

GB1L443_carry_eqn = (!GB1L533 & GB1L243) # (GB1L533 & GB1L343);
GB1L443 = GB1L221 $ !GB1L443_carry_eqn;

--GB1L643 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~114COUT0 at LC_X5_Y7_N7
--operation mode is arithmetic

GB1L643_cout_0 = !GB1L221 & !GB1L243;
GB1L643 = CARRY(GB1L643_cout_0);

--GB1L743 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~114COUT1 at LC_X5_Y7_N7
--operation mode is arithmetic

GB1L743_cout_1 = !GB1L221 & !GB1L343;
GB1L743 = CARRY(GB1L743_cout_1);


--GB1L075 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~41COUT0 at LC_X6_Y7_N6
--operation mode is arithmetic

GB1L075_cout_0 = M21_safe_q[2] & (!GB1L665 # !GB1L043) # !M21_safe_q[2] & !GB1L043 & !GB1L665;
GB1L075 = CARRY(GB1L075_cout_0);

--GB1L175 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~41COUT1 at LC_X6_Y7_N6
--operation mode is arithmetic

GB1L175_cout_1 = M21_safe_q[2] & (!GB1L765 # !GB1L043) # !M21_safe_q[2] & !GB1L043 & !GB1L765;
GB1L175 = CARRY(GB1L175_cout_1);


--J91_reg_o[25] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[25] at LC_X9_Y21_N2
--operation mode is normal

J91_reg_o[25]_lut_out = BB1_reg[25];
J91_reg_o[25] = DFFEA(J91_reg_o[25]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--J41_reg_o[26] is dispatch:cmd0|reg:cmd1|reg_o[26] at LC_X7_Y21_N3
--operation mode is normal

J41_reg_o[26]_lut_out = J02_reg_o[26] & U1L602Q;
J41_reg_o[26] = DFFEA(J41_reg_o[26]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--W1L362 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[26]~11441 at LC_X17_Y12_N2
--operation mode is normal

W1L362 = A1L372 & (W1L2 & S2_q_b[26] # !W1L2 & S4_q_b[26]);


--W1L462 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[26]~11442 at LC_X17_Y12_N3
--operation mode is normal

J21_reg_o[26]_qfbk = J21_reg_o[26];
W1L462 = A1L852 & (J21_reg_o[26]_qfbk # A1L952 & S6_q_b[26]) # !A1L852 & A1L952 & S6_q_b[26];

--J21_reg_o[26] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[26] at LC_X17_Y12_N3
--operation mode is normal

J21_reg_o[26]_sload_eqn = W1L38;
J21_reg_o[26] = DFFEA(J21_reg_o[26]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L562 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[26]~11443 at LC_X17_Y12_N8
--operation mode is normal

W1L562 = !W1L69 & H1L7 & (W1L462 # W1L362);


--HB1L431 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~4645 at LC_X9_Y9_N0
--operation mode is normal

HB1_row_length_data[26]_qfbk = HB1_row_length_data[26];
HB1L431 = J62_reg_o[26] & (A1L662 # HB1_row_length_data[26]_qfbk & A1L062) # !J62_reg_o[26] & HB1_row_length_data[26]_qfbk & A1L062;

--HB1_row_length_data[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[26] at LC_X9_Y9_N0
--operation mode is normal

HB1_row_length_data[26]_sload_eqn = W1L38;
HB1_row_length_data[26] = DFFEA(HB1_row_length_data[26]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L531 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~4646 at LC_X14_Y9_N1
--operation mode is normal

J72_reg_o[26]_qfbk = J72_reg_o[26];
HB1L531 = A1L762 & (HB1_init_window_req_data[26] # J72_reg_o[26]_qfbk & A1L262) # !A1L762 & J72_reg_o[26]_qfbk & A1L262;

--J72_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[26] at LC_X14_Y9_N1
--operation mode is normal

J72_reg_o[26]_sload_eqn = W1L38;
J72_reg_o[26] = DFFEA(J72_reg_o[26]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[26] at LC_X12_Y8_N4
--operation mode is normal

J52_reg_o[26]_lut_out = W1L38;
J52_reg_o[26] = DFFEA(J52_reg_o[26]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L631 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~4647 at LC_X13_Y8_N0
--operation mode is normal

J82_reg_o[26]_qfbk = J82_reg_o[26];
HB1L631 = A1L362 & (J82_reg_o[26]_qfbk # A1L462 & J52_reg_o[26]) # !A1L362 & A1L462 & J52_reg_o[26];

--J82_reg_o[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[26] at LC_X13_Y8_N0
--operation mode is normal

J82_reg_o[26]_sload_eqn = W1L38;
J82_reg_o[26] = DFFEA(J82_reg_o[26]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--HB1L731 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~4648 at LC_X12_Y12_N3
--operation mode is normal

HB1_num_rows_data[26]_qfbk = HB1_num_rows_data[26];
HB1L731 = J42_reg_o[26] & (A1L562 # HB1_num_rows_data[26]_qfbk & A1L162) # !J42_reg_o[26] & HB1_num_rows_data[26]_qfbk & A1L162;

--HB1_num_rows_data[26] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[26] at LC_X12_Y12_N3
--operation mode is normal

HB1_num_rows_data[26]_sload_eqn = W1L38;
HB1_num_rows_data[26] = DFFEA(HB1_num_rows_data[26]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1L831 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[26]~4649 at LC_X13_Y8_N1
--operation mode is normal

HB1L831 = HB1L731 # HB1L531 # HB1L431 # HB1L631;


--W1L662 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[26]~11444 at LC_X17_Y12_N1
--operation mode is normal

W1L662 = W1L562 # W1L011 & HB1L831;


--J31_reg_o[26] is dispatch:cmd0|reg:cmd0|reg_o[26] at LC_X7_Y23_N3
--operation mode is normal

J31_reg_o[26]_lut_out = U1L602Q & J91_reg_o[26];
J31_reg_o[26] = DFFEA(J31_reg_o[26]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--BB4L98 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6095 at LC_X9_Y20_N2
--operation mode is normal

J61_reg_o[27]_qfbk = J61_reg_o[27];
BB4L98 = BB4L43 & (V1L201 & J61_reg_o[27]_qfbk # !V1L201 & X2_q_b[27]);

--J61_reg_o[27] is dispatch:cmd0|reg:reply1|reg_o[27] at LC_X9_Y20_N2
--operation mode is normal

J61_reg_o[27]_sload_eqn = J41_reg_o[27];
J61_reg_o[27] = DFFEA(J61_reg_o[27]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L09 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6096 at LC_X9_Y24_N5
--operation mode is normal

J51_reg_o[27]_qfbk = J51_reg_o[27];
BB4L09 = V1L201 & V1L301 & J51_reg_o[27]_qfbk & V1L701;

--J51_reg_o[27] is dispatch:cmd0|reg:reply0|reg_o[27] at LC_X9_Y24_N5
--operation mode is normal

J51_reg_o[27]_sload_eqn = J31_reg_o[27];
J51_reg_o[27] = DFFEA(J51_reg_o[27]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4_reg[28] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[28] at LC_X9_Y24_N4
--operation mode is normal

BB4_reg[28]_lut_out = BB4L29 # BB4L19 # BB4_reg[29] & !V1L701;
BB4_reg[28] = DFFEA(BB4_reg[28]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[4] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[4] at LC_X9_Y26_N2
--operation mode is normal

AB2_crc_reg[4]_lut_out = AB2_crc_reg[3] & !V1L901Q;
AB2_crc_reg[4] = DFFEA(AB2_crc_reg[4]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L641 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[28]~701 at LC_X9_Y25_N9
--operation mode is normal

V1L641 = V1L761 & BB4_reg[28] # !V1L761 & AB2_crc_reg[4] & AB2L94;


--BB5_reg[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[31] at LC_X18_Y26_N4
--operation mode is normal

BB5_reg[31]_lut_out = CB1L4Q & EB1_q_b[30] & DB1L811Q # !CB1L4Q & BB5_reg[32];
BB5_reg[31] = DFFEA(BB5_reg[31]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L586 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~74COUT0 at LC_X7_Y17_N7
--operation mode is arithmetic

GB1L586_cout_0 = GB1L11 & M11_safe_q[3] & !GB1L186 # !GB1L11 & (M11_safe_q[3] # !GB1L186);
GB1L586 = CARRY(GB1L586_cout_0);

--GB1L686 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~74COUT1 at LC_X7_Y17_N7
--operation mode is arithmetic

GB1L686_cout_1 = GB1L11 & M11_safe_q[3] & !GB1L286 # !GB1L11 & (M11_safe_q[3] # !GB1L286);
GB1L686 = CARRY(GB1L686_cout_1);


--GB1L922 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~81 at LC_X8_Y10_N6
--operation mode is arithmetic

GB1L922_carry_eqn = (!GB1L422 & GB1L722) # (GB1L422 & GB1L822);
GB1L922 = J42_reg_o[2] $ GB1L922_carry_eqn;

--GB1L132 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~81COUT0 at LC_X8_Y10_N6
--operation mode is arithmetic

GB1L132_cout_0 = J42_reg_o[2] # !GB1L722;
GB1L132 = CARRY(GB1L132_cout_0);

--GB1L232 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~81COUT1 at LC_X8_Y10_N6
--operation mode is arithmetic

GB1L232_cout_1 = J42_reg_o[2] # !GB1L822;
GB1L232 = CARRY(GB1L232_cout_1);


--GB1L697 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~106COUT0 at LC_X3_Y8_N7
--operation mode is arithmetic

GB1L697_cout_0 = M21_safe_q[3] & (!GB1L297 # !GB1L221) # !M21_safe_q[3] & !GB1L221 & !GB1L297;
GB1L697 = CARRY(GB1L697_cout_0);

--GB1L797 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~106COUT1 at LC_X3_Y8_N7
--operation mode is arithmetic

GB1L797_cout_1 = M21_safe_q[3] & (!GB1L397 # !GB1L221) # !M21_safe_q[3] & !GB1L221 & !GB1L397;
GB1L797 = CARRY(GB1L797_cout_1);


--GB1L554 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~8COUT0 at LC_X7_Y10_N5
--operation mode is arithmetic

GB1L554_cout_0 = GB1L522 & M21_safe_q[1] & !GB1L154 # !GB1L522 & (M21_safe_q[1] # !GB1L154);
GB1L554 = CARRY(GB1L554_cout_0);

--GB1L654 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~8COUT1 at LC_X7_Y10_N5
--operation mode is arithmetic

GB1L654_cout_1 = GB1L522 & M21_safe_q[1] & !GB1L154 # !GB1L522 & (M21_safe_q[1] # !GB1L154);
GB1L654 = CARRY(GB1L654_cout_1);


--GB1L043 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~113 at LC_X5_Y7_N6
--operation mode is arithmetic

GB1L043_carry_eqn = (!GB1L533 & GB1L833) # (GB1L533 & GB1L933);
GB1L043 = GB1L811 $ GB1L043_carry_eqn;

--GB1L243 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~113COUT0 at LC_X5_Y7_N6
--operation mode is arithmetic

GB1L243_cout_0 = GB1L811 # !GB1L833;
GB1L243 = CARRY(GB1L243_cout_0);

--GB1L343 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~113COUT1 at LC_X5_Y7_N6
--operation mode is arithmetic

GB1L343_cout_1 = GB1L811 # !GB1L933;
GB1L343 = CARRY(GB1L343_cout_1);


--GB1L665 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~40COUT0 at LC_X6_Y7_N5
--operation mode is arithmetic

GB1L665_cout_0 = M21_safe_q[1] & GB1L633 & !GB1L265 # !M21_safe_q[1] & (GB1L633 # !GB1L265);
GB1L665 = CARRY(GB1L665_cout_0);

--GB1L765 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~40COUT1 at LC_X6_Y7_N5
--operation mode is arithmetic

GB1L765_cout_1 = M21_safe_q[1] & GB1L633 & !GB1L265 # !M21_safe_q[1] & (GB1L633 # !GB1L265);
GB1L765 = CARRY(GB1L765_cout_1);


--J91_reg_o[26] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[26] at LC_X7_Y21_N6
--operation mode is normal

J91_reg_o[26]_sload_eqn = BB1_reg[26];
J91_reg_o[26] = DFFEA(J91_reg_o[26]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--J41_reg_o[27] is dispatch:cmd0|reg:cmd1|reg_o[27] at LC_X6_Y20_N8
--operation mode is normal

J41_reg_o[27]_lut_out = J02_reg_o[27] & U1L602Q;
J41_reg_o[27] = DFFEA(J41_reg_o[27]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J21_reg_o[27] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[27] at LC_X14_Y9_N3
--operation mode is normal

J21_reg_o[27]_sload_eqn = W1L48;
J21_reg_o[27] = DFFEA(J21_reg_o[27]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--HB1L931 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~4650 at LC_X9_Y9_N5
--operation mode is normal

HB1_row_length_data[27]_qfbk = HB1_row_length_data[27];
HB1L931 = J62_reg_o[27] & (A1L662 # HB1_row_length_data[27]_qfbk & A1L062) # !J62_reg_o[27] & HB1_row_length_data[27]_qfbk & A1L062;

--HB1_row_length_data[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[27] at LC_X9_Y9_N5
--operation mode is normal

HB1_row_length_data[27]_sload_eqn = W1L48;
HB1_row_length_data[27] = DFFEA(HB1_row_length_data[27]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L041 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~4651 at LC_X14_Y8_N9
--operation mode is normal

J72_reg_o[27]_qfbk = J72_reg_o[27];
HB1L041 = HB1_init_window_req_data[27] & (A1L762 # A1L262 & J72_reg_o[27]_qfbk) # !HB1_init_window_req_data[27] & A1L262 & J72_reg_o[27]_qfbk;

--J72_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[27] at LC_X14_Y8_N9
--operation mode is normal

J72_reg_o[27]_sload_eqn = W1L48;
J72_reg_o[27] = DFFEA(J72_reg_o[27]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[27] at LC_X14_Y7_N2
--operation mode is normal

J52_reg_o[27]_sload_eqn = W1L48;
J52_reg_o[27] = DFFEA(J52_reg_o[27]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L141 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~4652 at LC_X14_Y8_N7
--operation mode is normal

J82_reg_o[27]_qfbk = J82_reg_o[27];
HB1L141 = A1L462 & (J52_reg_o[27] # J82_reg_o[27]_qfbk & A1L362) # !A1L462 & J82_reg_o[27]_qfbk & A1L362;

--J82_reg_o[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[27] at LC_X14_Y8_N7
--operation mode is normal

J82_reg_o[27]_sload_eqn = W1L48;
J82_reg_o[27] = DFFEA(J82_reg_o[27]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--HB1L241 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[27]~4653 at LC_X9_Y8_N6
--operation mode is normal

HB1_num_rows_data[27]_qfbk = HB1_num_rows_data[27];
HB1L241 = A1L162 & (HB1_num_rows_data[27]_qfbk # J42_reg_o[27] & A1L562) # !A1L162 & J42_reg_o[27] & A1L562;

--HB1_num_rows_data[27] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[27] at LC_X9_Y8_N6
--operation mode is normal

HB1_num_rows_data[27]_sload_eqn = W1L48;
HB1_num_rows_data[27] = DFFEA(HB1_num_rows_data[27]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--W1L072 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[27]~11448 at LC_X14_Y9_N7
--operation mode is normal

W1L072 = W1L572 # W1L172 & (W1L272 # W1L372);


--J31_reg_o[27] is dispatch:cmd0|reg:cmd0|reg_o[27] at LC_X9_Y21_N7
--operation mode is normal

J31_reg_o[27]_lut_out = U1L702Q # U1L602Q & J91_reg_o[27];
J31_reg_o[27] = DFFEA(J31_reg_o[27]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--BB4L19 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6098 at LC_X9_Y22_N9
--operation mode is normal

J61_reg_o[28]_qfbk = J61_reg_o[28];
BB4L19 = BB4L43 & (V1L201 & J61_reg_o[28]_qfbk # !V1L201 & X2_q_b[28]);

--J61_reg_o[28] is dispatch:cmd0|reg:reply1|reg_o[28] at LC_X9_Y22_N9
--operation mode is normal

J61_reg_o[28]_sload_eqn = J41_reg_o[28];
J61_reg_o[28] = DFFEA(J61_reg_o[28]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L29 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6099 at LC_X8_Y24_N1
--operation mode is normal

J51_reg_o[28]_qfbk = J51_reg_o[28];
BB4L29 = V1L301 & V1L201 & J51_reg_o[28]_qfbk & V1L701;

--J51_reg_o[28] is dispatch:cmd0|reg:reply0|reg_o[28] at LC_X8_Y24_N1
--operation mode is normal

J51_reg_o[28]_sload_eqn = J31_reg_o[28];
J51_reg_o[28] = DFFEA(J51_reg_o[28]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4_reg[29] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[29] at LC_X9_Y24_N1
--operation mode is normal

BB4_reg[29]_lut_out = BB4L49 # BB4L39 # !V1L701 & BB4_reg[30];
BB4_reg[29] = DFFEA(BB4_reg[29]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[3] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[3] at LC_X9_Y26_N5
--operation mode is normal

AB2_crc_reg[3]_lut_out = !V1L901Q & (AB2_crc_reg[2] $ BB4_reg[0] $ AB2_crc_reg[32]);
AB2_crc_reg[3] = DFFEA(AB2_crc_reg[3]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L741 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[29]~702 at LC_X9_Y25_N7
--operation mode is normal

V1L741 = V1L761 & BB4_reg[29] # !V1L761 & AB2_crc_reg[3] & AB2L94;


--BB5_reg[32] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[32] at LC_X18_Y26_N6
--operation mode is normal

BB5_reg[32]_lut_out = CB1L4Q & DB1L811Q & EB1_q_b[31] # !CB1L4Q & BB5_reg[33];
BB5_reg[32] = DFFEA(BB5_reg[32]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L186 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~73COUT0 at LC_X7_Y17_N6
--operation mode is arithmetic

GB1L186_cout_0 = M11_safe_q[2] & GB1L7 & !GB1L776 # !M11_safe_q[2] & (GB1L7 # !GB1L776);
GB1L186 = CARRY(GB1L186_cout_0);

--GB1L286 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~73COUT1 at LC_X7_Y17_N6
--operation mode is arithmetic

GB1L286_cout_1 = M11_safe_q[2] & GB1L7 & !GB1L876 # !M11_safe_q[2] & (GB1L7 # !GB1L876);
GB1L286 = CARRY(GB1L286_cout_1);


--GB1L522 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~80 at LC_X8_Y10_N5
--operation mode is arithmetic

GB1L522_carry_eqn = GB1L422;
GB1L522 = J42_reg_o[1] $ !GB1L522_carry_eqn;

--GB1L722 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~80COUT0 at LC_X8_Y10_N5
--operation mode is arithmetic

GB1L722_cout_0 = !J42_reg_o[1] & !GB1L422;
GB1L722 = CARRY(GB1L722_cout_0);

--GB1L822 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~80COUT1 at LC_X8_Y10_N5
--operation mode is arithmetic

GB1L822_cout_1 = !J42_reg_o[1] & !GB1L422;
GB1L822 = CARRY(GB1L822_cout_1);


--GB1L297 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~105COUT0 at LC_X3_Y8_N6
--operation mode is arithmetic

GB1L297_cout_0 = M21_safe_q[2] & GB1L811 & !GB1L887 # !M21_safe_q[2] & (GB1L811 # !GB1L887);
GB1L297 = CARRY(GB1L297_cout_0);

--GB1L397 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~105COUT1 at LC_X3_Y8_N6
--operation mode is arithmetic

GB1L397_cout_1 = M21_safe_q[2] & GB1L811 & !GB1L987 # !M21_safe_q[2] & (GB1L811 # !GB1L987);
GB1L397 = CARRY(GB1L397_cout_1);


--GB1L154 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~7 at LC_X7_Y10_N4
--operation mode is arithmetic

GB1L154 = CARRY(GB1L322 & !M21_safe_q[0]);


--GB1L633 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~112 at LC_X5_Y7_N5
--operation mode is arithmetic

GB1L633_carry_eqn = GB1L533;
GB1L633 = GB1L411 $ !GB1L633_carry_eqn;

--GB1L833 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~112COUT0 at LC_X5_Y7_N5
--operation mode is arithmetic

GB1L833_cout_0 = !GB1L411 & !GB1L533;
GB1L833 = CARRY(GB1L833_cout_0);

--GB1L933 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~112COUT1 at LC_X5_Y7_N5
--operation mode is arithmetic

GB1L933_cout_1 = !GB1L411 & !GB1L533;
GB1L933 = CARRY(GB1L933_cout_1);


--GB1L265 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~39 at LC_X6_Y7_N4
--operation mode is arithmetic

GB1L265 = CARRY(M21_safe_q[0] & !GB1L433);


--J91_reg_o[27] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[27] at LC_X9_Y21_N9
--operation mode is normal

J91_reg_o[27]_sload_eqn = BB1_reg[27];
J91_reg_o[27] = DFFEA(J91_reg_o[27]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--J41_reg_o[28] is dispatch:cmd0|reg:cmd1|reg_o[28] at LC_X7_Y21_N4
--operation mode is normal

J41_reg_o[28]_lut_out = J02_reg_o[28] & U1L602Q;
J41_reg_o[28] = DFFEA(J41_reg_o[28]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--W1L672 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[28]~11449 at LC_X17_Y14_N5
--operation mode is normal

W1L672 = A1L372 & (W1L2 & S2_q_b[28] # !W1L2 & S4_q_b[28]);


--W1L772 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[28]~11450 at LC_X17_Y14_N1
--operation mode is normal

J21_reg_o[28]_qfbk = J21_reg_o[28];
W1L772 = A1L952 & (S6_q_b[28] # A1L852 & J21_reg_o[28]_qfbk) # !A1L952 & A1L852 & J21_reg_o[28]_qfbk;

--J21_reg_o[28] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[28] at LC_X17_Y14_N1
--operation mode is normal

J21_reg_o[28]_sload_eqn = W1L58;
J21_reg_o[28] = DFFEA(J21_reg_o[28]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L872 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[28]~11451 at LC_X17_Y14_N6
--operation mode is normal

W1L872 = !W1L69 & H1L7 & (W1L772 # W1L672);


--HB1L441 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~4655 at LC_X13_Y9_N1
--operation mode is normal

HB1_row_length_data[28]_qfbk = HB1_row_length_data[28];
HB1L441 = J62_reg_o[28] & (A1L662 # A1L062 & HB1_row_length_data[28]_qfbk) # !J62_reg_o[28] & A1L062 & HB1_row_length_data[28]_qfbk;

--HB1_row_length_data[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[28] at LC_X13_Y9_N1
--operation mode is normal

HB1_row_length_data[28]_sload_eqn = W1L58;
HB1_row_length_data[28] = DFFEA(HB1_row_length_data[28]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L541 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~4656 at LC_X14_Y8_N1
--operation mode is normal

J72_reg_o[28]_qfbk = J72_reg_o[28];
HB1L541 = HB1_init_window_req_data[28] & (A1L762 # A1L262 & J72_reg_o[28]_qfbk) # !HB1_init_window_req_data[28] & A1L262 & J72_reg_o[28]_qfbk;

--J72_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[28] at LC_X14_Y8_N1
--operation mode is normal

J72_reg_o[28]_sload_eqn = W1L58;
J72_reg_o[28] = DFFEA(J72_reg_o[28]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[28] at LC_X12_Y8_N8
--operation mode is normal

J52_reg_o[28]_sload_eqn = W1L58;
J52_reg_o[28] = DFFEA(J52_reg_o[28]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L641 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~4657 at LC_X13_Y8_N2
--operation mode is normal

J82_reg_o[28]_qfbk = J82_reg_o[28];
HB1L641 = A1L362 & (J82_reg_o[28]_qfbk # A1L462 & J52_reg_o[28]) # !A1L362 & A1L462 & J52_reg_o[28];

--J82_reg_o[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[28] at LC_X13_Y8_N2
--operation mode is normal

J82_reg_o[28]_sload_eqn = W1L58;
J82_reg_o[28] = DFFEA(J82_reg_o[28]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--HB1L741 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~4658 at LC_X9_Y8_N0
--operation mode is normal

HB1_num_rows_data[28]_qfbk = HB1_num_rows_data[28];
HB1L741 = A1L562 & (J42_reg_o[28] # HB1_num_rows_data[28]_qfbk & A1L162) # !A1L562 & HB1_num_rows_data[28]_qfbk & A1L162;

--HB1_num_rows_data[28] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[28] at LC_X9_Y8_N0
--operation mode is normal

HB1_num_rows_data[28]_sload_eqn = W1L58;
HB1_num_rows_data[28] = DFFEA(HB1_num_rows_data[28]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1L841 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[28]~4659 at LC_X13_Y8_N7
--operation mode is normal

HB1L841 = HB1L541 # HB1L441 # HB1L741 # HB1L641;


--W1L972 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[28]~11452 at LC_X14_Y15_N4
--operation mode is normal

W1L972 = W1L872 # W1L011 & HB1L841;


--J31_reg_o[28] is dispatch:cmd0|reg:cmd0|reg_o[28] at LC_X5_Y21_N5
--operation mode is normal

J31_reg_o[28]_lut_out = U1L602Q & J91_reg_o[28];
J31_reg_o[28] = DFFEA(J31_reg_o[28]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--BB4L39 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6101 at LC_X9_Y20_N8
--operation mode is normal

J61_reg_o[29]_qfbk = J61_reg_o[29];
BB4L39 = BB4L43 & (V1L201 & J61_reg_o[29]_qfbk # !V1L201 & X2_q_b[29]);

--J61_reg_o[29] is dispatch:cmd0|reg:reply1|reg_o[29] at LC_X9_Y20_N8
--operation mode is normal

J61_reg_o[29]_sload_eqn = J41_reg_o[29];
J61_reg_o[29] = DFFEA(J61_reg_o[29]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4L49 is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg~6102 at LC_X9_Y24_N9
--operation mode is normal

J51_reg_o[29]_qfbk = J51_reg_o[29];
BB4L49 = V1L201 & V1L301 & J51_reg_o[29]_qfbk & V1L701;

--J51_reg_o[29] is dispatch:cmd0|reg:reply0|reg_o[29] at LC_X9_Y24_N9
--operation mode is normal

J51_reg_o[29]_sload_eqn = J31_reg_o[29];
J51_reg_o[29] = DFFEA(J51_reg_o[29]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4_reg[30] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[30] at LC_X9_Y24_N8
--operation mode is normal

BB4_reg[30]_lut_out = V1L901Q & V1L511 # !V1L901Q & (V1L211Q & V1L511 # !V1L211Q & BB4_reg[31]);
BB4_reg[30] = DFFEA(BB4_reg[30]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[2] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[2] at LC_X12_Y26_N6
--operation mode is normal

AB2_crc_reg[2]_lut_out = !V1L901Q & (AB2_crc_reg[32] $ AB2_crc_reg[1] $ BB4_reg[0]);
AB2_crc_reg[2] = DFFEA(AB2_crc_reg[2]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L841 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[30]~703 at LC_X12_Y25_N6
--operation mode is normal

V1L841 = V1L761 & BB4_reg[30] # !V1L761 & AB2L94 & AB2_crc_reg[2];


--BB5_reg[33] is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer|reg[33] at LC_X18_Y26_N3
--operation mode is normal

BB5_reg[33]_lut_out = VCC;
BB5_reg[33] = DFFEA(BB5_reg[33]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , CB1L11, , );


--GB1L776 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~72COUT0 at LC_X7_Y17_N5
--operation mode is arithmetic

GB1L776_cout_0 = GB1L3 & M11_safe_q[1] & !GB1L376 # !GB1L3 & (M11_safe_q[1] # !GB1L376);
GB1L776 = CARRY(GB1L776_cout_0);

--GB1L876 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~72COUT1 at LC_X7_Y17_N5
--operation mode is arithmetic

GB1L876_cout_1 = GB1L3 & M11_safe_q[1] & !GB1L376 # !GB1L3 & (M11_safe_q[1] # !GB1L376);
GB1L876 = CARRY(GB1L876_cout_1);


--GB1L322 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~79 at LC_X8_Y10_N4
--operation mode is arithmetic

GB1L322 = !J42_reg_o[0];

--GB1L422 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~79COUT at LC_X8_Y10_N4
--operation mode is arithmetic

GB1L422 = CARRY(J42_reg_o[0]);


--GB1L887 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~104COUT0 at LC_X3_Y8_N5
--operation mode is arithmetic

GB1L887_cout_0 = M21_safe_q[1] & (!GB1L487 # !GB1L411) # !M21_safe_q[1] & !GB1L411 & !GB1L487;
GB1L887 = CARRY(GB1L887_cout_0);

--GB1L987 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~104COUT1 at LC_X3_Y8_N5
--operation mode is arithmetic

GB1L987_cout_1 = M21_safe_q[1] & (!GB1L487 # !GB1L411) # !M21_safe_q[1] & !GB1L411 & !GB1L487;
GB1L987 = CARRY(GB1L987_cout_1);


--GB1L433 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~111 at LC_X5_Y7_N4
--operation mode is arithmetic

GB1L433 = !GB1L211;

--GB1L533 is frame_timing:frame_timing_slave|frame_timing_core:ftc|add~111COUT at LC_X5_Y7_N4
--operation mode is arithmetic

GB1L533 = CARRY(GB1L211);


--J91_reg_o[28] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[28] at LC_X5_Y21_N6
--operation mode is normal

J91_reg_o[28]_lut_out = BB1_reg[28];
J91_reg_o[28] = DFFEA(J91_reg_o[28]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--J41_reg_o[29] is dispatch:cmd0|reg:cmd1|reg_o[29] at LC_X9_Y21_N8
--operation mode is normal

J41_reg_o[29]_lut_out = J02_reg_o[29] & U1L602Q;
J41_reg_o[29] = DFFEA(J41_reg_o[29]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J21_reg_o[29] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[29] at LC_X17_Y16_N2
--operation mode is normal

J21_reg_o[29]_sload_eqn = W1L68;
J21_reg_o[29] = DFFEA(J21_reg_o[29]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--HB1L941 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~4660 at LC_X13_Y9_N4
--operation mode is normal

HB1_row_length_data[29]_qfbk = HB1_row_length_data[29];
HB1L941 = J62_reg_o[29] & (A1L662 # A1L062 & HB1_row_length_data[29]_qfbk) # !J62_reg_o[29] & A1L062 & HB1_row_length_data[29]_qfbk;

--HB1_row_length_data[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[29] at LC_X13_Y9_N4
--operation mode is normal

HB1_row_length_data[29]_sload_eqn = W1L68;
HB1_row_length_data[29] = DFFEA(HB1_row_length_data[29]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L051 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~4661 at LC_X17_Y14_N2
--operation mode is normal

J72_reg_o[29]_qfbk = J72_reg_o[29];
HB1L051 = A1L762 & (HB1_init_window_req_data[29] # A1L262 & J72_reg_o[29]_qfbk) # !A1L762 & A1L262 & J72_reg_o[29]_qfbk;

--J72_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[29] at LC_X17_Y14_N2
--operation mode is normal

J72_reg_o[29]_sload_eqn = W1L68;
J72_reg_o[29] = DFFEA(J72_reg_o[29]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[29] at LC_X19_Y15_N1
--operation mode is normal

J52_reg_o[29]_sload_eqn = W1L68;
J52_reg_o[29] = DFFEA(J52_reg_o[29]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L151 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~4662 at LC_X18_Y15_N1
--operation mode is normal

J82_reg_o[29]_qfbk = J82_reg_o[29];
HB1L151 = A1L462 & (J52_reg_o[29] # A1L362 & J82_reg_o[29]_qfbk) # !A1L462 & A1L362 & J82_reg_o[29]_qfbk;

--J82_reg_o[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29] at LC_X18_Y15_N1
--operation mode is normal

J82_reg_o[29]_sload_eqn = W1L68;
J82_reg_o[29] = DFFEA(J82_reg_o[29]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--HB1L251 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[29]~4663 at LC_X12_Y12_N7
--operation mode is normal

HB1_num_rows_data[29]_qfbk = HB1_num_rows_data[29];
HB1L251 = J42_reg_o[29] & (A1L562 # HB1_num_rows_data[29]_qfbk & A1L162) # !J42_reg_o[29] & HB1_num_rows_data[29]_qfbk & A1L162;

--HB1_num_rows_data[29] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[29] at LC_X12_Y12_N7
--operation mode is normal

HB1_num_rows_data[29]_sload_eqn = W1L68;
HB1_num_rows_data[29] = DFFEA(HB1_num_rows_data[29]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--W1L382 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[29]~11456 at LC_X17_Y16_N4
--operation mode is normal

W1L382 = W1L882 # W1L482 & (W1L582 # W1L682);


--J31_reg_o[29] is dispatch:cmd0|reg:cmd0|reg_o[29] at LC_X9_Y21_N1
--operation mode is normal

J31_reg_o[29]_lut_out = U1L702Q # U1L602Q & J91_reg_o[29];
J31_reg_o[29] = DFFEA(J31_reg_o[29]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--V1L411 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[30]~0 at LC_X8_Y22_N1
--operation mode is normal

J71_reg_o[30]_qfbk = J71_reg_o[30];
V1L411 = V1L301 & (V1L201 # J71_reg_o[30]_qfbk) # !V1L301 & !V1L201 & X2_q_b[30];

--J71_reg_o[30] is dispatch:cmd0|reg:reply2|reg_o[30] at LC_X8_Y22_N1
--operation mode is normal

J71_reg_o[30]_sload_eqn = C1_status_reg[0];
J71_reg_o[30] = DFFEA(J71_reg_o[30]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J51_reg_o[30] is dispatch:cmd0|reg:reply0|reg_o[30] at LC_X8_Y21_N8
--operation mode is normal

J51_reg_o[30]_sload_eqn = J31_reg_o[30];
J51_reg_o[30] = DFFEA(J51_reg_o[30]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--V1L511 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[30]~1 at LC_X8_Y22_N2
--operation mode is normal

J61_reg_o[30]_qfbk = J61_reg_o[30];
V1L511 = V1L411 & (J51_reg_o[30] # !V1L201) # !V1L411 & V1L201 & J61_reg_o[30]_qfbk;

--J61_reg_o[30] is dispatch:cmd0|reg:reply1|reg_o[30] at LC_X8_Y22_N2
--operation mode is normal

J61_reg_o[30]_sload_eqn = J41_reg_o[30];
J61_reg_o[30] = DFFEA(J61_reg_o[30]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--BB4_reg[31] is dispatch:cmd0|dispatch_reply_transmit:transmitter|shift_reg:crc_data_reg|reg[31] at LC_X9_Y24_N7
--operation mode is normal

BB4_reg[31]_lut_out = V1L901Q & V1L711 # !V1L901Q & (V1L211Q & V1L711 # !V1L211Q & BB4_reg[0]);
BB4_reg[31] = DFFEA(BB4_reg[31]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1L361, , );


--AB2_crc_reg[1] is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc:crc_calc|crc_reg[1] at LC_X12_Y26_N3
--operation mode is normal

AB2_crc_reg[1]_lut_out = !V1L901Q & (BB4_reg[0] $ AB2_crc_reg[32]);
AB2_crc_reg[1] = DFFEA(AB2_crc_reg[1]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , V1_crc_ena, , );


--V1L941 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx_data[31]~704 at LC_X12_Y25_N4
--operation mode is normal

V1L941 = V1L761 & BB4_reg[31] # !V1L761 & AB2L94 & AB2_crc_reg[1];


--GB1L376 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~71 at LC_X7_Y17_N4
--operation mode is arithmetic

GB1L376 = CARRY(GB1L1 & !M11_safe_q[0]);


--GB1L487 is frame_timing:frame_timing_slave|frame_timing_core:ftc|LessThan~103 at LC_X3_Y8_N4
--operation mode is arithmetic

GB1L487 = CARRY(!M21_safe_q[0] & GB1L211);


--J91_reg_o[29] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[29] at LC_X9_Y20_N4
--operation mode is normal

J91_reg_o[29]_lut_out = BB1_reg[29];
J91_reg_o[29] = DFFEA(J91_reg_o[29]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--J41_reg_o[30] is dispatch:cmd0|reg:cmd1|reg_o[30] at LC_X8_Y22_N3
--operation mode is normal

J41_reg_o[30]_lut_out = U1L602Q & J02_reg_o[30];
J41_reg_o[30] = DFFEA(J41_reg_o[30]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--C1_status_reg[0] is dispatch:cmd0|status_reg[0] at LC_X8_Y22_N9
--operation mode is normal

C1_status_reg[0]_lut_out = !C1L9Q & (U1L702Q # C1_status_reg[0]);
C1_status_reg[0] = DFFEA(C1_status_reg[0]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--W1L982 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[30]~11457 at LC_X17_Y16_N7
--operation mode is normal

W1L982 = A1L372 & (W1L2 & S2_q_b[30] # !W1L2 & S4_q_b[30]);


--W1L092 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[30]~11458 at LC_X17_Y16_N6
--operation mode is normal

J21_reg_o[30]_qfbk = J21_reg_o[30];
W1L092 = A1L852 & (J21_reg_o[30]_qfbk # A1L952 & S6_q_b[30]) # !A1L852 & A1L952 & S6_q_b[30];

--J21_reg_o[30] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[30] at LC_X17_Y16_N6
--operation mode is normal

J21_reg_o[30]_sload_eqn = W1L78;
J21_reg_o[30] = DFFEA(J21_reg_o[30]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L192 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[30]~11459 at LC_X17_Y16_N8
--operation mode is normal

W1L192 = !W1L69 & H1L7 & (W1L092 # W1L982);


--HB1L451 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~4665 at LC_X13_Y9_N0
--operation mode is normal

HB1_row_length_data[30]_qfbk = HB1_row_length_data[30];
HB1L451 = A1L662 & (J62_reg_o[30] # HB1_row_length_data[30]_qfbk & A1L062) # !A1L662 & HB1_row_length_data[30]_qfbk & A1L062;

--HB1_row_length_data[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[30] at LC_X13_Y9_N0
--operation mode is normal

HB1_row_length_data[30]_sload_eqn = W1L78;
HB1_row_length_data[30] = DFFEA(HB1_row_length_data[30]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L551 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~4666 at LC_X13_Y10_N5
--operation mode is normal

J72_reg_o[30]_qfbk = J72_reg_o[30];
HB1L551 = HB1_init_window_req_data[30] & (A1L762 # J72_reg_o[30]_qfbk & A1L262) # !HB1_init_window_req_data[30] & J72_reg_o[30]_qfbk & A1L262;

--J72_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[30] at LC_X13_Y10_N5
--operation mode is normal

J72_reg_o[30]_sload_eqn = W1L78;
J72_reg_o[30] = DFFEA(J72_reg_o[30]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[30] at LC_X12_Y15_N6
--operation mode is normal

J52_reg_o[30]_lut_out = W1L78;
J52_reg_o[30] = DFFEA(J52_reg_o[30]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L651 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~4667 at LC_X12_Y15_N5
--operation mode is normal

J82_reg_o[30]_qfbk = J82_reg_o[30];
HB1L651 = A1L462 & (J52_reg_o[30] # A1L362 & J82_reg_o[30]_qfbk) # !A1L462 & A1L362 & J82_reg_o[30]_qfbk;

--J82_reg_o[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[30] at LC_X12_Y15_N5
--operation mode is normal

J82_reg_o[30]_sload_eqn = W1L78;
J82_reg_o[30] = DFFEA(J82_reg_o[30]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--HB1L751 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~4668 at LC_X9_Y11_N0
--operation mode is normal

HB1_num_rows_data[30]_qfbk = HB1_num_rows_data[30];
HB1L751 = A1L562 & (J42_reg_o[30] # HB1_num_rows_data[30]_qfbk & A1L162) # !A1L562 & HB1_num_rows_data[30]_qfbk & A1L162;

--HB1_num_rows_data[30] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|num_rows_data[30] at LC_X9_Y11_N0
--operation mode is normal

HB1_num_rows_data[30]_sload_eqn = W1L78;
HB1_num_rows_data[30] = DFFEA(HB1_num_rows_data[30]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L542, , );


--HB1L851 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[30]~4669 at LC_X12_Y10_N8
--operation mode is normal

HB1L851 = HB1L651 # HB1L451 # HB1L751 # HB1L551;


--W1L292 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[30]~11460 at LC_X17_Y16_N9
--operation mode is normal

W1L292 = W1L192 # HB1L851 & W1L011;


--J31_reg_o[30] is dispatch:cmd0|reg:cmd0|reg_o[30] at LC_X5_Y21_N2
--operation mode is normal

J31_reg_o[30]_lut_out = U1L602Q & J91_reg_o[30];
J31_reg_o[30] = DFFEA(J31_reg_o[30]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--V1L611 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[31]~2 at LC_X8_Y22_N6
--operation mode is normal

J61_reg_o[31]_qfbk = J61_reg_o[31];
V1L611 = V1L201 & (V1L301 # J61_reg_o[31]_qfbk) # !V1L201 & !V1L301 & X2_q_b[31];

--J61_reg_o[31] is dispatch:cmd0|reg:reply1|reg_o[31] at LC_X8_Y22_N6
--operation mode is normal

J61_reg_o[31]_sload_eqn = J41_reg_o[31];
J61_reg_o[31] = DFFEA(J61_reg_o[31]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J51_reg_o[31] is dispatch:cmd0|reg:reply0|reg_o[31] at LC_X8_Y20_N5
--operation mode is normal

J51_reg_o[31]_sload_eqn = J31_reg_o[31];
J51_reg_o[31] = DFFEA(J51_reg_o[31]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--V1L711 is dispatch:cmd0|dispatch_reply_transmit:transmitter|crc_word_in[31]~3 at LC_X8_Y22_N7
--operation mode is normal

J71_reg_o[31]_qfbk = J71_reg_o[31];
V1L711 = V1L611 & (J51_reg_o[31] # !V1L301) # !V1L611 & V1L301 & J71_reg_o[31]_qfbk;

--J71_reg_o[31] is dispatch:cmd0|reg:reply2|reg_o[31] at LC_X8_Y22_N7
--operation mode is normal

J71_reg_o[31]_sload_eqn = C1_status_reg[1];
J71_reg_o[31] = DFFEA(J71_reg_o[31]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J91_reg_o[30] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[30] at LC_X5_Y21_N4
--operation mode is normal

J91_reg_o[30]_lut_out = BB1_reg[30];
J91_reg_o[30] = DFFEA(J91_reg_o[30]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--C1_status_reg[1] is dispatch:cmd0|status_reg[1] at LC_X8_Y22_N0
--operation mode is normal

C1_status_reg[1]_lut_out = !C1L9Q & (C1_status_reg[1] # !U1L702Q & W1L39Q);
C1_status_reg[1] = DFFEA(C1_status_reg[1]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , , , );


--J41_reg_o[31] is dispatch:cmd0|reg:cmd1|reg_o[31] at LC_X8_Y22_N5
--operation mode is normal

J41_reg_o[31]_lut_out = U1L602Q & J02_reg_o[31];
J41_reg_o[31] = DFFEA(J41_reg_o[31]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--W1L392 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[31]~11461 at LC_X17_Y11_N2
--operation mode is normal

W1L392 = A1L372 & (W1L2 & S2_q_b[31] # !W1L2 & S4_q_b[31]);


--W1L492 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[31]~11462 at LC_X17_Y11_N5
--operation mode is normal

J21_reg_o[31]_qfbk = J21_reg_o[31];
W1L492 = A1L852 & (J21_reg_o[31]_qfbk # S6_q_b[31] & A1L952) # !A1L852 & S6_q_b[31] & A1L952;

--J21_reg_o[31] is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|reg:mux_en_reg|reg_o[31] at LC_X17_Y11_N5
--operation mode is normal

J21_reg_o[31]_sload_eqn = W1L88;
J21_reg_o[31] = DFFEA(J21_reg_o[31]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , H1L3, , );


--W1L592 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[31]~11463 at LC_X17_Y11_N3
--operation mode is normal

W1L592 = !W1L69 & H1L7 & (W1L492 # W1L392);


--HB1L951 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~4670 at LC_X9_Y9_N4
--operation mode is normal

HB1_row_length_data[31]_qfbk = HB1_row_length_data[31];
HB1L951 = J62_reg_o[31] & (A1L662 # HB1_row_length_data[31]_qfbk & A1L062) # !J62_reg_o[31] & HB1_row_length_data[31]_qfbk & A1L062;

--HB1_row_length_data[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|row_length_data[31] at LC_X9_Y9_N4
--operation mode is normal

HB1_row_length_data[31]_sload_eqn = W1L88;
HB1_row_length_data[31] = DFFEA(HB1_row_length_data[31]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L192, , );


--HB1L061 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~4671 at LC_X12_Y8_N9
--operation mode is normal

J72_reg_o[31]_qfbk = J72_reg_o[31];
HB1L061 = A1L762 & (HB1_init_window_req_data[31] # A1L262 & J72_reg_o[31]_qfbk) # !A1L762 & A1L262 & J72_reg_o[31]_qfbk;

--J72_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[31] at LC_X12_Y8_N9
--operation mode is normal

J72_reg_o[31]_sload_eqn = W1L88;
J72_reg_o[31] = DFFEA(J72_reg_o[31]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L292, , );


--J52_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[31] at LC_X12_Y15_N1
--operation mode is normal

J52_reg_o[31]_sload_eqn = W1L88;
J52_reg_o[31] = DFFEA(J52_reg_o[31]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L461, , );


--HB1L161 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~4672 at LC_X12_Y14_N3
--operation mode is normal

J82_reg_o[31]_qfbk = J82_reg_o[31];
HB1L161 = J52_reg_o[31] & (A1L462 # A1L362 & J82_reg_o[31]_qfbk) # !J52_reg_o[31] & A1L362 & J82_reg_o[31]_qfbk;

--J82_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[31] at LC_X12_Y14_N3
--operation mode is normal

J82_reg_o[31]_sload_eqn = W1L88;
J82_reg_o[31] = DFFEA(J82_reg_o[31]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L392, , );


--HB1L261 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~4673 at LC_X9_Y8_N8
--operation mode is normal

J42_reg_o[31]_qfbk = J42_reg_o[31];
HB1L261 = A1L562 & (J42_reg_o[31]_qfbk # HB1_num_rows_data[31] & A1L162) # !A1L562 & HB1_num_rows_data[31] & A1L162;

--J42_reg_o[31] is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[31] at LC_X9_Y8_N8
--operation mode is normal

J42_reg_o[31]_sload_eqn = W1L88;
J42_reg_o[31] = DFFEA(J42_reg_o[31]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , HB1L1, , );


--HB1L361 is frame_timing:frame_timing_slave|frame_timing_wbs:wbi|dat_o[31]~4674 at LC_X12_Y8_N0
--operation mode is normal

HB1L361 = HB1L261 # HB1L951 # HB1L161 # HB1L061;


--W1L692 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[31]~11464 at LC_X17_Y11_N4
--operation mode is normal

W1L692 = W1L592 # W1L011 & HB1L361;


--J31_reg_o[31] is dispatch:cmd0|reg:cmd0|reg_o[31] at LC_X7_Y20_N3
--operation mode is normal

J31_reg_o[31]_lut_out = U1L702Q # U1L602Q & J91_reg_o[31];
J31_reg_o[31] = DFFEA(J31_reg_o[31]_lut_out, GLOBAL(LB1__clk0), !GLOBAL(rst), , !C1L8Q, , );


--J91_reg_o[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word0|reg_o[31] at LC_X7_Y20_N2
--operation mode is normal

J91_reg_o[31]_sload_eqn = BB1_reg[31];
J91_reg_o[31] = DFFEA(J91_reg_o[31]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L212, , );


--Z7L43 is dispatch:cmd0|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|LessThan~58 at LC_X19_Y26_N4
--operation mode is normal

Z7L43 = CB1L7 & (!Z7_count[0] # !Z7_count[1]) # !Z7_count[6];


--W1L15 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[0]~67 at LC_X8_Y18_N5
--operation mode is normal

W1L15 = M9_safe_q[0] & !J31_reg_o[13] & J31_reg_o[15] & !J31_reg_o[14];


--W1L25 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[1]~69 at LC_X8_Y18_N4
--operation mode is normal

W1L25 = M9_safe_q[1] & !J31_reg_o[13] & J31_reg_o[15] & !J31_reg_o[14];


--W1L35 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[2]~71 at LC_X9_Y18_N5
--operation mode is normal

W1L35 = M9_safe_q[2] & !J31_reg_o[14] & !J31_reg_o[13] & J31_reg_o[15];


--W1L45 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[3]~73 at LC_X9_Y18_N7
--operation mode is normal

W1L45 = !J31_reg_o[13] & !J31_reg_o[14] & M9_safe_q[3] & J31_reg_o[15];


--W1L55 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[4]~75 at LC_X9_Y18_N2
--operation mode is normal

W1L55 = M9_safe_q[4] & !J31_reg_o[14] & !J31_reg_o[13] & J31_reg_o[15];


--W1L65 is dispatch:cmd0|dispatch_wishbone:wishbone|cmd_buf_addr_o[5]~77 at LC_X8_Y18_N9
--operation mode is normal

W1L65 = !J31_reg_o[14] & !J31_reg_o[13] & J31_reg_o[15] & M9_safe_q[5];


--A1L862 is reduce_nor~239 at LC_X14_Y18_N1
--operation mode is normal

A1L862 = W1L19Q & A1L072 & J41_reg_o[21] & J41_reg_o[20];


--H1L5 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|off_val_wren~13 at LC_X14_Y19_N2
--operation mode is normal

H1L5 = J41_reg_o[16] & W1L19Q & H1L2Q & A1L372;


--H1L6 is ac_dac_ctrl:ac_dac_ctrl_slave|ac_dac_ctrl_wbs:wbi|on_val_wren~12 at LC_X14_Y19_N5
--operation mode is normal

H1L6 = H1L2Q & A1L372 & (!W1L19Q # !J41_reg_o[16]);


--W1L001 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[0]~67 at LC_X9_Y18_N9
--operation mode is normal

W1L001 = M9_safe_q[0] & !J31_reg_o[14] & !J31_reg_o[13] & !J31_reg_o[15];


--W1L101 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[1]~69 at LC_X9_Y18_N4
--operation mode is normal

W1L101 = M9_safe_q[1] & !J31_reg_o[14] & !J31_reg_o[13] & !J31_reg_o[15];


--W1L201 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[2]~71 at LC_X9_Y18_N0
--operation mode is normal

W1L201 = M9_safe_q[2] & !J31_reg_o[14] & !J31_reg_o[13] & !J31_reg_o[15];


--W1L301 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[3]~73 at LC_X9_Y18_N1
--operation mode is normal

W1L301 = !J31_reg_o[13] & !J31_reg_o[14] & M9_safe_q[3] & !J31_reg_o[15];


--W1L401 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[4]~75 at LC_X9_Y18_N6
--operation mode is normal

W1L401 = M9_safe_q[4] & !J31_reg_o[14] & !J31_reg_o[13] & !J31_reg_o[15];


--W1L501 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_addr_o[5]~77 at LC_X8_Y18_N7
--operation mode is normal

W1L501 = !J31_reg_o[14] & !J31_reg_o[13] & !J31_reg_o[15] & M9_safe_q[5];


--U1L051 is dispatch:cmd0|dispatch_cmd_receive:receiver|crc_next_state.calculate_crc~54 at LC_X22_Y21_N1
--operation mode is normal

U1L051 = U1L851Q # !U1L661 # !Z1_count[0] # !Z1_count[1];


--U1L361 is dispatch:cmd0|dispatch_cmd_receive:receiver|equal~506 at LC_X6_Y21_N1
--operation mode is normal

J02_reg_o[31]_qfbk = J02_reg_o[31];
U1L361 = J02_reg_o[28] & J02_reg_o[29] & J02_reg_o[31]_qfbk & !C1L5 # !J02_reg_o[28] & !J02_reg_o[29] & !J02_reg_o[31]_qfbk & C1L5;

--J02_reg_o[31] is dispatch:cmd0|dispatch_cmd_receive:receiver|reg:tmp_word1|reg_o[31] at LC_X6_Y21_N1
--operation mode is normal

J02_reg_o[31]_sload_eqn = BB1_reg[31];
J02_reg_o[31] = DFFEA(J02_reg_o[31]_sload_eqn, GLOBAL(LB1__clk0), !GLOBAL(rst), , U1L312, , );


--U1L461 is dispatch:cmd0|dispatch_cmd_receive:receiver|equal~507 at LC_X6_Y21_N2
--operation mode is normal

U1L461 = U1L261 & U1L361 & (J02_reg_o[25] $ C1L2);


--A1L782 is slave_err~369 at LC_X12_Y19_N6
--operation mode is normal

A1L782 = J41_reg_o[19] & !J41_reg_o[17] & !J41_reg_o[16] # !J41_reg_o[19] & (J41_reg_o[20] # !J41_reg_o[17] & !J41_reg_o[16]);


--A1L882 is slave_err~370 at LC_X12_Y19_N0
--operation mode is normal

A1L882 = A1L782 # J41_reg_o[18] & J41_reg_o[17] # !W1L19Q;


--lvds_spare is lvds_spare at PIN_V24
--operation mode is input

lvds_spare = INPUT();


--ttl_nrx2 is ttl_nrx2 at PIN_Y11
--operation mode is input

ttl_nrx2 = INPUT();


--ttl_nrx3 is ttl_nrx3 at PIN_AA26
--operation mode is input

ttl_nrx3 = INPUT();


--eeprom_si is eeprom_si at PIN_T20
--operation mode is input

eeprom_si = INPUT();


--dip_sw3 is dip_sw3 at PIN_M2
--operation mode is input

dip_sw3 = INPUT();


--dip_sw4 is dip_sw4 at PIN_N1
--operation mode is input

dip_sw4 = INPUT();


--rs232_rx is rs232_rx at PIN_AF9
--operation mode is input

rs232_rx = INPUT();


--ttl_nrx1 is ttl_nrx1 at PIN_P27
--operation mode is input

ttl_nrx1 = INPUT();


--rst_n is rst_n at PIN_AC9
--operation mode is input

rst_n = INPUT();


--inclk is inclk at PIN_K17
--operation mode is input

inclk = INPUT();


--lvds_sync is lvds_sync at PIN_AA28
--operation mode is input

lvds_sync = INPUT();


--slot_id[2] is slot_id[2] at PIN_T25
--operation mode is input

slot_id[2] = INPUT();


--slot_id[3] is slot_id[3] at PIN_T26
--operation mode is input

slot_id[3] = INPUT();


--slot_id[1] is slot_id[1] at PIN_V26
--operation mode is input

slot_id[1] = INPUT();


--slot_id[0] is slot_id[0] at PIN_V25
--operation mode is input

slot_id[0] = INPUT();


--lvds_cmd is lvds_cmd at PIN_V23
--operation mode is input

lvds_cmd = INPUT();


--lvds_txa is lvds_txa at PIN_V19
--operation mode is output

lvds_txa = OUTPUT(CB1L2);


--lvds_txb is lvds_txb at PIN_V20
--operation mode is output

lvds_txb = OUTPUT(!A1L123);


--ttl_tx1 is ttl_tx1 at PIN_Y26
--operation mode is output

ttl_tx1 = OUTPUT(!A1L123);


--ttl_txena1 is ttl_txena1 at PIN_W12
--operation mode is output

ttl_txena1 = OUTPUT(A1L123);


--ttl_tx2 is ttl_tx2 at PIN_Y18
--operation mode is output

ttl_tx2 = OUTPUT(!A1L123);


--ttl_txena2 is ttl_txena2 at PIN_W15
--operation mode is output

ttl_txena2 = OUTPUT(!A1L123);


--ttl_tx3 is ttl_tx3 at PIN_AA25
--operation mode is output

ttl_tx3 = OUTPUT(!A1L123);


--ttl_txena3 is ttl_txena3 at PIN_AC19
--operation mode is output

ttl_txena3 = OUTPUT(!A1L123);


--eeprom_so is eeprom_so at PIN_T19
--operation mode is output

eeprom_so = OUTPUT(!A1L123);


--eeprom_sck is eeprom_sck at PIN_U26
--operation mode is output

eeprom_sck = OUTPUT(!A1L123);


--eeprom_cs is eeprom_cs at PIN_U25
--operation mode is output

eeprom_cs = OUTPUT(!A1L123);


--dac_data0[13] is dac_data0[13] at PIN_M27
--operation mode is output

dac_data0[13] = OUTPUT(J11_reg_o[13]);


--dac_data0[12] is dac_data0[12] at PIN_L27
--operation mode is output

dac_data0[12] = OUTPUT(J11_reg_o[12]);


--dac_data0[11] is dac_data0[11] at PIN_H27
--operation mode is output

dac_data0[11] = OUTPUT(J11_reg_o[11]);


--dac_data0[10] is dac_data0[10] at PIN_L26
--operation mode is output

dac_data0[10] = OUTPUT(J11_reg_o[10]);


--dac_data0[9] is dac_data0[9] at PIN_L25
--operation mode is output

dac_data0[9] = OUTPUT(J11_reg_o[9]);


--dac_data0[8] is dac_data0[8] at PIN_H25
--operation mode is output

dac_data0[8] = OUTPUT(J11_reg_o[8]);


--dac_data0[7] is dac_data0[7] at PIN_N24
--operation mode is output

dac_data0[7] = OUTPUT(J11_reg_o[7]);


--dac_data0[6] is dac_data0[6] at PIN_N23
--operation mode is output

dac_data0[6] = OUTPUT(J11_reg_o[6]);


--dac_data0[5] is dac_data0[5] at PIN_L23
--operation mode is output

dac_data0[5] = OUTPUT(J11_reg_o[5]);


--dac_data0[4] is dac_data0[4] at PIN_N22
--operation mode is output

dac_data0[4] = OUTPUT(J11_reg_o[4]);


--dac_data0[3] is dac_data0[3] at PIN_N21
--operation mode is output

dac_data0[3] = OUTPUT(J11_reg_o[3]);


--dac_data0[2] is dac_data0[2] at PIN_L21
--operation mode is output

dac_data0[2] = OUTPUT(J11_reg_o[2]);


--dac_data0[1] is dac_data0[1] at PIN_N20
--operation mode is output

dac_data0[1] = OUTPUT(J11_reg_o[1]);


--dac_data0[0] is dac_data0[0] at PIN_N19
--operation mode is output

dac_data0[0] = OUTPUT(J11_reg_o[0]);


--dac_data1[13] is dac_data1[13] at PIN_M24
--operation mode is output

dac_data1[13] = OUTPUT(J11_reg_o[13]);


--dac_data1[12] is dac_data1[12] at PIN_M23
--operation mode is output

dac_data1[12] = OUTPUT(J11_reg_o[12]);


--dac_data1[11] is dac_data1[11] at PIN_L24
--operation mode is output

dac_data1[11] = OUTPUT(J11_reg_o[11]);


--dac_data1[10] is dac_data1[10] at PIN_K28
--operation mode is output

dac_data1[10] = OUTPUT(J11_reg_o[10]);


--dac_data1[9] is dac_data1[9] at PIN_K27
--operation mode is output

dac_data1[9] = OUTPUT(J11_reg_o[9]);


--dac_data1[8] is dac_data1[8] at PIN_J28
--operation mode is output

dac_data1[8] = OUTPUT(J11_reg_o[8]);


--dac_data1[7] is dac_data1[7] at PIN_J27
--operation mode is output

dac_data1[7] = OUTPUT(J11_reg_o[7]);


--dac_data1[6] is dac_data1[6] at PIN_H28
--operation mode is output

dac_data1[6] = OUTPUT(J11_reg_o[6]);


--dac_data1[5] is dac_data1[5] at PIN_J26
--operation mode is output

dac_data1[5] = OUTPUT(J11_reg_o[5]);


--dac_data1[4] is dac_data1[4] at PIN_J25
--operation mode is output

dac_data1[4] = OUTPUT(J11_reg_o[4]);


--dac_data1[3] is dac_data1[3] at PIN_H26
--operation mode is output

dac_data1[3] = OUTPUT(J11_reg_o[3]);


--dac_data1[2] is dac_data1[2] at PIN_M22
--operation mode is output

dac_data1[2] = OUTPUT(J11_reg_o[2]);


--dac_data1[1] is dac_data1[1] at PIN_L22
--operation mode is output

dac_data1[1] = OUTPUT(J11_reg_o[1]);


--dac_data1[0] is dac_data1[0] at PIN_M21
--operation mode is output

dac_data1[0] = OUTPUT(J11_reg_o[0]);


--dac_data2[13] is dac_data2[13] at PIN_H4
--operation mode is output

dac_data2[13] = OUTPUT(J11_reg_o[13]);


--dac_data2[12] is dac_data2[12] at PIN_H3
--operation mode is output

dac_data2[12] = OUTPUT(J11_reg_o[12]);


--dac_data2[11] is dac_data2[11] at PIN_G2
--operation mode is output

dac_data2[11] = OUTPUT(J11_reg_o[11]);


--dac_data2[10] is dac_data2[10] at PIN_J3
--operation mode is output

dac_data2[10] = OUTPUT(J11_reg_o[10]);


--dac_data2[9] is dac_data2[9] at PIN_H2
--operation mode is output

dac_data2[9] = OUTPUT(J11_reg_o[9]);


--dac_data2[8] is dac_data2[8] at PIN_G1
--operation mode is output

dac_data2[8] = OUTPUT(J11_reg_o[8]);


--dac_data2[7] is dac_data2[7] at PIN_J2
--operation mode is output

dac_data2[7] = OUTPUT(J11_reg_o[7]);


--dac_data2[6] is dac_data2[6] at PIN_H1
--operation mode is output

dac_data2[6] = OUTPUT(J11_reg_o[6]);


--dac_data2[5] is dac_data2[5] at PIN_K4
--operation mode is output

dac_data2[5] = OUTPUT(J11_reg_o[5]);


--dac_data2[4] is dac_data2[4] at PIN_L7
--operation mode is output

dac_data2[4] = OUTPUT(J11_reg_o[4]);


--dac_data2[3] is dac_data2[3] at PIN_M7
--operation mode is output

dac_data2[3] = OUTPUT(J11_reg_o[3]);


--dac_data2[2] is dac_data2[2] at PIN_M6
--operation mode is output

dac_data2[2] = OUTPUT(J11_reg_o[2]);


--dac_data2[1] is dac_data2[1] at PIN_L9
--operation mode is output

dac_data2[1] = OUTPUT(J11_reg_o[1]);


--dac_data2[0] is dac_data2[0] at PIN_L10
--operation mode is output

dac_data2[0] = OUTPUT(J11_reg_o[0]);


--dac_data3[13] is dac_data3[13] at PIN_C24
--operation mode is output

dac_data3[13] = OUTPUT(J11_reg_o[13]);


--dac_data3[12] is dac_data3[12] at PIN_E21
--operation mode is output

dac_data3[12] = OUTPUT(J11_reg_o[12]);


--dac_data3[11] is dac_data3[11] at PIN_A21
--operation mode is output

dac_data3[11] = OUTPUT(J11_reg_o[11]);


--dac_data3[10] is dac_data3[10] at PIN_B21
--operation mode is output

dac_data3[10] = OUTPUT(J11_reg_o[10]);


--dac_data3[9] is dac_data3[9] at PIN_C21
--operation mode is output

dac_data3[9] = OUTPUT(J11_reg_o[9]);


--dac_data3[8] is dac_data3[8] at PIN_D21
--operation mode is output

dac_data3[8] = OUTPUT(J11_reg_o[8]);


--dac_data3[7] is dac_data3[7] at PIN_C20
--operation mode is output

dac_data3[7] = OUTPUT(J11_reg_o[7]);


--dac_data3[6] is dac_data3[6] at PIN_A19
--operation mode is output

dac_data3[6] = OUTPUT(J11_reg_o[6]);


--dac_data3[5] is dac_data3[5] at PIN_B19
--operation mode is output

dac_data3[5] = OUTPUT(J11_reg_o[5]);


--dac_data3[4] is dac_data3[4] at PIN_A18
--operation mode is output

dac_data3[4] = OUTPUT(J11_reg_o[4]);


--dac_data3[3] is dac_data3[3] at PIN_C19
--operation mode is output

dac_data3[3] = OUTPUT(J11_reg_o[3]);


--dac_data3[2] is dac_data3[2] at PIN_B18
--operation mode is output

dac_data3[2] = OUTPUT(J11_reg_o[2]);


--dac_data3[1] is dac_data3[1] at PIN_D19
--operation mode is output

dac_data3[1] = OUTPUT(J11_reg_o[1]);


--dac_data3[0] is dac_data3[0] at PIN_C18
--operation mode is output

dac_data3[0] = OUTPUT(J11_reg_o[0]);


--dac_data4[13] is dac_data4[13] at PIN_B5
--operation mode is output

dac_data4[13] = OUTPUT(J11_reg_o[13]);


--dac_data4[12] is dac_data4[12] at PIN_A4
--operation mode is output

dac_data4[12] = OUTPUT(J11_reg_o[12]);


--dac_data4[11] is dac_data4[11] at PIN_A3
--operation mode is output

dac_data4[11] = OUTPUT(J11_reg_o[11]);


--dac_data4[10] is dac_data4[10] at PIN_C5
--operation mode is output

dac_data4[10] = OUTPUT(J11_reg_o[10]);


--dac_data4[9] is dac_data4[9] at PIN_B4
--operation mode is output

dac_data4[9] = OUTPUT(J11_reg_o[9]);


--dac_data4[8] is dac_data4[8] at PIN_B3
--operation mode is output

dac_data4[8] = OUTPUT(J11_reg_o[8]);


--dac_data4[7] is dac_data4[7] at PIN_C6
--operation mode is output

dac_data4[7] = OUTPUT(J11_reg_o[7]);


--dac_data4[6] is dac_data4[6] at PIN_C4
--operation mode is output

dac_data4[6] = OUTPUT(J11_reg_o[6]);


--dac_data4[5] is dac_data4[5] at PIN_D6
--operation mode is output

dac_data4[5] = OUTPUT(J11_reg_o[5]);


--dac_data4[4] is dac_data4[4] at PIN_D7
--operation mode is output

dac_data4[4] = OUTPUT(J11_reg_o[4]);


--dac_data4[3] is dac_data4[3] at PIN_D5
--operation mode is output

dac_data4[3] = OUTPUT(J11_reg_o[3]);


--dac_data4[2] is dac_data4[2] at PIN_D10
--operation mode is output

dac_data4[2] = OUTPUT(J11_reg_o[2]);


--dac_data4[1] is dac_data4[1] at PIN_F10
--operation mode is output

dac_data4[1] = OUTPUT(J11_reg_o[1]);


--dac_data4[0] is dac_data4[0] at PIN_G7
--operation mode is output

dac_data4[0] = OUTPUT(J11_reg_o[0]);


--dac_data5[13] is dac_data5[13] at PIN_A11
--operation mode is output

dac_data5[13] = OUTPUT(J11_reg_o[13]);


--dac_data5[12] is dac_data5[12] at PIN_C11
--operation mode is output

dac_data5[12] = OUTPUT(J11_reg_o[12]);


--dac_data5[11] is dac_data5[11] at PIN_B11
--operation mode is output

dac_data5[11] = OUTPUT(J11_reg_o[11]);


--dac_data5[10] is dac_data5[10] at PIN_B10
--operation mode is output

dac_data5[10] = OUTPUT(J11_reg_o[10]);


--dac_data5[9] is dac_data5[9] at PIN_C10
--operation mode is output

dac_data5[9] = OUTPUT(J11_reg_o[9]);


--dac_data5[8] is dac_data5[8] at PIN_A9
--operation mode is output

dac_data5[8] = OUTPUT(J11_reg_o[8]);


--dac_data5[7] is dac_data5[7] at PIN_B9
--operation mode is output

dac_data5[7] = OUTPUT(J11_reg_o[7]);


--dac_data5[6] is dac_data5[6] at PIN_A8
--operation mode is output

dac_data5[6] = OUTPUT(J11_reg_o[6]);


--dac_data5[5] is dac_data5[5] at PIN_C9
--operation mode is output

dac_data5[5] = OUTPUT(J11_reg_o[5]);


--dac_data5[4] is dac_data5[4] at PIN_B8
--operation mode is output

dac_data5[4] = OUTPUT(J11_reg_o[4]);


--dac_data5[3] is dac_data5[3] at PIN_C8
--operation mode is output

dac_data5[3] = OUTPUT(J11_reg_o[3]);


--dac_data5[2] is dac_data5[2] at PIN_B6
--operation mode is output

dac_data5[2] = OUTPUT(J11_reg_o[2]);


--dac_data5[1] is dac_data5[1] at PIN_D8
--operation mode is output

dac_data5[1] = OUTPUT(J11_reg_o[1]);


--dac_data5[0] is dac_data5[0] at PIN_D9
--operation mode is output

dac_data5[0] = OUTPUT(J11_reg_o[0]);


--dac_data6[13] is dac_data6[13] at PIN_AF7
--operation mode is output

dac_data6[13] = OUTPUT(J11_reg_o[13]);


--dac_data6[12] is dac_data6[12] at PIN_AF6
--operation mode is output

dac_data6[12] = OUTPUT(J11_reg_o[12]);


--dac_data6[11] is dac_data6[11] at PIN_AE6
--operation mode is output

dac_data6[11] = OUTPUT(J11_reg_o[11]);


--dac_data6[10] is dac_data6[10] at PIN_AD6
--operation mode is output

dac_data6[10] = OUTPUT(J11_reg_o[10]);


--dac_data6[9] is dac_data6[9] at PIN_AG6
--operation mode is output

dac_data6[9] = OUTPUT(J11_reg_o[9]);


--dac_data6[8] is dac_data6[8] at PIN_AE5
--operation mode is output

dac_data6[8] = OUTPUT(J11_reg_o[8]);


--dac_data6[7] is dac_data6[7] at PIN_AG7
--operation mode is output

dac_data6[7] = OUTPUT(J11_reg_o[7]);


--dac_data6[6] is dac_data6[6] at PIN_AG5
--operation mode is output

dac_data6[6] = OUTPUT(J11_reg_o[6]);


--dac_data6[5] is dac_data6[5] at PIN_AF4
--operation mode is output

dac_data6[5] = OUTPUT(J11_reg_o[5]);


--dac_data6[4] is dac_data6[4] at PIN_AG4
--operation mode is output

dac_data6[4] = OUTPUT(J11_reg_o[4]);


--dac_data6[3] is dac_data6[3] at PIN_AG3
--operation mode is output

dac_data6[3] = OUTPUT(J11_reg_o[3]);


--dac_data6[2] is dac_data6[2] at PIN_AH4
--operation mode is output

dac_data6[2] = OUTPUT(J11_reg_o[2]);


--dac_data6[1] is dac_data6[1] at PIN_AH6
--operation mode is output

dac_data6[1] = OUTPUT(J11_reg_o[1]);


--dac_data6[0] is dac_data6[0] at PIN_AH7
--operation mode is output

dac_data6[0] = OUTPUT(J11_reg_o[0]);


--dac_data7[13] is dac_data7[13] at PIN_M10
--operation mode is output

dac_data7[13] = OUTPUT(J11_reg_o[13]);


--dac_data7[12] is dac_data7[12] at PIN_M9
--operation mode is output

dac_data7[12] = OUTPUT(J11_reg_o[12]);


--dac_data7[11] is dac_data7[11] at PIN_M8
--operation mode is output

dac_data7[11] = OUTPUT(J11_reg_o[11]);


--dac_data7[10] is dac_data7[10] at PIN_N8
--operation mode is output

dac_data7[10] = OUTPUT(J11_reg_o[10]);


--dac_data7[9] is dac_data7[9] at PIN_K3
--operation mode is output

dac_data7[9] = OUTPUT(J11_reg_o[9]);


--dac_data7[8] is dac_data7[8] at PIN_K2
--operation mode is output

dac_data7[8] = OUTPUT(J11_reg_o[8]);


--dac_data7[7] is dac_data7[7] at PIN_J1
--operation mode is output

dac_data7[7] = OUTPUT(J11_reg_o[7]);


--dac_data7[6] is dac_data7[6] at PIN_L2
--operation mode is output

dac_data7[6] = OUTPUT(J11_reg_o[6]);


--dac_data7[5] is dac_data7[5] at PIN_K1
--operation mode is output

dac_data7[5] = OUTPUT(J11_reg_o[5]);


--dac_data7[4] is dac_data7[4] at PIN_N7
--operation mode is output

dac_data7[4] = OUTPUT(J11_reg_o[4]);


--dac_data7[3] is dac_data7[3] at PIN_L1
--operation mode is output

dac_data7[3] = OUTPUT(J11_reg_o[3]);


--dac_data7[2] is dac_data7[2] at PIN_M3
--operation mode is output

dac_data7[2] = OUTPUT(J11_reg_o[2]);


--dac_data7[1] is dac_data7[1] at PIN_M4
--operation mode is output

dac_data7[1] = OUTPUT(J11_reg_o[1]);


--dac_data7[0] is dac_data7[0] at PIN_N3
--operation mode is output

dac_data7[0] = OUTPUT(J11_reg_o[0]);


--dac_data8[13] is dac_data8[13] at PIN_V6
--operation mode is output

dac_data8[13] = OUTPUT(J11_reg_o[13]);


--dac_data8[12] is dac_data8[12] at PIN_V5
--operation mode is output

dac_data8[12] = OUTPUT(J11_reg_o[12]);


--dac_data8[11] is dac_data8[11] at PIN_W4
--operation mode is output

dac_data8[11] = OUTPUT(J11_reg_o[11]);


--dac_data8[10] is dac_data8[10] at PIN_W1
--operation mode is output

dac_data8[10] = OUTPUT(J11_reg_o[10]);


--dac_data8[9] is dac_data8[9] at PIN_Y2
--operation mode is output

dac_data8[9] = OUTPUT(J11_reg_o[9]);


--dac_data8[8] is dac_data8[8] at PIN_Y1
--operation mode is output

dac_data8[8] = OUTPUT(J11_reg_o[8]);


--dac_data8[7] is dac_data8[7] at PIN_AA2
--operation mode is output

dac_data8[7] = OUTPUT(J11_reg_o[7]);


--dac_data8[6] is dac_data8[6] at PIN_AA1
--operation mode is output

dac_data8[6] = OUTPUT(J11_reg_o[6]);


--dac_data8[5] is dac_data8[5] at PIN_V8
--operation mode is output

dac_data8[5] = OUTPUT(J11_reg_o[5]);


--dac_data8[4] is dac_data8[4] at PIN_AA3
--operation mode is output

dac_data8[4] = OUTPUT(J11_reg_o[4]);


--dac_data8[3] is dac_data8[3] at PIN_U10
--operation mode is output

dac_data8[3] = OUTPUT(J11_reg_o[3]);


--dac_data8[2] is dac_data8[2] at PIN_AA4
--operation mode is output

dac_data8[2] = OUTPUT(J11_reg_o[2]);


--dac_data8[1] is dac_data8[1] at PIN_V9
--operation mode is output

dac_data8[1] = OUTPUT(J11_reg_o[1]);


--dac_data8[0] is dac_data8[0] at PIN_V10
--operation mode is output

dac_data8[0] = OUTPUT(J11_reg_o[0]);


--dac_data9[13] is dac_data9[13] at PIN_T7
--operation mode is output

dac_data9[13] = OUTPUT(J11_reg_o[13]);


--dac_data9[12] is dac_data9[12] at PIN_T6
--operation mode is output

dac_data9[12] = OUTPUT(J11_reg_o[12]);


--dac_data9[11] is dac_data9[11] at PIN_T4
--operation mode is output

dac_data9[11] = OUTPUT(J11_reg_o[11]);


--dac_data9[10] is dac_data9[10] at PIN_T3
--operation mode is output

dac_data9[10] = OUTPUT(J11_reg_o[10]);


--dac_data9[9] is dac_data9[9] at PIN_T1
--operation mode is output

dac_data9[9] = OUTPUT(J11_reg_o[9]);


--dac_data9[8] is dac_data9[8] at PIN_T5
--operation mode is output

dac_data9[8] = OUTPUT(J11_reg_o[8]);


--dac_data9[7] is dac_data9[7] at PIN_U5
--operation mode is output

dac_data9[7] = OUTPUT(J11_reg_o[7]);


--dac_data9[6] is dac_data9[6] at PIN_U2
--operation mode is output

dac_data9[6] = OUTPUT(J11_reg_o[6]);


--dac_data9[5] is dac_data9[5] at PIN_V2
--operation mode is output

dac_data9[5] = OUTPUT(J11_reg_o[5]);


--dac_data9[4] is dac_data9[4] at PIN_V1
--operation mode is output

dac_data9[4] = OUTPUT(J11_reg_o[4]);


--dac_data9[3] is dac_data9[3] at PIN_V3
--operation mode is output

dac_data9[3] = OUTPUT(J11_reg_o[3]);


--dac_data9[2] is dac_data9[2] at PIN_W2
--operation mode is output

dac_data9[2] = OUTPUT(J11_reg_o[2]);


--dac_data9[1] is dac_data9[1] at PIN_W3
--operation mode is output

dac_data9[1] = OUTPUT(J11_reg_o[1]);


--dac_data9[0] is dac_data9[0] at PIN_V4
--operation mode is output

dac_data9[0] = OUTPUT(J11_reg_o[0]);


--dac_data10[13] is dac_data10[13] at PIN_D22
--operation mode is output

dac_data10[13] = OUTPUT(J11_reg_o[13]);


--dac_data10[12] is dac_data10[12] at PIN_E23
--operation mode is output

dac_data10[12] = OUTPUT(J11_reg_o[12]);


--dac_data10[11] is dac_data10[11] at PIN_C22
--operation mode is output

dac_data10[11] = OUTPUT(J11_reg_o[11]);


--dac_data10[10] is dac_data10[10] at PIN_D23
--operation mode is output

dac_data10[10] = OUTPUT(J11_reg_o[10]);


--dac_data10[9] is dac_data10[9] at PIN_B22
--operation mode is output

dac_data10[9] = OUTPUT(J11_reg_o[9]);


--dac_data10[8] is dac_data10[8] at PIN_A22
--operation mode is output

dac_data10[8] = OUTPUT(J11_reg_o[8]);


--dac_data10[7] is dac_data10[7] at PIN_C23
--operation mode is output

dac_data10[7] = OUTPUT(J11_reg_o[7]);


--dac_data10[6] is dac_data10[6] at PIN_A23
--operation mode is output

dac_data10[6] = OUTPUT(J11_reg_o[6]);


--dac_data10[5] is dac_data10[5] at PIN_B23
--operation mode is output

dac_data10[5] = OUTPUT(J11_reg_o[5]);


--dac_data10[4] is dac_data10[4] at PIN_B24
--operation mode is output

dac_data10[4] = OUTPUT(J11_reg_o[4]);


--dac_data10[3] is dac_data10[3] at PIN_D24
--operation mode is output

dac_data10[3] = OUTPUT(J11_reg_o[3]);


--dac_data10[2] is dac_data10[2] at PIN_A25
--operation mode is output

dac_data10[2] = OUTPUT(J11_reg_o[2]);


--dac_data10[1] is dac_data10[1] at PIN_B25
--operation mode is output

dac_data10[1] = OUTPUT(J11_reg_o[1]);


--dac_data10[0] is dac_data10[0] at PIN_B26
--operation mode is output

dac_data10[0] = OUTPUT(J11_reg_o[0]);


--dac_clk[40] is dac_clk[40] at PIN_D20
--operation mode is output

dac_clk[40] = OUTPUT(G1L24);


--dac_clk[39] is dac_clk[39] at PIN_V7
--operation mode is output

dac_clk[39] = OUTPUT(G1L04);


--dac_clk[38] is dac_clk[38] at PIN_U9
--operation mode is output

dac_clk[38] = OUTPUT(G1L93);


--dac_clk[37] is dac_clk[37] at PIN_U6
--operation mode is output

dac_clk[37] = OUTPUT(G1L83);


--dac_clk[36] is dac_clk[36] at PIN_T10
--operation mode is output

dac_clk[36] = OUTPUT(G1L73);


--dac_clk[35] is dac_clk[35] at PIN_T9
--operation mode is output

dac_clk[35] = OUTPUT(G1L63);


--dac_clk[34] is dac_clk[34] at PIN_T8
--operation mode is output

dac_clk[34] = OUTPUT(G1L53);


--dac_clk[33] is dac_clk[33] at PIN_U7
--operation mode is output

dac_clk[33] = OUTPUT(G1L43);


--dac_clk[32] is dac_clk[32] at PIN_U8
--operation mode is output

dac_clk[32] = OUTPUT(G1L33);


--dac_clk[31] is dac_clk[31] at PIN_AE8
--operation mode is output

dac_clk[31] = OUTPUT(G1L23);


--dac_clk[30] is dac_clk[30] at PIN_N6
--operation mode is output

dac_clk[30] = OUTPUT(G1L13);


--dac_clk[29] is dac_clk[29] at PIN_AC8
--operation mode is output

dac_clk[29] = OUTPUT(G1L03);


--dac_clk[28] is dac_clk[28] at PIN_N5
--operation mode is output

dac_clk[28] = OUTPUT(G1L92);


--dac_clk[27] is dac_clk[27] at PIN_N4
--operation mode is output

dac_clk[27] = OUTPUT(G1L82);


--dac_clk[26] is dac_clk[26] at PIN_AH5
--operation mode is output

dac_clk[26] = OUTPUT(G1L72);


--dac_clk[25] is dac_clk[25] at PIN_M5
--operation mode is output

dac_clk[25] = OUTPUT(G1L62);


--dac_clk[24] is dac_clk[24] at PIN_AB10
--operation mode is output

dac_clk[24] = OUTPUT(G1L52);


--dac_clk[23] is dac_clk[23] at PIN_A5
--operation mode is output

dac_clk[23] = OUTPUT(G1L42);


--dac_clk[22] is dac_clk[22] at PIN_G10
--operation mode is output

dac_clk[22] = OUTPUT(G1L32);


--dac_clk[21] is dac_clk[21] at PIN_C7
--operation mode is output

dac_clk[21] = OUTPUT(G1L22);


--dac_clk[20] is dac_clk[20] at PIN_F8
--operation mode is output

dac_clk[20] = OUTPUT(G1L12);


--dac_clk[19] is dac_clk[19] at PIN_D11
--operation mode is output

dac_clk[19] = OUTPUT(G1L02);


--dac_clk[18] is dac_clk[18] at PIN_B7
--operation mode is output

dac_clk[18] = OUTPUT(G1L91);


--dac_clk[17] is dac_clk[17] at PIN_E8
--operation mode is output

dac_clk[17] = OUTPUT(G1L81);


--dac_clk[16] is dac_clk[16] at PIN_A7
--operation mode is output

dac_clk[16] = OUTPUT(G1L71);


--dac_clk[15] is dac_clk[15] at PIN_J4
--operation mode is output

dac_clk[15] = OUTPUT(G1L61);


--dac_clk[14] is dac_clk[14] at PIN_J18
--operation mode is output

dac_clk[14] = OUTPUT(G1L51);


--dac_clk[13] is dac_clk[13] at PIN_K7
--operation mode is output

dac_clk[13] = OUTPUT(G1L41);


--dac_clk[12] is dac_clk[12] at PIN_F19
--operation mode is output

dac_clk[12] = OUTPUT(G1L31);


--dac_clk[11] is dac_clk[11] at PIN_D18
--operation mode is output

dac_clk[11] = OUTPUT(G1L21);


--dac_clk[10] is dac_clk[10] at PIN_L8
--operation mode is output

dac_clk[10] = OUTPUT(G1L11);


--dac_clk[9] is dac_clk[9] at PIN_E19
--operation mode is output

dac_clk[9] = OUTPUT(G1L01);


--dac_clk[8] is dac_clk[8] at PIN_K8
--operation mode is output

dac_clk[8] = OUTPUT(G1L9);


--dac_clk[7] is dac_clk[7] at PIN_L28
--operation mode is output

dac_clk[7] = OUTPUT(G1L8);


--dac_clk[6] is dac_clk[6] at PIN_L19
--operation mode is output

dac_clk[6] = OUTPUT(G1L7);


--dac_clk[5] is dac_clk[5] at PIN_N25
--operation mode is output

dac_clk[5] = OUTPUT(G1L6);


--dac_clk[4] is dac_clk[4] at PIN_M19
--operation mode is output

dac_clk[4] = OUTPUT(G1L5);


--dac_clk[3] is dac_clk[3] at PIN_L20
--operation mode is output

dac_clk[3] = OUTPUT(G1L4);


--dac_clk[2] is dac_clk[2] at PIN_N26
--operation mode is output

dac_clk[2] = OUTPUT(G1L3);


--dac_clk[1] is dac_clk[1] at PIN_M20
--operation mode is output

dac_clk[1] = OUTPUT(G1L2);


--dac_clk[0] is dac_clk[0] at PIN_N28
--operation mode is output

dac_clk[0] = OUTPUT(G1L1);


--red_led is red_led at PIN_V27
--operation mode is output

red_led = OUTPUT(E1_led_data[0]);


--ylw_led is ylw_led at PIN_T24
--operation mode is output

ylw_led = OUTPUT(E1_led_data[1]);


--grn_led is grn_led at PIN_T23
--operation mode is output

grn_led = OUTPUT(E1_led_data[2]);


--wdog is wdog at PIN_T28
--operation mode is output

wdog = OUTPUT(!W1L49);


--mictor[32] is mictor[32] at PIN_AE24
--operation mode is output

mictor[32] = OUTPUT(!A1L123);


--mictor[31] is mictor[31] at PIN_AE22
--operation mode is output

mictor[31] = OUTPUT(!A1L123);


--mictor[30] is mictor[30] at PIN_AD21
--operation mode is output

mictor[30] = OUTPUT(!A1L123);


--mictor[29] is mictor[29] at PIN_AF23
--operation mode is output

mictor[29] = OUTPUT(!A1L123);


--mictor[28] is mictor[28] at PIN_AF22
--operation mode is output

mictor[28] = OUTPUT(!A1L123);


--mictor[27] is mictor[27] at PIN_AG23
--operation mode is output

mictor[27] = OUTPUT(!A1L123);


--mictor[26] is mictor[26] at PIN_AG22
--operation mode is output

mictor[26] = OUTPUT(!A1L123);


--mictor[25] is mictor[25] at PIN_AH22
--operation mode is output

mictor[25] = OUTPUT(!A1L123);


--mictor[24] is mictor[24] at PIN_AF25
--operation mode is output

mictor[24] = OUTPUT(!A1L123);


--mictor[23] is mictor[23] at PIN_AH23
--operation mode is output

mictor[23] = OUTPUT(!A1L123);


--mictor[22] is mictor[22] at PIN_AG24
--operation mode is output

mictor[22] = OUTPUT(!A1L123);


--mictor[21] is mictor[21] at PIN_AH24
--operation mode is output

mictor[21] = OUTPUT(!A1L123);


--mictor[20] is mictor[20] at PIN_AG25
--operation mode is output

mictor[20] = OUTPUT(!A1L123);


--mictor[19] is mictor[19] at PIN_AH25
--operation mode is output

mictor[19] = OUTPUT(!A1L123);


--mictor[18] is mictor[18] at PIN_AG26
--operation mode is output

mictor[18] = OUTPUT(!A1L123);


--mictor[17] is mictor[17] at PIN_AH26
--operation mode is output

mictor[17] = OUTPUT(!A1L123);


--mictor[16] is mictor[16] at PIN_Y17
--operation mode is output

mictor[16] = OUTPUT(!A1L123);


--mictor[15] is mictor[15] at PIN_AE21
--operation mode is output

mictor[15] = OUTPUT(!A1L123);


--mictor[14] is mictor[14] at PIN_AF21
--operation mode is output

mictor[14] = OUTPUT(!A1L123);


--mictor[13] is mictor[13] at PIN_AG21
--operation mode is output

mictor[13] = OUTPUT(!A1L123);


--mictor[12] is mictor[12] at PIN_AH21
--operation mode is output

mictor[12] = OUTPUT(!A1L123);


--mictor[11] is mictor[11] at PIN_AF20
--operation mode is output

mictor[11] = OUTPUT(!A1L123);


--mictor[10] is mictor[10] at PIN_AH20
--operation mode is output

mictor[10] = OUTPUT(!A1L123);


--mictor[9] is mictor[9] at PIN_AG19
--operation mode is output

mictor[9] = OUTPUT(!A1L123);


--mictor[8] is mictor[8] at PIN_AH19
--operation mode is output

mictor[8] = OUTPUT(!A1L123);


--mictor[7] is mictor[7] at PIN_AE20
--operation mode is output

mictor[7] = OUTPUT(!A1L123);


--mictor[6] is mictor[6] at PIN_AG18
--operation mode is output

mictor[6] = OUTPUT(!A1L123);


--mictor[5] is mictor[5] at PIN_AF19
--operation mode is output

mictor[5] = OUTPUT(!A1L123);


--mictor[4] is mictor[4] at PIN_AE18
--operation mode is output

mictor[4] = OUTPUT(!A1L123);


--mictor[3] is mictor[3] at PIN_AE19
--operation mode is output

mictor[3] = OUTPUT(!A1L123);


--mictor[2] is mictor[2] at PIN_AD18
--operation mode is output

mictor[2] = OUTPUT(!A1L123);


--mictor[1] is mictor[1] at PIN_AD19
--operation mode is output

mictor[1] = OUTPUT(!A1L123);


--mictorclk[2] is mictorclk[2] at PIN_AD23
--operation mode is output

mictorclk[2] = OUTPUT(!A1L123);


--mictorclk[1] is mictorclk[1] at PIN_AB17
--operation mode is output

mictorclk[1] = OUTPUT(!A1L123);


--rs232_tx is rs232_tx at PIN_AG11
--operation mode is output

rs232_tx = OUTPUT(!A1L123);


--test[16] is test[16] at PIN_AH8
--operation mode is bidir

test[16]_tri_out = TRI(GND, GND);
test[16] = BIDIR(test[16]_tri_out);


--test[15] is test[15] at PIN_AG9
--operation mode is bidir

test[15]_tri_out = TRI(GND, GND);
test[15] = BIDIR(test[15]_tri_out);


--test[14] is test[14] at PIN_AF10
--operation mode is bidir

test[14]_tri_out = TRI(GND, GND);
test[14] = BIDIR(test[14]_tri_out);


--test[13] is test[13] at PIN_AG8
--operation mode is bidir

test[13]_tri_out = TRI(GND, GND);
test[13] = BIDIR(test[13]_tri_out);


--test[12] is test[12] at PIN_AH9
--operation mode is bidir

test[12]_tri_out = TRI(GND, GND);
test[12] = BIDIR(test[12]_tri_out);


--test[11] is test[11] at PIN_AF8
--operation mode is bidir

test[11]_tri_out = TRI(GND, GND);
test[11] = BIDIR(test[11]_tri_out);


--test[10] is test[10] at PIN_AE11
--operation mode is bidir

test[10]_tri_out = TRI(GND, GND);
test[10] = BIDIR(test[10]_tri_out);


--test[9] is test[9] at PIN_AE9
--operation mode is bidir

test[9]_tri_out = TRI(GND, GND);
test[9] = BIDIR(test[9]_tri_out);


--test[8] is test[8] at PIN_AH10
--operation mode is bidir

test[8]_tri_out = TRI(GND, GND);
test[8] = BIDIR(test[8]_tri_out);


--test[7] is test[7] at PIN_AD8
--operation mode is bidir

test[7]_tri_out = TRI(GND, GND);
test[7] = BIDIR(test[7]_tri_out);


--test[6] is test[6] at PIN_AF11
--operation mode is bidir

test[6]_tri_out = TRI(GND, GND);
test[6] = BIDIR(test[6]_tri_out);


--test[5] is test[5] at PIN_AE10
--operation mode is bidir

test[5]_tri_out = TRI(GND, GND);
test[5] = BIDIR(test[5]_tri_out);


--test[4] is test[4] at PIN_AH11
--operation mode is bidir

test[4]_tri_out = TRI(GND, GND);
test[4] = BIDIR(test[4]_tri_out);


--test[3] is test[3] at PIN_AD10
--operation mode is bidir

test[3]_tri_out = TRI(GND, GND);
test[3] = BIDIR(test[3]_tri_out);


--M8L13 is dispatch:cmd0|dispatch_reply_transmit:transmitter|counter:word_counter|lpm_counter:count_rtl_3|alt_counter_stratix:wysi_counter|safe_q[0]~304 at LC_X8_Y21_N2
--operation mode is normal

M8L13 = !M8_safe_q[0];


--A1L123 is ~VCC_cell at LC_X35_Y3_N2
--operation mode is normal

A1L123 = VCC;



--GB1L619 is frame_timing:frame_timing_slave|frame_timing_core:ftc|restart_frame_aligned~431_DUP_COMB at LC_X9_Y17_N2
--operation mode is normal

GB1L619 = GB1L319 & GB1L219 & GB1L719 & GB1L119;


--W1L482 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[29]~11466 at LC_X18_Y16_N1
--operation mode is normal

W1L482 = H1L7 & !W1L69;


--W1L582 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[29]~11468 at LC_X17_Y16_N5
--operation mode is normal

W1L582 = A1L372 & (W1L2 & S2_q_b[29] # !W1L2 & S4_q_b[29]);


--W1L682 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[29]~11470 at LC_X17_Y16_N3
--operation mode is normal

W1L682 = J21_reg_o[29] & (A1L852 # A1L952 & S6_q_b[29]) # !J21_reg_o[29] & A1L952 & S6_q_b[29];


--W1L782 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[29]~11472 at LC_X18_Y14_N3
--operation mode is normal

W1L782 = !HB1L251 & !HB1L151 & !HB1L941 & !HB1L051;


--W1L882 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[29]~11474 at LC_X18_Y16_N8
--operation mode is normal

W1L882 = W1L011 & !W1L782;


--W1L112 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[17]~11476 at LC_X17_Y14_N4
--operation mode is normal

W1L112 = !W1L69 & H1L7;


--W1L212 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[17]~11478 at LC_X17_Y13_N1
--operation mode is normal

W1L212 = A1L372 & (W1L2 & S2_q_b[17] # !W1L2 & S4_q_b[17]);


--W1L312 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[17]~11480 at LC_X17_Y13_N3
--operation mode is normal

W1L312 = A1L852 & (J21_reg_o[17] # A1L952 & S6_q_b[17]) # !A1L852 & A1L952 & S6_q_b[17];


--W1L412 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[17]~11482 at LC_X13_Y11_N3
--operation mode is normal

W1L412 = !HB1L29 & !HB1L19 & !HB1L09 & !HB1L98;


--W1L512 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[17]~11484 at LC_X17_Y11_N7
--operation mode is normal

W1L512 = W1L011 & !W1L412;


--W1L202 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~11486 at LC_X12_Y13_N8
--operation mode is normal

W1L202 = !W1L69 & H1L7;


--W1L302 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~11488 at LC_X9_Y13_N9
--operation mode is normal

W1L302 = A1L372 & (W1L2 & S2_q_b[16] # !W1L2 & S4_q_b[16]);


--W1L402 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~11490 at LC_X9_Y13_N5
--operation mode is normal

W1L402 = A1L952 & (S6_q_b[16] # J21_reg_o[16] & A1L852) # !A1L952 & J21_reg_o[16] & A1L852;


--W1L502 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~11492 at LC_X9_Y13_N3
--operation mode is normal

W1L502 = !HB1L48 & !HB1L68 & !HB1L78 & !HB1L58;


--W1L602 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[16]~11494 at LC_X9_Y13_N4
--operation mode is normal

W1L602 = W1L011 & !W1L502;


--W1L981 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[14]~11496 at LC_X13_Y15_N0
--operation mode is normal

W1L981 = H1L7 & !W1L69;


--W1L091 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[14]~11498 at LC_X13_Y14_N7
--operation mode is normal

W1L091 = A1L372 & (W1L2 & S2_q_b[14] # !W1L2 & S4_q_b[14]);


--W1L191 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[14]~11500 at LC_X13_Y14_N0
--operation mode is normal

W1L191 = J21_reg_o[14] & (A1L852 # S6_q_b[14] & A1L952) # !J21_reg_o[14] & S6_q_b[14] & A1L952;


--W1L291 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[14]~11502 at LC_X13_Y9_N2
--operation mode is normal

W1L291 = !HB1L67 & !HB1L77 & !HB1L47 & !HB1L57;


--W1L391 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[14]~11504 at LC_X13_Y14_N8
--operation mode is normal

W1L391 = !W1L291 & W1L011;


--W1L452 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~11506 at LC_X18_Y9_N1
--operation mode is normal

W1L452 = H1L7 & !W1L69;


--W1L552 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~11508 at LC_X17_Y9_N5
--operation mode is normal

W1L552 = A1L372 & (W1L2 & S2_q_b[24] # !W1L2 & S4_q_b[24]);


--W1L652 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~11510 at LC_X17_Y9_N7
--operation mode is normal

W1L652 = A1L852 & (J21_reg_o[24] # A1L952 & S6_q_b[24]) # !A1L852 & A1L952 & S6_q_b[24];


--W1L752 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~11512 at LC_X14_Y8_N2
--operation mode is normal

W1L752 = !HB1L521 & !HB1L421 & !HB1L721 & !HB1L621;


--W1L852 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[24]~11514 at LC_X17_Y9_N0
--operation mode is normal

W1L852 = W1L011 & !W1L752;


--W1L221 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~11518 at LC_X14_Y15_N5
--operation mode is normal

W1L221 = A1L372 & (W1L2 & S2_q_b[1] # !W1L2 & S4_q_b[1]);


--W1L321 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~11520 at LC_X14_Y15_N2
--operation mode is normal

W1L321 = J21_reg_o[1] & (A1L852 # A1L952 & S6_q_b[1]) # !J21_reg_o[1] & A1L952 & S6_q_b[1];


--W1L421 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~11522 at LC_X8_Y11_N7
--operation mode is normal

W1L421 = !HB1L01 & !HB1L11 & !HB1L21 & !HB1L9;


--W1L521 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[1]~11524 at LC_X14_Y15_N0
--operation mode is normal

W1L521 = !W1L69 & H1L7 & (W1L221 # W1L321);


--W1L531 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[3]~11526 at LC_X18_Y14_N8
--operation mode is normal

W1L531 = H1L7 & !W1L69;


--W1L631 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[3]~11528 at LC_X17_Y14_N7
--operation mode is normal

W1L631 = A1L372 & (W1L2 & S2_q_b[3] # !W1L2 & S4_q_b[3]);


--W1L731 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[3]~11530 at LC_X17_Y15_N1
--operation mode is normal

W1L731 = S6_q_b[3] & (A1L952 # A1L852 & J21_reg_o[3]) # !S6_q_b[3] & A1L852 & J21_reg_o[3];


--W1L831 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[3]~11532 at LC_X13_Y10_N8
--operation mode is normal

W1L831 = !HB1L22 & !HB1L91 & !HB1L12 & !HB1L02;


--W1L931 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[3]~11534 at LC_X13_Y15_N7
--operation mode is normal

W1L931 = W1L011 & !W1L831;


--W1L732 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[21]~11536 at LC_X18_Y15_N3
--operation mode is normal

W1L732 = H1L7 & !W1L69;


--W1L832 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[21]~11538 at LC_X17_Y15_N3
--operation mode is normal

W1L832 = A1L372 & (W1L2 & S2_q_b[21] # !W1L2 & S4_q_b[21]);


--W1L932 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[21]~11540 at LC_X18_Y15_N6
--operation mode is normal

W1L932 = J21_reg_o[21] & (A1L852 # A1L952 & S6_q_b[21]) # !J21_reg_o[21] & A1L952 & S6_q_b[21];


--W1L042 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[21]~11542 at LC_X18_Y10_N3
--operation mode is normal

W1L042 = !HB1L901 & !HB1L111 & !HB1L011 & !HB1L211;


--W1L142 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[21]~11544 at LC_X18_Y15_N0
--operation mode is normal

W1L142 = !W1L042 & W1L011;


--W1L172 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[27]~11546 at LC_X14_Y9_N9
--operation mode is normal

W1L172 = !W1L69 & H1L7;


--W1L272 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[27]~11548 at LC_X14_Y9_N5
--operation mode is normal

W1L272 = A1L372 & (W1L2 & S2_q_b[27] # !W1L2 & S4_q_b[27]);


--W1L372 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[27]~11550 at LC_X14_Y9_N6
--operation mode is normal

W1L372 = J21_reg_o[27] & (A1L852 # S6_q_b[27] & A1L952) # !J21_reg_o[27] & S6_q_b[27] & A1L952;


--W1L472 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[27]~11552 at LC_X14_Y8_N8
--operation mode is normal

W1L472 = !HB1L141 & !HB1L931 & !HB1L241 & !HB1L041;


--W1L572 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[27]~11554 at LC_X14_Y9_N4
--operation mode is normal

W1L572 = W1L011 & !W1L472;


--W1L022 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[18]~11556 at LC_X13_Y11_N8
--operation mode is normal

W1L022 = !W1L69 & H1L7;


--W1L122 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[18]~11558 at LC_X14_Y12_N9
--operation mode is normal

W1L122 = A1L372 & (W1L2 & S2_q_b[18] # !W1L2 & S4_q_b[18]);


--W1L222 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[18]~11560 at LC_X14_Y12_N5
--operation mode is normal

W1L222 = J21_reg_o[18] & (A1L852 # S6_q_b[18] & A1L952) # !J21_reg_o[18] & S6_q_b[18] & A1L952;


--W1L322 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[18]~11562 at LC_X12_Y13_N2
--operation mode is normal

W1L322 = !HB1L49 & !HB1L79 & !HB1L59 & !HB1L69;


--W1L422 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[18]~11564 at LC_X13_Y12_N7
--operation mode is normal

W1L422 = W1L011 & !W1L322;


--W1L061 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[8]~11566 at LC_X13_Y11_N2
--operation mode is normal

W1L061 = !W1L69 & H1L7;


--W1L161 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[8]~11568 at LC_X14_Y12_N0
--operation mode is normal

W1L161 = A1L372 & (W1L2 & S2_q_b[8] # !W1L2 & S4_q_b[8]);


--W1L261 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[8]~11570 at LC_X14_Y12_N7
--operation mode is normal

W1L261 = A1L952 & (S6_q_b[8] # A1L852 & J21_reg_o[8]) # !A1L952 & A1L852 & J21_reg_o[8];


--W1L361 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[8]~11572 at LC_X9_Y14_N5
--operation mode is normal

W1L361 = !HB1L54 & !HB1L44 & !HB1L74 & !HB1L64;


--W1L461 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[8]~11574 at LC_X9_Y14_N6
--operation mode is normal

W1L461 = W1L011 & !W1L361;


--W1L211 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~11576 at LC_X14_Y15_N9
--operation mode is normal

W1L211 = H1L7 & !W1L69;


--W1L311 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~11578 at LC_X17_Y13_N8
--operation mode is normal

W1L311 = A1L372 & (W1L2 & S2_q_b[0] # !W1L2 & S4_q_b[0]);


--W1L411 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~11580 at LC_X14_Y15_N6
--operation mode is normal

W1L411 = J21_reg_o[0] & (A1L852 # A1L952 & S6_q_b[0]) # !J21_reg_o[0] & A1L952 & S6_q_b[0];


--W1L511 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~11582 at LC_X12_Y9_N0
--operation mode is normal

W1L511 = !HB1L4 & !HB1L5 & !HB1L7 & !HB1L6;


--W1L611 is dispatch:cmd0|dispatch_wishbone:wishbone|reply_buf_data_o[0]~11584 at LC_X14_Y16_N7
--operation mode is normal

W1L611 = W1L901 # W1L011 & !W1L511;


