
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 7.71

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.37 source latency clk_counter[0]$_DFFE_PN0P_/CLK ^
  -0.36 target latency bit_index[2]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx$_DFFE_PN1P_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
     2    0.04    0.17    0.39    0.59 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
                                         net10 (net)
                  0.17    0.00    0.59 ^ tx$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.59   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.08    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.08    0.00    0.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.09    0.23    0.23    0.36 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clk (net)
                  0.23    0.00    0.36 ^ tx$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.36   clock reconvergence pessimism
                          0.12    0.48   library removal time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.59   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)


Startpoint: bit_index[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_index[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.08    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.08    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    13    0.09    0.24    0.24    0.37 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk (net)
                  0.24    0.00    0.37 ^ bit_index[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.03    0.11    0.44    0.81 v bit_index[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_index[1] (net)
                  0.11    0.00    0.81 v _106_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.13    0.11    0.92 ^ _106_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _063_ (net)
                  0.13    0.00    0.92 ^ _109_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.06    0.05    0.97 v _109_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _001_ (net)
                  0.06    0.00    0.97 v bit_index[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.97   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.08    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.08    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    13    0.09    0.24    0.24    0.37 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk (net)
                  0.24    0.00    0.37 ^ bit_index[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.37   clock reconvergence pessimism
                          0.08    0.45   library hold time
                                  0.45   data required time
-----------------------------------------------------------------------------
                                  0.45   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
     2    0.04    0.17    0.39    0.59 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
                                         net10 (net)
                  0.17    0.00    0.59 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    21    0.26    0.25    0.23    0.82 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.25    0.01    0.83 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.83   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.08    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.08    0.00   10.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    13    0.09    0.24    0.24   10.37 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk (net)
                  0.24    0.00   10.37 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.37   clock reconvergence pessimism
                          0.12   10.49   library recovery time
                                 10.49   data required time
-----------------------------------------------------------------------------
                                 10.49   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  9.66   slack (MET)


Startpoint: clk_counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.08    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.08    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    13    0.09    0.24    0.24    0.37 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk (net)
                  0.24    0.00    0.37 ^ clk_counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.06    0.23    0.57    0.94 ^ clk_counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         clk_counter[1] (net)
                  0.23    0.00    0.94 ^ _095_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    1.00 v _095_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _090_ (net)
                  0.08    0.00    1.00 v _184_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.19    1.19 v _184_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _091_ (net)
                  0.09    0.00    1.19 v _100_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     3    0.05    0.21    0.44    1.63 v _100_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _058_ (net)
                  0.21    0.00    1.63 v _101_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.05    0.15    0.30    1.94 v _101_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _059_ (net)
                  0.15    0.00    1.94 v _102_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.15    0.14    0.20    2.14 v _102_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _060_ (net)
                  0.14    0.00    2.14 v _131_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.29    2.43 v _131_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _084_ (net)
                  0.13    0.00    2.43 v _132_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.14    0.11    2.54 ^ _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _005_ (net)
                  0.14    0.00    2.54 ^ clk_counter[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.08    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.08    0.00   10.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.09    0.23    0.23   10.36 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clk (net)
                  0.23    0.00   10.36 ^ clk_counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.36   clock reconvergence pessimism
                         -0.11   10.25   library setup time
                                 10.25   data required time
-----------------------------------------------------------------------------
                                 10.25   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                  7.71   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
     2    0.04    0.17    0.39    0.59 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__dlya_2)
                                         net10 (net)
                  0.17    0.00    0.59 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    21    0.26    0.25    0.23    0.82 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1 (net)
                  0.25    0.01    0.83 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.83   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.08    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.08    0.00   10.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    13    0.09    0.24    0.24   10.37 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk (net)
                  0.24    0.00   10.37 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.37   clock reconvergence pessimism
                          0.12   10.49   library recovery time
                                 10.49   data required time
-----------------------------------------------------------------------------
                                 10.49   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  9.66   slack (MET)


Startpoint: clk_counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.08    0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.08    0.00    0.13 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    13    0.09    0.24    0.24    0.37 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_0__leaf_clk (net)
                  0.24    0.00    0.37 ^ clk_counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.06    0.23    0.57    0.94 ^ clk_counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         clk_counter[1] (net)
                  0.23    0.00    0.94 ^ _095_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    1.00 v _095_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _090_ (net)
                  0.08    0.00    1.00 v _184_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.19    1.19 v _184_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _091_ (net)
                  0.09    0.00    1.19 v _100_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     3    0.05    0.21    0.44    1.63 v _100_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _058_ (net)
                  0.21    0.00    1.63 v _101_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     3    0.05    0.15    0.30    1.94 v _101_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _059_ (net)
                  0.15    0.00    1.94 v _102_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.15    0.14    0.20    2.14 v _102_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _060_ (net)
                  0.14    0.00    2.14 v _131_/A1 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.29    2.43 v _131_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _084_ (net)
                  0.13    0.00    2.43 v _132_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.14    0.11    2.54 ^ _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _005_ (net)
                  0.14    0.00    2.54 ^ clk_counter[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.54   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.02    0.08    0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.08    0.00   10.13 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.09    0.23    0.23   10.36 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_1_1__leaf_clk (net)
                  0.23    0.00   10.36 ^ clk_counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.36   clock reconvergence pessimism
                         -0.11   10.25   library setup time
                                 10.25   data required time
-----------------------------------------------------------------------------
                                 10.25   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                  7.71   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.4069511890411377

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8596

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.2634417712688446

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9772

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clk_counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.24    0.37 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.37 ^ clk_counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.57    0.94 ^ clk_counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    1.00 v _095_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.19    1.19 v _184_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.44    1.63 v _100_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.30    1.94 v _101_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.20    2.14 v _102_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.29    2.43 v _131_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.11    2.54 ^ _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    2.54 ^ clk_counter[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.54   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.13   10.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.23   10.36 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00   10.36 ^ clk_counter[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.36   clock reconvergence pessimism
  -0.11   10.25   library setup time
          10.25   data required time
---------------------------------------------------------
          10.25   data required time
          -2.54   data arrival time
---------------------------------------------------------
           7.71   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: bit_index[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_index[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.24    0.37 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.37 ^ bit_index[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.44    0.81 v bit_index[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.11    0.92 ^ _106_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.97 v _109_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.97 v bit_index[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.97   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.24    0.37 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.37 ^ bit_index[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.37   clock reconvergence pessimism
   0.08    0.45   library hold time
           0.45   data required time
---------------------------------------------------------
           0.45   data required time
          -0.97   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3706

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3605

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.5426

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
7.7072

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
303.122788

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.71e-03   1.32e-03   1.31e-08   6.03e-03  41.9%
Combinational          5.26e-03   2.06e-03   2.38e-08   7.32e-03  50.9%
Clock                  4.17e-04   6.27e-04   2.14e-08   1.04e-03   7.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.04e-02   4.01e-03   5.83e-08   1.44e-02 100.0%
                          72.2%      27.8%       0.0%
