
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
Reading /openlane/designs/picosoc/runs/RUN_2025.09.10_05.16.12/tmp/synthesis/1-sky130_fd_sc_hd__tt_025C_1v80.no_pg.lib as a blackbox

1. Executing Liberty frontend: /openlane/designs/picosoc/runs/RUN_2025.09.10_05.16.12/tmp/synthesis/1-sky130_fd_sc_hd__tt_025C_1v80.no_pg.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /openlane/designs/picosoc/src/picorv32.v
Parsing SystemVerilog input from `/openlane/designs/picosoc/src/picorv32.v' to AST representation.
Generating RTLIL representation for module `\picorv32'.
Generating RTLIL representation for module `\picorv32_regs'.
Generating RTLIL representation for module `\picorv32_pcpi_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_fast_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_div'.
Generating RTLIL representation for module `\picorv32_axi'.
Generating RTLIL representation for module `\picorv32_axi_adapter'.
Generating RTLIL representation for module `\picorv32_wb'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /openlane/designs/picosoc/src/picorv32_wrapper.v
Parsing SystemVerilog input from `/openlane/designs/picosoc/src/picorv32_wrapper.v' to AST representation.
Generating RTLIL representation for module `\picorv32_wrapper'.
Successfully finished Verilog frontend.

4. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/picosoc/runs/RUN_2025.09.10_05.16.12/tmp/synthesis/hierarchy.dot'.
Dumping module picorv32_wrapper to page 1.

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \picorv32_wrapper
Used module:     \picorv32
Parameter \ENABLE_PCPI = 0
Parameter \ENABLE_IRQ = 0
Parameter \ENABLE_TRACE = 0

5.2. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Parameter \ENABLE_PCPI = 0
Parameter \ENABLE_IRQ = 0
Parameter \ENABLE_TRACE = 0
Generating RTLIL representation for module `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32'.

5.3. Analyzing design hierarchy..
Top module:  \picorv32_wrapper
Used module:     $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32

5.4. Analyzing design hierarchy..
Top module:  \picorv32_wrapper
Used module:     $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32
Removing unused module `\picorv32_wb'.
Removing unused module `\picorv32_axi_adapter'.
Removing unused module `\picorv32_axi'.
Removing unused module `\picorv32_pcpi_div'.
Removing unused module `\picorv32_pcpi_fast_mul'.
Removing unused module `\picorv32_pcpi_mul'.
Removing unused module `\picorv32_regs'.
Removing unused module `\picorv32'.
Removed 8 unused modules.

6. Executing TRIBUF pass.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \picorv32_wrapper
Used module:     $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32

7.2. Analyzing design hierarchy..
Top module:  \picorv32_wrapper
Used module:     $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32
Removed 0 unused modules.

8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:0$1541'.
Removing empty process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:0$1541'.
Found and cleaned up 17 empty switches in `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
Found and cleaned up 1 empty switch in `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1348$1346'.
Found and cleaned up 6 empty switches in `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:546$982'.
Removing empty process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:546$982'.
Cleaned up 25 empty switches.

9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 34 switch rules as full_case in process $proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362 in module $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/picosoc/src/picorv32.v:1337$1337 in module $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/picosoc/src/picorv32.v:1309$1325 in module $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/picosoc/src/picorv32.v:1295$1320 in module $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.
Marked 8 switch rules as full_case in process $proc$/openlane/designs/picosoc/src/picorv32.v:1186$1285 in module $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/picosoc/src/picorv32.v:858$1022 in module $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/picosoc/src/picorv32.v:809$1020 in module $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/picosoc/src/picorv32.v:778$1016 in module $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.
Marked 48 switch rules as full_case in process $proc$/openlane/designs/picosoc/src/picorv32.v:701$1015 in module $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.
Marked 4 switch rules as full_case in process $proc$/openlane/designs/picosoc/src/picorv32.v:565$991 in module $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/picosoc/src/picorv32.v:430$953 in module $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.
Removed 2 dead cases from process $proc$/openlane/designs/picosoc/src/picorv32.v:401$950 in module $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/picosoc/src/picorv32.v:401$950 in module $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/picosoc/src/picorv32.v:390$945 in module $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/picosoc/src/picorv32.v:325$871 in module $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.
Removed a total of 2 dead cases.

10. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 57 assignments to connections.

11. Executing PROC_INIT pass (extract init attributes).

12. Executing PROC_ARST pass (detect async resets in processes).

13. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~187 debug messages>

14. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
     1/78: $17\next_irq_pending[2:2]
     2/78: $16\next_irq_pending[2:2]
     3/78: $15\next_irq_pending[2:2]
     4/78: $14\next_irq_pending[2:2]
     5/78: $13\next_irq_pending[2:2]
     6/78: $12\next_irq_pending[2:2]
     7/78: $11\next_irq_pending[2:2]
     8/78: $2\next_irq_pending[31:0] [31:2]
     9/78: $3\set_mem_do_rdata[0:0]
    10/78: $2\next_irq_pending[31:0] [1]
    11/78: $3\set_mem_do_wdata[0:0]
    12/78: $2\next_irq_pending[31:0] [0]
    13/78: $4\set_mem_do_rinst[0:0]
    14/78: $3\set_mem_do_rinst[0:0]
    15/78: $4\set_mem_do_wdata[0:0]
    16/78: $9\next_irq_pending[1:1]
    17/78: $8\next_irq_pending[1:1]
    18/78: $7\next_irq_pending[1:1]
    19/78: $4\set_mem_do_rdata[0:0]
    20/78: $5\next_irq_pending[1:1]
    21/78: $4\next_irq_pending[1:1]
    22/78: $10\next_irq_pending[1:1]
    23/78: $5\set_mem_do_rinst[0:0]
    24/78: $6\next_irq_pending[1:1]
    25/78: $3\next_irq_pending[31:0]
    26/78: $3\current_pc[31:0]
    27/78: $2\current_pc[31:0]
    28/78: $2\set_mem_do_wdata[0:0]
    29/78: $2\set_mem_do_rdata[0:0]
    30/78: $2\set_mem_do_rinst[0:0]
    31/78: $1\next_irq_pending[31:0]
    32/78: $1\current_pc[31:0]
    33/78: $1\set_mem_do_wdata[0:0]
    34/78: $1\set_mem_do_rdata[0:0]
    35/78: $1\set_mem_do_rinst[0:0]
    36/78: $0\trace_data[35:0]
    37/78: $0\count_cycle[63:0]
    38/78: $0\trace_valid[0:0]
    39/78: $0\do_waitirq[0:0]
    40/78: $0\decoder_pseudo_trigger[0:0]
    41/78: $0\decoder_trigger[0:0]
    42/78: $0\alu_wait_2[0:0]
    43/78: $0\alu_wait[0:0]
    44/78: $0\reg_out[31:0]
    45/78: $0\reg_sh[4:0]
    46/78: $0\trap[0:0]
    47/78: $0\pcpi_timeout[0:0]
    48/78: $0\latched_rd[4:0]
    49/78: $0\latched_is_lb[0:0]
    50/78: $0\latched_is_lh[0:0]
    51/78: $0\latched_is_lu[0:0]
    52/78: $0\latched_trace[0:0]
    53/78: $0\latched_compr[0:0]
    54/78: $0\latched_branch[0:0]
    55/78: $0\latched_stalu[0:0]
    56/78: $0\latched_store[0:0]
    57/78: $0\irq_state[1:0]
    58/78: $0\cpu_state[7:0]
    59/78: $0\dbg_rs2val_valid[0:0]
    60/78: $0\dbg_rs1val_valid[0:0]
    61/78: $0\dbg_rs2val[31:0]
    62/78: $0\dbg_rs1val[31:0]
    63/78: $0\mem_do_wdata[0:0]
    64/78: $0\mem_do_rdata[0:0]
    65/78: $0\mem_do_rinst[0:0]
    66/78: $0\mem_do_prefetch[0:0]
    67/78: $0\mem_wordsize[1:0]
    68/78: $0\timer[31:0]
    69/78: $0\irq_mask[31:0]
    70/78: $0\irq_active[0:0]
    71/78: $0\irq_delay[0:0]
    72/78: $0\reg_op2[31:0]
    73/78: $0\reg_op1[31:0]
    74/78: $0\reg_next_pc[31:0]
    75/78: $0\reg_pc[31:0]
    76/78: $0\count_instr[63:0]
    77/78: $0\eoi[31:0]
    78/78: $0\pcpi_valid[0:0]
Creating decoders for process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1348$1346'.
Creating decoders for process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1337$1337'.
     1/3: $1$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1345
     2/3: $1$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_DATA[31:0]$1344
     3/3: $1$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_ADDR[4:0]$1343
Creating decoders for process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1309$1325'.
     1/4: $2\cpuregs_write[0:0]
     2/4: $2\cpuregs_wrdata[31:0]
     3/4: $1\cpuregs_wrdata[31:0]
     4/4: $1\cpuregs_write[0:0]
Creating decoders for process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1295$1320'.
     1/2: $2\clear_prefetched_high_word[0:0]
     2/2: $1\clear_prefetched_high_word[0:0]
Creating decoders for process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1293$1319'.
Creating decoders for process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1249$1297'.
     1/2: $1\alu_out[31:0]
     2/2: $1\alu_out_0[0:0]
Creating decoders for process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1186$1285'.
     1/8: $8\dbg_ascii_state[127:0]
     2/8: $7\dbg_ascii_state[127:0]
     3/8: $6\dbg_ascii_state[127:0]
     4/8: $5\dbg_ascii_state[127:0]
     5/8: $4\dbg_ascii_state[127:0]
     6/8: $3\dbg_ascii_state[127:0]
     7/8: $2\dbg_ascii_state[127:0]
     8/8: $1\dbg_ascii_state[127:0]
Creating decoders for process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
     1/77: $0\decoded_rs1[4:0] [4]
     2/77: $0\decoded_imm_j[31:0] [10]
     3/77: $0\decoded_imm_j[31:0] [7]
     4/77: $0\decoded_imm_j[31:0] [6]
     5/77: $0\decoded_imm_j[31:0] [3:1]
     6/77: $0\decoded_imm_j[31:0] [5]
     7/77: $0\decoded_imm_j[31:0] [9:8]
     8/77: $0\decoded_imm_j[31:0] [31:20]
     9/77: $0\decoded_imm_j[31:0] [4]
    10/77: $0\decoded_imm_j[31:0] [11]
    11/77: $0\decoded_imm_j[31:0] [0]
    12/77: $0\decoded_rs1[4:0] [3:0]
    13/77: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    14/77: $0\is_alu_reg_reg[0:0]
    15/77: $0\is_alu_reg_imm[0:0]
    16/77: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    17/77: $0\is_sll_srl_sra[0:0]
    18/77: $0\is_sb_sh_sw[0:0]
    19/77: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    20/77: $0\is_slli_srli_srai[0:0]
    21/77: $0\is_lb_lh_lw_lbu_lhu[0:0]
    22/77: $0\compressed_instr[0:0]
    23/77: $0\is_compare[0:0]
    24/77: $0\decoded_imm[31:0]
    25/77: $0\decoded_rs2[4:0]
    26/77: $0\decoded_imm_j[31:0] [19:12]
    27/77: $0\decoded_rd[4:0]
    28/77: $0\instr_timer[0:0]
    29/77: $0\instr_waitirq[0:0]
    30/77: $0\instr_maskirq[0:0]
    31/77: $0\instr_retirq[0:0]
    32/77: $0\instr_setq[0:0]
    33/77: $0\instr_getq[0:0]
    34/77: $0\instr_fence[0:0]
    35/77: $0\instr_ecall_ebreak[0:0]
    36/77: $0\instr_rdinstrh[0:0]
    37/77: $0\instr_rdinstr[0:0]
    38/77: $0\instr_rdcycleh[0:0]
    39/77: $0\instr_rdcycle[0:0]
    40/77: $0\instr_and[0:0]
    41/77: $0\instr_or[0:0]
    42/77: $0\instr_sra[0:0]
    43/77: $0\instr_srl[0:0]
    44/77: $0\instr_xor[0:0]
    45/77: $0\instr_sltu[0:0]
    46/77: $0\instr_slt[0:0]
    47/77: $0\instr_sll[0:0]
    48/77: $0\instr_sub[0:0]
    49/77: $0\instr_add[0:0]
    50/77: $0\instr_srai[0:0]
    51/77: $0\instr_srli[0:0]
    52/77: $0\instr_slli[0:0]
    53/77: $0\instr_andi[0:0]
    54/77: $0\instr_ori[0:0]
    55/77: $0\instr_xori[0:0]
    56/77: $0\instr_sltiu[0:0]
    57/77: $0\instr_slti[0:0]
    58/77: $0\instr_addi[0:0]
    59/77: $0\instr_sw[0:0]
    60/77: $0\instr_sh[0:0]
    61/77: $0\instr_sb[0:0]
    62/77: $0\instr_lhu[0:0]
    63/77: $0\instr_lbu[0:0]
    64/77: $0\instr_lw[0:0]
    65/77: $0\instr_lh[0:0]
    66/77: $0\instr_lb[0:0]
    67/77: $0\instr_bgeu[0:0]
    68/77: $0\instr_bltu[0:0]
    69/77: $0\instr_bge[0:0]
    70/77: $0\instr_blt[0:0]
    71/77: $0\instr_bne[0:0]
    72/77: $0\instr_beq[0:0]
    73/77: $0\instr_jalr[0:0]
    74/77: $0\instr_jal[0:0]
    75/77: $0\instr_auipc[0:0]
    76/77: $0\instr_lui[0:0]
    77/77: $0\pcpi_insn[31:0]
Creating decoders for process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:809$1020'.
     1/13: $3\dbg_insn_opcode[31:0]
     2/13: $2\dbg_insn_rd[4:0]
     3/13: $2\dbg_insn_rs2[4:0]
     4/13: $2\dbg_insn_rs1[4:0]
     5/13: $2\dbg_insn_opcode[31:0]
     6/13: $2\dbg_insn_imm[31:0]
     7/13: $2\dbg_ascii_instr[63:0]
     8/13: $1\dbg_insn_rd[4:0]
     9/13: $1\dbg_insn_rs2[4:0]
    10/13: $1\dbg_insn_rs1[4:0]
    11/13: $1\dbg_insn_imm[31:0]
    12/13: $1\dbg_ascii_instr[63:0]
    13/13: $1\dbg_insn_opcode[31:0]
Creating decoders for process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:778$1016'.
     1/8: $0\cached_insn_rd[4:0]
     2/8: $0\cached_insn_rs2[4:0]
     3/8: $0\cached_insn_rs1[4:0]
     4/8: $0\cached_insn_opcode[31:0]
     5/8: $0\cached_insn_imm[31:0]
     6/8: $0\cached_ascii_instr[63:0]
     7/8: $0\dbg_valid_insn[0:0]
     8/8: $0\dbg_insn_addr[31:0]
Creating decoders for process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:701$1015'.
     1/48: $48\new_ascii_instr[63:0]
     2/48: $47\new_ascii_instr[63:0]
     3/48: $46\new_ascii_instr[63:0]
     4/48: $45\new_ascii_instr[63:0]
     5/48: $44\new_ascii_instr[63:0]
     6/48: $43\new_ascii_instr[63:0]
     7/48: $42\new_ascii_instr[63:0]
     8/48: $41\new_ascii_instr[63:0]
     9/48: $40\new_ascii_instr[63:0]
    10/48: $39\new_ascii_instr[63:0]
    11/48: $38\new_ascii_instr[63:0]
    12/48: $37\new_ascii_instr[63:0]
    13/48: $36\new_ascii_instr[63:0]
    14/48: $35\new_ascii_instr[63:0]
    15/48: $34\new_ascii_instr[63:0]
    16/48: $33\new_ascii_instr[63:0]
    17/48: $32\new_ascii_instr[63:0]
    18/48: $31\new_ascii_instr[63:0]
    19/48: $30\new_ascii_instr[63:0]
    20/48: $29\new_ascii_instr[63:0]
    21/48: $28\new_ascii_instr[63:0]
    22/48: $27\new_ascii_instr[63:0]
    23/48: $26\new_ascii_instr[63:0]
    24/48: $25\new_ascii_instr[63:0]
    25/48: $24\new_ascii_instr[63:0]
    26/48: $23\new_ascii_instr[63:0]
    27/48: $22\new_ascii_instr[63:0]
    28/48: $21\new_ascii_instr[63:0]
    29/48: $20\new_ascii_instr[63:0]
    30/48: $19\new_ascii_instr[63:0]
    31/48: $18\new_ascii_instr[63:0]
    32/48: $17\new_ascii_instr[63:0]
    33/48: $16\new_ascii_instr[63:0]
    34/48: $15\new_ascii_instr[63:0]
    35/48: $14\new_ascii_instr[63:0]
    36/48: $13\new_ascii_instr[63:0]
    37/48: $12\new_ascii_instr[63:0]
    38/48: $11\new_ascii_instr[63:0]
    39/48: $10\new_ascii_instr[63:0]
    40/48: $9\new_ascii_instr[63:0]
    41/48: $8\new_ascii_instr[63:0]
    42/48: $7\new_ascii_instr[63:0]
    43/48: $6\new_ascii_instr[63:0]
    44/48: $5\new_ascii_instr[63:0]
    45/48: $4\new_ascii_instr[63:0]
    46/48: $3\new_ascii_instr[63:0]
    47/48: $2\new_ascii_instr[63:0]
    48/48: $1\new_ascii_instr[63:0]
Creating decoders for process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:565$991'.
     1/9: $0\mem_16bit_buffer[15:0]
     2/9: $0\prefetched_high_word[0:0]
     3/9: $0\mem_la_secondword[0:0]
     4/9: $0\mem_state[1:0]
     5/9: $0\mem_wstrb[3:0]
     6/9: $0\mem_wdata[31:0]
     7/9: $0\mem_addr[31:0]
     8/9: $0\mem_instr[0:0]
     9/9: $0\mem_valid[0:0]
Creating decoders for process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1239$1530'.
Creating decoders for process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:430$953'.
     1/9: $0\mem_rdata_q[31:0] [31]
     2/9: $0\mem_rdata_q[31:0] [7]
     3/9: $0\mem_rdata_q[31:0] [24:20]
     4/9: $0\mem_rdata_q[31:0] [19:15]
     5/9: $0\mem_rdata_q[31:0] [6:0]
     6/9: $0\mem_rdata_q[31:0] [14:12]
     7/9: $0\mem_rdata_q[31:0] [11:8]
     8/9: $0\mem_rdata_q[31:0] [30:25]
     9/9: $0\next_insn_opcode[31:0]
Creating decoders for process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:401$950'.
     1/5: $3\mem_rdata_word[31:0]
     2/5: $2\mem_rdata_word[31:0]
     3/5: $1\mem_rdata_word[31:0]
     4/5: $1\mem_la_wstrb[3:0]
     5/5: $1\mem_la_wdata[31:0]
Creating decoders for process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:390$945'.
     1/2: $0\last_mem_valid[0:0]
     2/2: $0\mem_la_firstword_reg[0:0]
Creating decoders for process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:325$871'.
     1/2: $1\pcpi_int_rd[31:0]
     2/2: $1\pcpi_int_wr[0:0]

15. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\cpuregs_rs1' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1348$1346'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\cpuregs_rs2' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1348$1346'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\decoded_rs' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1348$1346'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\cpuregs_write' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1309$1325'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\cpuregs_wrdata' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1309$1325'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\clear_prefetched_high_word' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1295$1320'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\alu_out' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1249$1297'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\alu_out_0' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1249$1297'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\dbg_ascii_state' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1186$1285'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\dbg_insn_opcode' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:809$1020'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\dbg_ascii_instr' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:809$1020'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\dbg_insn_imm' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:809$1020'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\dbg_insn_rs1' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:809$1020'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\dbg_insn_rs2' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:809$1020'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\dbg_insn_rd' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:809$1020'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\new_ascii_instr' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:701$1015'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\alu_add_sub' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1239$1530'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\alu_shl' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1239$1530'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\alu_shr' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1239$1530'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\alu_eq' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1239$1530'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\alu_ltu' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1239$1530'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\alu_lts' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1239$1530'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\mem_la_wdata' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:401$950'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\mem_la_wstrb' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:401$950'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\mem_rdata_word' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:401$950'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\pcpi_int_wr' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:325$871'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\pcpi_int_rd' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:325$871'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\pcpi_int_wait' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:325$871'.
No latch inferred for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\pcpi_int_ready' from process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:325$871'.

16. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\trap' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4267' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\pcpi_valid' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4268' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\eoi' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4269' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\trace_valid' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4270' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\trace_data' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4271' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\count_cycle' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4272' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\count_instr' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4273' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\reg_pc' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4274' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\reg_next_pc' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4275' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\reg_op1' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4276' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\reg_op2' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4277' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\reg_out' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4278' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\reg_sh' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4279' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\irq_delay' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4280' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\irq_active' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4281' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\irq_mask' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4282' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\irq_pending' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4283' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\timer' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4284' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\mem_wordsize' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4285' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\mem_do_prefetch' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4286' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\mem_do_rinst' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4287' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\mem_do_rdata' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4288' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\mem_do_wdata' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4289' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\decoder_trigger' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4290' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\decoder_trigger_q' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4291' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\decoder_pseudo_trigger' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4292' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\decoder_pseudo_trigger_q' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4293' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\dbg_rs1val' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4294' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\dbg_rs2val' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4295' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\dbg_rs1val_valid' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4296' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\dbg_rs2val_valid' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4297' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\cpu_state' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4298' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\irq_state' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4299' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\set_mem_do_rinst' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4300' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\set_mem_do_rdata' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4301' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\set_mem_do_wdata' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4302' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\latched_store' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4303' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\latched_stalu' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4304' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\latched_branch' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4305' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\latched_compr' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4306' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\latched_trace' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4307' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\latched_is_lu' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4308' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\latched_is_lh' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4309' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\latched_is_lb' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4310' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\latched_rd' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4311' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\current_pc' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4312' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\pcpi_timeout' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4313' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\next_irq_pending' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4314' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\do_waitirq' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4315' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\alu_out_q' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4316' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\alu_out_0_q' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4317' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\alu_wait' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4318' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\alu_wait_2' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
  created $dff cell `$procdff$4319' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_ADDR' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1337$1337'.
  created $dff cell `$procdff$4320' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_DATA' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1337$1337'.
  created $dff cell `$procdff$4321' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1337$1337'.
  created $dff cell `$procdff$4322' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\clear_prefetched_high_word_q' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1293$1319'.
  created $dff cell `$procdff$4323' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\pcpi_insn' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4324' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_lui' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4325' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_auipc' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4326' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_jal' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4327' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_jalr' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4328' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_beq' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4329' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_bne' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4330' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_blt' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4331' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_bge' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4332' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_bltu' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4333' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_bgeu' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4334' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_lb' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4335' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_lh' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4336' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_lw' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4337' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_lbu' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4338' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_lhu' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4339' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_sb' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4340' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_sh' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4341' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_sw' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4342' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_addi' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4343' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_slti' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4344' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_sltiu' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4345' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_xori' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4346' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_ori' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4347' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_andi' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4348' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_slli' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4349' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_srli' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4350' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_srai' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4351' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_add' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4352' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_sub' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4353' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_sll' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4354' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_slt' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4355' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_sltu' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4356' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_xor' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4357' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_srl' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4358' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_sra' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4359' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_or' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4360' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_and' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4361' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_rdcycle' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4362' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_rdcycleh' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4363' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_rdinstr' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4364' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_rdinstrh' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4365' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_ecall_ebreak' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4366' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_fence' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4367' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_getq' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4368' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_setq' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4369' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_retirq' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4370' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_maskirq' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4371' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_waitirq' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4372' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\instr_timer' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4373' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\decoded_rd' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4374' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\decoded_rs1' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4375' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\decoded_rs2' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4376' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\decoded_imm' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4377' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\decoded_imm_j' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4378' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\compressed_instr' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4379' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\is_lui_auipc_jal' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4380' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\is_lb_lh_lw_lbu_lhu' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4381' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\is_slli_srli_srai' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4382' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4383' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\is_sb_sh_sw' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4384' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\is_sll_srl_sra' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4385' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\is_lui_auipc_jal_jalr_addi_add_sub' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4386' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\is_slti_blt_slt' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4387' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\is_sltiu_bltu_sltu' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4388' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\is_beq_bne_blt_bge_bltu_bgeu' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4389' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\is_lbu_lhu_lw' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4390' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\is_alu_reg_imm' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4391' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\is_alu_reg_reg' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4392' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\is_compare' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
  created $dff cell `$procdff$4393' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\dbg_insn_addr' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:778$1016'.
  created $dff cell `$procdff$4394' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\q_ascii_instr' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:778$1016'.
  created $dff cell `$procdff$4395' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\q_insn_imm' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:778$1016'.
  created $dff cell `$procdff$4396' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\q_insn_opcode' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:778$1016'.
  created $dff cell `$procdff$4397' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\q_insn_rs1' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:778$1016'.
  created $dff cell `$procdff$4398' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\q_insn_rs2' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:778$1016'.
  created $dff cell `$procdff$4399' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\q_insn_rd' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:778$1016'.
  created $dff cell `$procdff$4400' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\dbg_next' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:778$1016'.
  created $dff cell `$procdff$4401' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\dbg_valid_insn' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:778$1016'.
  created $dff cell `$procdff$4402' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\cached_ascii_instr' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:778$1016'.
  created $dff cell `$procdff$4403' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\cached_insn_imm' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:778$1016'.
  created $dff cell `$procdff$4404' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\cached_insn_opcode' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:778$1016'.
  created $dff cell `$procdff$4405' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\cached_insn_rs1' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:778$1016'.
  created $dff cell `$procdff$4406' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\cached_insn_rs2' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:778$1016'.
  created $dff cell `$procdff$4407' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\cached_insn_rd' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:778$1016'.
  created $dff cell `$procdff$4408' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\mem_valid' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:565$991'.
  created $dff cell `$procdff$4409' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\mem_instr' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:565$991'.
  created $dff cell `$procdff$4410' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\mem_addr' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:565$991'.
  created $dff cell `$procdff$4411' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\mem_wdata' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:565$991'.
  created $dff cell `$procdff$4412' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\mem_wstrb' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:565$991'.
  created $dff cell `$procdff$4413' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\mem_state' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:565$991'.
  created $dff cell `$procdff$4414' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\mem_la_secondword' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:565$991'.
  created $dff cell `$procdff$4415' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\prefetched_high_word' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:565$991'.
  created $dff cell `$procdff$4416' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\mem_16bit_buffer' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:565$991'.
  created $dff cell `$procdff$4417' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\next_insn_opcode' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:430$953'.
  created $dff cell `$procdff$4418' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\mem_rdata_q' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:430$953'.
  created $dff cell `$procdff$4419' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\mem_la_firstword_reg' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:390$945'.
  created $dff cell `$procdff$4420' with positive edge clock.
Creating register for signal `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.\last_mem_valid' using process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:390$945'.
  created $dff cell `$procdff$4421' with positive edge clock.

17. Executing PROC_MEMWR pass (convert process memory writes to cells).

18. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 53 empty switches in `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
Removing empty process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1402$1362'.
Removing empty process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1348$1346'.
Found and cleaned up 1 empty switch in `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1337$1337'.
Removing empty process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1337$1337'.
Found and cleaned up 2 empty switches in `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1309$1325'.
Removing empty process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1309$1325'.
Found and cleaned up 2 empty switches in `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1295$1320'.
Removing empty process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1295$1320'.
Removing empty process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1293$1319'.
Found and cleaned up 2 empty switches in `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1249$1297'.
Removing empty process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1249$1297'.
Found and cleaned up 8 empty switches in `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1186$1285'.
Removing empty process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1186$1285'.
Found and cleaned up 22 empty switches in `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
Removing empty process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:858$1022'.
Found and cleaned up 3 empty switches in `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:809$1020'.
Removing empty process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:809$1020'.
Found and cleaned up 5 empty switches in `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:778$1016'.
Removing empty process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:778$1016'.
Found and cleaned up 48 empty switches in `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:701$1015'.
Removing empty process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:701$1015'.
Found and cleaned up 16 empty switches in `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:565$991'.
Removing empty process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:565$991'.
Removing empty process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:1239$1530'.
Found and cleaned up 19 empty switches in `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:430$953'.
Removing empty process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:430$953'.
Found and cleaned up 3 empty switches in `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:401$950'.
Removing empty process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:401$950'.
Found and cleaned up 2 empty switches in `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:390$945'.
Removing empty process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:390$945'.
Found and cleaned up 1 empty switch in `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:325$871'.
Removing empty process `$paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.$proc$/openlane/designs/picosoc/src/picorv32.v:325$871'.
Cleaned up 187 empty switches.

19. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32...
Checking module picorv32_wrapper...
Found and reported 0 problems.

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.
<suppressed ~829 debug messages>
Optimizing module picorv32_wrapper.

21. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$5ff5ba3f032e84129334065dac51cb8872c9eb4b\picorv32.
<suppressed ~1 debug messages>

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..
Removed 729 unused cells and 2211 unused wires.
<suppressed ~791 debug messages>

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
<suppressed ~576 debug messages>
Removed a total of 192 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\core.$procmux$1546.
    dead port 2/2 on $mux $flatten\core.$procmux$1556.
    dead port 2/2 on $mux $flatten\core.$procmux$1558.
    dead port 2/2 on $mux $flatten\core.$procmux$1564.
    dead port 2/2 on $mux $flatten\core.$procmux$1571.
    dead port 2/2 on $mux $flatten\core.$procmux$1573.
    dead port 2/2 on $mux $flatten\core.$procmux$1579.
    dead port 2/2 on $mux $flatten\core.$procmux$1600.
    dead port 2/2 on $mux $flatten\core.$procmux$1603.
    dead port 2/2 on $mux $flatten\core.$procmux$1615.
    dead port 2/2 on $mux $flatten\core.$procmux$1622.
    dead port 2/2 on $mux $flatten\core.$procmux$1625.
    dead port 2/2 on $mux $flatten\core.$procmux$1649.
    dead port 2/2 on $mux $flatten\core.$procmux$1652.
    dead port 2/2 on $mux $flatten\core.$procmux$1661.
    dead port 2/2 on $mux $flatten\core.$procmux$1664.
    dead port 2/2 on $mux $flatten\core.$procmux$1672.
    dead port 2/2 on $mux $flatten\core.$procmux$1674.
    dead port 2/2 on $mux $flatten\core.$procmux$1677.
    dead port 2/2 on $mux $flatten\core.$procmux$1738.
    dead port 2/2 on $mux $flatten\core.$procmux$1740.
    dead port 2/2 on $mux $flatten\core.$procmux$1743.
    dead port 2/2 on $mux $flatten\core.$procmux$1825.
    dead port 2/2 on $mux $flatten\core.$procmux$1830.
    dead port 2/2 on $mux $flatten\core.$procmux$1833.
    dead port 1/3 on $pmux $flatten\core.$procmux$1886.
    dead port 2/2 on $mux $flatten\core.$procmux$1918.
    dead port 2/2 on $mux $flatten\core.$procmux$1931.
    dead port 2/2 on $mux $flatten\core.$procmux$1944.
    dead port 1/7 on $pmux $flatten\core.$procmux$2171.
    dead port 2/7 on $pmux $flatten\core.$procmux$2171.
    dead port 3/7 on $pmux $flatten\core.$procmux$2171.
    dead port 4/7 on $pmux $flatten\core.$procmux$2171.
    dead port 5/7 on $pmux $flatten\core.$procmux$2171.
    dead port 4/12 on $pmux $flatten\core.$procmux$2211.
    dead port 5/12 on $pmux $flatten\core.$procmux$2211.
    dead port 6/12 on $pmux $flatten\core.$procmux$2211.
    dead port 7/12 on $pmux $flatten\core.$procmux$2211.
    dead port 8/12 on $pmux $flatten\core.$procmux$2211.
    dead port 1/7 on $pmux $flatten\core.$procmux$2416.
    dead port 2/7 on $pmux $flatten\core.$procmux$2416.
    dead port 3/7 on $pmux $flatten\core.$procmux$2416.
    dead port 4/7 on $pmux $flatten\core.$procmux$2416.
    dead port 5/7 on $pmux $flatten\core.$procmux$2416.
    dead port 3/4 on $pmux $flatten\core.$procmux$2480.
    dead port 1/2 on $mux $flatten\core.$procmux$2487.
    dead port 2/2 on $mux $flatten\core.$procmux$2487.
    dead port 4/12 on $pmux $flatten\core.$procmux$2499.
    dead port 5/12 on $pmux $flatten\core.$procmux$2499.
    dead port 6/12 on $pmux $flatten\core.$procmux$2499.
    dead port 7/12 on $pmux $flatten\core.$procmux$2499.
    dead port 8/12 on $pmux $flatten\core.$procmux$2499.
    dead port 3/4 on $pmux $flatten\core.$procmux$2681.
    dead port 4/12 on $pmux $flatten\core.$procmux$2697.
    dead port 5/12 on $pmux $flatten\core.$procmux$2697.
    dead port 6/12 on $pmux $flatten\core.$procmux$2697.
    dead port 7/12 on $pmux $flatten\core.$procmux$2697.
    dead port 8/12 on $pmux $flatten\core.$procmux$2697.
    dead port 4/12 on $pmux $flatten\core.$procmux$2880.
    dead port 5/12 on $pmux $flatten\core.$procmux$2880.
    dead port 6/12 on $pmux $flatten\core.$procmux$2880.
    dead port 7/12 on $pmux $flatten\core.$procmux$2880.
    dead port 8/12 on $pmux $flatten\core.$procmux$2880.
    dead port 1/9 on $pmux $flatten\core.$procmux$2933.
    dead port 2/9 on $pmux $flatten\core.$procmux$2933.
    dead port 3/9 on $pmux $flatten\core.$procmux$2933.
    dead port 4/9 on $pmux $flatten\core.$procmux$2933.
    dead port 5/9 on $pmux $flatten\core.$procmux$2933.
    dead port 1/5 on $pmux $flatten\core.$procmux$3059.
    dead port 2/5 on $pmux $flatten\core.$procmux$3059.
    dead port 2/2 on $mux $flatten\core.$procmux$3064.
    dead port 1/5 on $pmux $flatten\core.$procmux$3068.
    dead port 2/5 on $pmux $flatten\core.$procmux$3068.
    dead port 2/2 on $mux $flatten\core.$procmux$3073.
    dead port 1/8 on $pmux $flatten\core.$procmux$3088.
    dead port 2/8 on $pmux $flatten\core.$procmux$3088.
    dead port 2/2 on $mux $flatten\core.$procmux$4226.
    dead port 2/2 on $mux $flatten\core.$procmux$4233.
Removed 78 multiplexer ports.
<suppressed ~141 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_wrapper.
    New ctrl vector for $pmux cell $flatten\core.$procmux$1908: { $flatten\core.$procmux$1623_CMP $auto$opt_reduce.cc:134:opt_pmux$4424 }
    New ctrl vector for $pmux cell $flatten\core.$procmux$1921: { $auto$opt_reduce.cc:134:opt_pmux$4426 $flatten\core.$procmux$1601_CMP }
    New ctrl vector for $pmux cell $flatten\core.$procmux$1934: { $flatten\core.$procmux$1650_CMP $auto$opt_reduce.cc:134:opt_pmux$4428 }
    New ctrl vector for $pmux cell $flatten\core.$procmux$2151: { $flatten\core.$procmux$1612_CMP $flatten\core.$procmux$1650_CMP $flatten\core.$procmux$1911_CMP $flatten\core.$procmux$1601_CMP }
    New ctrl vector for $pmux cell $flatten\core.$procmux$2211: { \core.is_slli_srli_srai $auto$opt_reduce.cc:134:opt_pmux$4430 }
    New ctrl vector for $pmux cell $flatten\core.$procmux$2253: { $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1313$1326_Y $flatten\core.$procmux$1650_CMP }
    New ctrl vector for $pmux cell $flatten\core.$procmux$2350: { $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1313$1326_Y $flatten\core.$procmux$1650_CMP }
    New ctrl vector for $pmux cell $flatten\core.$procmux$2393: { $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1313$1326_Y $flatten\core.$procmux$1612_CMP $flatten\core.$procmux$1650_CMP $auto$opt_reduce.cc:134:opt_pmux$4432 }
    New ctrl vector for $pmux cell $flatten\core.$procmux$2499: { \core.instr_trap \core.is_rdcycle_rdcycleh_rdinstr_rdinstrh $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1696$1439_Y \core.is_slli_srli_srai $auto$opt_reduce.cc:134:opt_pmux$4434 }
    New ctrl vector for $pmux cell $flatten\core.$procmux$2671: { $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1313$1326_Y $flatten\core.$procmux$1612_CMP $flatten\core.$procmux$1611_CMP $flatten\core.$procmux$1911_CMP }
    New ctrl vector for $pmux cell $flatten\core.$procmux$2697: { $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1696$1439_Y $auto$opt_reduce.cc:134:opt_pmux$4438 $auto$opt_reduce.cc:134:opt_pmux$4436 }
    New ctrl vector for $pmux cell $flatten\core.$procmux$2880: { $auto$opt_reduce.cc:134:opt_pmux$4442 $auto$opt_reduce.cc:134:opt_pmux$4440 }
    New ctrl vector for $pmux cell $flatten\core.$procmux$2933: { $auto$opt_reduce.cc:134:opt_pmux$4444 \core.is_lui_auipc_jal }
    Consolidated identical input bits for $mux cell $flatten\core.$procmux$3049:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340
      New ports: A=1'0, B=1'1, Y=$flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0]
      New connections: $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [31:1] = { $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] $flatten\core.$0$memwr$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1344$870_EN[31:0]$1340 [0] }
    New ctrl vector for $pmux cell $flatten\core.$procmux$3059: $auto$opt_reduce.cc:134:opt_pmux$4446
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4429: { \core.instr_rdcycle \core.instr_rdcycleh \core.instr_rdinstr \core.instr_rdinstrh \core.instr_trap \core.is_lui_auipc_jal \core.is_jalr_addi_slti_sltiu_xori_ori_andi $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1696$1439_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4437: { \core.instr_rdcycle \core.instr_rdcycleh \core.instr_rdinstr \core.instr_rdinstrh \core.instr_trap \core.is_slli_srli_srai }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4441: { \core.instr_rdcycle \core.instr_rdcycleh \core.instr_rdinstr \core.instr_rdinstrh \core.instr_trap \core.is_slli_srli_srai $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1696$1439_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4443: { \core.instr_rdcycle \core.instr_rdcycleh \core.instr_rdinstr \core.instr_rdinstrh \core.instr_trap }
  Optimizing cells in module \picorv32_wrapper.
Performed a total of 24 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\core.$procdff$4315 ($dff) from module picorv32_wrapper.

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..
Removed 24 unused cells and 268 unused wires.
<suppressed ~32 debug messages>

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.
<suppressed ~2 debug messages>

24.9. Rerunning OPT passes. (Maybe there is more to do..)

24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~135 debug messages>

24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_wrapper.
    New ctrl vector for $pmux cell $flatten\core.$procmux$2021: $auto$opt_reduce.cc:134:opt_pmux$4448
    New ctrl vector for $pmux cell $flatten\core.$procmux$2038: { $flatten\core.$procmux$1650_CMP $auto$opt_reduce.cc:134:opt_pmux$4450 }
    New ctrl vector for $pmux cell $flatten\core.$procmux$2458: { $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1313$1326_Y $flatten\core.$procmux$1612_CMP $flatten\core.$procmux$1611_CMP $flatten\core.$procmux$1650_CMP $flatten\core.$procmux$1911_CMP $auto$opt_reduce.cc:134:opt_pmux$4452 }
    New ctrl vector for $pmux cell $flatten\core.$procmux$3985: { $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:380$920_Y $auto$opt_reduce.cc:134:opt_pmux$4454 }
  Optimizing cells in module \picorv32_wrapper.
Performed a total of 4 changes.

24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

24.13. Executing OPT_DFF pass (perform DFF optimizations).

24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.

24.16. Rerunning OPT passes. (Maybe there is more to do..)

24.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~135 debug messages>

24.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_wrapper.
Performed a total of 0 changes.

24.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
Removed a total of 0 cells.

24.20. Executing OPT_DFF pass (perform DFF optimizations).

24.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..

24.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.

24.23. Finished OPT passes. (There is nothing left to do.)

25. Executing FSM pass (extract and optimize FSM).

25.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register picorv32_wrapper.core.cpu_state.
Not marking picorv32_wrapper.core.mem_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register picorv32_wrapper.core.mem_wordsize.

25.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\core.cpu_state' from module `\picorv32_wrapper'.
  found $dff cell for state register: $flatten\core.$procdff$4298
  root of input selection tree: $flatten\core.$0\cpu_state[7:0]
  found reset state: 8'10000000 (guessed from mux tree)
  found ctrl input: $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1938$1518_Y
  found ctrl input: $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1922$1500_Y
  found ctrl input: \resetn
  found state code: 8'01000000
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$4448
  found ctrl input: $flatten\core.$procmux$1911_CMP
  found ctrl input: $flatten\core.$procmux$1650_CMP
  found ctrl input: $flatten\core.$procmux$1611_CMP
  found ctrl input: $flatten\core.$procmux$1612_CMP
  found ctrl input: $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1313$1326_Y
  found ctrl input: $flatten\core.$logic_or$/openlane/designs/picosoc/src/picorv32.v:1857$1485_Y
  found ctrl input: $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1872$1489_Y
  found ctrl input: $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1831$1467_Y
  found ctrl input: \core.is_beq_bne_blt_bge_bltu_bgeu
  found ctrl input: \core.mem_done
  found ctrl input: \core.is_sll_srl_sra
  found ctrl input: \core.is_sb_sh_sw
  found state code: 8'00001000
  found state code: 8'00000100
  found state code: 8'00000010
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$4434
  found ctrl input: \core.is_slli_srli_srai
  found ctrl input: $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1696$1439_Y
  found ctrl input: \core.is_rdcycle_rdcycleh_rdinstr_rdinstrh
  found ctrl input: \core.instr_trap
  found state code: 8'00000001
  found state code: 8'10000000
  found ctrl input: \core.decoder_trigger
  found ctrl input: \core.instr_jal
  found state code: 8'00100000
  found ctrl input: $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1930$1510_Y
  found ctrl input: $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1923$1503_Y
  found ctrl output: $flatten\core.$procmux$1916_CMP
  found ctrl output: $flatten\core.$procmux$1911_CMP
  found ctrl output: $flatten\core.$procmux$1650_CMP
  found ctrl output: $flatten\core.$procmux$1623_CMP
  found ctrl output: $flatten\core.$procmux$1612_CMP
  found ctrl output: $flatten\core.$procmux$1611_CMP
  found ctrl output: $flatten\core.$procmux$1601_CMP
  found ctrl output: $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1313$1326_Y
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$4448 $auto$opt_reduce.cc:134:opt_pmux$4434 \core.mem_done \core.instr_jal \core.instr_trap \core.decoder_trigger \core.is_slli_srli_srai \core.is_sb_sh_sw \core.is_sll_srl_sra \core.is_beq_bne_blt_bge_bltu_bgeu \core.is_rdcycle_rdcycleh_rdinstr_rdinstrh $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1696$1439_Y $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1831$1467_Y $flatten\core.$logic_or$/openlane/designs/picosoc/src/picorv32.v:1857$1485_Y $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1872$1489_Y $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1922$1500_Y $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1923$1503_Y $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1930$1510_Y $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1938$1518_Y \resetn }
  ctrl outputs: { $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1313$1326_Y $flatten\core.$0\cpu_state[7:0] $flatten\core.$procmux$1601_CMP $flatten\core.$procmux$1611_CMP $flatten\core.$procmux$1612_CMP $flatten\core.$procmux$1623_CMP $flatten\core.$procmux$1650_CMP $flatten\core.$procmux$1911_CMP $flatten\core.$procmux$1916_CMP }
  transition: 8'10000000 20'---------------0--00 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 20'---------------0--01 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 20'---------------10000 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 20'---------------10001 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 20'---------------1100- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 20'---------------1-10- -> 8'10000000 16'0100000000000001
  transition: 8'10000000 20'------------------1- -> 8'10000000 16'0100000000000001
  transition: 8'01000000 20'---------------0--00 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 20'-----0---------0--01 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 20'---0-1---------0--01 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 20'---1-1---------0--01 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 20'---------------10000 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 20'-----0---------10001 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 20'---0-1---------10001 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 20'---1-1---------10001 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 20'---------------1100- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 20'---------------1-10- -> 8'10000000 16'1100000000000000
  transition: 8'01000000 20'------------------1- -> 8'10000000 16'1100000000000000
  transition: 8'00100000 20'---------------0--00 -> 8'01000000 16'0010000000010000
  transition: 8'00100000 20'-0--0-000-00---0--01 -> 8'00001000 16'0000010000010000
  transition: 8'00100000 20'-0--0-01--00---0--01 -> 8'00000010 16'0000000100010000
  transition: 8'00100000 20'-0--0-0-1-00---0--01 -> 8'00000100 16'0000001000010000
  transition: 8'00100000 20'----1----------0--01 -> 8'10000000 16'0100000000010000
  transition: 8'00100000 20'----------1----0--01 -> 8'01000000 16'0010000000010000
  transition: 8'00100000 20'-----------1---0--01 -> 8'00000001 16'0000000010010000
  transition: 8'00100000 20'------1--------0--01 -> 8'00000100 16'0000001000010000
  transition: 8'00100000 20'-1-------------0--01 -> 8'00001000 16'0000010000010000
  transition: 8'00100000 20'---------------10000 -> 8'01000000 16'0010000000010000
  transition: 8'00100000 20'-0--0-000-00---10001 -> 8'00001000 16'0000010000010000
  transition: 8'00100000 20'-0--0-01--00---10001 -> 8'00000010 16'0000000100010000
  transition: 8'00100000 20'-0--0-0-1-00---10001 -> 8'00000100 16'0000001000010000
  transition: 8'00100000 20'----1----------10001 -> 8'10000000 16'0100000000010000
  transition: 8'00100000 20'----------1----10001 -> 8'01000000 16'0010000000010000
  transition: 8'00100000 20'-----------1---10001 -> 8'00000001 16'0000000010010000
  transition: 8'00100000 20'------1--------10001 -> 8'00000100 16'0000001000010000
  transition: 8'00100000 20'-1-------------10001 -> 8'00001000 16'0000010000010000
  transition: 8'00100000 20'---------------1100- -> 8'10000000 16'0100000000010000
  transition: 8'00100000 20'---------------1-10- -> 8'10000000 16'0100000000010000
  transition: 8'00100000 20'------------------1- -> 8'10000000 16'0100000000010000
  transition: 8'00001000 20'---------------0--00 -> 8'01000000 16'0010000000000100
  transition: 8'00001000 20'---------0-----0--01 -> 8'01000000 16'0010000000000100
  transition: 8'00001000 20'--0------1-----0--01 -> 8'00001000 16'0000010000000100
  transition: 8'00001000 20'--1------1-----0--01 -> 8'01000000 16'0010000000000100
  transition: 8'00001000 20'---------------10000 -> 8'01000000 16'0010000000000100
  transition: 8'00001000 20'---------0-----10001 -> 8'01000000 16'0010000000000100
  transition: 8'00001000 20'--0------1-----10001 -> 8'00001000 16'0000010000000100
  transition: 8'00001000 20'--1------1-----10001 -> 8'01000000 16'0010000000000100
  transition: 8'00001000 20'---------------1100- -> 8'10000000 16'0100000000000100
  transition: 8'00001000 20'---------------1-10- -> 8'10000000 16'0100000000000100
  transition: 8'00001000 20'------------------1- -> 8'10000000 16'0100000000000100
  transition: 8'00000100 20'---------------0--00 -> 8'01000000 16'0010000000000010
  transition: 8'00000100 20'------------0--0--01 -> 8'00000100 16'0000001000000010
  transition: 8'00000100 20'------------1--0--01 -> 8'01000000 16'0010000000000010
  transition: 8'00000100 20'---------------10000 -> 8'01000000 16'0010000000000010
  transition: 8'00000100 20'------------0--10001 -> 8'00000100 16'0000001000000010
  transition: 8'00000100 20'------------1--10001 -> 8'01000000 16'0010000000000010
  transition: 8'00000100 20'---------------1100- -> 8'10000000 16'0100000000000010
  transition: 8'00000100 20'---------------1-10- -> 8'10000000 16'0100000000000010
  transition: 8'00000100 20'------------------1- -> 8'10000000 16'0100000000000010
  transition: 8'00000010 20'---------------0--00 -> 8'01000000 16'0010000000001000
  transition: 8'00000010 20'-------------0-0--01 -> 8'00000010 16'0000000100001000
  transition: 8'00000010 20'-------------100--01 -> 8'00000010 16'0000000100001000
  transition: 8'00000010 20'-------------110--01 -> 8'01000000 16'0010000000001000
  transition: 8'00000010 20'---------------10000 -> 8'01000000 16'0010000000001000
  transition: 8'00000010 20'-------------0-10001 -> 8'00000010 16'0000000100001000
  transition: 8'00000010 20'-------------1010001 -> 8'00000010 16'0000000100001000
  transition: 8'00000010 20'-------------1110001 -> 8'01000000 16'0010000000001000
  transition: 8'00000010 20'---------------1100- -> 8'10000000 16'0100000000001000
  transition: 8'00000010 20'---------------1-10- -> 8'10000000 16'0100000000001000
  transition: 8'00000010 20'------------------1- -> 8'10000000 16'0100000000001000
  transition: 8'00000001 20'---------------0--00 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 20'-------------0-0--01 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 20'-------------100--01 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 20'-------------110--01 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 20'---------------10000 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 20'-------------0-10001 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 20'-------------1010001 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 20'-------------1110001 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 20'---------------1100- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 20'---------------1-10- -> 8'10000000 16'0100000001000000
  transition: 8'00000001 20'------------------1- -> 8'10000000 16'0100000001000000
Extracting FSM `\core.mem_wordsize' from module `\picorv32_wrapper'.
  found $dff cell for state register: $flatten\core.$procdff$4285
  root of input selection tree: $flatten\core.$0\mem_wordsize[1:0]
  found ctrl input: \resetn
  found ctrl input: $flatten\core.$procmux$1601_CMP
  found ctrl input: $flatten\core.$procmux$1623_CMP
  found ctrl input: $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1313$1326_Y
  found ctrl input: $flatten\core.$logic_or$/openlane/designs/picosoc/src/picorv32.v:1857$1485_Y
  found ctrl input: \core.mem_do_rdata
  found ctrl input: \core.instr_lw
  found ctrl input: $flatten\core.$logic_or$/openlane/designs/picosoc/src/picorv32.v:1887$1494_Y
  found ctrl input: $flatten\core.$logic_or$/openlane/designs/picosoc/src/picorv32.v:1886$1493_Y
  found state code: 2'00
  found state code: 2'01
  found state code: 2'10
  found ctrl input: \core.mem_do_wdata
  found ctrl input: \core.instr_sw
  found ctrl input: \core.instr_sh
  found ctrl input: \core.instr_sb
  found ctrl output: $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1930$1508_Y
  found ctrl output: $flatten\core.$procmux$4227_CMP
  found ctrl output: $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1923$1501_Y
  ctrl inputs: { \core.mem_do_rdata \core.mem_do_wdata \core.instr_lw \core.instr_sb \core.instr_sh \core.instr_sw $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1313$1326_Y $flatten\core.$logic_or$/openlane/designs/picosoc/src/picorv32.v:1857$1485_Y $flatten\core.$logic_or$/openlane/designs/picosoc/src/picorv32.v:1886$1493_Y $flatten\core.$logic_or$/openlane/designs/picosoc/src/picorv32.v:1887$1494_Y $flatten\core.$procmux$1601_CMP $flatten\core.$procmux$1623_CMP \resetn }
  ctrl outputs: { $flatten\core.$0\mem_wordsize[1:0] $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1923$1501_Y $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1930$1508_Y $flatten\core.$procmux$4227_CMP }
  transition:       2'00 13'------------0 ->       2'00 5'00100
  transition:       2'00 13'------0---001 ->       2'00 5'00100
  transition:       2'00 13'------1-----1 ->       2'00 5'00100
  transition:       2'00 13'-------0---11 ->       2'00 5'00100
  transition:       2'00 13'-0-000-1---11 ->       2'00 5'00100
  transition:       2'00 13'-0-1---1---11 ->       2'10 5'10100
  transition:       2'00 13'-0--1--1---11 ->       2'01 5'01100
  transition:       2'00 13'-0---1-1---11 ->       2'00 5'00100
  transition:       2'00 13'-1-----1---11 ->       2'00 5'00100
  transition:       2'00 13'-------0--1-1 ->       2'00 5'00100
  transition:       2'00 13'0-0----1001-1 ->       2'00 5'00100
  transition:       2'00 13'0------11-1-1 ->       2'10 5'10100
  transition:       2'00 13'0------1-11-1 ->       2'01 5'01100
  transition:       2'00 13'0-1----1--1-1 ->       2'00 5'00100
  transition:       2'00 13'1------1--1-1 ->       2'00 5'00100
  transition:       2'10 13'------------0 ->       2'10 5'10001
  transition:       2'10 13'------0---001 ->       2'10 5'10001
  transition:       2'10 13'------1-----1 ->       2'00 5'00001
  transition:       2'10 13'-------0---11 ->       2'10 5'10001
  transition:       2'10 13'-0-000-1---11 ->       2'10 5'10001
  transition:       2'10 13'-0-1---1---11 ->       2'10 5'10001
  transition:       2'10 13'-0--1--1---11 ->       2'01 5'01001
  transition:       2'10 13'-0---1-1---11 ->       2'00 5'00001
  transition:       2'10 13'-1-----1---11 ->       2'10 5'10001
  transition:       2'10 13'-------0--1-1 ->       2'10 5'10001
  transition:       2'10 13'0-0----1001-1 ->       2'10 5'10001
  transition:       2'10 13'0------11-1-1 ->       2'10 5'10001
  transition:       2'10 13'0------1-11-1 ->       2'01 5'01001
  transition:       2'10 13'0-1----1--1-1 ->       2'00 5'00001
  transition:       2'10 13'1------1--1-1 ->       2'10 5'10001
  transition:       2'01 13'------------0 ->       2'01 5'01010
  transition:       2'01 13'------0---001 ->       2'01 5'01010
  transition:       2'01 13'------1-----1 ->       2'00 5'00010
  transition:       2'01 13'-------0---11 ->       2'01 5'01010
  transition:       2'01 13'-0-000-1---11 ->       2'01 5'01010
  transition:       2'01 13'-0-1---1---11 ->       2'10 5'10010
  transition:       2'01 13'-0--1--1---11 ->       2'01 5'01010
  transition:       2'01 13'-0---1-1---11 ->       2'00 5'00010
  transition:       2'01 13'-1-----1---11 ->       2'01 5'01010
  transition:       2'01 13'-------0--1-1 ->       2'01 5'01010
  transition:       2'01 13'0-0----1001-1 ->       2'01 5'01010
  transition:       2'01 13'0------11-1-1 ->       2'10 5'10010
  transition:       2'01 13'0------1-11-1 ->       2'01 5'01010
  transition:       2'01 13'0-1----1--1-1 ->       2'00 5'00010
  transition:       2'01 13'1------1--1-1 ->       2'01 5'01010

25.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\core.mem_wordsize$4465' from module `\picorv32_wrapper'.
Optimizing FSM `$fsm$\core.cpu_state$4455' from module `\picorv32_wrapper'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$4448.

25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..
Removed 36 unused cells and 36 unused wires.
<suppressed ~37 debug messages>

25.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\core.cpu_state$4455' from module `\picorv32_wrapper'.
  Removing unused output signal $flatten\core.$0\cpu_state[7:0] [0].
  Removing unused output signal $flatten\core.$0\cpu_state[7:0] [1].
  Removing unused output signal $flatten\core.$0\cpu_state[7:0] [2].
  Removing unused output signal $flatten\core.$0\cpu_state[7:0] [3].
  Removing unused output signal $flatten\core.$0\cpu_state[7:0] [4].
  Removing unused output signal $flatten\core.$0\cpu_state[7:0] [5].
  Removing unused output signal $flatten\core.$0\cpu_state[7:0] [6].
  Removing unused output signal $flatten\core.$0\cpu_state[7:0] [7].
Optimizing FSM `$fsm$\core.mem_wordsize$4465' from module `\picorv32_wrapper'.
  Removing unused output signal $flatten\core.$0\mem_wordsize[1:0] [0].
  Removing unused output signal $flatten\core.$0\mem_wordsize[1:0] [1].

25.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\core.cpu_state$4455' from module `\picorv32_wrapper' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10000000 -> ------1
  01000000 -> -----1-
  00100000 -> ----1--
  00001000 -> ---1---
  00000100 -> --1----
  00000010 -> -1-----
  00000001 -> 1------
Recoding FSM `$fsm$\core.mem_wordsize$4465' from module `\picorv32_wrapper' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

25.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\core.cpu_state$4455' from module `picorv32_wrapper':
-------------------------------------

  Information on FSM $fsm$\core.cpu_state$4455 (\core.cpu_state):

  Number of input signals:   19
  Number of output signals:   8
  Number of state bits:       7

  Input signals:
    0: \resetn
    1: $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1938$1518_Y
    2: $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1930$1510_Y
    3: $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1923$1503_Y
    4: $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1922$1500_Y
    5: $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1872$1489_Y
    6: $flatten\core.$logic_or$/openlane/designs/picosoc/src/picorv32.v:1857$1485_Y
    7: $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1831$1467_Y
    8: $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1696$1439_Y
    9: \core.is_rdcycle_rdcycleh_rdinstr_rdinstrh
   10: \core.is_beq_bne_blt_bge_bltu_bgeu
   11: \core.is_sll_srl_sra
   12: \core.is_sb_sh_sw
   13: \core.is_slli_srli_srai
   14: \core.decoder_trigger
   15: \core.instr_trap
   16: \core.instr_jal
   17: \core.mem_done
   18: $auto$opt_reduce.cc:134:opt_pmux$4434

  Output signals:
    0: $flatten\core.$procmux$1916_CMP
    1: $flatten\core.$procmux$1911_CMP
    2: $flatten\core.$procmux$1650_CMP
    3: $flatten\core.$procmux$1623_CMP
    4: $flatten\core.$procmux$1612_CMP
    5: $flatten\core.$procmux$1611_CMP
    6: $flatten\core.$procmux$1601_CMP
    7: $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1313$1326_Y

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 19'--------------10001   ->     0 8'00000001
      1:     0 19'--------------0--01   ->     0 8'00000001
      2:     0 19'--------------1100-   ->     0 8'00000001
      3:     0 19'--------------1-10-   ->     0 8'00000001
      4:     0 19'-----------------1-   ->     0 8'00000001
      5:     0 19'--------------10000   ->     1 8'00000001
      6:     0 19'--------------0--00   ->     1 8'00000001
      7:     1 19'--------------1100-   ->     0 8'10000000
      8:     1 19'--------------1-10-   ->     0 8'10000000
      9:     1 19'-----------------1-   ->     0 8'10000000
     10:     1 19'--------------10000   ->     1 8'10000000
     11:     1 19'--------------0--00   ->     1 8'10000000
     12:     1 19'----0---------10001   ->     1 8'10000000
     13:     1 19'--1-1---------10001   ->     1 8'10000000
     14:     1 19'----0---------0--01   ->     1 8'10000000
     15:     1 19'--1-1---------0--01   ->     1 8'10000000
     16:     1 19'--0-1---------10001   ->     2 8'10000000
     17:     1 19'--0-1---------0--01   ->     2 8'10000000
     18:     2 19'---1----------10001   ->     0 8'00010000
     19:     2 19'---1----------0--01   ->     0 8'00010000
     20:     2 19'--------------1100-   ->     0 8'00010000
     21:     2 19'--------------1-10-   ->     0 8'00010000
     22:     2 19'-----------------1-   ->     0 8'00010000
     23:     2 19'--------------10000   ->     1 8'00010000
     24:     2 19'--------------0--00   ->     1 8'00010000
     25:     2 19'---------1----10001   ->     1 8'00010000
     26:     2 19'---------1----0--01   ->     1 8'00010000
     27:     2 19'0--0-000-00---10001   ->     3 8'00010000
     28:     2 19'1-------------10001   ->     3 8'00010000
     29:     2 19'0--0-000-00---0--01   ->     3 8'00010000
     30:     2 19'1-------------0--01   ->     3 8'00010000
     31:     2 19'0--0-0-1-00---10001   ->     4 8'00010000
     32:     2 19'-----1--------10001   ->     4 8'00010000
     33:     2 19'0--0-0-1-00---0--01   ->     4 8'00010000
     34:     2 19'-----1--------0--01   ->     4 8'00010000
     35:     2 19'0--0-01--00---10001   ->     5 8'00010000
     36:     2 19'0--0-01--00---0--01   ->     5 8'00010000
     37:     2 19'----------1---10001   ->     6 8'00010000
     38:     2 19'----------1---0--01   ->     6 8'00010000
     39:     3 19'--------------1100-   ->     0 8'00000100
     40:     3 19'--------------1-10-   ->     0 8'00000100
     41:     3 19'-----------------1-   ->     0 8'00000100
     42:     3 19'--------------10000   ->     1 8'00000100
     43:     3 19'--------------0--00   ->     1 8'00000100
     44:     3 19'--------0-----10001   ->     1 8'00000100
     45:     3 19'-1------1-----10001   ->     1 8'00000100
     46:     3 19'--------0-----0--01   ->     1 8'00000100
     47:     3 19'-1------1-----0--01   ->     1 8'00000100
     48:     3 19'-0------1-----10001   ->     3 8'00000100
     49:     3 19'-0------1-----0--01   ->     3 8'00000100
     50:     4 19'--------------1100-   ->     0 8'00000010
     51:     4 19'--------------1-10-   ->     0 8'00000010
     52:     4 19'-----------------1-   ->     0 8'00000010
     53:     4 19'--------------10000   ->     1 8'00000010
     54:     4 19'--------------0--00   ->     1 8'00000010
     55:     4 19'-----------1--10001   ->     1 8'00000010
     56:     4 19'-----------1--0--01   ->     1 8'00000010
     57:     4 19'-----------0--10001   ->     4 8'00000010
     58:     4 19'-----------0--0--01   ->     4 8'00000010
     59:     5 19'--------------1100-   ->     0 8'00001000
     60:     5 19'--------------1-10-   ->     0 8'00001000
     61:     5 19'-----------------1-   ->     0 8'00001000
     62:     5 19'--------------10000   ->     1 8'00001000
     63:     5 19'--------------0--00   ->     1 8'00001000
     64:     5 19'------------1110001   ->     1 8'00001000
     65:     5 19'------------110--01   ->     1 8'00001000
     66:     5 19'------------1010001   ->     5 8'00001000
     67:     5 19'------------0-10001   ->     5 8'00001000
     68:     5 19'------------100--01   ->     5 8'00001000
     69:     5 19'------------0-0--01   ->     5 8'00001000
     70:     6 19'--------------1100-   ->     0 8'01000000
     71:     6 19'--------------1-10-   ->     0 8'01000000
     72:     6 19'-----------------1-   ->     0 8'01000000
     73:     6 19'--------------10000   ->     1 8'01000000
     74:     6 19'--------------0--00   ->     1 8'01000000
     75:     6 19'------------1110001   ->     1 8'01000000
     76:     6 19'------------110--01   ->     1 8'01000000
     77:     6 19'------------1010001   ->     6 8'01000000
     78:     6 19'------------0-10001   ->     6 8'01000000
     79:     6 19'------------100--01   ->     6 8'01000000
     80:     6 19'------------0-0--01   ->     6 8'01000000

-------------------------------------

FSM `$fsm$\core.mem_wordsize$4465' from module `picorv32_wrapper':
-------------------------------------

  Information on FSM $fsm$\core.mem_wordsize$4465 (\core.mem_wordsize):

  Number of input signals:   13
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \resetn
    1: $flatten\core.$procmux$1623_CMP
    2: $flatten\core.$procmux$1601_CMP
    3: $flatten\core.$logic_or$/openlane/designs/picosoc/src/picorv32.v:1887$1494_Y
    4: $flatten\core.$logic_or$/openlane/designs/picosoc/src/picorv32.v:1886$1493_Y
    5: $flatten\core.$logic_or$/openlane/designs/picosoc/src/picorv32.v:1857$1485_Y
    6: $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1313$1326_Y
    7: \core.instr_sw
    8: \core.instr_sh
    9: \core.instr_sb
   10: \core.instr_lw
   11: \core.mem_do_wdata
   12: \core.mem_do_rdata

  Output signals:
    0: $flatten\core.$procmux$4227_CMP
    1: $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1930$1508_Y
    2: $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1923$1501_Y

  State encoding:
    0:      3'--1
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'------------0   ->     0 3'100
      1:     0 13'------0---001   ->     0 3'100
      2:     0 13'-------0---11   ->     0 3'100
      3:     0 13'-0-000-1---11   ->     0 3'100
      4:     0 13'-0---1-1---11   ->     0 3'100
      5:     0 13'-1-----1---11   ->     0 3'100
      6:     0 13'0-0----1001-1   ->     0 3'100
      7:     0 13'-------0--1-1   ->     0 3'100
      8:     0 13'0-1----1--1-1   ->     0 3'100
      9:     0 13'1------1--1-1   ->     0 3'100
     10:     0 13'------1-----1   ->     0 3'100
     11:     0 13'-0-1---1---11   ->     1 3'100
     12:     0 13'0------11-1-1   ->     1 3'100
     13:     0 13'-0--1--1---11   ->     2 3'100
     14:     0 13'0------1-11-1   ->     2 3'100
     15:     1 13'-0---1-1---11   ->     0 3'001
     16:     1 13'0-1----1--1-1   ->     0 3'001
     17:     1 13'------1-----1   ->     0 3'001
     18:     1 13'------------0   ->     1 3'001
     19:     1 13'------0---001   ->     1 3'001
     20:     1 13'-------0---11   ->     1 3'001
     21:     1 13'-0-000-1---11   ->     1 3'001
     22:     1 13'-0-1---1---11   ->     1 3'001
     23:     1 13'-1-----1---11   ->     1 3'001
     24:     1 13'0-0----1001-1   ->     1 3'001
     25:     1 13'0------11-1-1   ->     1 3'001
     26:     1 13'-------0--1-1   ->     1 3'001
     27:     1 13'1------1--1-1   ->     1 3'001
     28:     1 13'-0--1--1---11   ->     2 3'001
     29:     1 13'0------1-11-1   ->     2 3'001
     30:     2 13'-0---1-1---11   ->     0 3'010
     31:     2 13'0-1----1--1-1   ->     0 3'010
     32:     2 13'------1-----1   ->     0 3'010
     33:     2 13'-0-1---1---11   ->     1 3'010
     34:     2 13'0------11-1-1   ->     1 3'010
     35:     2 13'------------0   ->     2 3'010
     36:     2 13'------0---001   ->     2 3'010
     37:     2 13'-------0---11   ->     2 3'010
     38:     2 13'-0-000-1---11   ->     2 3'010
     39:     2 13'-0--1--1---11   ->     2 3'010
     40:     2 13'-1-----1---11   ->     2 3'010
     41:     2 13'0-0----1001-1   ->     2 3'010
     42:     2 13'0------1-11-1   ->     2 3'010
     43:     2 13'-------0--1-1   ->     2 3'010
     44:     2 13'1------1--1-1   ->     2 3'010

-------------------------------------

25.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\core.cpu_state$4455' from module `\picorv32_wrapper'.
Mapping FSM `$fsm$\core.mem_wordsize$4465' from module `\picorv32_wrapper'.

26. Executing OPT pass (performing simple optimizations).

26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.
<suppressed ~5 debug messages>

26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
<suppressed ~66 debug messages>
Removed a total of 22 cells.

26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/4 on $pmux $flatten\core.$procmux$2207.
    dead port 2/5 on $pmux $flatten\core.$procmux$2671.
    dead port 1/3 on $pmux $flatten\core.$procmux$2877.
Removed 3 multiplexer ports.
<suppressed ~131 debug messages>

26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_wrapper.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4427: { \core.cpu_state [6:4] \core.cpu_state [2:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4425: \core.cpu_state [5:0]
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$4423: { \core.cpu_state [6] \core.cpu_state [4:0] }
  Optimizing cells in module \picorv32_wrapper.
Performed a total of 3 changes.

26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
Removed a total of 0 cells.

26.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\core.$procdff$4419 ($dff) from module picorv32_wrapper (D = \mem_rdata, Q = \core.mem_rdata_q).
Adding EN signal on $flatten\core.$procdff$4414 ($dff) from module picorv32_wrapper (D = $flatten\core.$0\mem_state[1:0], Q = \core.mem_state).
Adding EN signal on $flatten\core.$procdff$4413 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3955_Y, Q = \core.mem_wstrb).
Adding EN signal on $flatten\core.$procdff$4412 ($dff) from module picorv32_wrapper (D = \core.mem_la_wdata, Q = \core.mem_wdata).
Adding EN signal on $flatten\core.$procdff$4411 ($dff) from module picorv32_wrapper (D = \core.mem_la_addr, Q = \core.mem_addr).
Adding EN signal on $flatten\core.$procdff$4410 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3975_Y, Q = \core.mem_instr).
Adding SRST signal on $auto$ff.cc:266:slice$4815 ($dffe) from module picorv32_wrapper (D = $flatten\core.$procmux$3973_Y, Q = \core.mem_instr, rval = 1'0).
Adding EN signal on $flatten\core.$procdff$4409 ($dff) from module picorv32_wrapper (D = $flatten\core.$0\mem_valid[0:0], Q = \core.mem_valid).
Adding SRST signal on $flatten\core.$procdff$4393 ($dff) from module picorv32_wrapper (D = $flatten\core.$reduce_or$/openlane/designs/picosoc/src/picorv32.v:864$1028_Y, Q = \core.is_compare, rval = 1'0).
Adding EN signal on $flatten\core.$procdff$4392 ($dff) from module picorv32_wrapper (D = $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:878$1048_Y, Q = \core.is_alu_reg_reg).
Adding EN signal on $flatten\core.$procdff$4391 ($dff) from module picorv32_wrapper (D = $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:877$1047_Y, Q = \core.is_alu_reg_imm).
Adding SRST signal on $flatten\core.$procdff$4389 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3329_Y, Q = \core.is_beq_bne_blt_bge_bltu_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4841 ($sdff) from module picorv32_wrapper (D = $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:874$1044_Y, Q = \core.is_beq_bne_blt_bge_bltu_bgeu).
Adding SRST signal on $flatten\core.$procdff$4386 ($dff) from module picorv32_wrapper (D = $flatten\core.$reduce_or$/openlane/designs/picosoc/src/picorv32.v:860$1024_Y, Q = \core.is_lui_auipc_jal_jalr_addi_add_sub, rval = 1'0).
Adding EN signal on $flatten\core.$procdff$4385 ($dff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1110$1280_Y, Q = \core.is_sll_srl_sra).
Adding EN signal on $flatten\core.$procdff$4384 ($dff) from module picorv32_wrapper (D = $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:876$1046_Y, Q = \core.is_sb_sh_sw).
Adding EN signal on $flatten\core.$procdff$4383 ($dff) from module picorv32_wrapper (D = $flatten\core.$logic_or$/openlane/designs/picosoc/src/picorv32.v:1101$1269_Y, Q = \core.is_jalr_addi_slti_sltiu_xori_ori_andi).
Adding EN signal on $flatten\core.$procdff$4382 ($dff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1095$1260_Y, Q = \core.is_slli_srli_srai).
Adding EN signal on $flatten\core.$procdff$4381 ($dff) from module picorv32_wrapper (D = $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:875$1045_Y, Q = \core.is_lb_lh_lw_lbu_lhu).
Adding EN signal on $flatten\core.$procdff$4379 ($dff) from module picorv32_wrapper (D = 1'0, Q = \core.compressed_instr).
Adding EN signal on $flatten\core.$procdff$4378 ($dff) from module picorv32_wrapper (D = { \core.mem_rdata_latched [31] \core.mem_rdata_latched [31] \core.mem_rdata_latched [31] \core.mem_rdata_latched [31] \core.mem_rdata_latched [31] \core.mem_rdata_latched [31] \core.mem_rdata_latched [31] \core.mem_rdata_latched [31] \core.mem_rdata_latched [31] \core.mem_rdata_latched [31] \core.mem_rdata_latched [31] \core.mem_rdata_latched [31] \core.mem_rdata_latched [19:12] \core.mem_rdata_latched [20] \core.mem_rdata_latched [30:21] 1'0 }, Q = \core.decoded_imm_j).
Adding EN signal on $flatten\core.$procdff$4377 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3375_Y, Q = \core.decoded_imm).
Adding EN signal on $flatten\core.$procdff$4376 ($dff) from module picorv32_wrapper (D = \core.mem_rdata_latched [24:20], Q = \core.decoded_rs2).
Adding EN signal on $flatten\core.$procdff$4375 ($dff) from module picorv32_wrapper (D = \core.mem_rdata_latched [19:15], Q = \core.decoded_rs1).
Adding EN signal on $flatten\core.$procdff$4374 ($dff) from module picorv32_wrapper (D = \core.mem_rdata_latched [11:7], Q = \core.decoded_rd).
Adding EN signal on $flatten\core.$procdff$4373 ($dff) from module picorv32_wrapper (D = 1'0, Q = \core.instr_timer).
Adding EN signal on $flatten\core.$procdff$4372 ($dff) from module picorv32_wrapper (D = 1'0, Q = \core.instr_waitirq).
Adding EN signal on $flatten\core.$procdff$4371 ($dff) from module picorv32_wrapper (D = 1'0, Q = \core.instr_maskirq).
Adding EN signal on $flatten\core.$procdff$4370 ($dff) from module picorv32_wrapper (D = 1'0, Q = \core.instr_retirq).
Adding EN signal on $flatten\core.$procdff$4369 ($dff) from module picorv32_wrapper (D = 1'0, Q = \core.instr_setq).
Adding EN signal on $flatten\core.$procdff$4368 ($dff) from module picorv32_wrapper (D = 1'0, Q = \core.instr_getq).
Adding SRST signal on $flatten\core.$procdff$4367 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3475_Y, Q = \core.instr_fence, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4861 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1088$1230_Y, Q = \core.instr_fence).
Adding EN signal on $flatten\core.$procdff$4365 ($dff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1084$1217_Y, Q = \core.instr_rdinstrh).
Adding EN signal on $flatten\core.$procdff$4364 ($dff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1083$1213_Y, Q = \core.instr_rdinstr).
Adding EN signal on $flatten\core.$procdff$4363 ($dff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1081$1209_Y, Q = \core.instr_rdcycleh).
Adding EN signal on $flatten\core.$procdff$4362 ($dff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1079$1201_Y, Q = \core.instr_rdcycle).
Adding SRST signal on $flatten\core.$procdff$4361 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3489_Y, Q = \core.instr_and, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4867 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1077$1193_Y, Q = \core.instr_and).
Adding SRST signal on $flatten\core.$procdff$4360 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3493_Y, Q = \core.instr_or, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4869 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1076$1189_Y, Q = \core.instr_or).
Adding SRST signal on $flatten\core.$procdff$4359 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3497_Y, Q = \core.instr_sra, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4871 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1075$1185_Y, Q = \core.instr_sra).
Adding SRST signal on $flatten\core.$procdff$4358 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3501_Y, Q = \core.instr_srl, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4873 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1074$1181_Y, Q = \core.instr_srl).
Adding SRST signal on $flatten\core.$procdff$4357 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3505_Y, Q = \core.instr_xor, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4875 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1073$1177_Y, Q = \core.instr_xor).
Adding SRST signal on $flatten\core.$procdff$4356 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3509_Y, Q = \core.instr_sltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4877 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1072$1173_Y, Q = \core.instr_sltu).
Adding SRST signal on $flatten\core.$procdff$4355 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3513_Y, Q = \core.instr_slt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4879 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1071$1169_Y, Q = \core.instr_slt).
Adding SRST signal on $flatten\core.$procdff$4354 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3517_Y, Q = \core.instr_sll, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4881 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1070$1165_Y, Q = \core.instr_sll).
Adding SRST signal on $flatten\core.$procdff$4353 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3521_Y, Q = \core.instr_sub, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4883 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1069$1161_Y, Q = \core.instr_sub).
Adding SRST signal on $flatten\core.$procdff$4352 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3525_Y, Q = \core.instr_add, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4885 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1068$1157_Y, Q = \core.instr_add).
Adding EN signal on $flatten\core.$procdff$4351 ($dff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1066$1153_Y, Q = \core.instr_srai).
Adding EN signal on $flatten\core.$procdff$4350 ($dff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1065$1149_Y, Q = \core.instr_srli).
Adding EN signal on $flatten\core.$procdff$4349 ($dff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1064$1145_Y, Q = \core.instr_slli).
Adding SRST signal on $flatten\core.$procdff$4348 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3535_Y, Q = \core.instr_andi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4890 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1062$1141_Y, Q = \core.instr_andi).
Adding SRST signal on $flatten\core.$procdff$4347 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3539_Y, Q = \core.instr_ori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4892 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1061$1139_Y, Q = \core.instr_ori).
Adding SRST signal on $flatten\core.$procdff$4346 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3543_Y, Q = \core.instr_xori, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4894 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1060$1137_Y, Q = \core.instr_xori).
Adding SRST signal on $flatten\core.$procdff$4345 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3547_Y, Q = \core.instr_sltiu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4896 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1059$1135_Y, Q = \core.instr_sltiu).
Adding SRST signal on $flatten\core.$procdff$4344 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3551_Y, Q = \core.instr_slti, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4898 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1058$1133_Y, Q = \core.instr_slti).
Adding SRST signal on $flatten\core.$procdff$4343 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3555_Y, Q = \core.instr_addi, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4900 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1057$1131_Y, Q = \core.instr_addi).
Adding EN signal on $flatten\core.$procdff$4342 ($dff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1055$1129_Y, Q = \core.instr_sw).
Adding EN signal on $flatten\core.$procdff$4341 ($dff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1054$1127_Y, Q = \core.instr_sh).
Adding EN signal on $flatten\core.$procdff$4340 ($dff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1053$1125_Y, Q = \core.instr_sb).
Adding EN signal on $flatten\core.$procdff$4339 ($dff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1051$1123_Y, Q = \core.instr_lhu).
Adding EN signal on $flatten\core.$procdff$4338 ($dff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1050$1121_Y, Q = \core.instr_lbu).
Adding EN signal on $flatten\core.$procdff$4337 ($dff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1049$1119_Y, Q = \core.instr_lw).
Adding EN signal on $flatten\core.$procdff$4336 ($dff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1048$1117_Y, Q = \core.instr_lh).
Adding EN signal on $flatten\core.$procdff$4335 ($dff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1047$1115_Y, Q = \core.instr_lb).
Adding SRST signal on $flatten\core.$procdff$4334 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3575_Y, Q = \core.instr_bgeu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4910 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1045$1113_Y, Q = \core.instr_bgeu).
Adding SRST signal on $flatten\core.$procdff$4333 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3579_Y, Q = \core.instr_bltu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4912 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1044$1111_Y, Q = \core.instr_bltu).
Adding SRST signal on $flatten\core.$procdff$4332 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3583_Y, Q = \core.instr_bge, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4914 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1043$1109_Y, Q = \core.instr_bge).
Adding SRST signal on $flatten\core.$procdff$4331 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3587_Y, Q = \core.instr_blt, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4916 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1042$1107_Y, Q = \core.instr_blt).
Adding SRST signal on $flatten\core.$procdff$4330 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3591_Y, Q = \core.instr_bne, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4918 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1041$1105_Y, Q = \core.instr_bne).
Adding SRST signal on $flatten\core.$procdff$4329 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$3595_Y, Q = \core.instr_beq, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4920 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1040$1103_Y, Q = \core.instr_beq).
Adding EN signal on $flatten\core.$procdff$4328 ($dff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:870$1035_Y, Q = \core.instr_jalr).
Adding EN signal on $flatten\core.$procdff$4327 ($dff) from module picorv32_wrapper (D = $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:869$1032_Y, Q = \core.instr_jal).
Adding EN signal on $flatten\core.$procdff$4326 ($dff) from module picorv32_wrapper (D = $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:868$1031_Y, Q = \core.instr_auipc).
Adding EN signal on $flatten\core.$procdff$4325 ($dff) from module picorv32_wrapper (D = $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:867$1030_Y, Q = \core.instr_lui).
Adding EN signal on $flatten\core.$procdff$4311 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$2253_Y, Q = \core.latched_rd).
Adding SRST signal on $flatten\core.$procdff$4310 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$2279_Y, Q = \core.latched_is_lb, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4933 ($sdff) from module picorv32_wrapper (D = $flatten\core.$procmux$2279_Y, Q = \core.latched_is_lb).
Adding SRST signal on $flatten\core.$procdff$4309 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$2292_Y, Q = \core.latched_is_lh, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4943 ($sdff) from module picorv32_wrapper (D = $flatten\core.$procmux$2292_Y, Q = \core.latched_is_lh).
Adding SRST signal on $flatten\core.$procdff$4308 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$2305_Y, Q = \core.latched_is_lu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4953 ($sdff) from module picorv32_wrapper (D = $flatten\core.$procmux$2305_Y, Q = \core.latched_is_lu).
Adding EN signal on $flatten\core.$procdff$4306 ($dff) from module picorv32_wrapper (D = \core.compressed_instr, Q = \core.latched_compr).
Adding SRST signal on $flatten\core.$procdff$4305 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$2350_Y, Q = \core.latched_branch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4966 ($sdff) from module picorv32_wrapper (D = $flatten\core.$procmux$2350_Y, Q = \core.latched_branch).
Adding SRST signal on $flatten\core.$procdff$4304 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$2386_Y, Q = \core.latched_stalu, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4970 ($sdff) from module picorv32_wrapper (D = $flatten\core.$procmux$2386_Y, Q = \core.latched_stalu).
Adding SRST signal on $flatten\core.$procdff$4303 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$2393_Y, Q = \core.latched_store, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4978 ($sdff) from module picorv32_wrapper (D = $flatten\core.$procmux$2393_Y, Q = \core.latched_store).
Adding SRST signal on $flatten\core.$procdff$4292 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$2017_Y, Q = \core.decoder_pseudo_trigger, rval = 1'0).
Adding SRST signal on $flatten\core.$procdff$4289 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$2657_Y, Q = \core.mem_do_wdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4989 ($sdff) from module picorv32_wrapper (D = 1'0, Q = \core.mem_do_wdata).
Adding SRST signal on $flatten\core.$procdff$4288 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$2661_Y, Q = \core.mem_do_rdata, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4991 ($sdff) from module picorv32_wrapper (D = 1'0, Q = \core.mem_do_rdata).
Adding SRST signal on $flatten\core.$procdff$4287 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$2732_Y, Q = \core.mem_do_rinst, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4993 ($sdff) from module picorv32_wrapper (D = $flatten\core.$procmux$2732_Y, Q = \core.mem_do_rinst).
Adding SRST signal on $flatten\core.$procdff$4286 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$2757_Y, Q = \core.mem_do_prefetch, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$5007 ($sdff) from module picorv32_wrapper (D = $flatten\core.$logic_and$/openlane/designs/picosoc/src/picorv32.v:1573$1420_Y, Q = \core.mem_do_prefetch).
Adding EN signal on $flatten\core.$procdff$4277 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$2880_Y, Q = \core.reg_op2).
Adding EN signal on $flatten\core.$procdff$4276 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$2903_Y [31], Q = \core.reg_op1 [31]).
Adding EN signal on $flatten\core.$procdff$4276 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$2903_Y [30:0], Q = \core.reg_op1 [30:0]).
Adding SRST signal on $flatten\core.$procdff$4275 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$2967_Y, Q = \core.reg_next_pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5058 ($sdff) from module picorv32_wrapper (D = $flatten\core.$procmux$2956_Y, Q = \core.reg_next_pc).
Adding SRST signal on $flatten\core.$procdff$4274 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$2979_Y, Q = \core.reg_pc, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$5060 ($sdff) from module picorv32_wrapper (D = $flatten\core.$3\current_pc[31:0], Q = \core.reg_pc).
Adding SRST signal on $flatten\core.$procdff$4273 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$2999_Y, Q = \core.count_instr, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$5062 ($sdff) from module picorv32_wrapper (D = $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1564$1416_Y, Q = \core.count_instr).
Adding SRST signal on $flatten\core.$procdff$4272 ($dff) from module picorv32_wrapper (D = $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1433$1363_Y, Q = \core.count_cycle, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\core.$procdff$4267 ($dff) from module picorv32_wrapper (D = $flatten\core.$procmux$2235_Y, Q = \core.trap, rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4860 ($dffe) from module picorv32_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4859 ($dffe) from module picorv32_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4858 ($dffe) from module picorv32_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4857 ($dffe) from module picorv32_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4856 ($dffe) from module picorv32_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4855 ($dffe) from module picorv32_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4850 ($dffe) from module picorv32_wrapper.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4849 ($dffe) from module picorv32_wrapper.

26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..
Removed 150 unused cells and 172 unused wires.
<suppressed ~151 debug messages>

26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.
<suppressed ~16 debug messages>

26.9. Rerunning OPT passes. (Maybe there is more to do..)

26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_wrapper.
Performed a total of 0 changes.

26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

26.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4963 ($dffe) from module picorv32_wrapper.

26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..
Removed 1 unused cells and 28 unused wires.
<suppressed ~2 debug messages>

26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.
<suppressed ~1 debug messages>

26.16. Rerunning OPT passes. (Maybe there is more to do..)

26.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

26.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_wrapper.
Performed a total of 0 changes.

26.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
Removed a total of 0 cells.

26.20. Executing OPT_DFF pass (perform DFF optimizations).

26.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

26.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.

26.23. Rerunning OPT passes. (Maybe there is more to do..)

26.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

26.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_wrapper.
Performed a total of 0 changes.

26.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
Removed a total of 0 cells.

26.27. Executing OPT_DFF pass (perform DFF optimizations).

26.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..

26.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.

26.30. Finished OPT passes. (There is nothing left to do.)

27. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 7) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4774 ($eq).
Removed top 1 bits (of 5) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4778 ($eq).
Removed top 1 bits (of 3) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4780 ($eq).
Removed top 1 bits (of 5) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4768 ($eq).
Removed top 4 bits (of 7) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4764 ($eq).
Removed top 1 bits (of 3) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4760 ($eq).
Removed top 3 bits (of 4) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4756 ($eq).
Removed top 1 bits (of 5) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4741 ($eq).
Removed top 2 bits (of 3) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4487 ($eq).
Removed top 1 bits (of 5) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4731 ($eq).
Removed top 1 bits (of 5) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4706 ($eq).
Removed top 1 bits (of 4) from port B of cell picorv32_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$4801 ($ne).
Removed top 2 bits (of 3) from port B of cell picorv32_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$4799 ($ne).
Removed top 1 bits (of 5) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4692 ($eq).
Removed top 2 bits (of 3) from port B of cell picorv32_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$4797 ($ne).
Removed top 2 bits (of 3) from port B of cell picorv32_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$4795 ($ne).
Removed top 3 bits (of 4) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4663 ($eq).
Removed top 1 bits (of 6) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4651 ($eq).
Removed top 3 bits (of 9) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4642 ($eq).
Removed top 3 bits (of 9) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4613 ($eq).
Removed top 3 bits (of 4) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4609 ($eq).
Removed top 3 bits (of 11) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4601 ($eq).
Removed top 1 bits (of 6) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4597 ($eq).
Removed top 1 bits (of 5) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4588 ($eq).
Removed top 9 bits (of 10) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4584 ($eq).
Removed top 1 bits (of 7) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4576 ($eq).
Removed top 7 bits (of 12) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4572 ($eq).
Removed top 1 bits (of 5) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4567 ($eq).
Removed top 1 bits (of 7) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4563 ($eq).
Removed top 3 bits (of 4) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4554 ($eq).
Removed top 3 bits (of 4) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4546 ($eq).
Removed top 3 bits (of 11) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4630 ($eq).
Removed top 1 bits (of 2) from port B of cell picorv32_wrapper.$flatten\core.$procmux$3937_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell picorv32_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$4930 ($ne).
Removed top 1 bits (of 2) from port B of cell picorv32_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$4983 ($ne).
Removed top 1 bits (of 6) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4524 ($eq).
Removed top 1 bits (of 6) from port B of cell picorv32_wrapper.$auto$fsm_map.cc:77:implement_pattern_cache$4516 ($eq).
Removed top 1 bits (of 2) from port B of cell picorv32_wrapper.$flatten\core.$procmux$4224_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell picorv32_wrapper.$flatten\core.$sub$/openlane/designs/picosoc/src/picorv32.v:1850$1483 ($sub).
Removed top 27 bits (of 32) from port Y of cell picorv32_wrapper.$flatten\core.$sub$/openlane/designs/picosoc/src/picorv32.v:1850$1483 ($sub).
Removed top 29 bits (of 32) from port B of cell picorv32_wrapper.$flatten\core.$sub$/openlane/designs/picosoc/src/picorv32.v:1842$1476 ($sub).
Removed top 27 bits (of 32) from port Y of cell picorv32_wrapper.$flatten\core.$sub$/openlane/designs/picosoc/src/picorv32.v:1842$1476 ($sub).
Removed top 29 bits (of 32) from port B of cell picorv32_wrapper.$flatten\core.$ge$/openlane/designs/picosoc/src/picorv32.v:1835$1468 ($ge).
Removed top 31 bits (of 32) from port B of cell picorv32_wrapper.$flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1564$1416 ($add).
Removed top 29 bits (of 32) from port B of cell picorv32_wrapper.$flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1560$1415 ($add).
Removed top 31 bits (of 32) from port B of cell picorv32_wrapper.$flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1433$1363 ($add).
Removed top 29 bits (of 32) from port B of cell picorv32_wrapper.$flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1317$1328 ($add).
Removed top 4 bits (of 5) from port B of cell picorv32_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$5002 ($ne).
Removed top 3 bits (of 7) from port B of cell picorv32_wrapper.$flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1088$1228 ($eq).
Removed top 2 bits (of 7) from port B of cell picorv32_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$5000 ($ne).
Removed top 2 bits (of 3) from port B of cell picorv32_wrapper.$auto$opt_dff.cc:195:make_patterns_logic$4827 ($ne).
Removed top 1 bits (of 7) from port B of cell picorv32_wrapper.$flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1066$1152 ($eq).
Removed top 1 bits (of 3) from port B of cell picorv32_wrapper.$flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1059$1134 ($eq).
Removed top 1 bits (of 3) from port B of cell picorv32_wrapper.$flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1049$1118 ($eq).
Removed top 2 bits (of 3) from port B of cell picorv32_wrapper.$flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1041$1104 ($eq).
Removed top 1 bits (of 7) from port B of cell picorv32_wrapper.$flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:878$1048 ($eq).
Removed top 2 bits (of 7) from port B of cell picorv32_wrapper.$flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:877$1047 ($eq).
Removed top 1 bits (of 7) from port B of cell picorv32_wrapper.$flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:876$1046 ($eq).
Removed top 5 bits (of 7) from port B of cell picorv32_wrapper.$flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:875$1045 ($eq).
Removed top 2 bits (of 7) from port B of cell picorv32_wrapper.$flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:868$1031 ($eq).
Removed top 1 bits (of 7) from port B of cell picorv32_wrapper.$flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:867$1030 ($eq).
Removed top 30 bits (of 32) from mux cell picorv32_wrapper.$flatten\core.$ternary$/openlane/designs/picosoc/src/picorv32.v:617$1011 ($mux).
Removed top 3 bits (of 4) from port A of cell picorv32_wrapper.$flatten\core.$shl$/openlane/designs/picosoc/src/picorv32.v:419$952 ($shl).
Removed top 11 bits (of 31) from FF cell picorv32_wrapper.$auto$ff.cc:266:slice$5068 ($dffe).
Removed top 27 bits (of 32) from wire picorv32_wrapper.$flatten\core.$sub$/openlane/designs/picosoc/src/picorv32.v:1842$1476_Y.
Removed top 27 bits (of 32) from wire picorv32_wrapper.$flatten\core.$sub$/openlane/designs/picosoc/src/picorv32.v:1850$1483_Y.

28. Executing PEEPOPT pass (run peephole optimizers).

29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

30. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module picorv32_wrapper:
  creating $macc model for $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1240$1532 ($add).
  creating $macc model for $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1317$1328 ($add).
  creating $macc model for $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1433$1363 ($add).
  creating $macc model for $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1560$1415 ($add).
  creating $macc model for $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1564$1416 ($add).
  creating $macc model for $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1569$1417 ($add).
  creating $macc model for $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1806$1462 ($add).
  creating $macc model for $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1869$1487 ($add).
  creating $macc model for $flatten\core.$sub$/openlane/designs/picosoc/src/picorv32.v:1240$1531 ($sub).
  creating $macc model for $flatten\core.$sub$/openlane/designs/picosoc/src/picorv32.v:1842$1476 ($sub).
  creating $macc model for $flatten\core.$sub$/openlane/designs/picosoc/src/picorv32.v:1850$1483 ($sub).
  creating $alu model for $macc $flatten\core.$sub$/openlane/designs/picosoc/src/picorv32.v:1850$1483.
  creating $alu model for $macc $flatten\core.$sub$/openlane/designs/picosoc/src/picorv32.v:1842$1476.
  creating $alu model for $macc $flatten\core.$sub$/openlane/designs/picosoc/src/picorv32.v:1240$1531.
  creating $alu model for $macc $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1869$1487.
  creating $alu model for $macc $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1806$1462.
  creating $alu model for $macc $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1569$1417.
  creating $alu model for $macc $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1564$1416.
  creating $alu model for $macc $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1560$1415.
  creating $alu model for $macc $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1433$1363.
  creating $alu model for $macc $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1317$1328.
  creating $alu model for $macc $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1240$1532.
  creating $alu model for $flatten\core.$ge$/openlane/designs/picosoc/src/picorv32.v:1835$1468 ($ge): new $alu
  creating $alu model for $flatten\core.$lt$/openlane/designs/picosoc/src/picorv32.v:1242$1535 ($lt): new $alu
  creating $alu model for $flatten\core.$lt$/openlane/designs/picosoc/src/picorv32.v:1243$1536 ($lt): merged with $flatten\core.$sub$/openlane/designs/picosoc/src/picorv32.v:1240$1531.
  creating $alu model for $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1241$1534 ($eq): merged with $flatten\core.$sub$/openlane/designs/picosoc/src/picorv32.v:1240$1531.
  creating $alu cell for $flatten\core.$ge$/openlane/designs/picosoc/src/picorv32.v:1835$1468: $auto$alumacc.cc:485:replace_alu$5073
  creating $alu cell for $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1317$1328: $auto$alumacc.cc:485:replace_alu$5082
  creating $alu cell for $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1433$1363: $auto$alumacc.cc:485:replace_alu$5085
  creating $alu cell for $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1560$1415: $auto$alumacc.cc:485:replace_alu$5088
  creating $alu cell for $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1564$1416: $auto$alumacc.cc:485:replace_alu$5091
  creating $alu cell for $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1569$1417: $auto$alumacc.cc:485:replace_alu$5094
  creating $alu cell for $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1806$1462: $auto$alumacc.cc:485:replace_alu$5097
  creating $alu cell for $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1869$1487: $auto$alumacc.cc:485:replace_alu$5100
  creating $alu cell for $flatten\core.$lt$/openlane/designs/picosoc/src/picorv32.v:1242$1535: $auto$alumacc.cc:485:replace_alu$5103
  creating $alu cell for $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1240$1532: $auto$alumacc.cc:485:replace_alu$5110
  creating $alu cell for $flatten\core.$sub$/openlane/designs/picosoc/src/picorv32.v:1240$1531, $flatten\core.$lt$/openlane/designs/picosoc/src/picorv32.v:1243$1536, $flatten\core.$eq$/openlane/designs/picosoc/src/picorv32.v:1241$1534: $auto$alumacc.cc:485:replace_alu$5113
  creating $alu cell for $flatten\core.$sub$/openlane/designs/picosoc/src/picorv32.v:1842$1476: $auto$alumacc.cc:485:replace_alu$5120
  creating $alu cell for $flatten\core.$sub$/openlane/designs/picosoc/src/picorv32.v:1850$1483: $auto$alumacc.cc:485:replace_alu$5123
  created 13 $alu and 0 $macc cells.

31. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module picorv32_wrapper that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\core.$memrd$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1353$1350 ($memrd):
    Found 2 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$4442 $auto$opt_reduce.cc:134:opt_pmux$4434 $auto$opt_reduce.cc:134:opt_pmux$4430 \core.is_slli_srli_srai $flatten\core.$reduce_bool$/openlane/designs/picosoc/src/picorv32.v:1353$1351_Y \core.cpu_state [2] \resetn }.
    Found 1 candidates: $flatten\core.$memrd$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1352$1347
    Analyzing resource sharing with $flatten\core.$memrd$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1352$1347 ($memrd):
      Found 1 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$4444 \core.is_lui_auipc_jal $flatten\core.$reduce_bool$/openlane/designs/picosoc/src/picorv32.v:1352$1348_Y \core.cpu_state [2] }.
      Activation pattern for cell $flatten\core.$memrd$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1353$1350: { $auto$opt_reduce.cc:134:opt_pmux$4442 $auto$opt_reduce.cc:134:opt_pmux$4434 $flatten\core.$reduce_bool$/openlane/designs/picosoc/src/picorv32.v:1353$1351_Y } = 3'001
      Activation pattern for cell $flatten\core.$memrd$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1353$1350: { $auto$opt_reduce.cc:134:opt_pmux$4430 \core.is_slli_srli_srai $flatten\core.$reduce_bool$/openlane/designs/picosoc/src/picorv32.v:1353$1351_Y \core.cpu_state [2] \resetn } = 5'00111
      Activation pattern for cell $flatten\core.$memrd$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1352$1347: { $auto$opt_reduce.cc:134:opt_pmux$4444 \core.is_lui_auipc_jal $flatten\core.$reduce_bool$/openlane/designs/picosoc/src/picorv32.v:1352$1348_Y \core.cpu_state [2] } = 4'0011
      Size of SAT problem: 0 cells, 145 variables, 335 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $auto$opt_reduce.cc:134:opt_pmux$4444 $auto$opt_reduce.cc:134:opt_pmux$4442 $auto$opt_reduce.cc:134:opt_pmux$4434 $auto$opt_reduce.cc:134:opt_pmux$4430 \core.is_lui_auipc_jal \core.is_slli_srli_srai $flatten\core.$reduce_bool$/openlane/designs/picosoc/src/picorv32.v:1352$1348_Y $flatten\core.$reduce_bool$/openlane/designs/picosoc/src/picorv32.v:1353$1351_Y \core.cpu_state [2] \resetn } = 10'0000001110
  Analyzing resource sharing options for $flatten\core.$memrd$\cpuregs$/openlane/designs/picosoc/src/picorv32.v:1352$1347 ($memrd):
    Found 1 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$4444 \core.is_lui_auipc_jal $flatten\core.$reduce_bool$/openlane/designs/picosoc/src/picorv32.v:1352$1348_Y \core.cpu_state [2] }.
    No candidates found.

32. Executing OPT pass (performing simple optimizations).

32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.
<suppressed ~1 debug messages>

32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
Removed a total of 0 cells.

32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_wrapper.
Performed a total of 0 changes.

32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
Removed a total of 0 cells.

32.6. Executing OPT_DFF pass (perform DFF optimizations).

32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.

32.9. Rerunning OPT passes. (Maybe there is more to do..)

32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_wrapper.
Performed a total of 0 changes.

32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
Removed a total of 0 cells.

32.13. Executing OPT_DFF pass (perform DFF optimizations).

32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..

32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.

32.16. Finished OPT passes. (There is nothing left to do.)

33. Executing MEMORY pass.

33.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

33.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

33.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing picorv32_wrapper.core.cpuregs write port 0.

33.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

33.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\core.cpuregs'[0] in module `\picorv32_wrapper': no output FF found.
Checking read port `\core.cpuregs'[1] in module `\picorv32_wrapper': no output FF found.
Checking read port address `\core.cpuregs'[0] in module `\picorv32_wrapper': merged address FF to cell.
Checking read port address `\core.cpuregs'[1] in module `\picorv32_wrapper': merged address FF to cell.

33.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..

33.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory picorv32_wrapper.core.cpuregs by address:

33.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..

33.10. Executing MEMORY_COLLECT pass (generating $mem cells).

34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.
<suppressed ~100 debug messages>

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
Removed a total of 0 cells.

35.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$4789 ($dffe) from module picorv32_wrapper (D = $flatten\core.$procmux$3927_Y, Q = \core.mem_state, rval = 2'00).
Adding SRST signal on $auto$ff.cc:266:slice$4823 ($dffe) from module picorv32_wrapper (D = $flatten\core.$procmux$3985_Y, Q = \core.mem_valid, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$4926 ($dffe) from module picorv32_wrapper (D = \core.decoded_rd, Q = \core.latched_rd, rval = 5'00000).

35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..
Removed 17 unused cells and 62 unused wires.
<suppressed ~21 debug messages>

35.5. Rerunning OPT passes. (Removed registers in this run.)

35.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.
<suppressed ~1 debug messages>

35.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
Removed a total of 0 cells.

35.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\core.$procdff$4279 ($dff) from module picorv32_wrapper (D = $flatten\core.$0\reg_sh[4:0] [1:0], Q = \core.reg_sh [1:0]).

35.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..

35.10. Rerunning OPT passes. (Removed registers in this run.)

35.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.

35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
Removed a total of 0 cells.

35.13. Executing OPT_DFF pass (perform DFF optimizations).

35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..

35.15. Finished fast OPT passes.

36. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \core.cpuregs in module \picorv32_wrapper:
  created 32 $dff cells and 0 static cells of width 32.
Extracted addr FF from read port 0 of picorv32_wrapper.core.cpuregs: $\core.cpuregs$rdreg[0]
Extracted addr FF from read port 1 of picorv32_wrapper.core.cpuregs: $\core.cpuregs$rdreg[1]
  read interface: 2 $dff and 62 $mux cells.
  write interface: 32 write mux blocks.

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.
<suppressed ~10 debug messages>

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
Removed a total of 0 cells.

37.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

37.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_wrapper.
    Consolidated identical input bits for $pmux cell $flatten\core.$procmux$2143:
      Old ports: A=\core.mem_rdata_word, B={ \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15:0] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7:0] }, Y=$flatten\core.$procmux$2143_Y
      New ports: A=\core.mem_rdata_word [31:8], B={ \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15] \core.mem_rdata_word [15:7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] \core.mem_rdata_word [7] }, Y=$flatten\core.$procmux$2143_Y [31:8]
      New connections: $flatten\core.$procmux$2143_Y [7:0] = \core.mem_rdata_word [7:0]
    New ctrl vector for $pmux cell $flatten\core.$procmux$2393: { \core.cpu_state [3] $auto$opt_reduce.cc:134:opt_pmux$5640 }
    New ctrl vector for $pmux cell $flatten\core.$procmux$2903: { \core.cpu_state [4] $auto$opt_reduce.cc:134:opt_pmux$5642 }
    Consolidated identical input bits for $mux cell $flatten\core.$procmux$2954:
      Old ports: A={ $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1560$1415_Y [31:2] $auto$alumacc.cc:501:replace_alu$5089 [1:0] }, B={ $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1569$1417_Y [31:1] $auto$alumacc.cc:501:replace_alu$5089 [0] }, Y=$flatten\core.$procmux$2954_Y
      New ports: A={ $flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1560$1415_Y [31:2] $auto$alumacc.cc:501:replace_alu$5089 [1] }, B=$flatten\core.$add$/openlane/designs/picosoc/src/picorv32.v:1569$1417_Y [31:1], Y=$flatten\core.$procmux$2954_Y [31:1]
      New connections: $flatten\core.$procmux$2954_Y [0] = $auto$alumacc.cc:501:replace_alu$5089 [0]
    New ctrl vector for $pmux cell $flatten\core.$procmux$3927: { $flatten\core.$procmux$3937_CMP $auto$opt_reduce.cc:134:opt_pmux$5644 }
    Consolidated identical input bits for $pmux cell $flatten\core.$procmux$4221:
      Old ports: A={ 24'000000000000000000000000 \mem_rdata [7:0] }, B={ 24'000000000000000000000000 \mem_rdata [15:8] 24'000000000000000000000000 \mem_rdata [23:16] 24'000000000000000000000000 \mem_rdata [31:24] }, Y=$flatten\core.$3\mem_rdata_word[31:0]
      New ports: A=\mem_rdata [7:0], B={ \mem_rdata [15:8] \mem_rdata [23:16] \mem_rdata [31:24] }, Y=$flatten\core.$3\mem_rdata_word[31:0] [7:0]
      New connections: $flatten\core.$3\mem_rdata_word[31:0] [31:8] = 24'000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\core.$procmux$4230:
      Old ports: A={ 16'0000000000000000 \mem_rdata [15:0] }, B={ 16'0000000000000000 \mem_rdata [31:16] }, Y=$flatten\core.$2\mem_rdata_word[31:0]
      New ports: A=\mem_rdata [15:0], B=\mem_rdata [31:16], Y=$flatten\core.$2\mem_rdata_word[31:0] [15:0]
      New connections: $flatten\core.$2\mem_rdata_word[31:0] [31:16] = 16'0000000000000000
    Consolidated identical input bits for $pmux cell $flatten\core.$procmux$4246:
      Old ports: A=\core.reg_op2, B={ \core.reg_op2 [15:0] \core.reg_op2 [15:0] \core.reg_op2 [7:0] \core.reg_op2 [7:0] \core.reg_op2 [7:0] \core.reg_op2 [7:0] }, Y=\core.mem_la_wdata
      New ports: A=\core.reg_op2 [31:8], B={ \core.reg_op2 [15:0] \core.reg_op2 [15:0] \core.reg_op2 [7:0] \core.reg_op2 [7:0] }, Y=\core.mem_la_wdata [31:8]
      New connections: \core.mem_la_wdata [7:0] = \core.reg_op2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$/openlane/designs/picosoc/src/picorv32.v:382$936:
      Old ports: A={ \core.reg_op1 [31:2] 2'00 }, B={ \core.next_pc [31:2] 2'00 }, Y=\core.mem_la_addr
      New ports: A=\core.reg_op1 [31:2], B=\core.next_pc [31:2], Y=\core.mem_la_addr [31:2]
      New connections: \core.mem_la_addr [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$/openlane/designs/picosoc/src/picorv32.v:411$951:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\core.$ternary$/openlane/designs/picosoc/src/picorv32.v:411$951_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\core.$ternary$/openlane/designs/picosoc/src/picorv32.v:411$951_Y [2] $flatten\core.$ternary$/openlane/designs/picosoc/src/picorv32.v:411$951_Y [0] }
      New connections: { $flatten\core.$ternary$/openlane/designs/picosoc/src/picorv32.v:411$951_Y [3] $flatten\core.$ternary$/openlane/designs/picosoc/src/picorv32.v:411$951_Y [1] } = { $flatten\core.$ternary$/openlane/designs/picosoc/src/picorv32.v:411$951_Y [2] $flatten\core.$ternary$/openlane/designs/picosoc/src/picorv32.v:411$951_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\core.$ternary$/openlane/designs/picosoc/src/picorv32.v:617$1011:
      Old ports: A=2'11, B=2'00, Y=$flatten\core.$procmux$3933_Y
      New ports: A=1'1, B=1'0, Y=$flatten\core.$procmux$3933_Y [0]
      New connections: $flatten\core.$procmux$3933_Y [1] = $flatten\core.$procmux$3933_Y [0]
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$5639: { \core.cpu_state [6] \core.cpu_state [4] \core.cpu_state [2] }
  Optimizing cells in module \picorv32_wrapper.
    Consolidated identical input bits for $mux cell $flatten\core.$procmux$2956:
      Old ports: A={ $flatten\core.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:501:replace_alu$5089 [1:0] }, B=$flatten\core.$procmux$2954_Y, Y=$flatten\core.$procmux$2956_Y
      New ports: A={ $flatten\core.$3\current_pc[31:0] [31:2] $auto$alumacc.cc:501:replace_alu$5089 [1] }, B=$flatten\core.$procmux$2954_Y [31:1], Y=$flatten\core.$procmux$2956_Y [31:1]
      New connections: $flatten\core.$procmux$2956_Y [0] = $auto$alumacc.cc:501:replace_alu$5089 [0]
  Optimizing cells in module \picorv32_wrapper.
Performed a total of 13 changes.

37.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

37.6. Executing OPT_SHARE pass.

37.7. Executing OPT_DFF pass (perform DFF optimizations).

37.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..
Removed 0 unused cells and 102 unused wires.
<suppressed ~1 debug messages>

37.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.
<suppressed ~1 debug messages>

37.10. Rerunning OPT passes. (Maybe there is more to do..)

37.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~60 debug messages>

37.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_wrapper.
Performed a total of 0 changes.

37.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
Removed a total of 0 cells.

37.14. Executing OPT_SHARE pass.

37.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\core.cpuregs[9]$5163 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[9]).
Adding EN signal on $memory\core.cpuregs[8]$5161 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[8]).
Adding EN signal on $memory\core.cpuregs[7]$5159 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[7]).
Adding EN signal on $memory\core.cpuregs[6]$5157 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[6]).
Adding EN signal on $memory\core.cpuregs[5]$5155 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[5]).
Adding EN signal on $memory\core.cpuregs[4]$5153 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[4]).
Adding EN signal on $memory\core.cpuregs[3]$5151 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[3]).
Adding EN signal on $memory\core.cpuregs[31]$5207 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[31]).
Adding EN signal on $memory\core.cpuregs[30]$5205 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[30]).
Adding EN signal on $memory\core.cpuregs[2]$5149 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[2]).
Adding EN signal on $memory\core.cpuregs[29]$5203 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[29]).
Adding EN signal on $memory\core.cpuregs[28]$5201 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[28]).
Adding EN signal on $memory\core.cpuregs[27]$5199 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[27]).
Adding EN signal on $memory\core.cpuregs[26]$5197 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[26]).
Adding EN signal on $memory\core.cpuregs[25]$5195 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[25]).
Adding EN signal on $memory\core.cpuregs[24]$5193 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[24]).
Adding EN signal on $memory\core.cpuregs[23]$5191 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[23]).
Adding EN signal on $memory\core.cpuregs[22]$5189 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[22]).
Adding EN signal on $memory\core.cpuregs[21]$5187 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[21]).
Adding EN signal on $memory\core.cpuregs[20]$5185 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[20]).
Adding EN signal on $memory\core.cpuregs[1]$5147 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[1]).
Adding EN signal on $memory\core.cpuregs[19]$5183 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[19]).
Adding EN signal on $memory\core.cpuregs[18]$5181 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[18]).
Adding EN signal on $memory\core.cpuregs[17]$5179 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[17]).
Adding EN signal on $memory\core.cpuregs[16]$5177 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[16]).
Adding EN signal on $memory\core.cpuregs[15]$5175 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[15]).
Adding EN signal on $memory\core.cpuregs[14]$5173 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[14]).
Adding EN signal on $memory\core.cpuregs[13]$5171 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[13]).
Adding EN signal on $memory\core.cpuregs[12]$5169 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[12]).
Adding EN signal on $memory\core.cpuregs[11]$5167 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[11]).
Adding EN signal on $memory\core.cpuregs[10]$5165 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[10]).
Adding EN signal on $memory\core.cpuregs[0]$5145 ($dff) from module picorv32_wrapper (D = \core.cpuregs_wrdata, Q = \core.cpuregs[0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4810 ($dffe) from module picorv32_wrapper.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4810 ($dffe) from module picorv32_wrapper.

37.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

37.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.

37.18. Rerunning OPT passes. (Maybe there is more to do..)

37.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

37.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_wrapper.
Performed a total of 0 changes.

37.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
Removed a total of 0 cells.

37.22. Executing OPT_SHARE pass.

37.23. Executing OPT_DFF pass (perform DFF optimizations).

37.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..

37.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.

37.26. Finished OPT passes. (There is nothing left to do.)

38. Executing TECHMAP pass (map to technology primitives).

38.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

38.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$03eba0cdd46566f6651a3011e0b5671fa6b5e494\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_90_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_90_alu for cells of type $alu.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~4238 debug messages>

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.
<suppressed ~2180 debug messages>

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
<suppressed ~3609 debug messages>
Removed a total of 1203 cells.

39.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$10144 ($_SDFFE_PN0P_) from module picorv32_wrapper (D = $auto$alumacc.cc:501:replace_alu$5089 [0], Q = \core.reg_pc [0]).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..
Removed 311 unused cells and 2769 unused wires.
<suppressed ~312 debug messages>

39.5. Rerunning OPT passes. (Removed registers in this run.)

39.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.
<suppressed ~3 debug messages>

39.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

39.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$12981 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [31], Q = \core.decoded_imm [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12980 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [30], Q = \core.decoded_imm [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12979 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [29], Q = \core.decoded_imm [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12978 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [28], Q = \core.decoded_imm [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12977 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [27], Q = \core.decoded_imm [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12976 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [26], Q = \core.decoded_imm [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12975 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [25], Q = \core.decoded_imm [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12974 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [24], Q = \core.decoded_imm [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12973 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [23], Q = \core.decoded_imm [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12972 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [22], Q = \core.decoded_imm [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12971 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [21], Q = \core.decoded_imm [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12970 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [20], Q = \core.decoded_imm [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12969 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [19], Q = \core.decoded_imm [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12968 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [18], Q = \core.decoded_imm [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12967 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [17], Q = \core.decoded_imm [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12966 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [16], Q = \core.decoded_imm [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12965 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [15], Q = \core.decoded_imm [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12964 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [14], Q = \core.decoded_imm [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12963 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [13], Q = \core.decoded_imm [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12962 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [12], Q = \core.decoded_imm [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12961 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [11], Q = \core.decoded_imm [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12960 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [10], Q = \core.decoded_imm [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12959 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [9], Q = \core.decoded_imm [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12958 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [8], Q = \core.decoded_imm [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12957 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [7], Q = \core.decoded_imm [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12956 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [6], Q = \core.decoded_imm [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12955 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [5], Q = \core.decoded_imm [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12954 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [4], Q = \core.decoded_imm [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12953 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [3], Q = \core.decoded_imm [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12952 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [2], Q = \core.decoded_imm [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$12951 ($_DFFE_PP_) from module picorv32_wrapper (D = $flatten\core.$procmux$3375.Y_B [1], Q = \core.decoded_imm [1], rval = 1'0).

39.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..
Removed 31 unused cells and 3 unused wires.
<suppressed ~32 debug messages>

39.10. Rerunning OPT passes. (Removed registers in this run.)

39.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.

39.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
Removed a total of 0 cells.

39.13. Executing OPT_DFF pass (perform DFF optimizations).

39.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..

39.15. Finished fast OPT passes.

40. Executing ABC pass (technology mapping using ABC).

40.1. Extracting gate netlist of module `\picorv32_wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 6564 gates and 8131 wires to a netlist network with 1564 inputs and 618 outputs.

40.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

40.1.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:      101
ABC RESULTS:               MUX cells:     2708
ABC RESULTS:               NOR cells:      201
ABC RESULTS:               NOT cells:      130
ABC RESULTS:              NAND cells:      221
ABC RESULTS:               AND cells:      391
ABC RESULTS:               XOR cells:      372
ABC RESULTS:             ORNOT cells:      150
ABC RESULTS:                OR cells:     1016
ABC RESULTS:            ANDNOT cells:     1170
ABC RESULTS:              ZERO cells:        1
ABC RESULTS:        internal signals:     5949
ABC RESULTS:           input signals:     1564
ABC RESULTS:          output signals:      618
Removing temp directory.

41. Executing OPT pass (performing simple optimizations).

41.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.
<suppressed ~1215 debug messages>

41.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

41.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$20562 ($_SDFFE_PN0P_) from module picorv32_wrapper.

41.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..
Removed 14 unused cells and 3778 unused wires.
<suppressed ~31 debug messages>

41.5. Rerunning OPT passes. (Removed registers in this run.)

41.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.
<suppressed ~1 debug messages>

41.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
Removed a total of 0 cells.

41.8. Executing OPT_DFF pass (perform DFF optimizations).

41.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

41.10. Finished fast OPT passes.

42. Executing HIERARCHY pass (managing design hierarchy).

42.1. Analyzing design hierarchy..
Top module:  \picorv32_wrapper

42.2. Analyzing design hierarchy..
Top module:  \picorv32_wrapper
Removed 0 unused modules.

43. Printing statistics.

=== picorv32_wrapper ===

   Number of wires:               6235
   Number of wire bits:           8831
   Number of public wires:         183
   Number of public wire bits:    2335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8037
     $_ANDNOT_                    1169
     $_AND_                        391
     $_DFFE_PP_                   1240
     $_DFF_P_                       91
     $_MUX_                       2708
     $_NAND_                       220
     $_NOR_                        198
     $_NOT_                        118
     $_ORNOT_                      150
     $_OR_                        1015
     $_SDFFCE_PN0P_                 34
     $_SDFFCE_PP0P_                  6
     $_SDFFE_PN0P_                 155
     $_SDFFE_PP0P_                   1
     $_SDFFE_PP1P_                   3
     $_SDFF_PN0_                    66
     $_SDFF_PP0_                     1
     $_XNOR_                        99
     $_XOR_                        372

44. Executing CHECK pass (checking for obvious problems).
Checking module picorv32_wrapper...
Found and reported 0 problems.

45. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/picosoc/runs/RUN_2025.09.10_05.16.12/tmp/synthesis/post_techmap.dot'.
Dumping module picorv32_wrapper to page 1.

46. Executing SHARE pass (SAT-based resource sharing).

47. Executing OPT pass (performing simple optimizations).

47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.

47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
Removed a total of 0 cells.

47.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \picorv32_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

47.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \picorv32_wrapper.
Performed a total of 0 changes.

47.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\picorv32_wrapper'.
Removed a total of 0 cells.

47.6. Executing OPT_DFF pass (perform DFF optimizations).

47.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..

47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module picorv32_wrapper.

47.9. Finished OPT passes. (There is nothing left to do.)

48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..
Removed 0 unused cells and 53 unused wires.
<suppressed ~53 debug messages>

49. Printing statistics.

=== picorv32_wrapper ===

   Number of wires:               6182
   Number of wire bits:           8295
   Number of public wires:         130
   Number of public wire bits:    1799
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8037
     $_ANDNOT_                    1169
     $_AND_                        391
     $_DFFE_PP_                   1240
     $_DFF_P_                       91
     $_MUX_                       2708
     $_NAND_                       220
     $_NOR_                        198
     $_NOT_                        118
     $_ORNOT_                      150
     $_OR_                        1015
     $_SDFFCE_PN0P_                 34
     $_SDFFCE_PP0P_                  6
     $_SDFFE_PN0P_                 155
     $_SDFFE_PP0P_                   1
     $_SDFFE_PP1P_                   3
     $_SDFF_PN0_                    66
     $_SDFF_PP0_                     1
     $_XNOR_                        99
     $_XOR_                        372

mapping tbuf

50. Executing TECHMAP pass (map to technology primitives).

50.1. Executing Verilog-2005 frontend: /home/renee/.volare/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/renee/.volare/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

51. Executing SIMPLEMAP pass (map simple cells to gate primitives).

52. Executing TECHMAP pass (map to technology primitives).

52.1. Executing Verilog-2005 frontend: /home/renee/.volare/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/renee/.volare/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

52.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

53. Executing SIMPLEMAP pass (map simple cells to gate primitives).

54. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

54.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\picorv32_wrapper':
  mapped 1597 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

55. Printing statistics.

=== picorv32_wrapper ===

   Number of wires:               7887
   Number of wire bits:          10000
   Number of public wires:         130
   Number of public wire bits:    1799
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9742
     $_ANDNOT_                    1169
     $_AND_                        391
     $_MUX_                       4413
     $_NAND_                       220
     $_NOR_                        198
     $_NOT_                        118
     $_ORNOT_                      150
     $_OR_                        1015
     $_XNOR_                        99
     $_XOR_                        372
     sky130_fd_sc_hd__dfxtp_2     1597

[INFO]: USING STRATEGY AREA 3

56. Executing ABC pass (technology mapping using ABC).

56.1. Extracting gate netlist of module `\picorv32_wrapper' to `/tmp/yosys-abc-CGFodJ/input.blif'..
Extracted 8145 gates and 9778 wires to a netlist network with 1631 inputs and 1597 outputs.

56.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-CGFodJ/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-CGFodJ/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-CGFodJ/input.blif 
ABC: + read_lib -w /openlane/designs/picosoc/runs/RUN_2025.09.10_05.16.12/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/picosoc/runs/RUN_2025.09.10_05.16.12/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    9.54 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/picosoc/runs/RUN_2025.09.10_05.16.12/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/picosoc/runs/RUN_2025.09.10_05.16.12/tmp/synthesis/synthesis.sdc 
ABC: + strash 
ABC: + dch 
ABC: + map -B 0.9 
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =   8331 (  6.6 %)   Cap = 12.5 ff (  0.9 %)   Area =    69571.73 ( 93.4 %)   Delay =  8318.34 ps  ( 28.7 %)               
ABC: + buffer -c -N 6 
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  10474 ( 25.7 %)   Cap = 10.4 ff (  6.5 %)   Area =    79058.32 ( 73.1 %)   Delay =  2325.32 ps  ( 20.9 %)               
ABC: Path  0 --     346 : 0    2 pi                       A =   0.00  Df =  15.8   -9.3 ps  S =  27.6 ps  Cin =  0.0 ff  Cout =   4.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    3405 : 1    6 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 172.4  -50.8 ps  S = 163.8 ps  Cin =  2.1 ff  Cout =  13.1 ff  Cmax = 130.0 ff  G =  599  
ABC: Path  2 --    3406 : 1    6 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 356.7  -94.9 ps  S = 155.3 ps  Cin =  2.1 ff  Cout =  12.4 ff  Cmax = 130.0 ff  G =  564  
ABC: Path  3 --    3439 : 1    6 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 604.1 -172.1 ps  S = 248.0 ps  Cin =  2.1 ff  Cout =  20.4 ff  Cmax = 130.0 ff  G =  935  
ABC: Path  4 --    3445 : 3    1 sky130_fd_sc_hd__mux2_2  A =  11.26  Df = 894.2 -130.2 ps  S =  44.1 ps  Cin =  2.3 ff  Cout =   1.8 ff  Cmax = 297.6 ff  G =   75  
ABC: Path  5 --    3446 : 3    1 sky130_fd_sc_hd__mux2_2  A =  11.26  Df =1019.4   -5.2 ps  S =  44.7 ps  Cin =  2.3 ff  Cout =   2.0 ff  Cmax = 297.6 ff  G =   82  
ABC: Path  6 --    3452 : 3    1 sky130_fd_sc_hd__mux2_2  A =  11.26  Df =1260.6 -118.0 ps  S =  44.0 ps  Cin =  2.3 ff  Cout =   1.8 ff  Cmax = 297.6 ff  G =   75  
ABC: Path  7 --    3453 : 3    1 sky130_fd_sc_hd__mux2_2  A =  11.26  Df =1509.8 -243.6 ps  S =  44.0 ps  Cin =  2.3 ff  Cout =   1.8 ff  Cmax = 297.6 ff  G =   75  
ABC: Path  8 --    3455 : 3    1 sky130_fd_sc_hd__mux2_2  A =  11.26  Df =1775.4 -369.7 ps  S =  54.3 ps  Cin =  2.3 ff  Cout =   4.6 ff  Cmax = 297.6 ff  G =  195  
ABC: Path  9 --    3464 : 2    2 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =1850.4 -390.6 ps  S =  69.9 ps  Cin =  4.4 ff  Cout =   9.4 ff  Cmax = 295.7 ff  G =  199  
ABC: Path 10 --    9872 : 3    1 sky130_fd_sc_hd__o21ai_2 A =   8.76  Df =1896.1 -341.5 ps  S =  78.9 ps  Cin =  4.5 ff  Cout =   2.0 ff  Cmax = 139.2 ff  G =   41  
ABC: Path 11 --    9873 : 3    1 sky130_fd_sc_hd__mux2_2  A =  11.26  Df =2146.6 -453.6 ps  S =  44.1 ps  Cin =  2.3 ff  Cout =   1.8 ff  Cmax = 297.6 ff  G =   76  
ABC: Path 12 --    9874 : 1    1 sky130_fd_sc_hd__buf_2   A =   5.00  Df =2325.3 -440.6 ps  S = 168.8 ps  Cin =  1.7 ff  Cout =  33.4 ff  Cmax = 315.9 ff  G = 1936  
ABC: Start-point = pi345 ($\core.cpuregs$rdreg[0]$q [0]).  End-point = po660 ($auto$rtlil.cc:2607:MuxGate$28523).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 1631/ 1597  lat =    0  nd = 10474  edge =  23292  area =79061.64  delay =1533.69  lev = 29
ABC: + write_blif /tmp/yosys-abc-CGFodJ/output.blif 

56.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__inv_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__and4_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4b_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nor3_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor2_4 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__bufinv_8 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3b_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor2_8 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__o21ai_4 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nand3b_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       54
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       49
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__nand2_4 cells:      139
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:       71
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      513
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      126
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      203
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       68
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      161
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       97
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      319
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      234
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      121
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      188
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:     2574
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      112
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       49
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      235
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     2576
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     2040
ABC RESULTS:        internal signals:     6550
ABC RESULTS:           input signals:     1631
ABC RESULTS:          output signals:     1597
Removing temp directory.

57. Executing SETUNDEF pass (replace undef values with defined constants).

58. Executing HILOMAP pass (mapping to constant drivers).

59. Executing SPLITNETS pass (splitting up multi-bit signals).

60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \picorv32_wrapper..
Removed 5 unused cells and 10004 unused wires.
<suppressed ~149 debug messages>

61. Executing INSBUF pass (insert buffer cells for connected wires).

62. Executing CHECK pass (checking for obvious problems).
Checking module picorv32_wrapper...
Found and reported 0 problems.

63. Printing statistics.

=== picorv32_wrapper ===

   Number of wires:              12012
   Number of wire bits:          12108
   Number of public wires:        1560
   Number of public wire bits:    1656
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12073
     sky130_fd_sc_hd__a2111o_2       2
     sky130_fd_sc_hd__a211o_2       20
     sky130_fd_sc_hd__a211oi_2      31
     sky130_fd_sc_hd__a21bo_2       49
     sky130_fd_sc_hd__a21boi_2      13
     sky130_fd_sc_hd__a21o_2       126
     sky130_fd_sc_hd__a21oi_2      235
     sky130_fd_sc_hd__a21oi_4        9
     sky130_fd_sc_hd__a221o_2       49
     sky130_fd_sc_hd__a22o_2       161
     sky130_fd_sc_hd__a22oi_2        2
     sky130_fd_sc_hd__a2bb2o_2      10
     sky130_fd_sc_hd__a2bb2oi_2      1
     sky130_fd_sc_hd__a311o_2        8
     sky130_fd_sc_hd__a31o_2       121
     sky130_fd_sc_hd__a31oi_2        3
     sky130_fd_sc_hd__a32o_2        18
     sky130_fd_sc_hd__a41o_2         2
     sky130_fd_sc_hd__and2_2       112
     sky130_fd_sc_hd__and2b_2       32
     sky130_fd_sc_hd__and3_2       203
     sky130_fd_sc_hd__and3_4         1
     sky130_fd_sc_hd__and3b_2        4
     sky130_fd_sc_hd__and4_2        28
     sky130_fd_sc_hd__and4_4         1
     sky130_fd_sc_hd__and4b_2        3
     sky130_fd_sc_hd__buf_1       2040
     sky130_fd_sc_hd__buf_2         71
     sky130_fd_sc_hd__buf_4         26
     sky130_fd_sc_hd__buf_6         38
     sky130_fd_sc_hd__bufinv_8       1
     sky130_fd_sc_hd__conb_1         2
     sky130_fd_sc_hd__dfxtp_2     1597
     sky130_fd_sc_hd__inv_2        513
     sky130_fd_sc_hd__inv_4          1
     sky130_fd_sc_hd__mux2_1         8
     sky130_fd_sc_hd__mux2_2      2576
     sky130_fd_sc_hd__nand2_2     2574
     sky130_fd_sc_hd__nand2_4      139
     sky130_fd_sc_hd__nand2b_2       4
     sky130_fd_sc_hd__nand3_2       97
     sky130_fd_sc_hd__nand3_4        1
     sky130_fd_sc_hd__nand3b_2      19
     sky130_fd_sc_hd__nand3b_4       2
     sky130_fd_sc_hd__nor2_2       319
     sky130_fd_sc_hd__nor2_4         5
     sky130_fd_sc_hd__nor2_8         1
     sky130_fd_sc_hd__nor2b_2        2
     sky130_fd_sc_hd__nor3_2        10
     sky130_fd_sc_hd__nor3_4         1
     sky130_fd_sc_hd__nor3b_4        1
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o2111ai_2      3
     sky130_fd_sc_hd__o211a_2       20
     sky130_fd_sc_hd__o211ai_2       8
     sky130_fd_sc_hd__o21a_2        54
     sky130_fd_sc_hd__o21ai_2      188
     sky130_fd_sc_hd__o21ai_4        8
     sky130_fd_sc_hd__o21ba_2        3
     sky130_fd_sc_hd__o21bai_2       3
     sky130_fd_sc_hd__o221a_2       18
     sky130_fd_sc_hd__o221ai_2      15
     sky130_fd_sc_hd__o22a_2        19
     sky130_fd_sc_hd__o2bb2a_2       6
     sky130_fd_sc_hd__o311a_2        1
     sky130_fd_sc_hd__o31a_2         3
     sky130_fd_sc_hd__o31ai_2        5
     sky130_fd_sc_hd__o32a_2        20
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2        234
     sky130_fd_sc_hd__or2_4         11
     sky130_fd_sc_hd__or2b_2        11
     sky130_fd_sc_hd__or3_2         68
     sky130_fd_sc_hd__or3_4          3
     sky130_fd_sc_hd__or3b_2        22
     sky130_fd_sc_hd__or4_2         11
     sky130_fd_sc_hd__or4_4          3
     sky130_fd_sc_hd__or4b_2         1
     sky130_fd_sc_hd__or4b_4         1
     sky130_fd_sc_hd__xnor2_2        6
     sky130_fd_sc_hd__xor2_2        34

   Chip area for module '\picorv32_wrapper': 113034.659200

64. Executing Verilog backend.
Dumping module `\picorv32_wrapper'.

End of script. Logfile hash: 904da1efce, CPU: user 16.23s system 0.47s, MEM: 64.59 MB peak
Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)
Time spent: 26% 2x abc (5 sec), 20% 42x opt_expr (4 sec), ...
