# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Single_Cycle_CPU.srcs/sources_1/ip/dist_memory_256x32/sim/dist_memory_256x32.v" \
"../../../../Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory_256x32/sim/dist_instruction_memory_256x32.v" \
"../../../../Single_Cycle_CPU.srcs/sources_1/imports/new/ALU.v" \
"../../../../Single_Cycle_CPU.srcs/sources_1/new/control_unit.v" \
"../../../../Single_Cycle_CPU.srcs/sources_1/new/cpu_one_circle.v" \
"../../../../Single_Cycle_CPU.srcs/sources_1/new/register_file.v" \
"../../../../Single_Cycle_CPU.srcs/sim_1/new/cpu_one_circle_tb_TA.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
