# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_axi_dma_0_0/sim/Convolution_Controller_axi_dma_0_0.vhd" \
"../../../../ConvolutionAccel_s.ip_user_files/bd/Convolution_Controller/ip/Convolution_Controller_rst_ps7_0_100M_0/sim/Convolution_Controller_rst_ps7_0_100M_0.vhd" \

# Do not sort compile order
nosort
