/*
 * Copyright (C) 2019-2020 Advanced Micro Devices, Inc. All rights reserved.
 */

    #ifndef _isp_mero_OFFSET_HEADER
    #define _isp_mero_OFFSET_HEADER


// Registers from ISP_PG block

#define mmISP_POWER_STATUS                              0x60000
#define mmISP_CCPU_ERR_DETECT_BOT_LO                    0x60200
#define mmISP_CCPU_ERR_DETECT_BOT_HI                    0x60204
#define mmISP_CCPU_ERR_DETECT_TOP_LO                    0x60208
#define mmISP_CCPU_ERR_DETECT_TOP_HI                    0x6020C
#define mmISP_CCPU_ERR_DETECT_EN                        0x60210
#define mmISP_PSP_MI_AWUSER_MIPI0                       0x60214
#define mmISP_PSP_MI_AWUSER_MIPI1                       0x60218
#define mmISP_PSP_MI_AWUSER_MIPI2                       0x6021C
#define mmISP_PSP_MI_ARUSER_CRD0                        0x60220
#define mmISP_PSP_MI_ARUSER_CRD0_ALT                    0x60224
#define mmISP_PSP_MI_ARUSER_CRD1                        0x60228
#define mmISP_PSP_MI_ARUSER_CRD1_ALT                    0x6022C
#define mmISP_PSP_MI_ARUSER_CRD2                        0x60230
#define mmISP_PSP_MI_ARUSER_CRD2_ALT                    0x60234
#define mmISP_PSP_MI_AWUSER_CWR0                        0x60238
#define mmISP_PSP_MI_AWUSER_CWR0_ALT                    0x6023C
#define mmISP_PSP_MI_AWUSER_CWR1                        0x60240
#define mmISP_PSP_MI_AWUSER_CWR1_ALT                    0x60244
#define mmISP_PSP_MI_AWUSER_CWR2                        0x60248
#define mmISP_PSP_MI_AWUSER_CWR2_ALT                    0x6024C
#define mmISP_PSP_MI_AWUSER_CWR3                        0x60250
#define mmISP_PSP_MI_AWUSER_CWR3_ALT                    0x60254
#define mmISP_PSP_MI_AWUSER_SI                          0x60258
#define mmISP_PSP_MI_AWUSER_SI_ALT                      0x6025C
#define mmISP_PSP_MI_ARUSER_TNR                         0x60260
#define mmISP_PSP_MI_ARUSER_TNR_ALT                     0x60264
#define mmISP_PSP_MI_AWUSER_TNR                         0x60268
#define mmISP_PSP_MI_AWUSER_TNR_ALT                     0x6026C
#define mmISP_PSP_MI_ARUSER_CCPU_CACHE_SET0             0x60270
#define mmISP_PSP_MI_ARUSER_CCPU_CACHE_SET1             0x60274
#define mmISP_PSP_MI_ARUSER_CCPU_CACHE_SET2             0x60278
#define mmISP_PSP_MI_ARUSER_CCPU_CACHE_SET3             0x6027C
#define mmISP_PSP_MI_ARUSER_CCPU_CACHE_SET4             0x60280
#define mmISP_MI_ARUSER_CCPU_NONCACHE_SET0              0x60284
#define mmISP_MI_ARUSER_CCPU_NONCACHE_SET1              0x60288
#define mmISP_MI_ARUSER_CCPU_NONCACHE_SET2              0x6028C
#define mmISP_MI_ARUSER_CCPU_NONCACHE_SET3              0x60290
#define mmISP_PSP_MI_AWUSER_CCPU_CACHE_SET0             0x60294
#define mmISP_PSP_MI_AWUSER_CCPU_CACHE_SET1             0x60298
#define mmISP_PSP_MI_AWUSER_CCPU_CACHE_SET2             0x6029C
#define mmISP_PSP_MI_AWUSER_CCPU_CACHE_SET3             0x602A0
#define mmISP_PSP_MI_AWUSER_CCPU_CACHE_SET4             0x602A4
#define mmISP_MI_AWUSER_CCPU_NONCACHE_SET0              0x602A8
#define mmISP_MI_AWUSER_CCPU_NONCACHE_SET1              0x602AC
#define mmISP_MI_AWUSER_CCPU_NONCACHE_SET2              0x602B0
#define mmISP_MI_AWUSER_CCPU_NONCACHE_SET3              0x602B4
#define mmISP_MI_ARUSER_IDMA_CACHE_SET0                 0x602B8
#define mmISP_MI_ARUSER_IDMA_CACHE_SET1                 0x602BC
#define mmISP_MI_ARUSER_IDMA_CACHE_SET2                 0x602C0
#define mmISP_MI_ARUSER_IDMA_CACHE_SET3                 0x602C4
#define mmISP_MI_ARUSER_IDMA_NONCACHE_SET0              0x602C8
#define mmISP_MI_ARUSER_IDMA_NONCACHE_SET1              0x602CC
#define mmISP_MI_ARUSER_IDMA_NONCACHE_SET2              0x602D0
#define mmISP_MI_ARUSER_IDMA_NONCACHE_SET3              0x602D4
#define mmISP_MI_AWUSER_IDMA_CACHE_SET0                 0x602D8
#define mmISP_MI_AWUSER_IDMA_CACHE_SET1                 0x602DC
#define mmISP_MI_AWUSER_IDMA_CACHE_SET2                 0x602E0
#define mmISP_MI_AWUSER_IDMA_CACHE_SET3                 0x602E4
#define mmISP_MI_AWUSER_IDMA_NONCACHE_SET0              0x602E8
#define mmISP_MI_AWUSER_IDMA_NONCACHE_SET1              0x602EC
#define mmISP_MI_AWUSER_IDMA_NONCACHE_SET2              0x602F0
#define mmISP_MI_AWUSER_IDMA_NONCACHE_SET3              0x602F4
#define mmISP_CCPU_CACHE_OFFSET0_HI                     0x602F8
#define mmISP_CCPU_CACHE_OFFSET1_HI                     0x602FC
#define mmISP_CCPU_CACHE_OFFSET2_HI                     0x60300
#define mmISP_CCPU_CACHE_OFFSET3_HI                     0x60304
#define mmISP_CCPU_CACHE_OFFSET4_HI                     0x60308
#define mmISP_CCPU_CACHE_OFFSET5_HI                     0x6030C
#define mmISP_CCPU_CACHE_OFFSET6_HI                     0x60310
#define mmISP_CCPU_CACHE_OFFSET7_HI                     0x60314
#define mmISP_CCPU_CACHE_OFFSET8_HI                     0x60318
#define mmISP_CCPU_CACHE_OFFSET9_HI                     0x6031C
#define mmISP_CCPU_CACHE_OFFSET10_HI                    0x60320
#define mmISP_CCPU_CACHE_OFFSET11_HI                    0x60324
#define mmISP_CCPU_CACHE_OFFSET12_HI                    0x60328
#define mmISP_CCPU_CACHE_OFFSET13_HI                    0x6032C
#define mmISP_CCPU_CACHE_OFFSET14_HI                    0x60330
#define mmISP_CCPU_CACHE_OFFSET15_HI                    0x60334
#define mmISP_CCPU_CACHE_OFFSET0_LO                     0x60338
#define mmISP_CCPU_CACHE_OFFSET1_LO                     0x6033C
#define mmISP_CCPU_CACHE_OFFSET2_LO                     0x60340
#define mmISP_CCPU_CACHE_OFFSET3_LO                     0x60344
#define mmISP_CCPU_CACHE_OFFSET4_LO                     0x60348
#define mmISP_CCPU_CACHE_OFFSET5_LO                     0x6034C
#define mmISP_CCPU_CACHE_OFFSET6_LO                     0x60350
#define mmISP_CCPU_CACHE_OFFSET7_LO                     0x60354
#define mmISP_CCPU_CACHE_OFFSET8_LO                     0x60358
#define mmISP_CCPU_CACHE_OFFSET9_LO                     0x6035C
#define mmISP_CCPU_CACHE_OFFSET10_LO                    0x60360
#define mmISP_CCPU_CACHE_OFFSET11_LO                    0x60364
#define mmISP_CCPU_CACHE_OFFSET12_LO                    0x60368
#define mmISP_CCPU_CACHE_OFFSET13_LO                    0x6036C
#define mmISP_CCPU_CACHE_OFFSET14_LO                    0x60370
#define mmISP_CCPU_CACHE_OFFSET15_LO                    0x60374
#define mmISP_CCPU_CACHE_SIZE0                          0x60378
#define mmISP_CCPU_CACHE_SIZE1                          0x6037C
#define mmISP_CCPU_CACHE_SIZE2                          0x60380
#define mmISP_CCPU_CACHE_SIZE3                          0x60384
#define mmISP_CCPU_CACHE_SIZE4                          0x60388
#define mmISP_CCPU_CACHE_SIZE5                          0x6038C
#define mmISP_CCPU_CACHE_SIZE6                          0x60390
#define mmISP_CCPU_CACHE_SIZE7                          0x60394
#define mmISP_CCPU_CACHE_SIZE8                          0x60398
#define mmISP_CCPU_CACHE_SIZE9                          0x6039C
#define mmISP_CCPU_CACHE_SIZE10                         0x603A0
#define mmISP_CCPU_CACHE_SIZE11                         0x603A4
#define mmISP_CCPU_CACHE_SIZE12                         0x603A8
#define mmISP_CCPU_CACHE_SIZE13                         0x603AC
#define mmISP_CCPU_CACHE_SIZE14                         0x603B0
#define mmISP_CCPU_CACHE_SIZE15                         0x603B4
#define mmISP_CCPU_CACHE_OFFSET_0_RD_CNT                0x603B8
#define mmISP_CCPU_CACHE_OFFSET_1_RD_CNT                0x603BC
#define mmISP_CCPU_CACHE_OFFSET_2_RD_CNT                0x603C0
#define mmISP_CCPU_CACHE_OFFSET_3_RD_CNT                0x603C4
#define mmISP_CCPU_CACHE_OFFSET_4_RD_CNT                0x603C8
#define mmISP_CCPU_CACHE_OFFSET_5_RD_CNT                0x603CC
#define mmISP_CCPU_CACHE_OFFSET_6_RD_CNT                0x603D0
#define mmISP_CCPU_CACHE_OFFSET_7_RD_CNT                0x603D4
#define mmISP_CCPU_CACHE_OFFSET_8_RD_CNT                0x603D8
#define mmISP_CCPU_CACHE_OFFSET_9_RD_CNT                0x603DC
#define mmISP_CCPU_CACHE_OFFSET_10_RD_CNT               0x603E0
#define mmISP_CCPU_CACHE_OFFSET_11_RD_CNT               0x603E4
#define mmISP_CCPU_CACHE_OFFSET_12_RD_CNT               0x603E8
#define mmISP_CCPU_CACHE_OFFSET_13_RD_CNT               0x603EC
#define mmISP_CCPU_CACHE_OFFSET_14_RD_CNT               0x603F0
#define mmISP_CCPU_CACHE_OFFSET_15_RD_CNT               0x603F4
#define mmISP_CCPU_CACHE_OFFSET_0_WR_CNT                0x603F8
#define mmISP_CCPU_CACHE_OFFSET_1_WR_CNT                0x603FC
#define mmISP_CCPU_CACHE_OFFSET_2_WR_CNT                0x60400
#define mmISP_CCPU_CACHE_OFFSET_3_WR_CNT                0x60404
#define mmISP_CCPU_CACHE_OFFSET_4_WR_CNT                0x60408
#define mmISP_CCPU_CACHE_OFFSET_5_WR_CNT                0x6040C
#define mmISP_CCPU_CACHE_OFFSET_6_WR_CNT                0x60410
#define mmISP_CCPU_CACHE_OFFSET_7_WR_CNT                0x60414
#define mmISP_CCPU_CACHE_OFFSET_8_WR_CNT                0x60418
#define mmISP_CCPU_CACHE_OFFSET_9_WR_CNT                0x6041C
#define mmISP_CCPU_CACHE_OFFSET_10_WR_CNT               0x60420
#define mmISP_CCPU_CACHE_OFFSET_11_WR_CNT               0x60424
#define mmISP_CCPU_CACHE_OFFSET_12_WR_CNT               0x60428
#define mmISP_CCPU_CACHE_OFFSET_13_WR_CNT               0x6042C
#define mmISP_CCPU_CACHE_OFFSET_14_WR_CNT               0x60430
#define mmISP_CCPU_CACHE_OFFSET_15_WR_CNT               0x60434
#define mmISP_CCPU_NONCACHE_OFFSET_0_RD_CNT             0x60438
#define mmISP_CCPU_NONCACHE_OFFSET_1_RD_CNT             0x6043C
#define mmISP_CCPU_NONCACHE_OFFSET_2_RD_CNT             0x60440
#define mmISP_CCPU_NONCACHE_OFFSET_3_RD_CNT             0x60444
#define mmISP_CCPU_NONCACHE_OFFSET_4_RD_CNT             0x60448
#define mmISP_CCPU_NONCACHE_OFFSET_5_RD_CNT             0x6044C
#define mmISP_CCPU_NONCACHE_OFFSET_6_RD_CNT             0x60450
#define mmISP_CCPU_NONCACHE_OFFSET_7_RD_CNT             0x60454
#define mmISP_CCPU_NONCACHE_OFFSET_8_RD_CNT             0x60458
#define mmISP_CCPU_NONCACHE_OFFSET_9_RD_CNT             0x6045C
#define mmISP_CCPU_NONCACHE_OFFSET_10_RD_CNT            0x60460
#define mmISP_CCPU_NONCACHE_OFFSET_11_RD_CNT            0x60464
#define mmISP_CCPU_NONCACHE_OFFSET_12_RD_CNT            0x60468
#define mmISP_CCPU_NONCACHE_OFFSET_13_RD_CNT            0x6046C
#define mmISP_CCPU_NONCACHE_OFFSET_14_RD_CNT            0x60470
#define mmISP_CCPU_NONCACHE_OFFSET_15_RD_CNT            0x60474
#define mmISP_CCPU_NONCACHE_OFFSET_0_WR_CNT             0x60478
#define mmISP_CCPU_NONCACHE_OFFSET_1_WR_CNT             0x6047C
#define mmISP_CCPU_NONCACHE_OFFSET_2_WR_CNT             0x60480
#define mmISP_CCPU_NONCACHE_OFFSET_3_WR_CNT             0x60484
#define mmISP_CCPU_NONCACHE_OFFSET_4_WR_CNT             0x60488
#define mmISP_CCPU_NONCACHE_OFFSET_5_WR_CNT             0x6048C
#define mmISP_CCPU_NONCACHE_OFFSET_6_WR_CNT             0x60490
#define mmISP_CCPU_NONCACHE_OFFSET_7_WR_CNT             0x60494
#define mmISP_CCPU_NONCACHE_OFFSET_8_WR_CNT             0x60498
#define mmISP_CCPU_NONCACHE_OFFSET_9_WR_CNT             0x6049C
#define mmISP_CCPU_NONCACHE_OFFSET_10_WR_CNT            0x604A0
#define mmISP_CCPU_NONCACHE_OFFSET_11_WR_CNT            0x604A4
#define mmISP_CCPU_NONCACHE_OFFSET_12_WR_CNT            0x604A8
#define mmISP_CCPU_NONCACHE_OFFSET_13_WR_CNT            0x604AC
#define mmISP_CCPU_NONCACHE_OFFSET_14_WR_CNT            0x604B0
#define mmISP_CCPU_NONCACHE_OFFSET_15_WR_CNT            0x604B4
#define mmISP_IDMA_CACHE_OFFSET_0_RD_CNT                0x604B8
#define mmISP_IDMA_CACHE_OFFSET_1_RD_CNT                0x604BC
#define mmISP_IDMA_CACHE_OFFSET_2_RD_CNT                0x604C0
#define mmISP_IDMA_CACHE_OFFSET_3_RD_CNT                0x604C4
#define mmISP_IDMA_CACHE_OFFSET_4_RD_CNT                0x604C8
#define mmISP_IDMA_CACHE_OFFSET_5_RD_CNT                0x604CC
#define mmISP_IDMA_CACHE_OFFSET_6_RD_CNT                0x604D0
#define mmISP_IDMA_CACHE_OFFSET_7_RD_CNT                0x604D4
#define mmISP_IDMA_CACHE_OFFSET_8_RD_CNT                0x604D8
#define mmISP_IDMA_CACHE_OFFSET_9_RD_CNT                0x604DC
#define mmISP_IDMA_CACHE_OFFSET_10_RD_CNT               0x604E0
#define mmISP_IDMA_CACHE_OFFSET_11_RD_CNT               0x604E4
#define mmISP_IDMA_CACHE_OFFSET_12_RD_CNT               0x604E8
#define mmISP_IDMA_CACHE_OFFSET_13_RD_CNT               0x604EC
#define mmISP_IDMA_CACHE_OFFSET_14_RD_CNT               0x604F0
#define mmISP_IDMA_CACHE_OFFSET_15_RD_CNT               0x604F4
#define mmISP_IDMA_CACHE_OFFSET_0_WR_CNT                0x604F8
#define mmISP_IDMA_CACHE_OFFSET_1_WR_CNT                0x604FC
#define mmISP_IDMA_CACHE_OFFSET_2_WR_CNT                0x60500
#define mmISP_IDMA_CACHE_OFFSET_3_WR_CNT                0x60504
#define mmISP_IDMA_CACHE_OFFSET_4_WR_CNT                0x60508
#define mmISP_IDMA_CACHE_OFFSET_5_WR_CNT                0x6050C
#define mmISP_IDMA_CACHE_OFFSET_6_WR_CNT                0x60510
#define mmISP_IDMA_CACHE_OFFSET_7_WR_CNT                0x60514
#define mmISP_IDMA_CACHE_OFFSET_8_WR_CNT                0x60518
#define mmISP_IDMA_CACHE_OFFSET_9_WR_CNT                0x6051C
#define mmISP_IDMA_CACHE_OFFSET_10_WR_CNT               0x60520
#define mmISP_IDMA_CACHE_OFFSET_11_WR_CNT               0x60524
#define mmISP_IDMA_CACHE_OFFSET_12_WR_CNT               0x60528
#define mmISP_IDMA_CACHE_OFFSET_13_WR_CNT               0x6052C
#define mmISP_IDMA_CACHE_OFFSET_14_WR_CNT               0x60530
#define mmISP_IDMA_CACHE_OFFSET_15_WR_CNT               0x60534
#define mmISP_IDMA_NONCACHE_OFFSET_0_RD_CNT             0x60538
#define mmISP_IDMA_NONCACHE_OFFSET_1_RD_CNT             0x6053C
#define mmISP_IDMA_NONCACHE_OFFSET_2_RD_CNT             0x60540
#define mmISP_IDMA_NONCACHE_OFFSET_3_RD_CNT             0x60544
#define mmISP_IDMA_NONCACHE_OFFSET_4_RD_CNT             0x60548
#define mmISP_IDMA_NONCACHE_OFFSET_5_RD_CNT             0x6054C
#define mmISP_IDMA_NONCACHE_OFFSET_6_RD_CNT             0x60550
#define mmISP_IDMA_NONCACHE_OFFSET_7_RD_CNT             0x60554
#define mmISP_IDMA_NONCACHE_OFFSET_8_RD_CNT             0x60558
#define mmISP_IDMA_NONCACHE_OFFSET_9_RD_CNT             0x6055C
#define mmISP_IDMA_NONCACHE_OFFSET_10_RD_CNT            0x60560
#define mmISP_IDMA_NONCACHE_OFFSET_11_RD_CNT            0x60564
#define mmISP_IDMA_NONCACHE_OFFSET_12_RD_CNT            0x60568
#define mmISP_IDMA_NONCACHE_OFFSET_13_RD_CNT            0x6056C
#define mmISP_IDMA_NONCACHE_OFFSET_14_RD_CNT            0x60570
#define mmISP_IDMA_NONCACHE_OFFSET_15_RD_CNT            0x60574
#define mmISP_IDMA_NONCACHE_OFFSET_0_WR_CNT             0x60578
#define mmISP_IDMA_NONCACHE_OFFSET_1_WR_CNT             0x6057C
#define mmISP_IDMA_NONCACHE_OFFSET_2_WR_CNT             0x60580
#define mmISP_IDMA_NONCACHE_OFFSET_3_WR_CNT             0x60584
#define mmISP_IDMA_NONCACHE_OFFSET_4_WR_CNT             0x60588
#define mmISP_IDMA_NONCACHE_OFFSET_5_WR_CNT             0x6058C
#define mmISP_IDMA_NONCACHE_OFFSET_6_WR_CNT             0x60590
#define mmISP_IDMA_NONCACHE_OFFSET_7_WR_CNT             0x60594
#define mmISP_IDMA_NONCACHE_OFFSET_8_WR_CNT             0x60598
#define mmISP_IDMA_NONCACHE_OFFSET_9_WR_CNT             0x6059C
#define mmISP_IDMA_NONCACHE_OFFSET_10_WR_CNT            0x605A0
#define mmISP_IDMA_NONCACHE_OFFSET_11_WR_CNT            0x605A4
#define mmISP_IDMA_NONCACHE_OFFSET_12_WR_CNT            0x605A8
#define mmISP_IDMA_NONCACHE_OFFSET_13_WR_CNT            0x605AC
#define mmISP_IDMA_NONCACHE_OFFSET_14_WR_CNT            0x605B0
#define mmISP_IDMA_NONCACHE_OFFSET_15_WR_CNT            0x605B4
#define mmISP_CCPU_PMB_RD_BAR_SIZE_ERR_ADDR_HI          0x605B8
#define mmISP_CCPU_PMB_RD_BAR_SIZE_ERR_ADDR_LO          0x605BC
#define mmISP_CCPU_PMB_WR_BAR_SIZE_ERR_ADDR_HI          0x605F0
#define mmISP_CCPU_PMB_WR_BAR_SIZE_ERR_ADDR_LO          0x605F4
#define mmISP_IDMA_PMB_RD_BAR_SIZE_ERR_ADDR_HI          0x605F8
#define mmISP_IDMA_PMB_RD_BAR_SIZE_ERR_ADDR_LO          0x605FC
#define mmISP_IDMA_PMB_WR_BAR_SIZE_ERR_ADDR_HI          0x60600
#define mmISP_IDMA_PMB_WR_BAR_SIZE_ERR_ADDR_LO          0x60604
#define mmMEM_LAYOUT_REG0                               0x60608
#define mmMEM_LAYOUT_REG1                               0x6060C
#define mmMEM_LAYOUT_REG2                               0x60610
#define mmMEM_LAYOUT_REG3                               0x60614
#define mmMEM_LAYOUT_REG4                               0x60618
#define mmMEM_LAYOUT_REG5                               0x6061C
#define mmMEM_LAYOUT_REG6                               0x60620
#define mmMEM_LAYOUT_REG7                               0x60624
#define mmMEM_LAYOUT_REG8                               0x60628
#define mmMEM_LAYOUT_REG9                               0x6062C
#define mmMEM_LAYOUT_REG10                              0x60630
#define mmMEM_LAYOUT_REG11                              0x60634
#define mmMEM_LAYOUT_REG12                              0x60638
#define mmMEM_LAYOUT_REG13                              0x6063C
#define mmMEM_LAYOUT_REG14                              0x60640
#define mmMEM_LAYOUT_REG15                              0x60644
#define mmMEM_LAYOUT_REG16                              0x60648
#define mmMEM_LAYOUT_REG17                              0x6064C
#define mmMEM_LAYOUT_REG18                              0x60650
#define mmMEM_LAYOUT_REG19                              0x60654
#define mmMEM_LAYOUT_REG20                              0x60658
#define mmMEM_LAYOUT_REG21                              0x6065C
#define mmMEM_LAYOUT_REG22                              0x60660
#define mmMEM_LAYOUT_REG23                              0x60664
#define mmMEM_LAYOUT_REG24                              0x60668
#define mmMEM_LAYOUT_REG25                              0x6066C
#define mmMEM_LAYOUT_REG26                              0x60670
#define mmMEM_LAYOUT_REG27                              0x60674
#define mmMEM_LAYOUT_REG28                              0x60678
#define mmMEM_LAYOUT_REG29                              0x6067C
#define mmMEM_LAYOUT_REG30                              0x60680
#define mmMEM_LAYOUT_REG31                              0x60684
#define mmISP_PMB_BAR_SIZE_ERR_ENABLE                   0x60690
#define mmISP_CCPU_RSMU_INIT_AWUSER                     0x60694
#define mmISP_CCPU_RSMU_INIT_ARUSER                     0x60698
#define mmISP_IMC_RSMU_INIT_AWUSER                      0x6069C
#define mmISP_IMC_RSMU_INIT_ARUSER                      0x606A0
#define mmISP_CCPU_NONCACHE_OFFSET0_HI                  0x60700
#define mmISP_CCPU_NONCACHE_OFFSET1_HI                  0x60704
#define mmISP_CCPU_NONCACHE_OFFSET2_HI                  0x60708
#define mmISP_CCPU_NONCACHE_OFFSET3_HI                  0x6070C
#define mmISP_CCPU_NONCACHE_OFFSET4_HI                  0x60710
#define mmISP_CCPU_NONCACHE_OFFSET5_HI                  0x60714
#define mmISP_CCPU_NONCACHE_OFFSET6_HI                  0x60718
#define mmISP_CCPU_NONCACHE_OFFSET7_HI                  0x6071C
#define mmISP_CCPU_NONCACHE_OFFSET8_HI                  0x60720
#define mmISP_CCPU_NONCACHE_OFFSET9_HI                  0x60724
#define mmISP_CCPU_NONCACHE_OFFSET10_HI                 0x60728
#define mmISP_CCPU_NONCACHE_OFFSET11_HI                 0x6072C
#define mmISP_CCPU_NONCACHE_OFFSET12_HI                 0x60730
#define mmISP_CCPU_NONCACHE_OFFSET13_HI                 0x60734
#define mmISP_CCPU_NONCACHE_OFFSET14_HI                 0x60738
#define mmISP_CCPU_NONCACHE_OFFSET15_HI                 0x6073C
#define mmISP_CCPU_NONCACHE_OFFSET0_LO                  0x60740
#define mmISP_CCPU_NONCACHE_OFFSET1_LO                  0x60744
#define mmISP_CCPU_NONCACHE_OFFSET2_LO                  0x60748
#define mmISP_CCPU_NONCACHE_OFFSET3_LO                  0x6074C
#define mmISP_CCPU_NONCACHE_OFFSET4_LO                  0x60750
#define mmISP_CCPU_NONCACHE_OFFSET5_LO                  0x60754
#define mmISP_CCPU_NONCACHE_OFFSET6_LO                  0x60758
#define mmISP_CCPU_NONCACHE_OFFSET7_LO                  0x6075C
#define mmISP_CCPU_NONCACHE_OFFSET8_LO                  0x60760
#define mmISP_CCPU_NONCACHE_OFFSET9_LO                  0x60764
#define mmISP_CCPU_NONCACHE_OFFSET10_LO                 0x60768
#define mmISP_CCPU_NONCACHE_OFFSET11_LO                 0x6076C
#define mmISP_CCPU_NONCACHE_OFFSET12_LO                 0x60770
#define mmISP_CCPU_NONCACHE_OFFSET13_LO                 0x60774
#define mmISP_CCPU_NONCACHE_OFFSET14_LO                 0x60778
#define mmISP_CCPU_NONCACHE_OFFSET15_LO                 0x6077C
#define mmISP_CCPU_NONCACHE_SIZE0                       0x60780
#define mmISP_CCPU_NONCACHE_SIZE1                       0x60784
#define mmISP_CCPU_NONCACHE_SIZE2                       0x60788
#define mmISP_CCPU_NONCACHE_SIZE3                       0x6078C
#define mmISP_CCPU_NONCACHE_SIZE4                       0x60790
#define mmISP_CCPU_NONCACHE_SIZE5                       0x60794
#define mmISP_CCPU_NONCACHE_SIZE6                       0x60798
#define mmISP_CCPU_NONCACHE_SIZE7                       0x6079C
#define mmISP_CCPU_NONCACHE_SIZE8                       0x607A0
#define mmISP_CCPU_NONCACHE_SIZE9                       0x607A4
#define mmISP_CCPU_NONCACHE_SIZE10                      0x607A8
#define mmISP_CCPU_NONCACHE_SIZE11                      0x607AC
#define mmISP_CCPU_NONCACHE_SIZE12                      0x607B0
#define mmISP_CCPU_NONCACHE_SIZE13                      0x607B4
#define mmISP_CCPU_NONCACHE_SIZE14                      0x607B8
#define mmISP_CCPU_NONCACHE_SIZE15                      0x607BC
#define mmISP_IDMA_CACHE_OFFSET0_HI                     0x607C0
#define mmISP_IDMA_CACHE_OFFSET1_HI                     0x607C4
#define mmISP_IDMA_CACHE_OFFSET2_HI                     0x607C8
#define mmISP_IDMA_CACHE_OFFSET3_HI                     0x607CC
#define mmISP_IDMA_CACHE_OFFSET4_HI                     0x607D0
#define mmISP_IDMA_CACHE_OFFSET5_HI                     0x607D4
#define mmISP_IDMA_CACHE_OFFSET6_HI                     0x607D8
#define mmISP_IDMA_CACHE_OFFSET7_HI                     0x607DC
#define mmISP_IDMA_CACHE_OFFSET8_HI                     0x607E0
#define mmISP_IDMA_CACHE_OFFSET9_HI                     0x607E4
#define mmISP_IDMA_CACHE_OFFSET10_HI                    0x607E8
#define mmISP_IDMA_CACHE_OFFSET11_HI                    0x607EC
#define mmISP_IDMA_CACHE_OFFSET12_HI                    0x607F0
#define mmISP_IDMA_CACHE_OFFSET13_HI                    0x607F4
#define mmISP_IDMA_CACHE_OFFSET14_HI                    0x607F8
#define mmISP_IDMA_CACHE_OFFSET15_HI                    0x607FC
#define mmISP_IDMA_CACHE_OFFSET0_LO                     0x60800
#define mmISP_IDMA_CACHE_OFFSET1_LO                     0x60804
#define mmISP_IDMA_CACHE_OFFSET2_LO                     0x60808
#define mmISP_IDMA_CACHE_OFFSET3_LO                     0x6080C
#define mmISP_IDMA_CACHE_OFFSET4_LO                     0x60810
#define mmISP_IDMA_CACHE_OFFSET5_LO                     0x60814
#define mmISP_IDMA_CACHE_OFFSET6_LO                     0x60818
#define mmISP_IDMA_CACHE_OFFSET7_LO                     0x6081C
#define mmISP_IDMA_CACHE_OFFSET8_LO                     0x60820
#define mmISP_IDMA_CACHE_OFFSET9_LO                     0x60824
#define mmISP_IDMA_CACHE_OFFSET10_LO                    0x60828
#define mmISP_IDMA_CACHE_OFFSET11_LO                    0x6082C
#define mmISP_IDMA_CACHE_OFFSET12_LO                    0x60830
#define mmISP_IDMA_CACHE_OFFSET13_LO                    0x60834
#define mmISP_IDMA_CACHE_OFFSET14_LO                    0x60838
#define mmISP_IDMA_CACHE_OFFSET15_LO                    0x6083C
#define mmISP_IDMA_CACHE_SIZE0                          0x60840
#define mmISP_IDMA_CACHE_SIZE1                          0x60844
#define mmISP_IDMA_CACHE_SIZE2                          0x60848
#define mmISP_IDMA_CACHE_SIZE3                          0x6084C
#define mmISP_IDMA_CACHE_SIZE4                          0x60850
#define mmISP_IDMA_CACHE_SIZE5                          0x60854
#define mmISP_IDMA_CACHE_SIZE6                          0x60858
#define mmISP_IDMA_CACHE_SIZE7                          0x6085C
#define mmISP_IDMA_CACHE_SIZE8                          0x60860
#define mmISP_IDMA_CACHE_SIZE9                          0x60864
#define mmISP_IDMA_CACHE_SIZE10                         0x60868
#define mmISP_IDMA_CACHE_SIZE11                         0x6086C
#define mmISP_IDMA_CACHE_SIZE12                         0x60870
#define mmISP_IDMA_CACHE_SIZE13                         0x60874
#define mmISP_IDMA_CACHE_SIZE14                         0x60878
#define mmISP_IDMA_CACHE_SIZE15                         0x6087C
#define mmISP_IDMA_NONCACHE_OFFSET0_HI                  0x60880
#define mmISP_IDMA_NONCACHE_OFFSET1_HI                  0x60884
#define mmISP_IDMA_NONCACHE_OFFSET2_HI                  0x60888
#define mmISP_IDMA_NONCACHE_OFFSET3_HI                  0x6088C
#define mmISP_IDMA_NONCACHE_OFFSET4_HI                  0x60890
#define mmISP_IDMA_NONCACHE_OFFSET5_HI                  0x60894
#define mmISP_IDMA_NONCACHE_OFFSET6_HI                  0x60898
#define mmISP_IDMA_NONCACHE_OFFSET7_HI                  0x6089C
#define mmISP_IDMA_NONCACHE_OFFSET8_HI                  0x608A0
#define mmISP_IDMA_NONCACHE_OFFSET9_HI                  0x608A4
#define mmISP_IDMA_NONCACHE_OFFSET10_HI                 0x608A8
#define mmISP_IDMA_NONCACHE_OFFSET11_HI                 0x608AC
#define mmISP_IDMA_NONCACHE_OFFSET12_HI                 0x608B0
#define mmISP_IDMA_NONCACHE_OFFSET13_HI                 0x608B4
#define mmISP_IDMA_NONCACHE_OFFSET14_HI                 0x608B8
#define mmISP_IDMA_NONCACHE_OFFSET15_HI                 0x608BC
#define mmISP_IDMA_NONCACHE_OFFSET0_LO                  0x608C0
#define mmISP_IDMA_NONCACHE_OFFSET1_LO                  0x608C4
#define mmISP_IDMA_NONCACHE_OFFSET2_LO                  0x608C8
#define mmISP_IDMA_NONCACHE_OFFSET3_LO                  0x608CC
#define mmISP_IDMA_NONCACHE_OFFSET4_LO                  0x608D0
#define mmISP_IDMA_NONCACHE_OFFSET5_LO                  0x608D4
#define mmISP_IDMA_NONCACHE_OFFSET6_LO                  0x608D8
#define mmISP_IDMA_NONCACHE_OFFSET7_LO                  0x608DC
#define mmISP_IDMA_NONCACHE_OFFSET8_LO                  0x608E0
#define mmISP_IDMA_NONCACHE_OFFSET9_LO                  0x608E4
#define mmISP_IDMA_NONCACHE_OFFSET10_LO                 0x608E8
#define mmISP_IDMA_NONCACHE_OFFSET11_LO                 0x608EC
#define mmISP_IDMA_NONCACHE_OFFSET12_LO                 0x608F0
#define mmISP_IDMA_NONCACHE_OFFSET13_LO                 0x608F4
#define mmISP_IDMA_NONCACHE_OFFSET14_LO                 0x608F8
#define mmISP_IDMA_NONCACHE_OFFSET15_LO                 0x608FC
#define mmISP_IDMA_NONCACHE_SIZE0                       0x60900
#define mmISP_IDMA_NONCACHE_SIZE1                       0x60904
#define mmISP_IDMA_NONCACHE_SIZE2                       0x60908
#define mmISP_IDMA_NONCACHE_SIZE3                       0x6090C
#define mmISP_IDMA_NONCACHE_SIZE4                       0x60910
#define mmISP_IDMA_NONCACHE_SIZE5                       0x60914
#define mmISP_IDMA_NONCACHE_SIZE6                       0x60918
#define mmISP_IDMA_NONCACHE_SIZE7                       0x6091C
#define mmISP_IDMA_NONCACHE_SIZE8                       0x60920
#define mmISP_IDMA_NONCACHE_SIZE9                       0x60924
#define mmISP_IDMA_NONCACHE_SIZE10                      0x60928
#define mmISP_IDMA_NONCACHE_SIZE11                      0x6092C
#define mmISP_IDMA_NONCACHE_SIZE12                      0x60930
#define mmISP_IDMA_NONCACHE_SIZE13                      0x60934
#define mmISP_IDMA_NONCACHE_SIZE14                      0x60938
#define mmISP_IDMA_NONCACHE_SIZE15                      0x6093C
#define mmTIMER0_REG                                    0x60944
#define mmISP_TIMER0_COUNTER                            0x60948
#define mmISP_TIMER0_CURRENT_VAL                        0x6094C
#define mmTIMER1_REG                                    0x60950
#define mmISP_TIMER1_COUNTER                            0x60954
#define mmISP_TIMER1_CURRENT_VAL                        0x60958
#define mmISP_CCPU_INT0_EN                              0x6095C
#define mmISP_CCPU_INT0_STATUS                          0x60960
#define mmISP_CCPU_INT0_ACK                             0x60964
#define mmISP_CCPU_INT1_EN                              0x60968
#define mmISP_CCPU_INT1_STATUS                          0x6096C
#define mmISP_CCPU_INT1_ACK                             0x60970
#define mmISP_CCPU_INT2_EN                              0x60974
#define mmISP_CCPU_INT2_STATUS                          0x60978
#define mmISP_CCPU_INT2_ACK                             0x6097C
#define mmISP_CCPU_INT3_EN                              0x60980
#define mmISP_CCPU_INT3_STATUS                          0x60984
#define mmISP_CCPU_INT3_ACK                             0x60988



// Registers from ISP_I2C block

#define mmI2C0_IC_CON                                   0x62000
#define mmI2C0_IC_TAR                                   0x62004
#define mmI2C0_IC_SAR                                   0x62008
#define mmI2C0_IC_HS_MAR                                0x6200C
#define mmI2C0_IC_DATA_CMD                              0x62010
#define mmI2C0_IC_SS_SCL_HCNT                           0x62014
#define mmI2C0_IC_SS_SCL_LCNT                           0x62018
#define mmI2C0_IC_FS_SCL_HCNT                           0x6201C
#define mmI2C0_IC_FS_SCL_LCNT                           0x62020
#define mmI2C0_IC_HS_SCL_HCNT                           0x62024
#define mmI2C0_IC_HS_SCL_LCNT                           0x62028
#define mmI2C0_IC_INTR_STAT                             0x6202C
#define mmI2C0_IC_INTR_MASK                             0x62030
#define mmI2C0_IC_RAW_INTR_STAT                         0x62034
#define mmI2C0_IC_RX_TL                                 0x62038
#define mmI2C0_IC_TX_TL                                 0x6203C
#define mmI2C0_IC_CLR_INTR                              0x62040
#define mmI2C0_IC_CLR_RX_UNDER                          0x62044
#define mmI2C0_IC_CLR_RX_OVER                           0x62048
#define mmI2C0_IC_CLR_TX_OVER                           0x6204C
#define mmI2C0_IC_CLR_RD_REQ                            0x62050
#define mmI2C0_IC_CLR_TX_ABRT                           0x62054
#define mmI2C0_IC_CLR_RX_DONE                           0x62058
#define mmI2C0_IC_CLR_ACTIVITY                          0x6205C
#define mmI2C0_IC_CLR_STOP_DET                          0x62060
#define mmI2C0_IC_CLR_START_DET                         0x62064
#define mmI2C0_IC_CLR_GEN_CALL                          0x62068
#define mmI2C0_IC_ENABLE                                0x6206C
#define mmI2C0_IC_STATUS                                0x62070
#define mmI2C0_IC_TXFLR                                 0x62074
#define mmI2C0_IC_RXFLR                                 0x62078
#define mmI2C0_SDA_HOLD                                 0x6207C
#define mmI2C0_IC_TX_ABRT_SOURCE                        0x62080
#define mmI2C0_IC_SDA_SETUP                             0x62094
#define mmI2C0_IC_ACK_GENERAL_CALL                      0x62098
#define mmI2C0_IC_ENABLE_STATUS                         0x6209C
#define mmI2C0_FS_SP0KLEN                                0x620A0
#define mmI2C0_HS_SP0KLEN                                0x620A4
#define mmI2C0_IC_COMP_PARAM_1                          0x620F4
#define mmI2C0_IC_COMP_VERSION                          0x620F8
#define mmI2C0_IC_COMP_TYPE                             0x620FC
#define mmI2C1_IC_CON                                   0x62100
#define mmI2C1_IC_TAR                                   0x62104
#define mmI2C1_IC_SAR                                   0x62108
#define mmI2C1_IC_HS_MAR                                0x6210C
#define mmI2C1_IC_DATA_CMD                              0x62110
#define mmI2C1_IC_SS_SCL_HCNT                           0x62114
#define mmI2C1_IC_SS_SCL_LCNT                           0x62118
#define mmI2C1_IC_FS_SCL_HCNT                           0x6211C
#define mmI2C1_IC_FS_SCL_LCNT                           0x62120
#define mmI2C1_IC_HS_SCL_HCNT                           0x62124
#define mmI2C1_IC_HS_SCL_LCNT                           0x62128
#define mmI2C1_IC_INTR_STAT                             0x6212C
#define mmI2C1_IC_INTR_MASK                             0x62130
#define mmI2C1_IC_RAW_INTR_STAT                         0x62134
#define mmI2C1_IC_RX_TL                                 0x62138
#define mmI2C1_IC_TX_TL                                 0x6213C
#define mmI2C1_IC_CLR_INTR                              0x62140
#define mmI2C1_IC_CLR_RX_UNDER                          0x62144
#define mmI2C1_IC_CLR_RX_OVER                           0x62148
#define mmI2C1_IC_CLR_TX_OVER                           0x6214C
#define mmI2C1_IC_CLR_RD_REQ                            0x62150
#define mmI2C1_IC_CLR_TX_ABRT                           0x62154
#define mmI2C1_IC_CLR_RX_DONE                           0x62158
#define mmI2C1_IC_CLR_ACTIVITY                          0x6215C
#define mmI2C1_IC_CLR_STOP_DET                          0x62160
#define mmI2C1_IC_CLR_START_DET                         0x62164
#define mmI2C1_IC_CLR_GEN_CALL                          0x62168
#define mmI2C1_IC_ENABLE                                0x6216C
#define mmI2C1_IC_STATUS                                0x62170
#define mmI2C1_IC_TXFLR                                 0x62174
#define mmI2C1_IC_RXFLR                                 0x62178
#define mmI2C1_SDA_HOLD                                 0x6217C
#define mmI2C1_IC_TX_ABRT_SOURCE                        0x62180
#define mmI2C1_IC_SDA_SETUP                             0x62194
#define mmI2C1_IC_ACK_GENERAL_CALL                      0x62198
#define mmI2C1_IC_ENABLE_STATUS                         0x6219C
#define mmI2C1_FS_SP0KLEN                                0x621A0
#define mmI2C1_HS_SP0KLEN                                0x621A4
#define mmI2C1_IC_COMP_PARAM_1                          0x621F4
#define mmI2C1_IC_COMP_VERSION                          0x621F8
#define mmI2C1_IC_COMP_TYPE                             0x621FC
#define mmI2C2_IC_CON                                   0x62200
#define mmI2C2_IC_TAR                                   0x62204
#define mmI2C2_IC_SAR                                   0x62208
#define mmI2C2_IC_HS_MAR                                0x6220C
#define mmI2C2_IC_DATA_CMD                              0x62210
#define mmI2C2_IC_SS_SCL_HCNT                           0x62214
#define mmI2C2_IC_SS_SCL_LCNT                           0x62218
#define mmI2C2_IC_FS_SCL_HCNT                           0x6221C
#define mmI2C2_IC_FS_SCL_LCNT                           0x62220
#define mmI2C2_IC_HS_SCL_HCNT                           0x62224
#define mmI2C2_IC_HS_SCL_LCNT                           0x62228
#define mmI2C2_IC_INTR_STAT                             0x6222C
#define mmI2C2_IC_INTR_MASK                             0x62230
#define mmI2C2_IC_RAW_INTR_STAT                         0x62234
#define mmI2C2_IC_RX_TL                                 0x62238
#define mmI2C2_IC_TX_TL                                 0x6223C
#define mmI2C2_IC_CLR_INTR                              0x62240
#define mmI2C2_IC_CLR_RX_UNDER                          0x62244
#define mmI2C2_IC_CLR_RX_OVER                           0x62248
#define mmI2C2_IC_CLR_TX_OVER                           0x6224C
#define mmI2C2_IC_CLR_RD_REQ                            0x62250
#define mmI2C2_IC_CLR_TX_ABRT                           0x62254
#define mmI2C2_IC_CLR_RX_DONE                           0x62258
#define mmI2C2_IC_CLR_ACTIVITY                          0x6225C
#define mmI2C2_IC_CLR_STOP_DET                          0x62260
#define mmI2C2_IC_CLR_START_DET                         0x62264
#define mmI2C2_IC_CLR_GEN_CALL                          0x62268
#define mmI2C2_IC_ENABLE                                0x6226C
#define mmI2C2_IC_STATUS                                0x62270
#define mmI2C2_IC_TXFLR                                 0x62274
#define mmI2C2_IC_RXFLR                                 0x62278
#define mmI2C2_SDA_HOLD                                 0x6227C
#define mmI2C2_IC_TX_ABRT_SOURCE                        0x62280
#define mmI2C2_IC_SDA_SETUP                             0x62294
#define mmI2C2_IC_ACK_GENERAL_CALL                      0x62298
#define mmI2C2_IC_ENABLE_STATUS                         0x6229C
#define mmI2C2_FS_SP0KLEN                                0x622A0
#define mmI2C2_HS_SP0KLEN                                0x622A4
#define mmI2C2_IC_COMP_PARAM_1                          0x622F4
#define mmI2C2_IC_COMP_VERSION                          0x622F8
#define mmI2C2_IC_COMP_TYPE                             0x622FC


// Registers from ISP_IMC block

#define mmISP_IMC_FW_EN                                 0x67000
#define mmISP_IMC_CVP_INTR_CTRL_INFO                    0x67040
#define mmISP_IMC_CVP_CAM0_ACK_ID                       0x67044
#define mmISP_IMC_CVP_CAM0_RESP_ID                      0x67048
#define mmISP_IMC_CVP_CAM0_RESP_STATUS                  0x6704C
#define mmISP_IMC_CVP_CAM0_INFO_STRM                    0x67050
#define mmISP_IMC_CVP_CAM0_INFO_RES                     0x67054
#define mmISP_IMC_CVP_CAM0_INFO_FPS                     0x67058
#define mmISP_IMC_CVP_CAM0_INFO_AG0                     0x6705C
#define mmISP_IMC_CVP_CAM0_INFO_DG0                     0x67060
#define mmISP_IMC_CVP_CAM0_INFO_ITIME0                  0x67064
#define mmISP_IMC_CVP_CAM0_INFO_AG1                     0x67068
#define mmISP_IMC_CVP_CAM0_INFO_DG1                     0x6706C
#define mmISP_IMC_CVP_CAM0_INFO_ITIME1                  0x67070
#define mmISP_IMC_CVP_CAM0_INFO_AG2                     0x67074
#define mmISP_IMC_CVP_CAM0_INFO_DG2                     0x67078
#define mmISP_IMC_CVP_CAM0_INFO_ITIME2                  0x6707C
#define mmISP_IMC_CVP_CAM1_ACK_ID                       0x67080
#define mmISP_IMC_CVP_CAM1_RESP_ID                      0x67084
#define mmISP_IMC_CVP_CAM1_RESP_STATUS                  0x67088
#define mmISP_IMC_CVP_CAM1_INFO_STRM                    0x6708C
#define mmISP_IMC_CVP_CAM1_INFO_RES                     0x67090
#define mmISP_IMC_CVP_CAM1_INFO_FPS                     0x67094
#define mmISP_IMC_CVP_CAM1_INFO_AG0                     0x67098
#define mmISP_IMC_CVP_CAM1_INFO_DG0                     0x6709C
#define mmISP_IMC_CVP_CAM1_INFO_ITIME0                  0x670A0
#define mmISP_IMC_CVP_CAM1_INFO_AG1                     0x670A4
#define mmISP_IMC_CVP_CAM1_INFO_DG1                     0x670A8
#define mmISP_IMC_CVP_CAM1_INFO_ITIME1                  0x670AC
#define mmISP_IMC_CVP_CAM1_INFO_AG2                     0x670B0
#define mmISP_IMC_CVP_CAM1_INFO_DG2                     0x670B4
#define mmISP_IMC_CVP_CAM1_INFO_ITIME2                  0x670B8
#define mmISP_IMC_FW_CAM0_ACK_ID                        0x67100
#define mmISP_IMC_FW_CAM0_RESP_ID                       0x67104
#define mmISP_IMC_FW_CAM0_RESP_STATUS                   0x67108
#define mmISP_IMC_FW_CAM1_ACK_ID                        0x6710C
#define mmISP_IMC_FW_CAM1_RESP_ID                       0x67110
#define mmISP_IMC_FW_CAM1_RESP_STATUS                   0x67114
#define mmISP_IMC_FW_DMA_STATUS_ACK_CTRL                0x67118
#define mmISP_IMC_FW_CAM_CTRL_RESET                     0x67120
#define mmISP_IMC_FW_CAM_CTRL_STATE                     0x67124
#define mmISP_IMC_FW_CAM_CTRL_MIS                       0x67140
#define mmISP_IMC_FW_CAM_CTRL_RIS                       0x67144
#define mmISP_IMC_FW_CAM_CTRL_MASK                      0x67148
#define mmISP_IMC_FW_CAM_CTRL_CLR                       0x6714C
#define mmISP_IMC_FW_CAM_CTRL_ISR                       0x67150
#define mmISP_IMC_CVP_INBUF_REL_ACK                     0x67400
#define mmISP_IMC_CVP_INBUF_CAM0_SET_DROP_ID            0x67404
#define mmISP_IMC_CVP_INBUF_CAM1_SET_DROP_ID            0x67408
#define mmISP_IMC_CVP_INBUF_CAM0_ADDR_OFFSET            0x6740C
#define mmISP_IMC_CVP_INBUF_CAM0_EXP12_GAP              0x67410
#define mmISP_IMC_CVP_INBUF_CAM0_FRMSZ_BITDP            0x67414
#define mmISP_IMC_CVP_INBUF_CAM0_EXP0_FRM_SLC_ID        0x67418
#define mmISP_IMC_CVP_INBUF_CAM0_EXP1_FRM_SLC_ID        0x6741C
#define mmISP_IMC_CVP_INBUF_CAM0_EXP2_FRM_SLC_ID        0x67420
#define mmISP_IMC_CVP_INBUF_CAM1_ADDR_OFFSET            0x67428
#define mmISP_IMC_CVP_INBUF_CAM1_EXP12_GAP              0x6742C
#define mmISP_IMC_CVP_INBUF_CAM1_FRMSZ_BITDP            0x67430
#define mmISP_IMC_CVP_INBUF_CAM1_EXP0_FRM_SLC_ID        0x67434
#define mmISP_IMC_CVP_INBUF_CAM1_EXP1_FRM_SLC_ID        0x67438
#define mmISP_IMC_CVP_INBUF_CAM1_EXP2_FRM_SLC_ID        0x6743C
#define mmISP_IMC_CVP_INBUF_CAM2_ADDR_OFFSET            0x67448
#define mmISP_IMC_CVP_INBUF_CAM2_EXP12_GAP              0x6744C
#define mmISP_IMC_CVP_INBUF_CAM2_FRMSZ_BITDP            0x67450
#define mmISP_IMC_CVP_INBUF_CAM2_EXP0_FRM_SLC_ID        0x67454
#define mmISP_IMC_CVP_INBUF_CAM2_EXP1_FRM_SLC_ID        0x67458
#define mmISP_IMC_CVP_INBUF_CAM2_EXP2_FRM_SLC_ID        0x6745C
#define mmISP_IMC_CVP_INBUF_CAM0_PRE_DATA_ADDR_OFFSET   0x67470
#define mmISP_IMC_CVP_INBUF_CAM0_PRE_DATA_FRM_ID        0x67474
#define mmISP_IMC_CVP_INBUF_CAM1_PRE_DATA_ADDR_OFFSET   0x67478
#define mmISP_IMC_CVP_INBUF_CAM1_PRE_DATA_FRM_ID        0x6747C
#define mmISP_IMC_CVP_INBUF_CAM0_POST_DATA_ADDR_OFFSET  0x67480
#define mmISP_IMC_CVP_INBUF_CAM0_POST_DATA_FRM_ID       0x67484
#define mmISP_IMC_CVP_INBUF_CAM1_POST_DATA_ADDR_OFFSET  0x67488
#define mmISP_IMC_CVP_INBUF_CAM1_POST_DATA_FRM_ID       0x6748C
#define mmISP_IMC_FW_INBUF_CTRL                         0x67500
#define mmISP_IMC_FW_INBUF_FRM_ID_OVFL_TH               0x67504
#define mmISP_IMC_FW_INBUF_SLC_NUM                      0x67508
#define mmISP_IMC_FW_INBUF_SET_CAM0_DROP_ID             0x67510
#define mmISP_IMC_FW_INBUF_SET_CAM1_DROP_ID             0x67514
#define mmISP_IMC_FW_INBUF_SET_CAM2_DROP_ID             0x67518
#define mmISP_IMC_FW_INBUF_CAM0_SIMU_SLC_FRM_ID         0x6751C
#define mmISP_IMC_FW_INBUF_CAM1_SIMU_SLC_FRM_ID         0x67520
#define mmISP_IMC_FW_INBUF_CAM2_SIMU_SLC_FRM_ID         0x67524
#define mmISP_IMC_FW_INBUF_RESET                        0x67540
#define mmISP_IMC_FW_INBUF_FRM_ID                       0x67580
#define mmISP_IMC_FW_INBUF_ADDR_OFFSET                  0x67584
#define mmISP_IMC_FW_INBUF_EXP12_GAP                    0x67588
#define mmISP_IMC_FW_INBUF_FRMSZ_BITDP                  0x6758C
#define mmISP_IMC_FW_INBUF_CAM0_DROP_ID                 0x67598
#define mmISP_IMC_FW_INBUF_CAM1_DROP_ID                 0x6759C
#define mmISP_IMC_FW_INBUF_CAM2_DROP_ID                 0x675A0
#define mmISP_IMC_FW_PRE_DATA_ADDR_OFFSET               0x675A4
#define mmISP_IMC_FW_PRE_DATA_FRM_ID                    0x675A8
#define mmISP_IMC_FW_POST_DATA_ADDR_OFFSET              0x675AC
#define mmISP_IMC_FW_POST_DATA_FRM_ID                   0x675B0
#define mmISP_IMC_FW_INBUF_MIS                          0x675C0
#define mmISP_IMC_FW_INBUF_RIS                          0x675C4
#define mmISP_IMC_FW_INBUF_MASK                         0x675C8
#define mmISP_IMC_FW_INBUF_CLR                          0x675CC
#define mmISP_IMC_FW_INBUF_ISR                          0x675D0
#define mmISP_IMC_FW_INBUF_SLC_BUF_FILL_LV              0x675E0
#define mmISP_IMC_FW_INBUF_FRM_FIFO_FILL_LV             0x675E4
#define mmISP_IMC_FW_INBUF_PREPOST_FIFO_FILL_LV         0x675E8
#define mmISP_IMC_FW_INBUF_DBG_RDMA0_SLC_STATUS         0x67600
#define mmISP_IMC_FW_INBUF_DBG_RDMA1_SLC_STATUS         0x67604
#define mmISP_IMC_FW_INBUF_DBG_RDMA2_SLC_STATUS         0x67608
#define mmISP_IMC_FW_INBUF_STATE                        0x67610
#define mmISP_IMC_CVP_OUTBUF_SLC_ACK                    0x67800
#define mmISP_IMC_CVP_OUTBUF_CAM0_STRM0_REL             0x67804
#define mmISP_IMC_CVP_OUTBUF_CAM0_STRM1_REL             0x67808
#define mmISP_IMC_CVP_OUTBUF_CAM0_STRM2_REL             0x6780C
#define mmISP_IMC_CVP_OUTBUF_CAM0_STRM3_REL             0x67810
#define mmISP_IMC_CVP_OUTBUF_CAM0_IR_REL                0x67814
#define mmISP_IMC_CVP_OUTBUF_CAM0_IRSTAT_REL            0x67818
#define mmISP_IMC_CVP_OUTBUF_CAM0_RGBSTAT_REL           0x6781C
#define mmISP_IMC_CVP_OUTBUF_CAM1_STRM0_REL             0x67820
#define mmISP_IMC_CVP_OUTBUF_CAM1_STRM1_REL             0x67824
#define mmISP_IMC_CVP_OUTBUF_CAM1_STRM2_REL             0x67828
#define mmISP_IMC_CVP_OUTBUF_CAM1_STRM3_REL             0x6782C
#define mmISP_IMC_CVP_OUTBUF_CAM1_IR_REL                0x67830
#define mmISP_IMC_CVP_OUTBUF_CAM1_IRSTAT_REL            0x67834
#define mmISP_IMC_CVP_OUTBUF_CAM1_RGBSTAT_REL           0x67838
#define mmISP_IMC_FW_OUTBUF_CTRL                        0x67900
#define mmISP_IMC_FW_OUTBUF_CAM0_STRM0_BASE_ADDR        0x67904
#define mmISP_IMC_FW_OUTBUF_CAM0_STRM1_BASE_ADDR        0x67908
#define mmISP_IMC_FW_OUTBUF_CAM0_STRM2_BASE_ADDR        0x67910
#define mmISP_IMC_FW_OUTBUF_CAM0_STRM3_BASE_ADDR        0x67914
#define mmISP_IMC_FW_OUTBUF_CAM0_IR_BASE_ADDR           0x67918
#define mmISP_IMC_FW_OUTBUF_CAM1_STRM0_BASE_ADDR        0x6791C
#define mmISP_IMC_FW_OUTBUF_CAM1_STRM1_BASE_ADDR        0x67920
#define mmISP_IMC_FW_OUTBUF_CAM1_STRM2_BASE_ADDR        0x67924
#define mmISP_IMC_FW_OUTBUF_CAM1_STRM3_BASE_ADDR        0x67928
#define mmISP_IMC_FW_OUTBUF_CAM1_IR_BASE_ADDR           0x6792C
#define mmISP_IMC_FW_OUTBUF_CAM0_ACK_INTR_MAP           0x67930
#define mmISP_IMC_FW_OUTBUF_CAM1_ACK_INTR_MAP           0x67934
#define mmISP_IMC_FW_OUTBUF_FRM_BROKEN                  0x67938
#define mmISP_IMC_FW_OUTBUF_TRIG                        0x6793C
#define mmISP_IMC_FW_OUTBUF_RESET                       0x67940
#define mmISP_IMC_FW_OUTBUF_CAM0_REL                    0x67980
#define mmISP_IMC_FW_OUTBUF_CAM1_REL                    0x67984
#define mmISP_IMC_FW_OUTBUF_OVFL_MIS                    0x67990
#define mmISP_IMC_FW_OUTBUF_OVFL_RIS                    0x67994
#define mmISP_IMC_FW_OUTBUF_OVFL_MASK                   0x67998
#define mmISP_IMC_FW_OUTBUF_OVFL_CLR                    0x6799C
#define mmISP_IMC_FW_OUTBUF_OVFL_SET                    0x679A0
#define mmISP_IMC_FW_OUTBUF_CVP_ACK_MIS                 0x679B0
#define mmISP_IMC_FW_OUTBUF_CVP_ACK_RIS                 0x679B4
#define mmISP_IMC_FW_OUTBUF_CVP_ACK_MASK                0x679B8
#define mmISP_IMC_FW_OUTBUF_CVP_ACK_CLR                 0x679BC
#define mmISP_IMC_FW_OUTBUF_CVP_ACK_SET                 0x679C0
#define mmISP_IMC_FW_OUTBUF_MIS                         0x679C4
#define mmISP_IMC_FW_OUTBUF_RIS                         0x679C8
#define mmISP_IMC_FW_OUTBUF_MSK                         0x679CC
#define mmISP_IMC_FW_OUTBUF_CLR                         0x679D0
#define mmISP_IMC_FW_OUTBUF_ISR                         0x679D4
#define mmISP_IMC_FW_OUTBUF_CAM0_STM0_FRM_DONE          0x679D8
#define mmISP_IMC_FW_OUTBUF_CAM0_STM1_FRM_DONE          0x679DC
#define mmISP_IMC_FW_OUTBUF_CAM0_STM2_FRM_DONE          0x679E0
#define mmISP_IMC_FW_OUTBUF_CAM0_STM3_FRM_DONE          0x679E4
#define mmISP_IMC_FW_OUTBUF_CAM0_IR_FRM_DONE            0x679E8
#define mmISP_IMC_FW_OUTBUF_CAM1_STM0_FRM_DONE          0x679EC
#define mmISP_IMC_FW_OUTBUF_CAM1_STM1_FRM_DONE          0x679F0
#define mmISP_IMC_FW_OUTBUF_CAM1_STM2_FRM_DONE          0x679F4
#define mmISP_IMC_FW_OUTBUF_CAM1_STM3_FRM_DONE          0x679F8
#define mmISP_IMC_FW_OUTBUF_CAM1_IR_FRM_DONE            0x679FC
#define mmISP_IMC_FW_OUTBUF_DBG_CAM0_STM0_IN            0x67A00
#define mmISP_IMC_FW_OUTBUF_DBG_CAM1_STM0_IN            0x67A04
#define mmISP_IMC_FW_OUTBUF_DBG_CAM0_STM0_OUT           0x67A08
#define mmISP_IMC_FW_OUTBUF_DBG_CAM1_STM0_OUT           0x67A0C
#define mmISP_IMC_FW_OUTBUF_DBG_CAM0_STM1_IN            0x67A10
#define mmISP_IMC_FW_OUTBUF_DBG_CAM1_STM1_IN            0x67A14
#define mmISP_IMC_FW_OUTBUF_DBG_CAM0_STM1_OUT           0x67A18
#define mmISP_IMC_FW_OUTBUF_DBG_CAM1_STM1_OUT           0x67A1C
#define mmISP_IMC_FW_OUTBUF_DBG_CAM0_STM2_IN            0x67A20
#define mmISP_IMC_FW_OUTBUF_DBG_CAM1_STM2_IN            0x67A24
#define mmISP_IMC_FW_OUTBUF_DBG_CAM0_STM2_OUT           0x67A28
#define mmISP_IMC_FW_OUTBUF_DBG_CAM1_STM2_OUT           0x67A2C
#define mmISP_IMC_FW_OUTBUF_DBG_CAM0_STM3_IN            0x67A30
#define mmISP_IMC_FW_OUTBUF_DBG_CAM1_STM3_IN            0x67A34
#define mmISP_IMC_FW_OUTBUF_DBG_CAM0_STM3_OUT           0x67A38
#define mmISP_IMC_FW_OUTBUF_DBG_CAM1_STM3_OUT           0x67A3C
#define mmISP_IMC_FW_OUTBUF_DBG_CAM0_STMIR_IN           0x67A40
#define mmISP_IMC_FW_OUTBUF_DBG_CAM1_STMIR_IN           0x67A44
#define mmISP_IMC_FW_OUTBUF_DBG_CAM0_STMIR_OUT          0x67A48
#define mmISP_IMC_FW_OUTBUF_DBG_CAM1_STMIR_OUT          0x67A4C
#define mmISP_IMC_FW_OUTBUF_STATE                       0x67A80


// Registers from ISP_IREG block

#define mmISP_STATUS                                    0x61000
#define mmISP_CCPU_CNTL                                 0x61004
#define mmISP_SOFT_RESET                                0x61008
#define mmISP_RB_BASE_LO1                               0x6100C
#define mmISP_RB_BASE_HI1                               0x61010
#define mmISP_RB_SIZE1                                  0x61014
#define mmISP_RB_RPTR1                                  0x61018
#define mmISP_RB_WPTR1                                  0x6101C
#define mmISP_RB_BASE_LO2                               0x61020
#define mmISP_RB_BASE_HI2                               0x61024
#define mmISP_RB_SIZE2                                  0x61028
#define mmISP_RB_RPTR2                                  0x6102C
#define mmISP_RB_WPTR2                                  0x61030
#define mmISP_RB_BASE_LO3                               0x61034
#define mmISP_RB_BASE_HI3                               0x61038
#define mmISP_RB_SIZE3                                  0x6103C
#define mmISP_RB_RPTR3                                  0x61040
#define mmISP_RB_WPTR3                                  0x61044
#define mmISP_RB_BASE_LO4                               0x61048
#define mmISP_RB_BASE_HI4                               0x6104C
#define mmISP_RB_SIZE4                                  0x61050
#define mmISP_RB_RPTR4                                  0x61054
#define mmISP_RB_WPTR4                                  0x61058
#define mmISP_RB_BASE_LO5                               0x6105C
#define mmISP_RB_BASE_HI5                               0x61060
#define mmISP_RB_SIZE5                                  0x61064
#define mmISP_RB_RPTR5                                  0x61068
#define mmISP_RB_WPTR5                                  0x6106C
#define mmISP_RB_BASE_LO6                               0x61070
#define mmISP_RB_BASE_HI6                               0x61074
#define mmISP_RB_SIZE6                                  0x61078
#define mmISP_RB_RPTR6                                  0x6107C
#define mmISP_RB_WPTR6                                  0x61080
#define mmISP_RB_BASE_LO7                               0x61084
#define mmISP_RB_BASE_HI7                               0x61088
#define mmISP_RB_SIZE7                                  0x6108C
#define mmISP_RB_RPTR7                                  0x61090
#define mmISP_RB_WPTR7                                  0x61094
#define mmISP_RB_BASE_LO8                               0x61098
#define mmISP_RB_BASE_HI8                               0x6109C
#define mmISP_RB_SIZE8                                  0x610A0
#define mmISP_RB_RPTR8                                  0x610A4
#define mmISP_RB_WPTR8                                  0x610A8
#define mmISP_RB_BASE_LO9                               0x610AC
#define mmISP_RB_BASE_HI9                               0x610B0
#define mmISP_RB_SIZE9                                  0x610B4
#define mmISP_RB_RPTR9                                  0x610B8
#define mmISP_RB_WPTR9                                  0x610BC
#define mmISP_RB_BASE_LO10                              0x610C0
#define mmISP_RB_BASE_HI10                              0x610C4
#define mmISP_RB_SIZE10                                 0x610C8
#define mmISP_RB_RPTR10                                 0x610CC
#define mmISP_RB_WPTR10                                 0x610D0
#define mmISP_RB_BASE_LO11                              0x610D4
#define mmISP_RB_BASE_HI11                              0x610D8
#define mmISP_RB_SIZE11                                 0x610DC
#define mmISP_RB_RPTR11                                 0x610E0
#define mmISP_RB_WPTR11                                 0x610E4
#define mmISP_RB_BASE_LO12                              0x610E8
#define mmISP_RB_BASE_HI12                              0x610EC
#define mmISP_RB_SIZE12                                 0x610F0
#define mmISP_RB_RPTR12                                 0x610F4
#define mmISP_RB_WPTR12                                 0x610F8
#define mmISP_RB_BASE_LO13                              0x610FC
#define mmISP_RB_BASE_HI13                              0x61100
#define mmISP_RB_SIZE13                                 0x61104
#define mmISP_RB_RPTR13                                 0x61108
#define mmISP_RB_WPTR13                                 0x6110C
#define mmISP_RB_BASE_LO14                              0x61110
#define mmISP_RB_BASE_HI14                              0x61114
#define mmISP_RB_SIZE14                                 0x61118
#define mmISP_RB_RPTR14                                 0x6111C
#define mmISP_RB_WPTR14                                 0x61120
#define mmISP_RB_BASE_LO15                              0x61124
#define mmISP_RB_BASE_HI15                              0x61128
#define mmISP_RB_SIZE15                                 0x6112C
#define mmISP_RB_RPTR15                                 0x61130
#define mmISP_RB_WPTR15                                 0x61134
#define mmISP_RB_BASE_LO16                              0x61138
#define mmISP_RB_BASE_HI16                              0x6113C
#define mmISP_RB_SIZE16                                 0x61140
#define mmISP_RB_RPTR16                                 0x61144
#define mmISP_RB_WPTR16                                 0x61148
#define mmISP_LOG_RB_BASE_LO                            0x6114C
#define mmISP_LOG_RB_BASE_HI                            0x61150
#define mmISP_LOG_RB_SIZE                               0x61154
#define mmISP_LOG_RB_RPTR                               0x61158
#define mmISP_LOG_RB_WPTR                               0x6115C
#define mmISP_GPIO_SENSOR0_CLK                          0x61160
#define mmISP_GPIO_SENSOR1_CLK                          0x61164
#define mmISP_GPIO_SENSOR2_CLK                          0x61168
#define mmISP_GPIO_SHUTDOWN_SENSOR0                     0x6116C
#define mmISP_GPIO_SHUTDOWN_SENSOR1                     0x61170
#define mmISP_GPIO_SHUTDOWN_SENSOR2                     0x61174
#define mmISP_GPIO_PRIV_LED                             0x61178
#define mmISP_GPIO_IR_ILLU                              0x6117C
#define mmISP_SENSOR0_I2C_CTRL                          0x61180
#define mmISP_SENSOR1_I2C_CTRL                          0x61184
#define mmISP_SENSOR2_I2C_CTRL                          0x61188
#define mmISP_CLOCK_GATING_A                            0x6118C
#define mmISP_CLOCK_GATING_B                            0x61190
#define mmISP_SYS_INT0_EN                               0x61194
#define mmISP_SYS_INT0_STATUS                           0x61198
#define mmISP_SYS_INT0_ACK                              0x6119C
#define mmISP_SYS_INT1_EN                               0x611A0
#define mmISP_SYS_INT1_STATUS                           0x611A4
#define mmISP_SYS_INT1_ACK                              0x611A8
#define mmISP_SYS_INT2_EN                               0x611AC
#define mmISP_SYS_INT2_STATUS                           0x611B0
#define mmISP_SYS_INT2_ACK                              0x611B4
#define mmISP_IH_OVERRUN                                0x611B8
#define mmISP_IH_CTX                                    0x611BC
#define mmISP_CCPU_PFM_CTRL                             0x611C0
#define mmISP_CCPU_PFM_REGION_SET0                      0x611C4
#define mmISP_CCPU_PFM_REGION_SET1                      0x611C8
#define mmISP_CCPU_PFM_REGION_SET2                      0x611CC
#define mmISP_CCPU_PFM_REGION_SET3                      0x611D0
#define mmISP_CCPU_PFM_REGION_SET4                      0x611D4
#define mmISP_CCPU_PFM_REGION_SET5                      0x611D8
#define mmISP_CCPU_PFM_REGION_SET6                      0x611DC
#define mmISP_CCPU_PFM_REGION_SET7                      0x611E0
#define mmISP_CCPU_PFM_STAT0_CNT                        0x611E4
#define mmISP_CCPU_PFM_STAT1_CNT                        0x611E8
#define mmISP_CCPU_PFM_STAT2_CNT                        0x611EC
#define mmISP_CCPU_PFM_STAT3_CNT                        0x611F0
#define mmISP_CCPU_PFM_STAT4_CNT                        0x611F4
#define mmISP_CCPU_PFM_STAT5_CNT                        0x611F8
#define mmISP_CCPU_PFM_STAT6_CNT                        0x611FC
#define mmISP_CCPU_PFM_STAT7_CNT                        0x61200
#define mmISP_CCPU_AXI4_WUSER                           0x61204
#define mmISP_CCPU_AXI4_WR_GENERAL                      0x61208
#define mmISP_CCPU_AXI4_RD_GENERAL                      0x6120C
#define mmISP_IDMA_AXI4_WUSER                           0x61210
#define mmISP_IDMA_AXI4_WR_GENERAL                      0x61214
#define mmISP_IDMA_AXI4_RD_GENERAL                      0x61218
#define mmISP_BUS_CCPU_ADR_OFFSET                       0x6121C
#define mmISP_BUS_IMC_ADR_OFFSET                        0x61220
#define mmISP_SYS_INT3_EN                               0x61224
#define mmISP_SYS_INT3_STATUS                           0x61228
#define mmISP_SYS_INT3_ACK                              0x6122C
#define mmISP_PSTATE_RETRAIN_SEL                        0x61230
#define mmISP_CCPU_SCRATCH0                             0x61400
#define mmISP_CCPU_SCRATCH1                             0x61404
#define mmISP_CCPU_SCRATCH2                             0x61408
#define mmISP_CCPU_SCRATCH3                             0x6140C
#define mmISP_CCPU_SCRATCH4                             0x61410
#define mmISP_CCPU_SCRATCH5                             0x61414
#define mmISP_CCPU_SCRATCH6                             0x61418
#define mmISP_CCPU_SCRATCH7                             0x6141C
#define mmISP_CCPU_SCRATCH8                             0x61420
#define mmISP_CCPU_SCRATCH9                             0x61424
#define mmISP_CCPU_SCRATCHA                             0x61428
#define mmISP_CCPU_SCRATCHB                             0x6142C
#define mmISP_CCPU_SCRATCHC                             0x61430
#define mmISP_CCPU_SCRATCHD                             0x61434
#define mmISP_CCPU_SCRATCHE                             0x61438
#define mmISP_CCPU_SCRATCHF                             0x6143C
#define mmISP_VERSION                                   0x61440
#define mmISP_FW_DBG_DATA0                              0x61444
#define mmISP_FW_DBG_DATA1                              0x61448
#define mmISP_CCPU_PDEBUG_STATUS                        0x6144C
#define mmISP_CCPU_PDEBUG_DATA                          0x61450
#define mmISP_CCPU_PDEBUG_LS0_32UPPERBITS               0x61454
#define mmISP_CCPU_PDEBUG_LS0_32LOWERBITS               0x61458
#define mmISP_CCPU_PDEBUG_LS0_ADDR                      0x6145C
#define mmISP_CCPU_PDEBUG_PC                            0x61460
#define mmISP_CGC_STATUS                                0x61464
#define mmISP_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL         0x61468
#define mmISP_SEMA_WAIT_FAIL_TIMEOUT_CNTL               0x6146C
#define mmISP_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL       0x61470
#define mmISP_SEMA_ADDR_LOW                             0x61474
#define mmISP_SEMA_ADDR_HIGH                            0x61478
#define mmISP_SEMA_CTL                                  0x6147C
#define mmISP_SEMA_STATUS                               0x61480
#define mmISP_MIPI0_TIMESTAMP_LO                        0x61484
#define mmISP_MIPI0_TIMESTAMP_HI                        0x61488
#define mmISP_MIPI1_TIMESTAMP_LO                        0x6148C
#define mmISP_MIPI1_TIMESTAMP_HI                        0x61490
#define mmISP_MIPI2_TIMESTAMP_LO                        0x61494
#define mmISP_MIPI2_TIMESTAMP_HI                        0x61498
#define mmISP_FREE_RUN_TIMESTAMP_LO                     0x6149C
#define mmISP_FREE_RUN_TIMESTAMP_HI                     0x614A0
#define mmISP_MB0_RIS                                   0x614A4
#define mmISP_MB0_MIS                                   0x614A8
#define mmISP_MB0_IMSC                                  0x614AC
#define mmISP_MB1_RIS                                   0x614B0
#define mmISP_MB1_MIS                                   0x614B4
#define mmISP_MB1_IMSC                                  0x614BC


// Registers from ISP_MIPI block

#define mmISP_MIPI_CCL                                  0x63000
#define mmISP_MIPI_ICCL                                 0x63004
#define mmISP_MIPI_IRCL                                 0x63008
#define mmISP_MIPI_DPCL                                 0x6300C
#define mmISP_MIPI_CREST                                0x63010
#define mmISP_MIPI_RSVD0                                0x63014
#define mmISP_MIPI_RSVD1                                0x63018
#define mmISP_MIPI_RSVD2                                0x6301C


// Registers from ISP_MIPI_PIPE block

#define mmISP_MIPI_PIPE0_ICCL                           0x63300
#define mmISP_MIPI_PIPE0_IRCL                           0x63304
#define mmISP_MIPI_PIPE0_DPCL                           0x63308
#define mmISP_MIPI_PIPE1_ICCL                           0x64800
#define mmISP_MIPI_PIPE1_IRCL                           0x64804
#define mmISP_MIPI_PIPE1_DPCL                           0x64808
#define mmISP_MIPI_PIPE2_ICCL                           0x65D00
#define mmISP_MIPI_PIPE2_IRCL                           0x65D04
#define mmISP_MIPI_PIPE2_DPCL                           0x65D08


// Registers from ISP_MIPI_PHY block

#define mmISP_MIPI_PHY0_REG0                            0x63080
#define mmISP_MIPI_PHY0_REG1                            0x63084
#define mmISP_MIPI_PHY0_REG2                            0x63088
#define mmISP_MIPI_PHY0_REG3                            0x6308C
#define mmISP_MIPI_PHY0_REG4                            0x63090
#define mmISP_MIPI_PHY0_REG5                            0x63094
#define mmISP_MIPI_PHY0_REG6                            0x63098
#define mmISP_MIPI_PHY0_REG7                            0x6309C
#define mmISP_MIPI_PHY0_TESTINTERF_CMD                  0x630A0
#define mmISP_MIPI_PHY0_TESTINTERF_ACK                  0x630A4
#define mmISP_MIPI_PHY1_REG0                            0x63100
#define mmISP_MIPI_PHY1_REG1                            0x63104
#define mmISP_MIPI_PHY1_REG2                            0x63108
#define mmISP_MIPI_PHY1_REG3                            0x6310C
#define mmISP_MIPI_PHY1_REG4                            0x63110
#define mmISP_MIPI_PHY1_REG5                            0x63114
#define mmISP_MIPI_PHY1_REG6                            0x63118
#define mmISP_MIPI_PHY1_REG7                            0x6311C
#define mmISP_MIPI_PHY1_TESTINTERF_CMD                  0x63120
#define mmISP_MIPI_PHY1_TESTINTERF_ACK                  0x63124
#define mmISP_MIPI_PHY2_REG0                            0x63180
#define mmISP_MIPI_PHY2_REG1                            0x63184
#define mmISP_MIPI_PHY2_REG2                            0x63188
#define mmISP_MIPI_PHY2_REG3                            0x6318C
#define mmISP_MIPI_PHY2_REG4                            0x63190
#define mmISP_MIPI_PHY2_REG5                            0x63194
#define mmISP_MIPI_PHY2_REG6                            0x63198
#define mmISP_MIPI_PHY2_REG7                            0x6319C
#define mmISP_MIPI_PHY2_TESTINTERF_CMD                  0x631A0
#define mmISP_MIPI_PHY2_TESTINTERF_ACK                  0x631A4


// Registers from ISP_MIPI_CSI block

#define mmISP_MIPI_CSI0_CTRL                            0x63400
#define mmISP_MIPI_CSI0_STATUS                          0x63404
#define mmISP_MIPI_CSI0_IMSC                            0x63408
#define mmISP_MIPI_CSI0_RIS                             0x6340C
#define mmISP_MIPI_CSI0_MIS                             0x63410
#define mmISP_MIPI_CSI0_ICR                             0x63414
#define mmISP_MIPI_CSI0_ISR                             0x63418
#define mmISP_MIPI_CSI0_IMSC_1                          0x634C0
#define mmISP_MIPI_CSI0_RIS_1                           0x634C4
#define mmISP_MIPI_CSI0_MIS_1                           0x634C8
#define mmISP_MIPI_CSI0_ICR_1                           0x634CC
#define mmISP_MIPI_CSI0_ISR_1                           0x634D0
#define mmISP_MIPI_CSI0_CUR_DATA_ID                     0x6341C
#define mmISP_MIPI_CSI0_CH0_IMG_DATA_SEL                0x63420
#define mmISP_MIPI_CSI0_CH1_IMG_DATA_SEL                0x63424
#define mmISP_MIPI_CSI0_CH2_IMG_DATA_SEL                0x63428
#define mmISP_MIPI_CSI0_CH3_IMG_DATA_SEL                0x6342C
#define mmISP_MIPI_CSI0_CH4_IMG_DATA_SEL                0x63430
#define mmISP_MIPI_CSI0_CH0_COMPRESSED_MODE             0x63434
#define mmISP_MIPI_CSI0_CH1_COMPRESSED_MODE             0x63438
#define mmISP_MIPI_CSI0_CH2_COMPRESSED_MODE             0x6343C
#define mmISP_MIPI_CSI0_CH3_COMPRESSED_MODE             0x63440
#define mmISP_MIPI_CSI0_CH4_COMPRESSED_MODE             0x63444
#define mmISP_MIPI_CSI0_VC0_FRAME_NUM                   0x63448
#define mmISP_MIPI_CSI0_VC0_GEN_SHORT_DT                0x6344C
#define mmISP_MIPI_CSI0_VC0_GEN_SHORT_8_9               0x63450
#define mmISP_MIPI_CSI0_VC0_GEN_SHORT_A_B               0x63454
#define mmISP_MIPI_CSI0_VC0_GEN_SHORT_C_D               0x63458
#define mmISP_MIPI_CSI0_VC0_GEN_SHORT_E_F               0x6345C
#define mmISP_MIPI_CSI0_VC1_FRAME_NUM                   0x63460
#define mmISP_MIPI_CSI0_VC1_GEN_SHORT_DT                0x63464
#define mmISP_MIPI_CSI0_VC1_GEN_SHORT_8_9               0x63468
#define mmISP_MIPI_CSI0_VC1_GEN_SHORT_A_B               0x6346C
#define mmISP_MIPI_CSI0_VC1_GEN_SHORT_C_D               0x63470
#define mmISP_MIPI_CSI0_VC1_GEN_SHORT_E_F               0x63474
#define mmISP_MIPI_CSI0_VC2_FRAME_NUM                   0x63478
#define mmISP_MIPI_CSI0_VC2_GEN_SHORT_DT                0x6347C
#define mmISP_MIPI_CSI0_VC2_GEN_SHORT_8_9               0x63480
#define mmISP_MIPI_CSI0_VC2_GEN_SHORT_A_B               0x63484
#define mmISP_MIPI_CSI0_VC2_GEN_SHORT_C_D               0x63488
#define mmISP_MIPI_CSI0_VC2_GEN_SHORT_E_F               0x6348C
#define mmISP_MIPI_CSI0_VC3_FRAME_NUM                   0x63490
#define mmISP_MIPI_CSI0_VC3_GEN_SHORT_DT                0x63494
#define mmISP_MIPI_CSI0_VC3_GEN_SHORT_8_9               0x63498
#define mmISP_MIPI_CSI0_VC3_GEN_SHORT_A_B               0x6349C
#define mmISP_MIPI_CSI0_VC3_GEN_SHORT_C_D               0x634A0
#define mmISP_MIPI_CSI0_VC3_GEN_SHORT_E_F               0x634A4
#define mmISP_MIPI_CSI0_ADD_DATA_SEL1                   0x634A8
#define mmISP_MIPI_CSI0_ADD_DATA_SEL2                   0x634AC
#define mmISP_MIPI_CSI0_ADD_DATA_SEL3                   0x634B0
#define mmISP_MIPI_CSI0_ADD_DATA_SEL4                   0x634B4
#define mmISP_MIPI_CSI0_ADD_DATA_FRAME_SIZE             0x634B8
#define mmISP_MIPI_CSI0_ADD_DATA_VBLANK_CNT             0x634BC
#define mmISP_MIPI_CSI1_CTRL                            0x64900
#define mmISP_MIPI_CSI1_STATUS                          0x64904
#define mmISP_MIPI_CSI1_IMSC                            0x64908
#define mmISP_MIPI_CSI1_RIS                             0x6490C
#define mmISP_MIPI_CSI1_MIS                             0x64910
#define mmISP_MIPI_CSI1_ICR                             0x64914
#define mmISP_MIPI_CSI1_ISR                             0x64918
#define mmISP_MIPI_CSI1_IMSC_1                          0x649C0
#define mmISP_MIPI_CSI1_RIS_1                           0x649C4
#define mmISP_MIPI_CSI1_MIS_1                           0x649C8
#define mmISP_MIPI_CSI1_ICR_1                           0x649CC
#define mmISP_MIPI_CSI1_ISR_1                           0x649D0
#define mmISP_MIPI_CSI1_CUR_DATA_ID                     0x6491C
#define mmISP_MIPI_CSI1_CH0_IMG_DATA_SEL                0x64920
#define mmISP_MIPI_CSI1_CH1_IMG_DATA_SEL                0x64924
#define mmISP_MIPI_CSI1_CH2_IMG_DATA_SEL                0x64928
#define mmISP_MIPI_CSI1_CH3_IMG_DATA_SEL                0x6492C
#define mmISP_MIPI_CSI1_CH4_IMG_DATA_SEL                0x64930
#define mmISP_MIPI_CSI1_CH0_COMPRESSED_MODE             0x64934
#define mmISP_MIPI_CSI1_CH1_COMPRESSED_MODE             0x64938
#define mmISP_MIPI_CSI1_CH2_COMPRESSED_MODE             0x6493C
#define mmISP_MIPI_CSI1_CH3_COMPRESSED_MODE             0x64940
#define mmISP_MIPI_CSI1_CH4_COMPRESSED_MODE             0x64944
#define mmISP_MIPI_CSI1_VC0_FRAME_NUM                   0x64948
#define mmISP_MIPI_CSI1_VC0_GEN_SHORT_DT                0x6494C
#define mmISP_MIPI_CSI1_VC0_GEN_SHORT_8_9               0x64950
#define mmISP_MIPI_CSI1_VC0_GEN_SHORT_A_B               0x64954
#define mmISP_MIPI_CSI1_VC0_GEN_SHORT_C_D               0x64958
#define mmISP_MIPI_CSI1_VC0_GEN_SHORT_E_F               0x6495C
#define mmISP_MIPI_CSI1_VC1_FRAME_NUM                   0x64960
#define mmISP_MIPI_CSI1_VC1_GEN_SHORT_DT                0x64964
#define mmISP_MIPI_CSI1_VC1_GEN_SHORT_8_9               0x64968
#define mmISP_MIPI_CSI1_VC1_GEN_SHORT_A_B               0x6496C
#define mmISP_MIPI_CSI1_VC1_GEN_SHORT_C_D               0x64970
#define mmISP_MIPI_CSI1_VC1_GEN_SHORT_E_F               0x64974
#define mmISP_MIPI_CSI1_VC2_FRAME_NUM                   0x64978
#define mmISP_MIPI_CSI1_VC2_GEN_SHORT_DT                0x6497C
#define mmISP_MIPI_CSI1_VC2_GEN_SHORT_8_9               0x64980
#define mmISP_MIPI_CSI1_VC2_GEN_SHORT_A_B               0x64984
#define mmISP_MIPI_CSI1_VC2_GEN_SHORT_C_D               0x64988
#define mmISP_MIPI_CSI1_VC2_GEN_SHORT_E_F               0x6498C
#define mmISP_MIPI_CSI1_VC3_FRAME_NUM                   0x64990
#define mmISP_MIPI_CSI1_VC3_GEN_SHORT_DT                0x64994
#define mmISP_MIPI_CSI1_VC3_GEN_SHORT_8_9               0x64998
#define mmISP_MIPI_CSI1_VC3_GEN_SHORT_A_B               0x6499C
#define mmISP_MIPI_CSI1_VC3_GEN_SHORT_C_D               0x649A0
#define mmISP_MIPI_CSI1_VC3_GEN_SHORT_E_F               0x649A4
#define mmISP_MIPI_CSI1_ADD_DATA_SEL1                   0x649A8
#define mmISP_MIPI_CSI1_ADD_DATA_SEL2                   0x649AC
#define mmISP_MIPI_CSI1_ADD_DATA_SEL3                   0x649B0
#define mmISP_MIPI_CSI1_ADD_DATA_SEL4                   0x649B4
#define mmISP_MIPI_CSI1_ADD_DATA_FRAME_SIZE             0x649B8
#define mmISP_MIPI_CSI1_ADD_DATA_VBLANK_CNT             0x649BC
#define mmISP_MIPI_CSI2_CTRL                            0x65E00
#define mmISP_MIPI_CSI2_STATUS                          0x65E04
#define mmISP_MIPI_CSI2_IMSC                            0x65E08
#define mmISP_MIPI_CSI2_RIS                             0x65E0C
#define mmISP_MIPI_CSI2_MIS                             0x65E10
#define mmISP_MIPI_CSI2_ICR                             0x65E14
#define mmISP_MIPI_CSI2_ISR                             0x65E18
#define mmISP_MIPI_CSI2_IMSC_1                          0x65EC0
#define mmISP_MIPI_CSI2_RIS_1                           0x65EC4
#define mmISP_MIPI_CSI2_MIS_1                           0x65EC8
#define mmISP_MIPI_CSI2_ICR_1                           0x65ECC
#define mmISP_MIPI_CSI2_ISR_1                           0x65ED0
#define mmISP_MIPI_CSI2_CUR_DATA_ID                     0x65E1C
#define mmISP_MIPI_CSI2_CH0_IMG_DATA_SEL                0x65E20
#define mmISP_MIPI_CSI2_CH1_IMG_DATA_SEL                0x65E24
#define mmISP_MIPI_CSI2_CH2_IMG_DATA_SEL                0x65E28
#define mmISP_MIPI_CSI2_CH3_IMG_DATA_SEL                0x65E2C
#define mmISP_MIPI_CSI2_CH4_IMG_DATA_SEL                0x65E30
#define mmISP_MIPI_CSI2_CH0_COMPRESSED_MODE             0x65E34
#define mmISP_MIPI_CSI2_CH1_COMPRESSED_MODE             0x65E38
#define mmISP_MIPI_CSI2_CH2_COMPRESSED_MODE             0x65E3C
#define mmISP_MIPI_CSI2_CH3_COMPRESSED_MODE             0x65E40
#define mmISP_MIPI_CSI2_CH4_COMPRESSED_MODE             0x65E44
#define mmISP_MIPI_CSI2_VC0_FRAME_NUM                   0x65E48
#define mmISP_MIPI_CSI2_VC0_GEN_SHORT_DT                0x65E4C
#define mmISP_MIPI_CSI2_VC0_GEN_SHORT_8_9               0x65E50
#define mmISP_MIPI_CSI2_VC0_GEN_SHORT_A_B               0x65E54
#define mmISP_MIPI_CSI2_VC0_GEN_SHORT_C_D               0x65E58
#define mmISP_MIPI_CSI2_VC0_GEN_SHORT_E_F               0x65E5C
#define mmISP_MIPI_CSI2_VC1_FRAME_NUM                   0x65E60
#define mmISP_MIPI_CSI2_VC1_GEN_SHORT_DT                0x65E64
#define mmISP_MIPI_CSI2_VC1_GEN_SHORT_8_9               0x65E68
#define mmISP_MIPI_CSI2_VC1_GEN_SHORT_A_B               0x65E6C
#define mmISP_MIPI_CSI2_VC1_GEN_SHORT_C_D               0x65E70
#define mmISP_MIPI_CSI2_VC1_GEN_SHORT_E_F               0x65E74
#define mmISP_MIPI_CSI2_VC2_FRAME_NUM                   0x65E78
#define mmISP_MIPI_CSI2_VC2_GEN_SHORT_DT                0x65E7C
#define mmISP_MIPI_CSI2_VC2_GEN_SHORT_8_9               0x65E80
#define mmISP_MIPI_CSI2_VC2_GEN_SHORT_A_B               0x65E84
#define mmISP_MIPI_CSI2_VC2_GEN_SHORT_C_D               0x65E88
#define mmISP_MIPI_CSI2_VC2_GEN_SHORT_E_F               0x65E8C
#define mmISP_MIPI_CSI2_VC3_FRAME_NUM                   0x65E90
#define mmISP_MIPI_CSI2_VC3_GEN_SHORT_DT                0x65E94
#define mmISP_MIPI_CSI2_VC3_GEN_SHORT_8_9               0x65E98
#define mmISP_MIPI_CSI2_VC3_GEN_SHORT_A_B               0x65E9C
#define mmISP_MIPI_CSI2_VC3_GEN_SHORT_C_D               0x65EA0
#define mmISP_MIPI_CSI2_VC3_GEN_SHORT_E_F               0x65EA4
#define mmISP_MIPI_CSI2_ADD_DATA_SEL1                   0x65EA8
#define mmISP_MIPI_CSI2_ADD_DATA_SEL2                   0x65EAC
#define mmISP_MIPI_CSI2_ADD_DATA_SEL3                   0x65EB0
#define mmISP_MIPI_CSI2_ADD_DATA_SEL4                   0x65EB4
#define mmISP_MIPI_CSI2_ADD_DATA_FRAME_SIZE             0x65EB8
#define mmISP_MIPI_CSI2_ADD_DATA_VBLANK_CNT             0x65EBC


// Registers from ISP_MIPI_FLASH_CTRL block

#define mmISP_MIPI_FLASH_CTRL0_CTRL                     0x63580
#define mmISP_MIPI_FLASH_CTRL0_DELAY                    0x63584
#define mmISP_MIPI_FLASH_CTRL0_TIME                     0x63588
#define mmISP_MIPI_FLASH_CTRL0_MAX_TIME                 0x6358C
#define mmISP_MIPI_FLASH_CTRL0_END_TIME                 0x63590
#define mmISP_MIPI_FLASH_CTRL0_IMSC                     0x63594
#define mmISP_MIPI_FLASH_CTRL0_ISR                      0x63598
#define mmISP_MIPI_FLASH_CTRL0_ICR                      0x6359C
#define mmISP_MIPI_FLASH_CTRL0_RIS                      0x635A0
#define mmISP_MIPI_FLASH_CTRL0_MIS                      0x635A4
#define mmISP_MIPI_FLASH_CTRL1_CTRL                     0x64A80
#define mmISP_MIPI_FLASH_CTRL1_DELAY                    0x64A84
#define mmISP_MIPI_FLASH_CTRL1_TIME                     0x64A88
#define mmISP_MIPI_FLASH_CTRL1_MAX_TIME                 0x64A8C
#define mmISP_MIPI_FLASH_CTRL1_END_TIME                 0x64A90
#define mmISP_MIPI_FLASH_CTRL1_IMSC                     0x64A94
#define mmISP_MIPI_FLASH_CTRL1_ISR                      0x64A98
#define mmISP_MIPI_FLASH_CTRL1_ICR                      0x64A9C
#define mmISP_MIPI_FLASH_CTRL1_RIS                      0x64AA0
#define mmISP_MIPI_FLASH_CTRL1_MIS                      0x64AA4
#define mmISP_MIPI_FLASH_CTRL2_CTRL                     0x65F80
#define mmISP_MIPI_FLASH_CTRL2_DELAY                    0x65F84
#define mmISP_MIPI_FLASH_CTRL2_TIME                     0x65F88
#define mmISP_MIPI_FLASH_CTRL2_MAX_TIME                 0x65F8C
#define mmISP_MIPI_FLASH_CTRL2_END_TIME                 0x65F90
#define mmISP_MIPI_FLASH_CTRL2_IMSC                     0x65F94
#define mmISP_MIPI_FLASH_CTRL2_ISR                      0x65F98
#define mmISP_MIPI_FLASH_CTRL2_ICR                      0x65F9C
#define mmISP_MIPI_FLASH_CTRL2_RIS                      0x65FA0
#define mmISP_MIPI_FLASH_CTRL2_MIS                      0x65FA4


// Registers from ISP_MIPI_FORM block

#define mmISP_MIPI_MIPI0_FORM0_CTRL                     0x63600
#define mmISP_MIPI_MIPI0_FORM0_ACQ_PROP                 0x63604
#define mmISP_MIPI_MIPI0_FORM0_ACQ_H_OFFS               0x63608
#define mmISP_MIPI_MIPI0_FORM0_ACQ_V_OFFS               0x6360C
#define mmISP_MIPI_MIPI0_FORM0_ACQ_H_SIZE               0x63610
#define mmISP_MIPI_MIPI0_FORM0_ACQ_V_SIZE               0x63614
#define mmISP_MIPI_MIPI0_FORM0_FLAGS_SHD                0x63618
#define mmISP_MIPI_MIPI0_FORM0_ERR                      0x6361C
#define mmISP_MIPI_MIPI0_FORM0_ERR_CLR                  0x63620
#define mmISP_MIPI_MIPI0_FORM0_IMSC                     0x63624
#define mmISP_MIPI_MIPI0_FORM0_RIS                      0x63628
#define mmISP_MIPI_MIPI0_FORM0_MIS                      0x6362C
#define mmISP_MIPI_MIPI0_FORM0_ICR                      0x63630
#define mmISP_MIPI_MIPI0_FORM0_ISR                      0x63634
#define mmISP_MIPI_MIPI0_FORM0_OUT_H_OFFS               0x63638
#define mmISP_MIPI_MIPI0_FORM0_OUT_V_OFFS               0x6363C
#define mmISP_MIPI_MIPI0_FORM0_OUT_H_SIZE               0x63640
#define mmISP_MIPI_MIPI0_FORM0_OUT_V_SIZE               0x63644
#define mmISP_MIPI_MIPI0_FORM0_OUT_H_OFFS_SHD           0x63648
#define mmISP_MIPI_MIPI0_FORM0_OUT_V_OFFS_SHD           0x6364C
#define mmISP_MIPI_MIPI0_FORM0_OUT_H_SIZE_SHD           0x63650
#define mmISP_MIPI_MIPI0_FORM0_OUT_V_SIZE_SHD           0x63654
#define mmISP_MIPI_MIPI0_FORM0_PD_H_V_OFFS              0x63658
#define mmISP_MIPI_MIPI0_FORM0_PD_H_V_SIZE              0x6365C
#define mmISP_MIPI_MIPI0_FORM0_PD_UNIT_SIZE             0x63660
#define mmISP_MIPI_MIPI0_FORM0_PD_PATTERN               0x63664
#define mmISP_MIPI_MIPI0_FORM0_PD_H_V_OFFS_SHD          0x63670
#define mmISP_MIPI_MIPI0_FORM0_PD_H_V_SIZE_SHD          0x63674
#define mmISP_MIPI_MIPI0_FORM0_PD_UNIT_SIZE_SHD         0x63678
#define mmISP_MIPI_MIPI0_FORM0_PD_PATTERN_SHD           0x6367C
#define mmISP_MIPI_MIPI0_FORM0_FPGA_DEBUG_0             0x63680
#define mmISP_MIPI_MIPI0_FORM0_FPGA_DEBUG_1             0x63684
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_0           0x63688
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_1           0x6368C
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_2           0x63690
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_3           0x63694
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_4           0x63698
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_5           0x6369C
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_6           0x636A0
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_7           0x636A4
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_8           0x636A8
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_9           0x636AC
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_10          0x636B0
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_11          0x636B4
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_12          0x636B8
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_13          0x636BC
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_14          0x636C0
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_15          0x636C4
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_16          0x636C8
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_17          0x636CC
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_18          0x636D0
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_19          0x636D4
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_20          0x636D8
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_21          0x636DC
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_22          0x636E0
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_23          0x636E4
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_24          0x636E8
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_25          0x636EC
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_26          0x636F0
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_27          0x636F4
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_28          0x636F8
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_29          0x636FC
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_30          0x63700
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_31          0x63704
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_32          0x63708
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_33          0x6370C
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_34          0x63710
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_35          0x63714
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_36          0x63718
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_37          0x6371C
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_38          0x63720
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_39          0x63724
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_40          0x63728
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_41          0x6372C
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_42          0x63730
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_43          0x63734
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_44          0x63738
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_45          0x6373C
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_46          0x63740
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_47          0x63744
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_48          0x63748
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_49          0x6374C
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_50          0x63750
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_51          0x63754
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_52          0x63758
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_53          0x6375C
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_54          0x63760
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_55          0x63764
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_56          0x63768
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_57          0x6376C
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_58          0x63770
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_59          0x63774
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_60          0x63778
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_61          0x6377C
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_62          0x63780
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_63          0x63784
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_64          0x63788
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_65          0x6378C
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_66          0x63790
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_67          0x63794
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_68          0x63798
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_69          0x6379C
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_70          0x637A0
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_71          0x637A4
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_72          0x637A8
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_73          0x637AC
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_74          0x637B0
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_75          0x637B4
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_76          0x637B8
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_77          0x637BC
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_78          0x637C0
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_79          0x637C4
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_80          0x637C8
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_81          0x637CC
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_82          0x637D0
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_83          0x637D4
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_84          0x637D8
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_85          0x637DC
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_86          0x637E0
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_87          0x637E4
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_88          0x637E8
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_89          0x637EC
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_90          0x637F0
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_91          0x637F4
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_92          0x637F8
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_93          0x637FC
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_94          0x63800
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_95          0x63804
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_96          0x63808
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_97          0x6380C
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_98          0x63810
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_99          0x63814
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_100         0x63818
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_101         0x6381C
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_102         0x63820
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_103         0x63824
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_104         0x63828
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_105         0x6382C
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_106         0x63830
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_107         0x63834
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_108         0x63838
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_109         0x6383C
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_110         0x63840
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_111         0x63844
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_112         0x63848
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_113         0x6384C
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_114         0x63850
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_115         0x63854
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_116         0x63858
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_117         0x6385C
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_118         0x63860
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_119         0x63864
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_120         0x63868
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_121         0x6386C
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_122         0x63870
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_123         0x63874
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_124         0x63878
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_125         0x6387C
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_126         0x63880
#define mmISP_MIPI_MIPI0_FORM0_PD_LOC_TABLE_127         0x63884
#define mmISP_MIPI_MIPI0_FORM0_CTRL_SHD                 0x63890
#define mmISP_MIPI_MIPI0_FORM1_CTRL                     0x63900
#define mmISP_MIPI_MIPI0_FORM1_ACQ_PROP                 0x63904
#define mmISP_MIPI_MIPI0_FORM1_ACQ_H_OFFS               0x63908
#define mmISP_MIPI_MIPI0_FORM1_ACQ_V_OFFS               0x6390C
#define mmISP_MIPI_MIPI0_FORM1_ACQ_H_SIZE               0x63910
#define mmISP_MIPI_MIPI0_FORM1_ACQ_V_SIZE               0x63914
#define mmISP_MIPI_MIPI0_FORM1_FLAGS_SHD                0x63918
#define mmISP_MIPI_MIPI0_FORM1_ERR                      0x6391C
#define mmISP_MIPI_MIPI0_FORM1_ERR_CLR                  0x63920
#define mmISP_MIPI_MIPI0_FORM1_IMSC                     0x63924
#define mmISP_MIPI_MIPI0_FORM1_RIS                      0x63928
#define mmISP_MIPI_MIPI0_FORM1_MIS                      0x6392C
#define mmISP_MIPI_MIPI0_FORM1_ICR                      0x63930
#define mmISP_MIPI_MIPI0_FORM1_ISR                      0x63934
#define mmISP_MIPI_MIPI0_FORM1_OUT_H_OFFS               0x63938
#define mmISP_MIPI_MIPI0_FORM1_OUT_V_OFFS               0x6393C
#define mmISP_MIPI_MIPI0_FORM1_OUT_H_SIZE               0x63940
#define mmISP_MIPI_MIPI0_FORM1_OUT_V_SIZE               0x63944
#define mmISP_MIPI_MIPI0_FORM1_OUT_H_OFFS_SHD           0x63948
#define mmISP_MIPI_MIPI0_FORM1_OUT_V_OFFS_SHD           0x6394C
#define mmISP_MIPI_MIPI0_FORM1_OUT_H_SIZE_SHD           0x63950
#define mmISP_MIPI_MIPI0_FORM1_OUT_V_SIZE_SHD           0x63954
#define mmISP_MIPI_MIPI0_FORM1_PD_H_V_OFFS              0x63958
#define mmISP_MIPI_MIPI0_FORM1_PD_H_V_SIZE              0x6395C
#define mmISP_MIPI_MIPI0_FORM1_PD_UNIT_SIZE             0x63960
#define mmISP_MIPI_MIPI0_FORM1_PD_PATTERN               0x63964
#define mmISP_MIPI_MIPI0_FORM1_PD_H_V_OFFS_SHD          0x63970
#define mmISP_MIPI_MIPI0_FORM1_PD_H_V_SIZE_SHD          0x63974
#define mmISP_MIPI_MIPI0_FORM1_PD_UNIT_SIZE_SHD         0x63978
#define mmISP_MIPI_MIPI0_FORM1_PD_PATTERN_SHD           0x6397C
#define mmISP_MIPI_MIPI0_FORM1_FPGA_DEBUG_0             0x63980
#define mmISP_MIPI_MIPI0_FORM1_FPGA_DEBUG_1             0x63984
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_0           0x63988
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_1           0x6398C
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_2           0x63990
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_3           0x63994
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_4           0x63998
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_5           0x6399C
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_6           0x639A0
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_7           0x639A4
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_8           0x639A8
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_9           0x639AC
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_10          0x639B0
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_11          0x639B4
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_12          0x639B8
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_13          0x639BC
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_14          0x639C0
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_15          0x639C4
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_16          0x639C8
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_17          0x639CC
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_18          0x639D0
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_19          0x639D4
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_20          0x639D8
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_21          0x639DC
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_22          0x639E0
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_23          0x639E4
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_24          0x639E8
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_25          0x639EC
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_26          0x639F0
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_27          0x639F4
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_28          0x639F8
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_29          0x639FC
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_30          0x63A00
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_31          0x63A04
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_32          0x63A08
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_33          0x63A0C
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_34          0x63A10
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_35          0x63A14
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_36          0x63A18
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_37          0x63A1C
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_38          0x63A20
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_39          0x63A24
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_40          0x63A28
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_41          0x63A2C
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_42          0x63A30
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_43          0x63A34
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_44          0x63A38
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_45          0x63A3C
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_46          0x63A40
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_47          0x63A44
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_48          0x63A48
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_49          0x63A4C
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_50          0x63A50
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_51          0x63A54
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_52          0x63A58
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_53          0x63A5C
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_54          0x63A60
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_55          0x63A64
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_56          0x63A68
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_57          0x63A6C
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_58          0x63A70
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_59          0x63A74
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_60          0x63A78
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_61          0x63A7C
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_62          0x63A80
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_63          0x63A84
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_64          0x63A88
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_65          0x63A8C
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_66          0x63A90
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_67          0x63A94
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_68          0x63A98
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_69          0x63A9C
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_70          0x63AA0
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_71          0x63AA4
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_72          0x63AA8
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_73          0x63AAC
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_74          0x63AB0
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_75          0x63AB4
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_76          0x63AB8
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_77          0x63ABC
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_78          0x63AC0
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_79          0x63AC4
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_80          0x63AC8
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_81          0x63ACC
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_82          0x63AD0
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_83          0x63AD4
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_84          0x63AD8
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_85          0x63ADC
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_86          0x63AE0
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_87          0x63AE4
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_88          0x63AE8
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_89          0x63AEC
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_90          0x63AF0
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_91          0x63AF4
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_92          0x63AF8
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_93          0x63AFC
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_94          0x63B00
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_95          0x63B04
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_96          0x63B08
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_97          0x63B0C
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_98          0x63B10
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_99          0x63B14
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_100         0x63B18
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_101         0x63B1C
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_102         0x63B20
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_103         0x63B24
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_104         0x63B28
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_105         0x63B2C
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_106         0x63B30
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_107         0x63B34
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_108         0x63B38
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_109         0x63B3C
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_110         0x63B40
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_111         0x63B44
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_112         0x63B48
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_113         0x63B4C
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_114         0x63B50
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_115         0x63B54
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_116         0x63B58
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_117         0x63B5C
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_118         0x63B60
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_119         0x63B64
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_120         0x63B68
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_121         0x63B6C
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_122         0x63B70
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_123         0x63B74
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_124         0x63B78
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_125         0x63B7C
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_126         0x63B80
#define mmISP_MIPI_MIPI0_FORM1_PD_LOC_TABLE_127         0x63B84
#define mmISP_MIPI_MIPI0_FORM1_CTRL_SHD                 0x63B90
#define mmISP_MIPI_MIPI0_FORM2_CTRL                     0x63C00
#define mmISP_MIPI_MIPI0_FORM2_ACQ_PROP                 0x63C04
#define mmISP_MIPI_MIPI0_FORM2_ACQ_H_OFFS               0x63C08
#define mmISP_MIPI_MIPI0_FORM2_ACQ_V_OFFS               0x63C0C
#define mmISP_MIPI_MIPI0_FORM2_ACQ_H_SIZE               0x63C10
#define mmISP_MIPI_MIPI0_FORM2_ACQ_V_SIZE               0x63C14
#define mmISP_MIPI_MIPI0_FORM2_FLAGS_SHD                0x63C18
#define mmISP_MIPI_MIPI0_FORM2_ERR                      0x63C1C
#define mmISP_MIPI_MIPI0_FORM2_ERR_CLR                  0x63C20
#define mmISP_MIPI_MIPI0_FORM2_IMSC                     0x63C24
#define mmISP_MIPI_MIPI0_FORM2_RIS                      0x63C28
#define mmISP_MIPI_MIPI0_FORM2_MIS                      0x63C2C
#define mmISP_MIPI_MIPI0_FORM2_ICR                      0x63C30
#define mmISP_MIPI_MIPI0_FORM2_ISR                      0x63C34
#define mmISP_MIPI_MIPI0_FORM2_OUT_H_OFFS               0x63C38
#define mmISP_MIPI_MIPI0_FORM2_OUT_V_OFFS               0x63C3C
#define mmISP_MIPI_MIPI0_FORM2_OUT_H_SIZE               0x63C40
#define mmISP_MIPI_MIPI0_FORM2_OUT_V_SIZE               0x63C44
#define mmISP_MIPI_MIPI0_FORM2_OUT_H_OFFS_SHD           0x63C48
#define mmISP_MIPI_MIPI0_FORM2_OUT_V_OFFS_SHD           0x63C4C
#define mmISP_MIPI_MIPI0_FORM2_OUT_H_SIZE_SHD           0x63C50
#define mmISP_MIPI_MIPI0_FORM2_OUT_V_SIZE_SHD           0x63C54
#define mmISP_MIPI_MIPI0_FORM2_PD_H_V_OFFS              0x63C58
#define mmISP_MIPI_MIPI0_FORM2_PD_H_V_SIZE              0x63C5C
#define mmISP_MIPI_MIPI0_FORM2_PD_UNIT_SIZE             0x63C60
#define mmISP_MIPI_MIPI0_FORM2_PD_PATTERN               0x63C64
#define mmISP_MIPI_MIPI0_FORM2_PD_H_V_OFFS_SHD          0x63C70
#define mmISP_MIPI_MIPI0_FORM2_PD_H_V_SIZE_SHD          0x63C74
#define mmISP_MIPI_MIPI0_FORM2_PD_UNIT_SIZE_SHD         0x63C78
#define mmISP_MIPI_MIPI0_FORM2_PD_PATTERN_SHD           0x63C7C
#define mmISP_MIPI_MIPI0_FORM2_FPGA_DEBUG_0             0x63C80
#define mmISP_MIPI_MIPI0_FORM2_FPGA_DEBUG_1             0x63C84
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_0           0x63C88
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_1           0x63C8C
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_2           0x63C90
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_3           0x63C94
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_4           0x63C98
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_5           0x63C9C
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_6           0x63CA0
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_7           0x63CA4
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_8           0x63CA8
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_9           0x63CAC
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_10          0x63CB0
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_11          0x63CB4
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_12          0x63CB8
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_13          0x63CBC
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_14          0x63CC0
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_15          0x63CC4
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_16          0x63CC8
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_17          0x63CCC
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_18          0x63CD0
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_19          0x63CD4
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_20          0x63CD8
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_21          0x63CDC
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_22          0x63CE0
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_23          0x63CE4
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_24          0x63CE8
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_25          0x63CEC
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_26          0x63CF0
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_27          0x63CF4
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_28          0x63CF8
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_29          0x63CFC
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_30          0x63D00
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_31          0x63D04
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_32          0x63D08
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_33          0x63D0C
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_34          0x63D10
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_35          0x63D14
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_36          0x63D18
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_37          0x63D1C
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_38          0x63D20
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_39          0x63D24
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_40          0x63D28
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_41          0x63D2C
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_42          0x63D30
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_43          0x63D34
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_44          0x63D38
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_45          0x63D3C
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_46          0x63D40
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_47          0x63D44
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_48          0x63D48
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_49          0x63D4C
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_50          0x63D50
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_51          0x63D54
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_52          0x63D58
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_53          0x63D5C
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_54          0x63D60
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_55          0x63D64
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_56          0x63D68
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_57          0x63D6C
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_58          0x63D70
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_59          0x63D74
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_60          0x63D78
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_61          0x63D7C
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_62          0x63D80
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_63          0x63D84
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_64          0x63D88
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_65          0x63D8C
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_66          0x63D90
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_67          0x63D94
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_68          0x63D98
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_69          0x63D9C
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_70          0x63DA0
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_71          0x63DA4
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_72          0x63DA8
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_73          0x63DAC
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_74          0x63DB0
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_75          0x63DB4
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_76          0x63DB8
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_77          0x63DBC
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_78          0x63DC0
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_79          0x63DC4
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_80          0x63DC8
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_81          0x63DCC
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_82          0x63DD0
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_83          0x63DD4
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_84          0x63DD8
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_85          0x63DDC
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_86          0x63DE0
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_87          0x63DE4
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_88          0x63DE8
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_89          0x63DEC
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_90          0x63DF0
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_91          0x63DF4
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_92          0x63DF8
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_93          0x63DFC
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_94          0x63E00
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_95          0x63E04
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_96          0x63E08
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_97          0x63E0C
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_98          0x63E10
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_99          0x63E14
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_100         0x63E18
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_101         0x63E1C
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_102         0x63E20
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_103         0x63E24
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_104         0x63E28
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_105         0x63E2C
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_106         0x63E30
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_107         0x63E34
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_108         0x63E38
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_109         0x63E3C
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_110         0x63E40
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_111         0x63E44
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_112         0x63E48
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_113         0x63E4C
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_114         0x63E50
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_115         0x63E54
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_116         0x63E58
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_117         0x63E5C
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_118         0x63E60
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_119         0x63E64
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_120         0x63E68
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_121         0x63E6C
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_122         0x63E70
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_123         0x63E74
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_124         0x63E78
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_125         0x63E7C
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_126         0x63E80
#define mmISP_MIPI_MIPI0_FORM2_PD_LOC_TABLE_127         0x63E84
#define mmISP_MIPI_MIPI0_FORM2_CTRL_SHD                 0x63E90
#define mmISP_MIPI_MIPI0_FORM3_CTRL                     0x63F00
#define mmISP_MIPI_MIPI0_FORM3_ACQ_PROP                 0x63F04
#define mmISP_MIPI_MIPI0_FORM3_ACQ_H_OFFS               0x63F08
#define mmISP_MIPI_MIPI0_FORM3_ACQ_V_OFFS               0x63F0C
#define mmISP_MIPI_MIPI0_FORM3_ACQ_H_SIZE               0x63F10
#define mmISP_MIPI_MIPI0_FORM3_ACQ_V_SIZE               0x63F14
#define mmISP_MIPI_MIPI0_FORM3_FLAGS_SHD                0x63F18
#define mmISP_MIPI_MIPI0_FORM3_ERR                      0x63F1C
#define mmISP_MIPI_MIPI0_FORM3_ERR_CLR                  0x63F20
#define mmISP_MIPI_MIPI0_FORM3_IMSC                     0x63F24
#define mmISP_MIPI_MIPI0_FORM3_RIS                      0x63F28
#define mmISP_MIPI_MIPI0_FORM3_MIS                      0x63F2C
#define mmISP_MIPI_MIPI0_FORM3_ICR                      0x63F30
#define mmISP_MIPI_MIPI0_FORM3_ISR                      0x63F34
#define mmISP_MIPI_MIPI0_FORM3_OUT_H_OFFS               0x63F38
#define mmISP_MIPI_MIPI0_FORM3_OUT_V_OFFS               0x63F3C
#define mmISP_MIPI_MIPI0_FORM3_OUT_H_SIZE               0x63F40
#define mmISP_MIPI_MIPI0_FORM3_OUT_V_SIZE               0x63F44
#define mmISP_MIPI_MIPI0_FORM3_OUT_H_OFFS_SHD           0x63F48
#define mmISP_MIPI_MIPI0_FORM3_OUT_V_OFFS_SHD           0x63F4C
#define mmISP_MIPI_MIPI0_FORM3_OUT_H_SIZE_SHD           0x63F50
#define mmISP_MIPI_MIPI0_FORM3_OUT_V_SIZE_SHD           0x63F54
#define mmISP_MIPI_MIPI0_FORM3_PD_H_V_OFFS              0x63F58
#define mmISP_MIPI_MIPI0_FORM3_PD_H_V_SIZE              0x63F5C
#define mmISP_MIPI_MIPI0_FORM3_PD_UNIT_SIZE             0x63F60
#define mmISP_MIPI_MIPI0_FORM3_PD_PATTERN               0x63F64
#define mmISP_MIPI_MIPI0_FORM3_PD_H_V_OFFS_SHD          0x63F70
#define mmISP_MIPI_MIPI0_FORM3_PD_H_V_SIZE_SHD          0x63F74
#define mmISP_MIPI_MIPI0_FORM3_PD_UNIT_SIZE_SHD         0x63F78
#define mmISP_MIPI_MIPI0_FORM3_PD_PATTERN_SHD           0x63F7C
#define mmISP_MIPI_MIPI0_FORM3_FPGA_DEBUG_0             0x63F80
#define mmISP_MIPI_MIPI0_FORM3_FPGA_DEBUG_1             0x63F84
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_0           0x63F88
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_1           0x63F8C
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_2           0x63F90
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_3           0x63F94
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_4           0x63F98
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_5           0x63F9C
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_6           0x63FA0
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_7           0x63FA4
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_8           0x63FA8
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_9           0x63FAC
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_10          0x63FB0
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_11          0x63FB4
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_12          0x63FB8
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_13          0x63FBC
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_14          0x63FC0
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_15          0x63FC4
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_16          0x63FC8
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_17          0x63FCC
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_18          0x63FD0
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_19          0x63FD4
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_20          0x63FD8
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_21          0x63FDC
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_22          0x63FE0
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_23          0x63FE4
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_24          0x63FE8
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_25          0x63FEC
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_26          0x63FF0
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_27          0x63FF4
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_28          0x63FF8
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_29          0x63FFC
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_30          0x64000
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_31          0x64004
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_32          0x64008
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_33          0x6400C
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_34          0x64010
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_35          0x64014
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_36          0x64018
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_37          0x6401C
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_38          0x64020
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_39          0x64024
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_40          0x64028
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_41          0x6402C
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_42          0x64030
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_43          0x64034
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_44          0x64038
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_45          0x6403C
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_46          0x64040
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_47          0x64044
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_48          0x64048
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_49          0x6404C
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_50          0x64050
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_51          0x64054
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_52          0x64058
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_53          0x6405C
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_54          0x64060
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_55          0x64064
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_56          0x64068
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_57          0x6406C
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_58          0x64070
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_59          0x64074
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_60          0x64078
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_61          0x6407C
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_62          0x64080
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_63          0x64084
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_64          0x64088
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_65          0x6408C
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_66          0x64090
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_67          0x64094
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_68          0x64098
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_69          0x6409C
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_70          0x640A0
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_71          0x640A4
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_72          0x640A8
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_73          0x640AC
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_74          0x640B0
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_75          0x640B4
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_76          0x640B8
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_77          0x640BC
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_78          0x640C0
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_79          0x640C4
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_80          0x640C8
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_81          0x640CC
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_82          0x640D0
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_83          0x640D4
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_84          0x640D8
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_85          0x640DC
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_86          0x640E0
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_87          0x640E4
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_88          0x640E8
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_89          0x640EC
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_90          0x640F0
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_91          0x640F4
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_92          0x640F8
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_93          0x640FC
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_94          0x64100
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_95          0x64104
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_96          0x64108
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_97          0x6410C
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_98          0x64110
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_99          0x64114
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_100         0x64118
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_101         0x6411C
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_102         0x64120
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_103         0x64124
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_104         0x64128
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_105         0x6412C
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_106         0x64130
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_107         0x64134
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_108         0x64138
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_109         0x6413C
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_110         0x64140
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_111         0x64144
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_112         0x64148
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_113         0x6414C
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_114         0x64150
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_115         0x64154
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_116         0x64158
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_117         0x6415C
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_118         0x64160
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_119         0x64164
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_120         0x64168
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_121         0x6416C
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_122         0x64170
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_123         0x64174
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_124         0x64178
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_125         0x6417C
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_126         0x64180
#define mmISP_MIPI_MIPI0_FORM3_PD_LOC_TABLE_127         0x64184
#define mmISP_MIPI_MIPI0_FORM3_CTRL_SHD                 0x64190
#define mmISP_MIPI_MIPI1_FORM0_CTRL                     0x64B00
#define mmISP_MIPI_MIPI1_FORM0_ACQ_PROP                 0x64B04
#define mmISP_MIPI_MIPI1_FORM0_ACQ_H_OFFS               0x64B08
#define mmISP_MIPI_MIPI1_FORM0_ACQ_V_OFFS               0x64B0C
#define mmISP_MIPI_MIPI1_FORM0_ACQ_H_SIZE               0x64B10
#define mmISP_MIPI_MIPI1_FORM0_ACQ_V_SIZE               0x64B14
#define mmISP_MIPI_MIPI1_FORM0_FLAGS_SHD                0x64B18
#define mmISP_MIPI_MIPI1_FORM0_ERR                      0x64B1C
#define mmISP_MIPI_MIPI1_FORM0_ERR_CLR                  0x64B20
#define mmISP_MIPI_MIPI1_FORM0_IMSC                     0x64B24
#define mmISP_MIPI_MIPI1_FORM0_RIS                      0x64B28
#define mmISP_MIPI_MIPI1_FORM0_MIS                      0x64B2C
#define mmISP_MIPI_MIPI1_FORM0_ICR                      0x64B30
#define mmISP_MIPI_MIPI1_FORM0_ISR                      0x64B34
#define mmISP_MIPI_MIPI1_FORM0_OUT_H_OFFS               0x64B38
#define mmISP_MIPI_MIPI1_FORM0_OUT_V_OFFS               0x64B3C
#define mmISP_MIPI_MIPI1_FORM0_OUT_H_SIZE               0x64B40
#define mmISP_MIPI_MIPI1_FORM0_OUT_V_SIZE               0x64B44
#define mmISP_MIPI_MIPI1_FORM0_OUT_H_OFFS_SHD           0x64B48
#define mmISP_MIPI_MIPI1_FORM0_OUT_V_OFFS_SHD           0x64B4C
#define mmISP_MIPI_MIPI1_FORM0_OUT_H_SIZE_SHD           0x64B50
#define mmISP_MIPI_MIPI1_FORM0_OUT_V_SIZE_SHD           0x64B54
#define mmISP_MIPI_MIPI1_FORM0_PD_H_V_OFFS              0x64B58
#define mmISP_MIPI_MIPI1_FORM0_PD_H_V_SIZE              0x64B5C
#define mmISP_MIPI_MIPI1_FORM0_PD_UNIT_SIZE             0x64B60
#define mmISP_MIPI_MIPI1_FORM0_PD_PATTERN               0x64B64
#define mmISP_MIPI_MIPI1_FORM0_PD_H_V_OFFS_SHD          0x64B70
#define mmISP_MIPI_MIPI1_FORM0_PD_H_V_SIZE_SHD          0x64B74
#define mmISP_MIPI_MIPI1_FORM0_PD_UNIT_SIZE_SHD         0x64B78
#define mmISP_MIPI_MIPI1_FORM0_PD_PATTERN_SHD           0x64B7C
#define mmISP_MIPI_MIPI1_FORM0_FPGA_DEBUG_0             0x64B80
#define mmISP_MIPI_MIPI1_FORM0_FPGA_DEBUG_1             0x64B84
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_0           0x64B88
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_1           0x64B8C
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_2           0x64B90
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_3           0x64B94
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_4           0x64B98
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_5           0x64B9C
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_6           0x64BA0
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_7           0x64BA4
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_8           0x64BA8
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_9           0x64BAC
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_10          0x64BB0
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_11          0x64BB4
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_12          0x64BB8
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_13          0x64BBC
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_14          0x64BC0
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_15          0x64BC4
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_16          0x64BC8
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_17          0x64BCC
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_18          0x64BD0
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_19          0x64BD4
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_20          0x64BD8
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_21          0x64BDC
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_22          0x64BE0
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_23          0x64BE4
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_24          0x64BE8
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_25          0x64BEC
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_26          0x64BF0
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_27          0x64BF4
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_28          0x64BF8
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_29          0x64BFC
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_30          0x64C00
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_31          0x64C04
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_32          0x64C08
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_33          0x64C0C
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_34          0x64C10
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_35          0x64C14
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_36          0x64C18
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_37          0x64C1C
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_38          0x64C20
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_39          0x64C24
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_40          0x64C28
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_41          0x64C2C
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_42          0x64C30
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_43          0x64C34
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_44          0x64C38
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_45          0x64C3C
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_46          0x64C40
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_47          0x64C44
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_48          0x64C48
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_49          0x64C4C
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_50          0x64C50
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_51          0x64C54
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_52          0x64C58
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_53          0x64C5C
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_54          0x64C60
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_55          0x64C64
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_56          0x64C68
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_57          0x64C6C
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_58          0x64C70
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_59          0x64C74
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_60          0x64C78
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_61          0x64C7C
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_62          0x64C80
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_63          0x64C84
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_64          0x64C88
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_65          0x64C8C
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_66          0x64C90
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_67          0x64C94
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_68          0x64C98
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_69          0x64C9C
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_70          0x64CA0
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_71          0x64CA4
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_72          0x64CA8
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_73          0x64CAC
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_74          0x64CB0
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_75          0x64CB4
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_76          0x64CB8
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_77          0x64CBC
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_78          0x64CC0
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_79          0x64CC4
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_80          0x64CC8
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_81          0x64CCC
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_82          0x64CD0
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_83          0x64CD4
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_84          0x64CD8
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_85          0x64CDC
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_86          0x64CE0
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_87          0x64CE4
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_88          0x64CE8
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_89          0x64CEC
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_90          0x64CF0
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_91          0x64CF4
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_92          0x64CF8
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_93          0x64CFC
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_94          0x64D00
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_95          0x64D04
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_96          0x64D08
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_97          0x64D0C
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_98          0x64D10
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_99          0x64D14
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_100         0x64D18
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_101         0x64D1C
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_102         0x64D20
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_103         0x64D24
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_104         0x64D28
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_105         0x64D2C
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_106         0x64D30
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_107         0x64D34
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_108         0x64D38
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_109         0x64D3C
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_110         0x64D40
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_111         0x64D44
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_112         0x64D48
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_113         0x64D4C
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_114         0x64D50
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_115         0x64D54
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_116         0x64D58
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_117         0x64D5C
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_118         0x64D60
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_119         0x64D64
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_120         0x64D68
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_121         0x64D6C
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_122         0x64D70
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_123         0x64D74
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_124         0x64D78
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_125         0x64D7C
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_126         0x64D80
#define mmISP_MIPI_MIPI1_FORM0_PD_LOC_TABLE_127         0x64D84
#define mmISP_MIPI_MIPI1_FORM0_CTRL_SHD                 0x64D90
#define mmISP_MIPI_MIPI1_FORM1_CTRL                     0x64E00
#define mmISP_MIPI_MIPI1_FORM1_ACQ_PROP                 0x64E04
#define mmISP_MIPI_MIPI1_FORM1_ACQ_H_OFFS               0x64E08
#define mmISP_MIPI_MIPI1_FORM1_ACQ_V_OFFS               0x64E0C
#define mmISP_MIPI_MIPI1_FORM1_ACQ_H_SIZE               0x64E10
#define mmISP_MIPI_MIPI1_FORM1_ACQ_V_SIZE               0x64E14
#define mmISP_MIPI_MIPI1_FORM1_FLAGS_SHD                0x64E18
#define mmISP_MIPI_MIPI1_FORM1_ERR                      0x64E1C
#define mmISP_MIPI_MIPI1_FORM1_ERR_CLR                  0x64E20
#define mmISP_MIPI_MIPI1_FORM1_IMSC                     0x64E24
#define mmISP_MIPI_MIPI1_FORM1_RIS                      0x64E28
#define mmISP_MIPI_MIPI1_FORM1_MIS                      0x64E2C
#define mmISP_MIPI_MIPI1_FORM1_ICR                      0x64E30
#define mmISP_MIPI_MIPI1_FORM1_ISR                      0x64E34
#define mmISP_MIPI_MIPI1_FORM1_OUT_H_OFFS               0x64E38
#define mmISP_MIPI_MIPI1_FORM1_OUT_V_OFFS               0x64E3C
#define mmISP_MIPI_MIPI1_FORM1_OUT_H_SIZE               0x64E40
#define mmISP_MIPI_MIPI1_FORM1_OUT_V_SIZE               0x64E44
#define mmISP_MIPI_MIPI1_FORM1_OUT_H_OFFS_SHD           0x64E48
#define mmISP_MIPI_MIPI1_FORM1_OUT_V_OFFS_SHD           0x64E4C
#define mmISP_MIPI_MIPI1_FORM1_OUT_H_SIZE_SHD           0x64E50
#define mmISP_MIPI_MIPI1_FORM1_OUT_V_SIZE_SHD           0x64E54
#define mmISP_MIPI_MIPI1_FORM1_PD_H_V_OFFS              0x64E58
#define mmISP_MIPI_MIPI1_FORM1_PD_H_V_SIZE              0x64E5C
#define mmISP_MIPI_MIPI1_FORM1_PD_UNIT_SIZE             0x64E60
#define mmISP_MIPI_MIPI1_FORM1_PD_PATTERN               0x64E64
#define mmISP_MIPI_MIPI1_FORM1_PD_H_V_OFFS_SHD          0x64E70
#define mmISP_MIPI_MIPI1_FORM1_PD_H_V_SIZE_SHD          0x64E74
#define mmISP_MIPI_MIPI1_FORM1_PD_UNIT_SIZE_SHD         0x64E78
#define mmISP_MIPI_MIPI1_FORM1_PD_PATTERN_SHD           0x64E7C
#define mmISP_MIPI_MIPI1_FORM1_FPGA_DEBUG_0             0x64E80
#define mmISP_MIPI_MIPI1_FORM1_FPGA_DEBUG_1             0x64E84
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_0           0x64E88
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_1           0x64E8C
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_2           0x64E90
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_3           0x64E94
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_4           0x64E98
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_5           0x64E9C
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_6           0x64EA0
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_7           0x64EA4
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_8           0x64EA8
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_9           0x64EAC
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_10          0x64EB0
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_11          0x64EB4
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_12          0x64EB8
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_13          0x64EBC
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_14          0x64EC0
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_15          0x64EC4
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_16          0x64EC8
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_17          0x64ECC
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_18          0x64ED0
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_19          0x64ED4
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_20          0x64ED8
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_21          0x64EDC
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_22          0x64EE0
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_23          0x64EE4
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_24          0x64EE8
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_25          0x64EEC
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_26          0x64EF0
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_27          0x64EF4
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_28          0x64EF8
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_29          0x64EFC
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_30          0x64F00
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_31          0x64F04
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_32          0x64F08
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_33          0x64F0C
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_34          0x64F10
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_35          0x64F14
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_36          0x64F18
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_37          0x64F1C
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_38          0x64F20
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_39          0x64F24
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_40          0x64F28
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_41          0x64F2C
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_42          0x64F30
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_43          0x64F34
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_44          0x64F38
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_45          0x64F3C
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_46          0x64F40
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_47          0x64F44
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_48          0x64F48
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_49          0x64F4C
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_50          0x64F50
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_51          0x64F54
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_52          0x64F58
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_53          0x64F5C
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_54          0x64F60
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_55          0x64F64
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_56          0x64F68
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_57          0x64F6C
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_58          0x64F70
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_59          0x64F74
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_60          0x64F78
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_61          0x64F7C
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_62          0x64F80
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_63          0x64F84
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_64          0x64F88
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_65          0x64F8C
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_66          0x64F90
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_67          0x64F94
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_68          0x64F98
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_69          0x64F9C
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_70          0x64FA0
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_71          0x64FA4
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_72          0x64FA8
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_73          0x64FAC
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_74          0x64FB0
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_75          0x64FB4
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_76          0x64FB8
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_77          0x64FBC
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_78          0x64FC0
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_79          0x64FC4
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_80          0x64FC8
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_81          0x64FCC
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_82          0x64FD0
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_83          0x64FD4
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_84          0x64FD8
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_85          0x64FDC
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_86          0x64FE0
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_87          0x64FE4
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_88          0x64FE8
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_89          0x64FEC
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_90          0x64FF0
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_91          0x64FF4
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_92          0x64FF8
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_93          0x64FFC
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_94          0x65000
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_95          0x65004
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_96          0x65008
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_97          0x6500C
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_98          0x65010
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_99          0x65014
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_100         0x65018
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_101         0x6501C
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_102         0x65020
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_103         0x65024
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_104         0x65028
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_105         0x6502C
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_106         0x65030
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_107         0x65034
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_108         0x65038
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_109         0x6503C
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_110         0x65040
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_111         0x65044
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_112         0x65048
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_113         0x6504C
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_114         0x65050
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_115         0x65054
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_116         0x65058
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_117         0x6505C
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_118         0x65060
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_119         0x65064
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_120         0x65068
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_121         0x6506C
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_122         0x65070
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_123         0x65074
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_124         0x65078
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_125         0x6507C
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_126         0x65080
#define mmISP_MIPI_MIPI1_FORM1_PD_LOC_TABLE_127         0x65084
#define mmISP_MIPI_MIPI1_FORM1_CTRL_SHD                 0x65090
#define mmISP_MIPI_MIPI1_FORM2_CTRL                     0x65100
#define mmISP_MIPI_MIPI1_FORM2_ACQ_PROP                 0x65104
#define mmISP_MIPI_MIPI1_FORM2_ACQ_H_OFFS               0x65108
#define mmISP_MIPI_MIPI1_FORM2_ACQ_V_OFFS               0x6510C
#define mmISP_MIPI_MIPI1_FORM2_ACQ_H_SIZE               0x65110
#define mmISP_MIPI_MIPI1_FORM2_ACQ_V_SIZE               0x65114
#define mmISP_MIPI_MIPI1_FORM2_FLAGS_SHD                0x65118
#define mmISP_MIPI_MIPI1_FORM2_ERR                      0x6511C
#define mmISP_MIPI_MIPI1_FORM2_ERR_CLR                  0x65120
#define mmISP_MIPI_MIPI1_FORM2_IMSC                     0x65124
#define mmISP_MIPI_MIPI1_FORM2_RIS                      0x65128
#define mmISP_MIPI_MIPI1_FORM2_MIS                      0x6512C
#define mmISP_MIPI_MIPI1_FORM2_ICR                      0x65130
#define mmISP_MIPI_MIPI1_FORM2_ISR                      0x65134
#define mmISP_MIPI_MIPI1_FORM2_OUT_H_OFFS               0x65138
#define mmISP_MIPI_MIPI1_FORM2_OUT_V_OFFS               0x6513C
#define mmISP_MIPI_MIPI1_FORM2_OUT_H_SIZE               0x65140
#define mmISP_MIPI_MIPI1_FORM2_OUT_V_SIZE               0x65144
#define mmISP_MIPI_MIPI1_FORM2_OUT_H_OFFS_SHD           0x65148
#define mmISP_MIPI_MIPI1_FORM2_OUT_V_OFFS_SHD           0x6514C
#define mmISP_MIPI_MIPI1_FORM2_OUT_H_SIZE_SHD           0x65150
#define mmISP_MIPI_MIPI1_FORM2_OUT_V_SIZE_SHD           0x65154
#define mmISP_MIPI_MIPI1_FORM2_PD_H_V_OFFS              0x65158
#define mmISP_MIPI_MIPI1_FORM2_PD_H_V_SIZE              0x6515C
#define mmISP_MIPI_MIPI1_FORM2_PD_UNIT_SIZE             0x65160
#define mmISP_MIPI_MIPI1_FORM2_PD_PATTERN               0x65164
#define mmISP_MIPI_MIPI1_FORM2_PD_H_V_OFFS_SHD          0x65170
#define mmISP_MIPI_MIPI1_FORM2_PD_H_V_SIZE_SHD          0x65174
#define mmISP_MIPI_MIPI1_FORM2_PD_UNIT_SIZE_SHD         0x65178
#define mmISP_MIPI_MIPI1_FORM2_PD_PATTERN_SHD           0x6517C
#define mmISP_MIPI_MIPI1_FORM2_FPGA_DEBUG_0             0x65180
#define mmISP_MIPI_MIPI1_FORM2_FPGA_DEBUG_1             0x65184
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_0           0x65188
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_1           0x6518C
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_2           0x65190
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_3           0x65194
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_4           0x65198
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_5           0x6519C
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_6           0x651A0
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_7           0x651A4
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_8           0x651A8
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_9           0x651AC
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_10          0x651B0
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_11          0x651B4
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_12          0x651B8
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_13          0x651BC
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_14          0x651C0
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_15          0x651C4
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_16          0x651C8
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_17          0x651CC
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_18          0x651D0
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_19          0x651D4
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_20          0x651D8
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_21          0x651DC
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_22          0x651E0
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_23          0x651E4
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_24          0x651E8
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_25          0x651EC
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_26          0x651F0
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_27          0x651F4
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_28          0x651F8
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_29          0x651FC
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_30          0x65200
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_31          0x65204
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_32          0x65208
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_33          0x6520C
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_34          0x65210
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_35          0x65214
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_36          0x65218
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_37          0x6521C
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_38          0x65220
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_39          0x65224
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_40          0x65228
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_41          0x6522C
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_42          0x65230
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_43          0x65234
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_44          0x65238
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_45          0x6523C
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_46          0x65240
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_47          0x65244
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_48          0x65248
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_49          0x6524C
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_50          0x65250
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_51          0x65254
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_52          0x65258
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_53          0x6525C
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_54          0x65260
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_55          0x65264
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_56          0x65268
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_57          0x6526C
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_58          0x65270
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_59          0x65274
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_60          0x65278
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_61          0x6527C
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_62          0x65280
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_63          0x65284
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_64          0x65288
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_65          0x6528C
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_66          0x65290
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_67          0x65294
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_68          0x65298
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_69          0x6529C
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_70          0x652A0
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_71          0x652A4
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_72          0x652A8
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_73          0x652AC
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_74          0x652B0
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_75          0x652B4
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_76          0x652B8
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_77          0x652BC
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_78          0x652C0
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_79          0x652C4
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_80          0x652C8
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_81          0x652CC
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_82          0x652D0
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_83          0x652D4
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_84          0x652D8
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_85          0x652DC
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_86          0x652E0
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_87          0x652E4
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_88          0x652E8
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_89          0x652EC
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_90          0x652F0
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_91          0x652F4
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_92          0x652F8
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_93          0x652FC
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_94          0x65300
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_95          0x65304
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_96          0x65308
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_97          0x6530C
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_98          0x65310
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_99          0x65314
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_100         0x65318
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_101         0x6531C
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_102         0x65320
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_103         0x65324
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_104         0x65328
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_105         0x6532C
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_106         0x65330
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_107         0x65334
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_108         0x65338
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_109         0x6533C
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_110         0x65340
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_111         0x65344
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_112         0x65348
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_113         0x6534C
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_114         0x65350
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_115         0x65354
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_116         0x65358
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_117         0x6535C
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_118         0x65360
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_119         0x65364
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_120         0x65368
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_121         0x6536C
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_122         0x65370
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_123         0x65374
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_124         0x65378
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_125         0x6537C
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_126         0x65380
#define mmISP_MIPI_MIPI1_FORM2_PD_LOC_TABLE_127         0x65384
#define mmISP_MIPI_MIPI1_FORM2_CTRL_SHD                 0x65390
#define mmISP_MIPI_MIPI1_FORM3_CTRL                     0x65400
#define mmISP_MIPI_MIPI1_FORM3_ACQ_PROP                 0x65404
#define mmISP_MIPI_MIPI1_FORM3_ACQ_H_OFFS               0x65408
#define mmISP_MIPI_MIPI1_FORM3_ACQ_V_OFFS               0x6540C
#define mmISP_MIPI_MIPI1_FORM3_ACQ_H_SIZE               0x65410
#define mmISP_MIPI_MIPI1_FORM3_ACQ_V_SIZE               0x65414
#define mmISP_MIPI_MIPI1_FORM3_FLAGS_SHD                0x65418
#define mmISP_MIPI_MIPI1_FORM3_ERR                      0x6541C
#define mmISP_MIPI_MIPI1_FORM3_ERR_CLR                  0x65420
#define mmISP_MIPI_MIPI1_FORM3_IMSC                     0x65424
#define mmISP_MIPI_MIPI1_FORM3_RIS                      0x65428
#define mmISP_MIPI_MIPI1_FORM3_MIS                      0x6542C
#define mmISP_MIPI_MIPI1_FORM3_ICR                      0x65430
#define mmISP_MIPI_MIPI1_FORM3_ISR                      0x65434
#define mmISP_MIPI_MIPI1_FORM3_OUT_H_OFFS               0x65438
#define mmISP_MIPI_MIPI1_FORM3_OUT_V_OFFS               0x6543C
#define mmISP_MIPI_MIPI1_FORM3_OUT_H_SIZE               0x65440
#define mmISP_MIPI_MIPI1_FORM3_OUT_V_SIZE               0x65444
#define mmISP_MIPI_MIPI1_FORM3_OUT_H_OFFS_SHD           0x65448
#define mmISP_MIPI_MIPI1_FORM3_OUT_V_OFFS_SHD           0x6544C
#define mmISP_MIPI_MIPI1_FORM3_OUT_H_SIZE_SHD           0x65450
#define mmISP_MIPI_MIPI1_FORM3_OUT_V_SIZE_SHD           0x65454
#define mmISP_MIPI_MIPI1_FORM3_PD_H_V_OFFS              0x65458
#define mmISP_MIPI_MIPI1_FORM3_PD_H_V_SIZE              0x6545C
#define mmISP_MIPI_MIPI1_FORM3_PD_UNIT_SIZE             0x65460
#define mmISP_MIPI_MIPI1_FORM3_PD_PATTERN               0x65464
#define mmISP_MIPI_MIPI1_FORM3_PD_H_V_OFFS_SHD          0x65470
#define mmISP_MIPI_MIPI1_FORM3_PD_H_V_SIZE_SHD          0x65474
#define mmISP_MIPI_MIPI1_FORM3_PD_UNIT_SIZE_SHD         0x65478
#define mmISP_MIPI_MIPI1_FORM3_PD_PATTERN_SHD           0x6547C
#define mmISP_MIPI_MIPI1_FORM3_FPGA_DEBUG_0             0x65480
#define mmISP_MIPI_MIPI1_FORM3_FPGA_DEBUG_1             0x65484
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_0           0x65488
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_1           0x6548C
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_2           0x65490
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_3           0x65494
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_4           0x65498
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_5           0x6549C
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_6           0x654A0
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_7           0x654A4
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_8           0x654A8
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_9           0x654AC
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_10          0x654B0
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_11          0x654B4
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_12          0x654B8
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_13          0x654BC
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_14          0x654C0
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_15          0x654C4
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_16          0x654C8
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_17          0x654CC
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_18          0x654D0
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_19          0x654D4
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_20          0x654D8
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_21          0x654DC
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_22          0x654E0
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_23          0x654E4
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_24          0x654E8
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_25          0x654EC
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_26          0x654F0
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_27          0x654F4
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_28          0x654F8
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_29          0x654FC
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_30          0x65500
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_31          0x65504
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_32          0x65508
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_33          0x6550C
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_34          0x65510
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_35          0x65514
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_36          0x65518
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_37          0x6551C
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_38          0x65520
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_39          0x65524
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_40          0x65528
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_41          0x6552C
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_42          0x65530
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_43          0x65534
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_44          0x65538
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_45          0x6553C
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_46          0x65540
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_47          0x65544
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_48          0x65548
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_49          0x6554C
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_50          0x65550
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_51          0x65554
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_52          0x65558
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_53          0x6555C
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_54          0x65560
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_55          0x65564
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_56          0x65568
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_57          0x6556C
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_58          0x65570
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_59          0x65574
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_60          0x65578
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_61          0x6557C
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_62          0x65580
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_63          0x65584
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_64          0x65588
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_65          0x6558C
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_66          0x65590
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_67          0x65594
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_68          0x65598
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_69          0x6559C
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_70          0x655A0
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_71          0x655A4
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_72          0x655A8
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_73          0x655AC
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_74          0x655B0
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_75          0x655B4
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_76          0x655B8
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_77          0x655BC
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_78          0x655C0
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_79          0x655C4
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_80          0x655C8
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_81          0x655CC
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_82          0x655D0
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_83          0x655D4
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_84          0x655D8
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_85          0x655DC
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_86          0x655E0
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_87          0x655E4
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_88          0x655E8
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_89          0x655EC
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_90          0x655F0
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_91          0x655F4
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_92          0x655F8
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_93          0x655FC
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_94          0x65600
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_95          0x65604
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_96          0x65608
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_97          0x6560C
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_98          0x65610
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_99          0x65614
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_100         0x65618
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_101         0x6561C
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_102         0x65620
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_103         0x65624
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_104         0x65628
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_105         0x6562C
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_106         0x65630
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_107         0x65634
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_108         0x65638
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_109         0x6563C
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_110         0x65640
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_111         0x65644
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_112         0x65648
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_113         0x6564C
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_114         0x65650
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_115         0x65654
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_116         0x65658
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_117         0x6565C
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_118         0x65660
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_119         0x65664
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_120         0x65668
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_121         0x6566C
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_122         0x65670
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_123         0x65674
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_124         0x65678
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_125         0x6567C
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_126         0x65680
#define mmISP_MIPI_MIPI1_FORM3_PD_LOC_TABLE_127         0x65684
#define mmISP_MIPI_MIPI1_FORM3_CTRL_SHD                 0x65690
#define mmISP_MIPI_MIPI2_FORM0_CTRL                     0x66000
#define mmISP_MIPI_MIPI2_FORM0_ACQ_PROP                 0x66004
#define mmISP_MIPI_MIPI2_FORM0_ACQ_H_OFFS               0x66008
#define mmISP_MIPI_MIPI2_FORM0_ACQ_V_OFFS               0x6600C
#define mmISP_MIPI_MIPI2_FORM0_ACQ_H_SIZE               0x66010
#define mmISP_MIPI_MIPI2_FORM0_ACQ_V_SIZE               0x66014
#define mmISP_MIPI_MIPI2_FORM0_FLAGS_SHD                0x66018
#define mmISP_MIPI_MIPI2_FORM0_ERR                      0x6601C
#define mmISP_MIPI_MIPI2_FORM0_ERR_CLR                  0x66020
#define mmISP_MIPI_MIPI2_FORM0_IMSC                     0x66024
#define mmISP_MIPI_MIPI2_FORM0_RIS                      0x66028
#define mmISP_MIPI_MIPI2_FORM0_MIS                      0x6602C
#define mmISP_MIPI_MIPI2_FORM0_ICR                      0x66030
#define mmISP_MIPI_MIPI2_FORM0_ISR                      0x66034
#define mmISP_MIPI_MIPI2_FORM0_OUT_H_OFFS               0x66038
#define mmISP_MIPI_MIPI2_FORM0_OUT_V_OFFS               0x6603C
#define mmISP_MIPI_MIPI2_FORM0_OUT_H_SIZE               0x66040
#define mmISP_MIPI_MIPI2_FORM0_OUT_V_SIZE               0x66044
#define mmISP_MIPI_MIPI2_FORM0_OUT_H_OFFS_SHD           0x66048
#define mmISP_MIPI_MIPI2_FORM0_OUT_V_OFFS_SHD           0x6604C
#define mmISP_MIPI_MIPI2_FORM0_OUT_H_SIZE_SHD           0x66050
#define mmISP_MIPI_MIPI2_FORM0_OUT_V_SIZE_SHD           0x66054
#define mmISP_MIPI_MIPI2_FORM0_PD_H_V_OFFS              0x66058
#define mmISP_MIPI_MIPI2_FORM0_PD_H_V_SIZE              0x6605C
#define mmISP_MIPI_MIPI2_FORM0_PD_UNIT_SIZE             0x66060
#define mmISP_MIPI_MIPI2_FORM0_PD_PATTERN               0x66064
#define mmISP_MIPI_MIPI2_FORM0_PD_H_V_OFFS_SHD          0x66070
#define mmISP_MIPI_MIPI2_FORM0_PD_H_V_SIZE_SHD          0x66074
#define mmISP_MIPI_MIPI2_FORM0_PD_UNIT_SIZE_SHD         0x66078
#define mmISP_MIPI_MIPI2_FORM0_PD_PATTERN_SHD           0x6607C
#define mmISP_MIPI_MIPI2_FORM0_FPGA_DEBUG_0             0x66080
#define mmISP_MIPI_MIPI2_FORM0_FPGA_DEBUG_1             0x66084
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_0           0x66088
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_1           0x6608C
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_2           0x66090
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_3           0x66094
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_4           0x66098
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_5           0x6609C
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_6           0x660A0
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_7           0x660A4
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_8           0x660A8
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_9           0x660AC
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_10          0x660B0
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_11          0x660B4
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_12          0x660B8
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_13          0x660BC
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_14          0x660C0
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_15          0x660C4
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_16          0x660C8
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_17          0x660CC
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_18          0x660D0
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_19          0x660D4
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_20          0x660D8
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_21          0x660DC
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_22          0x660E0
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_23          0x660E4
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_24          0x660E8
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_25          0x660EC
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_26          0x660F0
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_27          0x660F4
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_28          0x660F8
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_29          0x660FC
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_30          0x66100
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_31          0x66104
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_32          0x66108
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_33          0x6610C
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_34          0x66110
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_35          0x66114
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_36          0x66118
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_37          0x6611C
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_38          0x66120
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_39          0x66124
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_40          0x66128
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_41          0x6612C
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_42          0x66130
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_43          0x66134
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_44          0x66138
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_45          0x6613C
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_46          0x66140
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_47          0x66144
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_48          0x66148
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_49          0x6614C
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_50          0x66150
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_51          0x66154
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_52          0x66158
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_53          0x6615C
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_54          0x66160
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_55          0x66164
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_56          0x66168
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_57          0x6616C
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_58          0x66170
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_59          0x66174
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_60          0x66178
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_61          0x6617C
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_62          0x66180
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_63          0x66184
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_64          0x66188
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_65          0x6618C
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_66          0x66190
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_67          0x66194
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_68          0x66198
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_69          0x6619C
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_70          0x661A0
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_71          0x661A4
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_72          0x661A8
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_73          0x661AC
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_74          0x661B0
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_75          0x661B4
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_76          0x661B8
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_77          0x661BC
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_78          0x661C0
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_79          0x661C4
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_80          0x661C8
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_81          0x661CC
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_82          0x661D0
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_83          0x661D4
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_84          0x661D8
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_85          0x661DC
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_86          0x661E0
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_87          0x661E4
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_88          0x661E8
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_89          0x661EC
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_90          0x661F0
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_91          0x661F4
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_92          0x661F8
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_93          0x661FC
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_94          0x66200
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_95          0x66204
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_96          0x66208
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_97          0x6620C
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_98          0x66210
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_99          0x66214
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_100         0x66218
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_101         0x6621C
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_102         0x66220
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_103         0x66224
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_104         0x66228
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_105         0x6622C
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_106         0x66230
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_107         0x66234
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_108         0x66238
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_109         0x6623C
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_110         0x66240
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_111         0x66244
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_112         0x66248
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_113         0x6624C
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_114         0x66250
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_115         0x66254
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_116         0x66258
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_117         0x6625C
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_118         0x66260
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_119         0x66264
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_120         0x66268
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_121         0x6626C
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_122         0x66270
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_123         0x66274
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_124         0x66278
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_125         0x6627C
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_126         0x66280
#define mmISP_MIPI_MIPI2_FORM0_PD_LOC_TABLE_127         0x66284
#define mmISP_MIPI_MIPI2_FORM0_CTRL_SHD                 0x66290
#define mmISP_MIPI_MIPI2_FORM1_CTRL                     0x66300
#define mmISP_MIPI_MIPI2_FORM1_ACQ_PROP                 0x66304
#define mmISP_MIPI_MIPI2_FORM1_ACQ_H_OFFS               0x66308
#define mmISP_MIPI_MIPI2_FORM1_ACQ_V_OFFS               0x6630C
#define mmISP_MIPI_MIPI2_FORM1_ACQ_H_SIZE               0x66310
#define mmISP_MIPI_MIPI2_FORM1_ACQ_V_SIZE               0x66314
#define mmISP_MIPI_MIPI2_FORM1_FLAGS_SHD                0x66318
#define mmISP_MIPI_MIPI2_FORM1_ERR                      0x6631C
#define mmISP_MIPI_MIPI2_FORM1_ERR_CLR                  0x66320
#define mmISP_MIPI_MIPI2_FORM1_IMSC                     0x66324
#define mmISP_MIPI_MIPI2_FORM1_RIS                      0x66328
#define mmISP_MIPI_MIPI2_FORM1_MIS                      0x6632C
#define mmISP_MIPI_MIPI2_FORM1_ICR                      0x66330
#define mmISP_MIPI_MIPI2_FORM1_ISR                      0x66334
#define mmISP_MIPI_MIPI2_FORM1_OUT_H_OFFS               0x66338
#define mmISP_MIPI_MIPI2_FORM1_OUT_V_OFFS               0x6633C
#define mmISP_MIPI_MIPI2_FORM1_OUT_H_SIZE               0x66340
#define mmISP_MIPI_MIPI2_FORM1_OUT_V_SIZE               0x66344
#define mmISP_MIPI_MIPI2_FORM1_OUT_H_OFFS_SHD           0x66348
#define mmISP_MIPI_MIPI2_FORM1_OUT_V_OFFS_SHD           0x6634C
#define mmISP_MIPI_MIPI2_FORM1_OUT_H_SIZE_SHD           0x66350
#define mmISP_MIPI_MIPI2_FORM1_OUT_V_SIZE_SHD           0x66354
#define mmISP_MIPI_MIPI2_FORM1_PD_H_V_OFFS              0x66358
#define mmISP_MIPI_MIPI2_FORM1_PD_H_V_SIZE              0x6635C
#define mmISP_MIPI_MIPI2_FORM1_PD_UNIT_SIZE             0x66360
#define mmISP_MIPI_MIPI2_FORM1_PD_PATTERN               0x66364
#define mmISP_MIPI_MIPI2_FORM1_PD_H_V_OFFS_SHD          0x66370
#define mmISP_MIPI_MIPI2_FORM1_PD_H_V_SIZE_SHD          0x66374
#define mmISP_MIPI_MIPI2_FORM1_PD_UNIT_SIZE_SHD         0x66378
#define mmISP_MIPI_MIPI2_FORM1_PD_PATTERN_SHD           0x6637C
#define mmISP_MIPI_MIPI2_FORM1_FPGA_DEBUG_0             0x66380
#define mmISP_MIPI_MIPI2_FORM1_FPGA_DEBUG_1             0x66384
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_0           0x66388
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_1           0x6638C
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_2           0x66390
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_3           0x66394
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_4           0x66398
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_5           0x6639C
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_6           0x663A0
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_7           0x663A4
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_8           0x663A8
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_9           0x663AC
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_10          0x663B0
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_11          0x663B4
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_12          0x663B8
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_13          0x663BC
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_14          0x663C0
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_15          0x663C4
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_16          0x663C8
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_17          0x663CC
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_18          0x663D0
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_19          0x663D4
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_20          0x663D8
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_21          0x663DC
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_22          0x663E0
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_23          0x663E4
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_24          0x663E8
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_25          0x663EC
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_26          0x663F0
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_27          0x663F4
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_28          0x663F8
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_29          0x663FC
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_30          0x66400
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_31          0x66404
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_32          0x66408
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_33          0x6640C
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_34          0x66410
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_35          0x66414
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_36          0x66418
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_37          0x6641C
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_38          0x66420
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_39          0x66424
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_40          0x66428
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_41          0x6642C
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_42          0x66430
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_43          0x66434
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_44          0x66438
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_45          0x6643C
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_46          0x66440
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_47          0x66444
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_48          0x66448
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_49          0x6644C
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_50          0x66450
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_51          0x66454
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_52          0x66458
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_53          0x6645C
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_54          0x66460
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_55          0x66464
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_56          0x66468
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_57          0x6646C
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_58          0x66470
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_59          0x66474
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_60          0x66478
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_61          0x6647C
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_62          0x66480
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_63          0x66484
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_64          0x66488
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_65          0x6648C
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_66          0x66490
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_67          0x66494
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_68          0x66498
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_69          0x6649C
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_70          0x664A0
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_71          0x664A4
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_72          0x664A8
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_73          0x664AC
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_74          0x664B0
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_75          0x664B4
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_76          0x664B8
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_77          0x664BC
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_78          0x664C0
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_79          0x664C4
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_80          0x664C8
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_81          0x664CC
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_82          0x664D0
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_83          0x664D4
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_84          0x664D8
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_85          0x664DC
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_86          0x664E0
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_87          0x664E4
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_88          0x664E8
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_89          0x664EC
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_90          0x664F0
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_91          0x664F4
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_92          0x664F8
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_93          0x664FC
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_94          0x66500
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_95          0x66504
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_96          0x66508
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_97          0x6650C
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_98          0x66510
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_99          0x66514
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_100         0x66518
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_101         0x6651C
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_102         0x66520
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_103         0x66524
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_104         0x66528
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_105         0x6652C
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_106         0x66530
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_107         0x66534
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_108         0x66538
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_109         0x6653C
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_110         0x66540
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_111         0x66544
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_112         0x66548
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_113         0x6654C
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_114         0x66550
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_115         0x66554
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_116         0x66558
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_117         0x6655C
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_118         0x66560
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_119         0x66564
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_120         0x66568
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_121         0x6656C
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_122         0x66570
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_123         0x66574
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_124         0x66578
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_125         0x6657C
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_126         0x66580
#define mmISP_MIPI_MIPI2_FORM1_PD_LOC_TABLE_127         0x66584
#define mmISP_MIPI_MIPI2_FORM1_CTRL_SHD                 0x66590
#define mmISP_MIPI_MIPI2_FORM2_CTRL                     0x66600
#define mmISP_MIPI_MIPI2_FORM2_ACQ_PROP                 0x66604
#define mmISP_MIPI_MIPI2_FORM2_ACQ_H_OFFS               0x66608
#define mmISP_MIPI_MIPI2_FORM2_ACQ_V_OFFS               0x6660C
#define mmISP_MIPI_MIPI2_FORM2_ACQ_H_SIZE               0x66610
#define mmISP_MIPI_MIPI2_FORM2_ACQ_V_SIZE               0x66614
#define mmISP_MIPI_MIPI2_FORM2_FLAGS_SHD                0x66618
#define mmISP_MIPI_MIPI2_FORM2_ERR                      0x6661C
#define mmISP_MIPI_MIPI2_FORM2_ERR_CLR                  0x66620
#define mmISP_MIPI_MIPI2_FORM2_IMSC                     0x66624
#define mmISP_MIPI_MIPI2_FORM2_RIS                      0x66628
#define mmISP_MIPI_MIPI2_FORM2_MIS                      0x6662C
#define mmISP_MIPI_MIPI2_FORM2_ICR                      0x66630
#define mmISP_MIPI_MIPI2_FORM2_ISR                      0x66634
#define mmISP_MIPI_MIPI2_FORM2_OUT_H_OFFS               0x66638
#define mmISP_MIPI_MIPI2_FORM2_OUT_V_OFFS               0x6663C
#define mmISP_MIPI_MIPI2_FORM2_OUT_H_SIZE               0x66640
#define mmISP_MIPI_MIPI2_FORM2_OUT_V_SIZE               0x66644
#define mmISP_MIPI_MIPI2_FORM2_OUT_H_OFFS_SHD           0x66648
#define mmISP_MIPI_MIPI2_FORM2_OUT_V_OFFS_SHD           0x6664C
#define mmISP_MIPI_MIPI2_FORM2_OUT_H_SIZE_SHD           0x66650
#define mmISP_MIPI_MIPI2_FORM2_OUT_V_SIZE_SHD           0x66654
#define mmISP_MIPI_MIPI2_FORM2_PD_H_V_OFFS              0x66658
#define mmISP_MIPI_MIPI2_FORM2_PD_H_V_SIZE              0x6665C
#define mmISP_MIPI_MIPI2_FORM2_PD_UNIT_SIZE             0x66660
#define mmISP_MIPI_MIPI2_FORM2_PD_PATTERN               0x66664
#define mmISP_MIPI_MIPI2_FORM2_PD_H_V_OFFS_SHD          0x66670
#define mmISP_MIPI_MIPI2_FORM2_PD_H_V_SIZE_SHD          0x66674
#define mmISP_MIPI_MIPI2_FORM2_PD_UNIT_SIZE_SHD         0x66678
#define mmISP_MIPI_MIPI2_FORM2_PD_PATTERN_SHD           0x6667C
#define mmISP_MIPI_MIPI2_FORM2_FPGA_DEBUG_0             0x66680
#define mmISP_MIPI_MIPI2_FORM2_FPGA_DEBUG_1             0x66684
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_0           0x66688
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_1           0x6668C
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_2           0x66690
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_3           0x66694
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_4           0x66698
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_5           0x6669C
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_6           0x666A0
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_7           0x666A4
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_8           0x666A8
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_9           0x666AC
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_10          0x666B0
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_11          0x666B4
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_12          0x666B8
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_13          0x666BC
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_14          0x666C0
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_15          0x666C4
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_16          0x666C8
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_17          0x666CC
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_18          0x666D0
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_19          0x666D4
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_20          0x666D8
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_21          0x666DC
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_22          0x666E0
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_23          0x666E4
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_24          0x666E8
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_25          0x666EC
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_26          0x666F0
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_27          0x666F4
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_28          0x666F8
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_29          0x666FC
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_30          0x66700
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_31          0x66704
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_32          0x66708
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_33          0x6670C
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_34          0x66710
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_35          0x66714
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_36          0x66718
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_37          0x6671C
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_38          0x66720
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_39          0x66724
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_40          0x66728
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_41          0x6672C
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_42          0x66730
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_43          0x66734
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_44          0x66738
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_45          0x6673C
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_46          0x66740
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_47          0x66744
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_48          0x66748
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_49          0x6674C
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_50          0x66750
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_51          0x66754
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_52          0x66758
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_53          0x6675C
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_54          0x66760
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_55          0x66764
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_56          0x66768
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_57          0x6676C
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_58          0x66770
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_59          0x66774
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_60          0x66778
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_61          0x6677C
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_62          0x66780
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_63          0x66784
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_64          0x66788
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_65          0x6678C
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_66          0x66790
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_67          0x66794
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_68          0x66798
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_69          0x6679C
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_70          0x667A0
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_71          0x667A4
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_72          0x667A8
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_73          0x667AC
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_74          0x667B0
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_75          0x667B4
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_76          0x667B8
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_77          0x667BC
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_78          0x667C0
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_79          0x667C4
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_80          0x667C8
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_81          0x667CC
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_82          0x667D0
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_83          0x667D4
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_84          0x667D8
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_85          0x667DC
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_86          0x667E0
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_87          0x667E4
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_88          0x667E8
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_89          0x667EC
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_90          0x667F0
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_91          0x667F4
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_92          0x667F8
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_93          0x667FC
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_94          0x66800
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_95          0x66804
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_96          0x66808
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_97          0x6680C
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_98          0x66810
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_99          0x66814
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_100         0x66818
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_101         0x6681C
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_102         0x66820
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_103         0x66824
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_104         0x66828
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_105         0x6682C
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_106         0x66830
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_107         0x66834
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_108         0x66838
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_109         0x6683C
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_110         0x66840
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_111         0x66844
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_112         0x66848
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_113         0x6684C
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_114         0x66850
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_115         0x66854
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_116         0x66858
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_117         0x6685C
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_118         0x66860
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_119         0x66864
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_120         0x66868
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_121         0x6686C
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_122         0x66870
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_123         0x66874
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_124         0x66878
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_125         0x6687C
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_126         0x66880
#define mmISP_MIPI_MIPI2_FORM2_PD_LOC_TABLE_127         0x66884
#define mmISP_MIPI_MIPI2_FORM2_CTRL_SHD                 0x66890
#define mmISP_MIPI_MIPI2_FORM3_CTRL                     0x66900
#define mmISP_MIPI_MIPI2_FORM3_ACQ_PROP                 0x66904
#define mmISP_MIPI_MIPI2_FORM3_ACQ_H_OFFS               0x66908
#define mmISP_MIPI_MIPI2_FORM3_ACQ_V_OFFS               0x6690C
#define mmISP_MIPI_MIPI2_FORM3_ACQ_H_SIZE               0x66910
#define mmISP_MIPI_MIPI2_FORM3_ACQ_V_SIZE               0x66914
#define mmISP_MIPI_MIPI2_FORM3_FLAGS_SHD                0x66918
#define mmISP_MIPI_MIPI2_FORM3_ERR                      0x6691C
#define mmISP_MIPI_MIPI2_FORM3_ERR_CLR                  0x66920
#define mmISP_MIPI_MIPI2_FORM3_IMSC                     0x66924
#define mmISP_MIPI_MIPI2_FORM3_RIS                      0x66928
#define mmISP_MIPI_MIPI2_FORM3_MIS                      0x6692C
#define mmISP_MIPI_MIPI2_FORM3_ICR                      0x66930
#define mmISP_MIPI_MIPI2_FORM3_ISR                      0x66934
#define mmISP_MIPI_MIPI2_FORM3_OUT_H_OFFS               0x66938
#define mmISP_MIPI_MIPI2_FORM3_OUT_V_OFFS               0x6693C
#define mmISP_MIPI_MIPI2_FORM3_OUT_H_SIZE               0x66940
#define mmISP_MIPI_MIPI2_FORM3_OUT_V_SIZE               0x66944
#define mmISP_MIPI_MIPI2_FORM3_OUT_H_OFFS_SHD           0x66948
#define mmISP_MIPI_MIPI2_FORM3_OUT_V_OFFS_SHD           0x6694C
#define mmISP_MIPI_MIPI2_FORM3_OUT_H_SIZE_SHD           0x66950
#define mmISP_MIPI_MIPI2_FORM3_OUT_V_SIZE_SHD           0x66954
#define mmISP_MIPI_MIPI2_FORM3_PD_H_V_OFFS              0x66958
#define mmISP_MIPI_MIPI2_FORM3_PD_H_V_SIZE              0x6695C
#define mmISP_MIPI_MIPI2_FORM3_PD_UNIT_SIZE             0x66960
#define mmISP_MIPI_MIPI2_FORM3_PD_PATTERN               0x66964
#define mmISP_MIPI_MIPI2_FORM3_PD_H_V_OFFS_SHD          0x66970
#define mmISP_MIPI_MIPI2_FORM3_PD_H_V_SIZE_SHD          0x66974
#define mmISP_MIPI_MIPI2_FORM3_PD_UNIT_SIZE_SHD         0x66978
#define mmISP_MIPI_MIPI2_FORM3_PD_PATTERN_SHD           0x6697C
#define mmISP_MIPI_MIPI2_FORM3_FPGA_DEBUG_0             0x66980
#define mmISP_MIPI_MIPI2_FORM3_FPGA_DEBUG_1             0x66984
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_0           0x66988
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_1           0x6698C
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_2           0x66990
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_3           0x66994
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_4           0x66998
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_5           0x6699C
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_6           0x669A0
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_7           0x669A4
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_8           0x669A8
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_9           0x669AC
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_10          0x669B0
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_11          0x669B4
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_12          0x669B8
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_13          0x669BC
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_14          0x669C0
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_15          0x669C4
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_16          0x669C8
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_17          0x669CC
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_18          0x669D0
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_19          0x669D4
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_20          0x669D8
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_21          0x669DC
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_22          0x669E0
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_23          0x669E4
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_24          0x669E8
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_25          0x669EC
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_26          0x669F0
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_27          0x669F4
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_28          0x669F8
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_29          0x669FC
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_30          0x66A00
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_31          0x66A04
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_32          0x66A08
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_33          0x66A0C
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_34          0x66A10
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_35          0x66A14
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_36          0x66A18
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_37          0x66A1C
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_38          0x66A20
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_39          0x66A24
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_40          0x66A28
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_41          0x66A2C
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_42          0x66A30
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_43          0x66A34
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_44          0x66A38
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_45          0x66A3C
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_46          0x66A40
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_47          0x66A44
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_48          0x66A48
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_49          0x66A4C
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_50          0x66A50
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_51          0x66A54
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_52          0x66A58
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_53          0x66A5C
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_54          0x66A60
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_55          0x66A64
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_56          0x66A68
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_57          0x66A6C
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_58          0x66A70
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_59          0x66A74
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_60          0x66A78
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_61          0x66A7C
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_62          0x66A80
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_63          0x66A84
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_64          0x66A88
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_65          0x66A8C
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_66          0x66A90
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_67          0x66A94
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_68          0x66A98
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_69          0x66A9C
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_70          0x66AA0
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_71          0x66AA4
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_72          0x66AA8
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_73          0x66AAC
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_74          0x66AB0
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_75          0x66AB4
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_76          0x66AB8
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_77          0x66ABC
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_78          0x66AC0
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_79          0x66AC4
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_80          0x66AC8
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_81          0x66ACC
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_82          0x66AD0
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_83          0x66AD4
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_84          0x66AD8
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_85          0x66ADC
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_86          0x66AE0
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_87          0x66AE4
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_88          0x66AE8
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_89          0x66AEC
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_90          0x66AF0
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_91          0x66AF4
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_92          0x66AF8
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_93          0x66AFC
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_94          0x66B00
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_95          0x66B04
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_96          0x66B08
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_97          0x66B0C
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_98          0x66B10
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_99          0x66B14
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_100         0x66B18
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_101         0x66B1C
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_102         0x66B20
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_103         0x66B24
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_104         0x66B28
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_105         0x66B2C
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_106         0x66B30
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_107         0x66B34
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_108         0x66B38
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_109         0x66B3C
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_110         0x66B40
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_111         0x66B44
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_112         0x66B48
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_113         0x66B4C
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_114         0x66B50
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_115         0x66B54
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_116         0x66B58
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_117         0x66B5C
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_118         0x66B60
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_119         0x66B64
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_120         0x66B68
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_121         0x66B6C
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_122         0x66B70
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_123         0x66B74
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_124         0x66B78
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_125         0x66B7C
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_126         0x66B80
#define mmISP_MIPI_MIPI2_FORM3_PD_LOC_TABLE_127         0x66B84
#define mmISP_MIPI_MIPI2_FORM3_CTRL_SHD                 0x66B90


// Registers from ISP_MIPI_BRSZ block

#define mmISP_MIPI_BRSZ0_CTRL_UPD                       0x64600
#define mmISP_MIPI_BRSZ0_CTRL                           0x64604
#define mmISP_MIPI_BRSZ0_SCALE_H_EVEN                   0x64608
#define mmISP_MIPI_BRSZ0_SCALE_H_ODD                    0x6460C
#define mmISP_MIPI_BRSZ0_SCALE_V_EVEN                   0x64610
#define mmISP_MIPI_BRSZ0_SCALE_V_ODD                    0x64614
#define mmISP_MIPI_BRSZ0_PHASE_INIT_H_EVEN              0x64628
#define mmISP_MIPI_BRSZ0_PHASE_INIT_H_ODD               0x6462C
#define mmISP_MIPI_BRSZ0_PSUM_S0_H_EVEN                 0x64630
#define mmISP_MIPI_BRSZ0_PSUM_S0_H_ODD                  0x64634
#define mmISP_MIPI_BRSZ0_PSUM_S1_H_EVEN                 0x64638
#define mmISP_MIPI_BRSZ0_PSUM_S1_H_ODD                  0x6463C
#define mmISP_MIPI_BRSZ0_PSUM_S4_H_EVEN                 0x64640
#define mmISP_MIPI_BRSZ0_PSUM_S4_H_ODD                  0x64644
#define mmISP_MIPI_BRSZ0_PSUM_S5_H_EVEN                 0x64648
#define mmISP_MIPI_BRSZ0_PSUM_S5_H_ODD                  0x6464C
#define mmISP_MIPI_BRSZ0_PSUM_E0_H_EVEN                 0x64650
#define mmISP_MIPI_BRSZ0_PSUM_E0_H_ODD                  0x64654
#define mmISP_MIPI_BRSZ0_PSUM_E1_H_EVEN                 0x64658
#define mmISP_MIPI_BRSZ0_PSUM_E1_H_ODD                  0x6465C
#define mmISP_MIPI_BRSZ0_PSUM_E4_H_EVEN                 0x64660
#define mmISP_MIPI_BRSZ0_PSUM_E4_H_ODD                  0x64664
#define mmISP_MIPI_BRSZ0_PSUM_E5_H_EVEN                 0x64668
#define mmISP_MIPI_BRSZ0_PSUM_E5_H_ODD                  0x6466C
#define mmISP_MIPI_BRSZ0_PHASE_INIT_V_EVEN              0x64670
#define mmISP_MIPI_BRSZ0_PHASE_INIT_V_ODD               0x64674
#define mmISP_MIPI_BRSZ0_PSUM_S2_V_EVEN                 0x64678
#define mmISP_MIPI_BRSZ0_PSUM_S2_V_ODD                  0x6467C
#define mmISP_MIPI_BRSZ0_PSUM_S3_V_EVEN                 0x64680
#define mmISP_MIPI_BRSZ0_PSUM_S3_V_ODD                  0x64684
#define mmISP_MIPI_BRSZ0_PSUM_S6_V_EVEN                 0x64688
#define mmISP_MIPI_BRSZ0_PSUM_S6_V_ODD                  0x6468C
#define mmISP_MIPI_BRSZ0_PSUM_S7_V_EVEN                 0x64690
#define mmISP_MIPI_BRSZ0_PSUM_S7_V_ODD                  0x64694
#define mmISP_MIPI_BRSZ0_PSUM_E2_V_EVEN                 0x64698
#define mmISP_MIPI_BRSZ0_PSUM_E2_V_ODD                  0x6469C
#define mmISP_MIPI_BRSZ0_PSUM_E3_V_EVEN                 0x646A0
#define mmISP_MIPI_BRSZ0_PSUM_E3_V_ODD                  0x646A4
#define mmISP_MIPI_BRSZ0_PSUM_E6_V_EVEN                 0x646A8
#define mmISP_MIPI_BRSZ0_PSUM_E6_V_ODD                  0x646AC
#define mmISP_MIPI_BRSZ0_PSUM_E7_V_EVEN                 0x646B0
#define mmISP_MIPI_BRSZ0_PSUM_E7_V_ODD                  0x646B4
#define mmISP_MIPI_BRSZ0_WIDTH_SRC                      0x646B8
#define mmISP_MIPI_BRSZ0_HEIGHT_SRC                     0x646BC
#define mmISP_MIPI_BRSZ0_WIDTH_DST                      0x646C0
#define mmISP_MIPI_BRSZ0_HEIGHT_DST                     0x646C4
#define mmISP_MIPI_BRSZ0_RB_SCALE_DOWN_LUT_ADDR         0x646C8
#define mmISP_MIPI_BRSZ0_GG_SCALE_DOWN_LUT_ADDR         0x646CC
#define mmISP_MIPI_BRSZ0_RB_SCALE_DOWN_LUT              0x646D0
#define mmISP_MIPI_BRSZ0_GG_SCALE_DOWN_LUT              0x646D4
#define mmISP_MIPI_BRSZ0_CTRL_SDW                       0x646D8
#define mmISP_MIPI_BRSZ0_SCALE_H_EVEN_SDW               0x646DC
#define mmISP_MIPI_BRSZ0_SCALE_H_ODD_SDW                0x646E0
#define mmISP_MIPI_BRSZ0_SCALE_V_EVEN_SDW               0x646E4
#define mmISP_MIPI_BRSZ0_SCALE_V_ODD_SDW                0x646E8
#define mmISP_MIPI_BRSZ0_PHASE_INIT_H_EVEN_SDW          0x646FC
#define mmISP_MIPI_BRSZ0_PHASE_INIT_H_ODD_SDW           0x64700
#define mmISP_MIPI_BRSZ0_PSUM_S0_H_EVEN_SDW             0x64704
#define mmISP_MIPI_BRSZ0_PSUM_S0_H_ODD_SDW              0x64708
#define mmISP_MIPI_BRSZ0_PSUM_S1_H_EVEN_SDW             0x6470C
#define mmISP_MIPI_BRSZ0_PSUM_S1_H_ODD_SDW              0x64710
#define mmISP_MIPI_BRSZ0_PSUM_S4_H_EVEN_SDW             0x64714
#define mmISP_MIPI_BRSZ0_PSUM_S4_H_ODD_SDW              0x64718
#define mmISP_MIPI_BRSZ0_PSUM_S5_H_EVEN_SDW             0x6471C
#define mmISP_MIPI_BRSZ0_PSUM_S5_H_ODD_SDW              0x64720
#define mmISP_MIPI_BRSZ0_PSUM_E0_H_EVEN_SDW             0x64724
#define mmISP_MIPI_BRSZ0_PSUM_E0_H_ODD_SDW              0x64728
#define mmISP_MIPI_BRSZ0_PSUM_E1_H_EVEN_SDW             0x6472C
#define mmISP_MIPI_BRSZ0_PSUM_E1_H_ODD_SDW              0x64730
#define mmISP_MIPI_BRSZ0_PSUM_E4_H_EVEN_SDW             0x64734
#define mmISP_MIPI_BRSZ0_PSUM_E4_H_ODD_SDW              0x64738
#define mmISP_MIPI_BRSZ0_PSUM_E5_H_EVEN_SDW             0x6473C
#define mmISP_MIPI_BRSZ0_PSUM_E5_H_ODD_SDW              0x64740
#define mmISP_MIPI_BRSZ0_PHASE_INIT_V_EVEN_SDW          0x64744
#define mmISP_MIPI_BRSZ0_PHASE_INIT_V_ODD_SDW           0x64748
#define mmISP_MIPI_BRSZ0_PSUM_S2_V_EVEN_SDW             0x6474C
#define mmISP_MIPI_BRSZ0_PSUM_S2_V_ODD_SDW              0x64750
#define mmISP_MIPI_BRSZ0_PSUM_S3_V_EVEN_SDW             0x64754
#define mmISP_MIPI_BRSZ0_PSUM_S3_V_ODD_SDW              0x64758
#define mmISP_MIPI_BRSZ0_PSUM_S6_V_EVEN_SDW             0x6475C
#define mmISP_MIPI_BRSZ0_PSUM_S6_V_ODD_SDW              0x64760
#define mmISP_MIPI_BRSZ0_PSUM_S7_V_EVEN_SDW             0x64764
#define mmISP_MIPI_BRSZ0_PSUM_S7_V_ODD_SDW              0x64768
#define mmISP_MIPI_BRSZ0_PSUM_E2_V_EVEN_SDW             0x6476C
#define mmISP_MIPI_BRSZ0_PSUM_E2_V_ODD_SDW              0x64770
#define mmISP_MIPI_BRSZ0_PSUM_E3_V_EVEN_SDW             0x64774
#define mmISP_MIPI_BRSZ0_PSUM_E3_V_ODD_SDW              0x64778
#define mmISP_MIPI_BRSZ0_PSUM_E6_V_EVEN_SDW             0x6477C
#define mmISP_MIPI_BRSZ0_PSUM_E6_V_ODD_SDW              0x64780
#define mmISP_MIPI_BRSZ0_PSUM_E7_V_EVEN_SDW             0x64784
#define mmISP_MIPI_BRSZ0_PSUM_E7_V_ODD_SDW              0x64788
#define mmISP_MIPI_BRSZ0_WIDTH_SRC_SDW                  0x6478C
#define mmISP_MIPI_BRSZ0_HEIGHT_SRC_SDW                 0x64790
#define mmISP_MIPI_BRSZ0_WIDTH_DST_SDW                  0x64794
#define mmISP_MIPI_BRSZ0_HEIGHT_DST_SDW                 0x64798
#define mmISP_MIPI_BRSZ1_CTRL_UPD                       0x65B00
#define mmISP_MIPI_BRSZ1_CTRL                           0x65B04
#define mmISP_MIPI_BRSZ1_SCALE_H_EVEN                   0x65B08
#define mmISP_MIPI_BRSZ1_SCALE_H_ODD                    0x65B0C
#define mmISP_MIPI_BRSZ1_SCALE_V_EVEN                   0x65B10
#define mmISP_MIPI_BRSZ1_SCALE_V_ODD                    0x65B14
#define mmISP_MIPI_BRSZ1_PHASE_INIT_H_EVEN              0x65B28
#define mmISP_MIPI_BRSZ1_PHASE_INIT_H_ODD               0x65B2C
#define mmISP_MIPI_BRSZ1_PSUM_S0_H_EVEN                 0x65B30
#define mmISP_MIPI_BRSZ1_PSUM_S0_H_ODD                  0x65B34
#define mmISP_MIPI_BRSZ1_PSUM_S1_H_EVEN                 0x65B38
#define mmISP_MIPI_BRSZ1_PSUM_S1_H_ODD                  0x65B3C
#define mmISP_MIPI_BRSZ1_PSUM_S4_H_EVEN                 0x65B40
#define mmISP_MIPI_BRSZ1_PSUM_S4_H_ODD                  0x65B44
#define mmISP_MIPI_BRSZ1_PSUM_S5_H_EVEN                 0x65B48
#define mmISP_MIPI_BRSZ1_PSUM_S5_H_ODD                  0x65B4C
#define mmISP_MIPI_BRSZ1_PSUM_E0_H_EVEN                 0x65B50
#define mmISP_MIPI_BRSZ1_PSUM_E0_H_ODD                  0x65B54
#define mmISP_MIPI_BRSZ1_PSUM_E1_H_EVEN                 0x65B58
#define mmISP_MIPI_BRSZ1_PSUM_E1_H_ODD                  0x65B5C
#define mmISP_MIPI_BRSZ1_PSUM_E4_H_EVEN                 0x65B60
#define mmISP_MIPI_BRSZ1_PSUM_E4_H_ODD                  0x65B64
#define mmISP_MIPI_BRSZ1_PSUM_E5_H_EVEN                 0x65B68
#define mmISP_MIPI_BRSZ1_PSUM_E5_H_ODD                  0x65B6C
#define mmISP_MIPI_BRSZ1_PHASE_INIT_V_EVEN              0x65B70
#define mmISP_MIPI_BRSZ1_PHASE_INIT_V_ODD               0x65B74
#define mmISP_MIPI_BRSZ1_PSUM_S2_V_EVEN                 0x65B78
#define mmISP_MIPI_BRSZ1_PSUM_S2_V_ODD                  0x65B7C
#define mmISP_MIPI_BRSZ1_PSUM_S3_V_EVEN                 0x65B80
#define mmISP_MIPI_BRSZ1_PSUM_S3_V_ODD                  0x65B84
#define mmISP_MIPI_BRSZ1_PSUM_S6_V_EVEN                 0x65B88
#define mmISP_MIPI_BRSZ1_PSUM_S6_V_ODD                  0x65B8C
#define mmISP_MIPI_BRSZ1_PSUM_S7_V_EVEN                 0x65B90
#define mmISP_MIPI_BRSZ1_PSUM_S7_V_ODD                  0x65B94
#define mmISP_MIPI_BRSZ1_PSUM_E2_V_EVEN                 0x65B98
#define mmISP_MIPI_BRSZ1_PSUM_E2_V_ODD                  0x65B9C
#define mmISP_MIPI_BRSZ1_PSUM_E3_V_EVEN                 0x65BA0
#define mmISP_MIPI_BRSZ1_PSUM_E3_V_ODD                  0x65BA4
#define mmISP_MIPI_BRSZ1_PSUM_E6_V_EVEN                 0x65BA8
#define mmISP_MIPI_BRSZ1_PSUM_E6_V_ODD                  0x65BAC
#define mmISP_MIPI_BRSZ1_PSUM_E7_V_EVEN                 0x65BB0
#define mmISP_MIPI_BRSZ1_PSUM_E7_V_ODD                  0x65BB4
#define mmISP_MIPI_BRSZ1_WIDTH_SRC                      0x65BB8
#define mmISP_MIPI_BRSZ1_HEIGHT_SRC                     0x65BBC
#define mmISP_MIPI_BRSZ1_WIDTH_DST                      0x65BC0
#define mmISP_MIPI_BRSZ1_HEIGHT_DST                     0x65BC4
#define mmISP_MIPI_BRSZ1_RB_SCALE_DOWN_LUT_ADDR         0x65BC8
#define mmISP_MIPI_BRSZ1_GG_SCALE_DOWN_LUT_ADDR         0x65BCC
#define mmISP_MIPI_BRSZ1_RB_SCALE_DOWN_LUT              0x65BD0
#define mmISP_MIPI_BRSZ1_GG_SCALE_DOWN_LUT              0x65BD4
#define mmISP_MIPI_BRSZ1_CTRL_SDW                       0x65BD8
#define mmISP_MIPI_BRSZ1_SCALE_H_EVEN_SDW               0x65BDC
#define mmISP_MIPI_BRSZ1_SCALE_H_ODD_SDW                0x65BE0
#define mmISP_MIPI_BRSZ1_SCALE_V_EVEN_SDW               0x65BE4
#define mmISP_MIPI_BRSZ1_SCALE_V_ODD_SDW                0x65BE8
#define mmISP_MIPI_BRSZ1_PHASE_INIT_H_EVEN_SDW          0x65BFC
#define mmISP_MIPI_BRSZ1_PHASE_INIT_H_ODD_SDW           0x65C00
#define mmISP_MIPI_BRSZ1_PSUM_S0_H_EVEN_SDW             0x65C04
#define mmISP_MIPI_BRSZ1_PSUM_S0_H_ODD_SDW              0x65C08
#define mmISP_MIPI_BRSZ1_PSUM_S1_H_EVEN_SDW             0x65C0C
#define mmISP_MIPI_BRSZ1_PSUM_S1_H_ODD_SDW              0x65C10
#define mmISP_MIPI_BRSZ1_PSUM_S4_H_EVEN_SDW             0x65C14
#define mmISP_MIPI_BRSZ1_PSUM_S4_H_ODD_SDW              0x65C18
#define mmISP_MIPI_BRSZ1_PSUM_S5_H_EVEN_SDW             0x65C1C
#define mmISP_MIPI_BRSZ1_PSUM_S5_H_ODD_SDW              0x65C20
#define mmISP_MIPI_BRSZ1_PSUM_E0_H_EVEN_SDW             0x65C24
#define mmISP_MIPI_BRSZ1_PSUM_E0_H_ODD_SDW              0x65C28
#define mmISP_MIPI_BRSZ1_PSUM_E1_H_EVEN_SDW             0x65C2C
#define mmISP_MIPI_BRSZ1_PSUM_E1_H_ODD_SDW              0x65C30
#define mmISP_MIPI_BRSZ1_PSUM_E4_H_EVEN_SDW             0x65C34
#define mmISP_MIPI_BRSZ1_PSUM_E4_H_ODD_SDW              0x65C38
#define mmISP_MIPI_BRSZ1_PSUM_E5_H_EVEN_SDW             0x65C3C
#define mmISP_MIPI_BRSZ1_PSUM_E5_H_ODD_SDW              0x65C40
#define mmISP_MIPI_BRSZ1_PHASE_INIT_V_EVEN_SDW          0x65C44
#define mmISP_MIPI_BRSZ1_PHASE_INIT_V_ODD_SDW           0x65C48
#define mmISP_MIPI_BRSZ1_PSUM_S2_V_EVEN_SDW             0x65C4C
#define mmISP_MIPI_BRSZ1_PSUM_S2_V_ODD_SDW              0x65C50
#define mmISP_MIPI_BRSZ1_PSUM_S3_V_EVEN_SDW             0x65C54
#define mmISP_MIPI_BRSZ1_PSUM_S3_V_ODD_SDW              0x65C58
#define mmISP_MIPI_BRSZ1_PSUM_S6_V_EVEN_SDW             0x65C5C
#define mmISP_MIPI_BRSZ1_PSUM_S6_V_ODD_SDW              0x65C60
#define mmISP_MIPI_BRSZ1_PSUM_S7_V_EVEN_SDW             0x65C64
#define mmISP_MIPI_BRSZ1_PSUM_S7_V_ODD_SDW              0x65C68
#define mmISP_MIPI_BRSZ1_PSUM_E2_V_EVEN_SDW             0x65C6C
#define mmISP_MIPI_BRSZ1_PSUM_E2_V_ODD_SDW              0x65C70
#define mmISP_MIPI_BRSZ1_PSUM_E3_V_EVEN_SDW             0x65C74
#define mmISP_MIPI_BRSZ1_PSUM_E3_V_ODD_SDW              0x65C78
#define mmISP_MIPI_BRSZ1_PSUM_E6_V_EVEN_SDW             0x65C7C
#define mmISP_MIPI_BRSZ1_PSUM_E6_V_ODD_SDW              0x65C80
#define mmISP_MIPI_BRSZ1_PSUM_E7_V_EVEN_SDW             0x65C84
#define mmISP_MIPI_BRSZ1_PSUM_E7_V_ODD_SDW              0x65C88
#define mmISP_MIPI_BRSZ1_WIDTH_SRC_SDW                  0x65C8C
#define mmISP_MIPI_BRSZ1_HEIGHT_SRC_SDW                 0x65C90
#define mmISP_MIPI_BRSZ1_WIDTH_DST_SDW                  0x65C94
#define mmISP_MIPI_BRSZ1_HEIGHT_DST_SDW                 0x65C98


// Registers from ISP_MIPI_MI_WR block

#define mmISP_MIPI_MI_WR0_CH0_CTRL                      0x64200
#define mmISP_MIPI_MI_WR0_CH0_BASE_AD_INIT              0x64204
#define mmISP_MIPI_MI_WR0_CH0_BASE_AD_H_INIT            0x64208
#define mmISP_MIPI_MI_WR0_CH0_SIZE_INIT                 0x6420C
#define mmISP_MIPI_MI_WR0_CH0_IRQ_OFFS_INIT             0x64210
#define mmISP_MIPI_MI_WR0_CH0_LLENGTH_INIT              0x64214
#define mmISP_MIPI_MI_WR0_CH0_LEAK_CTRL                 0x64218
#define mmISP_MIPI_MI_WR0_CH0_PSTATE_CTRL               0x6421C
#define mmISP_MIPI_MI_WR0_CH0_RETRAIN_CTRL              0x64220
#define mmISP_MIPI_MI_WR0_CH0_BYTE_CNT                  0x64224
#define mmISP_MIPI_MI_WR0_CH0_STATUS                    0x64228
#define mmISP_MIPI_MI_WR0_CH0_BASE_AD_SHD               0x64230
#define mmISP_MIPI_MI_WR0_CH0_BASE_AD_H_SHD             0x64234
#define mmISP_MIPI_MI_WR0_CH0_SIZE_SHD                  0x64238
#define mmISP_MIPI_MI_WR0_CH0_IRQ_OFFS_SHD              0x6423C
#define mmISP_MIPI_MI_WR0_CH0_LLENGTH_SHD               0x64240
#define mmISP_MIPI_MI_WR0_CH0_UPD                       0x64244
#define mmISP_MIPI_MI_WR0_CH0_LWIDTH_INIT               0x64248
#define mmISP_MIPI_MI_WR0_CH0_LWIDTH_SHD                0x6424C
#define mmISP_MIPI_MI_WR0_CH1_CTRL                      0x64250
#define mmISP_MIPI_MI_WR0_CH1_BASE_AD_INIT              0x64254
#define mmISP_MIPI_MI_WR0_CH1_BASE_AD_H_INIT            0x64258
#define mmISP_MIPI_MI_WR0_CH1_SIZE_INIT                 0x6425C
#define mmISP_MIPI_MI_WR0_CH1_IRQ_OFFS_INIT             0x64260
#define mmISP_MIPI_MI_WR0_CH1_LLENGTH_INIT              0x64264
#define mmISP_MIPI_MI_WR0_CH1_LEAK_CTRL                 0x64268
#define mmISP_MIPI_MI_WR0_CH1_PSTATE_CTRL               0x6426C
#define mmISP_MIPI_MI_WR0_CH1_RETRAIN_CTRL              0x64270
#define mmISP_MIPI_MI_WR0_CH1_BYTE_CNT                  0x64274
#define mmISP_MIPI_MI_WR0_CH1_STATUS                    0x64278
#define mmISP_MIPI_MI_WR0_CH1_BASE_AD_SHD               0x64280
#define mmISP_MIPI_MI_WR0_CH1_BASE_AD_H_SHD             0x64284
#define mmISP_MIPI_MI_WR0_CH1_SIZE_SHD                  0x64288
#define mmISP_MIPI_MI_WR0_CH1_IRQ_OFFS_SHD              0x6428C
#define mmISP_MIPI_MI_WR0_CH1_LLENGTH_SHD               0x64290
#define mmISP_MIPI_MI_WR0_CH1_UPD                       0x64294
#define mmISP_MIPI_MI_WR0_CH1_LWIDTH_INIT               0x64298
#define mmISP_MIPI_MI_WR0_CH1_LWIDTH_SHD                0x6429C
#define mmISP_MIPI_MI_WR0_CH2_CTRL                      0x642A0
#define mmISP_MIPI_MI_WR0_CH2_BASE_AD_INIT              0x642A4
#define mmISP_MIPI_MI_WR0_CH2_BASE_AD_H_INIT            0x642A8
#define mmISP_MIPI_MI_WR0_CH2_SIZE_INIT                 0x642AC
#define mmISP_MIPI_MI_WR0_CH2_IRQ_OFFS_INIT             0x642B0
#define mmISP_MIPI_MI_WR0_CH2_LLENGTH_INIT              0x642B4
#define mmISP_MIPI_MI_WR0_CH2_LEAK_CTRL                 0x642B8
#define mmISP_MIPI_MI_WR0_CH2_PSTATE_CTRL               0x642BC
#define mmISP_MIPI_MI_WR0_CH2_RETRAIN_CTRL              0x642C0
#define mmISP_MIPI_MI_WR0_CH2_BYTE_CNT                  0x642C4
#define mmISP_MIPI_MI_WR0_CH2_STATUS                    0x642C8
#define mmISP_MIPI_MI_WR0_CH2_BASE_AD_SHD               0x642D0
#define mmISP_MIPI_MI_WR0_CH2_BASE_AD_H_SHD             0x642D4
#define mmISP_MIPI_MI_WR0_CH2_SIZE_SHD                  0x642D8
#define mmISP_MIPI_MI_WR0_CH2_IRQ_OFFS_SHD              0x642DC
#define mmISP_MIPI_MI_WR0_CH2_LLENGTH_SHD               0x642E0
#define mmISP_MIPI_MI_WR0_CH2_UPD                       0x642E4
#define mmISP_MIPI_MI_WR0_CH2_LWIDTH_INIT               0x642E8
#define mmISP_MIPI_MI_WR0_CH2_LWIDTH_SHD                0x642EC
#define mmISP_MIPI_MI_WR0_CH3_CTRL                      0x642F0
#define mmISP_MIPI_MI_WR0_CH3_BASE_AD_INIT              0x642F4
#define mmISP_MIPI_MI_WR0_CH3_BASE_AD_H_INIT            0x642F8
#define mmISP_MIPI_MI_WR0_CH3_SIZE_INIT                 0x642FC
#define mmISP_MIPI_MI_WR0_CH3_IRQ_OFFS_INIT             0x64300
#define mmISP_MIPI_MI_WR0_CH3_LLENGTH_INIT              0x64304
#define mmISP_MIPI_MI_WR0_CH3_LEAK_CTRL                 0x64308
#define mmISP_MIPI_MI_WR0_CH3_PSTATE_CTRL               0x6430C
#define mmISP_MIPI_MI_WR0_CH3_RETRAIN_CTRL              0x64310
#define mmISP_MIPI_MI_WR0_CH3_BYTE_CNT                  0x64314
#define mmISP_MIPI_MI_WR0_CH3_STATUS                    0x64318
#define mmISP_MIPI_MI_WR0_CH3_BASE_AD_SHD               0x64320
#define mmISP_MIPI_MI_WR0_CH3_BASE_AD_H_SHD             0x64324
#define mmISP_MIPI_MI_WR0_CH3_SIZE_SHD                  0x64328
#define mmISP_MIPI_MI_WR0_CH3_IRQ_OFFS_SHD              0x6432C
#define mmISP_MIPI_MI_WR0_CH3_LLENGTH_SHD               0x64330
#define mmISP_MIPI_MI_WR0_CH3_UPD                       0x64334
#define mmISP_MIPI_MI_WR0_CH3_LWIDTH_INIT               0x64338
#define mmISP_MIPI_MI_WR0_CH3_LWIDTH_SHD                0x6433C
#define mmISP_MIPI_MI_WR0_CH0_FRMID_INIT                0x64340
#define mmISP_MIPI_MI_WR0_CH0_FRMID_SHD                 0x64344
#define mmISP_MIPI_MI_WR0_CH1_FRMID_INIT                0x64348
#define mmISP_MIPI_MI_WR0_CH1_FRMID_SHD                 0x6434C
#define mmISP_MIPI_MI_WR0_CH2_FRMID_INIT                0x64350
#define mmISP_MIPI_MI_WR0_CH2_FRMID_SHD                 0x64354
#define mmISP_MIPI_MI_WR0_CH3_FRMID_INIT                0x64358
#define mmISP_MIPI_MI_WR0_CH3_FRMID_SHD                 0x6435C
#define mmISP_MIPI_MI_WR0_CH_0_1_2_3_SLICNUM_INIT       0x64360
#define mmISP_MIPI_MI_WR0_CH_0_1_2_3_SLICNUM_SHD        0x64364
#define mmISP_MIPI_MI_WR0_FRMSIZE_BITDEPTH              0x64368
#define mmISP_MIPI_MI_WR0_SLICE_CH_INDEX                0x6436C
#define mmISP_MIPI_MI_WR_0_OUTBUF_BASE_ADDR_LO          0x64370
#define mmISP_MIPI_MI_WR_0_OUTBUF_BASE_ADDR_HI          0x64374
#define mmISP_MIPI_MI_WR0_IMSC                          0x64390
#define mmISP_MIPI_MI_WR0_RIS                           0x64394
#define mmISP_MIPI_MI_WR0_MIS                           0x64398
#define mmISP_MIPI_MI_WR0_ICR                           0x6439C
#define mmISP_MIPI_MI_WR0_ISR                           0x643A0
#define mmISP_MIPI_MI_WR0_STATUS                        0x643A4
#define mmISP_MIPI_MI_WR0_STATUS_CLR                    0x643A8
#define mmISP_MIPI_MI_WR0_CID_ENABLE                    0x643B0
#define mmISP_MIPI_MI_WR0_TIMER_EN                      0x643B4
#define mmISP_MIPI_MI_WR0_TIMER_TH                      0x643B8
#define mmISP_MIPI_MI_WR0_MAFD                          0x643C0
#define mmISP_MIPI_MI_WR0_SPH_TEST                      0x643C4
#define mmISP_MIPI_MI_WR0_SPH_WDATA                     0x643C8
#define mmISP_MIPI_MI_WR0_STALL                         0x643CC
#define mmISP_MIPI_MI_WR0_AXI_GENERAL                   0x643D0
#define mmISP_MIPI_MI_WR0_AXI_WUSER                     0x643D8
#define mmISP_MIPI_MI_WR0_QOS_CTRL                      0x643DC
#define mmISP_MIPI_MI_WR0_PFM_CTRL                      0x64400
#define mmISP_MIPI_MI_WR0_PFM_REGION_SET0               0x64404
#define mmISP_MIPI_MI_WR0_PFM_REGION_SET1               0x64408
#define mmISP_MIPI_MI_WR0_PFM_REGION_SET2               0x6440C
#define mmISP_MIPI_MI_WR0_PFM_REGION_SET3               0x64410
#define mmISP_MIPI_MI_WR0_PFM_REGION_SET4               0x64414
#define mmISP_MIPI_MI_WR0_PFM_REGION_SET5               0x64418
#define mmISP_MIPI_MI_WR0_PFM_REGION_SET6               0x6441C
#define mmISP_MIPI_MI_WR0_PFM_REGION_SET7               0x64420
#define mmISP_MIPI_MI_WR0_PFM_STAT_0_1_CNT              0x64424
#define mmISP_MIPI_MI_WR0_PFM_STAT_2_3_CNT              0x64428
#define mmISP_MIPI_MI_WR0_PFM_STAT_4_5_CNT              0x6442C
#define mmISP_MIPI_MI_WR0_PFM_STAT_6_7_CNT              0x64430
#define mmISP_MIPI_MI_WR0_CTRL_CRC                      0x64440
#define mmISP_MIPI_MI_WR0_CRC0                          0x64444
#define mmISP_MIPI_MI_WR0_CRC1                          0x64448
#define mmISP_MIPI_MI_WR0_CRC2                          0x6444C
#define mmISP_MIPI_MI_WR0_CRC3                          0x64450
#define mmISP_MIPI_MI_WR0_CRC4                          0x64454
#define mmISP_MIPI_MI_WR0_CRC5                          0x64458
#define mmISP_MIPI_MI_WR0_CRC6                          0x6445C
#define mmISP_MIPI_MI_WR0_CRC7                          0x64460
#define mmISP_MIPI_MI_WR0_SLCIE0_HEIGHT_INIT            0x64490
#define mmISP_MIPI_MI_WR0_SLCIE1_HEIGHT_INIT            0x64494
#define mmISP_MIPI_MI_WR0_SLCIE2_HEIGHT_INIT            0x64498
#define mmISP_MIPI_MI_WR0_SLCIE3_HEIGHT_INIT            0x6449C
#define mmISP_MIPI_MI_WR0_SLCIE4_HEIGHT_INIT            0x644A0
#define mmISP_MIPI_MI_WR0_SLCIE5_HEIGHT_INIT            0x644A4
#define mmISP_MIPI_MI_WR0_SLCIE6_HEIGHT_INIT            0x644A8
#define mmISP_MIPI_MI_WR0_SLCIE7_HEIGHT_INIT            0x644AC
#define mmISP_MIPI_MI_WR0_SLCIE8_HEIGHT_INIT            0x644B0
#define mmISP_MIPI_MI_WR0_SLCIE9_HEIGHT_INIT            0x644B4
#define mmISP_MIPI_MI_WR0_SLCIE10_HEIGHT_INIT           0x644B8
#define mmISP_MIPI_MI_WR0_SLCIE11_HEIGHT_INIT           0x644BC
#define mmISP_MIPI_MI_WR0_SLCIE12_HEIGHT_INIT           0x644C0
#define mmISP_MIPI_MI_WR0_SLCIE13_HEIGHT_INIT           0x644C4
#define mmISP_MIPI_MI_WR0_SLCIE14_HEIGHT_INIT           0x644C8
#define mmISP_MIPI_MI_WR0_SLCIE15_HEIGHT_INIT           0x644CC
#define mmISP_MIPI_MI_WR0_SLCIE0_HEIGHT_SHD             0x644D0
#define mmISP_MIPI_MI_WR0_SLCIE1_HEIGHT_SHD             0x644D4
#define mmISP_MIPI_MI_WR0_SLCIE2_HEIGHT_SHD             0x644D8
#define mmISP_MIPI_MI_WR0_SLCIE3_HEIGHT_SHD             0x644DC
#define mmISP_MIPI_MI_WR0_SLCIE4_HEIGHT_SHD             0x644E0
#define mmISP_MIPI_MI_WR0_SLCIE5_HEIGHT_SHD             0x644E4
#define mmISP_MIPI_MI_WR0_SLCIE6_HEIGHT_SHD             0x644E8
#define mmISP_MIPI_MI_WR0_SLCIE7_HEIGHT_SHD             0x644EC
#define mmISP_MIPI_MI_WR0_SLCIE8_HEIGHT_SHD             0x644F0
#define mmISP_MIPI_MI_WR0_SLCIE9_HEIGHT_SHD             0x644F4
#define mmISP_MIPI_MI_WR0_SLCIE10_HEIGHT_SHD            0x644F8
#define mmISP_MIPI_MI_WR0_SLCIE11_HEIGHT_SHD            0x644FC
#define mmISP_MIPI_MI_WR0_SLCIE12_HEIGHT_SHD            0x64500
#define mmISP_MIPI_MI_WR0_SLCIE13_HEIGHT_SHD            0x64504
#define mmISP_MIPI_MI_WR0_SLCIE14_HEIGHT_SHD            0x64508
#define mmISP_MIPI_MI_WR0_SLCIE15_HEIGHT_SHD            0x6450C
#define mmISP_MIPI_MI_WR1_CH0_CTRL                      0x65700
#define mmISP_MIPI_MI_WR1_CH0_BASE_AD_INIT              0x65704
#define mmISP_MIPI_MI_WR1_CH0_BASE_AD_H_INIT            0x65708
#define mmISP_MIPI_MI_WR1_CH0_SIZE_INIT                 0x6570C
#define mmISP_MIPI_MI_WR1_CH0_IRQ_OFFS_INIT             0x65710
#define mmISP_MIPI_MI_WR1_CH0_LLENGTH_INIT              0x65714
#define mmISP_MIPI_MI_WR1_CH0_LEAK_CTRL                 0x65718
#define mmISP_MIPI_MI_WR1_CH0_PSTATE_CTRL               0x6571C
#define mmISP_MIPI_MI_WR1_CH0_RETRAIN_CTRL              0x65720
#define mmISP_MIPI_MI_WR1_CH0_BYTE_CNT                  0x65724
#define mmISP_MIPI_MI_WR1_CH0_STATUS                    0x65728
#define mmISP_MIPI_MI_WR1_CH0_BASE_AD_SHD               0x65730
#define mmISP_MIPI_MI_WR1_CH0_BASE_AD_H_SHD             0x65734
#define mmISP_MIPI_MI_WR1_CH0_SIZE_SHD                  0x65738
#define mmISP_MIPI_MI_WR1_CH0_IRQ_OFFS_SHD              0x6573C
#define mmISP_MIPI_MI_WR1_CH0_LLENGTH_SHD               0x65740
#define mmISP_MIPI_MI_WR1_CH0_UPD                       0x65744
#define mmISP_MIPI_MI_WR1_CH0_LWIDTH_INIT               0x65748
#define mmISP_MIPI_MI_WR1_CH0_LWIDTH_SHD                0x6574C
#define mmISP_MIPI_MI_WR1_CH1_CTRL                      0x65750
#define mmISP_MIPI_MI_WR1_CH1_BASE_AD_INIT              0x65754
#define mmISP_MIPI_MI_WR1_CH1_BASE_AD_H_INIT            0x65758
#define mmISP_MIPI_MI_WR1_CH1_SIZE_INIT                 0x6575C
#define mmISP_MIPI_MI_WR1_CH1_IRQ_OFFS_INIT             0x65760
#define mmISP_MIPI_MI_WR1_CH1_LLENGTH_INIT              0x65764
#define mmISP_MIPI_MI_WR1_CH1_LEAK_CTRL                 0x65768
#define mmISP_MIPI_MI_WR1_CH1_PSTATE_CTRL               0x6576C
#define mmISP_MIPI_MI_WR1_CH1_RETRAIN_CTRL              0x65770
#define mmISP_MIPI_MI_WR1_CH1_BYTE_CNT                  0x65774
#define mmISP_MIPI_MI_WR1_CH1_STATUS                    0x65778
#define mmISP_MIPI_MI_WR1_CH1_BASE_AD_SHD               0x65780
#define mmISP_MIPI_MI_WR1_CH1_BASE_AD_H_SHD             0x65784
#define mmISP_MIPI_MI_WR1_CH1_SIZE_SHD                  0x65788
#define mmISP_MIPI_MI_WR1_CH1_IRQ_OFFS_SHD              0x6578C
#define mmISP_MIPI_MI_WR1_CH1_LLENGTH_SHD               0x65790
#define mmISP_MIPI_MI_WR1_CH1_UPD                       0x65794
#define mmISP_MIPI_MI_WR1_CH1_LWIDTH_INIT               0x65798
#define mmISP_MIPI_MI_WR1_CH1_LWIDTH_SHD                0x6579C
#define mmISP_MIPI_MI_WR1_CH2_CTRL                      0x657A0
#define mmISP_MIPI_MI_WR1_CH2_BASE_AD_INIT              0x657A4
#define mmISP_MIPI_MI_WR1_CH2_BASE_AD_H_INIT            0x657A8
#define mmISP_MIPI_MI_WR1_CH2_SIZE_INIT                 0x657AC
#define mmISP_MIPI_MI_WR1_CH2_IRQ_OFFS_INIT             0x657B0
#define mmISP_MIPI_MI_WR1_CH2_LLENGTH_INIT              0x657B4
#define mmISP_MIPI_MI_WR1_CH2_LEAK_CTRL                 0x657B8
#define mmISP_MIPI_MI_WR1_CH2_PSTATE_CTRL               0x657BC
#define mmISP_MIPI_MI_WR1_CH2_RETRAIN_CTRL              0x657C0
#define mmISP_MIPI_MI_WR1_CH2_BYTE_CNT                  0x657C4
#define mmISP_MIPI_MI_WR1_CH2_STATUS                    0x657C8
#define mmISP_MIPI_MI_WR1_CH2_BASE_AD_SHD               0x657D0
#define mmISP_MIPI_MI_WR1_CH2_BASE_AD_H_SHD             0x657D4
#define mmISP_MIPI_MI_WR1_CH2_SIZE_SHD                  0x657D8
#define mmISP_MIPI_MI_WR1_CH2_IRQ_OFFS_SHD              0x657DC
#define mmISP_MIPI_MI_WR1_CH2_LLENGTH_SHD               0x657E0
#define mmISP_MIPI_MI_WR1_CH2_UPD                       0x657E4
#define mmISP_MIPI_MI_WR1_CH2_LWIDTH_INIT               0x657E8
#define mmISP_MIPI_MI_WR1_CH2_LWIDTH_SHD                0x657EC
#define mmISP_MIPI_MI_WR1_CH3_CTRL                      0x657F0
#define mmISP_MIPI_MI_WR1_CH3_BASE_AD_INIT              0x657F4
#define mmISP_MIPI_MI_WR1_CH3_BASE_AD_H_INIT            0x657F8
#define mmISP_MIPI_MI_WR1_CH3_SIZE_INIT                 0x657FC
#define mmISP_MIPI_MI_WR1_CH3_IRQ_OFFS_INIT             0x65800
#define mmISP_MIPI_MI_WR1_CH3_LLENGTH_INIT              0x65804
#define mmISP_MIPI_MI_WR1_CH3_LEAK_CTRL                 0x65808
#define mmISP_MIPI_MI_WR1_CH3_PSTATE_CTRL               0x6580C
#define mmISP_MIPI_MI_WR1_CH3_RETRAIN_CTRL              0x65810
#define mmISP_MIPI_MI_WR1_CH3_BYTE_CNT                  0x65814
#define mmISP_MIPI_MI_WR1_CH3_STATUS                    0x65818
#define mmISP_MIPI_MI_WR1_CH3_BASE_AD_SHD               0x65820
#define mmISP_MIPI_MI_WR1_CH3_BASE_AD_H_SHD             0x65824
#define mmISP_MIPI_MI_WR1_CH3_SIZE_SHD                  0x65828
#define mmISP_MIPI_MI_WR1_CH3_IRQ_OFFS_SHD              0x6582C
#define mmISP_MIPI_MI_WR1_CH3_LLENGTH_SHD               0x65830
#define mmISP_MIPI_MI_WR1_CH3_UPD                       0x65834
#define mmISP_MIPI_MI_WR1_CH3_LWIDTH_INIT               0x65838
#define mmISP_MIPI_MI_WR1_CH3_LWIDTH_SHD                0x6583C
#define mmISP_MIPI_MI_WR1_CH0_FRMID_INIT                0x65840
#define mmISP_MIPI_MI_WR1_CH0_FRMID_SHD                 0x65844
#define mmISP_MIPI_MI_WR1_CH1_FRMID_INIT                0x65848
#define mmISP_MIPI_MI_WR1_CH1_FRMID_SHD                 0x6584C
#define mmISP_MIPI_MI_WR1_CH2_FRMID_INIT                0x65850
#define mmISP_MIPI_MI_WR1_CH2_FRMID_SHD                 0x65854
#define mmISP_MIPI_MI_WR1_CH3_FRMID_INIT                0x65858
#define mmISP_MIPI_MI_WR1_CH3_FRMID_SHD                 0x6585C
#define mmISP_MIPI_MI_WR1_CH_0_1_2_3_SLICNUM_INIT       0x65860
#define mmISP_MIPI_MI_WR1_CH_0_1_2_3_SLICNUM_SHD        0x65864
#define mmISP_MIPI_MI_WR1_FRMSIZE_BITDEPTH              0x65868
#define mmISP_MIPI_MI_WR1_SLICE_CH_INDEX                0x6586C
#define mmISP_MIPI_MI_WR_1_OUTBUF_BASE_ADDR_LO          0x65870
#define mmISP_MIPI_MI_WR_1_OUTBUF_BASE_ADDR_HI          0x65874
#define mmISP_MIPI_MI_WR1_IMSC                          0x65890
#define mmISP_MIPI_MI_WR1_RIS                           0x65894
#define mmISP_MIPI_MI_WR1_MIS                           0x65898
#define mmISP_MIPI_MI_WR1_ICR                           0x6589C
#define mmISP_MIPI_MI_WR1_ISR                           0x658A0
#define mmISP_MIPI_MI_WR1_STATUS                        0x658A4
#define mmISP_MIPI_MI_WR1_STATUS_CLR                    0x658A8
#define mmISP_MIPI_MI_WR1_CID_ENABLE                    0x658B0
#define mmISP_MIPI_MI_WR1_TIMER_EN                      0x658B4
#define mmISP_MIPI_MI_WR1_TIMER_TH                      0x658B8
#define mmISP_MIPI_MI_WR1_MAFD                          0x658C0
#define mmISP_MIPI_MI_WR1_SPH_TEST                      0x658C4
#define mmISP_MIPI_MI_WR1_SPH_WDATA                     0x658C8
#define mmISP_MIPI_MI_WR1_STALL                         0x658CC
#define mmISP_MIPI_MI_WR1_AXI_GENERAL                   0x658D0
#define mmISP_MIPI_MI_WR1_AXI_WUSER                     0x658D8
#define mmISP_MIPI_MI_WR1_QOS_CTRL                      0x658DC
#define mmISP_MIPI_MI_WR1_PFM_CTRL                      0x65900
#define mmISP_MIPI_MI_WR1_PFM_REGION_SET0               0x65904
#define mmISP_MIPI_MI_WR1_PFM_REGION_SET1               0x65908
#define mmISP_MIPI_MI_WR1_PFM_REGION_SET2               0x6590C
#define mmISP_MIPI_MI_WR1_PFM_REGION_SET3               0x65910
#define mmISP_MIPI_MI_WR1_PFM_REGION_SET4               0x65914
#define mmISP_MIPI_MI_WR1_PFM_REGION_SET5               0x65918
#define mmISP_MIPI_MI_WR1_PFM_REGION_SET6               0x6591C
#define mmISP_MIPI_MI_WR1_PFM_REGION_SET7               0x65920
#define mmISP_MIPI_MI_WR1_PFM_STAT_0_1_CNT              0x65924
#define mmISP_MIPI_MI_WR1_PFM_STAT_2_3_CNT              0x65928
#define mmISP_MIPI_MI_WR1_PFM_STAT_4_5_CNT              0x6592C
#define mmISP_MIPI_MI_WR1_PFM_STAT_6_7_CNT              0x65930
#define mmISP_MIPI_MI_WR1_CTRL_CRC                      0x65940
#define mmISP_MIPI_MI_WR1_CRC0                          0x65944
#define mmISP_MIPI_MI_WR1_CRC1                          0x65948
#define mmISP_MIPI_MI_WR1_CRC2                          0x6594C
#define mmISP_MIPI_MI_WR1_CRC3                          0x65950
#define mmISP_MIPI_MI_WR1_CRC4                          0x65954
#define mmISP_MIPI_MI_WR1_CRC5                          0x65958
#define mmISP_MIPI_MI_WR1_CRC6                          0x6595C
#define mmISP_MIPI_MI_WR1_CRC7                          0x65960
#define mmISP_MIPI_MI_WR1_SLCIE0_HEIGHT_INIT            0x65990
#define mmISP_MIPI_MI_WR1_SLCIE1_HEIGHT_INIT            0x65994
#define mmISP_MIPI_MI_WR1_SLCIE2_HEIGHT_INIT            0x65998
#define mmISP_MIPI_MI_WR1_SLCIE3_HEIGHT_INIT            0x6599C
#define mmISP_MIPI_MI_WR1_SLCIE4_HEIGHT_INIT            0x659A0
#define mmISP_MIPI_MI_WR1_SLCIE5_HEIGHT_INIT            0x659A4
#define mmISP_MIPI_MI_WR1_SLCIE6_HEIGHT_INIT            0x659A8
#define mmISP_MIPI_MI_WR1_SLCIE7_HEIGHT_INIT            0x659AC
#define mmISP_MIPI_MI_WR1_SLCIE8_HEIGHT_INIT            0x659B0
#define mmISP_MIPI_MI_WR1_SLCIE9_HEIGHT_INIT            0x659B4
#define mmISP_MIPI_MI_WR1_SLCIE10_HEIGHT_INIT           0x659B8
#define mmISP_MIPI_MI_WR1_SLCIE11_HEIGHT_INIT           0x659BC
#define mmISP_MIPI_MI_WR1_SLCIE12_HEIGHT_INIT           0x659C0
#define mmISP_MIPI_MI_WR1_SLCIE13_HEIGHT_INIT           0x659C4
#define mmISP_MIPI_MI_WR1_SLCIE14_HEIGHT_INIT           0x659C8
#define mmISP_MIPI_MI_WR1_SLCIE15_HEIGHT_INIT           0x659CC
#define mmISP_MIPI_MI_WR1_SLCIE0_HEIGHT_SHD             0x659D0
#define mmISP_MIPI_MI_WR1_SLCIE1_HEIGHT_SHD             0x659D4
#define mmISP_MIPI_MI_WR1_SLCIE2_HEIGHT_SHD             0x659D8
#define mmISP_MIPI_MI_WR1_SLCIE3_HEIGHT_SHD             0x659DC
#define mmISP_MIPI_MI_WR1_SLCIE4_HEIGHT_SHD             0x659E0
#define mmISP_MIPI_MI_WR1_SLCIE5_HEIGHT_SHD             0x659E4
#define mmISP_MIPI_MI_WR1_SLCIE6_HEIGHT_SHD             0x659E8
#define mmISP_MIPI_MI_WR1_SLCIE7_HEIGHT_SHD             0x659EC
#define mmISP_MIPI_MI_WR1_SLCIE8_HEIGHT_SHD             0x659F0
#define mmISP_MIPI_MI_WR1_SLCIE9_HEIGHT_SHD             0x659F4
#define mmISP_MIPI_MI_WR1_SLCIE10_HEIGHT_SHD            0x659F8
#define mmISP_MIPI_MI_WR1_SLCIE11_HEIGHT_SHD            0x659FC
#define mmISP_MIPI_MI_WR1_SLCIE12_HEIGHT_SHD            0x65A00
#define mmISP_MIPI_MI_WR1_SLCIE13_HEIGHT_SHD            0x65A04
#define mmISP_MIPI_MI_WR1_SLCIE14_HEIGHT_SHD            0x65A08
#define mmISP_MIPI_MI_WR1_SLCIE15_HEIGHT_SHD            0x65A0C
#define mmISP_MIPI_MI_WR2_CH0_CTRL                      0x66C00
#define mmISP_MIPI_MI_WR2_CH0_BASE_AD_INIT              0x66C04
#define mmISP_MIPI_MI_WR2_CH0_BASE_AD_H_INIT            0x66C08
#define mmISP_MIPI_MI_WR2_CH0_SIZE_INIT                 0x66C0C
#define mmISP_MIPI_MI_WR2_CH0_IRQ_OFFS_INIT             0x66C10
#define mmISP_MIPI_MI_WR2_CH0_LLENGTH_INIT              0x66C14
#define mmISP_MIPI_MI_WR2_CH0_LEAK_CTRL                 0x66C18
#define mmISP_MIPI_MI_WR2_CH0_PSTATE_CTRL               0x66C1C
#define mmISP_MIPI_MI_WR2_CH0_RETRAIN_CTRL              0x66C20
#define mmISP_MIPI_MI_WR2_CH0_BYTE_CNT                  0x66C24
#define mmISP_MIPI_MI_WR2_CH0_STATUS                    0x66C28
#define mmISP_MIPI_MI_WR2_CH0_BASE_AD_SHD               0x66C30
#define mmISP_MIPI_MI_WR2_CH0_BASE_AD_H_SHD             0x66C34
#define mmISP_MIPI_MI_WR2_CH0_SIZE_SHD                  0x66C38
#define mmISP_MIPI_MI_WR2_CH0_IRQ_OFFS_SHD              0x66C3C
#define mmISP_MIPI_MI_WR2_CH0_LLENGTH_SHD               0x66C40
#define mmISP_MIPI_MI_WR2_CH0_UPD                       0x66C44
#define mmISP_MIPI_MI_WR2_CH0_LWIDTH_INIT               0x66C48
#define mmISP_MIPI_MI_WR2_CH0_LWIDTH_SHD                0x66C4C
#define mmISP_MIPI_MI_WR2_CH1_CTRL                      0x66C50
#define mmISP_MIPI_MI_WR2_CH1_BASE_AD_INIT              0x66C54
#define mmISP_MIPI_MI_WR2_CH1_BASE_AD_H_INIT            0x66C58
#define mmISP_MIPI_MI_WR2_CH1_SIZE_INIT                 0x66C5C
#define mmISP_MIPI_MI_WR2_CH1_IRQ_OFFS_INIT             0x66C60
#define mmISP_MIPI_MI_WR2_CH1_LLENGTH_INIT              0x66C64
#define mmISP_MIPI_MI_WR2_CH1_LEAK_CTRL                 0x66C68
#define mmISP_MIPI_MI_WR2_CH1_PSTATE_CTRL               0x66C6C
#define mmISP_MIPI_MI_WR2_CH1_RETRAIN_CTRL              0x66C70
#define mmISP_MIPI_MI_WR2_CH1_BYTE_CNT                  0x66C74
#define mmISP_MIPI_MI_WR2_CH1_STATUS                    0x66C78
#define mmISP_MIPI_MI_WR2_CH1_BASE_AD_SHD               0x66C80
#define mmISP_MIPI_MI_WR2_CH1_BASE_AD_H_SHD             0x66C84
#define mmISP_MIPI_MI_WR2_CH1_SIZE_SHD                  0x66C88
#define mmISP_MIPI_MI_WR2_CH1_IRQ_OFFS_SHD              0x66C8C
#define mmISP_MIPI_MI_WR2_CH1_LLENGTH_SHD               0x66C90
#define mmISP_MIPI_MI_WR2_CH1_UPD                       0x66C94
#define mmISP_MIPI_MI_WR2_CH1_LWIDTH_INIT               0x66C98
#define mmISP_MIPI_MI_WR2_CH1_LWIDTH_SHD                0x66C9C
#define mmISP_MIPI_MI_WR2_CH2_CTRL                      0x66CA0
#define mmISP_MIPI_MI_WR2_CH2_BASE_AD_INIT              0x66CA4
#define mmISP_MIPI_MI_WR2_CH2_BASE_AD_H_INIT            0x66CA8
#define mmISP_MIPI_MI_WR2_CH2_SIZE_INIT                 0x66CAC
#define mmISP_MIPI_MI_WR2_CH2_IRQ_OFFS_INIT             0x66CB0
#define mmISP_MIPI_MI_WR2_CH2_LLENGTH_INIT              0x66CB4
#define mmISP_MIPI_MI_WR2_CH2_LEAK_CTRL                 0x66CB8
#define mmISP_MIPI_MI_WR2_CH2_PSTATE_CTRL               0x66CBC
#define mmISP_MIPI_MI_WR2_CH2_RETRAIN_CTRL              0x66CC0
#define mmISP_MIPI_MI_WR2_CH2_BYTE_CNT                  0x66CC4
#define mmISP_MIPI_MI_WR2_CH2_STATUS                    0x66CC8
#define mmISP_MIPI_MI_WR2_CH2_BASE_AD_SHD               0x66CD0
#define mmISP_MIPI_MI_WR2_CH2_BASE_AD_H_SHD             0x66CD4
#define mmISP_MIPI_MI_WR2_CH2_SIZE_SHD                  0x66CD8
#define mmISP_MIPI_MI_WR2_CH2_IRQ_OFFS_SHD              0x66CDC
#define mmISP_MIPI_MI_WR2_CH2_LLENGTH_SHD               0x66CE0
#define mmISP_MIPI_MI_WR2_CH2_UPD                       0x66CE4
#define mmISP_MIPI_MI_WR2_CH2_LWIDTH_INIT               0x66CE8
#define mmISP_MIPI_MI_WR2_CH2_LWIDTH_SHD                0x66CEC
#define mmISP_MIPI_MI_WR2_CH3_CTRL                      0x66CF0
#define mmISP_MIPI_MI_WR2_CH3_BASE_AD_INIT              0x66CF4
#define mmISP_MIPI_MI_WR2_CH3_BASE_AD_H_INIT            0x66CF8
#define mmISP_MIPI_MI_WR2_CH3_SIZE_INIT                 0x66CFC
#define mmISP_MIPI_MI_WR2_CH3_IRQ_OFFS_INIT             0x66D00
#define mmISP_MIPI_MI_WR2_CH3_LLENGTH_INIT              0x66D04
#define mmISP_MIPI_MI_WR2_CH3_LEAK_CTRL                 0x66D08
#define mmISP_MIPI_MI_WR2_CH3_PSTATE_CTRL               0x66D0C
#define mmISP_MIPI_MI_WR2_CH3_RETRAIN_CTRL              0x66D10
#define mmISP_MIPI_MI_WR2_CH3_BYTE_CNT                  0x66D14
#define mmISP_MIPI_MI_WR2_CH3_STATUS                    0x66D18
#define mmISP_MIPI_MI_WR2_CH3_BASE_AD_SHD               0x66D20
#define mmISP_MIPI_MI_WR2_CH3_BASE_AD_H_SHD             0x66D24
#define mmISP_MIPI_MI_WR2_CH3_SIZE_SHD                  0x66D28
#define mmISP_MIPI_MI_WR2_CH3_IRQ_OFFS_SHD              0x66D2C
#define mmISP_MIPI_MI_WR2_CH3_LLENGTH_SHD               0x66D30
#define mmISP_MIPI_MI_WR2_CH3_UPD                       0x66D34
#define mmISP_MIPI_MI_WR2_CH3_LWIDTH_INIT               0x66D38
#define mmISP_MIPI_MI_WR2_CH3_LWIDTH_SHD                0x66D3C
#define mmISP_MIPI_MI_WR2_CH0_FRMID_INIT                0x66D40
#define mmISP_MIPI_MI_WR2_CH0_FRMID_SHD                 0x66D44
#define mmISP_MIPI_MI_WR2_CH1_FRMID_INIT                0x66D48
#define mmISP_MIPI_MI_WR2_CH1_FRMID_SHD                 0x66D4C
#define mmISP_MIPI_MI_WR2_CH2_FRMID_INIT                0x66D50
#define mmISP_MIPI_MI_WR2_CH2_FRMID_SHD                 0x66D54
#define mmISP_MIPI_MI_WR2_CH3_FRMID_INIT                0x66D58
#define mmISP_MIPI_MI_WR2_CH3_FRMID_SHD                 0x66D5C
#define mmISP_MIPI_MI_WR2_CH_0_1_2_3_SLICNUM_INIT       0x66D60
#define mmISP_MIPI_MI_WR2_CH_0_1_2_3_SLICNUM_SHD        0x66D64
#define mmISP_MIPI_MI_WR2_FRMSIZE_BITDEPTH              0x66D68
#define mmISP_MIPI_MI_WR2_SLICE_CH_INDEX                0x66D6C
#define mmISP_MIPI_MI_WR_2_OUTBUF_BASE_ADDR_LO          0x66D70
#define mmISP_MIPI_MI_WR_2_OUTBUF_BASE_ADDR_HI          0x66D74
#define mmISP_MIPI_MI_WR2_IMSC                          0x66D90
#define mmISP_MIPI_MI_WR2_RIS                           0x66D94
#define mmISP_MIPI_MI_WR2_MIS                           0x66D98
#define mmISP_MIPI_MI_WR2_ICR                           0x66D9C
#define mmISP_MIPI_MI_WR2_ISR                           0x66DA0
#define mmISP_MIPI_MI_WR2_STATUS                        0x66DA4
#define mmISP_MIPI_MI_WR2_STATUS_CLR                    0x66DA8
#define mmISP_MIPI_MI_WR2_CID_ENABLE                    0x66DB0
#define mmISP_MIPI_MI_WR2_TIMER_EN                      0x66DB4
#define mmISP_MIPI_MI_WR2_TIMER_TH                      0x66DB8
#define mmISP_MIPI_MI_WR2_MAFD                          0x66DC0
#define mmISP_MIPI_MI_WR2_SPH_TEST                      0x66DC4
#define mmISP_MIPI_MI_WR2_SPH_WDATA                     0x66DC8
#define mmISP_MIPI_MI_WR2_STALL                         0x66DCC
#define mmISP_MIPI_MI_WR2_AXI_GENERAL                   0x66DD0
#define mmISP_MIPI_MI_WR2_AXI_WUSER                     0x66DD8
#define mmISP_MIPI_MI_WR2_QOS_CTRL                      0x66DDC
#define mmISP_MIPI_MI_WR2_PFM_CTRL                      0x66E00
#define mmISP_MIPI_MI_WR2_PFM_REGION_SET0               0x66E04
#define mmISP_MIPI_MI_WR2_PFM_REGION_SET1               0x66E08
#define mmISP_MIPI_MI_WR2_PFM_REGION_SET2               0x66E0C
#define mmISP_MIPI_MI_WR2_PFM_REGION_SET3               0x66E10
#define mmISP_MIPI_MI_WR2_PFM_REGION_SET4               0x66E14
#define mmISP_MIPI_MI_WR2_PFM_REGION_SET5               0x66E18
#define mmISP_MIPI_MI_WR2_PFM_REGION_SET6               0x66E1C
#define mmISP_MIPI_MI_WR2_PFM_REGION_SET7               0x66E20
#define mmISP_MIPI_MI_WR2_PFM_STAT_0_1_CNT              0x66E24
#define mmISP_MIPI_MI_WR2_PFM_STAT_2_3_CNT              0x66E28
#define mmISP_MIPI_MI_WR2_PFM_STAT_4_5_CNT              0x66E2C
#define mmISP_MIPI_MI_WR2_PFM_STAT_6_7_CNT              0x66E30
#define mmISP_MIPI_MI_WR2_CTRL_CRC                      0x66E40
#define mmISP_MIPI_MI_WR2_CRC0                          0x66E44
#define mmISP_MIPI_MI_WR2_CRC1                          0x66E48
#define mmISP_MIPI_MI_WR2_CRC2                          0x66E4C
#define mmISP_MIPI_MI_WR2_CRC3                          0x66E50
#define mmISP_MIPI_MI_WR2_CRC4                          0x66E54
#define mmISP_MIPI_MI_WR2_CRC5                          0x66E58
#define mmISP_MIPI_MI_WR2_CRC6                          0x66E5C
#define mmISP_MIPI_MI_WR2_CRC7                          0x66E60
#define mmISP_MIPI_MI_WR2_SLCIE0_HEIGHT_INIT            0x66E90
#define mmISP_MIPI_MI_WR2_SLCIE1_HEIGHT_INIT            0x66E94
#define mmISP_MIPI_MI_WR2_SLCIE2_HEIGHT_INIT            0x66E98
#define mmISP_MIPI_MI_WR2_SLCIE3_HEIGHT_INIT            0x66E9C
#define mmISP_MIPI_MI_WR2_SLCIE4_HEIGHT_INIT            0x66EA0
#define mmISP_MIPI_MI_WR2_SLCIE5_HEIGHT_INIT            0x66EA4
#define mmISP_MIPI_MI_WR2_SLCIE6_HEIGHT_INIT            0x66EA8
#define mmISP_MIPI_MI_WR2_SLCIE7_HEIGHT_INIT            0x66EAC
#define mmISP_MIPI_MI_WR2_SLCIE8_HEIGHT_INIT            0x66EB0
#define mmISP_MIPI_MI_WR2_SLCIE9_HEIGHT_INIT            0x66EB4
#define mmISP_MIPI_MI_WR2_SLCIE10_HEIGHT_INIT           0x66EB8
#define mmISP_MIPI_MI_WR2_SLCIE11_HEIGHT_INIT           0x66EBC
#define mmISP_MIPI_MI_WR2_SLCIE12_HEIGHT_INIT           0x66EC0
#define mmISP_MIPI_MI_WR2_SLCIE13_HEIGHT_INIT           0x66EC4
#define mmISP_MIPI_MI_WR2_SLCIE14_HEIGHT_INIT           0x66EC8
#define mmISP_MIPI_MI_WR2_SLCIE15_HEIGHT_INIT           0x66ECC
#define mmISP_MIPI_MI_WR2_SLCIE0_HEIGHT_SHD             0x66ED0
#define mmISP_MIPI_MI_WR2_SLCIE1_HEIGHT_SHD             0x66ED4
#define mmISP_MIPI_MI_WR2_SLCIE2_HEIGHT_SHD             0x66ED8
#define mmISP_MIPI_MI_WR2_SLCIE3_HEIGHT_SHD             0x66EDC
#define mmISP_MIPI_MI_WR2_SLCIE4_HEIGHT_SHD             0x66EE0
#define mmISP_MIPI_MI_WR2_SLCIE5_HEIGHT_SHD             0x66EE4
#define mmISP_MIPI_MI_WR2_SLCIE6_HEIGHT_SHD             0x66EE8
#define mmISP_MIPI_MI_WR2_SLCIE7_HEIGHT_SHD             0x66EEC
#define mmISP_MIPI_MI_WR2_SLCIE8_HEIGHT_SHD             0x66EF0
#define mmISP_MIPI_MI_WR2_SLCIE9_HEIGHT_SHD             0x66EF4
#define mmISP_MIPI_MI_WR2_SLCIE10_HEIGHT_SHD            0x66EF8
#define mmISP_MIPI_MI_WR2_SLCIE11_HEIGHT_SHD            0x66EFC
#define mmISP_MIPI_MI_WR2_SLCIE12_HEIGHT_SHD            0x66F00
#define mmISP_MIPI_MI_WR2_SLCIE13_HEIGHT_SHD            0x66F04
#define mmISP_MIPI_MI_WR2_SLCIE14_HEIGHT_SHD            0x66F08
#define mmISP_MIPI_MI_WR2_SLCIE15_HEIGHT_SHD            0x66F0C


// Registers from ISP_CORE block

#define mmISP_IND_INDEX                                 0x60FF8
#define mmISP_IND_DATA                                  0x60FFC


// Registers from ISP_CORE_ARMIP0 block

#define mmISP_ARMIP0_IND_INDEX                          0x60FF8
#define mmISP_ARMIP0_IND_DATA                           0x60FFC


// Registers from ISP_CORE_ARMIP1 block

#define mmISP_ARMIP1_IND_INDEX                          0x60FF8
#define mmISP_ARMIP1_IND_DATA                           0x60FFC


// Registers from ISP_CORE_ARMIP2 block

#define mmISP_ARMIP2_IND_INDEX                          0x60FF8
#define mmISP_ARMIP2_IND_DATA                           0x60FFC


// Registers from ISP_CORE_ARMIP3 block

#define mmISP_ARMIP3_IND_INDEX                          0x60FF8
#define mmISP_ARMIP3_IND_DATA                           0x60FFC


// Registers from ISP_CORE_ARMIP4 block

#define mmISP_ARMIP4_IND_INDEX                          0x60FF8
#define mmISP_ARMIP4_IND_DATA                           0x60FFC


// Registers from ISP_CORE_ARMIP5 block

#define mmISP_ARMIP5_IND_INDEX                          0x60FF8
#define mmISP_ARMIP5_IND_DATA                           0x60FFC


// Registers from ISP_CORE_ARMIP6 block

#define mmISP_ARMIP6_IND_INDEX                          0x60FF8
#define mmISP_ARMIP6_IND_DATA                           0x60FFC


// Registers from ISP_CORE_ARMIP7 block

#define mmISP_ARMIP7_IND_INDEX                          0x60FF8
#define mmISP_ARMIP7_IND_DATA                           0x60FFC


// Registers from ISP_CORE_ARMIP8 block

#define mmISP_ARMIP8_IND_INDEX                          0x60FF8
#define mmISP_ARMIP8_IND_DATA                           0x60FFC


// Registers from ISP_CORE_PREP_AE_STAT0 block

#define mmISP_CORE_PREP_AE_STAT0_IND_INDEX              0x60FF8
#define mmISP_CORE_PREP_AE_STAT0_IND_DATA               0x60FFC


// Registers from ISP_CORE_PREP_AE_STAT1 block

#define mmISP_CORE_PREP_AE_STAT1_IND_INDEX              0x60FF8
#define mmISP_CORE_PREP_AE_STAT1_IND_DATA               0x60FFC


// Registers from ISP_CORE_PREP_AE_STAT2 block

#define mmISP_CORE_PREP_AE_STAT2_IND_INDEX              0x60FF8
#define mmISP_CORE_PREP_AE_STAT2_IND_DATA               0x60FFC


// Registers from ISP_CORE_PREP_AE_STAT3 block

#define mmISP_CORE_PREP_AE_STAT3_IND_INDEX              0x60FF8
#define mmISP_CORE_PREP_AE_STAT3_IND_DATA               0x60FFC


// Registers from ISP_CORE_PREP_AE_STAT4 block

#define mmISP_CORE_PREP_AE_STAT4_IND_INDEX              0x60FF8
#define mmISP_CORE_PREP_AE_STAT4_IND_DATA               0x60FFC


// Registers from ISP_CORE_PREP_AE_STAT5 block

#define mmISP_CORE_PREP_AE_STAT5_IND_INDEX              0x60FF8
#define mmISP_CORE_PREP_AE_STAT5_IND_DATA               0x60FFC


// Registers from ISP_CORE_PREP_AE_STAT6 block

#define mmISP_CORE_PREP_AE_STAT6_IND_INDEX              0x60FF8
#define mmISP_CORE_PREP_AE_STAT6_IND_DATA               0x60FFC


// Registers from ISP_CORE_POST_YUVNR block

#define mmISP_YUVNR_IND_INDEX                           0x60FF8
#define mmISP_YUVNR_IND_DATA                            0x60FFC


// Registers from ISP_CORE_ARM_TNR_DMA block

#define mmISP_TNR_DMA_IND_INDEX                         0x60FF8
#define mmISP_TNR_DMA_IND_DATA                          0x60FFC


// Registers from RSMU_ISP block


// Registers from ISP_CORE_IPCM0 block

#define mmISP_IPCM0_IND_INDEX                           0x60FF8
#define mmISP_IPCM0_IND_DATA                            0x60FFC


// Registers from ISP_CORE_IPCM1 block

#define mmISP_IPCM1_IND_INDEX                           0x60FF8
#define mmISP_IPCM1_IND_DATA                            0x60FFC


// Registers from RSMU_ISP block

#define mmRSMU_COLD_RESETB_ISP                          0x902C004
#define mmRSMU_HARD_RESETB_ISP                          0x902C008
#define mmRSMU_PUB_FUSE_ADDR_ISP                        0x902C00C
#define mmRSMU_SEC_FUSE_ADDR_ISP                        0x902C010
#define mmRSMU_MEM_POWER_CTRL_ISP                       0x902C018
#define mmRSMU_MP0_STRAPRX_ADDR_ISP                     0x902C01C
#define mmRSMU_MP0_STRAPRX_DATA_ISP                     0x902C020
#define mmRSMU_SMS_FUSE_CFG_ISP                         0x902C028
#define mmRSMU_SMS_FUSE_ADDR_BASE_ISP                   0x902C02C
#define mmRSMU_SMS_FUSE_ADDR_OFFSET_ISP                 0x902C030
#define mmRSMU_STRAP_CONTROL_ISP                        0x902C034
#define mmRSMU_CAC_LKG_WEIGHT_0_ISP                     0x902C060
#define mmRSMU_CAC_LKG_WEIGHT_1_ISP                     0x902C064
#define mmRSMU_CAC_LKG_WEIGHT_2_ISP                     0x902C068
#define mmRSMU_CAC_LKG_ACC_0_ISP                        0x902C0A0
#define mmRSMU_CAC_LKG_ACC_1_ISP                        0x902C0A4
#define mmRSMU_CAC_LKG_ACC_2_ISP                        0x902C0A8
#define mmRSMU_CAC_LKG_ACC_3_ISP                        0x902C0AC
#define mmRSMU_CAC_LKG_ACC_4_ISP                        0x902C0B0
#define mmRSMU_CAC_CONTROL_ISP                          0x902C140
#define mmRSMU_CAC_ACC_MASK_ISP                         0x902C144
#define mmRSMU_CAC_WEIGHT_0_ISP                         0x902C148
#define mmRSMU_CAC_WEIGHT_1_ISP                         0x902C14C
#define mmRSMU_CAC_WEIGHT_2_ISP                         0x902C150
#define mmRSMU_CAC_WEIGHT_3_ISP                         0x902C154
#define mmRSMU_CAC_WEIGHT_4_ISP                         0x902C158
#define mmRSMU_CAC_WEIGHT_5_ISP                         0x902C15C
#define mmRSMU_CAC_WEIGHT_6_ISP                         0x902C160
#define mmRSMU_CAC_WEIGHT_7_ISP                         0x902C164
#define mmRSMU_CAC_WEIGHT_8_ISP                         0x902C168
#define mmRSMU_CAC_AGGR_LO_ISP                          0x902C188
#define mmRSMU_CAC_AGGR_HI_ISP                          0x902C18C
#define mmRSMU_DPM_CONTROL_ISP                          0x902C1D0
#define mmRSMU_DPM_ACC_ISP                              0x902C1D4
#define mmRSMU_DPM_IPCLK_REF_COUNTER_ISP                0x902C1D8
#define mmRSMU_COUNTER_0_ISP                            0x902C1DC
#define mmRSMU_COUNTER_1_ISP                            0x902C1E0
#define mmRSMU_HARD_RESETB_COMING_ISP                   0x902C224
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_ISP                0x902C228
#define mmRSMU_VF_ENABLE_ISP                            0x902C22C
#define mmRSMU_MGCG_CONTROL_ISP                         0x902C230
#define mmRSMU_SEC_AXI_MASTER_ENABLE_ISP                0x902C234
#define mmRSMU_AXI_MASTER_QOS_CNTL_ISP                  0x902C238
#define mmRSMU_MASTER_ERROR_COUNTER_ISP                 0x902C23C
#define mmRSMU_SLAVE_TIMEOUT_VALUE_ISP                  0x902C240
#define mmRSMU_RESET_TIMEOUT_CONTROL_ISP                0x902C244
#define mmRSMU_SLAVE_ERROR_COUNTER_ISP                  0x902C248
#define mmRSMU_DBG_MUX_CONTROL_ISP                      0x902C24C
#define mmRSMU_CAC_ACC_0_ISP                            0x902C260
#define mmRSMU_CAC_ACC_1_ISP                            0x902C264
#define mmRSMU_CAC_ACC_2_ISP                            0x902C268
#define mmRSMU_CAC_ACC_3_ISP                            0x902C26C
#define mmRSMU_CAC_ACC_4_ISP                            0x902C270
#define mmRSMU_CAC_ACC_5_ISP                            0x902C274
#define mmRSMU_CAC_ACC_6_ISP                            0x902C278
#define mmRSMU_CAC_ACC_7_ISP                            0x902C27C
#define mmRSMU_CAC_ACC_8_ISP                            0x902C280
#define mmRSMU_CAC_ACC_9_ISP                            0x902C284
#define mmRSMU_CAC_ACC_10_ISP                           0x902C288
#define mmRSMU_CAC_ACC_11_ISP                           0x902C28C
#define mmRSMU_CAC_ACC_12_ISP                           0x902C290
#define mmRSMU_CAC_ACC_13_ISP                           0x902C294
#define mmRSMU_CAC_ACC_14_ISP                           0x902C298
#define mmRSMU_CAC_ACC_15_ISP                           0x902C29C
#define mmRSMU_CAC_ACC_16_ISP                           0x902C2A0
#define mmRSMU_AXI_MASTER_TRAN_COUNTER_ISP              0x902C2E4
#define mmRSMU_IH_RESET_CNTL_ISP                        0x902C2E8
#define mmRSMU_SEM_RESET_CNTL_ISP                       0x902C2EC
#define mmRSMU_GOLDEN_COUNTER_0_ISP                     0x902C2F0
#define mmRSMU_GOLDEN_COUNTER_1_ISP                     0x902C2F4
#define mmRSMU_SOFT_RESETB_ISP                          0x902C780
#define mmRSMU_PGFSM_CONTROL_ISP                        0x902C784
#define mmRSMU_PGFSM_WR_DATA_ISP                        0x902C788
#define mmRSMU_PGFSM_RD_DATA_ISP                        0x902C78C
#define mmRSMU_PGFSM_STATUS_ISP                         0x902C790
#define mmRSMU_IH_CREDIT_ISP                            0x902C794
#define mmRSMU_SEM_RESP_ISP                             0x902C798
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_ISP                0x902C7B8
#define mmRSMU_IP_MASTER_STATUS_ISP                     0x902C7BC
#define mmRSMU_MMIOEXT_SCRATCH_REG_0_ISP                0x902C7C0
#define mmRSMU_MMIOEXT_SCRATCH_REG_1_ISP                0x902C7C4
#define mmRSMU_AEB_LOCK_0_ISP                           0x902C800
#define mmRSMU_AEB_LOCK_1_ISP                           0x902C804
#define mmRSMU_AEB_OVERRIDE_0_ISP                       0x902C808
#define mmRSMU_AEB_OVERRIDE_1_ISP                       0x902C80C
#define mmRSMU_SEC_INTR_ENABLE_ISP                      0x902C810
#define mmRSMU_SEC_INTR_TARGET_ADDR_ISP                 0x902C814
#define mmRSMU_SEC_INTR_CONFIG_ISP                      0x902C818
#define mmRSMU_SEC_INTR_STATUS_ISP                      0x902C81C
#define mmRSMU_SEC_INTR_PENDING_ISP                     0x902C820
#define mmRSMU_SEC_INTR_TYPE_ISP                        0x902C824
#define mmRSMU_SEC_INTR_INTERCEPT_ISP                   0x902C828
#define mmRSMU_SEC_INTR_CLEAR_ISP                       0x902C82C
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_ISP             0x902C830
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_ISP          0x902C910
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_ISP              0x902C914
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_ISP   0x902C918
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_ISP   0x902C91C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_ISP     0x902C920
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_ISP   0x902C924
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_ISP   0x902C928
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_ISP     0x902C92C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_ISP     0x902C930
#define mmRSMU_SEC_START_ADDR_GROUP_0_ISP               0x902C934
#define mmRSMU_SEC_END_ADDR_GROUP_0_ISP                 0x902C938
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_ISP         0x902C93C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_ISP         0x902C940
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_ISP           0x902C944
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_ISP         0x902C948
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_ISP         0x902C94C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_ISP           0x902C950
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_ISP           0x902C954
#define mmRSMU_SEC_START_ADDR_GROUP_1_ISP               0x902C958
#define mmRSMU_SEC_END_ADDR_GROUP_1_ISP                 0x902C95C
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_ISP         0x902C960
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_ISP         0x902C964
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_ISP           0x902C968
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_ISP         0x902C96C
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_ISP         0x902C970
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_ISP           0x902C974
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_ISP           0x902C978
#define mmRSMU_SEC_START_ADDR_GROUP_2_ISP               0x902C97C
#define mmRSMU_SEC_END_ADDR_GROUP_2_ISP                 0x902C980
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_2_ISP         0x902C984
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_2_ISP         0x902C988
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_2_ISP           0x902C98C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_2_ISP         0x902C990
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_2_ISP         0x902C994
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_2_ISP           0x902C998
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_2_ISP           0x902C99C
#define mmRSMU_SEC_START_ADDR_GROUP_3_ISP               0x902C9A0
#define mmRSMU_SEC_END_ADDR_GROUP_3_ISP                 0x902C9A4
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_3_ISP         0x902C9A8
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_3_ISP         0x902C9AC
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_3_ISP           0x902C9B0
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_3_ISP         0x902C9B4
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_3_ISP         0x902C9B8
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_3_ISP           0x902C9BC
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_3_ISP           0x902C9C0
#define mmRSMU_SEC_START_ADDR_GROUP_4_ISP               0x902C9C4
#define mmRSMU_SEC_END_ADDR_GROUP_4_ISP                 0x902C9C8
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_4_ISP         0x902C9CC
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_4_ISP         0x902C9D0
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_4_ISP           0x902C9D4
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_4_ISP         0x902C9D8
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_4_ISP         0x902C9DC
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_4_ISP           0x902C9E0
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_4_ISP           0x902C9E4
#define mmRSMU_SEC_START_ADDR_GROUP_5_ISP               0x902C9E8
#define mmRSMU_SEC_END_ADDR_GROUP_5_ISP                 0x902C9EC
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_5_ISP         0x902C9F0
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_5_ISP         0x902C9F4
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_5_ISP           0x902C9F8
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_5_ISP         0x902C9FC
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_5_ISP         0x902CA00
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_5_ISP           0x902CA04
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_5_ISP           0x902CA08
#define mmRSMU_SEC_START_ADDR_GROUP_6_ISP               0x902CA0C
#define mmRSMU_SEC_END_ADDR_GROUP_6_ISP                 0x902CA10
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_6_ISP         0x902CA14
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_6_ISP         0x902CA18
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_6_ISP           0x902CA1C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_6_ISP         0x902CA20
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_6_ISP         0x902CA24
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_6_ISP           0x902CA28
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_6_ISP           0x902CA2C
#define mmRSMU_SEC_START_ADDR_GROUP_7_ISP               0x902CA30
#define mmRSMU_SEC_END_ADDR_GROUP_7_ISP                 0x902CA34
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_7_ISP         0x902CA38
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_7_ISP         0x902CA3C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_7_ISP           0x902CA40
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_7_ISP         0x902CA44
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_7_ISP         0x902CA48
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_7_ISP           0x902CA4C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_7_ISP           0x902CA50
#define mmRSMU_SEC_START_ADDR_GROUP_8_ISP               0x902CA54
#define mmRSMU_SEC_END_ADDR_GROUP_8_ISP                 0x902CA58
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_8_ISP         0x902CA5C
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_8_ISP         0x902CA60
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_8_ISP           0x902CA64
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_8_ISP         0x902CA68
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_8_ISP         0x902CA6C
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_8_ISP           0x902CA70
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_8_ISP           0x902CA74
#define mmRSMU_SEC_START_ADDR_GROUP_9_ISP               0x902CA78
#define mmRSMU_SEC_END_ADDR_GROUP_9_ISP                 0x902CA7C
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_9_ISP         0x902CA80
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_9_ISP         0x902CA84
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_9_ISP           0x902CA88
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_9_ISP         0x902CA8C
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_9_ISP         0x902CA90
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_9_ISP           0x902CA94
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_9_ISP           0x902CA98
#define mmRSMU_SEC_START_ADDR_GROUP_10_ISP              0x902CA9C
#define mmRSMU_SEC_END_ADDR_GROUP_10_ISP                0x902CAA0
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_10_ISP        0x902CAA4
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_10_ISP        0x902CAA8
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_10_ISP          0x902CAAC
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_10_ISP        0x902CAB0
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_10_ISP        0x902CAB4
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_10_ISP          0x902CAB8
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_10_ISP          0x902CABC
#define mmRSMU_SEC_START_ADDR_GROUP_11_ISP              0x902CAC0
#define mmRSMU_SEC_END_ADDR_GROUP_11_ISP                0x902CAC4
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_11_ISP        0x902CAC8
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_11_ISP        0x902CACC
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_11_ISP          0x902CAD0
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_11_ISP        0x902CAD4
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_11_ISP        0x902CAD8
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_11_ISP          0x902CADC
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_11_ISP          0x902CAE0
#define mmRSMU_SEC_START_ADDR_GROUP_12_ISP              0x902CAE4
#define mmRSMU_SEC_END_ADDR_GROUP_12_ISP                0x902CAE8
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_12_ISP        0x902CAEC
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_12_ISP        0x902CAF0
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_12_ISP          0x902CAF4
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_12_ISP        0x902CAF8
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_12_ISP        0x902CAFC
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_12_ISP          0x902CB00
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_12_ISP          0x902CB04
#define mmRSMU_SEC_START_ADDR_GROUP_13_ISP              0x902CB08
#define mmRSMU_SEC_END_ADDR_GROUP_13_ISP                0x902CB0C
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_13_ISP        0x902CB10
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_13_ISP        0x902CB14
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_13_ISP          0x902CB18
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_13_ISP        0x902CB1C
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_13_ISP        0x902CB20
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_13_ISP          0x902CB24
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_13_ISP          0x902CB28
#define mmRSMU_SEC_START_ADDR_GROUP_14_ISP              0x902CB2C
#define mmRSMU_SEC_END_ADDR_GROUP_14_ISP                0x902CB30
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_14_ISP        0x902CB34
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_14_ISP        0x902CB38
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_14_ISP          0x902CB3C
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_14_ISP        0x902CB40
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_14_ISP        0x902CB44
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_14_ISP          0x902CB48
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_14_ISP          0x902CB4C
#define mmRSMU_SEC_START_ADDR_GROUP_15_ISP              0x902CB50
#define mmRSMU_SEC_END_ADDR_GROUP_15_ISP                0x902CB54
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_15_ISP        0x902CB58
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_15_ISP        0x902CB5C
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_15_ISP          0x902CB60
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_15_ISP        0x902CB64
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_15_ISP        0x902CB68
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_15_ISP          0x902CB6C
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_15_ISP          0x902CB70
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_IP_ISP            0x902CDB4
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_ISP               0x902CDB8
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_ISP              0x902CDBC
#define mmRSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_ISP         0x902CDC0
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_ISP              0x902CDC4
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_ISP                0x902CDC8
#define mmRSMU_AEB_VALUE_0_ISP                          0x902CDCC
#define mmRSMU_AEB_VALUE_1_ISP                          0x902CDD0
#endif
