// Seed: 2822976687
module module_0 (
    input tri id_0,
    input wor id_1,
    input tri0 id_2,
    output tri1 id_3,
    input wire id_4,
    input supply0 id_5,
    output supply0 module_0,
    output wor id_7,
    output tri1 id_8,
    input supply0 id_9,
    input wand id_10
    , id_14,
    input uwire id_11,
    output tri0 id_12
);
  logic id_15;
  ;
  assign module_1._id_9 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd32,
    parameter id_9  = 32'd20
) (
    output supply0 id_0,
    input uwire id_1,
    output tri1 id_2,
    output tri0 id_3,
    output wand id_4,
    input supply1 id_5,
    output supply1 id_6
    , _id_11,
    output supply1 id_7,
    input tri id_8,
    input supply1 _id_9
);
  wire [-1 : 1  ==  id_11] id_12;
  wire [id_9 : 1] id_13;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_1,
      id_6,
      id_8,
      id_1,
      id_7,
      id_7,
      id_2,
      id_5,
      id_1,
      id_8,
      id_3
  );
endmodule
