# Verilog-Updown-Counter-Behavioural-Model