
timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a08  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08003b98  08003b98  00013b98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c14  08003c14  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08003c14  08003c14  00013c14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c1c  08003c1c  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c1c  08003c1c  00013c1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003c20  08003c20  00013c20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003c24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          00000200  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000268  20000268  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000ba38  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001b54  00000000  00000000  0002bb13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000b68  00000000  00000000  0002d668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000008db  00000000  00000000  0002e1d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00021a3f  00000000  00000000  0002eaab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000d157  00000000  00000000  000504ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cc983  00000000  00000000  0005d641  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000371c  00000000  00000000  00129fc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  0012d6e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003b80 	.word	0x08003b80

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08003b80 	.word	0x08003b80

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
uint8_t buffer_uart[]="Hello Dupa\n";
 8000572:	4a18      	ldr	r2, [pc, #96]	; (80005d4 <main+0x68>)
 8000574:	463b      	mov	r3, r7
 8000576:	ca07      	ldmia	r2, {r0, r1, r2}
 8000578:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800057c:	f000 fafe 	bl	8000b7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000580:	f000 f830 	bl	80005e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000584:	f000 f8da 	bl	800073c <MX_GPIO_Init>
  MX_TIM14_Init();
 8000588:	f000 f88a 	bl	80006a0 <MX_TIM14_Init>
  MX_USART2_UART_Init();
 800058c:	f000 f8ac 	bl	80006e8 <MX_USART2_UART_Init>

 // uart_buf_len = sprintf(uart_buf, "Timer test\r\n");
 // HAL_UART_Transmit(&husart2, (uint8_t *)uart_buf, uart_buf_len, 100);

  //Start timer
  HAL_TIM_Base_Start(&htim14);
 8000590:	4811      	ldr	r0, [pc, #68]	; (80005d8 <main+0x6c>)
 8000592:	f001 fb8b 	bl	8001cac <HAL_TIM_Base_Start>




	  //timer value print
	  timer_val = __HAL_TIM_GET_COUNTER(&htim14);
 8000596:	4b10      	ldr	r3, [pc, #64]	; (80005d8 <main+0x6c>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800059c:	81fb      	strh	r3, [r7, #14]
	  printf("Wartosc timera jebhehe anego: %d\n", timer_val);
 800059e:	89fb      	ldrh	r3, [r7, #14]
 80005a0:	4619      	mov	r1, r3
 80005a2:	480e      	ldr	r0, [pc, #56]	; (80005dc <main+0x70>)
 80005a4:	f002 fc76 	bl	8002e94 <iprintf>

	  //Led blinking
	  if (timer_val>1000)
 80005a8:	89fb      	ldrh	r3, [r7, #14]
 80005aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80005ae:	d906      	bls.n	80005be <main+0x52>
	  {
	  HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);
 80005b0:	2201      	movs	r2, #1
 80005b2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005b6:	480a      	ldr	r0, [pc, #40]	; (80005e0 <main+0x74>)
 80005b8:	f000 feb6 	bl	8001328 <HAL_GPIO_WritePin>
 80005bc:	e005      	b.n	80005ca <main+0x5e>
	  }
	  else
	  {
	  HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 80005be:	2200      	movs	r2, #0
 80005c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005c4:	4806      	ldr	r0, [pc, #24]	; (80005e0 <main+0x74>)
 80005c6:	f000 feaf 	bl	8001328 <HAL_GPIO_WritePin>
	  }

	  HAL_Delay(500);
 80005ca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005ce:	f000 fb47 	bl	8000c60 <HAL_Delay>
	  timer_val = __HAL_TIM_GET_COUNTER(&htim14);
 80005d2:	e7e0      	b.n	8000596 <main+0x2a>
 80005d4:	08003bbc 	.word	0x08003bbc
 80005d8:	20000084 	.word	0x20000084
 80005dc:	08003b98 	.word	0x08003b98
 80005e0:	40020c00 	.word	0x40020c00

080005e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b094      	sub	sp, #80	; 0x50
 80005e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ea:	f107 0320 	add.w	r3, r7, #32
 80005ee:	2230      	movs	r2, #48	; 0x30
 80005f0:	2100      	movs	r1, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f002 fca3 	bl	8002f3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f8:	f107 030c 	add.w	r3, r7, #12
 80005fc:	2200      	movs	r2, #0
 80005fe:	601a      	str	r2, [r3, #0]
 8000600:	605a      	str	r2, [r3, #4]
 8000602:	609a      	str	r2, [r3, #8]
 8000604:	60da      	str	r2, [r3, #12]
 8000606:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000608:	2300      	movs	r3, #0
 800060a:	60bb      	str	r3, [r7, #8]
 800060c:	4b22      	ldr	r3, [pc, #136]	; (8000698 <SystemClock_Config+0xb4>)
 800060e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000610:	4a21      	ldr	r2, [pc, #132]	; (8000698 <SystemClock_Config+0xb4>)
 8000612:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000616:	6413      	str	r3, [r2, #64]	; 0x40
 8000618:	4b1f      	ldr	r3, [pc, #124]	; (8000698 <SystemClock_Config+0xb4>)
 800061a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800061c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000620:	60bb      	str	r3, [r7, #8]
 8000622:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000624:	2300      	movs	r3, #0
 8000626:	607b      	str	r3, [r7, #4]
 8000628:	4b1c      	ldr	r3, [pc, #112]	; (800069c <SystemClock_Config+0xb8>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4a1b      	ldr	r2, [pc, #108]	; (800069c <SystemClock_Config+0xb8>)
 800062e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000632:	6013      	str	r3, [r2, #0]
 8000634:	4b19      	ldr	r3, [pc, #100]	; (800069c <SystemClock_Config+0xb8>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800063c:	607b      	str	r3, [r7, #4]
 800063e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000640:	2302      	movs	r3, #2
 8000642:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000644:	2301      	movs	r3, #1
 8000646:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000648:	2310      	movs	r3, #16
 800064a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800064c:	2300      	movs	r3, #0
 800064e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000650:	f107 0320 	add.w	r3, r7, #32
 8000654:	4618      	mov	r0, r3
 8000656:	f000 fe81 	bl	800135c <HAL_RCC_OscConfig>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000660:	f000 f8b0 	bl	80007c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000664:	230f      	movs	r3, #15
 8000666:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000668:	2300      	movs	r3, #0
 800066a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800066c:	2300      	movs	r3, #0
 800066e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000670:	2300      	movs	r3, #0
 8000672:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000674:	2300      	movs	r3, #0
 8000676:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000678:	f107 030c 	add.w	r3, r7, #12
 800067c:	2100      	movs	r1, #0
 800067e:	4618      	mov	r0, r3
 8000680:	f001 f8e4 	bl	800184c <HAL_RCC_ClockConfig>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800068a:	f000 f89b 	bl	80007c4 <Error_Handler>
  }
}
 800068e:	bf00      	nop
 8000690:	3750      	adds	r7, #80	; 0x50
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	40023800 	.word	0x40023800
 800069c:	40007000 	.word	0x40007000

080006a0 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80006a4:	4b0e      	ldr	r3, [pc, #56]	; (80006e0 <MX_TIM14_Init+0x40>)
 80006a6:	4a0f      	ldr	r2, [pc, #60]	; (80006e4 <MX_TIM14_Init+0x44>)
 80006a8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 7999;
 80006aa:	4b0d      	ldr	r3, [pc, #52]	; (80006e0 <MX_TIM14_Init+0x40>)
 80006ac:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80006b0:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006b2:	4b0b      	ldr	r3, [pc, #44]	; (80006e0 <MX_TIM14_Init+0x40>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 80006b8:	4b09      	ldr	r3, [pc, #36]	; (80006e0 <MX_TIM14_Init+0x40>)
 80006ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80006be:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006c0:	4b07      	ldr	r3, [pc, #28]	; (80006e0 <MX_TIM14_Init+0x40>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006c6:	4b06      	ldr	r3, [pc, #24]	; (80006e0 <MX_TIM14_Init+0x40>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80006cc:	4804      	ldr	r0, [pc, #16]	; (80006e0 <MX_TIM14_Init+0x40>)
 80006ce:	f001 fa9d 	bl	8001c0c <HAL_TIM_Base_Init>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 80006d8:	f000 f874 	bl	80007c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80006dc:	bf00      	nop
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	20000084 	.word	0x20000084
 80006e4:	40002000 	.word	0x40002000

080006e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006ec:	4b11      	ldr	r3, [pc, #68]	; (8000734 <MX_USART2_UART_Init+0x4c>)
 80006ee:	4a12      	ldr	r2, [pc, #72]	; (8000738 <MX_USART2_UART_Init+0x50>)
 80006f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006f2:	4b10      	ldr	r3, [pc, #64]	; (8000734 <MX_USART2_UART_Init+0x4c>)
 80006f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006fa:	4b0e      	ldr	r3, [pc, #56]	; (8000734 <MX_USART2_UART_Init+0x4c>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000700:	4b0c      	ldr	r3, [pc, #48]	; (8000734 <MX_USART2_UART_Init+0x4c>)
 8000702:	2200      	movs	r2, #0
 8000704:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000706:	4b0b      	ldr	r3, [pc, #44]	; (8000734 <MX_USART2_UART_Init+0x4c>)
 8000708:	2200      	movs	r2, #0
 800070a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800070c:	4b09      	ldr	r3, [pc, #36]	; (8000734 <MX_USART2_UART_Init+0x4c>)
 800070e:	220c      	movs	r2, #12
 8000710:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000712:	4b08      	ldr	r3, [pc, #32]	; (8000734 <MX_USART2_UART_Init+0x4c>)
 8000714:	2200      	movs	r2, #0
 8000716:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000718:	4b06      	ldr	r3, [pc, #24]	; (8000734 <MX_USART2_UART_Init+0x4c>)
 800071a:	2200      	movs	r2, #0
 800071c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800071e:	4805      	ldr	r0, [pc, #20]	; (8000734 <MX_USART2_UART_Init+0x4c>)
 8000720:	f001 fbd8 	bl	8001ed4 <HAL_UART_Init>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800072a:	f000 f84b 	bl	80007c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800072e:	bf00      	nop
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	200000cc 	.word	0x200000cc
 8000738:	40004400 	.word	0x40004400

0800073c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b088      	sub	sp, #32
 8000740:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000742:	f107 030c 	add.w	r3, r7, #12
 8000746:	2200      	movs	r2, #0
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	605a      	str	r2, [r3, #4]
 800074c:	609a      	str	r2, [r3, #8]
 800074e:	60da      	str	r2, [r3, #12]
 8000750:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000752:	2300      	movs	r3, #0
 8000754:	60bb      	str	r3, [r7, #8]
 8000756:	4b19      	ldr	r3, [pc, #100]	; (80007bc <MX_GPIO_Init+0x80>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075a:	4a18      	ldr	r2, [pc, #96]	; (80007bc <MX_GPIO_Init+0x80>)
 800075c:	f043 0301 	orr.w	r3, r3, #1
 8000760:	6313      	str	r3, [r2, #48]	; 0x30
 8000762:	4b16      	ldr	r3, [pc, #88]	; (80007bc <MX_GPIO_Init+0x80>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000766:	f003 0301 	and.w	r3, r3, #1
 800076a:	60bb      	str	r3, [r7, #8]
 800076c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800076e:	2300      	movs	r3, #0
 8000770:	607b      	str	r3, [r7, #4]
 8000772:	4b12      	ldr	r3, [pc, #72]	; (80007bc <MX_GPIO_Init+0x80>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000776:	4a11      	ldr	r2, [pc, #68]	; (80007bc <MX_GPIO_Init+0x80>)
 8000778:	f043 0308 	orr.w	r3, r3, #8
 800077c:	6313      	str	r3, [r2, #48]	; 0x30
 800077e:	4b0f      	ldr	r3, [pc, #60]	; (80007bc <MX_GPIO_Init+0x80>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000782:	f003 0308 	and.w	r3, r3, #8
 8000786:	607b      	str	r3, [r7, #4]
 8000788:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 800078a:	2200      	movs	r2, #0
 800078c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000790:	480b      	ldr	r0, [pc, #44]	; (80007c0 <MX_GPIO_Init+0x84>)
 8000792:	f000 fdc9 	bl	8001328 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUE_LED_Pin */
  GPIO_InitStruct.Pin = BLUE_LED_Pin;
 8000796:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800079a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800079c:	2301      	movs	r3, #1
 800079e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a0:	2300      	movs	r3, #0
 80007a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007a4:	2300      	movs	r3, #0
 80007a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BLUE_LED_GPIO_Port, &GPIO_InitStruct);
 80007a8:	f107 030c 	add.w	r3, r7, #12
 80007ac:	4619      	mov	r1, r3
 80007ae:	4804      	ldr	r0, [pc, #16]	; (80007c0 <MX_GPIO_Init+0x84>)
 80007b0:	f000 fc1e 	bl	8000ff0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007b4:	bf00      	nop
 80007b6:	3720      	adds	r7, #32
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	40023800 	.word	0x40023800
 80007c0:	40020c00 	.word	0x40020c00

080007c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007c8:	b672      	cpsid	i
}
 80007ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007cc:	e7fe      	b.n	80007cc <Error_Handler+0x8>
	...

080007d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007d6:	2300      	movs	r3, #0
 80007d8:	607b      	str	r3, [r7, #4]
 80007da:	4b10      	ldr	r3, [pc, #64]	; (800081c <HAL_MspInit+0x4c>)
 80007dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007de:	4a0f      	ldr	r2, [pc, #60]	; (800081c <HAL_MspInit+0x4c>)
 80007e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007e4:	6453      	str	r3, [r2, #68]	; 0x44
 80007e6:	4b0d      	ldr	r3, [pc, #52]	; (800081c <HAL_MspInit+0x4c>)
 80007e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007ee:	607b      	str	r3, [r7, #4]
 80007f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007f2:	2300      	movs	r3, #0
 80007f4:	603b      	str	r3, [r7, #0]
 80007f6:	4b09      	ldr	r3, [pc, #36]	; (800081c <HAL_MspInit+0x4c>)
 80007f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007fa:	4a08      	ldr	r2, [pc, #32]	; (800081c <HAL_MspInit+0x4c>)
 80007fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000800:	6413      	str	r3, [r2, #64]	; 0x40
 8000802:	4b06      	ldr	r3, [pc, #24]	; (800081c <HAL_MspInit+0x4c>)
 8000804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800080a:	603b      	str	r3, [r7, #0]
 800080c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800080e:	bf00      	nop
 8000810:	370c      	adds	r7, #12
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	40023800 	.word	0x40023800

08000820 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000820:	b480      	push	{r7}
 8000822:	b085      	sub	sp, #20
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a0b      	ldr	r2, [pc, #44]	; (800085c <HAL_TIM_Base_MspInit+0x3c>)
 800082e:	4293      	cmp	r3, r2
 8000830:	d10d      	bne.n	800084e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	60fb      	str	r3, [r7, #12]
 8000836:	4b0a      	ldr	r3, [pc, #40]	; (8000860 <HAL_TIM_Base_MspInit+0x40>)
 8000838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800083a:	4a09      	ldr	r2, [pc, #36]	; (8000860 <HAL_TIM_Base_MspInit+0x40>)
 800083c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000840:	6413      	str	r3, [r2, #64]	; 0x40
 8000842:	4b07      	ldr	r3, [pc, #28]	; (8000860 <HAL_TIM_Base_MspInit+0x40>)
 8000844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000846:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800084a:	60fb      	str	r3, [r7, #12]
 800084c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 800084e:	bf00      	nop
 8000850:	3714      	adds	r7, #20
 8000852:	46bd      	mov	sp, r7
 8000854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop
 800085c:	40002000 	.word	0x40002000
 8000860:	40023800 	.word	0x40023800

08000864 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b08a      	sub	sp, #40	; 0x28
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086c:	f107 0314 	add.w	r3, r7, #20
 8000870:	2200      	movs	r2, #0
 8000872:	601a      	str	r2, [r3, #0]
 8000874:	605a      	str	r2, [r3, #4]
 8000876:	609a      	str	r2, [r3, #8]
 8000878:	60da      	str	r2, [r3, #12]
 800087a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	4a1d      	ldr	r2, [pc, #116]	; (80008f8 <HAL_UART_MspInit+0x94>)
 8000882:	4293      	cmp	r3, r2
 8000884:	d133      	bne.n	80008ee <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000886:	2300      	movs	r3, #0
 8000888:	613b      	str	r3, [r7, #16]
 800088a:	4b1c      	ldr	r3, [pc, #112]	; (80008fc <HAL_UART_MspInit+0x98>)
 800088c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800088e:	4a1b      	ldr	r2, [pc, #108]	; (80008fc <HAL_UART_MspInit+0x98>)
 8000890:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000894:	6413      	str	r3, [r2, #64]	; 0x40
 8000896:	4b19      	ldr	r3, [pc, #100]	; (80008fc <HAL_UART_MspInit+0x98>)
 8000898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800089a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800089e:	613b      	str	r3, [r7, #16]
 80008a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a2:	2300      	movs	r3, #0
 80008a4:	60fb      	str	r3, [r7, #12]
 80008a6:	4b15      	ldr	r3, [pc, #84]	; (80008fc <HAL_UART_MspInit+0x98>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008aa:	4a14      	ldr	r2, [pc, #80]	; (80008fc <HAL_UART_MspInit+0x98>)
 80008ac:	f043 0301 	orr.w	r3, r3, #1
 80008b0:	6313      	str	r3, [r2, #48]	; 0x30
 80008b2:	4b12      	ldr	r3, [pc, #72]	; (80008fc <HAL_UART_MspInit+0x98>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b6:	f003 0301 	and.w	r3, r3, #1
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80008be:	230c      	movs	r3, #12
 80008c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c2:	2302      	movs	r3, #2
 80008c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	2300      	movs	r3, #0
 80008c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008ca:	2303      	movs	r3, #3
 80008cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008ce:	2307      	movs	r3, #7
 80008d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d2:	f107 0314 	add.w	r3, r7, #20
 80008d6:	4619      	mov	r1, r3
 80008d8:	4809      	ldr	r0, [pc, #36]	; (8000900 <HAL_UART_MspInit+0x9c>)
 80008da:	f000 fb89 	bl	8000ff0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80008de:	2200      	movs	r2, #0
 80008e0:	2100      	movs	r1, #0
 80008e2:	2026      	movs	r0, #38	; 0x26
 80008e4:	f000 fabb 	bl	8000e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80008e8:	2026      	movs	r0, #38	; 0x26
 80008ea:	f000 fad4 	bl	8000e96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80008ee:	bf00      	nop
 80008f0:	3728      	adds	r7, #40	; 0x28
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	40004400 	.word	0x40004400
 80008fc:	40023800 	.word	0x40023800
 8000900:	40020000 	.word	0x40020000

08000904 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000908:	e7fe      	b.n	8000908 <NMI_Handler+0x4>

0800090a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800090a:	b480      	push	{r7}
 800090c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800090e:	e7fe      	b.n	800090e <HardFault_Handler+0x4>

08000910 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000914:	e7fe      	b.n	8000914 <MemManage_Handler+0x4>

08000916 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000916:	b480      	push	{r7}
 8000918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800091a:	e7fe      	b.n	800091a <BusFault_Handler+0x4>

0800091c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000920:	e7fe      	b.n	8000920 <UsageFault_Handler+0x4>

08000922 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000922:	b480      	push	{r7}
 8000924:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000926:	bf00      	nop
 8000928:	46bd      	mov	sp, r7
 800092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092e:	4770      	bx	lr

08000930 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000934:	bf00      	nop
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr

0800093e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800093e:	b480      	push	{r7}
 8000940:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000942:	bf00      	nop
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr

0800094c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000950:	f000 f966 	bl	8000c20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000954:	bf00      	nop
 8000956:	bd80      	pop	{r7, pc}

08000958 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800095c:	4802      	ldr	r0, [pc, #8]	; (8000968 <USART2_IRQHandler+0x10>)
 800095e:	f001 fb09 	bl	8001f74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	200000cc 	.word	0x200000cc

0800096c <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 800096c:	b480      	push	{r7}
 800096e:	b083      	sub	sp, #12
 8000970:	af00      	add	r7, sp, #0
 8000972:	4603      	mov	r3, r0
 8000974:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8000976:	4b0f      	ldr	r3, [pc, #60]	; (80009b4 <ITM_SendChar+0x48>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	4a0e      	ldr	r2, [pc, #56]	; (80009b4 <ITM_SendChar+0x48>)
 800097c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000980:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8000982:	4b0d      	ldr	r3, [pc, #52]	; (80009b8 <ITM_SendChar+0x4c>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4a0c      	ldr	r2, [pc, #48]	; (80009b8 <ITM_SendChar+0x4c>)
 8000988:	f043 0301 	orr.w	r3, r3, #1
 800098c:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 800098e:	bf00      	nop
 8000990:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	f003 0301 	and.w	r3, r3, #1
 800099a:	2b00      	cmp	r3, #0
 800099c:	d0f8      	beq.n	8000990 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 800099e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80009a2:	79fb      	ldrb	r3, [r7, #7]
 80009a4:	6013      	str	r3, [r2, #0]
}
 80009a6:	bf00      	nop
 80009a8:	370c      	adds	r7, #12
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	e000edfc 	.word	0xe000edfc
 80009b8:	e0000e00 	.word	0xe0000e00

080009bc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b086      	sub	sp, #24
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	60f8      	str	r0, [r7, #12]
 80009c4:	60b9      	str	r1, [r7, #8]
 80009c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009c8:	2300      	movs	r3, #0
 80009ca:	617b      	str	r3, [r7, #20]
 80009cc:	e00a      	b.n	80009e4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009ce:	f3af 8000 	nop.w
 80009d2:	4601      	mov	r1, r0
 80009d4:	68bb      	ldr	r3, [r7, #8]
 80009d6:	1c5a      	adds	r2, r3, #1
 80009d8:	60ba      	str	r2, [r7, #8]
 80009da:	b2ca      	uxtb	r2, r1
 80009dc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	3301      	adds	r3, #1
 80009e2:	617b      	str	r3, [r7, #20]
 80009e4:	697a      	ldr	r2, [r7, #20]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	429a      	cmp	r2, r3
 80009ea:	dbf0      	blt.n	80009ce <_read+0x12>
  }

  return len;
 80009ec:	687b      	ldr	r3, [r7, #4]
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	3718      	adds	r7, #24
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b086      	sub	sp, #24
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	60f8      	str	r0, [r7, #12]
 80009fe:	60b9      	str	r1, [r7, #8]
 8000a00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a02:	2300      	movs	r3, #0
 8000a04:	617b      	str	r3, [r7, #20]
 8000a06:	e009      	b.n	8000a1c <_write+0x26>
  {
	  ITM_SendChar(*ptr++);
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	1c5a      	adds	r2, r3, #1
 8000a0c:	60ba      	str	r2, [r7, #8]
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	4618      	mov	r0, r3
 8000a12:	f7ff ffab 	bl	800096c <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a16:	697b      	ldr	r3, [r7, #20]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	617b      	str	r3, [r7, #20]
 8000a1c:	697a      	ldr	r2, [r7, #20]
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	429a      	cmp	r2, r3
 8000a22:	dbf1      	blt.n	8000a08 <_write+0x12>
  }
  return len;
 8000a24:	687b      	ldr	r3, [r7, #4]
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	3718      	adds	r7, #24
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}

08000a2e <_close>:

int _close(int file)
{
 8000a2e:	b480      	push	{r7}
 8000a30:	b083      	sub	sp, #12
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	370c      	adds	r7, #12
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr

08000a46 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a46:	b480      	push	{r7}
 8000a48:	b083      	sub	sp, #12
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
 8000a4e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a56:	605a      	str	r2, [r3, #4]
  return 0;
 8000a58:	2300      	movs	r3, #0
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	370c      	adds	r7, #12
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr

08000a66 <_isatty>:

int _isatty(int file)
{
 8000a66:	b480      	push	{r7}
 8000a68:	b083      	sub	sp, #12
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a6e:	2301      	movs	r3, #1
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	370c      	adds	r7, #12
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr

08000a7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b085      	sub	sp, #20
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	60f8      	str	r0, [r7, #12]
 8000a84:	60b9      	str	r1, [r7, #8]
 8000a86:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a88:	2300      	movs	r3, #0
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3714      	adds	r7, #20
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr
	...

08000a98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b086      	sub	sp, #24
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000aa0:	4a14      	ldr	r2, [pc, #80]	; (8000af4 <_sbrk+0x5c>)
 8000aa2:	4b15      	ldr	r3, [pc, #84]	; (8000af8 <_sbrk+0x60>)
 8000aa4:	1ad3      	subs	r3, r2, r3
 8000aa6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000aa8:	697b      	ldr	r3, [r7, #20]
 8000aaa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000aac:	4b13      	ldr	r3, [pc, #76]	; (8000afc <_sbrk+0x64>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d102      	bne.n	8000aba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ab4:	4b11      	ldr	r3, [pc, #68]	; (8000afc <_sbrk+0x64>)
 8000ab6:	4a12      	ldr	r2, [pc, #72]	; (8000b00 <_sbrk+0x68>)
 8000ab8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000aba:	4b10      	ldr	r3, [pc, #64]	; (8000afc <_sbrk+0x64>)
 8000abc:	681a      	ldr	r2, [r3, #0]
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	4413      	add	r3, r2
 8000ac2:	693a      	ldr	r2, [r7, #16]
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	d207      	bcs.n	8000ad8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ac8:	f002 fa88 	bl	8002fdc <__errno>
 8000acc:	4603      	mov	r3, r0
 8000ace:	220c      	movs	r2, #12
 8000ad0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ad6:	e009      	b.n	8000aec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ad8:	4b08      	ldr	r3, [pc, #32]	; (8000afc <_sbrk+0x64>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ade:	4b07      	ldr	r3, [pc, #28]	; (8000afc <_sbrk+0x64>)
 8000ae0:	681a      	ldr	r2, [r3, #0]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	4413      	add	r3, r2
 8000ae6:	4a05      	ldr	r2, [pc, #20]	; (8000afc <_sbrk+0x64>)
 8000ae8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000aea:	68fb      	ldr	r3, [r7, #12]
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	3718      	adds	r7, #24
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	20020000 	.word	0x20020000
 8000af8:	00000400 	.word	0x00000400
 8000afc:	20000114 	.word	0x20000114
 8000b00:	20000268 	.word	0x20000268

08000b04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b08:	4b06      	ldr	r3, [pc, #24]	; (8000b24 <SystemInit+0x20>)
 8000b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b0e:	4a05      	ldr	r2, [pc, #20]	; (8000b24 <SystemInit+0x20>)
 8000b10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b18:	bf00      	nop
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	e000ed00 	.word	0xe000ed00

08000b28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b60 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b2c:	f7ff ffea 	bl	8000b04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b30:	480c      	ldr	r0, [pc, #48]	; (8000b64 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b32:	490d      	ldr	r1, [pc, #52]	; (8000b68 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b34:	4a0d      	ldr	r2, [pc, #52]	; (8000b6c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b38:	e002      	b.n	8000b40 <LoopCopyDataInit>

08000b3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b3e:	3304      	adds	r3, #4

08000b40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b44:	d3f9      	bcc.n	8000b3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b46:	4a0a      	ldr	r2, [pc, #40]	; (8000b70 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b48:	4c0a      	ldr	r4, [pc, #40]	; (8000b74 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b4c:	e001      	b.n	8000b52 <LoopFillZerobss>

08000b4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b50:	3204      	adds	r2, #4

08000b52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b54:	d3fb      	bcc.n	8000b4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b56:	f002 fa47 	bl	8002fe8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b5a:	f7ff fd07 	bl	800056c <main>
  bx  lr    
 8000b5e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000b60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b68:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000b6c:	08003c24 	.word	0x08003c24
  ldr r2, =_sbss
 8000b70:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000b74:	20000268 	.word	0x20000268

08000b78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b78:	e7fe      	b.n	8000b78 <ADC_IRQHandler>
	...

08000b7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b80:	4b0e      	ldr	r3, [pc, #56]	; (8000bbc <HAL_Init+0x40>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a0d      	ldr	r2, [pc, #52]	; (8000bbc <HAL_Init+0x40>)
 8000b86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b8c:	4b0b      	ldr	r3, [pc, #44]	; (8000bbc <HAL_Init+0x40>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4a0a      	ldr	r2, [pc, #40]	; (8000bbc <HAL_Init+0x40>)
 8000b92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b98:	4b08      	ldr	r3, [pc, #32]	; (8000bbc <HAL_Init+0x40>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a07      	ldr	r2, [pc, #28]	; (8000bbc <HAL_Init+0x40>)
 8000b9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ba2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ba4:	2003      	movs	r0, #3
 8000ba6:	f000 f94f 	bl	8000e48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000baa:	200f      	movs	r0, #15
 8000bac:	f000 f808 	bl	8000bc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bb0:	f7ff fe0e 	bl	80007d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bb4:	2300      	movs	r3, #0
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	40023c00 	.word	0x40023c00

08000bc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bc8:	4b12      	ldr	r3, [pc, #72]	; (8000c14 <HAL_InitTick+0x54>)
 8000bca:	681a      	ldr	r2, [r3, #0]
 8000bcc:	4b12      	ldr	r3, [pc, #72]	; (8000c18 <HAL_InitTick+0x58>)
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bda:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bde:	4618      	mov	r0, r3
 8000be0:	f000 f967 	bl	8000eb2 <HAL_SYSTICK_Config>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bea:	2301      	movs	r3, #1
 8000bec:	e00e      	b.n	8000c0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	2b0f      	cmp	r3, #15
 8000bf2:	d80a      	bhi.n	8000c0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	6879      	ldr	r1, [r7, #4]
 8000bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bfc:	f000 f92f 	bl	8000e5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c00:	4a06      	ldr	r2, [pc, #24]	; (8000c1c <HAL_InitTick+0x5c>)
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c06:	2300      	movs	r3, #0
 8000c08:	e000      	b.n	8000c0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c0a:	2301      	movs	r3, #1
}
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	3708      	adds	r7, #8
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	20000000 	.word	0x20000000
 8000c18:	20000008 	.word	0x20000008
 8000c1c:	20000004 	.word	0x20000004

08000c20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c24:	4b06      	ldr	r3, [pc, #24]	; (8000c40 <HAL_IncTick+0x20>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	461a      	mov	r2, r3
 8000c2a:	4b06      	ldr	r3, [pc, #24]	; (8000c44 <HAL_IncTick+0x24>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4413      	add	r3, r2
 8000c30:	4a04      	ldr	r2, [pc, #16]	; (8000c44 <HAL_IncTick+0x24>)
 8000c32:	6013      	str	r3, [r2, #0]
}
 8000c34:	bf00      	nop
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	20000008 	.word	0x20000008
 8000c44:	20000118 	.word	0x20000118

08000c48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c4c:	4b03      	ldr	r3, [pc, #12]	; (8000c5c <HAL_GetTick+0x14>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	20000118 	.word	0x20000118

08000c60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b084      	sub	sp, #16
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c68:	f7ff ffee 	bl	8000c48 <HAL_GetTick>
 8000c6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c78:	d005      	beq.n	8000c86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c7a:	4b0a      	ldr	r3, [pc, #40]	; (8000ca4 <HAL_Delay+0x44>)
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	461a      	mov	r2, r3
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	4413      	add	r3, r2
 8000c84:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c86:	bf00      	nop
 8000c88:	f7ff ffde 	bl	8000c48 <HAL_GetTick>
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	68bb      	ldr	r3, [r7, #8]
 8000c90:	1ad3      	subs	r3, r2, r3
 8000c92:	68fa      	ldr	r2, [r7, #12]
 8000c94:	429a      	cmp	r2, r3
 8000c96:	d8f7      	bhi.n	8000c88 <HAL_Delay+0x28>
  {
  }
}
 8000c98:	bf00      	nop
 8000c9a:	bf00      	nop
 8000c9c:	3710      	adds	r7, #16
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	20000008 	.word	0x20000008

08000ca8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b085      	sub	sp, #20
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	f003 0307 	and.w	r3, r3, #7
 8000cb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cb8:	4b0c      	ldr	r3, [pc, #48]	; (8000cec <__NVIC_SetPriorityGrouping+0x44>)
 8000cba:	68db      	ldr	r3, [r3, #12]
 8000cbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cbe:	68ba      	ldr	r2, [r7, #8]
 8000cc0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cc4:	4013      	ands	r3, r2
 8000cc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cd0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cda:	4a04      	ldr	r2, [pc, #16]	; (8000cec <__NVIC_SetPriorityGrouping+0x44>)
 8000cdc:	68bb      	ldr	r3, [r7, #8]
 8000cde:	60d3      	str	r3, [r2, #12]
}
 8000ce0:	bf00      	nop
 8000ce2:	3714      	adds	r7, #20
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr
 8000cec:	e000ed00 	.word	0xe000ed00

08000cf0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cf4:	4b04      	ldr	r3, [pc, #16]	; (8000d08 <__NVIC_GetPriorityGrouping+0x18>)
 8000cf6:	68db      	ldr	r3, [r3, #12]
 8000cf8:	0a1b      	lsrs	r3, r3, #8
 8000cfa:	f003 0307 	and.w	r3, r3, #7
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr
 8000d08:	e000ed00 	.word	0xe000ed00

08000d0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	4603      	mov	r3, r0
 8000d14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	db0b      	blt.n	8000d36 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	f003 021f 	and.w	r2, r3, #31
 8000d24:	4907      	ldr	r1, [pc, #28]	; (8000d44 <__NVIC_EnableIRQ+0x38>)
 8000d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d2a:	095b      	lsrs	r3, r3, #5
 8000d2c:	2001      	movs	r0, #1
 8000d2e:	fa00 f202 	lsl.w	r2, r0, r2
 8000d32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d36:	bf00      	nop
 8000d38:	370c      	adds	r7, #12
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	e000e100 	.word	0xe000e100

08000d48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	4603      	mov	r3, r0
 8000d50:	6039      	str	r1, [r7, #0]
 8000d52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	db0a      	blt.n	8000d72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	b2da      	uxtb	r2, r3
 8000d60:	490c      	ldr	r1, [pc, #48]	; (8000d94 <__NVIC_SetPriority+0x4c>)
 8000d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d66:	0112      	lsls	r2, r2, #4
 8000d68:	b2d2      	uxtb	r2, r2
 8000d6a:	440b      	add	r3, r1
 8000d6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d70:	e00a      	b.n	8000d88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	b2da      	uxtb	r2, r3
 8000d76:	4908      	ldr	r1, [pc, #32]	; (8000d98 <__NVIC_SetPriority+0x50>)
 8000d78:	79fb      	ldrb	r3, [r7, #7]
 8000d7a:	f003 030f 	and.w	r3, r3, #15
 8000d7e:	3b04      	subs	r3, #4
 8000d80:	0112      	lsls	r2, r2, #4
 8000d82:	b2d2      	uxtb	r2, r2
 8000d84:	440b      	add	r3, r1
 8000d86:	761a      	strb	r2, [r3, #24]
}
 8000d88:	bf00      	nop
 8000d8a:	370c      	adds	r7, #12
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d92:	4770      	bx	lr
 8000d94:	e000e100 	.word	0xe000e100
 8000d98:	e000ed00 	.word	0xe000ed00

08000d9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b089      	sub	sp, #36	; 0x24
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	60f8      	str	r0, [r7, #12]
 8000da4:	60b9      	str	r1, [r7, #8]
 8000da6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	f003 0307 	and.w	r3, r3, #7
 8000dae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000db0:	69fb      	ldr	r3, [r7, #28]
 8000db2:	f1c3 0307 	rsb	r3, r3, #7
 8000db6:	2b04      	cmp	r3, #4
 8000db8:	bf28      	it	cs
 8000dba:	2304      	movcs	r3, #4
 8000dbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dbe:	69fb      	ldr	r3, [r7, #28]
 8000dc0:	3304      	adds	r3, #4
 8000dc2:	2b06      	cmp	r3, #6
 8000dc4:	d902      	bls.n	8000dcc <NVIC_EncodePriority+0x30>
 8000dc6:	69fb      	ldr	r3, [r7, #28]
 8000dc8:	3b03      	subs	r3, #3
 8000dca:	e000      	b.n	8000dce <NVIC_EncodePriority+0x32>
 8000dcc:	2300      	movs	r3, #0
 8000dce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8000dd4:	69bb      	ldr	r3, [r7, #24]
 8000dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dda:	43da      	mvns	r2, r3
 8000ddc:	68bb      	ldr	r3, [r7, #8]
 8000dde:	401a      	ands	r2, r3
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000de4:	f04f 31ff 	mov.w	r1, #4294967295
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	fa01 f303 	lsl.w	r3, r1, r3
 8000dee:	43d9      	mvns	r1, r3
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df4:	4313      	orrs	r3, r2
         );
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	3724      	adds	r7, #36	; 0x24
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
	...

08000e04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	3b01      	subs	r3, #1
 8000e10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e14:	d301      	bcc.n	8000e1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e16:	2301      	movs	r3, #1
 8000e18:	e00f      	b.n	8000e3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e1a:	4a0a      	ldr	r2, [pc, #40]	; (8000e44 <SysTick_Config+0x40>)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	3b01      	subs	r3, #1
 8000e20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e22:	210f      	movs	r1, #15
 8000e24:	f04f 30ff 	mov.w	r0, #4294967295
 8000e28:	f7ff ff8e 	bl	8000d48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e2c:	4b05      	ldr	r3, [pc, #20]	; (8000e44 <SysTick_Config+0x40>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e32:	4b04      	ldr	r3, [pc, #16]	; (8000e44 <SysTick_Config+0x40>)
 8000e34:	2207      	movs	r2, #7
 8000e36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e38:	2300      	movs	r3, #0
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	3708      	adds	r7, #8
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	e000e010 	.word	0xe000e010

08000e48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e50:	6878      	ldr	r0, [r7, #4]
 8000e52:	f7ff ff29 	bl	8000ca8 <__NVIC_SetPriorityGrouping>
}
 8000e56:	bf00      	nop
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}

08000e5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e5e:	b580      	push	{r7, lr}
 8000e60:	b086      	sub	sp, #24
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	4603      	mov	r3, r0
 8000e66:	60b9      	str	r1, [r7, #8]
 8000e68:	607a      	str	r2, [r7, #4]
 8000e6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e70:	f7ff ff3e 	bl	8000cf0 <__NVIC_GetPriorityGrouping>
 8000e74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e76:	687a      	ldr	r2, [r7, #4]
 8000e78:	68b9      	ldr	r1, [r7, #8]
 8000e7a:	6978      	ldr	r0, [r7, #20]
 8000e7c:	f7ff ff8e 	bl	8000d9c <NVIC_EncodePriority>
 8000e80:	4602      	mov	r2, r0
 8000e82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e86:	4611      	mov	r1, r2
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f7ff ff5d 	bl	8000d48 <__NVIC_SetPriority>
}
 8000e8e:	bf00      	nop
 8000e90:	3718      	adds	r7, #24
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b082      	sub	sp, #8
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ea0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff ff31 	bl	8000d0c <__NVIC_EnableIRQ>
}
 8000eaa:	bf00      	nop
 8000eac:	3708      	adds	r7, #8
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}

08000eb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000eb2:	b580      	push	{r7, lr}
 8000eb4:	b082      	sub	sp, #8
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000eba:	6878      	ldr	r0, [r7, #4]
 8000ebc:	f7ff ffa2 	bl	8000e04 <SysTick_Config>
 8000ec0:	4603      	mov	r3, r0
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}

08000eca <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000eca:	b580      	push	{r7, lr}
 8000ecc:	b084      	sub	sp, #16
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ed6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000ed8:	f7ff feb6 	bl	8000c48 <HAL_GetTick>
 8000edc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	2b02      	cmp	r3, #2
 8000ee8:	d008      	beq.n	8000efc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	2280      	movs	r2, #128	; 0x80
 8000eee:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	e052      	b.n	8000fa2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f022 0216 	bic.w	r2, r2, #22
 8000f0a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	695a      	ldr	r2, [r3, #20]
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000f1a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d103      	bne.n	8000f2c <HAL_DMA_Abort+0x62>
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d007      	beq.n	8000f3c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f022 0208 	bic.w	r2, r2, #8
 8000f3a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f022 0201 	bic.w	r2, r2, #1
 8000f4a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f4c:	e013      	b.n	8000f76 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000f4e:	f7ff fe7b 	bl	8000c48 <HAL_GetTick>
 8000f52:	4602      	mov	r2, r0
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	2b05      	cmp	r3, #5
 8000f5a:	d90c      	bls.n	8000f76 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2220      	movs	r2, #32
 8000f60:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	2203      	movs	r2, #3
 8000f66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8000f72:	2303      	movs	r3, #3
 8000f74:	e015      	b.n	8000fa2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f003 0301 	and.w	r3, r3, #1
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d1e4      	bne.n	8000f4e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f88:	223f      	movs	r2, #63	; 0x3f
 8000f8a:	409a      	lsls	r2, r3
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2201      	movs	r2, #1
 8000f94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8000fa0:	2300      	movs	r3, #0
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3710      	adds	r7, #16
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}

08000faa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000faa:	b480      	push	{r7}
 8000fac:	b083      	sub	sp, #12
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	2b02      	cmp	r3, #2
 8000fbc:	d004      	beq.n	8000fc8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2280      	movs	r2, #128	; 0x80
 8000fc2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	e00c      	b.n	8000fe2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2205      	movs	r2, #5
 8000fcc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f022 0201 	bic.w	r2, r2, #1
 8000fde:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000fe0:	2300      	movs	r3, #0
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	370c      	adds	r7, #12
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
	...

08000ff0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b089      	sub	sp, #36	; 0x24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ffe:	2300      	movs	r3, #0
 8001000:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001002:	2300      	movs	r3, #0
 8001004:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001006:	2300      	movs	r3, #0
 8001008:	61fb      	str	r3, [r7, #28]
 800100a:	e16b      	b.n	80012e4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800100c:	2201      	movs	r2, #1
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	697a      	ldr	r2, [r7, #20]
 800101c:	4013      	ands	r3, r2
 800101e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001020:	693a      	ldr	r2, [r7, #16]
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	429a      	cmp	r2, r3
 8001026:	f040 815a 	bne.w	80012de <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	f003 0303 	and.w	r3, r3, #3
 8001032:	2b01      	cmp	r3, #1
 8001034:	d005      	beq.n	8001042 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800103e:	2b02      	cmp	r3, #2
 8001040:	d130      	bne.n	80010a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	689b      	ldr	r3, [r3, #8]
 8001046:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001048:	69fb      	ldr	r3, [r7, #28]
 800104a:	005b      	lsls	r3, r3, #1
 800104c:	2203      	movs	r2, #3
 800104e:	fa02 f303 	lsl.w	r3, r2, r3
 8001052:	43db      	mvns	r3, r3
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4013      	ands	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	68da      	ldr	r2, [r3, #12]
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	005b      	lsls	r3, r3, #1
 8001062:	fa02 f303 	lsl.w	r3, r2, r3
 8001066:	69ba      	ldr	r2, [r7, #24]
 8001068:	4313      	orrs	r3, r2
 800106a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	69ba      	ldr	r2, [r7, #24]
 8001070:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001078:	2201      	movs	r2, #1
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	fa02 f303 	lsl.w	r3, r2, r3
 8001080:	43db      	mvns	r3, r3
 8001082:	69ba      	ldr	r2, [r7, #24]
 8001084:	4013      	ands	r3, r2
 8001086:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	091b      	lsrs	r3, r3, #4
 800108e:	f003 0201 	and.w	r2, r3, #1
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	69ba      	ldr	r2, [r7, #24]
 800109a:	4313      	orrs	r3, r2
 800109c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	69ba      	ldr	r2, [r7, #24]
 80010a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f003 0303 	and.w	r3, r3, #3
 80010ac:	2b03      	cmp	r3, #3
 80010ae:	d017      	beq.n	80010e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	68db      	ldr	r3, [r3, #12]
 80010b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010b6:	69fb      	ldr	r3, [r7, #28]
 80010b8:	005b      	lsls	r3, r3, #1
 80010ba:	2203      	movs	r2, #3
 80010bc:	fa02 f303 	lsl.w	r3, r2, r3
 80010c0:	43db      	mvns	r3, r3
 80010c2:	69ba      	ldr	r2, [r7, #24]
 80010c4:	4013      	ands	r3, r2
 80010c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	689a      	ldr	r2, [r3, #8]
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	fa02 f303 	lsl.w	r3, r2, r3
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	4313      	orrs	r3, r2
 80010d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	69ba      	ldr	r2, [r7, #24]
 80010de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	f003 0303 	and.w	r3, r3, #3
 80010e8:	2b02      	cmp	r3, #2
 80010ea:	d123      	bne.n	8001134 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	08da      	lsrs	r2, r3, #3
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	3208      	adds	r2, #8
 80010f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	f003 0307 	and.w	r3, r3, #7
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	220f      	movs	r2, #15
 8001104:	fa02 f303 	lsl.w	r3, r2, r3
 8001108:	43db      	mvns	r3, r3
 800110a:	69ba      	ldr	r2, [r7, #24]
 800110c:	4013      	ands	r3, r2
 800110e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	691a      	ldr	r2, [r3, #16]
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	f003 0307 	and.w	r3, r3, #7
 800111a:	009b      	lsls	r3, r3, #2
 800111c:	fa02 f303 	lsl.w	r3, r2, r3
 8001120:	69ba      	ldr	r2, [r7, #24]
 8001122:	4313      	orrs	r3, r2
 8001124:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	08da      	lsrs	r2, r3, #3
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	3208      	adds	r2, #8
 800112e:	69b9      	ldr	r1, [r7, #24]
 8001130:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	2203      	movs	r2, #3
 8001140:	fa02 f303 	lsl.w	r3, r2, r3
 8001144:	43db      	mvns	r3, r3
 8001146:	69ba      	ldr	r2, [r7, #24]
 8001148:	4013      	ands	r3, r2
 800114a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	f003 0203 	and.w	r2, r3, #3
 8001154:	69fb      	ldr	r3, [r7, #28]
 8001156:	005b      	lsls	r3, r3, #1
 8001158:	fa02 f303 	lsl.w	r3, r2, r3
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	4313      	orrs	r3, r2
 8001160:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	69ba      	ldr	r2, [r7, #24]
 8001166:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001170:	2b00      	cmp	r3, #0
 8001172:	f000 80b4 	beq.w	80012de <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001176:	2300      	movs	r3, #0
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	4b60      	ldr	r3, [pc, #384]	; (80012fc <HAL_GPIO_Init+0x30c>)
 800117c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800117e:	4a5f      	ldr	r2, [pc, #380]	; (80012fc <HAL_GPIO_Init+0x30c>)
 8001180:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001184:	6453      	str	r3, [r2, #68]	; 0x44
 8001186:	4b5d      	ldr	r3, [pc, #372]	; (80012fc <HAL_GPIO_Init+0x30c>)
 8001188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800118a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800118e:	60fb      	str	r3, [r7, #12]
 8001190:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001192:	4a5b      	ldr	r2, [pc, #364]	; (8001300 <HAL_GPIO_Init+0x310>)
 8001194:	69fb      	ldr	r3, [r7, #28]
 8001196:	089b      	lsrs	r3, r3, #2
 8001198:	3302      	adds	r3, #2
 800119a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800119e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011a0:	69fb      	ldr	r3, [r7, #28]
 80011a2:	f003 0303 	and.w	r3, r3, #3
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	220f      	movs	r2, #15
 80011aa:	fa02 f303 	lsl.w	r3, r2, r3
 80011ae:	43db      	mvns	r3, r3
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	4013      	ands	r3, r2
 80011b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4a52      	ldr	r2, [pc, #328]	; (8001304 <HAL_GPIO_Init+0x314>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d02b      	beq.n	8001216 <HAL_GPIO_Init+0x226>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4a51      	ldr	r2, [pc, #324]	; (8001308 <HAL_GPIO_Init+0x318>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d025      	beq.n	8001212 <HAL_GPIO_Init+0x222>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4a50      	ldr	r2, [pc, #320]	; (800130c <HAL_GPIO_Init+0x31c>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d01f      	beq.n	800120e <HAL_GPIO_Init+0x21e>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4a4f      	ldr	r2, [pc, #316]	; (8001310 <HAL_GPIO_Init+0x320>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d019      	beq.n	800120a <HAL_GPIO_Init+0x21a>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4a4e      	ldr	r2, [pc, #312]	; (8001314 <HAL_GPIO_Init+0x324>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d013      	beq.n	8001206 <HAL_GPIO_Init+0x216>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4a4d      	ldr	r2, [pc, #308]	; (8001318 <HAL_GPIO_Init+0x328>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d00d      	beq.n	8001202 <HAL_GPIO_Init+0x212>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4a4c      	ldr	r2, [pc, #304]	; (800131c <HAL_GPIO_Init+0x32c>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d007      	beq.n	80011fe <HAL_GPIO_Init+0x20e>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4a4b      	ldr	r2, [pc, #300]	; (8001320 <HAL_GPIO_Init+0x330>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d101      	bne.n	80011fa <HAL_GPIO_Init+0x20a>
 80011f6:	2307      	movs	r3, #7
 80011f8:	e00e      	b.n	8001218 <HAL_GPIO_Init+0x228>
 80011fa:	2308      	movs	r3, #8
 80011fc:	e00c      	b.n	8001218 <HAL_GPIO_Init+0x228>
 80011fe:	2306      	movs	r3, #6
 8001200:	e00a      	b.n	8001218 <HAL_GPIO_Init+0x228>
 8001202:	2305      	movs	r3, #5
 8001204:	e008      	b.n	8001218 <HAL_GPIO_Init+0x228>
 8001206:	2304      	movs	r3, #4
 8001208:	e006      	b.n	8001218 <HAL_GPIO_Init+0x228>
 800120a:	2303      	movs	r3, #3
 800120c:	e004      	b.n	8001218 <HAL_GPIO_Init+0x228>
 800120e:	2302      	movs	r3, #2
 8001210:	e002      	b.n	8001218 <HAL_GPIO_Init+0x228>
 8001212:	2301      	movs	r3, #1
 8001214:	e000      	b.n	8001218 <HAL_GPIO_Init+0x228>
 8001216:	2300      	movs	r3, #0
 8001218:	69fa      	ldr	r2, [r7, #28]
 800121a:	f002 0203 	and.w	r2, r2, #3
 800121e:	0092      	lsls	r2, r2, #2
 8001220:	4093      	lsls	r3, r2
 8001222:	69ba      	ldr	r2, [r7, #24]
 8001224:	4313      	orrs	r3, r2
 8001226:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001228:	4935      	ldr	r1, [pc, #212]	; (8001300 <HAL_GPIO_Init+0x310>)
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	089b      	lsrs	r3, r3, #2
 800122e:	3302      	adds	r3, #2
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001236:	4b3b      	ldr	r3, [pc, #236]	; (8001324 <HAL_GPIO_Init+0x334>)
 8001238:	689b      	ldr	r3, [r3, #8]
 800123a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800123c:	693b      	ldr	r3, [r7, #16]
 800123e:	43db      	mvns	r3, r3
 8001240:	69ba      	ldr	r2, [r7, #24]
 8001242:	4013      	ands	r3, r2
 8001244:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800124e:	2b00      	cmp	r3, #0
 8001250:	d003      	beq.n	800125a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001252:	69ba      	ldr	r2, [r7, #24]
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	4313      	orrs	r3, r2
 8001258:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800125a:	4a32      	ldr	r2, [pc, #200]	; (8001324 <HAL_GPIO_Init+0x334>)
 800125c:	69bb      	ldr	r3, [r7, #24]
 800125e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001260:	4b30      	ldr	r3, [pc, #192]	; (8001324 <HAL_GPIO_Init+0x334>)
 8001262:	68db      	ldr	r3, [r3, #12]
 8001264:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	43db      	mvns	r3, r3
 800126a:	69ba      	ldr	r2, [r7, #24]
 800126c:	4013      	ands	r3, r2
 800126e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001278:	2b00      	cmp	r3, #0
 800127a:	d003      	beq.n	8001284 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	4313      	orrs	r3, r2
 8001282:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001284:	4a27      	ldr	r2, [pc, #156]	; (8001324 <HAL_GPIO_Init+0x334>)
 8001286:	69bb      	ldr	r3, [r7, #24]
 8001288:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800128a:	4b26      	ldr	r3, [pc, #152]	; (8001324 <HAL_GPIO_Init+0x334>)
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	43db      	mvns	r3, r3
 8001294:	69ba      	ldr	r2, [r7, #24]
 8001296:	4013      	ands	r3, r2
 8001298:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d003      	beq.n	80012ae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80012a6:	69ba      	ldr	r2, [r7, #24]
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	4313      	orrs	r3, r2
 80012ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012ae:	4a1d      	ldr	r2, [pc, #116]	; (8001324 <HAL_GPIO_Init+0x334>)
 80012b0:	69bb      	ldr	r3, [r7, #24]
 80012b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012b4:	4b1b      	ldr	r3, [pc, #108]	; (8001324 <HAL_GPIO_Init+0x334>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	43db      	mvns	r3, r3
 80012be:	69ba      	ldr	r2, [r7, #24]
 80012c0:	4013      	ands	r3, r2
 80012c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d003      	beq.n	80012d8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	4313      	orrs	r3, r2
 80012d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012d8:	4a12      	ldr	r2, [pc, #72]	; (8001324 <HAL_GPIO_Init+0x334>)
 80012da:	69bb      	ldr	r3, [r7, #24]
 80012dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	3301      	adds	r3, #1
 80012e2:	61fb      	str	r3, [r7, #28]
 80012e4:	69fb      	ldr	r3, [r7, #28]
 80012e6:	2b0f      	cmp	r3, #15
 80012e8:	f67f ae90 	bls.w	800100c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012ec:	bf00      	nop
 80012ee:	bf00      	nop
 80012f0:	3724      	adds	r7, #36	; 0x24
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	40023800 	.word	0x40023800
 8001300:	40013800 	.word	0x40013800
 8001304:	40020000 	.word	0x40020000
 8001308:	40020400 	.word	0x40020400
 800130c:	40020800 	.word	0x40020800
 8001310:	40020c00 	.word	0x40020c00
 8001314:	40021000 	.word	0x40021000
 8001318:	40021400 	.word	0x40021400
 800131c:	40021800 	.word	0x40021800
 8001320:	40021c00 	.word	0x40021c00
 8001324:	40013c00 	.word	0x40013c00

08001328 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	460b      	mov	r3, r1
 8001332:	807b      	strh	r3, [r7, #2]
 8001334:	4613      	mov	r3, r2
 8001336:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001338:	787b      	ldrb	r3, [r7, #1]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d003      	beq.n	8001346 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800133e:	887a      	ldrh	r2, [r7, #2]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001344:	e003      	b.n	800134e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001346:	887b      	ldrh	r3, [r7, #2]
 8001348:	041a      	lsls	r2, r3, #16
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	619a      	str	r2, [r3, #24]
}
 800134e:	bf00      	nop
 8001350:	370c      	adds	r7, #12
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
	...

0800135c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b086      	sub	sp, #24
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d101      	bne.n	800136e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e267      	b.n	800183e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 0301 	and.w	r3, r3, #1
 8001376:	2b00      	cmp	r3, #0
 8001378:	d075      	beq.n	8001466 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800137a:	4b88      	ldr	r3, [pc, #544]	; (800159c <HAL_RCC_OscConfig+0x240>)
 800137c:	689b      	ldr	r3, [r3, #8]
 800137e:	f003 030c 	and.w	r3, r3, #12
 8001382:	2b04      	cmp	r3, #4
 8001384:	d00c      	beq.n	80013a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001386:	4b85      	ldr	r3, [pc, #532]	; (800159c <HAL_RCC_OscConfig+0x240>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800138e:	2b08      	cmp	r3, #8
 8001390:	d112      	bne.n	80013b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001392:	4b82      	ldr	r3, [pc, #520]	; (800159c <HAL_RCC_OscConfig+0x240>)
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800139a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800139e:	d10b      	bne.n	80013b8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013a0:	4b7e      	ldr	r3, [pc, #504]	; (800159c <HAL_RCC_OscConfig+0x240>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d05b      	beq.n	8001464 <HAL_RCC_OscConfig+0x108>
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d157      	bne.n	8001464 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80013b4:	2301      	movs	r3, #1
 80013b6:	e242      	b.n	800183e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013c0:	d106      	bne.n	80013d0 <HAL_RCC_OscConfig+0x74>
 80013c2:	4b76      	ldr	r3, [pc, #472]	; (800159c <HAL_RCC_OscConfig+0x240>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	4a75      	ldr	r2, [pc, #468]	; (800159c <HAL_RCC_OscConfig+0x240>)
 80013c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013cc:	6013      	str	r3, [r2, #0]
 80013ce:	e01d      	b.n	800140c <HAL_RCC_OscConfig+0xb0>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013d8:	d10c      	bne.n	80013f4 <HAL_RCC_OscConfig+0x98>
 80013da:	4b70      	ldr	r3, [pc, #448]	; (800159c <HAL_RCC_OscConfig+0x240>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4a6f      	ldr	r2, [pc, #444]	; (800159c <HAL_RCC_OscConfig+0x240>)
 80013e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013e4:	6013      	str	r3, [r2, #0]
 80013e6:	4b6d      	ldr	r3, [pc, #436]	; (800159c <HAL_RCC_OscConfig+0x240>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a6c      	ldr	r2, [pc, #432]	; (800159c <HAL_RCC_OscConfig+0x240>)
 80013ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013f0:	6013      	str	r3, [r2, #0]
 80013f2:	e00b      	b.n	800140c <HAL_RCC_OscConfig+0xb0>
 80013f4:	4b69      	ldr	r3, [pc, #420]	; (800159c <HAL_RCC_OscConfig+0x240>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a68      	ldr	r2, [pc, #416]	; (800159c <HAL_RCC_OscConfig+0x240>)
 80013fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013fe:	6013      	str	r3, [r2, #0]
 8001400:	4b66      	ldr	r3, [pc, #408]	; (800159c <HAL_RCC_OscConfig+0x240>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a65      	ldr	r2, [pc, #404]	; (800159c <HAL_RCC_OscConfig+0x240>)
 8001406:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800140a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d013      	beq.n	800143c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001414:	f7ff fc18 	bl	8000c48 <HAL_GetTick>
 8001418:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800141a:	e008      	b.n	800142e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800141c:	f7ff fc14 	bl	8000c48 <HAL_GetTick>
 8001420:	4602      	mov	r2, r0
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	2b64      	cmp	r3, #100	; 0x64
 8001428:	d901      	bls.n	800142e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800142a:	2303      	movs	r3, #3
 800142c:	e207      	b.n	800183e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800142e:	4b5b      	ldr	r3, [pc, #364]	; (800159c <HAL_RCC_OscConfig+0x240>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001436:	2b00      	cmp	r3, #0
 8001438:	d0f0      	beq.n	800141c <HAL_RCC_OscConfig+0xc0>
 800143a:	e014      	b.n	8001466 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800143c:	f7ff fc04 	bl	8000c48 <HAL_GetTick>
 8001440:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001442:	e008      	b.n	8001456 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001444:	f7ff fc00 	bl	8000c48 <HAL_GetTick>
 8001448:	4602      	mov	r2, r0
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	2b64      	cmp	r3, #100	; 0x64
 8001450:	d901      	bls.n	8001456 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001452:	2303      	movs	r3, #3
 8001454:	e1f3      	b.n	800183e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001456:	4b51      	ldr	r3, [pc, #324]	; (800159c <HAL_RCC_OscConfig+0x240>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800145e:	2b00      	cmp	r3, #0
 8001460:	d1f0      	bne.n	8001444 <HAL_RCC_OscConfig+0xe8>
 8001462:	e000      	b.n	8001466 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001464:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f003 0302 	and.w	r3, r3, #2
 800146e:	2b00      	cmp	r3, #0
 8001470:	d063      	beq.n	800153a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001472:	4b4a      	ldr	r3, [pc, #296]	; (800159c <HAL_RCC_OscConfig+0x240>)
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	f003 030c 	and.w	r3, r3, #12
 800147a:	2b00      	cmp	r3, #0
 800147c:	d00b      	beq.n	8001496 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800147e:	4b47      	ldr	r3, [pc, #284]	; (800159c <HAL_RCC_OscConfig+0x240>)
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001486:	2b08      	cmp	r3, #8
 8001488:	d11c      	bne.n	80014c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800148a:	4b44      	ldr	r3, [pc, #272]	; (800159c <HAL_RCC_OscConfig+0x240>)
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001492:	2b00      	cmp	r3, #0
 8001494:	d116      	bne.n	80014c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001496:	4b41      	ldr	r3, [pc, #260]	; (800159c <HAL_RCC_OscConfig+0x240>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f003 0302 	and.w	r3, r3, #2
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d005      	beq.n	80014ae <HAL_RCC_OscConfig+0x152>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	68db      	ldr	r3, [r3, #12]
 80014a6:	2b01      	cmp	r3, #1
 80014a8:	d001      	beq.n	80014ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
 80014ac:	e1c7      	b.n	800183e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014ae:	4b3b      	ldr	r3, [pc, #236]	; (800159c <HAL_RCC_OscConfig+0x240>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	691b      	ldr	r3, [r3, #16]
 80014ba:	00db      	lsls	r3, r3, #3
 80014bc:	4937      	ldr	r1, [pc, #220]	; (800159c <HAL_RCC_OscConfig+0x240>)
 80014be:	4313      	orrs	r3, r2
 80014c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014c2:	e03a      	b.n	800153a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	68db      	ldr	r3, [r3, #12]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d020      	beq.n	800150e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014cc:	4b34      	ldr	r3, [pc, #208]	; (80015a0 <HAL_RCC_OscConfig+0x244>)
 80014ce:	2201      	movs	r2, #1
 80014d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014d2:	f7ff fbb9 	bl	8000c48 <HAL_GetTick>
 80014d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014d8:	e008      	b.n	80014ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014da:	f7ff fbb5 	bl	8000c48 <HAL_GetTick>
 80014de:	4602      	mov	r2, r0
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	1ad3      	subs	r3, r2, r3
 80014e4:	2b02      	cmp	r3, #2
 80014e6:	d901      	bls.n	80014ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80014e8:	2303      	movs	r3, #3
 80014ea:	e1a8      	b.n	800183e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014ec:	4b2b      	ldr	r3, [pc, #172]	; (800159c <HAL_RCC_OscConfig+0x240>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f003 0302 	and.w	r3, r3, #2
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d0f0      	beq.n	80014da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014f8:	4b28      	ldr	r3, [pc, #160]	; (800159c <HAL_RCC_OscConfig+0x240>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	691b      	ldr	r3, [r3, #16]
 8001504:	00db      	lsls	r3, r3, #3
 8001506:	4925      	ldr	r1, [pc, #148]	; (800159c <HAL_RCC_OscConfig+0x240>)
 8001508:	4313      	orrs	r3, r2
 800150a:	600b      	str	r3, [r1, #0]
 800150c:	e015      	b.n	800153a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800150e:	4b24      	ldr	r3, [pc, #144]	; (80015a0 <HAL_RCC_OscConfig+0x244>)
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001514:	f7ff fb98 	bl	8000c48 <HAL_GetTick>
 8001518:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800151a:	e008      	b.n	800152e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800151c:	f7ff fb94 	bl	8000c48 <HAL_GetTick>
 8001520:	4602      	mov	r2, r0
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	2b02      	cmp	r3, #2
 8001528:	d901      	bls.n	800152e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e187      	b.n	800183e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800152e:	4b1b      	ldr	r3, [pc, #108]	; (800159c <HAL_RCC_OscConfig+0x240>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f003 0302 	and.w	r3, r3, #2
 8001536:	2b00      	cmp	r3, #0
 8001538:	d1f0      	bne.n	800151c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 0308 	and.w	r3, r3, #8
 8001542:	2b00      	cmp	r3, #0
 8001544:	d036      	beq.n	80015b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	695b      	ldr	r3, [r3, #20]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d016      	beq.n	800157c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800154e:	4b15      	ldr	r3, [pc, #84]	; (80015a4 <HAL_RCC_OscConfig+0x248>)
 8001550:	2201      	movs	r2, #1
 8001552:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001554:	f7ff fb78 	bl	8000c48 <HAL_GetTick>
 8001558:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800155a:	e008      	b.n	800156e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800155c:	f7ff fb74 	bl	8000c48 <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	2b02      	cmp	r3, #2
 8001568:	d901      	bls.n	800156e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e167      	b.n	800183e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800156e:	4b0b      	ldr	r3, [pc, #44]	; (800159c <HAL_RCC_OscConfig+0x240>)
 8001570:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001572:	f003 0302 	and.w	r3, r3, #2
 8001576:	2b00      	cmp	r3, #0
 8001578:	d0f0      	beq.n	800155c <HAL_RCC_OscConfig+0x200>
 800157a:	e01b      	b.n	80015b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800157c:	4b09      	ldr	r3, [pc, #36]	; (80015a4 <HAL_RCC_OscConfig+0x248>)
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001582:	f7ff fb61 	bl	8000c48 <HAL_GetTick>
 8001586:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001588:	e00e      	b.n	80015a8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800158a:	f7ff fb5d 	bl	8000c48 <HAL_GetTick>
 800158e:	4602      	mov	r2, r0
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	2b02      	cmp	r3, #2
 8001596:	d907      	bls.n	80015a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001598:	2303      	movs	r3, #3
 800159a:	e150      	b.n	800183e <HAL_RCC_OscConfig+0x4e2>
 800159c:	40023800 	.word	0x40023800
 80015a0:	42470000 	.word	0x42470000
 80015a4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015a8:	4b88      	ldr	r3, [pc, #544]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 80015aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015ac:	f003 0302 	and.w	r3, r3, #2
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d1ea      	bne.n	800158a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0304 	and.w	r3, r3, #4
 80015bc:	2b00      	cmp	r3, #0
 80015be:	f000 8097 	beq.w	80016f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015c2:	2300      	movs	r3, #0
 80015c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015c6:	4b81      	ldr	r3, [pc, #516]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 80015c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d10f      	bne.n	80015f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	60bb      	str	r3, [r7, #8]
 80015d6:	4b7d      	ldr	r3, [pc, #500]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 80015d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015da:	4a7c      	ldr	r2, [pc, #496]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 80015dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015e0:	6413      	str	r3, [r2, #64]	; 0x40
 80015e2:	4b7a      	ldr	r3, [pc, #488]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 80015e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015ea:	60bb      	str	r3, [r7, #8]
 80015ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015ee:	2301      	movs	r3, #1
 80015f0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015f2:	4b77      	ldr	r3, [pc, #476]	; (80017d0 <HAL_RCC_OscConfig+0x474>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d118      	bne.n	8001630 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015fe:	4b74      	ldr	r3, [pc, #464]	; (80017d0 <HAL_RCC_OscConfig+0x474>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4a73      	ldr	r2, [pc, #460]	; (80017d0 <HAL_RCC_OscConfig+0x474>)
 8001604:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001608:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800160a:	f7ff fb1d 	bl	8000c48 <HAL_GetTick>
 800160e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001610:	e008      	b.n	8001624 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001612:	f7ff fb19 	bl	8000c48 <HAL_GetTick>
 8001616:	4602      	mov	r2, r0
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	2b02      	cmp	r3, #2
 800161e:	d901      	bls.n	8001624 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001620:	2303      	movs	r3, #3
 8001622:	e10c      	b.n	800183e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001624:	4b6a      	ldr	r3, [pc, #424]	; (80017d0 <HAL_RCC_OscConfig+0x474>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800162c:	2b00      	cmp	r3, #0
 800162e:	d0f0      	beq.n	8001612 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	2b01      	cmp	r3, #1
 8001636:	d106      	bne.n	8001646 <HAL_RCC_OscConfig+0x2ea>
 8001638:	4b64      	ldr	r3, [pc, #400]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 800163a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800163c:	4a63      	ldr	r2, [pc, #396]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 800163e:	f043 0301 	orr.w	r3, r3, #1
 8001642:	6713      	str	r3, [r2, #112]	; 0x70
 8001644:	e01c      	b.n	8001680 <HAL_RCC_OscConfig+0x324>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	689b      	ldr	r3, [r3, #8]
 800164a:	2b05      	cmp	r3, #5
 800164c:	d10c      	bne.n	8001668 <HAL_RCC_OscConfig+0x30c>
 800164e:	4b5f      	ldr	r3, [pc, #380]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 8001650:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001652:	4a5e      	ldr	r2, [pc, #376]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 8001654:	f043 0304 	orr.w	r3, r3, #4
 8001658:	6713      	str	r3, [r2, #112]	; 0x70
 800165a:	4b5c      	ldr	r3, [pc, #368]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 800165c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800165e:	4a5b      	ldr	r2, [pc, #364]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 8001660:	f043 0301 	orr.w	r3, r3, #1
 8001664:	6713      	str	r3, [r2, #112]	; 0x70
 8001666:	e00b      	b.n	8001680 <HAL_RCC_OscConfig+0x324>
 8001668:	4b58      	ldr	r3, [pc, #352]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 800166a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800166c:	4a57      	ldr	r2, [pc, #348]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 800166e:	f023 0301 	bic.w	r3, r3, #1
 8001672:	6713      	str	r3, [r2, #112]	; 0x70
 8001674:	4b55      	ldr	r3, [pc, #340]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 8001676:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001678:	4a54      	ldr	r2, [pc, #336]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 800167a:	f023 0304 	bic.w	r3, r3, #4
 800167e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	689b      	ldr	r3, [r3, #8]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d015      	beq.n	80016b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001688:	f7ff fade 	bl	8000c48 <HAL_GetTick>
 800168c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800168e:	e00a      	b.n	80016a6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001690:	f7ff fada 	bl	8000c48 <HAL_GetTick>
 8001694:	4602      	mov	r2, r0
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	f241 3288 	movw	r2, #5000	; 0x1388
 800169e:	4293      	cmp	r3, r2
 80016a0:	d901      	bls.n	80016a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80016a2:	2303      	movs	r3, #3
 80016a4:	e0cb      	b.n	800183e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016a6:	4b49      	ldr	r3, [pc, #292]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 80016a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016aa:	f003 0302 	and.w	r3, r3, #2
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d0ee      	beq.n	8001690 <HAL_RCC_OscConfig+0x334>
 80016b2:	e014      	b.n	80016de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016b4:	f7ff fac8 	bl	8000c48 <HAL_GetTick>
 80016b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016ba:	e00a      	b.n	80016d2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016bc:	f7ff fac4 	bl	8000c48 <HAL_GetTick>
 80016c0:	4602      	mov	r2, r0
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d901      	bls.n	80016d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80016ce:	2303      	movs	r3, #3
 80016d0:	e0b5      	b.n	800183e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016d2:	4b3e      	ldr	r3, [pc, #248]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 80016d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016d6:	f003 0302 	and.w	r3, r3, #2
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d1ee      	bne.n	80016bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80016de:	7dfb      	ldrb	r3, [r7, #23]
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d105      	bne.n	80016f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016e4:	4b39      	ldr	r3, [pc, #228]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 80016e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e8:	4a38      	ldr	r2, [pc, #224]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 80016ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016ee:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	699b      	ldr	r3, [r3, #24]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	f000 80a1 	beq.w	800183c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016fa:	4b34      	ldr	r3, [pc, #208]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 80016fc:	689b      	ldr	r3, [r3, #8]
 80016fe:	f003 030c 	and.w	r3, r3, #12
 8001702:	2b08      	cmp	r3, #8
 8001704:	d05c      	beq.n	80017c0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	699b      	ldr	r3, [r3, #24]
 800170a:	2b02      	cmp	r3, #2
 800170c:	d141      	bne.n	8001792 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800170e:	4b31      	ldr	r3, [pc, #196]	; (80017d4 <HAL_RCC_OscConfig+0x478>)
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001714:	f7ff fa98 	bl	8000c48 <HAL_GetTick>
 8001718:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800171a:	e008      	b.n	800172e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800171c:	f7ff fa94 	bl	8000c48 <HAL_GetTick>
 8001720:	4602      	mov	r2, r0
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	2b02      	cmp	r3, #2
 8001728:	d901      	bls.n	800172e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800172a:	2303      	movs	r3, #3
 800172c:	e087      	b.n	800183e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800172e:	4b27      	ldr	r3, [pc, #156]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001736:	2b00      	cmp	r3, #0
 8001738:	d1f0      	bne.n	800171c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	69da      	ldr	r2, [r3, #28]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6a1b      	ldr	r3, [r3, #32]
 8001742:	431a      	orrs	r2, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001748:	019b      	lsls	r3, r3, #6
 800174a:	431a      	orrs	r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001750:	085b      	lsrs	r3, r3, #1
 8001752:	3b01      	subs	r3, #1
 8001754:	041b      	lsls	r3, r3, #16
 8001756:	431a      	orrs	r2, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800175c:	061b      	lsls	r3, r3, #24
 800175e:	491b      	ldr	r1, [pc, #108]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 8001760:	4313      	orrs	r3, r2
 8001762:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001764:	4b1b      	ldr	r3, [pc, #108]	; (80017d4 <HAL_RCC_OscConfig+0x478>)
 8001766:	2201      	movs	r2, #1
 8001768:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800176a:	f7ff fa6d 	bl	8000c48 <HAL_GetTick>
 800176e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001770:	e008      	b.n	8001784 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001772:	f7ff fa69 	bl	8000c48 <HAL_GetTick>
 8001776:	4602      	mov	r2, r0
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	1ad3      	subs	r3, r2, r3
 800177c:	2b02      	cmp	r3, #2
 800177e:	d901      	bls.n	8001784 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001780:	2303      	movs	r3, #3
 8001782:	e05c      	b.n	800183e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001784:	4b11      	ldr	r3, [pc, #68]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800178c:	2b00      	cmp	r3, #0
 800178e:	d0f0      	beq.n	8001772 <HAL_RCC_OscConfig+0x416>
 8001790:	e054      	b.n	800183c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001792:	4b10      	ldr	r3, [pc, #64]	; (80017d4 <HAL_RCC_OscConfig+0x478>)
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001798:	f7ff fa56 	bl	8000c48 <HAL_GetTick>
 800179c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800179e:	e008      	b.n	80017b2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017a0:	f7ff fa52 	bl	8000c48 <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	2b02      	cmp	r3, #2
 80017ac:	d901      	bls.n	80017b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80017ae:	2303      	movs	r3, #3
 80017b0:	e045      	b.n	800183e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017b2:	4b06      	ldr	r3, [pc, #24]	; (80017cc <HAL_RCC_OscConfig+0x470>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d1f0      	bne.n	80017a0 <HAL_RCC_OscConfig+0x444>
 80017be:	e03d      	b.n	800183c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d107      	bne.n	80017d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e038      	b.n	800183e <HAL_RCC_OscConfig+0x4e2>
 80017cc:	40023800 	.word	0x40023800
 80017d0:	40007000 	.word	0x40007000
 80017d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80017d8:	4b1b      	ldr	r3, [pc, #108]	; (8001848 <HAL_RCC_OscConfig+0x4ec>)
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	699b      	ldr	r3, [r3, #24]
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d028      	beq.n	8001838 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d121      	bne.n	8001838 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017fe:	429a      	cmp	r2, r3
 8001800:	d11a      	bne.n	8001838 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001802:	68fa      	ldr	r2, [r7, #12]
 8001804:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001808:	4013      	ands	r3, r2
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800180e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001810:	4293      	cmp	r3, r2
 8001812:	d111      	bne.n	8001838 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800181e:	085b      	lsrs	r3, r3, #1
 8001820:	3b01      	subs	r3, #1
 8001822:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001824:	429a      	cmp	r2, r3
 8001826:	d107      	bne.n	8001838 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001832:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001834:	429a      	cmp	r2, r3
 8001836:	d001      	beq.n	800183c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e000      	b.n	800183e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800183c:	2300      	movs	r3, #0
}
 800183e:	4618      	mov	r0, r3
 8001840:	3718      	adds	r7, #24
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	40023800 	.word	0x40023800

0800184c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d101      	bne.n	8001860 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800185c:	2301      	movs	r3, #1
 800185e:	e0cc      	b.n	80019fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001860:	4b68      	ldr	r3, [pc, #416]	; (8001a04 <HAL_RCC_ClockConfig+0x1b8>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f003 0307 	and.w	r3, r3, #7
 8001868:	683a      	ldr	r2, [r7, #0]
 800186a:	429a      	cmp	r2, r3
 800186c:	d90c      	bls.n	8001888 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800186e:	4b65      	ldr	r3, [pc, #404]	; (8001a04 <HAL_RCC_ClockConfig+0x1b8>)
 8001870:	683a      	ldr	r2, [r7, #0]
 8001872:	b2d2      	uxtb	r2, r2
 8001874:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001876:	4b63      	ldr	r3, [pc, #396]	; (8001a04 <HAL_RCC_ClockConfig+0x1b8>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 0307 	and.w	r3, r3, #7
 800187e:	683a      	ldr	r2, [r7, #0]
 8001880:	429a      	cmp	r2, r3
 8001882:	d001      	beq.n	8001888 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	e0b8      	b.n	80019fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 0302 	and.w	r3, r3, #2
 8001890:	2b00      	cmp	r3, #0
 8001892:	d020      	beq.n	80018d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 0304 	and.w	r3, r3, #4
 800189c:	2b00      	cmp	r3, #0
 800189e:	d005      	beq.n	80018ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018a0:	4b59      	ldr	r3, [pc, #356]	; (8001a08 <HAL_RCC_ClockConfig+0x1bc>)
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	4a58      	ldr	r2, [pc, #352]	; (8001a08 <HAL_RCC_ClockConfig+0x1bc>)
 80018a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80018aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f003 0308 	and.w	r3, r3, #8
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d005      	beq.n	80018c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018b8:	4b53      	ldr	r3, [pc, #332]	; (8001a08 <HAL_RCC_ClockConfig+0x1bc>)
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	4a52      	ldr	r2, [pc, #328]	; (8001a08 <HAL_RCC_ClockConfig+0x1bc>)
 80018be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80018c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018c4:	4b50      	ldr	r3, [pc, #320]	; (8001a08 <HAL_RCC_ClockConfig+0x1bc>)
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	494d      	ldr	r1, [pc, #308]	; (8001a08 <HAL_RCC_ClockConfig+0x1bc>)
 80018d2:	4313      	orrs	r3, r2
 80018d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 0301 	and.w	r3, r3, #1
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d044      	beq.n	800196c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d107      	bne.n	80018fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ea:	4b47      	ldr	r3, [pc, #284]	; (8001a08 <HAL_RCC_ClockConfig+0x1bc>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d119      	bne.n	800192a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	e07f      	b.n	80019fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d003      	beq.n	800190a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001906:	2b03      	cmp	r3, #3
 8001908:	d107      	bne.n	800191a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800190a:	4b3f      	ldr	r3, [pc, #252]	; (8001a08 <HAL_RCC_ClockConfig+0x1bc>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001912:	2b00      	cmp	r3, #0
 8001914:	d109      	bne.n	800192a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e06f      	b.n	80019fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800191a:	4b3b      	ldr	r3, [pc, #236]	; (8001a08 <HAL_RCC_ClockConfig+0x1bc>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 0302 	and.w	r3, r3, #2
 8001922:	2b00      	cmp	r3, #0
 8001924:	d101      	bne.n	800192a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	e067      	b.n	80019fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800192a:	4b37      	ldr	r3, [pc, #220]	; (8001a08 <HAL_RCC_ClockConfig+0x1bc>)
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	f023 0203 	bic.w	r2, r3, #3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	4934      	ldr	r1, [pc, #208]	; (8001a08 <HAL_RCC_ClockConfig+0x1bc>)
 8001938:	4313      	orrs	r3, r2
 800193a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800193c:	f7ff f984 	bl	8000c48 <HAL_GetTick>
 8001940:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001942:	e00a      	b.n	800195a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001944:	f7ff f980 	bl	8000c48 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001952:	4293      	cmp	r3, r2
 8001954:	d901      	bls.n	800195a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e04f      	b.n	80019fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800195a:	4b2b      	ldr	r3, [pc, #172]	; (8001a08 <HAL_RCC_ClockConfig+0x1bc>)
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	f003 020c 	and.w	r2, r3, #12
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	429a      	cmp	r2, r3
 800196a:	d1eb      	bne.n	8001944 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800196c:	4b25      	ldr	r3, [pc, #148]	; (8001a04 <HAL_RCC_ClockConfig+0x1b8>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 0307 	and.w	r3, r3, #7
 8001974:	683a      	ldr	r2, [r7, #0]
 8001976:	429a      	cmp	r2, r3
 8001978:	d20c      	bcs.n	8001994 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800197a:	4b22      	ldr	r3, [pc, #136]	; (8001a04 <HAL_RCC_ClockConfig+0x1b8>)
 800197c:	683a      	ldr	r2, [r7, #0]
 800197e:	b2d2      	uxtb	r2, r2
 8001980:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001982:	4b20      	ldr	r3, [pc, #128]	; (8001a04 <HAL_RCC_ClockConfig+0x1b8>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 0307 	and.w	r3, r3, #7
 800198a:	683a      	ldr	r2, [r7, #0]
 800198c:	429a      	cmp	r2, r3
 800198e:	d001      	beq.n	8001994 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e032      	b.n	80019fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 0304 	and.w	r3, r3, #4
 800199c:	2b00      	cmp	r3, #0
 800199e:	d008      	beq.n	80019b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019a0:	4b19      	ldr	r3, [pc, #100]	; (8001a08 <HAL_RCC_ClockConfig+0x1bc>)
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	4916      	ldr	r1, [pc, #88]	; (8001a08 <HAL_RCC_ClockConfig+0x1bc>)
 80019ae:	4313      	orrs	r3, r2
 80019b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 0308 	and.w	r3, r3, #8
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d009      	beq.n	80019d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019be:	4b12      	ldr	r3, [pc, #72]	; (8001a08 <HAL_RCC_ClockConfig+0x1bc>)
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	691b      	ldr	r3, [r3, #16]
 80019ca:	00db      	lsls	r3, r3, #3
 80019cc:	490e      	ldr	r1, [pc, #56]	; (8001a08 <HAL_RCC_ClockConfig+0x1bc>)
 80019ce:	4313      	orrs	r3, r2
 80019d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80019d2:	f000 f821 	bl	8001a18 <HAL_RCC_GetSysClockFreq>
 80019d6:	4602      	mov	r2, r0
 80019d8:	4b0b      	ldr	r3, [pc, #44]	; (8001a08 <HAL_RCC_ClockConfig+0x1bc>)
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	091b      	lsrs	r3, r3, #4
 80019de:	f003 030f 	and.w	r3, r3, #15
 80019e2:	490a      	ldr	r1, [pc, #40]	; (8001a0c <HAL_RCC_ClockConfig+0x1c0>)
 80019e4:	5ccb      	ldrb	r3, [r1, r3]
 80019e6:	fa22 f303 	lsr.w	r3, r2, r3
 80019ea:	4a09      	ldr	r2, [pc, #36]	; (8001a10 <HAL_RCC_ClockConfig+0x1c4>)
 80019ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80019ee:	4b09      	ldr	r3, [pc, #36]	; (8001a14 <HAL_RCC_ClockConfig+0x1c8>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7ff f8e4 	bl	8000bc0 <HAL_InitTick>

  return HAL_OK;
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3710      	adds	r7, #16
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40023c00 	.word	0x40023c00
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	08003bc8 	.word	0x08003bc8
 8001a10:	20000000 	.word	0x20000000
 8001a14:	20000004 	.word	0x20000004

08001a18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a1c:	b090      	sub	sp, #64	; 0x40
 8001a1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001a20:	2300      	movs	r3, #0
 8001a22:	637b      	str	r3, [r7, #52]	; 0x34
 8001a24:	2300      	movs	r3, #0
 8001a26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a28:	2300      	movs	r3, #0
 8001a2a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a30:	4b59      	ldr	r3, [pc, #356]	; (8001b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	f003 030c 	and.w	r3, r3, #12
 8001a38:	2b08      	cmp	r3, #8
 8001a3a:	d00d      	beq.n	8001a58 <HAL_RCC_GetSysClockFreq+0x40>
 8001a3c:	2b08      	cmp	r3, #8
 8001a3e:	f200 80a1 	bhi.w	8001b84 <HAL_RCC_GetSysClockFreq+0x16c>
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d002      	beq.n	8001a4c <HAL_RCC_GetSysClockFreq+0x34>
 8001a46:	2b04      	cmp	r3, #4
 8001a48:	d003      	beq.n	8001a52 <HAL_RCC_GetSysClockFreq+0x3a>
 8001a4a:	e09b      	b.n	8001b84 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a4c:	4b53      	ldr	r3, [pc, #332]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x184>)
 8001a4e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001a50:	e09b      	b.n	8001b8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a52:	4b53      	ldr	r3, [pc, #332]	; (8001ba0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001a54:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001a56:	e098      	b.n	8001b8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a58:	4b4f      	ldr	r3, [pc, #316]	; (8001b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a60:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a62:	4b4d      	ldr	r3, [pc, #308]	; (8001b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d028      	beq.n	8001ac0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a6e:	4b4a      	ldr	r3, [pc, #296]	; (8001b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	099b      	lsrs	r3, r3, #6
 8001a74:	2200      	movs	r2, #0
 8001a76:	623b      	str	r3, [r7, #32]
 8001a78:	627a      	str	r2, [r7, #36]	; 0x24
 8001a7a:	6a3b      	ldr	r3, [r7, #32]
 8001a7c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001a80:	2100      	movs	r1, #0
 8001a82:	4b47      	ldr	r3, [pc, #284]	; (8001ba0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001a84:	fb03 f201 	mul.w	r2, r3, r1
 8001a88:	2300      	movs	r3, #0
 8001a8a:	fb00 f303 	mul.w	r3, r0, r3
 8001a8e:	4413      	add	r3, r2
 8001a90:	4a43      	ldr	r2, [pc, #268]	; (8001ba0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001a92:	fba0 1202 	umull	r1, r2, r0, r2
 8001a96:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001a98:	460a      	mov	r2, r1
 8001a9a:	62ba      	str	r2, [r7, #40]	; 0x28
 8001a9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a9e:	4413      	add	r3, r2
 8001aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001aa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	61bb      	str	r3, [r7, #24]
 8001aa8:	61fa      	str	r2, [r7, #28]
 8001aaa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001aae:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001ab2:	f7fe fbdd 	bl	8000270 <__aeabi_uldivmod>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	460b      	mov	r3, r1
 8001aba:	4613      	mov	r3, r2
 8001abc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001abe:	e053      	b.n	8001b68 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ac0:	4b35      	ldr	r3, [pc, #212]	; (8001b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	099b      	lsrs	r3, r3, #6
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	613b      	str	r3, [r7, #16]
 8001aca:	617a      	str	r2, [r7, #20]
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001ad2:	f04f 0b00 	mov.w	fp, #0
 8001ad6:	4652      	mov	r2, sl
 8001ad8:	465b      	mov	r3, fp
 8001ada:	f04f 0000 	mov.w	r0, #0
 8001ade:	f04f 0100 	mov.w	r1, #0
 8001ae2:	0159      	lsls	r1, r3, #5
 8001ae4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ae8:	0150      	lsls	r0, r2, #5
 8001aea:	4602      	mov	r2, r0
 8001aec:	460b      	mov	r3, r1
 8001aee:	ebb2 080a 	subs.w	r8, r2, sl
 8001af2:	eb63 090b 	sbc.w	r9, r3, fp
 8001af6:	f04f 0200 	mov.w	r2, #0
 8001afa:	f04f 0300 	mov.w	r3, #0
 8001afe:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001b02:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001b06:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001b0a:	ebb2 0408 	subs.w	r4, r2, r8
 8001b0e:	eb63 0509 	sbc.w	r5, r3, r9
 8001b12:	f04f 0200 	mov.w	r2, #0
 8001b16:	f04f 0300 	mov.w	r3, #0
 8001b1a:	00eb      	lsls	r3, r5, #3
 8001b1c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b20:	00e2      	lsls	r2, r4, #3
 8001b22:	4614      	mov	r4, r2
 8001b24:	461d      	mov	r5, r3
 8001b26:	eb14 030a 	adds.w	r3, r4, sl
 8001b2a:	603b      	str	r3, [r7, #0]
 8001b2c:	eb45 030b 	adc.w	r3, r5, fp
 8001b30:	607b      	str	r3, [r7, #4]
 8001b32:	f04f 0200 	mov.w	r2, #0
 8001b36:	f04f 0300 	mov.w	r3, #0
 8001b3a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b3e:	4629      	mov	r1, r5
 8001b40:	028b      	lsls	r3, r1, #10
 8001b42:	4621      	mov	r1, r4
 8001b44:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b48:	4621      	mov	r1, r4
 8001b4a:	028a      	lsls	r2, r1, #10
 8001b4c:	4610      	mov	r0, r2
 8001b4e:	4619      	mov	r1, r3
 8001b50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b52:	2200      	movs	r2, #0
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	60fa      	str	r2, [r7, #12]
 8001b58:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b5c:	f7fe fb88 	bl	8000270 <__aeabi_uldivmod>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	4613      	mov	r3, r2
 8001b66:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b68:	4b0b      	ldr	r3, [pc, #44]	; (8001b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	0c1b      	lsrs	r3, r3, #16
 8001b6e:	f003 0303 	and.w	r3, r3, #3
 8001b72:	3301      	adds	r3, #1
 8001b74:	005b      	lsls	r3, r3, #1
 8001b76:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001b78:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b80:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001b82:	e002      	b.n	8001b8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b84:	4b05      	ldr	r3, [pc, #20]	; (8001b9c <HAL_RCC_GetSysClockFreq+0x184>)
 8001b86:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001b88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3740      	adds	r7, #64	; 0x40
 8001b90:	46bd      	mov	sp, r7
 8001b92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b96:	bf00      	nop
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	00f42400 	.word	0x00f42400
 8001ba0:	017d7840 	.word	0x017d7840

08001ba4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ba8:	4b03      	ldr	r3, [pc, #12]	; (8001bb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001baa:	681b      	ldr	r3, [r3, #0]
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	20000000 	.word	0x20000000

08001bbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001bc0:	f7ff fff0 	bl	8001ba4 <HAL_RCC_GetHCLKFreq>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	4b05      	ldr	r3, [pc, #20]	; (8001bdc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	0a9b      	lsrs	r3, r3, #10
 8001bcc:	f003 0307 	and.w	r3, r3, #7
 8001bd0:	4903      	ldr	r1, [pc, #12]	; (8001be0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bd2:	5ccb      	ldrb	r3, [r1, r3]
 8001bd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	08003bd8 	.word	0x08003bd8

08001be4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001be8:	f7ff ffdc 	bl	8001ba4 <HAL_RCC_GetHCLKFreq>
 8001bec:	4602      	mov	r2, r0
 8001bee:	4b05      	ldr	r3, [pc, #20]	; (8001c04 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	0b5b      	lsrs	r3, r3, #13
 8001bf4:	f003 0307 	and.w	r3, r3, #7
 8001bf8:	4903      	ldr	r1, [pc, #12]	; (8001c08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001bfa:	5ccb      	ldrb	r3, [r1, r3]
 8001bfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	40023800 	.word	0x40023800
 8001c08:	08003bd8 	.word	0x08003bd8

08001c0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d101      	bne.n	8001c1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e041      	b.n	8001ca2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d106      	bne.n	8001c38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f7fe fdf4 	bl	8000820 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2202      	movs	r2, #2
 8001c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	3304      	adds	r3, #4
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4610      	mov	r0, r2
 8001c4c:	f000 f896 	bl	8001d7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2201      	movs	r2, #1
 8001c54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2201      	movs	r2, #1
 8001c64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2201      	movs	r2, #1
 8001c74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2201      	movs	r2, #1
 8001c84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2201      	movs	r2, #1
 8001c94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001ca0:	2300      	movs	r3, #0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
	...

08001cac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b085      	sub	sp, #20
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d001      	beq.n	8001cc4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e046      	b.n	8001d52 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2202      	movs	r2, #2
 8001cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a23      	ldr	r2, [pc, #140]	; (8001d60 <HAL_TIM_Base_Start+0xb4>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d022      	beq.n	8001d1c <HAL_TIM_Base_Start+0x70>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cde:	d01d      	beq.n	8001d1c <HAL_TIM_Base_Start+0x70>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a1f      	ldr	r2, [pc, #124]	; (8001d64 <HAL_TIM_Base_Start+0xb8>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d018      	beq.n	8001d1c <HAL_TIM_Base_Start+0x70>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a1e      	ldr	r2, [pc, #120]	; (8001d68 <HAL_TIM_Base_Start+0xbc>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d013      	beq.n	8001d1c <HAL_TIM_Base_Start+0x70>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a1c      	ldr	r2, [pc, #112]	; (8001d6c <HAL_TIM_Base_Start+0xc0>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d00e      	beq.n	8001d1c <HAL_TIM_Base_Start+0x70>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a1b      	ldr	r2, [pc, #108]	; (8001d70 <HAL_TIM_Base_Start+0xc4>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d009      	beq.n	8001d1c <HAL_TIM_Base_Start+0x70>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a19      	ldr	r2, [pc, #100]	; (8001d74 <HAL_TIM_Base_Start+0xc8>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d004      	beq.n	8001d1c <HAL_TIM_Base_Start+0x70>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a18      	ldr	r2, [pc, #96]	; (8001d78 <HAL_TIM_Base_Start+0xcc>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d111      	bne.n	8001d40 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	f003 0307 	and.w	r3, r3, #7
 8001d26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2b06      	cmp	r3, #6
 8001d2c:	d010      	beq.n	8001d50 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f042 0201 	orr.w	r2, r2, #1
 8001d3c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d3e:	e007      	b.n	8001d50 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f042 0201 	orr.w	r2, r2, #1
 8001d4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3714      	adds	r7, #20
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	40010000 	.word	0x40010000
 8001d64:	40000400 	.word	0x40000400
 8001d68:	40000800 	.word	0x40000800
 8001d6c:	40000c00 	.word	0x40000c00
 8001d70:	40010400 	.word	0x40010400
 8001d74:	40014000 	.word	0x40014000
 8001d78:	40001800 	.word	0x40001800

08001d7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b085      	sub	sp, #20
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
 8001d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	4a46      	ldr	r2, [pc, #280]	; (8001ea8 <TIM_Base_SetConfig+0x12c>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d013      	beq.n	8001dbc <TIM_Base_SetConfig+0x40>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d9a:	d00f      	beq.n	8001dbc <TIM_Base_SetConfig+0x40>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	4a43      	ldr	r2, [pc, #268]	; (8001eac <TIM_Base_SetConfig+0x130>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d00b      	beq.n	8001dbc <TIM_Base_SetConfig+0x40>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	4a42      	ldr	r2, [pc, #264]	; (8001eb0 <TIM_Base_SetConfig+0x134>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d007      	beq.n	8001dbc <TIM_Base_SetConfig+0x40>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	4a41      	ldr	r2, [pc, #260]	; (8001eb4 <TIM_Base_SetConfig+0x138>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d003      	beq.n	8001dbc <TIM_Base_SetConfig+0x40>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	4a40      	ldr	r2, [pc, #256]	; (8001eb8 <TIM_Base_SetConfig+0x13c>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d108      	bne.n	8001dce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001dc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	68fa      	ldr	r2, [r7, #12]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4a35      	ldr	r2, [pc, #212]	; (8001ea8 <TIM_Base_SetConfig+0x12c>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d02b      	beq.n	8001e2e <TIM_Base_SetConfig+0xb2>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ddc:	d027      	beq.n	8001e2e <TIM_Base_SetConfig+0xb2>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4a32      	ldr	r2, [pc, #200]	; (8001eac <TIM_Base_SetConfig+0x130>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d023      	beq.n	8001e2e <TIM_Base_SetConfig+0xb2>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a31      	ldr	r2, [pc, #196]	; (8001eb0 <TIM_Base_SetConfig+0x134>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d01f      	beq.n	8001e2e <TIM_Base_SetConfig+0xb2>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4a30      	ldr	r2, [pc, #192]	; (8001eb4 <TIM_Base_SetConfig+0x138>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d01b      	beq.n	8001e2e <TIM_Base_SetConfig+0xb2>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4a2f      	ldr	r2, [pc, #188]	; (8001eb8 <TIM_Base_SetConfig+0x13c>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d017      	beq.n	8001e2e <TIM_Base_SetConfig+0xb2>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4a2e      	ldr	r2, [pc, #184]	; (8001ebc <TIM_Base_SetConfig+0x140>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d013      	beq.n	8001e2e <TIM_Base_SetConfig+0xb2>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4a2d      	ldr	r2, [pc, #180]	; (8001ec0 <TIM_Base_SetConfig+0x144>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d00f      	beq.n	8001e2e <TIM_Base_SetConfig+0xb2>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4a2c      	ldr	r2, [pc, #176]	; (8001ec4 <TIM_Base_SetConfig+0x148>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d00b      	beq.n	8001e2e <TIM_Base_SetConfig+0xb2>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4a2b      	ldr	r2, [pc, #172]	; (8001ec8 <TIM_Base_SetConfig+0x14c>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d007      	beq.n	8001e2e <TIM_Base_SetConfig+0xb2>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4a2a      	ldr	r2, [pc, #168]	; (8001ecc <TIM_Base_SetConfig+0x150>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d003      	beq.n	8001e2e <TIM_Base_SetConfig+0xb2>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4a29      	ldr	r2, [pc, #164]	; (8001ed0 <TIM_Base_SetConfig+0x154>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d108      	bne.n	8001e40 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	68fa      	ldr	r2, [r7, #12]
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	695b      	ldr	r3, [r3, #20]
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	68fa      	ldr	r2, [r7, #12]
 8001e52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	689a      	ldr	r2, [r3, #8]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4a10      	ldr	r2, [pc, #64]	; (8001ea8 <TIM_Base_SetConfig+0x12c>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d003      	beq.n	8001e74 <TIM_Base_SetConfig+0xf8>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	4a12      	ldr	r2, [pc, #72]	; (8001eb8 <TIM_Base_SetConfig+0x13c>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d103      	bne.n	8001e7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	691a      	ldr	r2, [r3, #16]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2201      	movs	r2, #1
 8001e80:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	691b      	ldr	r3, [r3, #16]
 8001e86:	f003 0301 	and.w	r3, r3, #1
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d105      	bne.n	8001e9a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	f023 0201 	bic.w	r2, r3, #1
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	611a      	str	r2, [r3, #16]
  }
}
 8001e9a:	bf00      	nop
 8001e9c:	3714      	adds	r7, #20
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	40010000 	.word	0x40010000
 8001eac:	40000400 	.word	0x40000400
 8001eb0:	40000800 	.word	0x40000800
 8001eb4:	40000c00 	.word	0x40000c00
 8001eb8:	40010400 	.word	0x40010400
 8001ebc:	40014000 	.word	0x40014000
 8001ec0:	40014400 	.word	0x40014400
 8001ec4:	40014800 	.word	0x40014800
 8001ec8:	40001800 	.word	0x40001800
 8001ecc:	40001c00 	.word	0x40001c00
 8001ed0:	40002000 	.word	0x40002000

08001ed4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d101      	bne.n	8001ee6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e042      	b.n	8001f6c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d106      	bne.n	8001f00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001efa:	6878      	ldr	r0, [r7, #4]
 8001efc:	f7fe fcb2 	bl	8000864 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2224      	movs	r2, #36	; 0x24
 8001f04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	68da      	ldr	r2, [r3, #12]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001f16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f000 fc85 	bl	8002828 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	691a      	ldr	r2, [r3, #16]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001f2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	695a      	ldr	r2, [r3, #20]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001f3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	68da      	ldr	r2, [r3, #12]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2200      	movs	r2, #0
 8001f52:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2220      	movs	r2, #32
 8001f58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2220      	movs	r2, #32
 8001f60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001f6a:	2300      	movs	r3, #0
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3708      	adds	r7, #8
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b0ba      	sub	sp, #232	; 0xe8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	695b      	ldr	r3, [r3, #20]
 8001f96:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001fa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001faa:	f003 030f 	and.w	r3, r3, #15
 8001fae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8001fb2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d10f      	bne.n	8001fda <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001fba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001fbe:	f003 0320 	and.w	r3, r3, #32
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d009      	beq.n	8001fda <HAL_UART_IRQHandler+0x66>
 8001fc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001fca:	f003 0320 	and.w	r3, r3, #32
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d003      	beq.n	8001fda <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f000 fb69 	bl	80026aa <UART_Receive_IT>
      return;
 8001fd8:	e25b      	b.n	8002492 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001fda:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	f000 80de 	beq.w	80021a0 <HAL_UART_IRQHandler+0x22c>
 8001fe4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001fe8:	f003 0301 	and.w	r3, r3, #1
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d106      	bne.n	8001ffe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001ff0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001ff4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	f000 80d1 	beq.w	80021a0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001ffe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002002:	f003 0301 	and.w	r3, r3, #1
 8002006:	2b00      	cmp	r3, #0
 8002008:	d00b      	beq.n	8002022 <HAL_UART_IRQHandler+0xae>
 800200a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800200e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002012:	2b00      	cmp	r3, #0
 8002014:	d005      	beq.n	8002022 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800201a:	f043 0201 	orr.w	r2, r3, #1
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002026:	f003 0304 	and.w	r3, r3, #4
 800202a:	2b00      	cmp	r3, #0
 800202c:	d00b      	beq.n	8002046 <HAL_UART_IRQHandler+0xd2>
 800202e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002032:	f003 0301 	and.w	r3, r3, #1
 8002036:	2b00      	cmp	r3, #0
 8002038:	d005      	beq.n	8002046 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800203e:	f043 0202 	orr.w	r2, r3, #2
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002046:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800204a:	f003 0302 	and.w	r3, r3, #2
 800204e:	2b00      	cmp	r3, #0
 8002050:	d00b      	beq.n	800206a <HAL_UART_IRQHandler+0xf6>
 8002052:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002056:	f003 0301 	and.w	r3, r3, #1
 800205a:	2b00      	cmp	r3, #0
 800205c:	d005      	beq.n	800206a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002062:	f043 0204 	orr.w	r2, r3, #4
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800206a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800206e:	f003 0308 	and.w	r3, r3, #8
 8002072:	2b00      	cmp	r3, #0
 8002074:	d011      	beq.n	800209a <HAL_UART_IRQHandler+0x126>
 8002076:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800207a:	f003 0320 	and.w	r3, r3, #32
 800207e:	2b00      	cmp	r3, #0
 8002080:	d105      	bne.n	800208e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002082:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	2b00      	cmp	r3, #0
 800208c:	d005      	beq.n	800209a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002092:	f043 0208 	orr.w	r2, r3, #8
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800209e:	2b00      	cmp	r3, #0
 80020a0:	f000 81f2 	beq.w	8002488 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80020a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020a8:	f003 0320 	and.w	r3, r3, #32
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d008      	beq.n	80020c2 <HAL_UART_IRQHandler+0x14e>
 80020b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80020b4:	f003 0320 	and.w	r3, r3, #32
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d002      	beq.n	80020c2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f000 faf4 	bl	80026aa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	695b      	ldr	r3, [r3, #20]
 80020c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020cc:	2b40      	cmp	r3, #64	; 0x40
 80020ce:	bf0c      	ite	eq
 80020d0:	2301      	moveq	r3, #1
 80020d2:	2300      	movne	r3, #0
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020de:	f003 0308 	and.w	r3, r3, #8
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d103      	bne.n	80020ee <HAL_UART_IRQHandler+0x17a>
 80020e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d04f      	beq.n	800218e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f000 f9fc 	bl	80024ec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	695b      	ldr	r3, [r3, #20]
 80020fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020fe:	2b40      	cmp	r3, #64	; 0x40
 8002100:	d141      	bne.n	8002186 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	3314      	adds	r3, #20
 8002108:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800210c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002110:	e853 3f00 	ldrex	r3, [r3]
 8002114:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002118:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800211c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002120:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	3314      	adds	r3, #20
 800212a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800212e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002132:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002136:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800213a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800213e:	e841 2300 	strex	r3, r2, [r1]
 8002142:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002146:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d1d9      	bne.n	8002102 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002152:	2b00      	cmp	r3, #0
 8002154:	d013      	beq.n	800217e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800215a:	4a7e      	ldr	r2, [pc, #504]	; (8002354 <HAL_UART_IRQHandler+0x3e0>)
 800215c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002162:	4618      	mov	r0, r3
 8002164:	f7fe ff21 	bl	8000faa <HAL_DMA_Abort_IT>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d016      	beq.n	800219c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002172:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002178:	4610      	mov	r0, r2
 800217a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800217c:	e00e      	b.n	800219c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f000 f99e 	bl	80024c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002184:	e00a      	b.n	800219c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002186:	6878      	ldr	r0, [r7, #4]
 8002188:	f000 f99a 	bl	80024c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800218c:	e006      	b.n	800219c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f000 f996 	bl	80024c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2200      	movs	r2, #0
 8002198:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800219a:	e175      	b.n	8002488 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800219c:	bf00      	nop
    return;
 800219e:	e173      	b.n	8002488 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	f040 814f 	bne.w	8002448 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80021aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80021ae:	f003 0310 	and.w	r3, r3, #16
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	f000 8148 	beq.w	8002448 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80021b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80021bc:	f003 0310 	and.w	r3, r3, #16
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	f000 8141 	beq.w	8002448 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80021c6:	2300      	movs	r3, #0
 80021c8:	60bb      	str	r3, [r7, #8]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	60bb      	str	r3, [r7, #8]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	60bb      	str	r3, [r7, #8]
 80021da:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	695b      	ldr	r3, [r3, #20]
 80021e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021e6:	2b40      	cmp	r3, #64	; 0x40
 80021e8:	f040 80b6 	bne.w	8002358 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80021f8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	f000 8145 	beq.w	800248c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002206:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800220a:	429a      	cmp	r2, r3
 800220c:	f080 813e 	bcs.w	800248c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002216:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800221c:	69db      	ldr	r3, [r3, #28]
 800221e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002222:	f000 8088 	beq.w	8002336 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	330c      	adds	r3, #12
 800222c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002230:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002234:	e853 3f00 	ldrex	r3, [r3]
 8002238:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800223c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002240:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002244:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	330c      	adds	r3, #12
 800224e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002252:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002256:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800225a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800225e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002262:	e841 2300 	strex	r3, r2, [r1]
 8002266:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800226a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800226e:	2b00      	cmp	r3, #0
 8002270:	d1d9      	bne.n	8002226 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	3314      	adds	r3, #20
 8002278:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800227a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800227c:	e853 3f00 	ldrex	r3, [r3]
 8002280:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002282:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002284:	f023 0301 	bic.w	r3, r3, #1
 8002288:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	3314      	adds	r3, #20
 8002292:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002296:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800229a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800229c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800229e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80022a2:	e841 2300 	strex	r3, r2, [r1]
 80022a6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80022a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d1e1      	bne.n	8002272 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	3314      	adds	r3, #20
 80022b4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80022b8:	e853 3f00 	ldrex	r3, [r3]
 80022bc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80022be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	3314      	adds	r3, #20
 80022ce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80022d2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80022d4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022d6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80022d8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80022da:	e841 2300 	strex	r3, r2, [r1]
 80022de:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80022e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d1e3      	bne.n	80022ae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2220      	movs	r2, #32
 80022ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	330c      	adds	r3, #12
 80022fa:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80022fe:	e853 3f00 	ldrex	r3, [r3]
 8002302:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002304:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002306:	f023 0310 	bic.w	r3, r3, #16
 800230a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	330c      	adds	r3, #12
 8002314:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002318:	65ba      	str	r2, [r7, #88]	; 0x58
 800231a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800231c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800231e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002320:	e841 2300 	strex	r3, r2, [r1]
 8002324:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002326:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002328:	2b00      	cmp	r3, #0
 800232a:	d1e3      	bne.n	80022f4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002330:	4618      	mov	r0, r3
 8002332:	f7fe fdca 	bl	8000eca <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2202      	movs	r2, #2
 800233a:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002344:	b29b      	uxth	r3, r3
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	b29b      	uxth	r3, r3
 800234a:	4619      	mov	r1, r3
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f000 f8c1 	bl	80024d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002352:	e09b      	b.n	800248c <HAL_UART_IRQHandler+0x518>
 8002354:	080025b3 	.word	0x080025b3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002360:	b29b      	uxth	r3, r3
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800236c:	b29b      	uxth	r3, r3
 800236e:	2b00      	cmp	r3, #0
 8002370:	f000 808e 	beq.w	8002490 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002374:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002378:	2b00      	cmp	r3, #0
 800237a:	f000 8089 	beq.w	8002490 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	330c      	adds	r3, #12
 8002384:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002386:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002388:	e853 3f00 	ldrex	r3, [r3]
 800238c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800238e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002390:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002394:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	330c      	adds	r3, #12
 800239e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80023a2:	647a      	str	r2, [r7, #68]	; 0x44
 80023a4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023a6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80023a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80023aa:	e841 2300 	strex	r3, r2, [r1]
 80023ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80023b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d1e3      	bne.n	800237e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	3314      	adds	r3, #20
 80023bc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c0:	e853 3f00 	ldrex	r3, [r3]
 80023c4:	623b      	str	r3, [r7, #32]
   return(result);
 80023c6:	6a3b      	ldr	r3, [r7, #32]
 80023c8:	f023 0301 	bic.w	r3, r3, #1
 80023cc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	3314      	adds	r3, #20
 80023d6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80023da:	633a      	str	r2, [r7, #48]	; 0x30
 80023dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80023e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80023e2:	e841 2300 	strex	r3, r2, [r1]
 80023e6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80023e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d1e3      	bne.n	80023b6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2220      	movs	r2, #32
 80023f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2200      	movs	r2, #0
 80023fa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	330c      	adds	r3, #12
 8002402:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	e853 3f00 	ldrex	r3, [r3]
 800240a:	60fb      	str	r3, [r7, #12]
   return(result);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	f023 0310 	bic.w	r3, r3, #16
 8002412:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	330c      	adds	r3, #12
 800241c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002420:	61fa      	str	r2, [r7, #28]
 8002422:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002424:	69b9      	ldr	r1, [r7, #24]
 8002426:	69fa      	ldr	r2, [r7, #28]
 8002428:	e841 2300 	strex	r3, r2, [r1]
 800242c:	617b      	str	r3, [r7, #20]
   return(result);
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d1e3      	bne.n	80023fc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2202      	movs	r2, #2
 8002438:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800243a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800243e:	4619      	mov	r1, r3
 8002440:	6878      	ldr	r0, [r7, #4]
 8002442:	f000 f847 	bl	80024d4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002446:	e023      	b.n	8002490 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002448:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800244c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002450:	2b00      	cmp	r3, #0
 8002452:	d009      	beq.n	8002468 <HAL_UART_IRQHandler+0x4f4>
 8002454:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002458:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800245c:	2b00      	cmp	r3, #0
 800245e:	d003      	beq.n	8002468 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002460:	6878      	ldr	r0, [r7, #4]
 8002462:	f000 f8ba 	bl	80025da <UART_Transmit_IT>
    return;
 8002466:	e014      	b.n	8002492 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002468:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800246c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00e      	beq.n	8002492 <HAL_UART_IRQHandler+0x51e>
 8002474:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002478:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800247c:	2b00      	cmp	r3, #0
 800247e:	d008      	beq.n	8002492 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	f000 f8fa 	bl	800267a <UART_EndTransmit_IT>
    return;
 8002486:	e004      	b.n	8002492 <HAL_UART_IRQHandler+0x51e>
    return;
 8002488:	bf00      	nop
 800248a:	e002      	b.n	8002492 <HAL_UART_IRQHandler+0x51e>
      return;
 800248c:	bf00      	nop
 800248e:	e000      	b.n	8002492 <HAL_UART_IRQHandler+0x51e>
      return;
 8002490:	bf00      	nop
  }
}
 8002492:	37e8      	adds	r7, #232	; 0xe8
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}

08002498 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80024b4:	bf00      	nop
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr

080024c0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80024c8:	bf00      	nop
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	460b      	mov	r3, r1
 80024de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80024e0:	bf00      	nop
 80024e2:	370c      	adds	r7, #12
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b095      	sub	sp, #84	; 0x54
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	330c      	adds	r3, #12
 80024fa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024fe:	e853 3f00 	ldrex	r3, [r3]
 8002502:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002506:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800250a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	330c      	adds	r3, #12
 8002512:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002514:	643a      	str	r2, [r7, #64]	; 0x40
 8002516:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002518:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800251a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800251c:	e841 2300 	strex	r3, r2, [r1]
 8002520:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002524:	2b00      	cmp	r3, #0
 8002526:	d1e5      	bne.n	80024f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	3314      	adds	r3, #20
 800252e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002530:	6a3b      	ldr	r3, [r7, #32]
 8002532:	e853 3f00 	ldrex	r3, [r3]
 8002536:	61fb      	str	r3, [r7, #28]
   return(result);
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	f023 0301 	bic.w	r3, r3, #1
 800253e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	3314      	adds	r3, #20
 8002546:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002548:	62fa      	str	r2, [r7, #44]	; 0x2c
 800254a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800254c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800254e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002550:	e841 2300 	strex	r3, r2, [r1]
 8002554:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002558:	2b00      	cmp	r3, #0
 800255a:	d1e5      	bne.n	8002528 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002560:	2b01      	cmp	r3, #1
 8002562:	d119      	bne.n	8002598 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	330c      	adds	r3, #12
 800256a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	e853 3f00 	ldrex	r3, [r3]
 8002572:	60bb      	str	r3, [r7, #8]
   return(result);
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	f023 0310 	bic.w	r3, r3, #16
 800257a:	647b      	str	r3, [r7, #68]	; 0x44
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	330c      	adds	r3, #12
 8002582:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002584:	61ba      	str	r2, [r7, #24]
 8002586:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002588:	6979      	ldr	r1, [r7, #20]
 800258a:	69ba      	ldr	r2, [r7, #24]
 800258c:	e841 2300 	strex	r3, r2, [r1]
 8002590:	613b      	str	r3, [r7, #16]
   return(result);
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d1e5      	bne.n	8002564 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2220      	movs	r2, #32
 800259c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80025a6:	bf00      	nop
 80025a8:	3754      	adds	r7, #84	; 0x54
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr

080025b2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80025b2:	b580      	push	{r7, lr}
 80025b4:	b084      	sub	sp, #16
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025be:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2200      	movs	r2, #0
 80025c4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2200      	movs	r2, #0
 80025ca:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80025cc:	68f8      	ldr	r0, [r7, #12]
 80025ce:	f7ff ff77 	bl	80024c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80025d2:	bf00      	nop
 80025d4:	3710      	adds	r7, #16
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}

080025da <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80025da:	b480      	push	{r7}
 80025dc:	b085      	sub	sp, #20
 80025de:	af00      	add	r7, sp, #0
 80025e0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	2b21      	cmp	r3, #33	; 0x21
 80025ec:	d13e      	bne.n	800266c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025f6:	d114      	bne.n	8002622 <UART_Transmit_IT+0x48>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	691b      	ldr	r3, [r3, #16]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d110      	bne.n	8002622 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6a1b      	ldr	r3, [r3, #32]
 8002604:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	881b      	ldrh	r3, [r3, #0]
 800260a:	461a      	mov	r2, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002614:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6a1b      	ldr	r3, [r3, #32]
 800261a:	1c9a      	adds	r2, r3, #2
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	621a      	str	r2, [r3, #32]
 8002620:	e008      	b.n	8002634 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6a1b      	ldr	r3, [r3, #32]
 8002626:	1c59      	adds	r1, r3, #1
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	6211      	str	r1, [r2, #32]
 800262c:	781a      	ldrb	r2, [r3, #0]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002638:	b29b      	uxth	r3, r3
 800263a:	3b01      	subs	r3, #1
 800263c:	b29b      	uxth	r3, r3
 800263e:	687a      	ldr	r2, [r7, #4]
 8002640:	4619      	mov	r1, r3
 8002642:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002644:	2b00      	cmp	r3, #0
 8002646:	d10f      	bne.n	8002668 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	68da      	ldr	r2, [r3, #12]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002656:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	68da      	ldr	r2, [r3, #12]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002666:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002668:	2300      	movs	r3, #0
 800266a:	e000      	b.n	800266e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800266c:	2302      	movs	r3, #2
  }
}
 800266e:	4618      	mov	r0, r3
 8002670:	3714      	adds	r7, #20
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr

0800267a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	b082      	sub	sp, #8
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	68da      	ldr	r2, [r3, #12]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002690:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2220      	movs	r2, #32
 8002696:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f7ff fefc 	bl	8002498 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}

080026aa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80026aa:	b580      	push	{r7, lr}
 80026ac:	b08c      	sub	sp, #48	; 0x30
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	2b22      	cmp	r3, #34	; 0x22
 80026bc:	f040 80ae 	bne.w	800281c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026c8:	d117      	bne.n	80026fa <UART_Receive_IT+0x50>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d113      	bne.n	80026fa <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80026d2:	2300      	movs	r3, #0
 80026d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026da:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	b29b      	uxth	r3, r3
 80026e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026e8:	b29a      	uxth	r2, r3
 80026ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026ec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f2:	1c9a      	adds	r2, r3, #2
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	629a      	str	r2, [r3, #40]	; 0x28
 80026f8:	e026      	b.n	8002748 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026fe:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002700:	2300      	movs	r3, #0
 8002702:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800270c:	d007      	beq.n	800271e <UART_Receive_IT+0x74>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d10a      	bne.n	800272c <UART_Receive_IT+0x82>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	691b      	ldr	r3, [r3, #16]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d106      	bne.n	800272c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	b2da      	uxtb	r2, r3
 8002726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002728:	701a      	strb	r2, [r3, #0]
 800272a:	e008      	b.n	800273e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	b2db      	uxtb	r3, r3
 8002734:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002738:	b2da      	uxtb	r2, r3
 800273a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800273c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002742:	1c5a      	adds	r2, r3, #1
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800274c:	b29b      	uxth	r3, r3
 800274e:	3b01      	subs	r3, #1
 8002750:	b29b      	uxth	r3, r3
 8002752:	687a      	ldr	r2, [r7, #4]
 8002754:	4619      	mov	r1, r3
 8002756:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002758:	2b00      	cmp	r3, #0
 800275a:	d15d      	bne.n	8002818 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	68da      	ldr	r2, [r3, #12]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f022 0220 	bic.w	r2, r2, #32
 800276a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	68da      	ldr	r2, [r3, #12]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800277a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	695a      	ldr	r2, [r3, #20]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f022 0201 	bic.w	r2, r2, #1
 800278a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2220      	movs	r2, #32
 8002790:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d135      	bne.n	800280e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2200      	movs	r2, #0
 80027a6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	330c      	adds	r3, #12
 80027ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	e853 3f00 	ldrex	r3, [r3]
 80027b6:	613b      	str	r3, [r7, #16]
   return(result);
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	f023 0310 	bic.w	r3, r3, #16
 80027be:	627b      	str	r3, [r7, #36]	; 0x24
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	330c      	adds	r3, #12
 80027c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027c8:	623a      	str	r2, [r7, #32]
 80027ca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027cc:	69f9      	ldr	r1, [r7, #28]
 80027ce:	6a3a      	ldr	r2, [r7, #32]
 80027d0:	e841 2300 	strex	r3, r2, [r1]
 80027d4:	61bb      	str	r3, [r7, #24]
   return(result);
 80027d6:	69bb      	ldr	r3, [r7, #24]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d1e5      	bne.n	80027a8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0310 	and.w	r3, r3, #16
 80027e6:	2b10      	cmp	r3, #16
 80027e8:	d10a      	bne.n	8002800 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80027ea:	2300      	movs	r3, #0
 80027ec:	60fb      	str	r3, [r7, #12]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	60fb      	str	r3, [r7, #12]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	60fb      	str	r3, [r7, #12]
 80027fe:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002804:	4619      	mov	r1, r3
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f7ff fe64 	bl	80024d4 <HAL_UARTEx_RxEventCallback>
 800280c:	e002      	b.n	8002814 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f7ff fe4c 	bl	80024ac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002814:	2300      	movs	r3, #0
 8002816:	e002      	b.n	800281e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002818:	2300      	movs	r3, #0
 800281a:	e000      	b.n	800281e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800281c:	2302      	movs	r3, #2
  }
}
 800281e:	4618      	mov	r0, r3
 8002820:	3730      	adds	r7, #48	; 0x30
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
	...

08002828 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002828:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800282c:	b0c0      	sub	sp, #256	; 0x100
 800282e:	af00      	add	r7, sp, #0
 8002830:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	691b      	ldr	r3, [r3, #16]
 800283c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002844:	68d9      	ldr	r1, [r3, #12]
 8002846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	ea40 0301 	orr.w	r3, r0, r1
 8002850:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002852:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002856:	689a      	ldr	r2, [r3, #8]
 8002858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	431a      	orrs	r2, r3
 8002860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	431a      	orrs	r2, r3
 8002868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800286c:	69db      	ldr	r3, [r3, #28]
 800286e:	4313      	orrs	r3, r2
 8002870:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002874:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002880:	f021 010c 	bic.w	r1, r1, #12
 8002884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800288e:	430b      	orrs	r3, r1
 8002890:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	695b      	ldr	r3, [r3, #20]
 800289a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800289e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028a2:	6999      	ldr	r1, [r3, #24]
 80028a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	ea40 0301 	orr.w	r3, r0, r1
 80028ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80028b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	4b8f      	ldr	r3, [pc, #572]	; (8002af4 <UART_SetConfig+0x2cc>)
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d005      	beq.n	80028c8 <UART_SetConfig+0xa0>
 80028bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	4b8d      	ldr	r3, [pc, #564]	; (8002af8 <UART_SetConfig+0x2d0>)
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d104      	bne.n	80028d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80028c8:	f7ff f98c 	bl	8001be4 <HAL_RCC_GetPCLK2Freq>
 80028cc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80028d0:	e003      	b.n	80028da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80028d2:	f7ff f973 	bl	8001bbc <HAL_RCC_GetPCLK1Freq>
 80028d6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80028da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028de:	69db      	ldr	r3, [r3, #28]
 80028e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80028e4:	f040 810c 	bne.w	8002b00 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80028e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80028ec:	2200      	movs	r2, #0
 80028ee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80028f2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80028f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80028fa:	4622      	mov	r2, r4
 80028fc:	462b      	mov	r3, r5
 80028fe:	1891      	adds	r1, r2, r2
 8002900:	65b9      	str	r1, [r7, #88]	; 0x58
 8002902:	415b      	adcs	r3, r3
 8002904:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002906:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800290a:	4621      	mov	r1, r4
 800290c:	eb12 0801 	adds.w	r8, r2, r1
 8002910:	4629      	mov	r1, r5
 8002912:	eb43 0901 	adc.w	r9, r3, r1
 8002916:	f04f 0200 	mov.w	r2, #0
 800291a:	f04f 0300 	mov.w	r3, #0
 800291e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002922:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002926:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800292a:	4690      	mov	r8, r2
 800292c:	4699      	mov	r9, r3
 800292e:	4623      	mov	r3, r4
 8002930:	eb18 0303 	adds.w	r3, r8, r3
 8002934:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002938:	462b      	mov	r3, r5
 800293a:	eb49 0303 	adc.w	r3, r9, r3
 800293e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002942:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	2200      	movs	r2, #0
 800294a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800294e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002952:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002956:	460b      	mov	r3, r1
 8002958:	18db      	adds	r3, r3, r3
 800295a:	653b      	str	r3, [r7, #80]	; 0x50
 800295c:	4613      	mov	r3, r2
 800295e:	eb42 0303 	adc.w	r3, r2, r3
 8002962:	657b      	str	r3, [r7, #84]	; 0x54
 8002964:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002968:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800296c:	f7fd fc80 	bl	8000270 <__aeabi_uldivmod>
 8002970:	4602      	mov	r2, r0
 8002972:	460b      	mov	r3, r1
 8002974:	4b61      	ldr	r3, [pc, #388]	; (8002afc <UART_SetConfig+0x2d4>)
 8002976:	fba3 2302 	umull	r2, r3, r3, r2
 800297a:	095b      	lsrs	r3, r3, #5
 800297c:	011c      	lsls	r4, r3, #4
 800297e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002982:	2200      	movs	r2, #0
 8002984:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002988:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800298c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002990:	4642      	mov	r2, r8
 8002992:	464b      	mov	r3, r9
 8002994:	1891      	adds	r1, r2, r2
 8002996:	64b9      	str	r1, [r7, #72]	; 0x48
 8002998:	415b      	adcs	r3, r3
 800299a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800299c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80029a0:	4641      	mov	r1, r8
 80029a2:	eb12 0a01 	adds.w	sl, r2, r1
 80029a6:	4649      	mov	r1, r9
 80029a8:	eb43 0b01 	adc.w	fp, r3, r1
 80029ac:	f04f 0200 	mov.w	r2, #0
 80029b0:	f04f 0300 	mov.w	r3, #0
 80029b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80029b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80029bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80029c0:	4692      	mov	sl, r2
 80029c2:	469b      	mov	fp, r3
 80029c4:	4643      	mov	r3, r8
 80029c6:	eb1a 0303 	adds.w	r3, sl, r3
 80029ca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80029ce:	464b      	mov	r3, r9
 80029d0:	eb4b 0303 	adc.w	r3, fp, r3
 80029d4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80029d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	2200      	movs	r2, #0
 80029e0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80029e4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80029e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80029ec:	460b      	mov	r3, r1
 80029ee:	18db      	adds	r3, r3, r3
 80029f0:	643b      	str	r3, [r7, #64]	; 0x40
 80029f2:	4613      	mov	r3, r2
 80029f4:	eb42 0303 	adc.w	r3, r2, r3
 80029f8:	647b      	str	r3, [r7, #68]	; 0x44
 80029fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80029fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002a02:	f7fd fc35 	bl	8000270 <__aeabi_uldivmod>
 8002a06:	4602      	mov	r2, r0
 8002a08:	460b      	mov	r3, r1
 8002a0a:	4611      	mov	r1, r2
 8002a0c:	4b3b      	ldr	r3, [pc, #236]	; (8002afc <UART_SetConfig+0x2d4>)
 8002a0e:	fba3 2301 	umull	r2, r3, r3, r1
 8002a12:	095b      	lsrs	r3, r3, #5
 8002a14:	2264      	movs	r2, #100	; 0x64
 8002a16:	fb02 f303 	mul.w	r3, r2, r3
 8002a1a:	1acb      	subs	r3, r1, r3
 8002a1c:	00db      	lsls	r3, r3, #3
 8002a1e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002a22:	4b36      	ldr	r3, [pc, #216]	; (8002afc <UART_SetConfig+0x2d4>)
 8002a24:	fba3 2302 	umull	r2, r3, r3, r2
 8002a28:	095b      	lsrs	r3, r3, #5
 8002a2a:	005b      	lsls	r3, r3, #1
 8002a2c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002a30:	441c      	add	r4, r3
 8002a32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a36:	2200      	movs	r2, #0
 8002a38:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002a3c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002a40:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002a44:	4642      	mov	r2, r8
 8002a46:	464b      	mov	r3, r9
 8002a48:	1891      	adds	r1, r2, r2
 8002a4a:	63b9      	str	r1, [r7, #56]	; 0x38
 8002a4c:	415b      	adcs	r3, r3
 8002a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a50:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002a54:	4641      	mov	r1, r8
 8002a56:	1851      	adds	r1, r2, r1
 8002a58:	6339      	str	r1, [r7, #48]	; 0x30
 8002a5a:	4649      	mov	r1, r9
 8002a5c:	414b      	adcs	r3, r1
 8002a5e:	637b      	str	r3, [r7, #52]	; 0x34
 8002a60:	f04f 0200 	mov.w	r2, #0
 8002a64:	f04f 0300 	mov.w	r3, #0
 8002a68:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002a6c:	4659      	mov	r1, fp
 8002a6e:	00cb      	lsls	r3, r1, #3
 8002a70:	4651      	mov	r1, sl
 8002a72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a76:	4651      	mov	r1, sl
 8002a78:	00ca      	lsls	r2, r1, #3
 8002a7a:	4610      	mov	r0, r2
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	4603      	mov	r3, r0
 8002a80:	4642      	mov	r2, r8
 8002a82:	189b      	adds	r3, r3, r2
 8002a84:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002a88:	464b      	mov	r3, r9
 8002a8a:	460a      	mov	r2, r1
 8002a8c:	eb42 0303 	adc.w	r3, r2, r3
 8002a90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002aa0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002aa4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	18db      	adds	r3, r3, r3
 8002aac:	62bb      	str	r3, [r7, #40]	; 0x28
 8002aae:	4613      	mov	r3, r2
 8002ab0:	eb42 0303 	adc.w	r3, r2, r3
 8002ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ab6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002aba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002abe:	f7fd fbd7 	bl	8000270 <__aeabi_uldivmod>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	4b0d      	ldr	r3, [pc, #52]	; (8002afc <UART_SetConfig+0x2d4>)
 8002ac8:	fba3 1302 	umull	r1, r3, r3, r2
 8002acc:	095b      	lsrs	r3, r3, #5
 8002ace:	2164      	movs	r1, #100	; 0x64
 8002ad0:	fb01 f303 	mul.w	r3, r1, r3
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	00db      	lsls	r3, r3, #3
 8002ad8:	3332      	adds	r3, #50	; 0x32
 8002ada:	4a08      	ldr	r2, [pc, #32]	; (8002afc <UART_SetConfig+0x2d4>)
 8002adc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae0:	095b      	lsrs	r3, r3, #5
 8002ae2:	f003 0207 	and.w	r2, r3, #7
 8002ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4422      	add	r2, r4
 8002aee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002af0:	e106      	b.n	8002d00 <UART_SetConfig+0x4d8>
 8002af2:	bf00      	nop
 8002af4:	40011000 	.word	0x40011000
 8002af8:	40011400 	.word	0x40011400
 8002afc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b04:	2200      	movs	r2, #0
 8002b06:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002b0a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002b0e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002b12:	4642      	mov	r2, r8
 8002b14:	464b      	mov	r3, r9
 8002b16:	1891      	adds	r1, r2, r2
 8002b18:	6239      	str	r1, [r7, #32]
 8002b1a:	415b      	adcs	r3, r3
 8002b1c:	627b      	str	r3, [r7, #36]	; 0x24
 8002b1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b22:	4641      	mov	r1, r8
 8002b24:	1854      	adds	r4, r2, r1
 8002b26:	4649      	mov	r1, r9
 8002b28:	eb43 0501 	adc.w	r5, r3, r1
 8002b2c:	f04f 0200 	mov.w	r2, #0
 8002b30:	f04f 0300 	mov.w	r3, #0
 8002b34:	00eb      	lsls	r3, r5, #3
 8002b36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b3a:	00e2      	lsls	r2, r4, #3
 8002b3c:	4614      	mov	r4, r2
 8002b3e:	461d      	mov	r5, r3
 8002b40:	4643      	mov	r3, r8
 8002b42:	18e3      	adds	r3, r4, r3
 8002b44:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002b48:	464b      	mov	r3, r9
 8002b4a:	eb45 0303 	adc.w	r3, r5, r3
 8002b4e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002b5e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002b62:	f04f 0200 	mov.w	r2, #0
 8002b66:	f04f 0300 	mov.w	r3, #0
 8002b6a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002b6e:	4629      	mov	r1, r5
 8002b70:	008b      	lsls	r3, r1, #2
 8002b72:	4621      	mov	r1, r4
 8002b74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b78:	4621      	mov	r1, r4
 8002b7a:	008a      	lsls	r2, r1, #2
 8002b7c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002b80:	f7fd fb76 	bl	8000270 <__aeabi_uldivmod>
 8002b84:	4602      	mov	r2, r0
 8002b86:	460b      	mov	r3, r1
 8002b88:	4b60      	ldr	r3, [pc, #384]	; (8002d0c <UART_SetConfig+0x4e4>)
 8002b8a:	fba3 2302 	umull	r2, r3, r3, r2
 8002b8e:	095b      	lsrs	r3, r3, #5
 8002b90:	011c      	lsls	r4, r3, #4
 8002b92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b96:	2200      	movs	r2, #0
 8002b98:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002b9c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002ba0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002ba4:	4642      	mov	r2, r8
 8002ba6:	464b      	mov	r3, r9
 8002ba8:	1891      	adds	r1, r2, r2
 8002baa:	61b9      	str	r1, [r7, #24]
 8002bac:	415b      	adcs	r3, r3
 8002bae:	61fb      	str	r3, [r7, #28]
 8002bb0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002bb4:	4641      	mov	r1, r8
 8002bb6:	1851      	adds	r1, r2, r1
 8002bb8:	6139      	str	r1, [r7, #16]
 8002bba:	4649      	mov	r1, r9
 8002bbc:	414b      	adcs	r3, r1
 8002bbe:	617b      	str	r3, [r7, #20]
 8002bc0:	f04f 0200 	mov.w	r2, #0
 8002bc4:	f04f 0300 	mov.w	r3, #0
 8002bc8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002bcc:	4659      	mov	r1, fp
 8002bce:	00cb      	lsls	r3, r1, #3
 8002bd0:	4651      	mov	r1, sl
 8002bd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002bd6:	4651      	mov	r1, sl
 8002bd8:	00ca      	lsls	r2, r1, #3
 8002bda:	4610      	mov	r0, r2
 8002bdc:	4619      	mov	r1, r3
 8002bde:	4603      	mov	r3, r0
 8002be0:	4642      	mov	r2, r8
 8002be2:	189b      	adds	r3, r3, r2
 8002be4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002be8:	464b      	mov	r3, r9
 8002bea:	460a      	mov	r2, r1
 8002bec:	eb42 0303 	adc.w	r3, r2, r3
 8002bf0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	67bb      	str	r3, [r7, #120]	; 0x78
 8002bfe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002c00:	f04f 0200 	mov.w	r2, #0
 8002c04:	f04f 0300 	mov.w	r3, #0
 8002c08:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002c0c:	4649      	mov	r1, r9
 8002c0e:	008b      	lsls	r3, r1, #2
 8002c10:	4641      	mov	r1, r8
 8002c12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c16:	4641      	mov	r1, r8
 8002c18:	008a      	lsls	r2, r1, #2
 8002c1a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002c1e:	f7fd fb27 	bl	8000270 <__aeabi_uldivmod>
 8002c22:	4602      	mov	r2, r0
 8002c24:	460b      	mov	r3, r1
 8002c26:	4611      	mov	r1, r2
 8002c28:	4b38      	ldr	r3, [pc, #224]	; (8002d0c <UART_SetConfig+0x4e4>)
 8002c2a:	fba3 2301 	umull	r2, r3, r3, r1
 8002c2e:	095b      	lsrs	r3, r3, #5
 8002c30:	2264      	movs	r2, #100	; 0x64
 8002c32:	fb02 f303 	mul.w	r3, r2, r3
 8002c36:	1acb      	subs	r3, r1, r3
 8002c38:	011b      	lsls	r3, r3, #4
 8002c3a:	3332      	adds	r3, #50	; 0x32
 8002c3c:	4a33      	ldr	r2, [pc, #204]	; (8002d0c <UART_SetConfig+0x4e4>)
 8002c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c42:	095b      	lsrs	r3, r3, #5
 8002c44:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c48:	441c      	add	r4, r3
 8002c4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c4e:	2200      	movs	r2, #0
 8002c50:	673b      	str	r3, [r7, #112]	; 0x70
 8002c52:	677a      	str	r2, [r7, #116]	; 0x74
 8002c54:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002c58:	4642      	mov	r2, r8
 8002c5a:	464b      	mov	r3, r9
 8002c5c:	1891      	adds	r1, r2, r2
 8002c5e:	60b9      	str	r1, [r7, #8]
 8002c60:	415b      	adcs	r3, r3
 8002c62:	60fb      	str	r3, [r7, #12]
 8002c64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c68:	4641      	mov	r1, r8
 8002c6a:	1851      	adds	r1, r2, r1
 8002c6c:	6039      	str	r1, [r7, #0]
 8002c6e:	4649      	mov	r1, r9
 8002c70:	414b      	adcs	r3, r1
 8002c72:	607b      	str	r3, [r7, #4]
 8002c74:	f04f 0200 	mov.w	r2, #0
 8002c78:	f04f 0300 	mov.w	r3, #0
 8002c7c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002c80:	4659      	mov	r1, fp
 8002c82:	00cb      	lsls	r3, r1, #3
 8002c84:	4651      	mov	r1, sl
 8002c86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c8a:	4651      	mov	r1, sl
 8002c8c:	00ca      	lsls	r2, r1, #3
 8002c8e:	4610      	mov	r0, r2
 8002c90:	4619      	mov	r1, r3
 8002c92:	4603      	mov	r3, r0
 8002c94:	4642      	mov	r2, r8
 8002c96:	189b      	adds	r3, r3, r2
 8002c98:	66bb      	str	r3, [r7, #104]	; 0x68
 8002c9a:	464b      	mov	r3, r9
 8002c9c:	460a      	mov	r2, r1
 8002c9e:	eb42 0303 	adc.w	r3, r2, r3
 8002ca2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	663b      	str	r3, [r7, #96]	; 0x60
 8002cae:	667a      	str	r2, [r7, #100]	; 0x64
 8002cb0:	f04f 0200 	mov.w	r2, #0
 8002cb4:	f04f 0300 	mov.w	r3, #0
 8002cb8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002cbc:	4649      	mov	r1, r9
 8002cbe:	008b      	lsls	r3, r1, #2
 8002cc0:	4641      	mov	r1, r8
 8002cc2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002cc6:	4641      	mov	r1, r8
 8002cc8:	008a      	lsls	r2, r1, #2
 8002cca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002cce:	f7fd facf 	bl	8000270 <__aeabi_uldivmod>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	4b0d      	ldr	r3, [pc, #52]	; (8002d0c <UART_SetConfig+0x4e4>)
 8002cd8:	fba3 1302 	umull	r1, r3, r3, r2
 8002cdc:	095b      	lsrs	r3, r3, #5
 8002cde:	2164      	movs	r1, #100	; 0x64
 8002ce0:	fb01 f303 	mul.w	r3, r1, r3
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	011b      	lsls	r3, r3, #4
 8002ce8:	3332      	adds	r3, #50	; 0x32
 8002cea:	4a08      	ldr	r2, [pc, #32]	; (8002d0c <UART_SetConfig+0x4e4>)
 8002cec:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf0:	095b      	lsrs	r3, r3, #5
 8002cf2:	f003 020f 	and.w	r2, r3, #15
 8002cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4422      	add	r2, r4
 8002cfe:	609a      	str	r2, [r3, #8]
}
 8002d00:	bf00      	nop
 8002d02:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002d06:	46bd      	mov	sp, r7
 8002d08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d0c:	51eb851f 	.word	0x51eb851f

08002d10 <std>:
 8002d10:	2300      	movs	r3, #0
 8002d12:	b510      	push	{r4, lr}
 8002d14:	4604      	mov	r4, r0
 8002d16:	e9c0 3300 	strd	r3, r3, [r0]
 8002d1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002d1e:	6083      	str	r3, [r0, #8]
 8002d20:	8181      	strh	r1, [r0, #12]
 8002d22:	6643      	str	r3, [r0, #100]	; 0x64
 8002d24:	81c2      	strh	r2, [r0, #14]
 8002d26:	6183      	str	r3, [r0, #24]
 8002d28:	4619      	mov	r1, r3
 8002d2a:	2208      	movs	r2, #8
 8002d2c:	305c      	adds	r0, #92	; 0x5c
 8002d2e:	f000 f906 	bl	8002f3e <memset>
 8002d32:	4b0d      	ldr	r3, [pc, #52]	; (8002d68 <std+0x58>)
 8002d34:	6263      	str	r3, [r4, #36]	; 0x24
 8002d36:	4b0d      	ldr	r3, [pc, #52]	; (8002d6c <std+0x5c>)
 8002d38:	62a3      	str	r3, [r4, #40]	; 0x28
 8002d3a:	4b0d      	ldr	r3, [pc, #52]	; (8002d70 <std+0x60>)
 8002d3c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002d3e:	4b0d      	ldr	r3, [pc, #52]	; (8002d74 <std+0x64>)
 8002d40:	6323      	str	r3, [r4, #48]	; 0x30
 8002d42:	4b0d      	ldr	r3, [pc, #52]	; (8002d78 <std+0x68>)
 8002d44:	6224      	str	r4, [r4, #32]
 8002d46:	429c      	cmp	r4, r3
 8002d48:	d006      	beq.n	8002d58 <std+0x48>
 8002d4a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8002d4e:	4294      	cmp	r4, r2
 8002d50:	d002      	beq.n	8002d58 <std+0x48>
 8002d52:	33d0      	adds	r3, #208	; 0xd0
 8002d54:	429c      	cmp	r4, r3
 8002d56:	d105      	bne.n	8002d64 <std+0x54>
 8002d58:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002d5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d60:	f000 b966 	b.w	8003030 <__retarget_lock_init_recursive>
 8002d64:	bd10      	pop	{r4, pc}
 8002d66:	bf00      	nop
 8002d68:	08002eb9 	.word	0x08002eb9
 8002d6c:	08002edb 	.word	0x08002edb
 8002d70:	08002f13 	.word	0x08002f13
 8002d74:	08002f37 	.word	0x08002f37
 8002d78:	2000011c 	.word	0x2000011c

08002d7c <stdio_exit_handler>:
 8002d7c:	4a02      	ldr	r2, [pc, #8]	; (8002d88 <stdio_exit_handler+0xc>)
 8002d7e:	4903      	ldr	r1, [pc, #12]	; (8002d8c <stdio_exit_handler+0x10>)
 8002d80:	4803      	ldr	r0, [pc, #12]	; (8002d90 <stdio_exit_handler+0x14>)
 8002d82:	f000 b869 	b.w	8002e58 <_fwalk_sglue>
 8002d86:	bf00      	nop
 8002d88:	2000000c 	.word	0x2000000c
 8002d8c:	080038dd 	.word	0x080038dd
 8002d90:	20000018 	.word	0x20000018

08002d94 <cleanup_stdio>:
 8002d94:	6841      	ldr	r1, [r0, #4]
 8002d96:	4b0c      	ldr	r3, [pc, #48]	; (8002dc8 <cleanup_stdio+0x34>)
 8002d98:	4299      	cmp	r1, r3
 8002d9a:	b510      	push	{r4, lr}
 8002d9c:	4604      	mov	r4, r0
 8002d9e:	d001      	beq.n	8002da4 <cleanup_stdio+0x10>
 8002da0:	f000 fd9c 	bl	80038dc <_fflush_r>
 8002da4:	68a1      	ldr	r1, [r4, #8]
 8002da6:	4b09      	ldr	r3, [pc, #36]	; (8002dcc <cleanup_stdio+0x38>)
 8002da8:	4299      	cmp	r1, r3
 8002daa:	d002      	beq.n	8002db2 <cleanup_stdio+0x1e>
 8002dac:	4620      	mov	r0, r4
 8002dae:	f000 fd95 	bl	80038dc <_fflush_r>
 8002db2:	68e1      	ldr	r1, [r4, #12]
 8002db4:	4b06      	ldr	r3, [pc, #24]	; (8002dd0 <cleanup_stdio+0x3c>)
 8002db6:	4299      	cmp	r1, r3
 8002db8:	d004      	beq.n	8002dc4 <cleanup_stdio+0x30>
 8002dba:	4620      	mov	r0, r4
 8002dbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002dc0:	f000 bd8c 	b.w	80038dc <_fflush_r>
 8002dc4:	bd10      	pop	{r4, pc}
 8002dc6:	bf00      	nop
 8002dc8:	2000011c 	.word	0x2000011c
 8002dcc:	20000184 	.word	0x20000184
 8002dd0:	200001ec 	.word	0x200001ec

08002dd4 <global_stdio_init.part.0>:
 8002dd4:	b510      	push	{r4, lr}
 8002dd6:	4b0b      	ldr	r3, [pc, #44]	; (8002e04 <global_stdio_init.part.0+0x30>)
 8002dd8:	4c0b      	ldr	r4, [pc, #44]	; (8002e08 <global_stdio_init.part.0+0x34>)
 8002dda:	4a0c      	ldr	r2, [pc, #48]	; (8002e0c <global_stdio_init.part.0+0x38>)
 8002ddc:	601a      	str	r2, [r3, #0]
 8002dde:	4620      	mov	r0, r4
 8002de0:	2200      	movs	r2, #0
 8002de2:	2104      	movs	r1, #4
 8002de4:	f7ff ff94 	bl	8002d10 <std>
 8002de8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002dec:	2201      	movs	r2, #1
 8002dee:	2109      	movs	r1, #9
 8002df0:	f7ff ff8e 	bl	8002d10 <std>
 8002df4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002df8:	2202      	movs	r2, #2
 8002dfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002dfe:	2112      	movs	r1, #18
 8002e00:	f7ff bf86 	b.w	8002d10 <std>
 8002e04:	20000254 	.word	0x20000254
 8002e08:	2000011c 	.word	0x2000011c
 8002e0c:	08002d7d 	.word	0x08002d7d

08002e10 <__sfp_lock_acquire>:
 8002e10:	4801      	ldr	r0, [pc, #4]	; (8002e18 <__sfp_lock_acquire+0x8>)
 8002e12:	f000 b90e 	b.w	8003032 <__retarget_lock_acquire_recursive>
 8002e16:	bf00      	nop
 8002e18:	2000025d 	.word	0x2000025d

08002e1c <__sfp_lock_release>:
 8002e1c:	4801      	ldr	r0, [pc, #4]	; (8002e24 <__sfp_lock_release+0x8>)
 8002e1e:	f000 b909 	b.w	8003034 <__retarget_lock_release_recursive>
 8002e22:	bf00      	nop
 8002e24:	2000025d 	.word	0x2000025d

08002e28 <__sinit>:
 8002e28:	b510      	push	{r4, lr}
 8002e2a:	4604      	mov	r4, r0
 8002e2c:	f7ff fff0 	bl	8002e10 <__sfp_lock_acquire>
 8002e30:	6a23      	ldr	r3, [r4, #32]
 8002e32:	b11b      	cbz	r3, 8002e3c <__sinit+0x14>
 8002e34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e38:	f7ff bff0 	b.w	8002e1c <__sfp_lock_release>
 8002e3c:	4b04      	ldr	r3, [pc, #16]	; (8002e50 <__sinit+0x28>)
 8002e3e:	6223      	str	r3, [r4, #32]
 8002e40:	4b04      	ldr	r3, [pc, #16]	; (8002e54 <__sinit+0x2c>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d1f5      	bne.n	8002e34 <__sinit+0xc>
 8002e48:	f7ff ffc4 	bl	8002dd4 <global_stdio_init.part.0>
 8002e4c:	e7f2      	b.n	8002e34 <__sinit+0xc>
 8002e4e:	bf00      	nop
 8002e50:	08002d95 	.word	0x08002d95
 8002e54:	20000254 	.word	0x20000254

08002e58 <_fwalk_sglue>:
 8002e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e5c:	4607      	mov	r7, r0
 8002e5e:	4688      	mov	r8, r1
 8002e60:	4614      	mov	r4, r2
 8002e62:	2600      	movs	r6, #0
 8002e64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002e68:	f1b9 0901 	subs.w	r9, r9, #1
 8002e6c:	d505      	bpl.n	8002e7a <_fwalk_sglue+0x22>
 8002e6e:	6824      	ldr	r4, [r4, #0]
 8002e70:	2c00      	cmp	r4, #0
 8002e72:	d1f7      	bne.n	8002e64 <_fwalk_sglue+0xc>
 8002e74:	4630      	mov	r0, r6
 8002e76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002e7a:	89ab      	ldrh	r3, [r5, #12]
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d907      	bls.n	8002e90 <_fwalk_sglue+0x38>
 8002e80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002e84:	3301      	adds	r3, #1
 8002e86:	d003      	beq.n	8002e90 <_fwalk_sglue+0x38>
 8002e88:	4629      	mov	r1, r5
 8002e8a:	4638      	mov	r0, r7
 8002e8c:	47c0      	blx	r8
 8002e8e:	4306      	orrs	r6, r0
 8002e90:	3568      	adds	r5, #104	; 0x68
 8002e92:	e7e9      	b.n	8002e68 <_fwalk_sglue+0x10>

08002e94 <iprintf>:
 8002e94:	b40f      	push	{r0, r1, r2, r3}
 8002e96:	b507      	push	{r0, r1, r2, lr}
 8002e98:	4906      	ldr	r1, [pc, #24]	; (8002eb4 <iprintf+0x20>)
 8002e9a:	ab04      	add	r3, sp, #16
 8002e9c:	6808      	ldr	r0, [r1, #0]
 8002e9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8002ea2:	6881      	ldr	r1, [r0, #8]
 8002ea4:	9301      	str	r3, [sp, #4]
 8002ea6:	f000 f9e9 	bl	800327c <_vfiprintf_r>
 8002eaa:	b003      	add	sp, #12
 8002eac:	f85d eb04 	ldr.w	lr, [sp], #4
 8002eb0:	b004      	add	sp, #16
 8002eb2:	4770      	bx	lr
 8002eb4:	20000064 	.word	0x20000064

08002eb8 <__sread>:
 8002eb8:	b510      	push	{r4, lr}
 8002eba:	460c      	mov	r4, r1
 8002ebc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ec0:	f000 f868 	bl	8002f94 <_read_r>
 8002ec4:	2800      	cmp	r0, #0
 8002ec6:	bfab      	itete	ge
 8002ec8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002eca:	89a3      	ldrhlt	r3, [r4, #12]
 8002ecc:	181b      	addge	r3, r3, r0
 8002ece:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002ed2:	bfac      	ite	ge
 8002ed4:	6563      	strge	r3, [r4, #84]	; 0x54
 8002ed6:	81a3      	strhlt	r3, [r4, #12]
 8002ed8:	bd10      	pop	{r4, pc}

08002eda <__swrite>:
 8002eda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ede:	461f      	mov	r7, r3
 8002ee0:	898b      	ldrh	r3, [r1, #12]
 8002ee2:	05db      	lsls	r3, r3, #23
 8002ee4:	4605      	mov	r5, r0
 8002ee6:	460c      	mov	r4, r1
 8002ee8:	4616      	mov	r6, r2
 8002eea:	d505      	bpl.n	8002ef8 <__swrite+0x1e>
 8002eec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	f000 f83c 	bl	8002f70 <_lseek_r>
 8002ef8:	89a3      	ldrh	r3, [r4, #12]
 8002efa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002efe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f02:	81a3      	strh	r3, [r4, #12]
 8002f04:	4632      	mov	r2, r6
 8002f06:	463b      	mov	r3, r7
 8002f08:	4628      	mov	r0, r5
 8002f0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f0e:	f000 b853 	b.w	8002fb8 <_write_r>

08002f12 <__sseek>:
 8002f12:	b510      	push	{r4, lr}
 8002f14:	460c      	mov	r4, r1
 8002f16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f1a:	f000 f829 	bl	8002f70 <_lseek_r>
 8002f1e:	1c43      	adds	r3, r0, #1
 8002f20:	89a3      	ldrh	r3, [r4, #12]
 8002f22:	bf15      	itete	ne
 8002f24:	6560      	strne	r0, [r4, #84]	; 0x54
 8002f26:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002f2a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002f2e:	81a3      	strheq	r3, [r4, #12]
 8002f30:	bf18      	it	ne
 8002f32:	81a3      	strhne	r3, [r4, #12]
 8002f34:	bd10      	pop	{r4, pc}

08002f36 <__sclose>:
 8002f36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f3a:	f000 b809 	b.w	8002f50 <_close_r>

08002f3e <memset>:
 8002f3e:	4402      	add	r2, r0
 8002f40:	4603      	mov	r3, r0
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d100      	bne.n	8002f48 <memset+0xa>
 8002f46:	4770      	bx	lr
 8002f48:	f803 1b01 	strb.w	r1, [r3], #1
 8002f4c:	e7f9      	b.n	8002f42 <memset+0x4>
	...

08002f50 <_close_r>:
 8002f50:	b538      	push	{r3, r4, r5, lr}
 8002f52:	4d06      	ldr	r5, [pc, #24]	; (8002f6c <_close_r+0x1c>)
 8002f54:	2300      	movs	r3, #0
 8002f56:	4604      	mov	r4, r0
 8002f58:	4608      	mov	r0, r1
 8002f5a:	602b      	str	r3, [r5, #0]
 8002f5c:	f7fd fd67 	bl	8000a2e <_close>
 8002f60:	1c43      	adds	r3, r0, #1
 8002f62:	d102      	bne.n	8002f6a <_close_r+0x1a>
 8002f64:	682b      	ldr	r3, [r5, #0]
 8002f66:	b103      	cbz	r3, 8002f6a <_close_r+0x1a>
 8002f68:	6023      	str	r3, [r4, #0]
 8002f6a:	bd38      	pop	{r3, r4, r5, pc}
 8002f6c:	20000258 	.word	0x20000258

08002f70 <_lseek_r>:
 8002f70:	b538      	push	{r3, r4, r5, lr}
 8002f72:	4d07      	ldr	r5, [pc, #28]	; (8002f90 <_lseek_r+0x20>)
 8002f74:	4604      	mov	r4, r0
 8002f76:	4608      	mov	r0, r1
 8002f78:	4611      	mov	r1, r2
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	602a      	str	r2, [r5, #0]
 8002f7e:	461a      	mov	r2, r3
 8002f80:	f7fd fd7c 	bl	8000a7c <_lseek>
 8002f84:	1c43      	adds	r3, r0, #1
 8002f86:	d102      	bne.n	8002f8e <_lseek_r+0x1e>
 8002f88:	682b      	ldr	r3, [r5, #0]
 8002f8a:	b103      	cbz	r3, 8002f8e <_lseek_r+0x1e>
 8002f8c:	6023      	str	r3, [r4, #0]
 8002f8e:	bd38      	pop	{r3, r4, r5, pc}
 8002f90:	20000258 	.word	0x20000258

08002f94 <_read_r>:
 8002f94:	b538      	push	{r3, r4, r5, lr}
 8002f96:	4d07      	ldr	r5, [pc, #28]	; (8002fb4 <_read_r+0x20>)
 8002f98:	4604      	mov	r4, r0
 8002f9a:	4608      	mov	r0, r1
 8002f9c:	4611      	mov	r1, r2
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	602a      	str	r2, [r5, #0]
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	f7fd fd0a 	bl	80009bc <_read>
 8002fa8:	1c43      	adds	r3, r0, #1
 8002faa:	d102      	bne.n	8002fb2 <_read_r+0x1e>
 8002fac:	682b      	ldr	r3, [r5, #0]
 8002fae:	b103      	cbz	r3, 8002fb2 <_read_r+0x1e>
 8002fb0:	6023      	str	r3, [r4, #0]
 8002fb2:	bd38      	pop	{r3, r4, r5, pc}
 8002fb4:	20000258 	.word	0x20000258

08002fb8 <_write_r>:
 8002fb8:	b538      	push	{r3, r4, r5, lr}
 8002fba:	4d07      	ldr	r5, [pc, #28]	; (8002fd8 <_write_r+0x20>)
 8002fbc:	4604      	mov	r4, r0
 8002fbe:	4608      	mov	r0, r1
 8002fc0:	4611      	mov	r1, r2
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	602a      	str	r2, [r5, #0]
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	f7fd fd15 	bl	80009f6 <_write>
 8002fcc:	1c43      	adds	r3, r0, #1
 8002fce:	d102      	bne.n	8002fd6 <_write_r+0x1e>
 8002fd0:	682b      	ldr	r3, [r5, #0]
 8002fd2:	b103      	cbz	r3, 8002fd6 <_write_r+0x1e>
 8002fd4:	6023      	str	r3, [r4, #0]
 8002fd6:	bd38      	pop	{r3, r4, r5, pc}
 8002fd8:	20000258 	.word	0x20000258

08002fdc <__errno>:
 8002fdc:	4b01      	ldr	r3, [pc, #4]	; (8002fe4 <__errno+0x8>)
 8002fde:	6818      	ldr	r0, [r3, #0]
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	20000064 	.word	0x20000064

08002fe8 <__libc_init_array>:
 8002fe8:	b570      	push	{r4, r5, r6, lr}
 8002fea:	4d0d      	ldr	r5, [pc, #52]	; (8003020 <__libc_init_array+0x38>)
 8002fec:	4c0d      	ldr	r4, [pc, #52]	; (8003024 <__libc_init_array+0x3c>)
 8002fee:	1b64      	subs	r4, r4, r5
 8002ff0:	10a4      	asrs	r4, r4, #2
 8002ff2:	2600      	movs	r6, #0
 8002ff4:	42a6      	cmp	r6, r4
 8002ff6:	d109      	bne.n	800300c <__libc_init_array+0x24>
 8002ff8:	4d0b      	ldr	r5, [pc, #44]	; (8003028 <__libc_init_array+0x40>)
 8002ffa:	4c0c      	ldr	r4, [pc, #48]	; (800302c <__libc_init_array+0x44>)
 8002ffc:	f000 fdc0 	bl	8003b80 <_init>
 8003000:	1b64      	subs	r4, r4, r5
 8003002:	10a4      	asrs	r4, r4, #2
 8003004:	2600      	movs	r6, #0
 8003006:	42a6      	cmp	r6, r4
 8003008:	d105      	bne.n	8003016 <__libc_init_array+0x2e>
 800300a:	bd70      	pop	{r4, r5, r6, pc}
 800300c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003010:	4798      	blx	r3
 8003012:	3601      	adds	r6, #1
 8003014:	e7ee      	b.n	8002ff4 <__libc_init_array+0xc>
 8003016:	f855 3b04 	ldr.w	r3, [r5], #4
 800301a:	4798      	blx	r3
 800301c:	3601      	adds	r6, #1
 800301e:	e7f2      	b.n	8003006 <__libc_init_array+0x1e>
 8003020:	08003c1c 	.word	0x08003c1c
 8003024:	08003c1c 	.word	0x08003c1c
 8003028:	08003c1c 	.word	0x08003c1c
 800302c:	08003c20 	.word	0x08003c20

08003030 <__retarget_lock_init_recursive>:
 8003030:	4770      	bx	lr

08003032 <__retarget_lock_acquire_recursive>:
 8003032:	4770      	bx	lr

08003034 <__retarget_lock_release_recursive>:
 8003034:	4770      	bx	lr
	...

08003038 <_free_r>:
 8003038:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800303a:	2900      	cmp	r1, #0
 800303c:	d044      	beq.n	80030c8 <_free_r+0x90>
 800303e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003042:	9001      	str	r0, [sp, #4]
 8003044:	2b00      	cmp	r3, #0
 8003046:	f1a1 0404 	sub.w	r4, r1, #4
 800304a:	bfb8      	it	lt
 800304c:	18e4      	addlt	r4, r4, r3
 800304e:	f000 f8df 	bl	8003210 <__malloc_lock>
 8003052:	4a1e      	ldr	r2, [pc, #120]	; (80030cc <_free_r+0x94>)
 8003054:	9801      	ldr	r0, [sp, #4]
 8003056:	6813      	ldr	r3, [r2, #0]
 8003058:	b933      	cbnz	r3, 8003068 <_free_r+0x30>
 800305a:	6063      	str	r3, [r4, #4]
 800305c:	6014      	str	r4, [r2, #0]
 800305e:	b003      	add	sp, #12
 8003060:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003064:	f000 b8da 	b.w	800321c <__malloc_unlock>
 8003068:	42a3      	cmp	r3, r4
 800306a:	d908      	bls.n	800307e <_free_r+0x46>
 800306c:	6825      	ldr	r5, [r4, #0]
 800306e:	1961      	adds	r1, r4, r5
 8003070:	428b      	cmp	r3, r1
 8003072:	bf01      	itttt	eq
 8003074:	6819      	ldreq	r1, [r3, #0]
 8003076:	685b      	ldreq	r3, [r3, #4]
 8003078:	1949      	addeq	r1, r1, r5
 800307a:	6021      	streq	r1, [r4, #0]
 800307c:	e7ed      	b.n	800305a <_free_r+0x22>
 800307e:	461a      	mov	r2, r3
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	b10b      	cbz	r3, 8003088 <_free_r+0x50>
 8003084:	42a3      	cmp	r3, r4
 8003086:	d9fa      	bls.n	800307e <_free_r+0x46>
 8003088:	6811      	ldr	r1, [r2, #0]
 800308a:	1855      	adds	r5, r2, r1
 800308c:	42a5      	cmp	r5, r4
 800308e:	d10b      	bne.n	80030a8 <_free_r+0x70>
 8003090:	6824      	ldr	r4, [r4, #0]
 8003092:	4421      	add	r1, r4
 8003094:	1854      	adds	r4, r2, r1
 8003096:	42a3      	cmp	r3, r4
 8003098:	6011      	str	r1, [r2, #0]
 800309a:	d1e0      	bne.n	800305e <_free_r+0x26>
 800309c:	681c      	ldr	r4, [r3, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	6053      	str	r3, [r2, #4]
 80030a2:	440c      	add	r4, r1
 80030a4:	6014      	str	r4, [r2, #0]
 80030a6:	e7da      	b.n	800305e <_free_r+0x26>
 80030a8:	d902      	bls.n	80030b0 <_free_r+0x78>
 80030aa:	230c      	movs	r3, #12
 80030ac:	6003      	str	r3, [r0, #0]
 80030ae:	e7d6      	b.n	800305e <_free_r+0x26>
 80030b0:	6825      	ldr	r5, [r4, #0]
 80030b2:	1961      	adds	r1, r4, r5
 80030b4:	428b      	cmp	r3, r1
 80030b6:	bf04      	itt	eq
 80030b8:	6819      	ldreq	r1, [r3, #0]
 80030ba:	685b      	ldreq	r3, [r3, #4]
 80030bc:	6063      	str	r3, [r4, #4]
 80030be:	bf04      	itt	eq
 80030c0:	1949      	addeq	r1, r1, r5
 80030c2:	6021      	streq	r1, [r4, #0]
 80030c4:	6054      	str	r4, [r2, #4]
 80030c6:	e7ca      	b.n	800305e <_free_r+0x26>
 80030c8:	b003      	add	sp, #12
 80030ca:	bd30      	pop	{r4, r5, pc}
 80030cc:	20000260 	.word	0x20000260

080030d0 <sbrk_aligned>:
 80030d0:	b570      	push	{r4, r5, r6, lr}
 80030d2:	4e0e      	ldr	r6, [pc, #56]	; (800310c <sbrk_aligned+0x3c>)
 80030d4:	460c      	mov	r4, r1
 80030d6:	6831      	ldr	r1, [r6, #0]
 80030d8:	4605      	mov	r5, r0
 80030da:	b911      	cbnz	r1, 80030e2 <sbrk_aligned+0x12>
 80030dc:	f000 fcbc 	bl	8003a58 <_sbrk_r>
 80030e0:	6030      	str	r0, [r6, #0]
 80030e2:	4621      	mov	r1, r4
 80030e4:	4628      	mov	r0, r5
 80030e6:	f000 fcb7 	bl	8003a58 <_sbrk_r>
 80030ea:	1c43      	adds	r3, r0, #1
 80030ec:	d00a      	beq.n	8003104 <sbrk_aligned+0x34>
 80030ee:	1cc4      	adds	r4, r0, #3
 80030f0:	f024 0403 	bic.w	r4, r4, #3
 80030f4:	42a0      	cmp	r0, r4
 80030f6:	d007      	beq.n	8003108 <sbrk_aligned+0x38>
 80030f8:	1a21      	subs	r1, r4, r0
 80030fa:	4628      	mov	r0, r5
 80030fc:	f000 fcac 	bl	8003a58 <_sbrk_r>
 8003100:	3001      	adds	r0, #1
 8003102:	d101      	bne.n	8003108 <sbrk_aligned+0x38>
 8003104:	f04f 34ff 	mov.w	r4, #4294967295
 8003108:	4620      	mov	r0, r4
 800310a:	bd70      	pop	{r4, r5, r6, pc}
 800310c:	20000264 	.word	0x20000264

08003110 <_malloc_r>:
 8003110:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003114:	1ccd      	adds	r5, r1, #3
 8003116:	f025 0503 	bic.w	r5, r5, #3
 800311a:	3508      	adds	r5, #8
 800311c:	2d0c      	cmp	r5, #12
 800311e:	bf38      	it	cc
 8003120:	250c      	movcc	r5, #12
 8003122:	2d00      	cmp	r5, #0
 8003124:	4607      	mov	r7, r0
 8003126:	db01      	blt.n	800312c <_malloc_r+0x1c>
 8003128:	42a9      	cmp	r1, r5
 800312a:	d905      	bls.n	8003138 <_malloc_r+0x28>
 800312c:	230c      	movs	r3, #12
 800312e:	603b      	str	r3, [r7, #0]
 8003130:	2600      	movs	r6, #0
 8003132:	4630      	mov	r0, r6
 8003134:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003138:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800320c <_malloc_r+0xfc>
 800313c:	f000 f868 	bl	8003210 <__malloc_lock>
 8003140:	f8d8 3000 	ldr.w	r3, [r8]
 8003144:	461c      	mov	r4, r3
 8003146:	bb5c      	cbnz	r4, 80031a0 <_malloc_r+0x90>
 8003148:	4629      	mov	r1, r5
 800314a:	4638      	mov	r0, r7
 800314c:	f7ff ffc0 	bl	80030d0 <sbrk_aligned>
 8003150:	1c43      	adds	r3, r0, #1
 8003152:	4604      	mov	r4, r0
 8003154:	d155      	bne.n	8003202 <_malloc_r+0xf2>
 8003156:	f8d8 4000 	ldr.w	r4, [r8]
 800315a:	4626      	mov	r6, r4
 800315c:	2e00      	cmp	r6, #0
 800315e:	d145      	bne.n	80031ec <_malloc_r+0xdc>
 8003160:	2c00      	cmp	r4, #0
 8003162:	d048      	beq.n	80031f6 <_malloc_r+0xe6>
 8003164:	6823      	ldr	r3, [r4, #0]
 8003166:	4631      	mov	r1, r6
 8003168:	4638      	mov	r0, r7
 800316a:	eb04 0903 	add.w	r9, r4, r3
 800316e:	f000 fc73 	bl	8003a58 <_sbrk_r>
 8003172:	4581      	cmp	r9, r0
 8003174:	d13f      	bne.n	80031f6 <_malloc_r+0xe6>
 8003176:	6821      	ldr	r1, [r4, #0]
 8003178:	1a6d      	subs	r5, r5, r1
 800317a:	4629      	mov	r1, r5
 800317c:	4638      	mov	r0, r7
 800317e:	f7ff ffa7 	bl	80030d0 <sbrk_aligned>
 8003182:	3001      	adds	r0, #1
 8003184:	d037      	beq.n	80031f6 <_malloc_r+0xe6>
 8003186:	6823      	ldr	r3, [r4, #0]
 8003188:	442b      	add	r3, r5
 800318a:	6023      	str	r3, [r4, #0]
 800318c:	f8d8 3000 	ldr.w	r3, [r8]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d038      	beq.n	8003206 <_malloc_r+0xf6>
 8003194:	685a      	ldr	r2, [r3, #4]
 8003196:	42a2      	cmp	r2, r4
 8003198:	d12b      	bne.n	80031f2 <_malloc_r+0xe2>
 800319a:	2200      	movs	r2, #0
 800319c:	605a      	str	r2, [r3, #4]
 800319e:	e00f      	b.n	80031c0 <_malloc_r+0xb0>
 80031a0:	6822      	ldr	r2, [r4, #0]
 80031a2:	1b52      	subs	r2, r2, r5
 80031a4:	d41f      	bmi.n	80031e6 <_malloc_r+0xd6>
 80031a6:	2a0b      	cmp	r2, #11
 80031a8:	d917      	bls.n	80031da <_malloc_r+0xca>
 80031aa:	1961      	adds	r1, r4, r5
 80031ac:	42a3      	cmp	r3, r4
 80031ae:	6025      	str	r5, [r4, #0]
 80031b0:	bf18      	it	ne
 80031b2:	6059      	strne	r1, [r3, #4]
 80031b4:	6863      	ldr	r3, [r4, #4]
 80031b6:	bf08      	it	eq
 80031b8:	f8c8 1000 	streq.w	r1, [r8]
 80031bc:	5162      	str	r2, [r4, r5]
 80031be:	604b      	str	r3, [r1, #4]
 80031c0:	4638      	mov	r0, r7
 80031c2:	f104 060b 	add.w	r6, r4, #11
 80031c6:	f000 f829 	bl	800321c <__malloc_unlock>
 80031ca:	f026 0607 	bic.w	r6, r6, #7
 80031ce:	1d23      	adds	r3, r4, #4
 80031d0:	1af2      	subs	r2, r6, r3
 80031d2:	d0ae      	beq.n	8003132 <_malloc_r+0x22>
 80031d4:	1b9b      	subs	r3, r3, r6
 80031d6:	50a3      	str	r3, [r4, r2]
 80031d8:	e7ab      	b.n	8003132 <_malloc_r+0x22>
 80031da:	42a3      	cmp	r3, r4
 80031dc:	6862      	ldr	r2, [r4, #4]
 80031de:	d1dd      	bne.n	800319c <_malloc_r+0x8c>
 80031e0:	f8c8 2000 	str.w	r2, [r8]
 80031e4:	e7ec      	b.n	80031c0 <_malloc_r+0xb0>
 80031e6:	4623      	mov	r3, r4
 80031e8:	6864      	ldr	r4, [r4, #4]
 80031ea:	e7ac      	b.n	8003146 <_malloc_r+0x36>
 80031ec:	4634      	mov	r4, r6
 80031ee:	6876      	ldr	r6, [r6, #4]
 80031f0:	e7b4      	b.n	800315c <_malloc_r+0x4c>
 80031f2:	4613      	mov	r3, r2
 80031f4:	e7cc      	b.n	8003190 <_malloc_r+0x80>
 80031f6:	230c      	movs	r3, #12
 80031f8:	603b      	str	r3, [r7, #0]
 80031fa:	4638      	mov	r0, r7
 80031fc:	f000 f80e 	bl	800321c <__malloc_unlock>
 8003200:	e797      	b.n	8003132 <_malloc_r+0x22>
 8003202:	6025      	str	r5, [r4, #0]
 8003204:	e7dc      	b.n	80031c0 <_malloc_r+0xb0>
 8003206:	605b      	str	r3, [r3, #4]
 8003208:	deff      	udf	#255	; 0xff
 800320a:	bf00      	nop
 800320c:	20000260 	.word	0x20000260

08003210 <__malloc_lock>:
 8003210:	4801      	ldr	r0, [pc, #4]	; (8003218 <__malloc_lock+0x8>)
 8003212:	f7ff bf0e 	b.w	8003032 <__retarget_lock_acquire_recursive>
 8003216:	bf00      	nop
 8003218:	2000025c 	.word	0x2000025c

0800321c <__malloc_unlock>:
 800321c:	4801      	ldr	r0, [pc, #4]	; (8003224 <__malloc_unlock+0x8>)
 800321e:	f7ff bf09 	b.w	8003034 <__retarget_lock_release_recursive>
 8003222:	bf00      	nop
 8003224:	2000025c 	.word	0x2000025c

08003228 <__sfputc_r>:
 8003228:	6893      	ldr	r3, [r2, #8]
 800322a:	3b01      	subs	r3, #1
 800322c:	2b00      	cmp	r3, #0
 800322e:	b410      	push	{r4}
 8003230:	6093      	str	r3, [r2, #8]
 8003232:	da08      	bge.n	8003246 <__sfputc_r+0x1e>
 8003234:	6994      	ldr	r4, [r2, #24]
 8003236:	42a3      	cmp	r3, r4
 8003238:	db01      	blt.n	800323e <__sfputc_r+0x16>
 800323a:	290a      	cmp	r1, #10
 800323c:	d103      	bne.n	8003246 <__sfputc_r+0x1e>
 800323e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003242:	f000 bb73 	b.w	800392c <__swbuf_r>
 8003246:	6813      	ldr	r3, [r2, #0]
 8003248:	1c58      	adds	r0, r3, #1
 800324a:	6010      	str	r0, [r2, #0]
 800324c:	7019      	strb	r1, [r3, #0]
 800324e:	4608      	mov	r0, r1
 8003250:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003254:	4770      	bx	lr

08003256 <__sfputs_r>:
 8003256:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003258:	4606      	mov	r6, r0
 800325a:	460f      	mov	r7, r1
 800325c:	4614      	mov	r4, r2
 800325e:	18d5      	adds	r5, r2, r3
 8003260:	42ac      	cmp	r4, r5
 8003262:	d101      	bne.n	8003268 <__sfputs_r+0x12>
 8003264:	2000      	movs	r0, #0
 8003266:	e007      	b.n	8003278 <__sfputs_r+0x22>
 8003268:	f814 1b01 	ldrb.w	r1, [r4], #1
 800326c:	463a      	mov	r2, r7
 800326e:	4630      	mov	r0, r6
 8003270:	f7ff ffda 	bl	8003228 <__sfputc_r>
 8003274:	1c43      	adds	r3, r0, #1
 8003276:	d1f3      	bne.n	8003260 <__sfputs_r+0xa>
 8003278:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800327c <_vfiprintf_r>:
 800327c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003280:	460d      	mov	r5, r1
 8003282:	b09d      	sub	sp, #116	; 0x74
 8003284:	4614      	mov	r4, r2
 8003286:	4698      	mov	r8, r3
 8003288:	4606      	mov	r6, r0
 800328a:	b118      	cbz	r0, 8003294 <_vfiprintf_r+0x18>
 800328c:	6a03      	ldr	r3, [r0, #32]
 800328e:	b90b      	cbnz	r3, 8003294 <_vfiprintf_r+0x18>
 8003290:	f7ff fdca 	bl	8002e28 <__sinit>
 8003294:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003296:	07d9      	lsls	r1, r3, #31
 8003298:	d405      	bmi.n	80032a6 <_vfiprintf_r+0x2a>
 800329a:	89ab      	ldrh	r3, [r5, #12]
 800329c:	059a      	lsls	r2, r3, #22
 800329e:	d402      	bmi.n	80032a6 <_vfiprintf_r+0x2a>
 80032a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80032a2:	f7ff fec6 	bl	8003032 <__retarget_lock_acquire_recursive>
 80032a6:	89ab      	ldrh	r3, [r5, #12]
 80032a8:	071b      	lsls	r3, r3, #28
 80032aa:	d501      	bpl.n	80032b0 <_vfiprintf_r+0x34>
 80032ac:	692b      	ldr	r3, [r5, #16]
 80032ae:	b99b      	cbnz	r3, 80032d8 <_vfiprintf_r+0x5c>
 80032b0:	4629      	mov	r1, r5
 80032b2:	4630      	mov	r0, r6
 80032b4:	f000 fb78 	bl	80039a8 <__swsetup_r>
 80032b8:	b170      	cbz	r0, 80032d8 <_vfiprintf_r+0x5c>
 80032ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80032bc:	07dc      	lsls	r4, r3, #31
 80032be:	d504      	bpl.n	80032ca <_vfiprintf_r+0x4e>
 80032c0:	f04f 30ff 	mov.w	r0, #4294967295
 80032c4:	b01d      	add	sp, #116	; 0x74
 80032c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032ca:	89ab      	ldrh	r3, [r5, #12]
 80032cc:	0598      	lsls	r0, r3, #22
 80032ce:	d4f7      	bmi.n	80032c0 <_vfiprintf_r+0x44>
 80032d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80032d2:	f7ff feaf 	bl	8003034 <__retarget_lock_release_recursive>
 80032d6:	e7f3      	b.n	80032c0 <_vfiprintf_r+0x44>
 80032d8:	2300      	movs	r3, #0
 80032da:	9309      	str	r3, [sp, #36]	; 0x24
 80032dc:	2320      	movs	r3, #32
 80032de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80032e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80032e6:	2330      	movs	r3, #48	; 0x30
 80032e8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800349c <_vfiprintf_r+0x220>
 80032ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80032f0:	f04f 0901 	mov.w	r9, #1
 80032f4:	4623      	mov	r3, r4
 80032f6:	469a      	mov	sl, r3
 80032f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80032fc:	b10a      	cbz	r2, 8003302 <_vfiprintf_r+0x86>
 80032fe:	2a25      	cmp	r2, #37	; 0x25
 8003300:	d1f9      	bne.n	80032f6 <_vfiprintf_r+0x7a>
 8003302:	ebba 0b04 	subs.w	fp, sl, r4
 8003306:	d00b      	beq.n	8003320 <_vfiprintf_r+0xa4>
 8003308:	465b      	mov	r3, fp
 800330a:	4622      	mov	r2, r4
 800330c:	4629      	mov	r1, r5
 800330e:	4630      	mov	r0, r6
 8003310:	f7ff ffa1 	bl	8003256 <__sfputs_r>
 8003314:	3001      	adds	r0, #1
 8003316:	f000 80a9 	beq.w	800346c <_vfiprintf_r+0x1f0>
 800331a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800331c:	445a      	add	r2, fp
 800331e:	9209      	str	r2, [sp, #36]	; 0x24
 8003320:	f89a 3000 	ldrb.w	r3, [sl]
 8003324:	2b00      	cmp	r3, #0
 8003326:	f000 80a1 	beq.w	800346c <_vfiprintf_r+0x1f0>
 800332a:	2300      	movs	r3, #0
 800332c:	f04f 32ff 	mov.w	r2, #4294967295
 8003330:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003334:	f10a 0a01 	add.w	sl, sl, #1
 8003338:	9304      	str	r3, [sp, #16]
 800333a:	9307      	str	r3, [sp, #28]
 800333c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003340:	931a      	str	r3, [sp, #104]	; 0x68
 8003342:	4654      	mov	r4, sl
 8003344:	2205      	movs	r2, #5
 8003346:	f814 1b01 	ldrb.w	r1, [r4], #1
 800334a:	4854      	ldr	r0, [pc, #336]	; (800349c <_vfiprintf_r+0x220>)
 800334c:	f7fc ff40 	bl	80001d0 <memchr>
 8003350:	9a04      	ldr	r2, [sp, #16]
 8003352:	b9d8      	cbnz	r0, 800338c <_vfiprintf_r+0x110>
 8003354:	06d1      	lsls	r1, r2, #27
 8003356:	bf44      	itt	mi
 8003358:	2320      	movmi	r3, #32
 800335a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800335e:	0713      	lsls	r3, r2, #28
 8003360:	bf44      	itt	mi
 8003362:	232b      	movmi	r3, #43	; 0x2b
 8003364:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003368:	f89a 3000 	ldrb.w	r3, [sl]
 800336c:	2b2a      	cmp	r3, #42	; 0x2a
 800336e:	d015      	beq.n	800339c <_vfiprintf_r+0x120>
 8003370:	9a07      	ldr	r2, [sp, #28]
 8003372:	4654      	mov	r4, sl
 8003374:	2000      	movs	r0, #0
 8003376:	f04f 0c0a 	mov.w	ip, #10
 800337a:	4621      	mov	r1, r4
 800337c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003380:	3b30      	subs	r3, #48	; 0x30
 8003382:	2b09      	cmp	r3, #9
 8003384:	d94d      	bls.n	8003422 <_vfiprintf_r+0x1a6>
 8003386:	b1b0      	cbz	r0, 80033b6 <_vfiprintf_r+0x13a>
 8003388:	9207      	str	r2, [sp, #28]
 800338a:	e014      	b.n	80033b6 <_vfiprintf_r+0x13a>
 800338c:	eba0 0308 	sub.w	r3, r0, r8
 8003390:	fa09 f303 	lsl.w	r3, r9, r3
 8003394:	4313      	orrs	r3, r2
 8003396:	9304      	str	r3, [sp, #16]
 8003398:	46a2      	mov	sl, r4
 800339a:	e7d2      	b.n	8003342 <_vfiprintf_r+0xc6>
 800339c:	9b03      	ldr	r3, [sp, #12]
 800339e:	1d19      	adds	r1, r3, #4
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	9103      	str	r1, [sp, #12]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	bfbb      	ittet	lt
 80033a8:	425b      	neglt	r3, r3
 80033aa:	f042 0202 	orrlt.w	r2, r2, #2
 80033ae:	9307      	strge	r3, [sp, #28]
 80033b0:	9307      	strlt	r3, [sp, #28]
 80033b2:	bfb8      	it	lt
 80033b4:	9204      	strlt	r2, [sp, #16]
 80033b6:	7823      	ldrb	r3, [r4, #0]
 80033b8:	2b2e      	cmp	r3, #46	; 0x2e
 80033ba:	d10c      	bne.n	80033d6 <_vfiprintf_r+0x15a>
 80033bc:	7863      	ldrb	r3, [r4, #1]
 80033be:	2b2a      	cmp	r3, #42	; 0x2a
 80033c0:	d134      	bne.n	800342c <_vfiprintf_r+0x1b0>
 80033c2:	9b03      	ldr	r3, [sp, #12]
 80033c4:	1d1a      	adds	r2, r3, #4
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	9203      	str	r2, [sp, #12]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	bfb8      	it	lt
 80033ce:	f04f 33ff 	movlt.w	r3, #4294967295
 80033d2:	3402      	adds	r4, #2
 80033d4:	9305      	str	r3, [sp, #20]
 80033d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80034ac <_vfiprintf_r+0x230>
 80033da:	7821      	ldrb	r1, [r4, #0]
 80033dc:	2203      	movs	r2, #3
 80033de:	4650      	mov	r0, sl
 80033e0:	f7fc fef6 	bl	80001d0 <memchr>
 80033e4:	b138      	cbz	r0, 80033f6 <_vfiprintf_r+0x17a>
 80033e6:	9b04      	ldr	r3, [sp, #16]
 80033e8:	eba0 000a 	sub.w	r0, r0, sl
 80033ec:	2240      	movs	r2, #64	; 0x40
 80033ee:	4082      	lsls	r2, r0
 80033f0:	4313      	orrs	r3, r2
 80033f2:	3401      	adds	r4, #1
 80033f4:	9304      	str	r3, [sp, #16]
 80033f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033fa:	4829      	ldr	r0, [pc, #164]	; (80034a0 <_vfiprintf_r+0x224>)
 80033fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003400:	2206      	movs	r2, #6
 8003402:	f7fc fee5 	bl	80001d0 <memchr>
 8003406:	2800      	cmp	r0, #0
 8003408:	d03f      	beq.n	800348a <_vfiprintf_r+0x20e>
 800340a:	4b26      	ldr	r3, [pc, #152]	; (80034a4 <_vfiprintf_r+0x228>)
 800340c:	bb1b      	cbnz	r3, 8003456 <_vfiprintf_r+0x1da>
 800340e:	9b03      	ldr	r3, [sp, #12]
 8003410:	3307      	adds	r3, #7
 8003412:	f023 0307 	bic.w	r3, r3, #7
 8003416:	3308      	adds	r3, #8
 8003418:	9303      	str	r3, [sp, #12]
 800341a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800341c:	443b      	add	r3, r7
 800341e:	9309      	str	r3, [sp, #36]	; 0x24
 8003420:	e768      	b.n	80032f4 <_vfiprintf_r+0x78>
 8003422:	fb0c 3202 	mla	r2, ip, r2, r3
 8003426:	460c      	mov	r4, r1
 8003428:	2001      	movs	r0, #1
 800342a:	e7a6      	b.n	800337a <_vfiprintf_r+0xfe>
 800342c:	2300      	movs	r3, #0
 800342e:	3401      	adds	r4, #1
 8003430:	9305      	str	r3, [sp, #20]
 8003432:	4619      	mov	r1, r3
 8003434:	f04f 0c0a 	mov.w	ip, #10
 8003438:	4620      	mov	r0, r4
 800343a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800343e:	3a30      	subs	r2, #48	; 0x30
 8003440:	2a09      	cmp	r2, #9
 8003442:	d903      	bls.n	800344c <_vfiprintf_r+0x1d0>
 8003444:	2b00      	cmp	r3, #0
 8003446:	d0c6      	beq.n	80033d6 <_vfiprintf_r+0x15a>
 8003448:	9105      	str	r1, [sp, #20]
 800344a:	e7c4      	b.n	80033d6 <_vfiprintf_r+0x15a>
 800344c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003450:	4604      	mov	r4, r0
 8003452:	2301      	movs	r3, #1
 8003454:	e7f0      	b.n	8003438 <_vfiprintf_r+0x1bc>
 8003456:	ab03      	add	r3, sp, #12
 8003458:	9300      	str	r3, [sp, #0]
 800345a:	462a      	mov	r2, r5
 800345c:	4b12      	ldr	r3, [pc, #72]	; (80034a8 <_vfiprintf_r+0x22c>)
 800345e:	a904      	add	r1, sp, #16
 8003460:	4630      	mov	r0, r6
 8003462:	f3af 8000 	nop.w
 8003466:	4607      	mov	r7, r0
 8003468:	1c78      	adds	r0, r7, #1
 800346a:	d1d6      	bne.n	800341a <_vfiprintf_r+0x19e>
 800346c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800346e:	07d9      	lsls	r1, r3, #31
 8003470:	d405      	bmi.n	800347e <_vfiprintf_r+0x202>
 8003472:	89ab      	ldrh	r3, [r5, #12]
 8003474:	059a      	lsls	r2, r3, #22
 8003476:	d402      	bmi.n	800347e <_vfiprintf_r+0x202>
 8003478:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800347a:	f7ff fddb 	bl	8003034 <__retarget_lock_release_recursive>
 800347e:	89ab      	ldrh	r3, [r5, #12]
 8003480:	065b      	lsls	r3, r3, #25
 8003482:	f53f af1d 	bmi.w	80032c0 <_vfiprintf_r+0x44>
 8003486:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003488:	e71c      	b.n	80032c4 <_vfiprintf_r+0x48>
 800348a:	ab03      	add	r3, sp, #12
 800348c:	9300      	str	r3, [sp, #0]
 800348e:	462a      	mov	r2, r5
 8003490:	4b05      	ldr	r3, [pc, #20]	; (80034a8 <_vfiprintf_r+0x22c>)
 8003492:	a904      	add	r1, sp, #16
 8003494:	4630      	mov	r0, r6
 8003496:	f000 f879 	bl	800358c <_printf_i>
 800349a:	e7e4      	b.n	8003466 <_vfiprintf_r+0x1ea>
 800349c:	08003be0 	.word	0x08003be0
 80034a0:	08003bea 	.word	0x08003bea
 80034a4:	00000000 	.word	0x00000000
 80034a8:	08003257 	.word	0x08003257
 80034ac:	08003be6 	.word	0x08003be6

080034b0 <_printf_common>:
 80034b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034b4:	4616      	mov	r6, r2
 80034b6:	4699      	mov	r9, r3
 80034b8:	688a      	ldr	r2, [r1, #8]
 80034ba:	690b      	ldr	r3, [r1, #16]
 80034bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80034c0:	4293      	cmp	r3, r2
 80034c2:	bfb8      	it	lt
 80034c4:	4613      	movlt	r3, r2
 80034c6:	6033      	str	r3, [r6, #0]
 80034c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80034cc:	4607      	mov	r7, r0
 80034ce:	460c      	mov	r4, r1
 80034d0:	b10a      	cbz	r2, 80034d6 <_printf_common+0x26>
 80034d2:	3301      	adds	r3, #1
 80034d4:	6033      	str	r3, [r6, #0]
 80034d6:	6823      	ldr	r3, [r4, #0]
 80034d8:	0699      	lsls	r1, r3, #26
 80034da:	bf42      	ittt	mi
 80034dc:	6833      	ldrmi	r3, [r6, #0]
 80034de:	3302      	addmi	r3, #2
 80034e0:	6033      	strmi	r3, [r6, #0]
 80034e2:	6825      	ldr	r5, [r4, #0]
 80034e4:	f015 0506 	ands.w	r5, r5, #6
 80034e8:	d106      	bne.n	80034f8 <_printf_common+0x48>
 80034ea:	f104 0a19 	add.w	sl, r4, #25
 80034ee:	68e3      	ldr	r3, [r4, #12]
 80034f0:	6832      	ldr	r2, [r6, #0]
 80034f2:	1a9b      	subs	r3, r3, r2
 80034f4:	42ab      	cmp	r3, r5
 80034f6:	dc26      	bgt.n	8003546 <_printf_common+0x96>
 80034f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80034fc:	1e13      	subs	r3, r2, #0
 80034fe:	6822      	ldr	r2, [r4, #0]
 8003500:	bf18      	it	ne
 8003502:	2301      	movne	r3, #1
 8003504:	0692      	lsls	r2, r2, #26
 8003506:	d42b      	bmi.n	8003560 <_printf_common+0xb0>
 8003508:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800350c:	4649      	mov	r1, r9
 800350e:	4638      	mov	r0, r7
 8003510:	47c0      	blx	r8
 8003512:	3001      	adds	r0, #1
 8003514:	d01e      	beq.n	8003554 <_printf_common+0xa4>
 8003516:	6823      	ldr	r3, [r4, #0]
 8003518:	6922      	ldr	r2, [r4, #16]
 800351a:	f003 0306 	and.w	r3, r3, #6
 800351e:	2b04      	cmp	r3, #4
 8003520:	bf02      	ittt	eq
 8003522:	68e5      	ldreq	r5, [r4, #12]
 8003524:	6833      	ldreq	r3, [r6, #0]
 8003526:	1aed      	subeq	r5, r5, r3
 8003528:	68a3      	ldr	r3, [r4, #8]
 800352a:	bf0c      	ite	eq
 800352c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003530:	2500      	movne	r5, #0
 8003532:	4293      	cmp	r3, r2
 8003534:	bfc4      	itt	gt
 8003536:	1a9b      	subgt	r3, r3, r2
 8003538:	18ed      	addgt	r5, r5, r3
 800353a:	2600      	movs	r6, #0
 800353c:	341a      	adds	r4, #26
 800353e:	42b5      	cmp	r5, r6
 8003540:	d11a      	bne.n	8003578 <_printf_common+0xc8>
 8003542:	2000      	movs	r0, #0
 8003544:	e008      	b.n	8003558 <_printf_common+0xa8>
 8003546:	2301      	movs	r3, #1
 8003548:	4652      	mov	r2, sl
 800354a:	4649      	mov	r1, r9
 800354c:	4638      	mov	r0, r7
 800354e:	47c0      	blx	r8
 8003550:	3001      	adds	r0, #1
 8003552:	d103      	bne.n	800355c <_printf_common+0xac>
 8003554:	f04f 30ff 	mov.w	r0, #4294967295
 8003558:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800355c:	3501      	adds	r5, #1
 800355e:	e7c6      	b.n	80034ee <_printf_common+0x3e>
 8003560:	18e1      	adds	r1, r4, r3
 8003562:	1c5a      	adds	r2, r3, #1
 8003564:	2030      	movs	r0, #48	; 0x30
 8003566:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800356a:	4422      	add	r2, r4
 800356c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003570:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003574:	3302      	adds	r3, #2
 8003576:	e7c7      	b.n	8003508 <_printf_common+0x58>
 8003578:	2301      	movs	r3, #1
 800357a:	4622      	mov	r2, r4
 800357c:	4649      	mov	r1, r9
 800357e:	4638      	mov	r0, r7
 8003580:	47c0      	blx	r8
 8003582:	3001      	adds	r0, #1
 8003584:	d0e6      	beq.n	8003554 <_printf_common+0xa4>
 8003586:	3601      	adds	r6, #1
 8003588:	e7d9      	b.n	800353e <_printf_common+0x8e>
	...

0800358c <_printf_i>:
 800358c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003590:	7e0f      	ldrb	r7, [r1, #24]
 8003592:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003594:	2f78      	cmp	r7, #120	; 0x78
 8003596:	4691      	mov	r9, r2
 8003598:	4680      	mov	r8, r0
 800359a:	460c      	mov	r4, r1
 800359c:	469a      	mov	sl, r3
 800359e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80035a2:	d807      	bhi.n	80035b4 <_printf_i+0x28>
 80035a4:	2f62      	cmp	r7, #98	; 0x62
 80035a6:	d80a      	bhi.n	80035be <_printf_i+0x32>
 80035a8:	2f00      	cmp	r7, #0
 80035aa:	f000 80d4 	beq.w	8003756 <_printf_i+0x1ca>
 80035ae:	2f58      	cmp	r7, #88	; 0x58
 80035b0:	f000 80c0 	beq.w	8003734 <_printf_i+0x1a8>
 80035b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80035b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80035bc:	e03a      	b.n	8003634 <_printf_i+0xa8>
 80035be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80035c2:	2b15      	cmp	r3, #21
 80035c4:	d8f6      	bhi.n	80035b4 <_printf_i+0x28>
 80035c6:	a101      	add	r1, pc, #4	; (adr r1, 80035cc <_printf_i+0x40>)
 80035c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80035cc:	08003625 	.word	0x08003625
 80035d0:	08003639 	.word	0x08003639
 80035d4:	080035b5 	.word	0x080035b5
 80035d8:	080035b5 	.word	0x080035b5
 80035dc:	080035b5 	.word	0x080035b5
 80035e0:	080035b5 	.word	0x080035b5
 80035e4:	08003639 	.word	0x08003639
 80035e8:	080035b5 	.word	0x080035b5
 80035ec:	080035b5 	.word	0x080035b5
 80035f0:	080035b5 	.word	0x080035b5
 80035f4:	080035b5 	.word	0x080035b5
 80035f8:	0800373d 	.word	0x0800373d
 80035fc:	08003665 	.word	0x08003665
 8003600:	080036f7 	.word	0x080036f7
 8003604:	080035b5 	.word	0x080035b5
 8003608:	080035b5 	.word	0x080035b5
 800360c:	0800375f 	.word	0x0800375f
 8003610:	080035b5 	.word	0x080035b5
 8003614:	08003665 	.word	0x08003665
 8003618:	080035b5 	.word	0x080035b5
 800361c:	080035b5 	.word	0x080035b5
 8003620:	080036ff 	.word	0x080036ff
 8003624:	682b      	ldr	r3, [r5, #0]
 8003626:	1d1a      	adds	r2, r3, #4
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	602a      	str	r2, [r5, #0]
 800362c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003630:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003634:	2301      	movs	r3, #1
 8003636:	e09f      	b.n	8003778 <_printf_i+0x1ec>
 8003638:	6820      	ldr	r0, [r4, #0]
 800363a:	682b      	ldr	r3, [r5, #0]
 800363c:	0607      	lsls	r7, r0, #24
 800363e:	f103 0104 	add.w	r1, r3, #4
 8003642:	6029      	str	r1, [r5, #0]
 8003644:	d501      	bpl.n	800364a <_printf_i+0xbe>
 8003646:	681e      	ldr	r6, [r3, #0]
 8003648:	e003      	b.n	8003652 <_printf_i+0xc6>
 800364a:	0646      	lsls	r6, r0, #25
 800364c:	d5fb      	bpl.n	8003646 <_printf_i+0xba>
 800364e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003652:	2e00      	cmp	r6, #0
 8003654:	da03      	bge.n	800365e <_printf_i+0xd2>
 8003656:	232d      	movs	r3, #45	; 0x2d
 8003658:	4276      	negs	r6, r6
 800365a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800365e:	485a      	ldr	r0, [pc, #360]	; (80037c8 <_printf_i+0x23c>)
 8003660:	230a      	movs	r3, #10
 8003662:	e012      	b.n	800368a <_printf_i+0xfe>
 8003664:	682b      	ldr	r3, [r5, #0]
 8003666:	6820      	ldr	r0, [r4, #0]
 8003668:	1d19      	adds	r1, r3, #4
 800366a:	6029      	str	r1, [r5, #0]
 800366c:	0605      	lsls	r5, r0, #24
 800366e:	d501      	bpl.n	8003674 <_printf_i+0xe8>
 8003670:	681e      	ldr	r6, [r3, #0]
 8003672:	e002      	b.n	800367a <_printf_i+0xee>
 8003674:	0641      	lsls	r1, r0, #25
 8003676:	d5fb      	bpl.n	8003670 <_printf_i+0xe4>
 8003678:	881e      	ldrh	r6, [r3, #0]
 800367a:	4853      	ldr	r0, [pc, #332]	; (80037c8 <_printf_i+0x23c>)
 800367c:	2f6f      	cmp	r7, #111	; 0x6f
 800367e:	bf0c      	ite	eq
 8003680:	2308      	moveq	r3, #8
 8003682:	230a      	movne	r3, #10
 8003684:	2100      	movs	r1, #0
 8003686:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800368a:	6865      	ldr	r5, [r4, #4]
 800368c:	60a5      	str	r5, [r4, #8]
 800368e:	2d00      	cmp	r5, #0
 8003690:	bfa2      	ittt	ge
 8003692:	6821      	ldrge	r1, [r4, #0]
 8003694:	f021 0104 	bicge.w	r1, r1, #4
 8003698:	6021      	strge	r1, [r4, #0]
 800369a:	b90e      	cbnz	r6, 80036a0 <_printf_i+0x114>
 800369c:	2d00      	cmp	r5, #0
 800369e:	d04b      	beq.n	8003738 <_printf_i+0x1ac>
 80036a0:	4615      	mov	r5, r2
 80036a2:	fbb6 f1f3 	udiv	r1, r6, r3
 80036a6:	fb03 6711 	mls	r7, r3, r1, r6
 80036aa:	5dc7      	ldrb	r7, [r0, r7]
 80036ac:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80036b0:	4637      	mov	r7, r6
 80036b2:	42bb      	cmp	r3, r7
 80036b4:	460e      	mov	r6, r1
 80036b6:	d9f4      	bls.n	80036a2 <_printf_i+0x116>
 80036b8:	2b08      	cmp	r3, #8
 80036ba:	d10b      	bne.n	80036d4 <_printf_i+0x148>
 80036bc:	6823      	ldr	r3, [r4, #0]
 80036be:	07de      	lsls	r6, r3, #31
 80036c0:	d508      	bpl.n	80036d4 <_printf_i+0x148>
 80036c2:	6923      	ldr	r3, [r4, #16]
 80036c4:	6861      	ldr	r1, [r4, #4]
 80036c6:	4299      	cmp	r1, r3
 80036c8:	bfde      	ittt	le
 80036ca:	2330      	movle	r3, #48	; 0x30
 80036cc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80036d0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80036d4:	1b52      	subs	r2, r2, r5
 80036d6:	6122      	str	r2, [r4, #16]
 80036d8:	f8cd a000 	str.w	sl, [sp]
 80036dc:	464b      	mov	r3, r9
 80036de:	aa03      	add	r2, sp, #12
 80036e0:	4621      	mov	r1, r4
 80036e2:	4640      	mov	r0, r8
 80036e4:	f7ff fee4 	bl	80034b0 <_printf_common>
 80036e8:	3001      	adds	r0, #1
 80036ea:	d14a      	bne.n	8003782 <_printf_i+0x1f6>
 80036ec:	f04f 30ff 	mov.w	r0, #4294967295
 80036f0:	b004      	add	sp, #16
 80036f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036f6:	6823      	ldr	r3, [r4, #0]
 80036f8:	f043 0320 	orr.w	r3, r3, #32
 80036fc:	6023      	str	r3, [r4, #0]
 80036fe:	4833      	ldr	r0, [pc, #204]	; (80037cc <_printf_i+0x240>)
 8003700:	2778      	movs	r7, #120	; 0x78
 8003702:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003706:	6823      	ldr	r3, [r4, #0]
 8003708:	6829      	ldr	r1, [r5, #0]
 800370a:	061f      	lsls	r7, r3, #24
 800370c:	f851 6b04 	ldr.w	r6, [r1], #4
 8003710:	d402      	bmi.n	8003718 <_printf_i+0x18c>
 8003712:	065f      	lsls	r7, r3, #25
 8003714:	bf48      	it	mi
 8003716:	b2b6      	uxthmi	r6, r6
 8003718:	07df      	lsls	r7, r3, #31
 800371a:	bf48      	it	mi
 800371c:	f043 0320 	orrmi.w	r3, r3, #32
 8003720:	6029      	str	r1, [r5, #0]
 8003722:	bf48      	it	mi
 8003724:	6023      	strmi	r3, [r4, #0]
 8003726:	b91e      	cbnz	r6, 8003730 <_printf_i+0x1a4>
 8003728:	6823      	ldr	r3, [r4, #0]
 800372a:	f023 0320 	bic.w	r3, r3, #32
 800372e:	6023      	str	r3, [r4, #0]
 8003730:	2310      	movs	r3, #16
 8003732:	e7a7      	b.n	8003684 <_printf_i+0xf8>
 8003734:	4824      	ldr	r0, [pc, #144]	; (80037c8 <_printf_i+0x23c>)
 8003736:	e7e4      	b.n	8003702 <_printf_i+0x176>
 8003738:	4615      	mov	r5, r2
 800373a:	e7bd      	b.n	80036b8 <_printf_i+0x12c>
 800373c:	682b      	ldr	r3, [r5, #0]
 800373e:	6826      	ldr	r6, [r4, #0]
 8003740:	6961      	ldr	r1, [r4, #20]
 8003742:	1d18      	adds	r0, r3, #4
 8003744:	6028      	str	r0, [r5, #0]
 8003746:	0635      	lsls	r5, r6, #24
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	d501      	bpl.n	8003750 <_printf_i+0x1c4>
 800374c:	6019      	str	r1, [r3, #0]
 800374e:	e002      	b.n	8003756 <_printf_i+0x1ca>
 8003750:	0670      	lsls	r0, r6, #25
 8003752:	d5fb      	bpl.n	800374c <_printf_i+0x1c0>
 8003754:	8019      	strh	r1, [r3, #0]
 8003756:	2300      	movs	r3, #0
 8003758:	6123      	str	r3, [r4, #16]
 800375a:	4615      	mov	r5, r2
 800375c:	e7bc      	b.n	80036d8 <_printf_i+0x14c>
 800375e:	682b      	ldr	r3, [r5, #0]
 8003760:	1d1a      	adds	r2, r3, #4
 8003762:	602a      	str	r2, [r5, #0]
 8003764:	681d      	ldr	r5, [r3, #0]
 8003766:	6862      	ldr	r2, [r4, #4]
 8003768:	2100      	movs	r1, #0
 800376a:	4628      	mov	r0, r5
 800376c:	f7fc fd30 	bl	80001d0 <memchr>
 8003770:	b108      	cbz	r0, 8003776 <_printf_i+0x1ea>
 8003772:	1b40      	subs	r0, r0, r5
 8003774:	6060      	str	r0, [r4, #4]
 8003776:	6863      	ldr	r3, [r4, #4]
 8003778:	6123      	str	r3, [r4, #16]
 800377a:	2300      	movs	r3, #0
 800377c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003780:	e7aa      	b.n	80036d8 <_printf_i+0x14c>
 8003782:	6923      	ldr	r3, [r4, #16]
 8003784:	462a      	mov	r2, r5
 8003786:	4649      	mov	r1, r9
 8003788:	4640      	mov	r0, r8
 800378a:	47d0      	blx	sl
 800378c:	3001      	adds	r0, #1
 800378e:	d0ad      	beq.n	80036ec <_printf_i+0x160>
 8003790:	6823      	ldr	r3, [r4, #0]
 8003792:	079b      	lsls	r3, r3, #30
 8003794:	d413      	bmi.n	80037be <_printf_i+0x232>
 8003796:	68e0      	ldr	r0, [r4, #12]
 8003798:	9b03      	ldr	r3, [sp, #12]
 800379a:	4298      	cmp	r0, r3
 800379c:	bfb8      	it	lt
 800379e:	4618      	movlt	r0, r3
 80037a0:	e7a6      	b.n	80036f0 <_printf_i+0x164>
 80037a2:	2301      	movs	r3, #1
 80037a4:	4632      	mov	r2, r6
 80037a6:	4649      	mov	r1, r9
 80037a8:	4640      	mov	r0, r8
 80037aa:	47d0      	blx	sl
 80037ac:	3001      	adds	r0, #1
 80037ae:	d09d      	beq.n	80036ec <_printf_i+0x160>
 80037b0:	3501      	adds	r5, #1
 80037b2:	68e3      	ldr	r3, [r4, #12]
 80037b4:	9903      	ldr	r1, [sp, #12]
 80037b6:	1a5b      	subs	r3, r3, r1
 80037b8:	42ab      	cmp	r3, r5
 80037ba:	dcf2      	bgt.n	80037a2 <_printf_i+0x216>
 80037bc:	e7eb      	b.n	8003796 <_printf_i+0x20a>
 80037be:	2500      	movs	r5, #0
 80037c0:	f104 0619 	add.w	r6, r4, #25
 80037c4:	e7f5      	b.n	80037b2 <_printf_i+0x226>
 80037c6:	bf00      	nop
 80037c8:	08003bf1 	.word	0x08003bf1
 80037cc:	08003c02 	.word	0x08003c02

080037d0 <__sflush_r>:
 80037d0:	898a      	ldrh	r2, [r1, #12]
 80037d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037d6:	4605      	mov	r5, r0
 80037d8:	0710      	lsls	r0, r2, #28
 80037da:	460c      	mov	r4, r1
 80037dc:	d458      	bmi.n	8003890 <__sflush_r+0xc0>
 80037de:	684b      	ldr	r3, [r1, #4]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	dc05      	bgt.n	80037f0 <__sflush_r+0x20>
 80037e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	dc02      	bgt.n	80037f0 <__sflush_r+0x20>
 80037ea:	2000      	movs	r0, #0
 80037ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80037f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80037f2:	2e00      	cmp	r6, #0
 80037f4:	d0f9      	beq.n	80037ea <__sflush_r+0x1a>
 80037f6:	2300      	movs	r3, #0
 80037f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80037fc:	682f      	ldr	r7, [r5, #0]
 80037fe:	6a21      	ldr	r1, [r4, #32]
 8003800:	602b      	str	r3, [r5, #0]
 8003802:	d032      	beq.n	800386a <__sflush_r+0x9a>
 8003804:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003806:	89a3      	ldrh	r3, [r4, #12]
 8003808:	075a      	lsls	r2, r3, #29
 800380a:	d505      	bpl.n	8003818 <__sflush_r+0x48>
 800380c:	6863      	ldr	r3, [r4, #4]
 800380e:	1ac0      	subs	r0, r0, r3
 8003810:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003812:	b10b      	cbz	r3, 8003818 <__sflush_r+0x48>
 8003814:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003816:	1ac0      	subs	r0, r0, r3
 8003818:	2300      	movs	r3, #0
 800381a:	4602      	mov	r2, r0
 800381c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800381e:	6a21      	ldr	r1, [r4, #32]
 8003820:	4628      	mov	r0, r5
 8003822:	47b0      	blx	r6
 8003824:	1c43      	adds	r3, r0, #1
 8003826:	89a3      	ldrh	r3, [r4, #12]
 8003828:	d106      	bne.n	8003838 <__sflush_r+0x68>
 800382a:	6829      	ldr	r1, [r5, #0]
 800382c:	291d      	cmp	r1, #29
 800382e:	d82b      	bhi.n	8003888 <__sflush_r+0xb8>
 8003830:	4a29      	ldr	r2, [pc, #164]	; (80038d8 <__sflush_r+0x108>)
 8003832:	410a      	asrs	r2, r1
 8003834:	07d6      	lsls	r6, r2, #31
 8003836:	d427      	bmi.n	8003888 <__sflush_r+0xb8>
 8003838:	2200      	movs	r2, #0
 800383a:	6062      	str	r2, [r4, #4]
 800383c:	04d9      	lsls	r1, r3, #19
 800383e:	6922      	ldr	r2, [r4, #16]
 8003840:	6022      	str	r2, [r4, #0]
 8003842:	d504      	bpl.n	800384e <__sflush_r+0x7e>
 8003844:	1c42      	adds	r2, r0, #1
 8003846:	d101      	bne.n	800384c <__sflush_r+0x7c>
 8003848:	682b      	ldr	r3, [r5, #0]
 800384a:	b903      	cbnz	r3, 800384e <__sflush_r+0x7e>
 800384c:	6560      	str	r0, [r4, #84]	; 0x54
 800384e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003850:	602f      	str	r7, [r5, #0]
 8003852:	2900      	cmp	r1, #0
 8003854:	d0c9      	beq.n	80037ea <__sflush_r+0x1a>
 8003856:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800385a:	4299      	cmp	r1, r3
 800385c:	d002      	beq.n	8003864 <__sflush_r+0x94>
 800385e:	4628      	mov	r0, r5
 8003860:	f7ff fbea 	bl	8003038 <_free_r>
 8003864:	2000      	movs	r0, #0
 8003866:	6360      	str	r0, [r4, #52]	; 0x34
 8003868:	e7c0      	b.n	80037ec <__sflush_r+0x1c>
 800386a:	2301      	movs	r3, #1
 800386c:	4628      	mov	r0, r5
 800386e:	47b0      	blx	r6
 8003870:	1c41      	adds	r1, r0, #1
 8003872:	d1c8      	bne.n	8003806 <__sflush_r+0x36>
 8003874:	682b      	ldr	r3, [r5, #0]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d0c5      	beq.n	8003806 <__sflush_r+0x36>
 800387a:	2b1d      	cmp	r3, #29
 800387c:	d001      	beq.n	8003882 <__sflush_r+0xb2>
 800387e:	2b16      	cmp	r3, #22
 8003880:	d101      	bne.n	8003886 <__sflush_r+0xb6>
 8003882:	602f      	str	r7, [r5, #0]
 8003884:	e7b1      	b.n	80037ea <__sflush_r+0x1a>
 8003886:	89a3      	ldrh	r3, [r4, #12]
 8003888:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800388c:	81a3      	strh	r3, [r4, #12]
 800388e:	e7ad      	b.n	80037ec <__sflush_r+0x1c>
 8003890:	690f      	ldr	r7, [r1, #16]
 8003892:	2f00      	cmp	r7, #0
 8003894:	d0a9      	beq.n	80037ea <__sflush_r+0x1a>
 8003896:	0793      	lsls	r3, r2, #30
 8003898:	680e      	ldr	r6, [r1, #0]
 800389a:	bf08      	it	eq
 800389c:	694b      	ldreq	r3, [r1, #20]
 800389e:	600f      	str	r7, [r1, #0]
 80038a0:	bf18      	it	ne
 80038a2:	2300      	movne	r3, #0
 80038a4:	eba6 0807 	sub.w	r8, r6, r7
 80038a8:	608b      	str	r3, [r1, #8]
 80038aa:	f1b8 0f00 	cmp.w	r8, #0
 80038ae:	dd9c      	ble.n	80037ea <__sflush_r+0x1a>
 80038b0:	6a21      	ldr	r1, [r4, #32]
 80038b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80038b4:	4643      	mov	r3, r8
 80038b6:	463a      	mov	r2, r7
 80038b8:	4628      	mov	r0, r5
 80038ba:	47b0      	blx	r6
 80038bc:	2800      	cmp	r0, #0
 80038be:	dc06      	bgt.n	80038ce <__sflush_r+0xfe>
 80038c0:	89a3      	ldrh	r3, [r4, #12]
 80038c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038c6:	81a3      	strh	r3, [r4, #12]
 80038c8:	f04f 30ff 	mov.w	r0, #4294967295
 80038cc:	e78e      	b.n	80037ec <__sflush_r+0x1c>
 80038ce:	4407      	add	r7, r0
 80038d0:	eba8 0800 	sub.w	r8, r8, r0
 80038d4:	e7e9      	b.n	80038aa <__sflush_r+0xda>
 80038d6:	bf00      	nop
 80038d8:	dfbffffe 	.word	0xdfbffffe

080038dc <_fflush_r>:
 80038dc:	b538      	push	{r3, r4, r5, lr}
 80038de:	690b      	ldr	r3, [r1, #16]
 80038e0:	4605      	mov	r5, r0
 80038e2:	460c      	mov	r4, r1
 80038e4:	b913      	cbnz	r3, 80038ec <_fflush_r+0x10>
 80038e6:	2500      	movs	r5, #0
 80038e8:	4628      	mov	r0, r5
 80038ea:	bd38      	pop	{r3, r4, r5, pc}
 80038ec:	b118      	cbz	r0, 80038f6 <_fflush_r+0x1a>
 80038ee:	6a03      	ldr	r3, [r0, #32]
 80038f0:	b90b      	cbnz	r3, 80038f6 <_fflush_r+0x1a>
 80038f2:	f7ff fa99 	bl	8002e28 <__sinit>
 80038f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d0f3      	beq.n	80038e6 <_fflush_r+0xa>
 80038fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003900:	07d0      	lsls	r0, r2, #31
 8003902:	d404      	bmi.n	800390e <_fflush_r+0x32>
 8003904:	0599      	lsls	r1, r3, #22
 8003906:	d402      	bmi.n	800390e <_fflush_r+0x32>
 8003908:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800390a:	f7ff fb92 	bl	8003032 <__retarget_lock_acquire_recursive>
 800390e:	4628      	mov	r0, r5
 8003910:	4621      	mov	r1, r4
 8003912:	f7ff ff5d 	bl	80037d0 <__sflush_r>
 8003916:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003918:	07da      	lsls	r2, r3, #31
 800391a:	4605      	mov	r5, r0
 800391c:	d4e4      	bmi.n	80038e8 <_fflush_r+0xc>
 800391e:	89a3      	ldrh	r3, [r4, #12]
 8003920:	059b      	lsls	r3, r3, #22
 8003922:	d4e1      	bmi.n	80038e8 <_fflush_r+0xc>
 8003924:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003926:	f7ff fb85 	bl	8003034 <__retarget_lock_release_recursive>
 800392a:	e7dd      	b.n	80038e8 <_fflush_r+0xc>

0800392c <__swbuf_r>:
 800392c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800392e:	460e      	mov	r6, r1
 8003930:	4614      	mov	r4, r2
 8003932:	4605      	mov	r5, r0
 8003934:	b118      	cbz	r0, 800393e <__swbuf_r+0x12>
 8003936:	6a03      	ldr	r3, [r0, #32]
 8003938:	b90b      	cbnz	r3, 800393e <__swbuf_r+0x12>
 800393a:	f7ff fa75 	bl	8002e28 <__sinit>
 800393e:	69a3      	ldr	r3, [r4, #24]
 8003940:	60a3      	str	r3, [r4, #8]
 8003942:	89a3      	ldrh	r3, [r4, #12]
 8003944:	071a      	lsls	r2, r3, #28
 8003946:	d525      	bpl.n	8003994 <__swbuf_r+0x68>
 8003948:	6923      	ldr	r3, [r4, #16]
 800394a:	b31b      	cbz	r3, 8003994 <__swbuf_r+0x68>
 800394c:	6823      	ldr	r3, [r4, #0]
 800394e:	6922      	ldr	r2, [r4, #16]
 8003950:	1a98      	subs	r0, r3, r2
 8003952:	6963      	ldr	r3, [r4, #20]
 8003954:	b2f6      	uxtb	r6, r6
 8003956:	4283      	cmp	r3, r0
 8003958:	4637      	mov	r7, r6
 800395a:	dc04      	bgt.n	8003966 <__swbuf_r+0x3a>
 800395c:	4621      	mov	r1, r4
 800395e:	4628      	mov	r0, r5
 8003960:	f7ff ffbc 	bl	80038dc <_fflush_r>
 8003964:	b9e0      	cbnz	r0, 80039a0 <__swbuf_r+0x74>
 8003966:	68a3      	ldr	r3, [r4, #8]
 8003968:	3b01      	subs	r3, #1
 800396a:	60a3      	str	r3, [r4, #8]
 800396c:	6823      	ldr	r3, [r4, #0]
 800396e:	1c5a      	adds	r2, r3, #1
 8003970:	6022      	str	r2, [r4, #0]
 8003972:	701e      	strb	r6, [r3, #0]
 8003974:	6962      	ldr	r2, [r4, #20]
 8003976:	1c43      	adds	r3, r0, #1
 8003978:	429a      	cmp	r2, r3
 800397a:	d004      	beq.n	8003986 <__swbuf_r+0x5a>
 800397c:	89a3      	ldrh	r3, [r4, #12]
 800397e:	07db      	lsls	r3, r3, #31
 8003980:	d506      	bpl.n	8003990 <__swbuf_r+0x64>
 8003982:	2e0a      	cmp	r6, #10
 8003984:	d104      	bne.n	8003990 <__swbuf_r+0x64>
 8003986:	4621      	mov	r1, r4
 8003988:	4628      	mov	r0, r5
 800398a:	f7ff ffa7 	bl	80038dc <_fflush_r>
 800398e:	b938      	cbnz	r0, 80039a0 <__swbuf_r+0x74>
 8003990:	4638      	mov	r0, r7
 8003992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003994:	4621      	mov	r1, r4
 8003996:	4628      	mov	r0, r5
 8003998:	f000 f806 	bl	80039a8 <__swsetup_r>
 800399c:	2800      	cmp	r0, #0
 800399e:	d0d5      	beq.n	800394c <__swbuf_r+0x20>
 80039a0:	f04f 37ff 	mov.w	r7, #4294967295
 80039a4:	e7f4      	b.n	8003990 <__swbuf_r+0x64>
	...

080039a8 <__swsetup_r>:
 80039a8:	b538      	push	{r3, r4, r5, lr}
 80039aa:	4b2a      	ldr	r3, [pc, #168]	; (8003a54 <__swsetup_r+0xac>)
 80039ac:	4605      	mov	r5, r0
 80039ae:	6818      	ldr	r0, [r3, #0]
 80039b0:	460c      	mov	r4, r1
 80039b2:	b118      	cbz	r0, 80039bc <__swsetup_r+0x14>
 80039b4:	6a03      	ldr	r3, [r0, #32]
 80039b6:	b90b      	cbnz	r3, 80039bc <__swsetup_r+0x14>
 80039b8:	f7ff fa36 	bl	8002e28 <__sinit>
 80039bc:	89a3      	ldrh	r3, [r4, #12]
 80039be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80039c2:	0718      	lsls	r0, r3, #28
 80039c4:	d422      	bmi.n	8003a0c <__swsetup_r+0x64>
 80039c6:	06d9      	lsls	r1, r3, #27
 80039c8:	d407      	bmi.n	80039da <__swsetup_r+0x32>
 80039ca:	2309      	movs	r3, #9
 80039cc:	602b      	str	r3, [r5, #0]
 80039ce:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80039d2:	81a3      	strh	r3, [r4, #12]
 80039d4:	f04f 30ff 	mov.w	r0, #4294967295
 80039d8:	e034      	b.n	8003a44 <__swsetup_r+0x9c>
 80039da:	0758      	lsls	r0, r3, #29
 80039dc:	d512      	bpl.n	8003a04 <__swsetup_r+0x5c>
 80039de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80039e0:	b141      	cbz	r1, 80039f4 <__swsetup_r+0x4c>
 80039e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80039e6:	4299      	cmp	r1, r3
 80039e8:	d002      	beq.n	80039f0 <__swsetup_r+0x48>
 80039ea:	4628      	mov	r0, r5
 80039ec:	f7ff fb24 	bl	8003038 <_free_r>
 80039f0:	2300      	movs	r3, #0
 80039f2:	6363      	str	r3, [r4, #52]	; 0x34
 80039f4:	89a3      	ldrh	r3, [r4, #12]
 80039f6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80039fa:	81a3      	strh	r3, [r4, #12]
 80039fc:	2300      	movs	r3, #0
 80039fe:	6063      	str	r3, [r4, #4]
 8003a00:	6923      	ldr	r3, [r4, #16]
 8003a02:	6023      	str	r3, [r4, #0]
 8003a04:	89a3      	ldrh	r3, [r4, #12]
 8003a06:	f043 0308 	orr.w	r3, r3, #8
 8003a0a:	81a3      	strh	r3, [r4, #12]
 8003a0c:	6923      	ldr	r3, [r4, #16]
 8003a0e:	b94b      	cbnz	r3, 8003a24 <__swsetup_r+0x7c>
 8003a10:	89a3      	ldrh	r3, [r4, #12]
 8003a12:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003a16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a1a:	d003      	beq.n	8003a24 <__swsetup_r+0x7c>
 8003a1c:	4621      	mov	r1, r4
 8003a1e:	4628      	mov	r0, r5
 8003a20:	f000 f850 	bl	8003ac4 <__smakebuf_r>
 8003a24:	89a0      	ldrh	r0, [r4, #12]
 8003a26:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003a2a:	f010 0301 	ands.w	r3, r0, #1
 8003a2e:	d00a      	beq.n	8003a46 <__swsetup_r+0x9e>
 8003a30:	2300      	movs	r3, #0
 8003a32:	60a3      	str	r3, [r4, #8]
 8003a34:	6963      	ldr	r3, [r4, #20]
 8003a36:	425b      	negs	r3, r3
 8003a38:	61a3      	str	r3, [r4, #24]
 8003a3a:	6923      	ldr	r3, [r4, #16]
 8003a3c:	b943      	cbnz	r3, 8003a50 <__swsetup_r+0xa8>
 8003a3e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003a42:	d1c4      	bne.n	80039ce <__swsetup_r+0x26>
 8003a44:	bd38      	pop	{r3, r4, r5, pc}
 8003a46:	0781      	lsls	r1, r0, #30
 8003a48:	bf58      	it	pl
 8003a4a:	6963      	ldrpl	r3, [r4, #20]
 8003a4c:	60a3      	str	r3, [r4, #8]
 8003a4e:	e7f4      	b.n	8003a3a <__swsetup_r+0x92>
 8003a50:	2000      	movs	r0, #0
 8003a52:	e7f7      	b.n	8003a44 <__swsetup_r+0x9c>
 8003a54:	20000064 	.word	0x20000064

08003a58 <_sbrk_r>:
 8003a58:	b538      	push	{r3, r4, r5, lr}
 8003a5a:	4d06      	ldr	r5, [pc, #24]	; (8003a74 <_sbrk_r+0x1c>)
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	4604      	mov	r4, r0
 8003a60:	4608      	mov	r0, r1
 8003a62:	602b      	str	r3, [r5, #0]
 8003a64:	f7fd f818 	bl	8000a98 <_sbrk>
 8003a68:	1c43      	adds	r3, r0, #1
 8003a6a:	d102      	bne.n	8003a72 <_sbrk_r+0x1a>
 8003a6c:	682b      	ldr	r3, [r5, #0]
 8003a6e:	b103      	cbz	r3, 8003a72 <_sbrk_r+0x1a>
 8003a70:	6023      	str	r3, [r4, #0]
 8003a72:	bd38      	pop	{r3, r4, r5, pc}
 8003a74:	20000258 	.word	0x20000258

08003a78 <__swhatbuf_r>:
 8003a78:	b570      	push	{r4, r5, r6, lr}
 8003a7a:	460c      	mov	r4, r1
 8003a7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a80:	2900      	cmp	r1, #0
 8003a82:	b096      	sub	sp, #88	; 0x58
 8003a84:	4615      	mov	r5, r2
 8003a86:	461e      	mov	r6, r3
 8003a88:	da0d      	bge.n	8003aa6 <__swhatbuf_r+0x2e>
 8003a8a:	89a3      	ldrh	r3, [r4, #12]
 8003a8c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003a90:	f04f 0100 	mov.w	r1, #0
 8003a94:	bf0c      	ite	eq
 8003a96:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8003a9a:	2340      	movne	r3, #64	; 0x40
 8003a9c:	2000      	movs	r0, #0
 8003a9e:	6031      	str	r1, [r6, #0]
 8003aa0:	602b      	str	r3, [r5, #0]
 8003aa2:	b016      	add	sp, #88	; 0x58
 8003aa4:	bd70      	pop	{r4, r5, r6, pc}
 8003aa6:	466a      	mov	r2, sp
 8003aa8:	f000 f848 	bl	8003b3c <_fstat_r>
 8003aac:	2800      	cmp	r0, #0
 8003aae:	dbec      	blt.n	8003a8a <__swhatbuf_r+0x12>
 8003ab0:	9901      	ldr	r1, [sp, #4]
 8003ab2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003ab6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003aba:	4259      	negs	r1, r3
 8003abc:	4159      	adcs	r1, r3
 8003abe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ac2:	e7eb      	b.n	8003a9c <__swhatbuf_r+0x24>

08003ac4 <__smakebuf_r>:
 8003ac4:	898b      	ldrh	r3, [r1, #12]
 8003ac6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003ac8:	079d      	lsls	r5, r3, #30
 8003aca:	4606      	mov	r6, r0
 8003acc:	460c      	mov	r4, r1
 8003ace:	d507      	bpl.n	8003ae0 <__smakebuf_r+0x1c>
 8003ad0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003ad4:	6023      	str	r3, [r4, #0]
 8003ad6:	6123      	str	r3, [r4, #16]
 8003ad8:	2301      	movs	r3, #1
 8003ada:	6163      	str	r3, [r4, #20]
 8003adc:	b002      	add	sp, #8
 8003ade:	bd70      	pop	{r4, r5, r6, pc}
 8003ae0:	ab01      	add	r3, sp, #4
 8003ae2:	466a      	mov	r2, sp
 8003ae4:	f7ff ffc8 	bl	8003a78 <__swhatbuf_r>
 8003ae8:	9900      	ldr	r1, [sp, #0]
 8003aea:	4605      	mov	r5, r0
 8003aec:	4630      	mov	r0, r6
 8003aee:	f7ff fb0f 	bl	8003110 <_malloc_r>
 8003af2:	b948      	cbnz	r0, 8003b08 <__smakebuf_r+0x44>
 8003af4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003af8:	059a      	lsls	r2, r3, #22
 8003afa:	d4ef      	bmi.n	8003adc <__smakebuf_r+0x18>
 8003afc:	f023 0303 	bic.w	r3, r3, #3
 8003b00:	f043 0302 	orr.w	r3, r3, #2
 8003b04:	81a3      	strh	r3, [r4, #12]
 8003b06:	e7e3      	b.n	8003ad0 <__smakebuf_r+0xc>
 8003b08:	89a3      	ldrh	r3, [r4, #12]
 8003b0a:	6020      	str	r0, [r4, #0]
 8003b0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b10:	81a3      	strh	r3, [r4, #12]
 8003b12:	9b00      	ldr	r3, [sp, #0]
 8003b14:	6163      	str	r3, [r4, #20]
 8003b16:	9b01      	ldr	r3, [sp, #4]
 8003b18:	6120      	str	r0, [r4, #16]
 8003b1a:	b15b      	cbz	r3, 8003b34 <__smakebuf_r+0x70>
 8003b1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003b20:	4630      	mov	r0, r6
 8003b22:	f000 f81d 	bl	8003b60 <_isatty_r>
 8003b26:	b128      	cbz	r0, 8003b34 <__smakebuf_r+0x70>
 8003b28:	89a3      	ldrh	r3, [r4, #12]
 8003b2a:	f023 0303 	bic.w	r3, r3, #3
 8003b2e:	f043 0301 	orr.w	r3, r3, #1
 8003b32:	81a3      	strh	r3, [r4, #12]
 8003b34:	89a3      	ldrh	r3, [r4, #12]
 8003b36:	431d      	orrs	r5, r3
 8003b38:	81a5      	strh	r5, [r4, #12]
 8003b3a:	e7cf      	b.n	8003adc <__smakebuf_r+0x18>

08003b3c <_fstat_r>:
 8003b3c:	b538      	push	{r3, r4, r5, lr}
 8003b3e:	4d07      	ldr	r5, [pc, #28]	; (8003b5c <_fstat_r+0x20>)
 8003b40:	2300      	movs	r3, #0
 8003b42:	4604      	mov	r4, r0
 8003b44:	4608      	mov	r0, r1
 8003b46:	4611      	mov	r1, r2
 8003b48:	602b      	str	r3, [r5, #0]
 8003b4a:	f7fc ff7c 	bl	8000a46 <_fstat>
 8003b4e:	1c43      	adds	r3, r0, #1
 8003b50:	d102      	bne.n	8003b58 <_fstat_r+0x1c>
 8003b52:	682b      	ldr	r3, [r5, #0]
 8003b54:	b103      	cbz	r3, 8003b58 <_fstat_r+0x1c>
 8003b56:	6023      	str	r3, [r4, #0]
 8003b58:	bd38      	pop	{r3, r4, r5, pc}
 8003b5a:	bf00      	nop
 8003b5c:	20000258 	.word	0x20000258

08003b60 <_isatty_r>:
 8003b60:	b538      	push	{r3, r4, r5, lr}
 8003b62:	4d06      	ldr	r5, [pc, #24]	; (8003b7c <_isatty_r+0x1c>)
 8003b64:	2300      	movs	r3, #0
 8003b66:	4604      	mov	r4, r0
 8003b68:	4608      	mov	r0, r1
 8003b6a:	602b      	str	r3, [r5, #0]
 8003b6c:	f7fc ff7b 	bl	8000a66 <_isatty>
 8003b70:	1c43      	adds	r3, r0, #1
 8003b72:	d102      	bne.n	8003b7a <_isatty_r+0x1a>
 8003b74:	682b      	ldr	r3, [r5, #0]
 8003b76:	b103      	cbz	r3, 8003b7a <_isatty_r+0x1a>
 8003b78:	6023      	str	r3, [r4, #0]
 8003b7a:	bd38      	pop	{r3, r4, r5, pc}
 8003b7c:	20000258 	.word	0x20000258

08003b80 <_init>:
 8003b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b82:	bf00      	nop
 8003b84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b86:	bc08      	pop	{r3}
 8003b88:	469e      	mov	lr, r3
 8003b8a:	4770      	bx	lr

08003b8c <_fini>:
 8003b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b8e:	bf00      	nop
 8003b90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b92:	bc08      	pop	{r3}
 8003b94:	469e      	mov	lr, r3
 8003b96:	4770      	bx	lr
