--! @file        wb_dma_slave_auto.vhd
--  DesignUnit   wb_dma_slave_auto
--! @author      M. Kreider <>
--! @date        28/05/2025
--! @version     0.0.1
--! @copyright   2025 GSI Helmholtz Centre for Heavy Ion Research GmbH
--!

--! @brief AUTOGENERATED WISHBONE-SLAVE CORE FOR wb_dma_slave.vhd
--!
--------------------------------------------------------------------------------
--! This library is free software; you can redistribute it and/or
--! modify it under the terms of the GNU Lesser General Public
--! License as published by the Free Software Foundation; either
--! version 3 of the License, or (at your option) any later version.
--!
--! This library is distributed in the hope that it will be useful,
--! but WITHOUT ANY WARRANTY; without even the implied warranty of
--! MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
--! Lesser General Public License for more details.
--!
--! You should have received a copy of the GNU Lesser General Public
--! License along with this library. If not, see <http://www.gnu.org/licenses/>.
--------------------------------------------------------------------------------

-- ***********************************************************
-- ** WARNING - THIS IS AUTO-GENERATED CODE! DO NOT MODIFY! **
-- ***********************************************************
--
-- If you want to change the interface,
-- modify wb_dma_slave.xml and re-run 'python wbgenplus.py wb_dma_slave.xml' !

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.wishbone_pkg.all;
use work.wbgenplus_pkg.all;
use work.genram_pkg.all;
use work.wb_dma_slave_auto_pkg.all;

entity wb_dma_slave_auto is
generic(
  g_channels  : natural := 16 --Number of DMA channels
);
Port(
  clk_sys_i         : std_logic;                            -- Clock input for sys domain
  rst_sys_n_i       : std_logic;                            -- Reset input (active low) for sys domain
  error_i           : in  std_logic_vector(1-1 downto 0);   -- Error control
  stall_i           : in  std_logic_vector(1-1 downto 0);   -- flow control
  dma_csr_o         : out std_logic_vector(32-1 downto 0);  -- DMA controller control and status register
  read_address_o    : out std_logic_vector(32-1 downto 0);  -- DMA read address, for testing only
  start_transfer_o  : out std_logic_vector(32-1 downto 0);  -- start transfer, for testing only
  write_address_o   : out std_logic_vector(32-1 downto 0);  -- DMA write address, for testing only
  
  data_i            : in  t_wishbone_slave_in;
  data_o            : out t_wishbone_slave_out

  
);
end wb_dma_slave_auto;

architecture rtl of wb_dma_slave_auto is

  signal s_pop, s_push    : std_logic;
  signal s_empty, s_full  : std_logic;
  signal r_e_wait, s_e_p  : std_logic;
  signal s_stall          : std_logic;
  signal s_valid,
         s_valid_ok,
         r_valid_check    : std_logic;
  signal r_ack            : std_logic;
  signal r_err            : std_logic;
  signal s_e, r_e, s_w    : std_logic;
  signal s_d              : std_logic_vector(32-1 downto 0);
  signal s_s              : std_logic_vector(4-1 downto 0);
  signal s_a              : std_logic_vector(2-1 downto 0);
  signal s_a_ext,
         r_a_ext0,
         r_a_ext1         : std_logic_vector(4-1 downto 0);
  signal r_error          : std_logic_vector(1-1 downto 0)  := std_logic_vector(to_unsigned(0, 1)); -- Error
  signal s_error_i        : std_logic_vector(1-1 downto 0)  := (others => '0');                     -- Error control
  signal s_stall_i        : std_logic_vector(1-1 downto 0)  := (others => '0');                     -- flow control
  signal r_dma_csr        : std_logic_vector(32-1 downto 0) := (others => '0');                     -- DMA controller control and status register
  signal r_read_address   : std_logic_vector(32-1 downto 0) := (others => '0');                     -- DMA read address, for testing only
  signal r_write_address  : std_logic_vector(32-1 downto 0) := (others => '0');                     -- DMA write address, for testing only
  signal r_start_transfer : std_logic_vector(32-1 downto 0) := (others => '0');                     -- start transfer, for testing only


begin

  sp : wb_skidpad
  generic map(
    g_adrbits   => 2
  )
  Port map(
    clk_i        => clk_sys_i,
    rst_n_i      => rst_sys_n_i,
    push_i       => s_push,
    pop_i        => s_pop,
    full_o       => s_full,
    empty_o      => s_empty,
    adr_i        => data_i.adr(3 downto 2),
    dat_i        => data_i.dat,
    sel_i        => data_i.sel,
    we_i         => data_i.we,
    adr_o        => s_a,
    dat_o        => s_d,
    sel_o        => s_s,
    we_o         => s_w
  );

  validmux: with to_integer(unsigned(s_a_ext)) select
  s_valid <= 
  '1' when others;
  
  s_valid_ok      <=  r_valid_check and s_valid;
  s_e_p           <=  r_e or r_e_wait;
  s_a_ext         <= s_a & "00";
  s_stall         <= s_full;
  s_push          <= data_i.cyc and data_i.stb and not s_stall;
  s_e             <= not (s_empty or s_e_p);
  s_pop           <= s_valid_ok;
  data_o.stall    <= s_stall;
  
  s_error_i         <= error_i;
  s_stall_i         <= stall_i;
  dma_csr_o         <= r_dma_csr;
  read_address_o    <= r_read_address;
  write_address_o   <= r_write_address;
  start_transfer_o  <= r_start_transfer;
  
  data : process(clk_sys_i)
  begin
    if rising_edge(clk_sys_i) then
      if(rst_sys_n_i = '0') then
        r_e           <= '0';
        r_e_wait      <= '0';
        r_valid_check <= '0';
        r_error           <= std_logic_vector(to_unsigned(0, 1));
        r_dma_csr         <= (others => '0');
        r_read_address    <= (others => '0');
        r_write_address   <= (others => '0');
        r_start_transfer  <= (others => '0');
      else
        r_e           <= s_e;
        r_a_ext0      <= s_a_ext;
        r_a_ext1      <= r_a_ext0;
        r_e_wait      <= s_e_p and not s_valid_ok;
        r_valid_check <= (r_valid_check or (s_e_p and not stall_i(0))) and not s_valid_ok;
        r_ack         <= s_pop and not (error_i(0) or r_error(0));
        r_err         <= s_pop and     (error_i(0) or r_error(0));
        data_o.ack    <= r_ack;
        data_o.err    <= r_err;
        
        
        if stall_i = "0" then
          r_error <= (others => '0');
        end if;
        
        
        
        if(s_e = '1') then
          if(s_w = '1') then
            -- WISHBONE WRITE ACTIONS
            case to_integer(unsigned(s_a_ext)) is
              when c_dma_csr_RW         => r_dma_csr        <= f_wb_wr(r_dma_csr, s_d, s_s, "owr");         -- 
              when c_read_address_RW    => r_read_address   <= f_wb_wr(r_read_address, s_d, s_s, "owr");    -- 
              when c_write_address_RW   => r_write_address  <= f_wb_wr(r_write_address, s_d, s_s, "owr");   -- 
              when c_start_transfer_RW  => r_start_transfer <= f_wb_wr(r_start_transfer, s_d, s_s, "owr");  -- 
              when others               => r_error          <= "1";
            end case;
          else
            -- WISHBONE READ ACTIONS
            case to_integer(unsigned(s_a_ext)) is
              when c_dma_csr_RW         => null;
              when c_read_address_RW    => null;
              when c_write_address_RW   => null;
              when c_start_transfer_RW  => null;
              when others               => r_error <= "1";
            end case;
          end if; -- s_w
        end if; -- s_e
        
        case to_integer(unsigned(r_a_ext1)) is
          when c_dma_csr_RW         => data_o.dat <= std_logic_vector(resize(unsigned(r_dma_csr), data_o.dat'length));          -- 
          when c_read_address_RW    => data_o.dat <= std_logic_vector(resize(unsigned(r_read_address), data_o.dat'length));     -- 
          when c_write_address_RW   => data_o.dat <= std_logic_vector(resize(unsigned(r_write_address), data_o.dat'length));    -- 
          when c_start_transfer_RW  => data_o.dat <= std_logic_vector(resize(unsigned(r_start_transfer), data_o.dat'length));   -- 
          when others               => data_o.dat <= (others => 'X');
        end case;

        
      end if; -- rst
    end if; -- clk edge
  end process;

end rtl;
