library ieee ;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity LSTM_cell is
	port
	(
		clock			: in  std_logic;
		reset			: in  std_logic;
		start			: in  std_logic;
		input			: in  std_logic_vector (31 downto 0);
		h_out			: out std_logic_vector (31 downto 0);
		sdone			: out std_logic
	);
end LSTM_cell;

architecture rtl of LSTM_cell is

component
