{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1635419971925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635419971926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 28 14:49:31 2021 " "Processing started: Thu Oct 28 14:49:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635419971926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1635419971926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB1_top -c LAB1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB1_top -c LAB1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1635419971926 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1635419972502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext_6b.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_ext_6b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext_6b " "Found entity 1: sign_ext_6b" {  } { { "sign_ext_6b.v" "" { Text "C:/Users/iman/Desktop/LAB1/sign_ext_6b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635419972685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635419972685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file signed_multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_multiply " "Found entity 1: signed_multiply" {  } { { "signed_multiply.v" "" { Text "C:/Users/iman/Desktop/LAB1/signed_multiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635419972692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635419972692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file signed_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_adder " "Found entity 1: signed_adder" {  } { { "signed_adder.v" "" { Text "C:/Users/iman/Desktop/LAB1/signed_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635419972707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635419972707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialfirfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file serialfirfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 serialFIRfilter " "Found entity 1: serialFIRfilter" {  } { { "serialFIRfilter.v" "" { Text "C:/Users/iman/Desktop/LAB1/serialFIRfilter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635419972716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635419972716 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerFile.v(17) " "Verilog HDL information at registerFile.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "registerFile.v" "" { Text "C:/Users/iman/Desktop/LAB1/registerFile.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1635419972722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/iman/Desktop/LAB1/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635419972723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635419972723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/iman/Desktop/LAB1/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635419972731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635419972731 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LAB1_top_Controller.v(131) " "Verilog HDL information at LAB1_top_Controller.v(131): always construct contains both blocking and non-blocking assignments" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1635419972743 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LAB1_top_Controller.v(158) " "Verilog HDL information at LAB1_top_Controller.v(158): always construct contains both blocking and non-blocking assignments" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1635419972744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FIR_Input FIR_input LAB1_top_Controller.v(12) " "Verilog HDL Declaration information at LAB1_top_Controller.v(12): object \"FIR_Input\" differs only in case from object \"FIR_input\" in the same scope" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1635419972744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_top_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_top_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB1_top_Controller " "Found entity 1: LAB1_top_Controller" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635419972746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635419972746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB1_top " "Found entity 1: LAB1_top" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635419972755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635419972755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.v 1 1 " "Found 1 design units, including 1 entities, in source file dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP " "Found entity 1: DP" {  } { { "DP.v" "" { Text "C:/Users/iman/Desktop/LAB1/DP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635419972760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635419972760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.v" "" { Text "C:/Users/iman/Desktop/LAB1/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635419972767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635419972767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/iman/Desktop/LAB1/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635419972773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635419972773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coefficient_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file coefficient_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 coefficients_Rom " "Found entity 1: coefficients_Rom" {  } { { "coefficient_Rom.v" "" { Text "C:/Users/iman/Desktop/LAB1/coefficient_Rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635419972778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635419972778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudtickgen.v 1 1 " "Found 1 design units, including 1 entities, in source file baudtickgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudTickGen " "Found entity 1: BaudTickGen" {  } { { "BaudTickGen.v" "" { Text "C:/Users/iman/Desktop/LAB1/BaudTickGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635419972784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635419972784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file async_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "async_transmitter.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635419972789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635419972789 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "async_receiver.v(20) " "Verilog HDL information at async_receiver.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1635419972794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file async_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_receiver " "Found entity 1: async_receiver" {  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635419972795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635419972795 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LAB1_top_Controller LAB1_top_Controller.v(43) " "Verilog HDL Parameter Declaration warning at LAB1_top_Controller.v(43): Parameter Declaration in module \"LAB1_top_Controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1635419972799 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB1_top " "Elaborating entity \"LAB1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1635419972901 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR LAB1_top.v(6) " "Output port \"LEDR\" at LAB1_top.v(6) has no driver" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635419972903 "|LAB1_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LAB1_top_Controller LAB1_top_Controller:LAB1_TOP_CONTROLLER " "Elaborating entity \"LAB1_top_Controller\" for hierarchy \"LAB1_top_Controller:LAB1_TOP_CONTROLLER\"" {  } { { "LAB1_top.v" "LAB1_TOP_CONTROLLER" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419972905 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "presentState_FIR LAB1_top_Controller.v(103) " "Verilog HDL Event Control warning at LAB1_top_Controller.v(103): posedge or negedge of vector \"presentState_FIR\" depends solely on its least-significant bit" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 103 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1635419972907 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "presentState_TX LAB1_top_Controller.v(115) " "Verilog HDL Event Control warning at LAB1_top_Controller.v(115): posedge or negedge of vector \"presentState_TX\" depends solely on its least-significant bit" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 115 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1635419972907 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RXD LAB1_top_Controller.v(136) " "Verilog HDL Always Construct warning at LAB1_top_Controller.v(136): variable \"RXD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1635419972907 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RX_reg LAB1_top_Controller.v(137) " "Verilog HDL Always Construct warning at LAB1_top_Controller.v(137): variable \"RX_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1635419972907 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RXD LAB1_top_Controller.v(137) " "Verilog HDL Always Construct warning at LAB1_top_Controller.v(137): variable \"RXD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1635419972907 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LAB1_top_Controller.v(134) " "Verilog HDL Case Statement warning at LAB1_top_Controller.v(134): incomplete case statement has no default case item" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 134 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1635419972907 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LAB1_top_Controller.v(134) " "Verilog HDL Case Statement information at LAB1_top_Controller.v(134): all case item expressions in this case statement are onehot" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 134 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1635419972908 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RX_reg LAB1_top_Controller.v(131) " "Verilog HDL Always Construct warning at LAB1_top_Controller.v(131): inferring latch(es) for variable \"RX_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1635419972908 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LAB1_top_Controller.v(150) " "Verilog HDL Case Statement warning at LAB1_top_Controller.v(150): incomplete case statement has no default case item" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 150 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1635419972908 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FIR_Output LAB1_top_Controller.v(162) " "Verilog HDL Always Construct warning at LAB1_top_Controller.v(162): variable \"FIR_Output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1635419972908 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FIR_Output LAB1_top_Controller.v(163) " "Verilog HDL Always Construct warning at LAB1_top_Controller.v(163): variable \"FIR_Output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1635419972908 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LAB1_top_Controller.v(161) " "Verilog HDL Case Statement warning at LAB1_top_Controller.v(161): incomplete case statement has no default case item" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 161 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1635419972908 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LAB1_top_Controller.v(161) " "Verilog HDL Case Statement information at LAB1_top_Controller.v(161): all case item expressions in this case statement are onehot" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 161 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1635419972908 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TXD LAB1_top_Controller.v(158) " "Verilog HDL Always Construct warning at LAB1_top_Controller.v(158): inferring latch(es) for variable \"TXD\", which holds its previous value in one or more paths through the always construct" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1635419972908 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TXD\[0\] LAB1_top_Controller.v(158) " "Inferred latch for \"TXD\[0\]\" at LAB1_top_Controller.v(158)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972908 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TXD\[1\] LAB1_top_Controller.v(158) " "Inferred latch for \"TXD\[1\]\" at LAB1_top_Controller.v(158)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972908 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TXD\[2\] LAB1_top_Controller.v(158) " "Inferred latch for \"TXD\[2\]\" at LAB1_top_Controller.v(158)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972908 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TXD\[3\] LAB1_top_Controller.v(158) " "Inferred latch for \"TXD\[3\]\" at LAB1_top_Controller.v(158)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972908 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TXD\[4\] LAB1_top_Controller.v(158) " "Inferred latch for \"TXD\[4\]\" at LAB1_top_Controller.v(158)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972908 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TXD\[5\] LAB1_top_Controller.v(158) " "Inferred latch for \"TXD\[5\]\" at LAB1_top_Controller.v(158)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972908 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TXD\[6\] LAB1_top_Controller.v(158) " "Inferred latch for \"TXD\[6\]\" at LAB1_top_Controller.v(158)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972909 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TXD\[7\] LAB1_top_Controller.v(158) " "Inferred latch for \"TXD\[7\]\" at LAB1_top_Controller.v(158)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972909 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[0\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[0\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972909 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[1\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[1\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972909 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[2\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[2\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972909 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[3\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[3\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972909 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[4\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[4\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972909 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[5\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[5\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972909 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[6\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[6\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972909 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[7\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[7\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972909 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[8\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[8\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972909 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[9\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[9\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972909 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[10\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[10\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972909 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[11\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[11\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972909 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[12\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[12\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972910 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[13\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[13\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972910 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[14\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[14\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972910 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[15\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[15\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972910 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serialFIRfilter serialFIRfilter:SERIAL_FIR_FILTER " "Elaborating entity \"serialFIRfilter\" for hierarchy \"serialFIRfilter:SERIAL_FIR_FILTER\"" {  } { { "LAB1_top.v" "SERIAL_FIR_FILTER" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419972912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp " "Elaborating entity \"DP\" for hierarchy \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\"" {  } { { "serialFIRfilter.v" "dp" { Text "C:/Users/iman/Desktop/LAB1/serialFIRfilter.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419972916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|registerFile:RF " "Elaborating entity \"registerFile\" for hierarchy \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|registerFile:RF\"" {  } { { "DP.v" "RF" { Text "C:/Users/iman/Desktop/LAB1/DP.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419972920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coefficients_Rom serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|coefficients_Rom:CoeffRom " "Elaborating entity \"coefficients_Rom\" for hierarchy \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|coefficients_Rom:CoeffRom\"" {  } { { "DP.v" "CoeffRom" { Text "C:/Users/iman/Desktop/LAB1/DP.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419972930 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "coeffs.data_a 0 coefficient_Rom.v(8) " "Net \"coeffs.data_a\" at coefficient_Rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "coefficient_Rom.v" "" { Text "C:/Users/iman/Desktop/LAB1/coefficient_Rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1635419972931 "|LAB1_top|serialFIRfilter:SERIAL_FIR_FILTER|DP:dp|coefficients_Rom:CoeffRom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "coeffs.waddr_a 0 coefficient_Rom.v(8) " "Net \"coeffs.waddr_a\" at coefficient_Rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "coefficient_Rom.v" "" { Text "C:/Users/iman/Desktop/LAB1/coefficient_Rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1635419972931 "|LAB1_top|serialFIRfilter:SERIAL_FIR_FILTER|DP:dp|coefficients_Rom:CoeffRom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "coeffs.we_a 0 coefficient_Rom.v(8) " "Net \"coeffs.we_a\" at coefficient_Rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "coefficient_Rom.v" "" { Text "C:/Users/iman/Desktop/LAB1/coefficient_Rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1635419972931 "|LAB1_top|serialFIRfilter:SERIAL_FIR_FILTER|DP:dp|coefficients_Rom:CoeffRom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|counter:cnt " "Elaborating entity \"counter\" for hierarchy \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|counter:cnt\"" {  } { { "DP.v" "cnt" { Text "C:/Users/iman/Desktop/LAB1/DP.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419972933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_multiply serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|signed_multiply:Smult " "Elaborating entity \"signed_multiply\" for hierarchy \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|signed_multiply:Smult\"" {  } { { "DP.v" "Smult" { Text "C:/Users/iman/Desktop/LAB1/DP.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419972937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_adder serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|signed_adder:Sadder " "Elaborating entity \"signed_adder\" for hierarchy \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|signed_adder:Sadder\"" {  } { { "DP.v" "Sadder" { Text "C:/Users/iman/Desktop/LAB1/DP.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419972940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg " "Elaborating entity \"register\" for hierarchy \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\"" {  } { { "DP.v" "Reg" { Text "C:/Users/iman/Desktop/LAB1/DP.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419972944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext_6b serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|sign_ext_6b:sngExt " "Elaborating entity \"sign_ext_6b\" for hierarchy \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|sign_ext_6b:sngExt\"" {  } { { "DP.v" "sngExt" { Text "C:/Users/iman/Desktop/LAB1/DP.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419972947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU serialFIRfilter:SERIAL_FIR_FILTER\|CU:cu " "Elaborating entity \"CU\" for hierarchy \"serialFIRfilter:SERIAL_FIR_FILTER\|CU:cu\"" {  } { { "serialFIRfilter.v" "cu" { Text "C:/Users/iman/Desktop/LAB1/serialFIRfilter.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419972952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_transmitter async_transmitter:ASYNC_TRANSMITTER " "Elaborating entity \"async_transmitter\" for hierarchy \"async_transmitter:ASYNC_TRANSMITTER\"" {  } { { "LAB1_top.v" "ASYNC_TRANSMITTER" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419972959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_transmitter:ASYNC_TRANSMITTER\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_transmitter:ASYNC_TRANSMITTER\|BaudTickGen:tickgen\"" {  } { { "async_transmitter.v" "tickgen" { Text "C:/Users/iman/Desktop/LAB1/async_transmitter.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419972965 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 BaudTickGen.v(15) " "Verilog HDL assignment warning at BaudTickGen.v(15): truncated value with size 32 to match size of target (25)" {  } { { "BaudTickGen.v" "" { Text "C:/Users/iman/Desktop/LAB1/BaudTickGen.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1635419972967 "|LAB1_top|async_transmitter:ASYNC_TRANSMITTER|BaudTickGen:tickgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_receiver async_receiver:ASYNC_RECEIVER " "Elaborating entity \"async_receiver\" for hierarchy \"async_receiver:ASYNC_RECEIVER\"" {  } { { "LAB1_top.v" "ASYNC_RECEIVER" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419972971 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RxD_state async_receiver.v(51) " "Verilog HDL Always Construct warning at async_receiver.v(51): variable \"RxD_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1635419972974 "|LAB1_top|async_receiver:ASYNC_RECEIVER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count async_receiver.v(56) " "Verilog HDL Always Construct warning at async_receiver.v(56): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1635419972974 "|LAB1_top|async_receiver:ASYNC_RECEIVER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 async_receiver.v(56) " "Verilog HDL assignment warning at async_receiver.v(56): truncated value with size 32 to match size of target (2)" {  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1635419972974 "|LAB1_top|async_receiver:ASYNC_RECEIVER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count async_receiver.v(49) " "Verilog HDL Always Construct warning at async_receiver.v(49): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1635419972974 "|LAB1_top|async_receiver:ASYNC_RECEIVER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout async_receiver.v(49) " "Verilog HDL Always Construct warning at async_receiver.v(49): inferring latch(es) for variable \"cout\", which holds its previous value in one or more paths through the always construct" {  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1635419972975 "|LAB1_top|async_receiver:ASYNC_RECEIVER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout async_receiver.v(61) " "Inferred latch for \"cout\" at async_receiver.v(61)" {  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972976 "|LAB1_top|async_receiver:ASYNC_RECEIVER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] async_receiver.v(54) " "Inferred latch for \"count\[0\]\" at async_receiver.v(54)" {  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972976 "|LAB1_top|async_receiver:ASYNC_RECEIVER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] async_receiver.v(54) " "Inferred latch for \"count\[1\]\" at async_receiver.v(54)" {  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635419972976 "|LAB1_top|async_receiver:ASYNC_RECEIVER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\"" {  } { { "async_receiver.v" "tickgen" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419972995 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 BaudTickGen.v(15) " "Verilog HDL assignment warning at BaudTickGen.v(15): truncated value with size 32 to match size of target (25)" {  } { { "BaudTickGen.v" "" { Text "C:/Users/iman/Desktop/LAB1/BaudTickGen.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1635419972996 "|LAB1_top|async_receiver:ASYNC_RECEIVER|BaudTickGen:tickgen"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|signed_multiply:Smult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|signed_multiply:Smult\|Mult0\"" {  } { { "signed_multiply.v" "Mult0" { Text "C:/Users/iman/Desktop/LAB1/signed_multiply.v" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635419974262 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1635419974262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|signed_multiply:Smult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|signed_multiply:Smult\|lpm_mult:Mult0\"" {  } { { "signed_multiply.v" "" { Text "C:/Users/iman/Desktop/LAB1/signed_multiply.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635419974345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|signed_multiply:Smult\|lpm_mult:Mult0 " "Instantiated megafunction \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|signed_multiply:Smult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419974345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419974345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419974345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419974345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419974345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419974345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419974345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419974345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635419974345 ""}  } { { "signed_multiply.v" "" { Text "C:/Users/iman/Desktop/LAB1/signed_multiply.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1635419974345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_f1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_f1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_f1t " "Found entity 1: mult_f1t" {  } { { "db/mult_f1t.tdf" "" { Text "C:/Users/iman/Desktop/LAB1/db/mult_f1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635419974432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635419974432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[0\] " "Latch LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX " "Ports D and ENA on the latch are fed by the same signal LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1635419974917 ""}  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1635419974917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[1\] " "Latch LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX " "Ports D and ENA on the latch are fed by the same signal LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1635419974917 ""}  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1635419974917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[2\] " "Latch LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX " "Ports D and ENA on the latch are fed by the same signal LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1635419974917 ""}  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1635419974917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[3\] " "Latch LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX " "Ports D and ENA on the latch are fed by the same signal LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1635419974917 ""}  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1635419974917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[4\] " "Latch LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX " "Ports D and ENA on the latch are fed by the same signal LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1635419974917 ""}  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1635419974917 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[5\] " "Latch LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX " "Ports D and ENA on the latch are fed by the same signal LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1635419974918 ""}  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1635419974918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[6\] " "Latch LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX " "Ports D and ENA on the latch are fed by the same signal LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1635419974918 ""}  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1635419974918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[7\] " "Latch LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX " "Ports D and ENA on the latch are fed by the same signal LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1635419974919 ""}  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1635419974919 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635419975424 "|LAB1_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635419975424 "|LAB1_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635419975424 "|LAB1_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635419975424 "|LAB1_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635419975424 "|LAB1_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635419975424 "|LAB1_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635419975424 "|LAB1_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635419975424 "|LAB1_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635419975424 "|LAB1_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635419975424 "|LAB1_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635419975424 "|LAB1_top|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635419975424 "|LAB1_top|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635419975424 "|LAB1_top|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635419975424 "|LAB1_top|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635419975424 "|LAB1_top|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635419975424 "|LAB1_top|LEDR[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1635419975424 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1635419976884 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/iman/Desktop/LAB1/output_files/LAB1_top.map.smsg " "Generated suppressed messages file C:/Users/iman/Desktop/LAB1/output_files/LAB1_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1635419977046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1635419977353 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635419977353 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635419977622 "|LAB1_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635419977622 "|LAB1_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635419977622 "|LAB1_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635419977622 "|LAB1_top|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1635419977622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2135 " "Implemented 2135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1635419977624 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1635419977624 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2109 " "Implemented 2109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1635419977624 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1635419977624 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1635419977624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635419977680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 28 14:49:37 2021 " "Processing ended: Thu Oct 28 14:49:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635419977680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635419977680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635419977680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635419977680 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1635419979098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635419979099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 28 14:49:38 2021 " "Processing started: Thu Oct 28 14:49:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635419979099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1635419979099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB1_top -c LAB1_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB1_top -c LAB1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1635419979100 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1635419979236 ""}
{ "Info" "0" "" "Project  = LAB1_top" {  } {  } 0 0 "Project  = LAB1_top" 0 0 "Fitter" 0 0 1635419979236 ""}
{ "Info" "0" "" "Revision = LAB1_top" {  } {  } 0 0 "Revision = LAB1_top" 0 0 "Fitter" 0 0 1635419979237 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1635419979333 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LAB1_top EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"LAB1_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1635419979375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1635419979428 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1635419979428 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1635419979548 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1635419979561 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1635419980286 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1635419980286 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1635419980286 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 2718 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1635419980291 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 2719 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1635419980291 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 2720 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1635419980291 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1635419980291 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 24 " "No exact pin location assignment(s) for 24 pins of 24 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980471 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980471 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980471 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980471 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UART_TXD " "Pin UART_TXD not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART_TXD } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980471 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[0\] " "Pin LEDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980471 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[1\] " "Pin LEDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980471 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[2\] " "Pin LEDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980471 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[3\] " "Pin LEDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980471 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[4\] " "Pin LEDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980471 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[5\] " "Pin LEDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980471 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[6\] " "Pin LEDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980471 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[7\] " "Pin LEDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980471 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[8\] " "Pin LEDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980471 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[9\] " "Pin LEDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980471 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[10\] " "Pin LEDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[10] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980471 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[11\] " "Pin LEDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[11] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[12\] " "Pin LEDR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[12] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[13\] " "Pin LEDR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[13] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[14\] " "Pin LEDR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[14] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[15\] " "Pin LEDR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[15] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UART_RXD " "Pin UART_RXD not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1635419980472 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1635419980471 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "26 " "TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1635419980731 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB1_top.sdc " "Synopsys Design Constraints File file not found: 'LAB1_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1635419980738 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1635419980738 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ASYNC_RECEIVER\|count\[0\]~0\|combout " "Node \"ASYNC_RECEIVER\|count\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635419980754 ""} { "Warning" "WSTA_SCC_NODE" "ASYNC_RECEIVER\|count\[0\]~0\|datac " "Node \"ASYNC_RECEIVER\|count\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635419980754 ""}  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1635419980754 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1635419980777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1635419980941 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX " "Destination node LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 35 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LAB1_top_Controller:LAB1_TOP_CONTROLLER|presentState_TX.send_2_TX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 1399 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980941 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.recive_2_RX " "Destination node LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.recive_2_RX" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LAB1_top_Controller:LAB1_TOP_CONTROLLER|presentState_RX.recive_2_RX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 1392 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980941 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1635419980941 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635419980941 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.wait_1_RX  " "Automatically promoted node LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.wait_1_RX " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1635419980941 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.recive_2_RX " "Destination node LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.recive_2_RX" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LAB1_top_Controller:LAB1_TOP_CONTROLLER|presentState_RX.recive_2_RX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 1392 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980941 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|RX_reg~0 " "Destination node LAB1_top_Controller:LAB1_TOP_CONTROLLER\|RX_reg~0" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LAB1_top_Controller:LAB1_TOP_CONTROLLER|RX_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 2591 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980941 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1635419980941 ""}  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LAB1_top_Controller:LAB1_TOP_CONTROLLER|presentState_RX.wait_1_RX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 1393 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635419980941 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|RX_reg~0  " "Automatically promoted node LAB1_top_Controller:LAB1_TOP_CONTROLLER\|RX_reg~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1635419980942 ""}  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LAB1_top_Controller:LAB1_TOP_CONTROLLER|RX_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 2591 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635419980942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|WideNor1  " "Automatically promoted node LAB1_top_Controller:LAB1_TOP_CONTROLLER\|WideNor1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1635419980942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "async_transmitter:ASYNC_TRANSMITTER\|Mux3~0 " "Destination node async_transmitter:ASYNC_TRANSMITTER\|Mux3~0" {  } { { "async_transmitter.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_transmitter.v" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { async_transmitter:ASYNC_TRANSMITTER|Mux3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 1533 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "async_transmitter:ASYNC_TRANSMITTER\|TxD_shift~2 " "Destination node async_transmitter:ASYNC_TRANSMITTER\|TxD_shift~2" {  } { { "async_transmitter.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_transmitter.v" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { async_transmitter:ASYNC_TRANSMITTER|TxD_shift~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 1536 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "async_transmitter:ASYNC_TRANSMITTER\|TxD_shift~3 " "Destination node async_transmitter:ASYNC_TRANSMITTER\|TxD_shift~3" {  } { { "async_transmitter.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_transmitter.v" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { async_transmitter:ASYNC_TRANSMITTER|TxD_shift~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 1590 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "async_transmitter:ASYNC_TRANSMITTER\|TxD_shift~4 " "Destination node async_transmitter:ASYNC_TRANSMITTER\|TxD_shift~4" {  } { { "async_transmitter.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_transmitter.v" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { async_transmitter:ASYNC_TRANSMITTER|TxD_shift~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 1690 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "async_transmitter:ASYNC_TRANSMITTER\|TxD_shift~5 " "Destination node async_transmitter:ASYNC_TRANSMITTER\|TxD_shift~5" {  } { { "async_transmitter.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_transmitter.v" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { async_transmitter:ASYNC_TRANSMITTER|TxD_shift~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 2573 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "async_transmitter:ASYNC_TRANSMITTER\|TxD_shift~6 " "Destination node async_transmitter:ASYNC_TRANSMITTER\|TxD_shift~6" {  } { { "async_transmitter.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_transmitter.v" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { async_transmitter:ASYNC_TRANSMITTER|TxD_shift~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 2580 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "async_transmitter:ASYNC_TRANSMITTER\|TxD_shift~7 " "Destination node async_transmitter:ASYNC_TRANSMITTER\|TxD_shift~7" {  } { { "async_transmitter.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_transmitter.v" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { async_transmitter:ASYNC_TRANSMITTER|TxD_shift~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 2603 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980942 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "async_transmitter:ASYNC_TRANSMITTER\|TxD_shift~8 " "Destination node async_transmitter:ASYNC_TRANSMITTER\|TxD_shift~8" {  } { { "async_transmitter.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_transmitter.v" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { async_transmitter:ASYNC_TRANSMITTER|TxD_shift~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 2614 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980942 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1635419980942 ""}  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 161 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LAB1_top_Controller:LAB1_TOP_CONTROLLER|WideNor1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 1416 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635419980942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[0\] (placed in PIN C13 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node KEY\[0\] (placed in PIN C13 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1635419980944 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635419980944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serialFIRfilter:SERIAL_FIR_FILTER\|CU:cu\|presentState.resetSTATE  " "Automatically promoted node serialFIRfilter:SERIAL_FIR_FILTER\|CU:cu\|presentState.resetSTATE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1635419980944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\|out~0 " "Destination node serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\|out~0" {  } { { "register.v" "" { Text "C:/Users/iman/Desktop/LAB1/register.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialFIRfilter:SERIAL_FIR_FILTER|DP:dp|register:Reg|out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 1666 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\|out\[8\]~1 " "Destination node serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\|out\[8\]~1" {  } { { "register.v" "" { Text "C:/Users/iman/Desktop/LAB1/register.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialFIRfilter:SERIAL_FIR_FILTER|DP:dp|register:Reg|out[8]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 1667 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\|out~2 " "Destination node serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\|out~2" {  } { { "register.v" "" { Text "C:/Users/iman/Desktop/LAB1/register.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialFIRfilter:SERIAL_FIR_FILTER|DP:dp|register:Reg|out~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 1668 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\|out~3 " "Destination node serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\|out~3" {  } { { "register.v" "" { Text "C:/Users/iman/Desktop/LAB1/register.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialFIRfilter:SERIAL_FIR_FILTER|DP:dp|register:Reg|out~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 1669 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\|out~4 " "Destination node serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\|out~4" {  } { { "register.v" "" { Text "C:/Users/iman/Desktop/LAB1/register.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialFIRfilter:SERIAL_FIR_FILTER|DP:dp|register:Reg|out~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 1670 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\|out~5 " "Destination node serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\|out~5" {  } { { "register.v" "" { Text "C:/Users/iman/Desktop/LAB1/register.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialFIRfilter:SERIAL_FIR_FILTER|DP:dp|register:Reg|out~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 1671 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\|out~6 " "Destination node serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\|out~6" {  } { { "register.v" "" { Text "C:/Users/iman/Desktop/LAB1/register.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialFIRfilter:SERIAL_FIR_FILTER|DP:dp|register:Reg|out~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 1672 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\|out~7 " "Destination node serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\|out~7" {  } { { "register.v" "" { Text "C:/Users/iman/Desktop/LAB1/register.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialFIRfilter:SERIAL_FIR_FILTER|DP:dp|register:Reg|out~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 1673 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\|out~8 " "Destination node serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\|out~8" {  } { { "register.v" "" { Text "C:/Users/iman/Desktop/LAB1/register.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialFIRfilter:SERIAL_FIR_FILTER|DP:dp|register:Reg|out~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 1674 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\|out~9 " "Destination node serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\|out~9" {  } { { "register.v" "" { Text "C:/Users/iman/Desktop/LAB1/register.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialFIRfilter:SERIAL_FIR_FILTER|DP:dp|register:Reg|out~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 1675 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635419980944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1635419980944 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1635419980944 ""}  } { { "CU.v" "" { Text "C:/Users/iman/Desktop/LAB1/CU.v" 15 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialFIRfilter:SERIAL_FIR_FILTER|CU:cu|presentState.resetSTATE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635419980944 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1635419981465 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1635419981468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1635419981469 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1635419981473 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1635419981478 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1635419981481 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1635419981641 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1635419981645 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1635419981645 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 3.3V 5 17 0 " "Number of I/O pins in group: 22 (unused VREF, 3.3V VCCIO, 5 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1635419981649 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1635419981649 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1635419981649 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1635419981650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1635419981650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1635419981650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1635419981650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1635419981650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1635419981650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1635419981650 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1635419981650 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1635419981650 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1635419981650 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635419981696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1635419983946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635419985128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1635419985149 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1635419991287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635419991288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1635419991621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/iman/Desktop/LAB1/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1635419994932 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1635419994932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635419998866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1635419998870 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1635419998870 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.31 " "Total time spent on timing analysis during the Fitter is 3.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1635419998945 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1635419998954 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635419999004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635419999004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635419999004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635419999004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635419999004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635419999004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635419999004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635419999004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635419999004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635419999004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635419999004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635419999004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635419999004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635419999004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635419999004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635419999004 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1635419999004 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1635419999004 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1635419999570 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1635419999727 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1635420000370 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635420000857 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1635420001056 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/iman/Desktop/LAB1/output_files/LAB1_top.fit.smsg " "Generated suppressed messages file C:/Users/iman/Desktop/LAB1/output_files/LAB1_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1635420001356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635420001958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 28 14:50:01 2021 " "Processing ended: Thu Oct 28 14:50:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635420001958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635420001958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635420001958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1635420001958 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1635420003097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635420003097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 28 14:50:02 2021 " "Processing started: Thu Oct 28 14:50:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635420003097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1635420003097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LAB1_top -c LAB1_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LAB1_top -c LAB1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1635420003098 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1635420004822 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1635420004896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635420005878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 28 14:50:05 2021 " "Processing ended: Thu Oct 28 14:50:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635420005878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635420005878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635420005878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1635420005878 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1635420006732 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1635420007459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635420007460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 28 14:50:06 2021 " "Processing started: Thu Oct 28 14:50:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635420007460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1635420007460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LAB1_top -c LAB1_top " "Command: quartus_sta LAB1_top -c LAB1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1635420007461 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1635420007607 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1635420007896 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1635420007959 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1635420007959 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "26 " "TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1635420008276 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB1_top.sdc " "Synopsys Design Constraints File file not found: 'LAB1_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1635420008411 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1635420008412 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008439 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick " "create_clock -period 1.000 -name async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008439 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.wait_1_RX LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.wait_1_RX " "create_clock -period 1.000 -name LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.wait_1_RX LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.wait_1_RX" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008439 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_1_TX LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_1_TX " "create_clock -period 1.000 -name LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_1_TX LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_1_TX" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008439 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008439 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ASYNC_RECEIVER\|count\[0\]~0\|combout " "Node \"ASYNC_RECEIVER\|count\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635420008449 ""} { "Warning" "WSTA_SCC_NODE" "ASYNC_RECEIVER\|count\[0\]~0\|dataa " "Node \"ASYNC_RECEIVER\|count\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635420008449 ""}  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 54 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1635420008449 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1635420008490 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1635420008521 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1635420008648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.430 " "Worst-case setup slack is -12.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.430       -95.172 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_1_TX  " "  -12.430       -95.172 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_1_TX " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.074     -2489.391 CLOCK_50  " "  -11.074     -2489.391 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.210        -5.210 async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick  " "   -5.210        -5.210 async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.827       -35.532 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.wait_1_RX  " "   -2.827       -35.532 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.wait_1_RX " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1635420008652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.378 " "Worst-case hold slack is -2.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.378       -17.897 CLOCK_50  " "   -2.378       -17.897 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.681         0.000 async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick  " "    0.681         0.000 async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.963         0.000 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.wait_1_RX  " "    0.963         0.000 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.wait_1_RX " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.575         0.000 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_1_TX  " "    1.575         0.000 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_1_TX " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1635420008679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.994 " "Worst-case recovery slack is -3.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.994        -3.994 async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick  " "   -3.994        -3.994 async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.068     -1904.293 CLOCK_50  " "   -2.068     -1904.293 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1635420008691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.495 " "Worst-case removal slack is 2.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.495         0.000 CLOCK_50  " "    2.495         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.590         0.000 async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick  " "    3.590         0.000 async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1635420008701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -1208.380 CLOCK_50  " "   -1.380     -1208.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.wait_1_RX  " "    0.500         0.000 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.wait_1_RX " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_1_TX  " "    0.500         0.000 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_1_TX " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick  " "    0.500         0.000 async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420008716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1635420008716 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1635420009439 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1635420009443 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1635420009548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.654 " "Worst-case setup slack is -4.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.654       -35.194 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_1_TX  " "   -4.654       -35.194 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_1_TX " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.715      -583.066 CLOCK_50  " "   -3.715      -583.066 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.529        -2.529 async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick  " "   -2.529        -2.529 async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.794        -8.581 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.wait_1_RX  " "   -0.794        -8.581 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.wait_1_RX " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1635420009553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.536 " "Worst-case hold slack is -1.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.536       -17.392 CLOCK_50  " "   -1.536       -17.392 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286         0.000 async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick  " "    0.286         0.000 async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629         0.000 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.wait_1_RX  " "    0.629         0.000 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.wait_1_RX " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.938         0.000 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_1_TX  " "    0.938         0.000 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_1_TX " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1635420009575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.995 " "Worst-case recovery slack is -1.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.995        -1.995 async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick  " "   -1.995        -1.995 async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.788      -698.507 CLOCK_50  " "   -0.788      -698.507 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1635420009597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.501 " "Worst-case removal slack is 1.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.501         0.000 CLOCK_50  " "    1.501         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.371         0.000 async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick  " "    2.371         0.000 async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1635420009609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380     -1208.380 CLOCK_50  " "   -1.380     -1208.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.wait_1_RX  " "    0.500         0.000 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_RX.wait_1_RX " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_1_TX  " "    0.500         0.000 LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_1_TX " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick  " "    0.500         0.000 async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1635420009620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1635420009620 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1635420010094 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1635420010150 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1635420010151 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635420010456 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 28 14:50:10 2021 " "Processing ended: Thu Oct 28 14:50:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635420010456 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635420010456 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635420010456 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635420010456 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1635420011611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635420011611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 28 14:50:11 2021 " "Processing started: Thu Oct 28 14:50:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635420011611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1635420011611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LAB1_top -c LAB1_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LAB1_top -c LAB1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1635420011612 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "LAB1_top.vo\", \"LAB1_top_fast.vo LAB1_top_v.sdo LAB1_top_v_fast.sdo C:/Users/iman/Desktop/LAB1/simulation/modelsim/ simulation " "Generated files \"LAB1_top.vo\", \"LAB1_top_fast.vo\", \"LAB1_top_v.sdo\" and \"LAB1_top_v_fast.sdo\" in directory \"C:/Users/iman/Desktop/LAB1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1635420013811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635420013938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 28 14:50:13 2021 " "Processing ended: Thu Oct 28 14:50:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635420013938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635420013938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635420013938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635420013938 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 81 s " "Quartus II Full Compilation was successful. 0 errors, 81 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635420014621 ""}
