# VLSI-1-Bit-Accumulator-Design
A complete sequential circuit design implementing a 1-bit accumulator with half-adder and C2MOS flip-flop using industry-standard Cadence tools and HSPICE simulation in 45nm technology.
