# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)
autoidx 96
attribute \top 1
attribute \src "pyrtl/fifo.v:5.1-292.10"
module \toplevel
  attribute \src "pyrtl/fifo.v:284.5-289.8"
  wire width 3 $0$memwr$\mem_0$pyrtl/fifo.v:287$1_ADDR[2:0]$64
  attribute \src "pyrtl/fifo.v:284.5-289.8"
  wire width 8 $0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65
  attribute \src "pyrtl/fifo.v:284.5-289.8"
  wire width 8 $0$memwr$\mem_0$pyrtl/fifo.v:287$1_EN[7:0]$66
  wire $auto$opt_dff.cc:194:make_patterns_logic$88
  wire $auto$opt_dff.cc:194:make_patterns_logic$91
  wire $auto$opt_dff.cc:194:make_patterns_logic$94
  attribute \src "pyrtl/fifo.v:6.11-6.14"
  wire input 1 \clk
  attribute \src "pyrtl/fifo.v:7.11-7.28"
  wire input 2 \consumer_ready_in
  attribute \src "pyrtl/fifo.v:11.17-11.30"
  wire width 3 output 6 \f_count_probe
  attribute \src "pyrtl/fifo.v:12.17-12.30"
  wire width 8 output 7 \fifo_data_out
  attribute \src "pyrtl/fifo.v:13.12-13.26"
  wire output 8 \fifo_ready_out
  attribute \src "pyrtl/fifo.v:14.17-14.31"
  wire width 8 output 9 \fifo_valid_out
  attribute \src "pyrtl/fifo.v:8.16-8.32"
  wire width 8 input 3 \producer_data_in
  attribute \src "pyrtl/fifo.v:9.11-9.28"
  wire input 4 \producer_valid_in
  attribute \src "pyrtl/fifo.v:10.11-10.19"
  wire input 5 \reset_in
  attribute \src "pyrtl/fifo.v:55.10-55.14"
  wire \tmp0
  attribute \src "pyrtl/fifo.v:63.10-63.15"
  wire \tmp12
  attribute \src "pyrtl/fifo.v:64.10-64.15"
  wire \tmp13
  attribute \src "pyrtl/fifo.v:66.10-66.15"
  wire \tmp15
  attribute \src "pyrtl/fifo.v:67.10-67.15"
  wire \tmp16
  attribute \src "pyrtl/fifo.v:71.15-71.20"
  wire width 4 \tmp20
  attribute \src "pyrtl/fifo.v:74.10-74.15"
  wire \tmp23
  attribute \src "pyrtl/fifo.v:75.10-75.15"
  wire \tmp24
  attribute \src "pyrtl/fifo.v:76.10-76.15"
  wire \tmp25
  attribute \src "pyrtl/fifo.v:77.10-77.15"
  wire \tmp26
  attribute \src "pyrtl/fifo.v:88.10-88.15"
  wire \tmp37
  attribute \src "pyrtl/fifo.v:89.10-89.15"
  wire \tmp38
  attribute \src "pyrtl/fifo.v:96.15-96.20"
  attribute \unused_bits "3"
  wire width 4 \tmp45
  attribute \src "pyrtl/fifo.v:18.14-18.18"
  wire width 3 \tmp5
  attribute \src "pyrtl/fifo.v:102.15-102.20"
  attribute \unused_bits "3"
  wire width 4 \tmp51
  attribute \src "pyrtl/fifo.v:105.10-105.15"
  wire \tmp54
  attribute \src "pyrtl/fifo.v:106.10-106.15"
  wire \tmp55
  attribute \src "pyrtl/fifo.v:107.10-107.15"
  wire \tmp56
  attribute \src "pyrtl/fifo.v:110.15-110.20"
  wire width 4 \tmp59
  attribute \src "pyrtl/fifo.v:19.14-19.18"
  wire width 3 \tmp6
  attribute \src "pyrtl/fifo.v:113.10-113.15"
  wire \tmp62
  attribute \src "pyrtl/fifo.v:118.10-118.15"
  wire \tmp67
  attribute \src "pyrtl/fifo.v:58.10-58.14"
  wire \tmp7
  attribute \src "pyrtl/fifo.v:127.10-127.15"
  wire \tmp76
  attribute \src "pyrtl/fifo.v:128.10-128.15"
  wire \tmp77
  attribute \src "pyrtl/fifo.v:129.15-129.20"
  wire width 3 \tmp78
  attribute \src "pyrtl/fifo.v:130.15-130.20"
  wire width 3 \tmp79
  attribute \src "pyrtl/fifo.v:59.10-59.14"
  wire \tmp8
  attribute \src "pyrtl/fifo.v:131.15-131.20"
  wire width 3 \tmp80
  attribute \src "pyrtl/fifo.v:133.15-133.20"
  wire width 3 \tmp82
  attribute \src "pyrtl/fifo.v:134.15-134.20"
  wire width 3 \tmp83
  attribute \src "pyrtl/fifo.v:135.15-135.20"
  wire width 3 \tmp84
  attribute \src "pyrtl/fifo.v:136.15-136.20"
  wire width 3 \tmp85
  attribute \src "pyrtl/fifo.v:137.15-137.20"
  wire width 3 \tmp86
  attribute \src "pyrtl/fifo.v:138.10-138.15"
  wire \tmp87
  attribute \src "pyrtl/fifo.v:139.10-139.15"
  wire \tmp88
  attribute \src "pyrtl/fifo.v:140.15-140.20"
  wire width 3 \tmp89
  attribute \src "pyrtl/fifo.v:16.14-16.19"
  memory width 8 size 8 \mem_0
  attribute \src "pyrtl/fifo.v:212.20-212.32"
  cell $add $add$pyrtl/fifo.v:212$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 4
    connect \A \tmp6
    connect \B 3'001
    connect \Y \tmp20
  end
  attribute \src "pyrtl/fifo.v:224.20-224.32"
  cell $add $add$pyrtl/fifo.v:224$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 4
    connect \A \f_count_probe
    connect \B 3'001
    connect \Y \tmp45
  end
  attribute \src "pyrtl/fifo.v:249.20-249.32"
  cell $add $add$pyrtl/fifo.v:249$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 4
    connect \A \tmp5
    connect \B 3'001
    connect \Y \tmp59
  end
  attribute \src "pyrtl/fifo.v:189.19-189.43"
  cell $and $and$pyrtl/fifo.v:189$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp8
    connect \B \producer_valid_in
    connect \Y \fifo_ready_out
  end
  attribute \src "pyrtl/fifo.v:194.20-194.45"
  cell $and $and$pyrtl/fifo.v:194$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp13
    connect \B \consumer_ready_in
    connect \Y \tmp0
  end
  attribute \src "pyrtl/fifo.v:195.20-195.44"
  cell $and $and$pyrtl/fifo.v:195$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \producer_valid_in
    connect \B \fifo_ready_out
    connect \Y \tmp15
  end
  attribute \src "pyrtl/fifo.v:196.20-196.44"
  cell $and $and$pyrtl/fifo.v:196$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp0
    connect \B \consumer_ready_in
    connect \Y \tmp16
  end
  attribute \src "pyrtl/fifo.v:208.20-208.33"
  cell $and $and$pyrtl/fifo.v:208$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp25
    connect \B \tmp23
    connect \Y \tmp26
  end
  attribute \src "pyrtl/fifo.v:221.20-221.33"
  cell $and $and$pyrtl/fifo.v:221$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp25
    connect \B \tmp37
    connect \Y \tmp38
  end
  attribute \src "pyrtl/fifo.v:227.20-227.33"
  cell $and $and$pyrtl/fifo.v:227$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp24
    connect \B \tmp15
    connect \Y \tmp25
  end
  attribute \src "pyrtl/fifo.v:246.20-246.33"
  cell $and $and$pyrtl/fifo.v:246$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp56
    connect \B \tmp62
    connect \Y \tmp67
  end
  attribute \src "pyrtl/fifo.v:253.20-253.33"
  cell $and $and$pyrtl/fifo.v:253$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp24
    connect \B \tmp54
    connect \Y \tmp55
  end
  attribute \src "pyrtl/fifo.v:254.20-254.33"
  cell $and $and$pyrtl/fifo.v:254$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp55
    connect \B \tmp16
    connect \Y \tmp56
  end
  attribute \src "pyrtl/fifo.v:256.20-256.33"
  cell $and $and$pyrtl/fifo.v:256$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp56
    connect \B \tmp76
    connect \Y \tmp77
  end
  attribute \src "pyrtl/fifo.v:274.5-281.8"
  cell $dffe $auto$ff.cc:266:slice$87
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \tmp80
    connect \EN $auto$opt_dff.cc:194:make_patterns_logic$88
    connect \Q \f_count_probe
  end
  attribute \src "pyrtl/fifo.v:274.5-281.8"
  cell $dffe $auto$ff.cc:266:slice$90
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \tmp83
    connect \EN $auto$opt_dff.cc:194:make_patterns_logic$91
    connect \Q \tmp5
  end
  attribute \src "pyrtl/fifo.v:274.5-281.8"
  cell $dffe $auto$ff.cc:266:slice$93
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \tmp86
    connect \EN $auto$opt_dff.cc:194:make_patterns_logic$94
    connect \Q \tmp6
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \tmp56 \tmp25 \reset_in }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$88
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \tmp77 \tmp67 \reset_in }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$91
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \tmp38 \tmp26 \reset_in }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$94
  end
  attribute \src "pyrtl/fifo.v:287.13-287.34"
  cell $memwr_v2 $auto$proc_memwr.cc:45:proc_memwr$86
    parameter \ABITS 3
    parameter \CLK_ENABLE 1'1
    parameter \CLK_POLARITY 1'1
    parameter \MEMID "\\mem_0"
    parameter \PORTID 0
    parameter \PRIORITY_MASK 0'x
    parameter \WIDTH 8
    connect \ADDR $0$memwr$\mem_0$pyrtl/fifo.v:287$1_ADDR[2:0]$64
    connect \CLK \clk
    connect \DATA $0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65
    connect \EN { $0$memwr$\mem_0$pyrtl/fifo.v:287$1_EN[7:0]$66 [7] $0$memwr$\mem_0$pyrtl/fifo.v:287$1_EN[7:0]$66 [7] $0$memwr$\mem_0$pyrtl/fifo.v:287$1_EN[7:0]$66 [7] $0$memwr$\mem_0$pyrtl/fifo.v:287$1_EN[7:0]$66 [7] $0$memwr$\mem_0$pyrtl/fifo.v:287$1_EN[7:0]$66 [7] $0$memwr$\mem_0$pyrtl/fifo.v:287$1_EN[7:0]$66 [7] $0$memwr$\mem_0$pyrtl/fifo.v:287$1_EN[7:0]$66 [7] $0$memwr$\mem_0$pyrtl/fifo.v:287$1_EN[7:0]$66 [7] }
  end
  attribute \src "pyrtl/fifo.v:187.19-187.36"
  cell $eq $eq$pyrtl/fifo.v:187$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \f_count_probe
    connect \B 3'101
    connect \Y \tmp7
  end
  attribute \src "pyrtl/fifo.v:192.20-192.33"
  cell $logic_not $eq$pyrtl/fifo.v:192$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \f_count_probe
    connect \Y \tmp12
  end
  attribute \src "pyrtl/fifo.v:202.20-202.34"
  cell $eq $eq$pyrtl/fifo.v:202$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tmp20
    connect \B 4'0101
    connect \Y \tmp23
  end
  attribute \src "pyrtl/fifo.v:241.20-241.34"
  cell $eq $eq$pyrtl/fifo.v:241$36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tmp59
    connect \B 4'0101
    connect \Y \tmp62
  end
  attribute \src "pyrtl/fifo.v:290.20-290.25"
  cell $memrd $memrd$\mem_0$pyrtl/fifo.v:290$70
    parameter \ABITS 3
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\mem_0"
    parameter \TRANSPARENT 0
    parameter \WIDTH 8
    connect \ADDR \tmp5
    connect \CLK 1'x
    connect \DATA \fifo_data_out
    connect \EN 1'x
  end
  attribute \src "pyrtl/fifo.v:188.19-188.24"
  cell $not $not$pyrtl/fifo.v:188$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp7
    connect \Y \tmp8
  end
  attribute \src "pyrtl/fifo.v:193.20-193.26"
  cell $not $not$pyrtl/fifo.v:193$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp12
    connect \Y \tmp13
  end
  attribute \src "pyrtl/fifo.v:220.20-220.26"
  cell $not $not$pyrtl/fifo.v:220$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp23
    connect \Y \tmp37
  end
  attribute \src "pyrtl/fifo.v:251.20-251.29"
  cell $not $not$pyrtl/fifo.v:251$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset_in
    connect \Y \tmp24
  end
  attribute \src "pyrtl/fifo.v:252.20-252.26"
  cell $not $not$pyrtl/fifo.v:252$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp15
    connect \Y \tmp54
  end
  attribute \src "pyrtl/fifo.v:255.20-255.26"
  cell $not $not$pyrtl/fifo.v:255$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp62
    connect \Y \tmp76
  end
  attribute \full_case 1
  attribute \src "pyrtl/fifo.v:286.13-286.18|pyrtl/fifo.v:286.9-288.12"
  cell $mux $procmux$72
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \tmp88
    connect \Y $0$memwr$\mem_0$pyrtl/fifo.v:287$1_EN[7:0]$66 [7]
  end
  attribute \full_case 1
  attribute \src "pyrtl/fifo.v:286.13-286.18|pyrtl/fifo.v:286.9-288.12"
  cell $mux $procmux$75
    parameter \WIDTH 8
    connect \A 8'x
    connect \B \producer_data_in
    connect \S \tmp88
    connect \Y $0$memwr$\mem_0$pyrtl/fifo.v:287$1_DATA[7:0]$65
  end
  attribute \full_case 1
  attribute \src "pyrtl/fifo.v:286.13-286.18|pyrtl/fifo.v:286.9-288.12"
  cell $mux $procmux$78
    parameter \WIDTH 3
    connect \A 3'x
    connect \B \tmp89
    connect \S \tmp88
    connect \Y $0$memwr$\mem_0$pyrtl/fifo.v:287$1_ADDR[2:0]$64
  end
  attribute \src "pyrtl/fifo.v:230.20-230.32"
  cell $sub $sub$pyrtl/fifo.v:230$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 4
    connect \A \f_count_probe
    connect \B 3'001
    connect \Y \tmp51
  end
  attribute \src "pyrtl/fifo.v:257.20-257.47"
  cell $mux $ternary$pyrtl/fifo.v:257$49
    parameter \WIDTH 3
    connect \A 3'x
    connect \B 3'000
    connect \S \reset_in
    connect \Y \tmp78
  end
  attribute \src "pyrtl/fifo.v:258.20-258.41"
  cell $mux $ternary$pyrtl/fifo.v:258$50
    parameter \WIDTH 3
    connect \A \tmp78
    connect \B \tmp45 [2:0]
    connect \S \tmp25
    connect \Y \tmp79
  end
  attribute \src "pyrtl/fifo.v:259.20-259.41"
  cell $mux $ternary$pyrtl/fifo.v:259$51
    parameter \WIDTH 3
    connect \A \tmp79
    connect \B \tmp51 [2:0]
    connect \S \tmp56
    connect \Y \tmp80
  end
  attribute \src "pyrtl/fifo.v:261.20-261.46"
  cell $mux $ternary$pyrtl/fifo.v:261$53
    parameter \WIDTH 3
    connect \A \tmp78
    connect \B 3'000
    connect \S \tmp67
    connect \Y \tmp82
  end
  attribute \src "pyrtl/fifo.v:262.20-262.41"
  cell $mux $ternary$pyrtl/fifo.v:262$54
    parameter \WIDTH 3
    connect \A \tmp82
    connect \B \tmp59 [2:0]
    connect \S \tmp77
    connect \Y \tmp83
  end
  attribute \src "pyrtl/fifo.v:263.20-263.47"
  cell $mux $ternary$pyrtl/fifo.v:263$55
    parameter \WIDTH 3
    connect \A 3'x
    connect \B 3'100
    connect \S \reset_in
    connect \Y \tmp84
  end
  attribute \src "pyrtl/fifo.v:264.20-264.46"
  cell $mux $ternary$pyrtl/fifo.v:264$56
    parameter \WIDTH 3
    connect \A \tmp84
    connect \B 3'000
    connect \S \tmp26
    connect \Y \tmp85
  end
  attribute \src "pyrtl/fifo.v:265.20-265.41"
  cell $mux $ternary$pyrtl/fifo.v:265$57
    parameter \WIDTH 3
    connect \A \tmp85
    connect \B \tmp20 [2:0]
    connect \S \tmp38
    connect \Y \tmp86
  end
  attribute \src "pyrtl/fifo.v:266.20-266.51"
  cell $mux $ternary$pyrtl/fifo.v:266$58
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \tmp26
    connect \Y \tmp87
  end
  attribute \src "pyrtl/fifo.v:267.20-267.46"
  cell $mux $ternary$pyrtl/fifo.v:267$59
    parameter \WIDTH 1
    connect \A \tmp87
    connect \B 1'1
    connect \S \tmp38
    connect \Y \tmp88
  end
  attribute \src "pyrtl/fifo.v:268.20-268.46"
  cell $mux $ternary$pyrtl/fifo.v:268$60
    parameter \WIDTH 3
    connect \A 3'000
    connect \B \tmp20 [2:0]
    connect \S \tmp38
    connect \Y \tmp89
  end
  connect \fifo_valid_out { 7'0000000 \tmp0 }
  connect $0$memwr$\mem_0$pyrtl/fifo.v:287$1_EN[7:0]$66 [6:0] { $0$memwr$\mem_0$pyrtl/fifo.v:287$1_EN[7:0]$66 [7] $0$memwr$\mem_0$pyrtl/fifo.v:287$1_EN[7:0]$66 [7] $0$memwr$\mem_0$pyrtl/fifo.v:287$1_EN[7:0]$66 [7] $0$memwr$\mem_0$pyrtl/fifo.v:287$1_EN[7:0]$66 [7] $0$memwr$\mem_0$pyrtl/fifo.v:287$1_EN[7:0]$66 [7] $0$memwr$\mem_0$pyrtl/fifo.v:287$1_EN[7:0]$66 [7] $0$memwr$\mem_0$pyrtl/fifo.v:287$1_EN[7:0]$66 [7] }
end

6. Printing statistics.

=== toplevel ===

   Number of wires:                 52
   Number of wire bits:            125
   Number of public wires:          46
   Number of public wire bits:     103
   Number of memories:               1
   Number of memory bits:           64
   Number of processes:              0
   Number of cells:                 47
     $add_4                          3
     $and_1                         11
     $dffe_3                         3
     $eq_3                           1
     $eq_4                           2
     $logic_not_3                    1
     $memrd                          1
     $memwr_v2                       1
     $mux_1                          3
     $mux_3                         10
     $mux_8                          1
     $not_1                          6
     $reduce_bool_3                  3
     $sub_4                          1

