{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443482642324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443482642329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 28 19:24:02 2015 " "Processing started: Mon Sep 28 19:24:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443482642329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443482642329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2Problem2 -c Lab2Problem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443482642329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1443482642884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2problem2.v 0 0 " "Found 0 design units, including 0 entities, in source file lab2problem2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443482660861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443482660865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443482660865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladdertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladdertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladderTestBench " "Found entity 1: fulladderTestBench" {  } { { "fulladderTestBench.v" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladderTestBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443482660867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443482660867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2problem2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2problem2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Problem2 " "Found entity 1: Lab2Problem2" {  } { { "Lab2Problem2.sv" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443482660870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443482660870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4bits.v 0 0 " "Found 0 design units, including 0 entities, in source file fulladder4bits.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443482660872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/testbench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443482660875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443482660875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder4bits " "Found entity 1: fulladder4bits" {  } { { "fulladder4bits.sv" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443482660878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443482660878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4bits_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder4bits_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder4bits_TestBench " "Found entity 1: fulladder4bits_TestBench" {  } { { "fulladder4bits_TestBench.sv" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder4bits_TestBench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443482660880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443482660880 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2Problem2 " "Elaborating entity \"Lab2Problem2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443482660930 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.sv(136) " "Verilog HDL warning at Lab2Problem2.sv(136): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.sv" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.sv" 136 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1443482660933 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.sv(137) " "Verilog HDL warning at Lab2Problem2.sv(137): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.sv" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.sv" 137 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1443482660933 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.sv(138) " "Verilog HDL warning at Lab2Problem2.sv(138): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.sv" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.sv" 138 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1443482660933 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.sv(139) " "Verilog HDL warning at Lab2Problem2.sv(139): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.sv" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.sv" 139 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1443482660934 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.sv(143) " "Verilog HDL warning at Lab2Problem2.sv(143): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.sv" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.sv" 143 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1443482660934 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.sv(144) " "Verilog HDL warning at Lab2Problem2.sv(144): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.sv" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.sv" 144 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1443482660934 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.sv(145) " "Verilog HDL warning at Lab2Problem2.sv(145): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.sv" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.sv" 145 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1443482660934 "|Lab2Problem2"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Lab2Problem2.sv(146) " "Verilog HDL warning at Lab2Problem2.sv(146): actual bit length 32 differs from formal bit length 1" {  } { { "Lab2Problem2.sv" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.sv" 146 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1443482660934 "|Lab2Problem2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder4bits fulladder4bits:fulladderAB " "Elaborating entity \"fulladder4bits\" for hierarchy \"fulladder4bits:fulladderAB\"" {  } { { "Lab2Problem2.sv" "fulladderAB" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443482660956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder fulladder4bits:fulladderAB\|fulladder:add0 " "Elaborating entity \"fulladder\" for hierarchy \"fulladder4bits:fulladderAB\|fulladder:add0\"" {  } { { "fulladder4bits.sv" "add0" { Text "C:/CODE/Embedded Systems/Lab2Problem2/fulladder4bits.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443482660958 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1443482661798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1443482662218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443482662218 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Lab2Problem2.sv" "" { Text "C:/CODE/Embedded Systems/Lab2Problem2/Lab2Problem2.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443482662296 "|Lab2Problem2|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1443482662296 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1443482662298 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1443482662298 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1443482662298 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1443482662298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "736 " "Peak virtual memory: 736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443482662349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 28 19:24:22 2015 " "Processing ended: Mon Sep 28 19:24:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443482662349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443482662349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443482662349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443482662349 ""}
