# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 85 \
    name x0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x0_0 \
    op interface \
    ports { x0_0_address0 { O 1 vector } x0_0_ce0 { O 1 bit } x0_0_d0 { O 32 vector } x0_0_q0 { I 32 vector } x0_0_we0 { O 1 bit } x0_0_address1 { O 1 vector } x0_0_ce1 { O 1 bit } x0_0_d1 { O 32 vector } x0_0_q1 { I 32 vector } x0_0_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 86 \
    name x0_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x0_1 \
    op interface \
    ports { x0_1_address0 { O 1 vector } x0_1_ce0 { O 1 bit } x0_1_d0 { O 32 vector } x0_1_q0 { I 32 vector } x0_1_we0 { O 1 bit } x0_1_address1 { O 1 vector } x0_1_ce1 { O 1 bit } x0_1_d1 { O 32 vector } x0_1_q1 { I 32 vector } x0_1_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 87 \
    name x0_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x0_2 \
    op interface \
    ports { x0_2_address0 { O 1 vector } x0_2_ce0 { O 1 bit } x0_2_d0 { O 32 vector } x0_2_q0 { I 32 vector } x0_2_we0 { O 1 bit } x0_2_address1 { O 1 vector } x0_2_ce1 { O 1 bit } x0_2_d1 { O 32 vector } x0_2_q1 { I 32 vector } x0_2_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 88 \
    name x0_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x0_3 \
    op interface \
    ports { x0_3_address0 { O 1 vector } x0_3_ce0 { O 1 bit } x0_3_d0 { O 32 vector } x0_3_q0 { I 32 vector } x0_3_we0 { O 1 bit } x0_3_address1 { O 1 vector } x0_3_ce1 { O 1 bit } x0_3_d1 { O 32 vector } x0_3_q1 { I 32 vector } x0_3_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 89 \
    name x0_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x0_4 \
    op interface \
    ports { x0_4_address0 { O 1 vector } x0_4_ce0 { O 1 bit } x0_4_d0 { O 32 vector } x0_4_q0 { I 32 vector } x0_4_we0 { O 1 bit } x0_4_address1 { O 1 vector } x0_4_ce1 { O 1 bit } x0_4_d1 { O 32 vector } x0_4_q1 { I 32 vector } x0_4_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x0_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 90 \
    name x0_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x0_5 \
    op interface \
    ports { x0_5_address0 { O 1 vector } x0_5_ce0 { O 1 bit } x0_5_d0 { O 32 vector } x0_5_q0 { I 32 vector } x0_5_we0 { O 1 bit } x0_5_address1 { O 1 vector } x0_5_ce1 { O 1 bit } x0_5_d1 { O 32 vector } x0_5_q1 { I 32 vector } x0_5_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x0_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 91 \
    name x0_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x0_6 \
    op interface \
    ports { x0_6_address0 { O 1 vector } x0_6_ce0 { O 1 bit } x0_6_d0 { O 32 vector } x0_6_q0 { I 32 vector } x0_6_we0 { O 1 bit } x0_6_address1 { O 1 vector } x0_6_ce1 { O 1 bit } x0_6_d1 { O 32 vector } x0_6_q1 { I 32 vector } x0_6_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x0_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 92 \
    name x0_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x0_7 \
    op interface \
    ports { x0_7_address0 { O 1 vector } x0_7_ce0 { O 1 bit } x0_7_d0 { O 32 vector } x0_7_q0 { I 32 vector } x0_7_we0 { O 1 bit } x0_7_address1 { O 1 vector } x0_7_ce1 { O 1 bit } x0_7_d1 { O 32 vector } x0_7_q1 { I 32 vector } x0_7_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x0_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 93 \
    name x0_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x0_8 \
    op interface \
    ports { x0_8_address0 { O 1 vector } x0_8_ce0 { O 1 bit } x0_8_d0 { O 32 vector } x0_8_q0 { I 32 vector } x0_8_we0 { O 1 bit } x0_8_address1 { O 1 vector } x0_8_ce1 { O 1 bit } x0_8_d1 { O 32 vector } x0_8_q1 { I 32 vector } x0_8_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x0_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 94 \
    name x1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x1_0 \
    op interface \
    ports { x1_0_address0 { O 1 vector } x1_0_ce0 { O 1 bit } x1_0_d0 { O 32 vector } x1_0_q0 { I 32 vector } x1_0_we0 { O 1 bit } x1_0_address1 { O 1 vector } x1_0_ce1 { O 1 bit } x1_0_d1 { O 32 vector } x1_0_q1 { I 32 vector } x1_0_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 95 \
    name x1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x1_1 \
    op interface \
    ports { x1_1_address0 { O 1 vector } x1_1_ce0 { O 1 bit } x1_1_d0 { O 32 vector } x1_1_q0 { I 32 vector } x1_1_we0 { O 1 bit } x1_1_address1 { O 1 vector } x1_1_ce1 { O 1 bit } x1_1_d1 { O 32 vector } x1_1_q1 { I 32 vector } x1_1_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 96 \
    name x1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x1_2 \
    op interface \
    ports { x1_2_address0 { O 1 vector } x1_2_ce0 { O 1 bit } x1_2_d0 { O 32 vector } x1_2_q0 { I 32 vector } x1_2_we0 { O 1 bit } x1_2_address1 { O 1 vector } x1_2_ce1 { O 1 bit } x1_2_d1 { O 32 vector } x1_2_q1 { I 32 vector } x1_2_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 97 \
    name x1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x1_3 \
    op interface \
    ports { x1_3_address0 { O 1 vector } x1_3_ce0 { O 1 bit } x1_3_d0 { O 32 vector } x1_3_q0 { I 32 vector } x1_3_we0 { O 1 bit } x1_3_address1 { O 1 vector } x1_3_ce1 { O 1 bit } x1_3_d1 { O 32 vector } x1_3_q1 { I 32 vector } x1_3_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 98 \
    name x1_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x1_4 \
    op interface \
    ports { x1_4_address0 { O 1 vector } x1_4_ce0 { O 1 bit } x1_4_d0 { O 32 vector } x1_4_q0 { I 32 vector } x1_4_we0 { O 1 bit } x1_4_address1 { O 1 vector } x1_4_ce1 { O 1 bit } x1_4_d1 { O 32 vector } x1_4_q1 { I 32 vector } x1_4_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x1_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 99 \
    name x1_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x1_5 \
    op interface \
    ports { x1_5_address0 { O 1 vector } x1_5_ce0 { O 1 bit } x1_5_d0 { O 32 vector } x1_5_q0 { I 32 vector } x1_5_we0 { O 1 bit } x1_5_address1 { O 1 vector } x1_5_ce1 { O 1 bit } x1_5_d1 { O 32 vector } x1_5_q1 { I 32 vector } x1_5_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x1_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 100 \
    name x1_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x1_6 \
    op interface \
    ports { x1_6_address0 { O 1 vector } x1_6_ce0 { O 1 bit } x1_6_d0 { O 32 vector } x1_6_q0 { I 32 vector } x1_6_we0 { O 1 bit } x1_6_address1 { O 1 vector } x1_6_ce1 { O 1 bit } x1_6_d1 { O 32 vector } x1_6_q1 { I 32 vector } x1_6_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x1_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 101 \
    name x1_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x1_7 \
    op interface \
    ports { x1_7_address0 { O 1 vector } x1_7_ce0 { O 1 bit } x1_7_d0 { O 32 vector } x1_7_q0 { I 32 vector } x1_7_we0 { O 1 bit } x1_7_address1 { O 1 vector } x1_7_ce1 { O 1 bit } x1_7_d1 { O 32 vector } x1_7_q1 { I 32 vector } x1_7_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x1_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 102 \
    name x1_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x1_8 \
    op interface \
    ports { x1_8_address0 { O 1 vector } x1_8_ce0 { O 1 bit } x1_8_d0 { O 32 vector } x1_8_q0 { I 32 vector } x1_8_we0 { O 1 bit } x1_8_address1 { O 1 vector } x1_8_ce1 { O 1 bit } x1_8_d1 { O 32 vector } x1_8_q1 { I 32 vector } x1_8_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x1_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 103 \
    name x2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x2_0 \
    op interface \
    ports { x2_0_address0 { O 1 vector } x2_0_ce0 { O 1 bit } x2_0_d0 { O 32 vector } x2_0_q0 { I 32 vector } x2_0_we0 { O 1 bit } x2_0_address1 { O 1 vector } x2_0_ce1 { O 1 bit } x2_0_d1 { O 32 vector } x2_0_q1 { I 32 vector } x2_0_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 104 \
    name x2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x2_1 \
    op interface \
    ports { x2_1_address0 { O 1 vector } x2_1_ce0 { O 1 bit } x2_1_d0 { O 32 vector } x2_1_q0 { I 32 vector } x2_1_we0 { O 1 bit } x2_1_address1 { O 1 vector } x2_1_ce1 { O 1 bit } x2_1_d1 { O 32 vector } x2_1_q1 { I 32 vector } x2_1_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 105 \
    name x2_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x2_2 \
    op interface \
    ports { x2_2_address0 { O 1 vector } x2_2_ce0 { O 1 bit } x2_2_d0 { O 32 vector } x2_2_q0 { I 32 vector } x2_2_we0 { O 1 bit } x2_2_address1 { O 1 vector } x2_2_ce1 { O 1 bit } x2_2_d1 { O 32 vector } x2_2_q1 { I 32 vector } x2_2_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 106 \
    name x2_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x2_3 \
    op interface \
    ports { x2_3_address0 { O 1 vector } x2_3_ce0 { O 1 bit } x2_3_d0 { O 32 vector } x2_3_q0 { I 32 vector } x2_3_we0 { O 1 bit } x2_3_address1 { O 1 vector } x2_3_ce1 { O 1 bit } x2_3_d1 { O 32 vector } x2_3_q1 { I 32 vector } x2_3_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 107 \
    name x2_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x2_4 \
    op interface \
    ports { x2_4_address0 { O 1 vector } x2_4_ce0 { O 1 bit } x2_4_d0 { O 32 vector } x2_4_q0 { I 32 vector } x2_4_we0 { O 1 bit } x2_4_address1 { O 1 vector } x2_4_ce1 { O 1 bit } x2_4_d1 { O 32 vector } x2_4_q1 { I 32 vector } x2_4_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x2_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 108 \
    name x2_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x2_5 \
    op interface \
    ports { x2_5_address0 { O 1 vector } x2_5_ce0 { O 1 bit } x2_5_d0 { O 32 vector } x2_5_q0 { I 32 vector } x2_5_we0 { O 1 bit } x2_5_address1 { O 1 vector } x2_5_ce1 { O 1 bit } x2_5_d1 { O 32 vector } x2_5_q1 { I 32 vector } x2_5_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x2_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 109 \
    name x2_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x2_6 \
    op interface \
    ports { x2_6_address0 { O 1 vector } x2_6_ce0 { O 1 bit } x2_6_d0 { O 32 vector } x2_6_q0 { I 32 vector } x2_6_we0 { O 1 bit } x2_6_address1 { O 1 vector } x2_6_ce1 { O 1 bit } x2_6_d1 { O 32 vector } x2_6_q1 { I 32 vector } x2_6_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x2_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 110 \
    name x2_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x2_7 \
    op interface \
    ports { x2_7_address0 { O 1 vector } x2_7_ce0 { O 1 bit } x2_7_d0 { O 32 vector } x2_7_q0 { I 32 vector } x2_7_we0 { O 1 bit } x2_7_address1 { O 1 vector } x2_7_ce1 { O 1 bit } x2_7_d1 { O 32 vector } x2_7_q1 { I 32 vector } x2_7_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x2_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 111 \
    name x2_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename x2_8 \
    op interface \
    ports { x2_8_address0 { O 1 vector } x2_8_ce0 { O 1 bit } x2_8_d0 { O 32 vector } x2_8_q0 { I 32 vector } x2_8_we0 { O 1 bit } x2_8_address1 { O 1 vector } x2_8_ce1 { O 1 bit } x2_8_d1 { O 32 vector } x2_8_q1 { I 32 vector } x2_8_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'x2_8'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name class_hw0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_class_hw0 \
    op interface \
    ports { class_hw0 { O 16 vector } class_hw0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name class_hw1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_class_hw1 \
    op interface \
    ports { class_hw1 { O 16 vector } class_hw1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name class_hw2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_class_hw2 \
    op interface \
    ports { class_hw2 { O 16 vector } class_hw2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


