library verilog;
use verilog.vl_types.all;
entity ahb_decoder is
    port(
        HADDR           : in     vl_logic_vector(33 downto 0);
        HSELx0          : out    vl_logic;
        HSELx7          : out    vl_logic;
        HSELx1          : out    vl_logic;
        HSELx2          : out    vl_logic;
        HSELx3          : out    vl_logic;
        HSELx4          : out    vl_logic;
        HSELx5          : out    vl_logic;
        HSELx6          : out    vl_logic
    );
end ahb_decoder;
