Analysis & Elaboration report for alu
Tue Mar 21 14:52:32 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |alu
  5. Parameter Settings for User Entity Instance: logic_alu:LU
  6. Parameter Settings for User Entity Instance: logic_alu:LU|and_gate:u1
  7. Parameter Settings for User Entity Instance: logic_alu:LU|or_gate:u2
  8. Parameter Settings for User Entity Instance: logic_alu:LU|xor_gate:u3
  9. Parameter Settings for User Entity Instance: logic_alu:LU|shiftR_gate:u4
 10. Parameter Settings for User Entity Instance: logic_alu:LU|shiftL_gate:u5
 11. Parameter Settings for User Entity Instance: arith_alu:AUS
 12. Parameter Settings for User Entity Instance: arith_alu:AUS|n_bit_adder:U0
 13. Parameter Settings for User Entity Instance: arith_alu:AUS|n_bit_adder:U0|n_bit_adder_sub:U0
 14. Parameter Settings for User Entity Instance: arith_alu:AUS|n_bit_substractor:U1
 15. Parameter Settings for User Entity Instance: arith_alu:AUS|n_bit_substractor:U1|n_bit_compare:U0
 16. Parameter Settings for User Entity Instance: arith_alu:AUS|n_bit_substractor:U1|n_bit_adder_sub:U1
 17. Parameter Settings for User Entity Instance: arith_alu:AUS|resultado:U2
 18. Parameter Settings for User Entity Instance: arith_alu:AUS|resultado:U2|n_bit_compare:U2
 19. Parameter Settings for User Entity Instance: arith_alu:AUS|resultado:U2|n_bit_compare:U3
 20. Parameter Settings for User Entity Instance: arith_alu:AUR
 21. Parameter Settings for User Entity Instance: arith_alu:AUR|n_bit_adder:U0
 22. Parameter Settings for User Entity Instance: arith_alu:AUR|n_bit_adder:U0|n_bit_adder_sub:U0
 23. Parameter Settings for User Entity Instance: arith_alu:AUR|n_bit_substractor:U1
 24. Parameter Settings for User Entity Instance: arith_alu:AUR|n_bit_substractor:U1|n_bit_compare:U0
 25. Parameter Settings for User Entity Instance: arith_alu:AUR|n_bit_substractor:U1|n_bit_adder_sub:U1
 26. Parameter Settings for User Entity Instance: arith_alu:AUR|resultado:U2
 27. Parameter Settings for User Entity Instance: arith_alu:AUR|resultado:U2|n_bit_compare:U2
 28. Parameter Settings for User Entity Instance: arith_alu:AUR|resultado:U2|n_bit_compare:U3
 29. Analysis & Elaboration Settings
 30. Port Connectivity Checks: "arith_alu:AUR"
 31. Port Connectivity Checks: "arith_alu:AUS|resultado:U2|n_bit_compare:U3"
 32. Port Connectivity Checks: "arith_alu:AUS|resultado:U2|n_bit_compare:U2"
 33. Port Connectivity Checks: "arith_alu:AUS|n_bit_substractor:U1|n_bit_adder_sub:U1"
 34. Port Connectivity Checks: "arith_alu:AUS|n_bit_substractor:U1|n_bit_compare:U0"
 35. Port Connectivity Checks: "arith_alu:AUS|n_bit_adder:U0|n_bit_adder_sub:U0"
 36. Port Connectivity Checks: "arith_alu:AUS"
 37. Port Connectivity Checks: "logic_alu:LU|shiftL_gate:u5"
 38. Port Connectivity Checks: "logic_alu:LU|shiftR_gate:u4"
 39. Port Connectivity Checks: "logic_alu:LU|xor_gate:u3"
 40. Port Connectivity Checks: "logic_alu:LU|or_gate:u2"
 41. Port Connectivity Checks: "logic_alu:LU|and_gate:u1"
 42. Port Connectivity Checks: "logic_alu:LU"
 43. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+-------------------------------+------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Tue Mar 21 14:52:32 2023          ;
; Quartus Prime Version         ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                 ; alu                                            ;
; Top-level Entity Name         ; alu                                            ;
; Family                        ; Cyclone V                                      ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                      ;
; Total registers               ; N/A until Partition Merge                      ;
; Total pins                    ; N/A until Partition Merge                      ;
; Total virtual pins            ; N/A until Partition Merge                      ;
; Total block memory bits       ; N/A until Partition Merge                      ;
; Total PLLs                    ; N/A until Partition Merge                      ;
; Total DLLs                    ; N/A until Partition Merge                      ;
+-------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |alu ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: logic_alu:LU ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; N              ; 4     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logic_alu:LU|and_gate:u1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 4     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logic_alu:LU|or_gate:u2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; N              ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logic_alu:LU|xor_gate:u3 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 4     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logic_alu:LU|shiftR_gate:u4 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logic_alu:LU|shiftL_gate:u5 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arith_alu:AUS ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arith_alu:AUS|n_bit_adder:U0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 4     ; Signed Integer                                   ;
; cin            ; 0     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arith_alu:AUS|n_bit_adder:U0|n_bit_adder_sub:U0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arith_alu:AUS|n_bit_substractor:U1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 4     ; Signed Integer                                         ;
; cin            ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arith_alu:AUS|n_bit_substractor:U1|n_bit_compare:U0 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arith_alu:AUS|n_bit_substractor:U1|n_bit_adder_sub:U1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arith_alu:AUS|resultado:U2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arith_alu:AUS|resultado:U2|n_bit_compare:U2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arith_alu:AUS|resultado:U2|n_bit_compare:U3 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arith_alu:AUR ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; N              ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arith_alu:AUR|n_bit_adder:U0 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; N              ; 4     ; Signed Integer                                   ;
; cin            ; 0     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arith_alu:AUR|n_bit_adder:U0|n_bit_adder_sub:U0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arith_alu:AUR|n_bit_substractor:U1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; N              ; 4     ; Signed Integer                                         ;
; cin            ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arith_alu:AUR|n_bit_substractor:U1|n_bit_compare:U0 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arith_alu:AUR|n_bit_substractor:U1|n_bit_adder_sub:U1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arith_alu:AUR|resultado:U2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arith_alu:AUR|resultado:U2|n_bit_compare:U2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arith_alu:AUR|resultado:U2|n_bit_compare:U3 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; alu                ; alu                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arith_alu:AUR"                                                                                                                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; option     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; option[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; answer     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; cout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; neg        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; zero       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; overflow   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; display    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arith_alu:AUS|resultado:U2|n_bit_compare:U3"                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; a       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; smaller ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arith_alu:AUS|resultado:U2|n_bit_compare:U2"                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; b       ; Input  ; Info     ; Stuck at GND                                                                        ;
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; smaller ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arith_alu:AUS|n_bit_substractor:U1|n_bit_adder_sub:U1"                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arith_alu:AUS|n_bit_substractor:U1|n_bit_compare:U0"                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; equal   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arith_alu:AUS|n_bit_adder:U0|n_bit_adder_sub:U0"                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arith_alu:AUS"                                                                                                                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; option     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; option[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; neg        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; zero       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; overflow   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; display    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logic_alu:LU|shiftL_gate:u5"                                                                                                                                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a             ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b             ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r_shiftL_gate ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logic_alu:LU|shiftR_gate:u4"                                                                                                                                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a             ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b             ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r_shiftR_gate ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logic_alu:LU|xor_gate:u3"                                                                                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a          ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b          ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r_xor_gate ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND.            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logic_alu:LU|or_gate:u2"                                                                                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a         ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b         ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r_or_gate ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND.            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logic_alu:LU|and_gate:u1"                                                                                                                                                              ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a          ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b          ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; r_and_gate ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND.            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logic_alu:LU"                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; r_and    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r_or     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r_xor    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r_shiftR ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r_shiftL ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Tue Mar 21 14:52:23 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: alu_tb File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu_tb.sv Line: 2
Info (12021): Found 8 design units, including 8 entities, in source file arith_alu.sv
    Info (12023): Found entity 1: arith_alu File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 7
    Info (12023): Found entity 2: resultado File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 98
    Info (12023): Found entity 3: n_bit_substractor File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 130
    Info (12023): Found entity 4: n_bit_adder File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 166
    Info (12023): Found entity 5: n_bit_adder_sub File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 177
    Info (12023): Found entity 6: full_adder File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 203
    Info (12023): Found entity 7: n_bit_compare File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 212
    Info (12023): Found entity 8: bit_compare File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 229
Info (12021): Found 6 design units, including 6 entities, in source file logic_alu.sv
    Info (12023): Found entity 1: logic_alu File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv Line: 1
    Info (12023): Found entity 2: and_gate File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv Line: 12
    Info (12023): Found entity 3: or_gate File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv Line: 16
    Info (12023): Found entity 4: xor_gate File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv Line: 20
    Info (12023): Found entity 5: shiftR_gate File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv Line: 24
    Info (12023): Found entity 6: shiftL_gate File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file multiplexor.sv
    Info (12023): Found entity 1: multiplexor File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/multiplexor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file calculadora.sv
    Info (12023): Found entity 1: calculadora File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/calculadora.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at alu_tb.sv(10): created implicit net for "r_and" File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu_tb.sv Line: 10
Warning (10236): Verilog HDL Implicit Net warning at alu_tb.sv(10): created implicit net for "r_or" File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu_tb.sv Line: 10
Warning (10236): Verilog HDL Implicit Net warning at alu_tb.sv(10): created implicit net for "r_xor" File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu_tb.sv Line: 10
Warning (10236): Verilog HDL Implicit Net warning at alu_tb.sv(10): created implicit net for "r_shiftR" File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu_tb.sv Line: 10
Warning (10236): Verilog HDL Implicit Net warning at alu_tb.sv(10): created implicit net for "r_shiftL" File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu_tb.sv Line: 10
Info (12127): Elaborating entity "alu" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at alu.sv(4): object "resultado_aux" assigned a value but never read File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv Line: 4
Warning (10858): Verilog HDL warning at alu.sv(5): object cout_aux used but never assigned File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv Line: 5
Warning (10858): Verilog HDL warning at alu.sv(5): object neg_aux used but never assigned File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv Line: 5
Warning (10858): Verilog HDL warning at alu.sv(5): object zero_aux used but never assigned File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv Line: 5
Warning (10858): Verilog HDL warning at alu.sv(5): object overflow_aux used but never assigned File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv Line: 5
Warning (10235): Verilog HDL Always Construct warning at alu.sv(18): variable "resultado_s" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv Line: 18
Warning (10235): Verilog HDL Always Construct warning at alu.sv(22): variable "resultado_r" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv Line: 22
Warning (10235): Verilog HDL Always Construct warning at alu.sv(26): variable "r_and" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv Line: 26
Warning (10235): Verilog HDL Always Construct warning at alu.sv(29): variable "r_or" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv Line: 29
Warning (10235): Verilog HDL Always Construct warning at alu.sv(32): variable "r_xor" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv Line: 32
Warning (10235): Verilog HDL Always Construct warning at alu.sv(35): variable "r_shiftR" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv Line: 35
Warning (10235): Verilog HDL Always Construct warning at alu.sv(38): variable "r_shiftL" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv Line: 38
Warning (10030): Net "cout_aux" at alu.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv Line: 5
Warning (10030): Net "neg_aux" at alu.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv Line: 5
Warning (10030): Net "zero_aux" at alu.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv Line: 5
Warning (10030): Net "overflow_aux" at alu.sv(5) has no driver or initial value, using a default initial value '0' File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv Line: 5
Info (12128): Elaborating entity "logic_alu" for hierarchy "logic_alu:LU" File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv Line: 11
Info (12128): Elaborating entity "and_gate" for hierarchy "logic_alu:LU|and_gate:u1" File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv Line: 4
Info (12128): Elaborating entity "or_gate" for hierarchy "logic_alu:LU|or_gate:u2" File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv Line: 5
Info (12128): Elaborating entity "xor_gate" for hierarchy "logic_alu:LU|xor_gate:u3" File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv Line: 6
Info (12128): Elaborating entity "shiftR_gate" for hierarchy "logic_alu:LU|shiftR_gate:u4" File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv Line: 7
Info (12128): Elaborating entity "shiftL_gate" for hierarchy "logic_alu:LU|shiftL_gate:u5" File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/logic_alu.sv Line: 8
Info (12128): Elaborating entity "arith_alu" for hierarchy "arith_alu:AUS" File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/alu.sv Line: 12
Warning (10240): Verilog HDL Always Construct warning at arith_alu.sv(37): inferring latch(es) for variable "answerp", which holds its previous value in one or more paths through the always construct File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 37
Warning (10240): Verilog HDL Always Construct warning at arith_alu.sv(37): inferring latch(es) for variable "cout_a", which holds its previous value in one or more paths through the always construct File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 37
Warning (10240): Verilog HDL Always Construct warning at arith_alu.sv(37): inferring latch(es) for variable "neg_a", which holds its previous value in one or more paths through the always construct File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 37
Info (10041): Inferred latch for "neg_a" at arith_alu.sv(40) File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 40
Info (10041): Inferred latch for "cout_a" at arith_alu.sv(40) File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 40
Info (10041): Inferred latch for "answerp[0]" at arith_alu.sv(40) File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 40
Info (10041): Inferred latch for "answerp[1]" at arith_alu.sv(40) File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 40
Info (10041): Inferred latch for "answerp[2]" at arith_alu.sv(40) File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 40
Info (10041): Inferred latch for "answerp[3]" at arith_alu.sv(40) File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 40
Info (12128): Elaborating entity "n_bit_adder" for hierarchy "arith_alu:AUS|n_bit_adder:U0" File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 33
Info (12128): Elaborating entity "n_bit_adder_sub" for hierarchy "arith_alu:AUS|n_bit_adder:U0|n_bit_adder_sub:U0" File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 172
Info (12128): Elaborating entity "full_adder" for hierarchy "arith_alu:AUS|n_bit_adder:U0|n_bit_adder_sub:U0|full_adder:generate_N_bit_Adder[0].f" File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 190
Info (12128): Elaborating entity "n_bit_substractor" for hierarchy "arith_alu:AUS|n_bit_substractor:U1" File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 34
Warning (10036): Verilog HDL or VHDL warning at arith_alu.sv(138): object "eq" assigned a value but never read File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 138
Warning (10036): Verilog HDL or VHDL warning at arith_alu.sv(138): object "gr" assigned a value but never read File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 138
Info (12128): Elaborating entity "n_bit_compare" for hierarchy "arith_alu:AUS|n_bit_substractor:U1|n_bit_compare:U0" File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 144
Info (12128): Elaborating entity "resultado" for hierarchy "arith_alu:AUS|resultado:U2" File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 46
Warning (12020): Port "cin" on the entity instantiation of "U1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 161
Warning (12020): Port "cin" on the entity instantiation of "U0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/adri/OneDrive/Documentos/taller_digital/lab3/arith_alu.sv Line: 172
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4788 megabytes
    Info: Processing ended: Tue Mar 21 14:52:32 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


