
==============================================================================
XRT Build Version: 2.9.317 (2020.2_PU1)
       Build Date: 2021-03-13 05:10:45
          Hash ID: b0230e59e22351fb957dc46a6e68d7560e5f630c
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.1) on Wed May 27 19:54:35 MDT 2020
   Version:                2.9.317
   Kernels:                Conv_sysarr
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          2cbcf271-9ad7-4e40-ad3f-23300ab6e5a9
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u200
   Name:                   xdma
   Version:                201830.2
   Generated Version:      Vivado 2018.3 (SW Build: 2568420)
   Created:                Tue Jun 25 06:55:20 2019
   FPGA Device:            xcu200
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au200:1.0
   Board Part:             xilinx.com:au200:part0:1.0
   Platform VBNV:          xilinx_u200_xdma_201830_2
   Static UUID:            c102e7af-b2b8-4381-992b-9a00cc3863eb
   Feature ROM TimeStamp:  1561465320

Clocks
------
   Name:      DATA_CLK
   Index:     0
   Type:      DATA
   Frequency: 100 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x5000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x6000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank3
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x7000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x3000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x3000200000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x3000400000
   Address Size: 0x20000
   Bank Used:    No
==============================================================================
Kernel: Conv_sysarr

Definition
----------
   Signature: Conv_sysarr (unsigned int K, unsigned int C, unsigned int WH, unsigned int WH_in, unsigned int RS, unsigned int L2_TILENUM_K, unsigned int L2_TILENUM_C, unsigned int L2_TILENUM_W, unsigned int L2_TILENUM_H, unsigned int L2_TILENUM_R, unsigned int L2_TILENUM_S, unsigned int K_L2, unsigned int C_L2, unsigned int W_L2, unsigned int H_L2, unsigned int W_in_L2, unsigned int H_in_L2, unsigned int R_L2, unsigned int S_L2, unsigned int L1_TILENUM_K, unsigned int L1_TILENUM_C, unsigned int L1_TILENUM_W, unsigned int L1_TILENUM_H, unsigned int L1_TILENUM_R, unsigned int L1_TILENUM_S, unsigned int K_L1, unsigned int C_L1, unsigned int W_L1, unsigned int H_L1, unsigned int W_in_L1, unsigned int H_in_L1, unsigned int R_L1, unsigned int S_L1, unsigned int TILESIZE_W, unsigned int TILESIZE_H, unsigned int TILESIZE_R, unsigned int TILESIZE_S, void* bias_in, void* weight_in, void* data_in, void* conv_out)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    128 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    128 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    128 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        Conv_sysarr_1
   Base Address: 0x1c00000

   Argument:          K
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          C
   Register Offset:   0x18
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          WH
   Register Offset:   0x20
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          WH_in
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          RS
   Register Offset:   0x30
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          L2_TILENUM_K
   Register Offset:   0x38
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          L2_TILENUM_C
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          L2_TILENUM_W
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          L2_TILENUM_H
   Register Offset:   0x50
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          L2_TILENUM_R
   Register Offset:   0x58
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          L2_TILENUM_S
   Register Offset:   0x60
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          K_L2
   Register Offset:   0x68
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          C_L2
   Register Offset:   0x70
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          W_L2
   Register Offset:   0x78
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          H_L2
   Register Offset:   0x80
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          W_in_L2
   Register Offset:   0x88
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          H_in_L2
   Register Offset:   0x90
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          R_L2
   Register Offset:   0x98
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          S_L2
   Register Offset:   0xA0
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          L1_TILENUM_K
   Register Offset:   0xA8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          L1_TILENUM_C
   Register Offset:   0xB0
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          L1_TILENUM_W
   Register Offset:   0xB8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          L1_TILENUM_H
   Register Offset:   0xC0
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          L1_TILENUM_R
   Register Offset:   0xC8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          L1_TILENUM_S
   Register Offset:   0xD0
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          K_L1
   Register Offset:   0xD8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          C_L1
   Register Offset:   0xE0
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          W_L1
   Register Offset:   0xE8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          H_L1
   Register Offset:   0xF0
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          W_in_L1
   Register Offset:   0xF8
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          H_in_L1
   Register Offset:   0x100
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          R_L1
   Register Offset:   0x108
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          S_L1
   Register Offset:   0x110
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          TILESIZE_W
   Register Offset:   0x118
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          TILESIZE_H
   Register Offset:   0x120
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          TILESIZE_R
   Register Offset:   0x128
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          TILESIZE_S
   Register Offset:   0x130
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          bias_in
   Register Offset:   0x138
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          weight_in
   Register Offset:   0x144
   Port:              M_AXI_GMEM1
   Memory:            bank1 (MEM_DDR4)

   Argument:          data_in
   Register Offset:   0x150
   Port:              M_AXI_GMEM2
   Memory:            bank2 (MEM_DDR4)

   Argument:          conv_out
   Register Offset:   0x15C
   Port:              M_AXI_GMEM3
   Memory:            bank3 (MEM_DDR4)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.1 - Wed May 27 19:54:35 MDT 2020 (SW BUILD: 2902540)
   Command Line:  v++ -l --profile_kernel data:Conv_sysarr:Conv_sysarr_1:data_in -t hw --platform xilinx_u200_xdma_201830_2 --save-temps -g conv.hw.xo -oconv.hw.xclbin --config config_sp -j 12 
   Options:       -l
                  --profile_kernel data:Conv_sysarr:Conv_sysarr_1:data_in
                  -t hw
                  --platform xilinx_u200_xdma_201830_2
                  --save-temps
                  -g conv.hw.xo
                  -oconv.hw.xclbin
                  --config config_sp
                  -j 12 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
