<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>SBIR Phase I:   Test System for Non-Contact Electrical Characterization and Yield Improvement of Microcircuits</AwardTitle>
<AwardEffectiveDate>01/01/2006</AwardEffectiveDate>
<AwardExpirationDate>06/30/2006</AwardExpirationDate>
<AwardTotalIntnAmount>100000.00</AwardTotalIntnAmount>
<AwardAmount>100000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>07070000</Code>
<Directorate>
<Abbreviation>ENG</Abbreviation>
<LongName>Directorate For Engineering</LongName>
</Directorate>
<Division>
<Abbreviation>IIP</Abbreviation>
<LongName>Div Of Industrial Innovation &amp; Partnersh</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Muralidharan Nair</SignBlockName>
</ProgramOfficer>
<AbstractNarration>This Small Business Innovation Research Phase I project will develop a theoretical and experimental proof-of-concept, along with instrumentation and technique, for non-contact, in-line resistance measurement of nanostructures (transistors, interconnects, contacts, via, etc.), required to improve the process yield of today's integrated circuit (IC) chips. Conventional methods for the electrical characterization of microcircuits focus on test structures that use dedicated test wafers. Measurements are performed post fabrication with predefined landing pads that consume valuable silicon real estate. The data obtained from the dedicated wafer are used for product wafer characterization and yield estimation; however, such data are not necessarily accurate for IC chip design on product wafers. This project involves developing a next generation electrical test (e-test) technique, for non-contact interconnects capacitance (C) measurement, without the need for probe pads, using MEMS-based piezoelectric nanoprobes that are self-activating and self-sensing. &lt;br/&gt;&lt;br/&gt;This test system for non-contact R and C measurement will revolutionize the microcircuit e-test characterization. The innovations proposed herein include the in-line non-contact e-test technique for R measurement, and (along with C measurement) on-the-fly determination of such interconnect process parameters as line width (top and bottom), wire thickness, and trapezoidal shape of the copper interconnect under test. These interconnect process parameters can be used for back end IC process characterization and monitoring to ensure the process is running within specs. &lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>11/04/2005</MinAmdLetterDate>
<MaxAmdLetterDate>11/04/2005</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0539160</AwardID>
<Investigator>
<FirstName>Rimma</FirstName>
<LastName>Pirogova</LastName>
<EmailAddress>rimma@siprosys.com</EmailAddress>
<StartDate>11/04/2005</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Siprosys Inc.</Name>
<CityName>San Jose</CityName>
<ZipCode>951352207</ZipCode>
<PhoneNumber>4088501202</PhoneNumber>
<StreetAddress>6235 Robin Ridge Ct.</StreetAddress>
<CountryName>United States</CountryName>
<StateName>California</StateName>
<StateCode>CA</StateCode>
</Institution>
<FoaInformation>
<Code>0308000</Code>
<Name>Industrial Technology</Name>
</FoaInformation>
<ProgramElement>
<Code>5371</Code>
<Text>SBIR Phase I</Text>
</ProgramElement>
<ProgramReference>
<Code>4080</Code>
<Text>ADVANCED COMP RESEARCH PROGRAM</Text>
</ProgramReference>
<ProgramReference>
<Code>9102</Code>
<Text>WOMEN, MINORITY, DISABLED, NEC</Text>
</ProgramReference>
<ProgramReference>
<Code>9139</Code>
<Text>INFORMATION INFRASTRUCTURE &amp; TECH APPL</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
