Version 4
SHEET 1 1016 680
WIRE 144 16 128 16
WIRE 304 16 288 16
WIRE 592 16 576 16
WIRE 752 16 736 16
WIRE 144 192 128 192
WIRE 304 192 288 192
WIRE 592 192 576 192
WIRE 752 192 736 192
WIRE 208 352 192 352
WIRE 672 352 656 352
FLAG 208 352 u
IOPIN 208 352 Out
FLAG 128 16 u
IOPIN 128 16 In
FLAG 128 192 u
IOPIN 128 192 In
FLAG 304 192 y_lead_c
IOPIN 304 192 Out
FLAG 304 16 y_lag_c
IOPIN 304 16 Out
FLAG 576 16 u
IOPIN 576 16 In
FLAG 752 16 y_lag_d
IOPIN 752 16 Out
FLAG 672 352 GCLK
IOPIN 672 352 Out
FLAG 576 192 u
IOPIN 576 192 In
FLAG 752 192 y_lead_d
IOPIN 752 192 Out
SYMBOL Contraille\\Continuous\\contraille-phase-lag 208 16 R0
WINDOW 3 0 48 Center 2
SYMATTR Value alpha={alpha},T1={T1}
SYMATTR InstName U1
SYMBOL Contraille\\Continuous\\contraille-phase-lead 208 192 R0
SYMATTR InstName U2
SYMATTR Value beta={beta},T2={T2}
SYMBOL Contraille\\Sources\\contraille-unit-step 128 352 R0
SYMATTR InstName U3
SYMBOL Contraille\\Discrete\\contraille-phase-lag-discrete-gclock 656 16 R0
SYMATTR Value alpha={alpha},T1={T1},Ts={Ts}
SYMATTR InstName U4
SYMBOL Contraille\\Sources\\contraille-pulse-fixed-duty 608 352 R0
SYMATTR Value f={1/Ts},phi=0,d=0.5
SYMATTR InstName U5
SYMBOL Contraille\\Discrete\\contraille-phase-lead-discrete-gclock 656 192 R0
SYMATTR Value beta={beta},T2={T2},Ts={Ts}
SYMATTR InstName U6
TEXT 80 312 Left 2 ;Input step
TEXT 160 -32 Left 2 ;Phase lag compensation
TEXT 160 144 Left 2 ;Phase lead compensation
TEXT 96 -168 Left 2 !.tran 10
TEXT 56 -264 Left 4 ;Cont./disc. phase-lead/-lag compensations
TEXT 608 -32 Left 2 ;Phase lag compensation, Tustin
TEXT 96 -136 Left 2 !.param alpha=10 T1=0.1 beta=0.1 T2=1 Ts=50m
TEXT 96 -112 Left 2 !.global GCLK
TEXT 560 312 Left 2 ;Sampling clock (global)
TEXT 608 144 Left 2 ;Phase lead compensation, Tustin
TEXT 80 -216 Left 2 ;© 2020 @RR_Inyo
