#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Rx */
#define Rx__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Rx__0__MASK 0x80u
#define Rx__0__PC CYREG_PRT3_PC7
#define Rx__0__PORT 3u
#define Rx__0__SHIFT 7
#define Rx__AG CYREG_PRT3_AG
#define Rx__AMUX CYREG_PRT3_AMUX
#define Rx__BIE CYREG_PRT3_BIE
#define Rx__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rx__BYP CYREG_PRT3_BYP
#define Rx__CTL CYREG_PRT3_CTL
#define Rx__DM0 CYREG_PRT3_DM0
#define Rx__DM1 CYREG_PRT3_DM1
#define Rx__DM2 CYREG_PRT3_DM2
#define Rx__DR CYREG_PRT3_DR
#define Rx__INP_DIS CYREG_PRT3_INP_DIS
#define Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Rx__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rx__LCD_EN CYREG_PRT3_LCD_EN
#define Rx__MASK 0x80u
#define Rx__PORT 3u
#define Rx__PRT CYREG_PRT3_PRT
#define Rx__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rx__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rx__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rx__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rx__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rx__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rx__PS CYREG_PRT3_PS
#define Rx__SHIFT 7
#define Rx__SLW CYREG_PRT3_SLW

/* Tx */
#define Tx__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Tx__0__MASK 0x20u
#define Tx__0__PC CYREG_PRT3_PC5
#define Tx__0__PORT 3u
#define Tx__0__SHIFT 5
#define Tx__AG CYREG_PRT3_AG
#define Tx__AMUX CYREG_PRT3_AMUX
#define Tx__BIE CYREG_PRT3_BIE
#define Tx__BIT_MASK CYREG_PRT3_BIT_MASK
#define Tx__BYP CYREG_PRT3_BYP
#define Tx__CTL CYREG_PRT3_CTL
#define Tx__DM0 CYREG_PRT3_DM0
#define Tx__DM1 CYREG_PRT3_DM1
#define Tx__DM2 CYREG_PRT3_DM2
#define Tx__DR CYREG_PRT3_DR
#define Tx__INP_DIS CYREG_PRT3_INP_DIS
#define Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Tx__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Tx__LCD_EN CYREG_PRT3_LCD_EN
#define Tx__MASK 0x20u
#define Tx__PORT 3u
#define Tx__PRT CYREG_PRT3_PRT
#define Tx__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Tx__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Tx__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Tx__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Tx__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Tx__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Tx__PS CYREG_PRT3_PS
#define Tx__SHIFT 5
#define Tx__SLW CYREG_PRT3_SLW

/* ADC_DEC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DSM */
#define ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM__CLK CYREG_DSM0_CLK
#define ADC_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM__MISC CYREG_DSM0_MISC
#define ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DSM__TST1 CYREG_DSM0_TST1

/* ADC_Ext_CP_Clk */
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__INDEX 0x00u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x20000000u
#define ADC_IRQ__INTC_NUMBER 29u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_theACLK */
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* Ain */
#define Ain__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Ain__0__MASK 0x08u
#define Ain__0__PC CYREG_PRT3_PC3
#define Ain__0__PORT 3u
#define Ain__0__SHIFT 3
#define Ain__AG CYREG_PRT3_AG
#define Ain__AMUX CYREG_PRT3_AMUX
#define Ain__BIE CYREG_PRT3_BIE
#define Ain__BIT_MASK CYREG_PRT3_BIT_MASK
#define Ain__BYP CYREG_PRT3_BYP
#define Ain__CTL CYREG_PRT3_CTL
#define Ain__DM0 CYREG_PRT3_DM0
#define Ain__DM1 CYREG_PRT3_DM1
#define Ain__DM2 CYREG_PRT3_DM2
#define Ain__DR CYREG_PRT3_DR
#define Ain__INP_DIS CYREG_PRT3_INP_DIS
#define Ain__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Ain__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Ain__LCD_EN CYREG_PRT3_LCD_EN
#define Ain__MASK 0x08u
#define Ain__PORT 3u
#define Ain__PRT CYREG_PRT3_PRT
#define Ain__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Ain__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Ain__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Ain__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Ain__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Ain__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Ain__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Ain__PS CYREG_PRT3_PS
#define Ain__SHIFT 3
#define Ain__SLW CYREG_PRT3_SLW

/* DAC_viDAC8 */
#define DAC_viDAC8__CR0 CYREG_DAC3_CR0
#define DAC_viDAC8__CR1 CYREG_DAC3_CR1
#define DAC_viDAC8__D CYREG_DAC3_D
#define DAC_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define DAC_viDAC8__PM_ACT_MSK 0x08u
#define DAC_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define DAC_viDAC8__PM_STBY_MSK 0x08u
#define DAC_viDAC8__STROBE CYREG_DAC3_STROBE
#define DAC_viDAC8__SW0 CYREG_DAC3_SW0
#define DAC_viDAC8__SW2 CYREG_DAC3_SW2
#define DAC_viDAC8__SW3 CYREG_DAC3_SW3
#define DAC_viDAC8__SW4 CYREG_DAC3_SW4
#define DAC_viDAC8__TR CYREG_DAC3_TR
#define DAC_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define DAC_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define DAC_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define DAC_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define DAC_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define DAC_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define DAC_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define DAC_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define DAC_viDAC8__TST CYREG_DAC3_TST

/* I2C_I2C_FF */
#define I2C_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_I2C_FF__D CYREG_I2C_D
#define I2C_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
#define I2C_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_I2C_IRQ__INTC_NUMBER 15u
#define I2C_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LCD_LCDPort */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* RST */
#define RST__0__INTTYPE CYREG_PICU0_INTTYPE0
#define RST__0__MASK 0x01u
#define RST__0__PC CYREG_PRT0_PC0
#define RST__0__PORT 0u
#define RST__0__SHIFT 0
#define RST__AG CYREG_PRT0_AG
#define RST__AMUX CYREG_PRT0_AMUX
#define RST__BIE CYREG_PRT0_BIE
#define RST__BIT_MASK CYREG_PRT0_BIT_MASK
#define RST__BYP CYREG_PRT0_BYP
#define RST__CTL CYREG_PRT0_CTL
#define RST__DM0 CYREG_PRT0_DM0
#define RST__DM1 CYREG_PRT0_DM1
#define RST__DM2 CYREG_PRT0_DM2
#define RST__DR CYREG_PRT0_DR
#define RST__INP_DIS CYREG_PRT0_INP_DIS
#define RST__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define RST__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RST__LCD_EN CYREG_PRT0_LCD_EN
#define RST__MASK 0x01u
#define RST__PORT 0u
#define RST__PRT CYREG_PRT0_PRT
#define RST__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RST__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RST__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RST__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RST__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RST__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RST__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RST__PS CYREG_PRT0_PS
#define RST__SHIFT 0
#define RST__SLW CYREG_PRT0_SLW

/* SCL */
#define SCL__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL__0__MASK 0x01u
#define SCL__0__PC CYREG_PRT12_PC0
#define SCL__0__PORT 12u
#define SCL__0__SHIFT 0
#define SCL__AG CYREG_PRT12_AG
#define SCL__BIE CYREG_PRT12_BIE
#define SCL__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL__BYP CYREG_PRT12_BYP
#define SCL__DM0 CYREG_PRT12_DM0
#define SCL__DM1 CYREG_PRT12_DM1
#define SCL__DM2 CYREG_PRT12_DM2
#define SCL__DR CYREG_PRT12_DR
#define SCL__INP_DIS CYREG_PRT12_INP_DIS
#define SCL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL__MASK 0x01u
#define SCL__PORT 12u
#define SCL__PRT CYREG_PRT12_PRT
#define SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL__PS CYREG_PRT12_PS
#define SCL__SHIFT 0
#define SCL__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL__SLW CYREG_PRT12_SLW

/* SDA */
#define SDA__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA__0__MASK 0x02u
#define SDA__0__PC CYREG_PRT12_PC1
#define SDA__0__PORT 12u
#define SDA__0__SHIFT 1
#define SDA__AG CYREG_PRT12_AG
#define SDA__BIE CYREG_PRT12_BIE
#define SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA__BYP CYREG_PRT12_BYP
#define SDA__DM0 CYREG_PRT12_DM0
#define SDA__DM1 CYREG_PRT12_DM1
#define SDA__DM2 CYREG_PRT12_DM2
#define SDA__DR CYREG_PRT12_DR
#define SDA__INP_DIS CYREG_PRT12_INP_DIS
#define SDA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA__MASK 0x02u
#define SDA__PORT 12u
#define SDA__PRT CYREG_PRT12_PRT
#define SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA__PS CYREG_PRT12_PS
#define SDA__SHIFT 1
#define SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA__SLW CYREG_PRT12_SLW

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB07_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB07_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB07_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB07_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB07_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB06_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB06_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB04_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB04_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB04_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB04_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB04_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB04_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB05_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB05_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB05_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB05_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB05_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB05_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB05_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB05_ST

/* UART_IntClock */
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x01u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u

/* blue */
#define blue__0__INTTYPE CYREG_PICU0_INTTYPE1
#define blue__0__MASK 0x02u
#define blue__0__PC CYREG_PRT0_PC1
#define blue__0__PORT 0u
#define blue__0__SHIFT 1
#define blue__AG CYREG_PRT0_AG
#define blue__AMUX CYREG_PRT0_AMUX
#define blue__BIE CYREG_PRT0_BIE
#define blue__BIT_MASK CYREG_PRT0_BIT_MASK
#define blue__BYP CYREG_PRT0_BYP
#define blue__CTL CYREG_PRT0_CTL
#define blue__DM0 CYREG_PRT0_DM0
#define blue__DM1 CYREG_PRT0_DM1
#define blue__DM2 CYREG_PRT0_DM2
#define blue__DR CYREG_PRT0_DR
#define blue__INP_DIS CYREG_PRT0_INP_DIS
#define blue__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define blue__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define blue__LCD_EN CYREG_PRT0_LCD_EN
#define blue__MASK 0x02u
#define blue__PORT 0u
#define blue__PRT CYREG_PRT0_PRT
#define blue__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define blue__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define blue__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define blue__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define blue__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define blue__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define blue__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define blue__PS CYREG_PRT0_PS
#define blue__SHIFT 1
#define blue__SLW CYREG_PRT0_SLW

/* pink */
#define pink__0__INTTYPE CYREG_PICU0_INTTYPE2
#define pink__0__MASK 0x04u
#define pink__0__PC CYREG_PRT0_PC2
#define pink__0__PORT 0u
#define pink__0__SHIFT 2
#define pink__AG CYREG_PRT0_AG
#define pink__AMUX CYREG_PRT0_AMUX
#define pink__BIE CYREG_PRT0_BIE
#define pink__BIT_MASK CYREG_PRT0_BIT_MASK
#define pink__BYP CYREG_PRT0_BYP
#define pink__CTL CYREG_PRT0_CTL
#define pink__DM0 CYREG_PRT0_DM0
#define pink__DM1 CYREG_PRT0_DM1
#define pink__DM2 CYREG_PRT0_DM2
#define pink__DR CYREG_PRT0_DR
#define pink__INP_DIS CYREG_PRT0_INP_DIS
#define pink__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define pink__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define pink__LCD_EN CYREG_PRT0_LCD_EN
#define pink__MASK 0x04u
#define pink__PORT 0u
#define pink__PRT CYREG_PRT0_PRT
#define pink__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define pink__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define pink__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define pink__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define pink__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define pink__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define pink__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define pink__PS CYREG_PRT0_PS
#define pink__SHIFT 2
#define pink__SLW CYREG_PRT0_SLW

/* Opamp_ABuf */
#define Opamp_ABuf__CR CYREG_OPAMP1_CR
#define Opamp_ABuf__MX CYREG_OPAMP1_MX
#define Opamp_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_ABuf__PM_ACT_MSK 0x02u
#define Opamp_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_ABuf__PM_STBY_MSK 0x02u
#define Opamp_ABuf__RSVD CYREG_OPAMP1_RSVD
#define Opamp_ABuf__SW CYREG_OPAMP1_SW
#define Opamp_ABuf__TR0 CYREG_OPAMP1_TR0
#define Opamp_ABuf__TR1 CYREG_OPAMP1_TR1

/* DACpin */
#define DACpin__0__INTTYPE CYREG_PICU3_INTTYPE0
#define DACpin__0__MASK 0x01u
#define DACpin__0__PC CYREG_PRT3_PC0
#define DACpin__0__PORT 3u
#define DACpin__0__SHIFT 0
#define DACpin__AG CYREG_PRT3_AG
#define DACpin__AMUX CYREG_PRT3_AMUX
#define DACpin__BIE CYREG_PRT3_BIE
#define DACpin__BIT_MASK CYREG_PRT3_BIT_MASK
#define DACpin__BYP CYREG_PRT3_BYP
#define DACpin__CTL CYREG_PRT3_CTL
#define DACpin__DM0 CYREG_PRT3_DM0
#define DACpin__DM1 CYREG_PRT3_DM1
#define DACpin__DM2 CYREG_PRT3_DM2
#define DACpin__DR CYREG_PRT3_DR
#define DACpin__INP_DIS CYREG_PRT3_INP_DIS
#define DACpin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define DACpin__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define DACpin__LCD_EN CYREG_PRT3_LCD_EN
#define DACpin__MASK 0x01u
#define DACpin__PORT 3u
#define DACpin__PRT CYREG_PRT3_PRT
#define DACpin__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define DACpin__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define DACpin__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define DACpin__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define DACpin__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define DACpin__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define DACpin__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define DACpin__PS CYREG_PRT3_PS
#define DACpin__SHIFT 0
#define DACpin__SLW CYREG_PRT3_SLW

/* orange */
#define orange__0__INTTYPE CYREG_PICU0_INTTYPE4
#define orange__0__MASK 0x10u
#define orange__0__PC CYREG_PRT0_PC4
#define orange__0__PORT 0u
#define orange__0__SHIFT 4
#define orange__AG CYREG_PRT0_AG
#define orange__AMUX CYREG_PRT0_AMUX
#define orange__BIE CYREG_PRT0_BIE
#define orange__BIT_MASK CYREG_PRT0_BIT_MASK
#define orange__BYP CYREG_PRT0_BYP
#define orange__CTL CYREG_PRT0_CTL
#define orange__DM0 CYREG_PRT0_DM0
#define orange__DM1 CYREG_PRT0_DM1
#define orange__DM2 CYREG_PRT0_DM2
#define orange__DR CYREG_PRT0_DR
#define orange__INP_DIS CYREG_PRT0_INP_DIS
#define orange__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define orange__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define orange__LCD_EN CYREG_PRT0_LCD_EN
#define orange__MASK 0x10u
#define orange__PORT 0u
#define orange__PRT CYREG_PRT0_PRT
#define orange__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define orange__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define orange__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define orange__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define orange__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define orange__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define orange__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define orange__PS CYREG_PRT0_PS
#define orange__SHIFT 4
#define orange__SLW CYREG_PRT0_SLW

/* yellow */
#define yellow__0__INTTYPE CYREG_PICU0_INTTYPE3
#define yellow__0__MASK 0x08u
#define yellow__0__PC CYREG_PRT0_PC3
#define yellow__0__PORT 0u
#define yellow__0__SHIFT 3
#define yellow__AG CYREG_PRT0_AG
#define yellow__AMUX CYREG_PRT0_AMUX
#define yellow__BIE CYREG_PRT0_BIE
#define yellow__BIT_MASK CYREG_PRT0_BIT_MASK
#define yellow__BYP CYREG_PRT0_BYP
#define yellow__CTL CYREG_PRT0_CTL
#define yellow__DM0 CYREG_PRT0_DM0
#define yellow__DM1 CYREG_PRT0_DM1
#define yellow__DM2 CYREG_PRT0_DM2
#define yellow__DR CYREG_PRT0_DR
#define yellow__INP_DIS CYREG_PRT0_INP_DIS
#define yellow__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define yellow__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define yellow__LCD_EN CYREG_PRT0_LCD_EN
#define yellow__MASK 0x08u
#define yellow__PORT 0u
#define yellow__PRT CYREG_PRT0_PRT
#define yellow__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define yellow__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define yellow__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define yellow__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define yellow__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define yellow__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define yellow__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define yellow__PS CYREG_PRT0_PS
#define yellow__SHIFT 3
#define yellow__SLW CYREG_PRT0_SLW

/* switch3 */
#define switch3__0__INTTYPE CYREG_PICU6_INTTYPE1
#define switch3__0__MASK 0x02u
#define switch3__0__PC CYREG_PRT6_PC1
#define switch3__0__PORT 6u
#define switch3__0__SHIFT 1
#define switch3__AG CYREG_PRT6_AG
#define switch3__AMUX CYREG_PRT6_AMUX
#define switch3__BIE CYREG_PRT6_BIE
#define switch3__BIT_MASK CYREG_PRT6_BIT_MASK
#define switch3__BYP CYREG_PRT6_BYP
#define switch3__CTL CYREG_PRT6_CTL
#define switch3__DM0 CYREG_PRT6_DM0
#define switch3__DM1 CYREG_PRT6_DM1
#define switch3__DM2 CYREG_PRT6_DM2
#define switch3__DR CYREG_PRT6_DR
#define switch3__INP_DIS CYREG_PRT6_INP_DIS
#define switch3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define switch3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define switch3__LCD_EN CYREG_PRT6_LCD_EN
#define switch3__MASK 0x02u
#define switch3__PORT 6u
#define switch3__PRT CYREG_PRT6_PRT
#define switch3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define switch3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define switch3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define switch3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define switch3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define switch3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define switch3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define switch3__PS CYREG_PRT6_PS
#define switch3__SHIFT 1
#define switch3__SLW CYREG_PRT6_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "IMU-sparkfun"
#define CY_VERSION "PSoC Creator  3.3 SP1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define Dedicated_Output__INTTYPE CYREG_PICU3_INTTYPE6
#define Dedicated_Output__MASK 0x40u
#define Dedicated_Output__PC CYREG_PRT3_PC6
#define Dedicated_Output__PORT 3u
#define Dedicated_Output__SHIFT 6
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
