// Seed: 2536379134
module module_0 (
    input wand id_0
    , id_3,
    input supply1 id_1
);
  assign id_3[1] = -1;
  wire id_4;
  wire [1 : 1 'b0] id_5;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input wor id_2,
    output supply0 id_3,
    input tri1 id_4,
    input supply0 id_5,
    output supply0 id_6,
    output wor id_7,
    input tri0 id_8,
    input uwire id_9
);
  always @(posedge id_8 or negedge -1) begin : LABEL_0
    wait (id_9);
  end
  always @* id_1 <= id_9;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign id_6 = 1;
  wire id_11;
  assign id_7 = id_0;
  assign id_1 = id_4;
  assign id_7 = id_11 == 1;
endmodule
