

================================================================
== Vitis HLS Report for 'load_input_1'
================================================================
* Date:           Wed May  7 22:03:05 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        krnl_vadd
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     4172|     4172|  20.860 us|  20.860 us|  4097|  4097|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- mem_rd  |     4170|     4170|        76|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|     114|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        0|     104|    -|
|Register         |        -|     -|      281|      10|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|      281|     228|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln93_fu_165_p2                  |         +|   0|  0|  31|          31|           1|
    |ap_block_state2_io                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_696                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_942                    |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n               |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                   |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n                   |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n                   |       and|   0|  0|   2|           2|           2|
    |icmp_ln93_1_fu_159_p2               |      icmp|   0|  0|  16|          32|          32|
    |icmp_ln93_fu_115_p2                 |      icmp|   0|  0|  16|          32|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state76_pp0_stage0_iter75  |        or|   0|  0|   2|           1|           1|
    |empty_fu_125_p3                     |    select|   0|  0|  29|           1|          31|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 114|         109|          80|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   8|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   8|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |  32|          2|   31|         62|
    |gmem1_blk_n_AR           |   8|          2|    1|          2|
    |gmem1_blk_n_R            |   8|          2|    1|          2|
    |i_fu_64                  |  32|          2|   31|         62|
    |in2_stream_blk_n         |   8|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 104|         14|   67|        134|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter73_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter74_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |first_iter_0_reg_99                |   1|   0|    1|          0|
    |i_fu_64                            |  31|   0|   31|          0|
    |icmp_ln93_1_reg_229                |   1|   0|    1|          0|
    |in_read_reg_219                    |  64|   0|   64|          0|
    |zext_ln93_reg_224                  |  31|   0|   64|         33|
    |icmp_ln93_1_reg_229                |   2|  10|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 281|  10|  313|         33|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  load_input.1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  load_input.1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  load_input.1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  load_input.1|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  load_input.1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  load_input.1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  load_input.1|  return value|
|ap_ext_blocking_n          |  out|    1|  ap_ctrl_hs|  load_input.1|  return value|
|ap_str_blocking_n          |  out|    1|  ap_ctrl_hs|  load_input.1|  return value|
|ap_int_blocking_n          |  out|    1|  ap_ctrl_hs|  load_input.1|  return value|
|m_axi_gmem1_AWVALID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR         |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID           |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN          |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE         |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST        |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK         |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT         |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS          |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION       |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY         |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA          |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB          |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID            |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR         |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID           |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN          |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE         |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST        |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK         |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT         |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS          |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION       |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID         |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA          |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST          |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID            |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RFIFONUM       |   in|    9|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER          |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP          |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID         |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP          |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID            |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER          |   in|    1|       m_axi|         gmem1|       pointer|
|in2_stream_din             |  out|   32|     ap_fifo|    in2_stream|       pointer|
|in2_stream_num_data_valid  |   in|    3|     ap_fifo|    in2_stream|       pointer|
|in2_stream_fifo_cap        |   in|    3|     ap_fifo|    in2_stream|       pointer|
|in2_stream_full_n          |   in|    1|     ap_fifo|    in2_stream|       pointer|
|in2_stream_write           |  out|    1|     ap_fifo|    in2_stream|       pointer|
|in_r                       |   in|   64|     ap_none|          in_r|        scalar|
|size                       |   in|   32|     ap_none|          size|        scalar|
+---------------------------+-----+-----+------------+--------------+--------------+

