
-- =======================================================================
-- Coriolis Structural VHDL Driver
-- Generated on May 18, 2022, 18:35
-- 
-- To be interoperable with Alliance, it uses it's special VHDL subset.
-- ("man vhdl" under Alliance for more informations)
-- =======================================================================

entity cmpt_eth_receivecontrol is
  port ( dlycrcen                   : in bit
       ; mrxclk                     : in bit
       ; mtxclk                     : in bit
       ; r_passall                  : in bit
       ; receivedlengthok           : in bit
       ; receivedpacketgood         : in bit
       ; receiveend                 : in bit
       ; rxendfrm                   : in bit
       ; rxflow                     : in bit
       ; rxreset                    : in bit
       ; rxstartfrm                 : in bit
       ; rxstatuswritelatched_sync2 : in bit
       ; rxvalid                    : in bit
       ; txabortin                  : in bit
       ; txdonein                   : in bit
       ; txreset                    : in bit
       ; txstartfrmout              : in bit
       ; txuseddataoutdetected      : in bit
       ; rxdata                     : in bit_vector(7 downto 0)
       ; mac                        : in bit_vector(47 downto 0)
       ; addressok                  : out bit
       ; pause                      : out bit
       ; receivedpausefrm           : out bit
       ; setpausetimer              : out bit
       ; vdd                        : in bit
       ; vss                        : in bit
       );
end cmpt_eth_receivecontrol;

architecture structural of cmpt_eth_receivecontrol is

  component a2_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component a3_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component a4_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component ao22_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component mx2_x2
    port ( cmd : in bit
         ; i0  : in bit
         ; i1  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component nxr2_x1
    port ( i0  : in bit
         ; i1  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component o2_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component o4_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component oa22_x2
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component sff1r_x4
    port ( ck   : in bit
         ; i    : in bit
         ; nrst : in bit
         ; q    : out bit
         ; vdd  : in bit
         ; vss  : in bit
         );
  end component;

  component inv_x0
    port ( i   : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component buf_x1
    port ( i   : in bit
         ; q   : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component nand2_x0
    port ( i0  : in bit
         ; i1  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component nand3_x0
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component nand4_x0
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component nor2_x0
    port ( i0  : in bit
         ; i1  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component nor3_x0
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  component nor4_x0
    port ( i0  : in bit
         ; i1  : in bit
         ; i2  : in bit
         ; i3  : in bit
         ; nq  : out bit
         ; vdd : in bit
         ; vss : in bit
         );
  end component;

  signal abc_97122_auto_ff_cc_678_flip_bits_74226   :  bit;
  signal abc_97122_auto_ff_cc_678_flip_bits_74232   :  bit;
  signal abc_97122_auto_ff_cc_678_flip_bits_74402   :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74167 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74171 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74175 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74179 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74183 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74187 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74191 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74195 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74199 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74201 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74205 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74209 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74213 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74217 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74221 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74225 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74228 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74231 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74234 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74237 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74241 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74245 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74249 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74253 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74257 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74261 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74265 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74269 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74273 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74277 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74281 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74285 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74289 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74293 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74297 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74301 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74305 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74309 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74313 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74317 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74321 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74325 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74329 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74333 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74337 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74341 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74345 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74349 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74353 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74357 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74361 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74365 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74369 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74373 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74377 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74381 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74385 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74389 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74393 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74397 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74401 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74409 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74413 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74417 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74421 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74425 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74429 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74433 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74437 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74441 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74445 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74449 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74453 :  bit;
  signal abc_97122_auto_rtlil_cc_2506_notgate_74457 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74165 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74169 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74173 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74177 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74181 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74185 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74189 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74193 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74197 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74203 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74207 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74211 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74215 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74219 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74223 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74239 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74243 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74247 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74251 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74255 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74259 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74263 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74267 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74271 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74275 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74279 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74283 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74287 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74291 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74295 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74299 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74303 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74307 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74311 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74315 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74319 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74323 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74327 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74331 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74335 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74339 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74343 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74347 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74351 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74355 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74359 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74363 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74367 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74371 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74375 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74379 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74383 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74387 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74391 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74395 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74399 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74407 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74411 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74415 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74419 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74423 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74427 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74431 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74435 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74439 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74443 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74447 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74451 :  bit;
  signal abc_97122_auto_rtlil_cc_2515_muxgate_74455 :  bit;
  signal abc_97122_new_n290                         :  bit;
  signal abc_97122_new_n291                         :  bit;
  signal abc_97122_new_n292                         :  bit;
  signal abc_97122_new_n293                         :  bit;
  signal abc_97122_new_n294                         :  bit;
  signal abc_97122_new_n295                         :  bit;
  signal abc_97122_new_n296                         :  bit;
  signal abc_97122_new_n297                         :  bit;
  signal abc_97122_new_n298                         :  bit;
  signal abc_97122_new_n299                         :  bit;
  signal abc_97122_new_n300                         :  bit;
  signal abc_97122_new_n301                         :  bit;
  signal abc_97122_new_n302                         :  bit;
  signal abc_97122_new_n303                         :  bit;
  signal abc_97122_new_n304                         :  bit;
  signal abc_97122_new_n305                         :  bit;
  signal abc_97122_new_n306                         :  bit;
  signal abc_97122_new_n307                         :  bit;
  signal abc_97122_new_n308                         :  bit;
  signal abc_97122_new_n309                         :  bit;
  signal abc_97122_new_n310                         :  bit;
  signal abc_97122_new_n311                         :  bit;
  signal abc_97122_new_n312                         :  bit;
  signal abc_97122_new_n313                         :  bit;
  signal abc_97122_new_n314                         :  bit;
  signal abc_97122_new_n315                         :  bit;
  signal abc_97122_new_n316                         :  bit;
  signal abc_97122_new_n317                         :  bit;
  signal abc_97122_new_n318                         :  bit;
  signal abc_97122_new_n319                         :  bit;
  signal abc_97122_new_n320                         :  bit;
  signal abc_97122_new_n322                         :  bit;
  signal abc_97122_new_n323                         :  bit;
  signal abc_97122_new_n324                         :  bit;
  signal abc_97122_new_n325                         :  bit;
  signal abc_97122_new_n326                         :  bit;
  signal abc_97122_new_n327                         :  bit;
  signal abc_97122_new_n328                         :  bit;
  signal abc_97122_new_n329                         :  bit;
  signal abc_97122_new_n330                         :  bit;
  signal abc_97122_new_n331                         :  bit;
  signal abc_97122_new_n332                         :  bit;
  signal abc_97122_new_n333                         :  bit;
  signal abc_97122_new_n334                         :  bit;
  signal abc_97122_new_n335                         :  bit;
  signal abc_97122_new_n336                         :  bit;
  signal abc_97122_new_n337                         :  bit;
  signal abc_97122_new_n338                         :  bit;
  signal abc_97122_new_n339                         :  bit;
  signal abc_97122_new_n340                         :  bit;
  signal abc_97122_new_n341                         :  bit;
  signal abc_97122_new_n342                         :  bit;
  signal abc_97122_new_n343                         :  bit;
  signal abc_97122_new_n344                         :  bit;
  signal abc_97122_new_n346                         :  bit;
  signal abc_97122_new_n347                         :  bit;
  signal abc_97122_new_n348                         :  bit;
  signal abc_97122_new_n349                         :  bit;
  signal abc_97122_new_n350                         :  bit;
  signal abc_97122_new_n351                         :  bit;
  signal abc_97122_new_n352                         :  bit;
  signal abc_97122_new_n353                         :  bit;
  signal abc_97122_new_n354                         :  bit;
  signal abc_97122_new_n355                         :  bit;
  signal abc_97122_new_n356                         :  bit;
  signal abc_97122_new_n357                         :  bit;
  signal abc_97122_new_n358                         :  bit;
  signal abc_97122_new_n359                         :  bit;
  signal abc_97122_new_n360                         :  bit;
  signal abc_97122_new_n361                         :  bit;
  signal abc_97122_new_n362                         :  bit;
  signal abc_97122_new_n363                         :  bit;
  signal abc_97122_new_n364                         :  bit;
  signal abc_97122_new_n365                         :  bit;
  signal abc_97122_new_n366                         :  bit;
  signal abc_97122_new_n367                         :  bit;
  signal abc_97122_new_n368                         :  bit;
  signal abc_97122_new_n369                         :  bit;
  signal abc_97122_new_n370                         :  bit;
  signal abc_97122_new_n371                         :  bit;
  signal abc_97122_new_n372                         :  bit;
  signal abc_97122_new_n373                         :  bit;
  signal abc_97122_new_n374                         :  bit;
  signal abc_97122_new_n375                         :  bit;
  signal abc_97122_new_n376                         :  bit;
  signal abc_97122_new_n377                         :  bit;
  signal abc_97122_new_n378                         :  bit;
  signal abc_97122_new_n379                         :  bit;
  signal abc_97122_new_n380                         :  bit;
  signal abc_97122_new_n381                         :  bit;
  signal abc_97122_new_n382                         :  bit;
  signal abc_97122_new_n383                         :  bit;
  signal abc_97122_new_n384                         :  bit;
  signal abc_97122_new_n385                         :  bit;
  signal abc_97122_new_n386                         :  bit;
  signal abc_97122_new_n387                         :  bit;
  signal abc_97122_new_n388                         :  bit;
  signal abc_97122_new_n389                         :  bit;
  signal abc_97122_new_n390                         :  bit;
  signal abc_97122_new_n391                         :  bit;
  signal abc_97122_new_n392                         :  bit;
  signal abc_97122_new_n393                         :  bit;
  signal abc_97122_new_n394                         :  bit;
  signal abc_97122_new_n395                         :  bit;
  signal abc_97122_new_n396                         :  bit;
  signal abc_97122_new_n397                         :  bit;
  signal abc_97122_new_n398                         :  bit;
  signal abc_97122_new_n399                         :  bit;
  signal abc_97122_new_n400                         :  bit;
  signal abc_97122_new_n401                         :  bit;
  signal abc_97122_new_n402                         :  bit;
  signal abc_97122_new_n403                         :  bit;
  signal abc_97122_new_n404                         :  bit;
  signal abc_97122_new_n405                         :  bit;
  signal abc_97122_new_n406                         :  bit;
  signal abc_97122_new_n407                         :  bit;
  signal abc_97122_new_n408                         :  bit;
  signal abc_97122_new_n409                         :  bit;
  signal abc_97122_new_n410                         :  bit;
  signal abc_97122_new_n411                         :  bit;
  signal abc_97122_new_n412                         :  bit;
  signal abc_97122_new_n413                         :  bit;
  signal abc_97122_new_n414                         :  bit;
  signal abc_97122_new_n415                         :  bit;
  signal abc_97122_new_n416                         :  bit;
  signal abc_97122_new_n417                         :  bit;
  signal abc_97122_new_n418                         :  bit;
  signal abc_97122_new_n419                         :  bit;
  signal abc_97122_new_n420                         :  bit;
  signal abc_97122_new_n421                         :  bit;
  signal abc_97122_new_n422                         :  bit;
  signal abc_97122_new_n423                         :  bit;
  signal abc_97122_new_n424                         :  bit;
  signal abc_97122_new_n425                         :  bit;
  signal abc_97122_new_n426                         :  bit;
  signal abc_97122_new_n427                         :  bit;
  signal abc_97122_new_n428                         :  bit;
  signal abc_97122_new_n429                         :  bit;
  signal abc_97122_new_n430                         :  bit;
  signal abc_97122_new_n431                         :  bit;
  signal abc_97122_new_n432                         :  bit;
  signal abc_97122_new_n433                         :  bit;
  signal abc_97122_new_n434                         :  bit;
  signal abc_97122_new_n435                         :  bit;
  signal abc_97122_new_n436                         :  bit;
  signal abc_97122_new_n437                         :  bit;
  signal abc_97122_new_n438                         :  bit;
  signal abc_97122_new_n439                         :  bit;
  signal abc_97122_new_n440                         :  bit;
  signal abc_97122_new_n441                         :  bit;
  signal abc_97122_new_n442                         :  bit;
  signal abc_97122_new_n443                         :  bit;
  signal abc_97122_new_n444                         :  bit;
  signal abc_97122_new_n445                         :  bit;
  signal abc_97122_new_n446                         :  bit;
  signal abc_97122_new_n447                         :  bit;
  signal abc_97122_new_n448                         :  bit;
  signal abc_97122_new_n449                         :  bit;
  signal abc_97122_new_n450                         :  bit;
  signal abc_97122_new_n451                         :  bit;
  signal abc_97122_new_n452                         :  bit;
  signal abc_97122_new_n453                         :  bit;
  signal abc_97122_new_n454                         :  bit;
  signal abc_97122_new_n455                         :  bit;
  signal abc_97122_new_n456                         :  bit;
  signal abc_97122_new_n457                         :  bit;
  signal abc_97122_new_n458                         :  bit;
  signal abc_97122_new_n459                         :  bit;
  signal abc_97122_new_n460                         :  bit;
  signal abc_97122_new_n461                         :  bit;
  signal abc_97122_new_n462                         :  bit;
  signal abc_97122_new_n463                         :  bit;
  signal abc_97122_new_n464                         :  bit;
  signal abc_97122_new_n465                         :  bit;
  signal abc_97122_new_n466                         :  bit;
  signal abc_97122_new_n467                         :  bit;
  signal abc_97122_new_n468                         :  bit;
  signal abc_97122_new_n469                         :  bit;
  signal abc_97122_new_n470                         :  bit;
  signal abc_97122_new_n471                         :  bit;
  signal abc_97122_new_n472                         :  bit;
  signal abc_97122_new_n473                         :  bit;
  signal abc_97122_new_n474                         :  bit;
  signal abc_97122_new_n475                         :  bit;
  signal abc_97122_new_n476                         :  bit;
  signal abc_97122_new_n477                         :  bit;
  signal abc_97122_new_n478                         :  bit;
  signal abc_97122_new_n479                         :  bit;
  signal abc_97122_new_n480                         :  bit;
  signal abc_97122_new_n481                         :  bit;
  signal abc_97122_new_n482                         :  bit;
  signal abc_97122_new_n483                         :  bit;
  signal abc_97122_new_n485                         :  bit;
  signal abc_97122_new_n486                         :  bit;
  signal abc_97122_new_n487                         :  bit;
  signal abc_97122_new_n488                         :  bit;
  signal abc_97122_new_n489                         :  bit;
  signal abc_97122_new_n490                         :  bit;
  signal abc_97122_new_n491                         :  bit;
  signal abc_97122_new_n492                         :  bit;
  signal abc_97122_new_n493                         :  bit;
  signal abc_97122_new_n494                         :  bit;
  signal abc_97122_new_n496                         :  bit;
  signal abc_97122_new_n497                         :  bit;
  signal abc_97122_new_n498                         :  bit;
  signal abc_97122_new_n499                         :  bit;
  signal abc_97122_new_n500                         :  bit;
  signal abc_97122_new_n501                         :  bit;
  signal abc_97122_new_n502                         :  bit;
  signal abc_97122_new_n503                         :  bit;
  signal abc_97122_new_n504                         :  bit;
  signal abc_97122_new_n506                         :  bit;
  signal abc_97122_new_n507                         :  bit;
  signal abc_97122_new_n508                         :  bit;
  signal abc_97122_new_n510                         :  bit;
  signal abc_97122_new_n511                         :  bit;
  signal abc_97122_new_n512                         :  bit;
  signal abc_97122_new_n513                         :  bit;
  signal abc_97122_new_n514                         :  bit;
  signal abc_97122_new_n516                         :  bit;
  signal abc_97122_new_n517                         :  bit;
  signal abc_97122_new_n519                         :  bit;
  signal abc_97122_new_n520                         :  bit;
  signal abc_97122_new_n522                         :  bit;
  signal abc_97122_new_n523                         :  bit;
  signal abc_97122_new_n525                         :  bit;
  signal abc_97122_new_n526                         :  bit;
  signal abc_97122_new_n528                         :  bit;
  signal abc_97122_new_n529                         :  bit;
  signal abc_97122_new_n531                         :  bit;
  signal abc_97122_new_n532                         :  bit;
  signal abc_97122_new_n534                         :  bit;
  signal abc_97122_new_n535                         :  bit;
  signal abc_97122_new_n537                         :  bit;
  signal abc_97122_new_n538                         :  bit;
  signal abc_97122_new_n540                         :  bit;
  signal abc_97122_new_n541                         :  bit;
  signal abc_97122_new_n542                         :  bit;
  signal abc_97122_new_n544                         :  bit;
  signal abc_97122_new_n545                         :  bit;
  signal abc_97122_new_n547                         :  bit;
  signal abc_97122_new_n548                         :  bit;
  signal abc_97122_new_n550                         :  bit;
  signal abc_97122_new_n551                         :  bit;
  signal abc_97122_new_n553                         :  bit;
  signal abc_97122_new_n554                         :  bit;
  signal abc_97122_new_n556                         :  bit;
  signal abc_97122_new_n557                         :  bit;
  signal abc_97122_new_n559                         :  bit;
  signal abc_97122_new_n560                         :  bit;
  signal abc_97122_new_n562                         :  bit;
  signal abc_97122_new_n563                         :  bit;
  signal abc_97122_new_n565                         :  bit;
  signal abc_97122_new_n566                         :  bit;
  signal abc_97122_new_n568                         :  bit;
  signal abc_97122_new_n569                         :  bit;
  signal abc_97122_new_n571                         :  bit;
  signal abc_97122_new_n572                         :  bit;
  signal abc_97122_new_n574                         :  bit;
  signal abc_97122_new_n575                         :  bit;
  signal abc_97122_new_n577                         :  bit;
  signal abc_97122_new_n578                         :  bit;
  signal abc_97122_new_n580                         :  bit;
  signal abc_97122_new_n581                         :  bit;
  signal abc_97122_new_n583                         :  bit;
  signal abc_97122_new_n584                         :  bit;
  signal abc_97122_new_n586                         :  bit;
  signal abc_97122_new_n587                         :  bit;
  signal abc_97122_new_n589                         :  bit;
  signal abc_97122_new_n590                         :  bit;
  signal abc_97122_new_n591                         :  bit;
  signal abc_97122_new_n593                         :  bit;
  signal abc_97122_new_n594                         :  bit;
  signal abc_97122_new_n595                         :  bit;
  signal abc_97122_new_n596                         :  bit;
  signal abc_97122_new_n597                         :  bit;
  signal abc_97122_new_n599                         :  bit;
  signal abc_97122_new_n601                         :  bit;
  signal abc_97122_new_n602                         :  bit;
  signal abc_97122_new_n603                         :  bit;
  signal abc_97122_new_n604                         :  bit;
  signal abc_97122_new_n605                         :  bit;
  signal abc_97122_new_n606                         :  bit;
  signal abc_97122_new_n607                         :  bit;
  signal abc_97122_new_n608                         :  bit;
  signal abc_97122_new_n609                         :  bit;
  signal abc_97122_new_n611                         :  bit;
  signal abc_97122_new_n613                         :  bit;
  signal abc_97122_new_n615                         :  bit;
  signal abc_97122_new_n617                         :  bit;
  signal abc_97122_new_n618                         :  bit;
  signal abc_97122_new_n620                         :  bit;
  signal abc_97122_new_n621                         :  bit;
  signal abc_97122_new_n622                         :  bit;
  signal abc_97122_new_n623                         :  bit;
  signal abc_97122_new_n624                         :  bit;
  signal abc_97122_new_n626                         :  bit;
  signal abc_97122_new_n627                         :  bit;
  signal abc_97122_new_n628                         :  bit;
  signal abc_97122_new_n629                         :  bit;
  signal abc_97122_new_n630                         :  bit;
  signal abc_97122_new_n631                         :  bit;
  signal abc_97122_new_n632                         :  bit;
  signal abc_97122_new_n633                         :  bit;
  signal abc_97122_new_n634                         :  bit;
  signal abc_97122_new_n635                         :  bit;
  signal abc_97122_new_n636                         :  bit;
  signal abc_97122_new_n637                         :  bit;
  signal abc_97122_new_n638                         :  bit;
  signal abc_97122_new_n639                         :  bit;
  signal abc_97122_new_n640                         :  bit;
  signal abc_97122_new_n641                         :  bit;
  signal abc_97122_new_n643                         :  bit;
  signal abc_97122_new_n644                         :  bit;
  signal abc_97122_new_n645                         :  bit;
  signal abc_97122_new_n646                         :  bit;
  signal abc_97122_new_n647                         :  bit;
  signal abc_97122_new_n648                         :  bit;
  signal abc_97122_new_n649                         :  bit;
  signal abc_97122_new_n650                         :  bit;
  signal abc_97122_new_n651                         :  bit;
  signal abc_97122_new_n652                         :  bit;
  signal abc_97122_new_n653                         :  bit;
  signal abc_97122_new_n654                         :  bit;
  signal abc_97122_new_n655                         :  bit;
  signal abc_97122_new_n656                         :  bit;
  signal abc_97122_new_n657                         :  bit;
  signal abc_97122_new_n659                         :  bit;
  signal abc_97122_new_n660                         :  bit;
  signal abc_97122_new_n661                         :  bit;
  signal abc_97122_new_n662                         :  bit;
  signal abc_97122_new_n664                         :  bit;
  signal abc_97122_new_n665                         :  bit;
  signal abc_97122_new_n667                         :  bit;
  signal abc_97122_new_n668                         :  bit;
  signal abc_97122_new_n670                         :  bit;
  signal abc_97122_new_n671                         :  bit;
  signal abc_97122_new_n673                         :  bit;
  signal abc_97122_new_n674                         :  bit;
  signal abc_97122_new_n675                         :  bit;
  signal abc_97122_new_n676                         :  bit;
  signal abc_97122_new_n677                         :  bit;
  signal abc_97122_new_n679                         :  bit;
  signal abc_97122_new_n680                         :  bit;
  signal abc_97122_new_n682                         :  bit;
  signal abc_97122_new_n683                         :  bit;
  signal abc_97122_new_n684                         :  bit;
  signal abc_97122_new_n685                         :  bit;
  signal abc_97122_new_n686                         :  bit;
  signal abc_97122_new_n687                         :  bit;
  signal abc_97122_new_n689                         :  bit;
  signal abc_97122_new_n690                         :  bit;
  signal abc_97122_new_n692                         :  bit;
  signal abc_97122_new_n693                         :  bit;
  signal abc_97122_new_n694                         :  bit;
  signal abc_97122_new_n695                         :  bit;
  signal abc_97122_new_n697                         :  bit;
  signal abc_97122_new_n698                         :  bit;
  signal abc_97122_new_n700                         :  bit;
  signal abc_97122_new_n701                         :  bit;
  signal abc_97122_new_n703                         :  bit;
  signal abc_97122_new_n704                         :  bit;
  signal abc_97122_new_n706                         :  bit;
  signal abc_97122_new_n707                         :  bit;
  signal abc_97122_new_n709                         :  bit;
  signal abc_97122_new_n710                         :  bit;
  signal abc_97122_new_n712                         :  bit;
  signal abc_97122_new_n713                         :  bit;
  signal abc_97122_new_n714                         :  bit;
  signal abc_97122_new_n715                         :  bit;
  signal abc_97122_new_n717                         :  bit;
  signal abc_97122_new_n718                         :  bit;
  signal abc_97122_new_n719                         :  bit;
  signal abc_97122_new_n721                         :  bit;
  signal abc_97122_new_n723                         :  bit;
  signal abc_97122_new_n725                         :  bit;
  signal abc_97122_new_n727                         :  bit;
  signal abc_97122_new_n729                         :  bit;
  signal abc_97122_new_n731                         :  bit;
  signal abc_97122_new_n733                         :  bit;
  signal abc_97122_new_n734                         :  bit;
  signal abc_97122_new_n736                         :  bit;
  signal abc_97122_new_n737                         :  bit;
  signal abc_97122_new_n739                         :  bit;
  signal abc_97122_new_n741                         :  bit;
  signal abc_97122_new_n743                         :  bit;
  signal abc_97122_new_n745                         :  bit;
  signal abc_97122_new_n747                         :  bit;
  signal abc_97122_new_n749                         :  bit;
  signal abc_97122_new_n751                         :  bit;
  signal abc_97122_new_n753                         :  bit;
  signal divider2                                   :  bit;
  signal n0_divider2_0_0                            :  bit;
  signal opcodeok                                   :  bit;
  signal receivedpausefrmwaddr                      :  bit;
  signal typelengthok                               :  bit;
  signal dlycrccnt                                  :  bit_vector(2 downto 0);
  signal bytecnt                                    :  bit_vector(4 downto 0);
  signal slottimer                                  :  bit_vector(5 downto 0);
  signal assembledtimervalue                        :  bit_vector(15 downto 0);
  signal latchedtimervalue                          :  bit_vector(15 downto 0);
  signal pausetimer                                 :  bit_vector(15 downto 0);


begin

  subckt_563_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74275
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74277
           , q    => pausetimer(8)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_509_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74349
           , vdd => vdd
           , vss => vss
           );

  subckt_508_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74345
           , vdd => vdd
           , vss => vss
           );

  subckt_507_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74341
           , vdd => vdd
           , vss => vss
           );

  subckt_506_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74337
           , vdd => vdd
           , vss => vss
           );

  subckt_505_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74333
           , vdd => vdd
           , vss => vss
           );

  subckt_392_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n654
           , i1  => pausetimer(8)
           , nq  => abc_97122_new_n682
           , vdd => vdd
           , vss => vss
           );

  subckt_344_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n631
           , i1  => abc_97122_new_n309
           , i2  => abc_97122_new_n308
           , q   => abc_97122_new_n634
           , vdd => vdd
           , vss => vss
           );

  subckt_92_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n338
           , i1  => rxdata(6)
           , nq  => abc_97122_new_n382
           , vdd => vdd
           , vss => vss
           );

  subckt_170_ao22_x2 : ao22_x2
  port map ( i0  => abc_97122_new_n416
           , i1  => abc_97122_new_n439
           , i2  => abc_97122_new_n459
           , q   => abc_97122_new_n460
           , vdd => vdd
           , vss => vss
           );

  subckt_219_ao22_x2 : ao22_x2
  port map ( i0  => receivedpausefrmwaddr
           , i1  => abc_97122_new_n508
           , i2  => abc_97122_new_n317
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74443
           , vdd => vdd
           , vss => vss
           );

  subckt_276_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n510
           , i1  => abc_97122_new_n351
           , i2  => assembledtimervalue(7)
           , i3  => receivedpausefrmwaddr
           , nq  => abc_97122_new_n566
           , vdd => vdd
           , vss => vss
           );

  subckt_466_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74171
           , vdd => vdd
           , vss => vss
           );

  subckt_442_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n731
           , i1  => abc_97122_new_n645
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74203
           , vdd => vdd
           , vss => vss
           );

  subckt_402_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n630
           , i1  => pausetimer(6)
           , q   => abc_97122_new_n692
           , vdd => vdd
           , vss => vss
           );

  subckt_124_nand2_x0 : nand2_x0
  port map ( i0  => bytecnt(0)
           , i1  => abc_97122_new_n299
           , nq  => abc_97122_new_n414
           , vdd => vdd
           , vss => vss
           );

  subckt_251_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n540
           , i1  => abc_97122_new_n317
           , i2  => latchedtimervalue(15)
           , nq  => abc_97122_new_n541
           , vdd => vdd
           , vss => vss
           );

  subckt_282_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n510
           , i1  => abc_97122_new_n351
           , i2  => assembledtimervalue(5)
           , i3  => receivedpausefrmwaddr
           , nq  => abc_97122_new_n572
           , vdd => vdd
           , vss => vss
           );

  subckt_306_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n590
           , i1  => rxvalid
           , i2  => abc_97122_new_n296
           , nq  => abc_97122_new_n596
           , vdd => vdd
           , vss => vss
           );

  subckt_540_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74181
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74183
           , q    => assembledtimervalue(4)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_530_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74437
           , vdd => vdd
           , vss => vss
           );

  subckt_469_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74183
           , vdd => vdd
           , vss => vss
           );

  subckt_468_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74179
           , vdd => vdd
           , vss => vss
           );

  subckt_467_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74175
           , vdd => vdd
           , vss => vss
           );

  subckt_462_oa22_x2 : oa22_x2
  port map ( i0  => assembledtimervalue(0)
           , i1  => abc_97122_new_n736
           , i2  => abc_97122_new_n751
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74165
           , vdd => vdd
           , vss => vss
           );

  subckt_419_nxr2_x1 : nxr2_x1
  port map ( i0  => pausetimer(0)
           , i1  => pausetimer(1)
           , nq  => abc_97122_new_n709
           , vdd => vdd
           , vss => vss
           );

  subckt_364_ao22_x2 : ao22_x2
  port map ( i0  => abc_97122_new_n653
           , i1  => abc_97122_new_n641
           , i2  => abc_97122_new_n624
           , q   => abc_97122_new_n654
           , vdd => vdd
           , vss => vss
           );

  subckt_74_a4_x2 : a4_x2
  port map ( i0  => abc_97122_new_n363
           , i1  => abc_97122_new_n360
           , i2  => abc_97122_new_n359
           , i3  => abc_97122_new_n358
           , q   => abc_97122_new_n364
           , vdd => vdd
           , vss => vss
           );

  subckt_225_oa22_x2 : oa22_x2
  port map ( i0  => assembledtimervalue(15)
           , i1  => abc_97122_new_n512
           , i2  => abc_97122_new_n514
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74439
           , vdd => vdd
           , vss => vss
           );

  subckt_601_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74431
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74433
           , q    => assembledtimervalue(13)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_587_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74371
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74373
           , q    => latchedtimervalue(8)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_535_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74457
           , vdd => vdd
           , vss => vss
           );

  subckt_534_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74453
           , vdd => vdd
           , vss => vss
           );

  subckt_533_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74449
           , vdd => vdd
           , vss => vss
           );

  subckt_532_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74445
           , vdd => vdd
           , vss => vss
           );

  subckt_531_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74441
           , vdd => vdd
           , vss => vss
           );

  subckt_458_oa22_x2 : oa22_x2
  port map ( i0  => assembledtimervalue(2)
           , i1  => abc_97122_new_n736
           , i2  => abc_97122_new_n747
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74173
           , vdd => vdd
           , vss => vss
           );

  subckt_101_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n337
           , i1  => rxdata(3)
           , nq  => abc_97122_new_n391
           , vdd => vdd
           , vss => vss
           );

  subckt_88_nor4_x0 : nor4_x0
  port map ( i0  => rxdata(7)
           , i1  => rxdata(6)
           , i2  => rxdata(5)
           , i3  => rxdata(4)
           , nq  => abc_97122_new_n378
           , vdd => vdd
           , vss => vss
           );

  subckt_79_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(25)
           , i1  => rxdata(1)
           , nq  => abc_97122_new_n369
           , vdd => vdd
           , vss => vss
           );

  subckt_172_oa22_x2 : oa22_x2
  port map ( i0  => abc_97122_new_n440
           , i1  => abc_97122_new_n455
           , i2  => abc_97122_new_n461
           , q   => abc_97122_new_n462
           , vdd => vdd
           , vss => vss
           );

  subckt_203_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n492
           , i1  => rxdata(3)
           , q   => abc_97122_new_n493
           , vdd => vdd
           , vss => vss
           );

  subckt_213_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n502
           , i1  => opcodeok
           , q   => abc_97122_new_n503
           , vdd => vdd
           , vss => vss
           );

  subckt_223_a2_x2 : a2_x2
  port map ( i0  => rxdata(7)
           , i1  => abc_97122_new_n318
           , q   => abc_97122_new_n513
           , vdd => vdd
           , vss => vss
           );

  subckt_593_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74395
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74397
           , q    => latchedtimervalue(14)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_493_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74285
           , vdd => vdd
           , vss => vss
           );

  subckt_492_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74281
           , vdd => vdd
           , vss => vss
           );

  subckt_491_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74277
           , vdd => vdd
           , vss => vss
           );

  subckt_490_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74273
           , vdd => vdd
           , vss => vss
           );

  subckt_459_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n531
           , i1  => abc_97122_new_n510
           , i2  => abc_97122_new_n413
           , q   => abc_97122_new_n749
           , vdd => vdd
           , vss => vss
           );

  subckt_449_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n516
           , i1  => abc_97122_new_n510
           , i2  => abc_97122_new_n413
           , q   => abc_97122_new_n739
           , vdd => vdd
           , vss => vss
           );

  subckt_371_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n660
           , i1  => abc_97122_new_n640
           , i2  => abc_97122_new_n624
           , nq  => abc_97122_new_n661
           , vdd => vdd
           , vss => vss
           );

  subckt_370_oa22_x2 : oa22_x2
  port map ( i0  => abc_97122_new_n638
           , i1  => abc_97122_new_n303
           , i2  => abc_97122_new_n302
           , q   => abc_97122_new_n660
           , vdd => vdd
           , vss => vss
           );

  subckt_366_nxr2_x1 : nxr2_x1
  port map ( i0  => abc_97122_new_n639
           , i1  => abc_97122_new_n301
           , nq  => abc_97122_new_n656
           , vdd => vdd
           , vss => vss
           );

  subckt_334_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n622
           , i1  => abc_97122_new_n620
           , nq  => abc_97122_new_n624
           , vdd => vdd
           , vss => vss
           );

  subckt_269_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n540
           , i1  => abc_97122_new_n317
           , i2  => latchedtimervalue(9)
           , nq  => abc_97122_new_n559
           , vdd => vdd
           , vss => vss
           );

  subckt_275_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n540
           , i1  => abc_97122_new_n317
           , i2  => latchedtimervalue(7)
           , nq  => abc_97122_new_n565
           , vdd => vdd
           , vss => vss
           );

  subckt_564_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74279
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74281
           , q    => pausetimer(9)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_558_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74255
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74257
           , q    => pausetimer(3)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_499_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74309
           , vdd => vdd
           , vss => vss
           );

  subckt_498_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74305
           , vdd => vdd
           , vss => vss
           );

  subckt_497_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74301
           , vdd => vdd
           , vss => vss
           );

  subckt_496_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74297
           , vdd => vdd
           , vss => vss
           );

  subckt_495_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74293
           , vdd => vdd
           , vss => vss
           );

  subckt_494_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74289
           , vdd => vdd
           , vss => vss
           );

  subckt_327_oa22_x2 : oa22_x2
  port map ( i0  => abc_97122_new_n602
           , i1  => abc_97122_new_n537
           , i2  => bytecnt(0)
           , q   => abc_97122_new_n617
           , vdd => vdd
           , vss => vss
           );

  subckt_154_nand2_x0 : nand2_x0
  port map ( i0  => mac(2)
           , i1  => abc_97122_new_n326
           , nq  => abc_97122_new_n444
           , vdd => vdd
           , vss => vss
           );

  subckt_85_a2_x2 : a2_x2
  port map ( i0  => bytecnt(0)
           , i1  => bytecnt(1)
           , q   => abc_97122_new_n375
           , vdd => vdd
           , vss => vss
           );

  subckt_67_o2_x2 : o2_x2
  port map ( i0  => abc_97122_new_n356
           , i1  => abc_97122_new_n325
           , q   => abc_97122_new_n357
           , vdd => vdd
           , vss => vss
           );

  subckt_215_mx2_x2 : mx2_x2
  port map ( cmd => abc_97122_new_n501
           , i0  => abc_97122_new_n504
           , i1  => abc_97122_new_n503
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74447
           , vdd => vdd
           , vss => vss
           );

  subckt_228_oa22_x2 : oa22_x2
  port map ( i0  => assembledtimervalue(14)
           , i1  => abc_97122_new_n512
           , i2  => abc_97122_new_n517
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74435
           , vdd => vdd
           , vss => vss
           );

  subckt_281_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n540
           , i1  => abc_97122_new_n317
           , i2  => latchedtimervalue(5)
           , nq  => abc_97122_new_n571
           , vdd => vdd
           , vss => vss
           );

  subckt_570_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74303
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74305
           , q    => pausetimer(15)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_455_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n525
           , i1  => abc_97122_new_n510
           , i2  => abc_97122_new_n413
           , q   => abc_97122_new_n745
           , vdd => vdd
           , vss => vss
           );

  subckt_136_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(11)
           , i1  => rxdata(3)
           , nq  => abc_97122_new_n426
           , vdd => vdd
           , vss => vss
           );

  subckt_33_inv_x0 : inv_x0
  port map ( i   => r_passall
           , nq  => abc_97122_new_n323
           , vdd => vdd
           , vss => vss
           );

  subckt_32_inv_x0 : inv_x0
  port map ( i   => rxstatuswritelatched_sync2
           , nq  => abc_97122_new_n322
           , vdd => vdd
           , vss => vss
           );

  subckt_31_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74167
           , vdd => vdd
           , vss => vss
           );

  subckt_30_inv_x0 : inv_x0
  port map ( i   => divider2
           , nq  => abc_97122_new_n320
           , vdd => vdd
           , vss => vss
           );

  subckt_311_nand2_x0 : nand2_x0
  port map ( i0  => dlycrcen
           , i1  => abc_97122_new_n296
           , nq  => abc_97122_new_n601
           , vdd => vdd
           , vss => vss
           );

  subckt_541_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74185
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74187
           , q    => assembledtimervalue(5)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_328_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n604
           , i1  => abc_97122_new_n319
           , q   => abc_97122_new_n618
           , vdd => vdd
           , vss => vss
           );

  subckt_138_a4_x2 : a4_x2
  port map ( i0  => abc_97122_new_n427
           , i1  => abc_97122_new_n424
           , i2  => abc_97122_new_n423
           , i3  => abc_97122_new_n422
           , q   => abc_97122_new_n428
           , vdd => vdd
           , vss => vss
           );

  subckt_93_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(20)
           , i1  => rxdata(4)
           , nq  => abc_97122_new_n383
           , vdd => vdd
           , vss => vss
           );

  subckt_39_inv_x0 : inv_x0
  port map ( i   => rxdata(7)
           , nq  => abc_97122_new_n329
           , vdd => vdd
           , vss => vss
           );

  subckt_38_inv_x0 : inv_x0
  port map ( i   => rxdata(6)
           , nq  => abc_97122_new_n328
           , vdd => vdd
           , vss => vss
           );

  subckt_37_inv_x0 : inv_x0
  port map ( i   => rxdata(3)
           , nq  => abc_97122_new_n327
           , vdd => vdd
           , vss => vss
           );

  subckt_36_inv_x0 : inv_x0
  port map ( i   => rxdata(2)
           , nq  => abc_97122_new_n326
           , vdd => vdd
           , vss => vss
           );

  subckt_35_inv_x0 : inv_x0
  port map ( i   => rxdata(1)
           , nq  => abc_97122_new_n325
           , vdd => vdd
           , vss => vss
           );

  subckt_34_inv_x0 : inv_x0
  port map ( i   => rxdata(0)
           , nq  => abc_97122_new_n324
           , vdd => vdd
           , vss => vss
           );

  subckt_61_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n300
           , i1  => bytecnt(1)
           , q   => abc_97122_new_n351
           , vdd => vdd
           , vss => vss
           );

  subckt_70_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n340
           , i1  => rxdata(2)
           , nq  => abc_97122_new_n360
           , vdd => vdd
           , vss => vss
           );

  subckt_308_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n597
           , i1  => abc_97122_new_n595
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74331
           , vdd => vdd
           , vss => vss
           );

  subckt_602_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74435
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74437
           , q    => assembledtimervalue(14)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_380_nxr2_x1 : nxr2_x1
  port map ( i0  => abc_97122_new_n636
           , i1  => abc_97122_new_n305
           , nq  => abc_97122_new_n670
           , vdd => vdd
           , vss => vss
           );

  subckt_127_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n415
           , i1  => abc_97122_new_n299
           , i2  => abc_97122_new_n298
           , nq  => abc_97122_new_n417
           , vdd => vdd
           , vss => vss
           );

  subckt_104_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(17)
           , i1  => rxdata(1)
           , nq  => abc_97122_new_n394
           , vdd => vdd
           , vss => vss
           );

  subckt_182_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(46)
           , i1  => rxdata(6)
           , nq  => abc_97122_new_n472
           , vdd => vdd
           , vss => vss
           );

  subckt_193_nor2_x0 : nor2_x0
  port map ( i0  => abc_97122_new_n482
           , i1  => abc_97122_new_n348
           , nq  => abc_97122_new_n483
           , vdd => vdd
           , vss => vss
           );

  subckt_206_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n480
           , i1  => rxvalid
           , i2  => bytecnt(4)
           , q   => abc_97122_new_n496
           , vdd => vdd
           , vss => vss
           );

  subckt_236_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n525
           , i1  => abc_97122_new_n510
           , i2  => abc_97122_new_n420
           , q   => abc_97122_new_n526
           , vdd => vdd
           , vss => vss
           );

  subckt_268_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n557
           , i1  => abc_97122_new_n556
           , nq  => abc_97122_auto_rtlil_cc_2515_muxgate_74379
           , vdd => vdd
           , vss => vss
           );

  subckt_274_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n563
           , i1  => abc_97122_new_n562
           , nq  => abc_97122_auto_rtlil_cc_2515_muxgate_74371
           , vdd => vdd
           , vss => vss
           );

  subckt_594_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74399
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74401
           , q    => latchedtimervalue(15)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_588_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74375
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74377
           , q    => latchedtimervalue(9)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_461_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n534
           , i1  => abc_97122_new_n510
           , i2  => abc_97122_new_n413
           , q   => abc_97122_new_n751
           , vdd => vdd
           , vss => vss
           );

  subckt_451_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n519
           , i1  => abc_97122_new_n510
           , i2  => abc_97122_new_n413
           , q   => abc_97122_new_n741
           , vdd => vdd
           , vss => vss
           );

  subckt_324_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n613
           , i1  => abc_97122_new_n606
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74315
           , vdd => vdd
           , vss => vss
           );

  subckt_119_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n406
           , i1  => abc_97122_new_n401
           , q   => abc_97122_new_n409
           , vdd => vdd
           , vss => vss
           );

  subckt_78_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n367
           , i1  => abc_97122_new_n366
           , i2  => abc_97122_new_n365
           , q   => abc_97122_new_n368
           , vdd => vdd
           , vss => vss
           );

  subckt_178_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(44)
           , i1  => rxdata(4)
           , nq  => abc_97122_new_n468
           , vdd => vdd
           , vss => vss
           );

  subckt_280_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n569
           , i1  => abc_97122_new_n568
           , nq  => abc_97122_auto_rtlil_cc_2515_muxgate_74363
           , vdd => vdd
           , vss => vss
           );

  subckt_310_mx2_x2 : mx2_x2
  port map ( cmd => dlycrccnt(0)
           , i0  => abc_97122_new_n599
           , i1  => abc_97122_new_n593
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74327
           , vdd => vdd
           , vss => vss
           );

  subckt_559_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74259
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74261
           , q    => pausetimer(4)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_441_ao22_x2 : ao22_x2
  port map ( i0  => slottimer(0)
           , i1  => abc_97122_new_n643
           , i2  => abc_97122_auto_rtlil_cc_2506_notgate_74167
           , q   => abc_97122_new_n731
           , vdd => vdd
           , vss => vss
           );

  subckt_111_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(36)
           , i1  => rxdata(4)
           , nq  => abc_97122_new_n401
           , vdd => vdd
           , vss => vss
           );

  subckt_164_a4_x2 : a4_x2
  port map ( i0  => abc_97122_new_n453
           , i1  => abc_97122_new_n447
           , i2  => abc_97122_new_n446
           , i3  => abc_97122_new_n443
           , q   => abc_97122_new_n454
           , vdd => vdd
           , vss => vss
           );

  subckt_204_ao22_x2 : ao22_x2
  port map ( i0  => abc_97122_new_n491
           , i1  => abc_97122_new_n490
           , i2  => abc_97122_new_n486
           , q   => abc_97122_new_n494
           , vdd => vdd
           , vss => vss
           );

  subckt_571_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74307
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74309
           , q    => bytecnt(0)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_565_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74283
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74285
           , q    => pausetimer(10)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_465_buf_x1 : buf_x1
  port map ( i   => abc_97122_auto_ff_cc_678_flip_bits_74226
           , q   => abc_97122_auto_rtlil_cc_2506_notgate_74234
           , vdd => vdd
           , vss => vss
           );

  subckt_388_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n677
           , i1  => abc_97122_new_n675
           , nq  => abc_97122_auto_rtlil_cc_2515_muxgate_74283
           , vdd => vdd
           , vss => vss
           );

  subckt_105_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n388
           , i1  => abc_97122_new_n383
           , q   => abc_97122_new_n395
           , vdd => vdd
           , vss => vss
           );

  subckt_94_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n336
           , i1  => rxdata(2)
           , nq  => abc_97122_new_n384
           , vdd => vdd
           , vss => vss
           );

  subckt_242_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n531
           , i1  => abc_97122_new_n510
           , i2  => abc_97122_new_n420
           , q   => abc_97122_new_n532
           , vdd => vdd
           , vss => vss
           );

  subckt_300_a2_x2 : a2_x2
  port map ( i0  => dlycrccnt(0)
           , i1  => dlycrccnt(1)
           , q   => abc_97122_new_n590
           , vdd => vdd
           , vss => vss
           );

  subckt_404_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n622
           , i1  => abc_97122_new_n620
           , i2  => abc_97122_new_n294
           , nq  => abc_97122_new_n694
           , vdd => vdd
           , vss => vss
           );

  subckt_330_a2_x2 : a2_x2
  port map ( i0  => receiveend
           , i1  => receivedpausefrmwaddr
           , q   => abc_97122_new_n620
           , vdd => vdd
           , vss => vss
           );

  subckt_126_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n415
           , i1  => abc_97122_new_n298
           , nq  => abc_97122_new_n416
           , vdd => vdd
           , vss => vss
           );

  subckt_202_nor3_x0 : nor3_x0
  port map ( i0  => rxdata(2)
           , i1  => rxdata(1)
           , i2  => rxdata(0)
           , nq  => abc_97122_new_n492
           , vdd => vdd
           , vss => vss
           );

  subckt_298_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n587
           , i1  => abc_97122_new_n586
           , nq  => abc_97122_auto_rtlil_cc_2515_muxgate_74339
           , vdd => vdd
           , vss => vss
           );

  subckt_320_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n609
           , i1  => abc_97122_new_n319
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74323
           , vdd => vdd
           , vss => vss
           );

  subckt_542_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74189
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74191
           , q    => assembledtimervalue(6)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_536_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74165
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74167
           , q    => assembledtimervalue(0)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_443_oa22_x2 : oa22_x2
  port map ( i0  => abc_97122_new_n506
           , i1  => abc_97122_new_n496
           , i2  => receivedpausefrm
           , q   => abc_97122_new_n733
           , vdd => vdd
           , vss => vss
           );

  subckt_429_a2_x2 : a2_x2
  port map ( i0  => rxflow
           , i1  => abc_97122_auto_ff_cc_678_flip_bits_74232
           , q   => abc_97122_new_n719
           , vdd => vdd
           , vss => vss
           );

  subckt_396_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n685
           , i1  => abc_97122_new_n652
           , i2  => abc_97122_auto_rtlil_cc_2506_notgate_74228
           , nq  => abc_97122_new_n686
           , vdd => vdd
           , vss => vss
           );

  subckt_185_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n474
           , i1  => abc_97122_new_n471
           , q   => abc_97122_new_n475
           , vdd => vdd
           , vss => vss
           );

  subckt_195_a2_x2 : a2_x2
  port map ( i0  => bytecnt(2)
           , i1  => bytecnt(3)
           , q   => abc_97122_new_n485
           , vdd => vdd
           , vss => vss
           );

  subckt_255_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n510
           , i1  => abc_97122_new_n351
           , i2  => assembledtimervalue(14)
           , i3  => receivedpausefrmwaddr
           , nq  => abc_97122_new_n545
           , vdd => vdd
           , vss => vss
           );

  subckt_305_oa22_x2 : oa22_x2
  port map ( i0  => abc_97122_new_n594
           , i1  => dlycrccnt(0)
           , i2  => dlycrccnt(1)
           , q   => abc_97122_new_n595
           , vdd => vdd
           , vss => vss
           );

  subckt_314_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n601
           , i1  => abc_97122_new_n346
           , i2  => bytecnt(0)
           , nq  => abc_97122_new_n604
           , vdd => vdd
           , vss => vss
           );

  subckt_603_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74439
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74441
           , q    => assembledtimervalue(15)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_589_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74379
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74381
           , q    => latchedtimervalue(10)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_405_ao22_x2 : ao22_x2
  port map ( i0  => abc_97122_new_n692
           , i1  => abc_97122_new_n693
           , i2  => abc_97122_new_n694
           , q   => abc_97122_new_n695
           , vdd => vdd
           , vss => vss
           );

  subckt_357_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n644
           , i1  => slottimer(1)
           , i2  => slottimer(2)
           , q   => abc_97122_new_n647
           , vdd => vdd
           , vss => vss
           );

  subckt_114_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(33)
           , i1  => rxdata(1)
           , nq  => abc_97122_new_n404
           , vdd => vdd
           , vss => vss
           );

  subckt_99_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(21)
           , i1  => rxdata(5)
           , nq  => abc_97122_new_n389
           , vdd => vdd
           , vss => vss
           );

  subckt_179_nand2_x0 : nand2_x0
  port map ( i0  => mac(43)
           , i1  => abc_97122_new_n327
           , nq  => abc_97122_new_n469
           , vdd => vdd
           , vss => vss
           );

  subckt_192_oa22_x2 : oa22_x2
  port map ( i0  => abc_97122_new_n440
           , i1  => abc_97122_new_n479
           , i2  => abc_97122_new_n481
           , q   => abc_97122_new_n482
           , vdd => vdd
           , vss => vss
           );

  subckt_261_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n510
           , i1  => abc_97122_new_n351
           , i2  => assembledtimervalue(12)
           , i3  => receivedpausefrmwaddr
           , nq  => abc_97122_new_n551
           , vdd => vdd
           , vss => vss
           );

  subckt_595_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74407
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74409
           , q    => abc_97122_auto_ff_cc_678_flip_bits_74402
           , vdd  => vdd
           , vss  => vss
           );

  subckt_450_oa22_x2 : oa22_x2
  port map ( i0  => assembledtimervalue(6)
           , i1  => abc_97122_new_n736
           , i2  => abc_97122_new_n739
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74189
           , vdd => vdd
           , vss => vss
           );

  subckt_412_mx2_x2 : mx2_x2
  port map ( cmd => abc_97122_new_n654
           , i0  => abc_97122_new_n701
           , i1  => pausetimer(4)
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74259
           , vdd => vdd
           , vss => vss
           );

  subckt_411_mx2_x2 : mx2_x2
  port map ( cmd => setpausetimer
           , i0  => abc_97122_new_n700
           , i1  => latchedtimervalue(4)
           , q   => abc_97122_new_n701
           , vdd => vdd
           , vss => vss
           );

  subckt_71_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(31)
           , i1  => rxdata(7)
           , nq  => abc_97122_new_n361
           , vdd => vdd
           , vss => vss
           );

  subckt_566_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74287
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74289
           , q    => pausetimer(11)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_445_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n734
           , i1  => abc_97122_new_n733
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74197
           , vdd => vdd
           , vss => vss
           );

  subckt_418_mx2_x2 : mx2_x2
  port map ( cmd => abc_97122_new_n654
           , i0  => abc_97122_new_n707
           , i1  => pausetimer(2)
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74251
           , vdd => vdd
           , vss => vss
           );

  subckt_417_mx2_x2 : mx2_x2
  port map ( cmd => setpausetimer
           , i0  => abc_97122_new_n706
           , i1  => latchedtimervalue(2)
           , q   => abc_97122_new_n707
           , vdd => vdd
           , vss => vss
           );

  subckt_415_mx2_x2 : mx2_x2
  port map ( cmd => abc_97122_new_n654
           , i0  => abc_97122_new_n704
           , i1  => pausetimer(3)
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74255
           , vdd => vdd
           , vss => vss
           );

  subckt_414_mx2_x2 : mx2_x2
  port map ( cmd => setpausetimer
           , i0  => abc_97122_new_n703
           , i1  => latchedtimervalue(3)
           , q   => abc_97122_new_n704
           , vdd => vdd
           , vss => vss
           );

  subckt_407_nxr2_x1 : nxr2_x1
  port map ( i0  => abc_97122_new_n629
           , i1  => abc_97122_new_n311
           , nq  => abc_97122_new_n697
           , vdd => vdd
           , vss => vss
           );

  subckt_403_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n632
           , i1  => abc_97122_new_n624
           , nq  => abc_97122_new_n693
           , vdd => vdd
           , vss => vss
           );

  subckt_387_ao22_x2 : ao22_x2
  port map ( i0  => abc_97122_new_n306
           , i1  => abc_97122_new_n655
           , i2  => abc_97122_new_n676
           , q   => abc_97122_new_n677
           , vdd => vdd
           , vss => vss
           );

  subckt_156_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n330
           , i1  => rxdata(0)
           , nq  => abc_97122_new_n446
           , vdd => vdd
           , vss => vss
           );

  subckt_149_oa22_x2 : oa22_x2
  port map ( i0  => abc_97122_new_n381
           , i1  => abc_97122_new_n438
           , i2  => abc_97122_new_n421
           , q   => abc_97122_new_n439
           , vdd => vdd
           , vss => vss
           );

  subckt_95_nand2_x0 : nand2_x0
  port map ( i0  => mac(18)
           , i1  => abc_97122_new_n326
           , nq  => abc_97122_new_n385
           , vdd => vdd
           , vss => vss
           );

  subckt_313_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n601
           , i1  => abc_97122_new_n346
           , i2  => bytecnt(0)
           , q   => abc_97122_new_n603
           , vdd => vdd
           , vss => vss
           );

  subckt_572_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74311
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74313
           , q    => bytecnt(1)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_375_mx2_x2 : mx2_x2
  port map ( cmd => setpausetimer
           , i0  => abc_97122_new_n664
           , i1  => latchedtimervalue(13)
           , q   => abc_97122_new_n665
           , vdd => vdd
           , vss => vss
           );

  subckt_373_mx2_x2 : mx2_x2
  port map ( cmd => abc_97122_new_n654
           , i0  => abc_97122_new_n662
           , i1  => pausetimer(14)
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74299
           , vdd => vdd
           , vss => vss
           );

  subckt_353_a3_x2 : a3_x2
  port map ( i0  => divider2
           , i1  => rxflow
           , i2  => pause
           , q   => abc_97122_new_n643
           , vdd => vdd
           , vss => vss
           );

  subckt_350_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n638
           , i1  => abc_97122_new_n303
           , i2  => abc_97122_new_n302
           , nq  => abc_97122_new_n640
           , vdd => vdd
           , vss => vss
           );

  subckt_89_o4_x2 : o4_x2
  port map ( i0  => rxdata(7)
           , i1  => rxdata(6)
           , i2  => rxdata(5)
           , i3  => rxdata(4)
           , q   => abc_97122_new_n379
           , vdd => vdd
           , vss => vss
           );

  subckt_4_inv_x0 : inv_x0
  port map ( i   => latchedtimervalue(6)
           , nq  => abc_97122_new_n294
           , vdd => vdd
           , vss => vss
           );

  subckt_3_inv_x0 : inv_x0
  port map ( i   => latchedtimervalue(14)
           , nq  => abc_97122_new_n293
           , vdd => vdd
           , vss => vss
           );

  subckt_2_inv_x0 : inv_x0
  port map ( i   => abc_97122_auto_ff_cc_678_flip_bits_74402
           , nq  => abc_97122_new_n292
           , vdd => vdd
           , vss => vss
           );

  subckt_1_inv_x0 : inv_x0
  port map ( i   => opcodeok
           , nq  => abc_97122_new_n291
           , vdd => vdd
           , vss => vss
           );

  subckt_0_inv_x0 : inv_x0
  port map ( i   => addressok
           , nq  => abc_97122_new_n290
           , vdd => vdd
           , vss => vss
           );

  subckt_201_a4_x2 : a4_x2
  port map ( i0  => abc_97122_new_n378
           , i1  => bytecnt(0)
           , i2  => abc_97122_new_n299
           , i3  => typelengthok
           , q   => abc_97122_new_n491
           , vdd => vdd
           , vss => vss
           );

  subckt_216_a2_x2 : a2_x2
  port map ( i0  => opcodeok
           , i1  => typelengthok
           , q   => abc_97122_new_n506
           , vdd => vdd
           , vss => vss
           );

  subckt_254_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n540
           , i1  => abc_97122_new_n317
           , i2  => latchedtimervalue(14)
           , nq  => abc_97122_new_n544
           , vdd => vdd
           , vss => vss
           );

  subckt_279_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n510
           , i1  => abc_97122_new_n351
           , i2  => assembledtimervalue(6)
           , i3  => receivedpausefrmwaddr
           , nq  => abc_97122_new_n569
           , vdd => vdd
           , vss => vss
           );

  subckt_285_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n510
           , i1  => abc_97122_new_n351
           , i2  => assembledtimervalue(4)
           , i3  => receivedpausefrmwaddr
           , nq  => abc_97122_new_n575
           , vdd => vdd
           , vss => vss
           );

  subckt_299_nand2_x0 : nand2_x0
  port map ( i0  => rxendfrm
           , i1  => rxvalid
           , nq  => abc_97122_new_n589
           , vdd => vdd
           , vss => vss
           );

  subckt_537_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74169
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74171
           , q    => assembledtimervalue(1)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_379_mx2_x2 : mx2_x2
  port map ( cmd => abc_97122_new_n654
           , i0  => abc_97122_new_n668
           , i1  => pausetimer(12)
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74291
           , vdd => vdd
           , vss => vss
           );

  subckt_378_mx2_x2 : mx2_x2
  port map ( cmd => setpausetimer
           , i0  => abc_97122_new_n667
           , i1  => latchedtimervalue(12)
           , q   => abc_97122_new_n668
           , vdd => vdd
           , vss => vss
           );

  subckt_376_mx2_x2 : mx2_x2
  port map ( cmd => abc_97122_new_n654
           , i0  => abc_97122_new_n665
           , i1  => pausetimer(13)
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74295
           , vdd => vdd
           , vss => vss
           );

  subckt_133_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n333
           , i1  => rxdata(2)
           , nq  => abc_97122_new_n423
           , vdd => vdd
           , vss => vss
           );

  subckt_9_inv_x0 : inv_x0
  port map ( i   => bytecnt(1)
           , nq  => abc_97122_new_n299
           , vdd => vdd
           , vss => vss
           );

  subckt_8_inv_x0 : inv_x0
  port map ( i   => bytecnt(3)
           , nq  => abc_97122_new_n298
           , vdd => vdd
           , vss => vss
           );

  subckt_7_inv_x0 : inv_x0
  port map ( i   => bytecnt(4)
           , nq  => abc_97122_new_n297
           , vdd => vdd
           , vss => vss
           );

  subckt_6_inv_x0 : inv_x0
  port map ( i   => dlycrccnt(2)
           , nq  => abc_97122_new_n296
           , vdd => vdd
           , vss => vss
           );

  subckt_5_inv_x0 : inv_x0
  port map ( i   => latchedtimervalue(0)
           , nq  => abc_97122_new_n295
           , vdd => vdd
           , vss => vss
           );

  subckt_226_a2_x2 : a2_x2
  port map ( i0  => rxdata(6)
           , i1  => abc_97122_new_n318
           , q   => abc_97122_new_n516
           , vdd => vdd
           , vss => vss
           );

  subckt_260_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n540
           , i1  => abc_97122_new_n317
           , i2  => latchedtimervalue(12)
           , nq  => abc_97122_new_n550
           , vdd => vdd
           , vss => vss
           );

  subckt_291_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n510
           , i1  => abc_97122_new_n351
           , i2  => assembledtimervalue(2)
           , i3  => receivedpausefrmwaddr
           , nq  => abc_97122_new_n581
           , vdd => vdd
           , vss => vss
           );

  subckt_604_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74443
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74445
           , q    => receivedpausefrmwaddr
           , vdd  => vdd
           , vss  => vss
           );

  subckt_543_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74193
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74195
           , q    => assembledtimervalue(7)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_444_mx2_x2 : mx2_x2
  port map ( cmd => abc_97122_new_n323
           , i0  => abc_97122_new_n322
           , i1  => abc_97122_new_n315
           , q   => abc_97122_new_n734
           , vdd => vdd
           , vss => vss
           );

  subckt_389_nxr2_x1 : nxr2_x1
  port map ( i0  => abc_97122_new_n634
           , i1  => abc_97122_new_n307
           , nq  => abc_97122_new_n679
           , vdd => vdd
           , vss => vss
           );

  subckt_118_ao22_x2 : ao22_x2
  port map ( i0  => rxdata(7)
           , i1  => abc_97122_new_n342
           , i2  => abc_97122_new_n404
           , q   => abc_97122_new_n408
           , vdd => vdd
           , vss => vss
           );

  subckt_163_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(1)
           , i1  => rxdata(1)
           , nq  => abc_97122_new_n453
           , vdd => vdd
           , vss => vss
           );

  subckt_596_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74411
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74413
           , q    => assembledtimervalue(8)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_438_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n727
           , i1  => abc_97122_new_n648
           , i2  => abc_97122_auto_rtlil_cc_2506_notgate_74167
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74211
           , vdd => vdd
           , vss => vss
           );

  subckt_232_a2_x2 : a2_x2
  port map ( i0  => rxdata(4)
           , i1  => abc_97122_new_n318
           , q   => abc_97122_new_n522
           , vdd => vdd
           , vss => vss
           );

  subckt_511_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74357
           , vdd => vdd
           , vss => vss
           );

  subckt_510_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74353
           , vdd => vdd
           , vss => vss
           );

  subckt_460_oa22_x2 : oa22_x2
  port map ( i0  => assembledtimervalue(1)
           , i1  => abc_97122_new_n736
           , i2  => abc_97122_new_n749
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74169
           , vdd => vdd
           , vss => vss
           );

  subckt_323_ao22_x2 : ao22_x2
  port map ( i0  => bytecnt(2)
           , i1  => abc_97122_new_n605
           , i2  => abc_97122_new_n319
           , q   => abc_97122_new_n613
           , vdd => vdd
           , vss => vss
           );

  subckt_159_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(6)
           , i1  => rxdata(6)
           , nq  => abc_97122_new_n449
           , vdd => vdd
           , vss => vss
           );

  subckt_247_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n510
           , i1  => abc_97122_new_n351
           , nq  => abc_97122_new_n537
           , vdd => vdd
           , vss => vss
           );

  subckt_253_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n542
           , i1  => abc_97122_new_n541
           , nq  => abc_97122_auto_rtlil_cc_2515_muxgate_74399
           , vdd => vdd
           , vss => vss
           );

  subckt_278_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n540
           , i1  => abc_97122_new_n317
           , i2  => latchedtimervalue(6)
           , nq  => abc_97122_new_n568
           , vdd => vdd
           , vss => vss
           );

  subckt_284_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n540
           , i1  => abc_97122_new_n317
           , i2  => latchedtimervalue(4)
           , nq  => abc_97122_new_n574
           , vdd => vdd
           , vss => vss
           );

  subckt_573_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74315
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74317
           , q    => bytecnt(2)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_567_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74291
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74293
           , q    => pausetimer(12)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_516_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74377
           , vdd => vdd
           , vss => vss
           );

  subckt_515_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74373
           , vdd => vdd
           , vss => vss
           );

  subckt_514_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74369
           , vdd => vdd
           , vss => vss
           );

  subckt_513_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74365
           , vdd => vdd
           , vss => vss
           );

  subckt_512_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74361
           , vdd => vdd
           , vss => vss
           );

  subckt_456_oa22_x2 : oa22_x2
  port map ( i0  => assembledtimervalue(3)
           , i1  => abc_97122_new_n736
           , i2  => abc_97122_new_n745
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74177
           , vdd => vdd
           , vss => vss
           );

  subckt_157_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n331
           , i1  => rxdata(2)
           , nq  => abc_97122_new_n447
           , vdd => vdd
           , vss => vss
           );

  subckt_96_nand2_x0 : nand2_x0
  port map ( i0  => mac(22)
           , i1  => abc_97122_new_n328
           , nq  => abc_97122_new_n386
           , vdd => vdd
           , vss => vss
           );

  subckt_199_ao22_x2 : ao22_x2
  port map ( i0  => bytecnt(1)
           , i1  => abc_97122_new_n487
           , i2  => abc_97122_new_n488
           , q   => abc_97122_new_n489
           , vdd => vdd
           , vss => vss
           );

  subckt_239_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n528
           , i1  => abc_97122_new_n510
           , i2  => abc_97122_new_n420
           , q   => abc_97122_new_n529
           , vdd => vdd
           , vss => vss
           );

  subckt_290_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n540
           , i1  => abc_97122_new_n317
           , i2  => latchedtimervalue(2)
           , nq  => abc_97122_new_n580
           , vdd => vdd
           , vss => vss
           );

  subckt_519_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74389
           , vdd => vdd
           , vss => vss
           );

  subckt_518_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74385
           , vdd => vdd
           , vss => vss
           );

  subckt_517_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74381
           , vdd => vdd
           , vss => vss
           );

  subckt_473_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74199
           , vdd => vdd
           , vss => vss
           );

  subckt_472_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74195
           , vdd => vdd
           , vss => vss
           );

  subckt_471_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74191
           , vdd => vdd
           , vss => vss
           );

  subckt_470_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74187
           , vdd => vdd
           , vss => vss
           );

  subckt_336_nor2_x0 : nor2_x0
  port map ( i0  => pausetimer(0)
           , i1  => pausetimer(1)
           , nq  => abc_97122_new_n626
           , vdd => vdd
           , vss => vss
           );

  subckt_325_nxr2_x1 : nxr2_x1
  port map ( i0  => abc_97122_new_n603
           , i1  => abc_97122_new_n299
           , nq  => abc_97122_new_n615
           , vdd => vdd
           , vss => vss
           );

  subckt_210_o2_x2 : o2_x2
  port map ( i0  => abc_97122_new_n499
           , i1  => abc_97122_new_n348
           , q   => abc_97122_new_n500
           , vdd => vdd
           , vss => vss
           );

  subckt_307_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n596
           , i1  => abc_97122_new_n589
           , q   => abc_97122_new_n597
           , vdd => vdd
           , vss => vss
           );

  subckt_317_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n605
           , i1  => abc_97122_new_n485
           , q   => abc_97122_new_n607
           , vdd => vdd
           , vss => vss
           );

  subckt_544_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74197
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74199
           , q    => receivedpausefrm
           , vdd  => vdd
           , vss  => vss
           );

  subckt_538_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74173
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74175
           , q    => assembledtimervalue(2)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_479_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74221
           , vdd => vdd
           , vss => vss
           );

  subckt_478_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74217
           , vdd => vdd
           , vss => vss
           );

  subckt_477_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74213
           , vdd => vdd
           , vss => vss
           );

  subckt_476_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74209
           , vdd => vdd
           , vss => vss
           );

  subckt_475_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74205
           , vdd => vdd
           , vss => vss
           );

  subckt_474_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74201
           , vdd => vdd
           , vss => vss
           );

  subckt_399_nxr2_x1 : nxr2_x1
  port map ( i0  => abc_97122_new_n631
           , i1  => abc_97122_new_n309
           , nq  => abc_97122_new_n689
           , vdd => vdd
           , vss => vss
           );

  subckt_140_nand2_x0 : nand2_x0
  port map ( i0  => mac(9)
           , i1  => abc_97122_new_n325
           , nq  => abc_97122_new_n430
           , vdd => vdd
           , vss => vss
           );

  subckt_134_nand2_x0 : nand2_x0
  port map ( i0  => mac(15)
           , i1  => abc_97122_new_n329
           , nq  => abc_97122_new_n424
           , vdd => vdd
           , vss => vss
           );

  subckt_90_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n378
           , i1  => abc_97122_new_n377
           , q   => abc_97122_new_n380
           , vdd => vdd
           , vss => vss
           );

  subckt_165_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n454
           , i1  => abc_97122_new_n452
           , i2  => abc_97122_new_n450
           , nq  => abc_97122_new_n455
           , vdd => vdd
           , vss => vss
           );

  subckt_166_oa22_x2 : oa22_x2
  port map ( i0  => abc_97122_new_n398
           , i1  => abc_97122_new_n374
           , i2  => abc_97122_new_n350
           , q   => abc_97122_new_n456
           , vdd => vdd
           , vss => vss
           );

  subckt_171_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n415
           , i1  => abc_97122_new_n413
           , i2  => abc_97122_new_n298
           , nq  => abc_97122_new_n461
           , vdd => vdd
           , vss => vss
           );

  subckt_605_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74447
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74449
           , q    => opcodeok
           , vdd  => vdd
           , vss  => vss
           );

  subckt_550_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74219
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74221
           , q    => slottimer(4)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_397_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n686
           , i1  => abc_97122_new_n683
           , q   => abc_97122_new_n687
           , vdd => vdd
           , vss => vss
           );

  subckt_84_oa22_x2 : oa22_x2
  port map ( i0  => abc_97122_new_n373
           , i1  => abc_97122_new_n357
           , i2  => abc_97122_new_n352
           , q   => abc_97122_new_n374
           , vdd => vdd
           , vss => vss
           );

  subckt_10_inv_x0 : inv_x0
  port map ( i   => bytecnt(0)
           , nq  => abc_97122_new_n300
           , vdd => vdd
           , vss => vss
           );

  subckt_11_inv_x0 : inv_x0
  port map ( i   => pausetimer(15)
           , nq  => abc_97122_new_n301
           , vdd => vdd
           , vss => vss
           );

  subckt_12_inv_x0 : inv_x0
  port map ( i   => pausetimer(14)
           , nq  => abc_97122_new_n302
           , vdd => vdd
           , vss => vss
           );

  subckt_13_inv_x0 : inv_x0
  port map ( i   => pausetimer(13)
           , nq  => abc_97122_new_n303
           , vdd => vdd
           , vss => vss
           );

  subckt_14_inv_x0 : inv_x0
  port map ( i   => pausetimer(12)
           , nq  => abc_97122_new_n304
           , vdd => vdd
           , vss => vss
           );

  subckt_218_nor3_x0 : nor3_x0
  port map ( i0  => abc_97122_new_n507
           , i1  => abc_97122_new_n291
           , i2  => abc_97122_new_n290
           , nq  => abc_97122_new_n508
           , vdd => vdd
           , vss => vss
           );

  subckt_245_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n534
           , i1  => abc_97122_new_n510
           , i2  => abc_97122_new_n420
           , q   => abc_97122_new_n535
           , vdd => vdd
           , vss => vss
           );

  subckt_277_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n566
           , i1  => abc_97122_new_n565
           , nq  => abc_97122_auto_rtlil_cc_2515_muxgate_74367
           , vdd => vdd
           , vss => vss
           );

  subckt_283_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n572
           , i1  => abc_97122_new_n571
           , nq  => abc_97122_auto_rtlil_cc_2515_muxgate_74359
           , vdd => vdd
           , vss => vss
           );

  subckt_597_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74415
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74417
           , q    => assembledtimervalue(9)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_431_oa22_x2 : oa22_x2
  port map ( i0  => abc_97122_new_n649
           , i1  => slottimer(4)
           , i2  => slottimer(5)
           , q   => abc_97122_new_n721
           , vdd => vdd
           , vss => vss
           );

  subckt_369_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n622
           , i1  => abc_97122_new_n620
           , i2  => abc_97122_new_n293
           , nq  => abc_97122_new_n659
           , vdd => vdd
           , vss => vss
           );

  subckt_343_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n631
           , i1  => abc_97122_new_n309
           , q   => abc_97122_new_n633
           , vdd => vdd
           , vss => vss
           );

  subckt_143_a4_x2 : a4_x2
  port map ( i0  => abc_97122_new_n432
           , i1  => abc_97122_new_n431
           , i2  => abc_97122_new_n430
           , i3  => abc_97122_new_n429
           , q   => abc_97122_new_n433
           , vdd => vdd
           , vss => vss
           );

  subckt_128_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n350
           , i1  => abc_97122_new_n317
           , q   => abc_97122_new_n418
           , vdd => vdd
           , vss => vss
           );

  subckt_15_inv_x0 : inv_x0
  port map ( i   => pausetimer(11)
           , nq  => abc_97122_new_n305
           , vdd => vdd
           , vss => vss
           );

  subckt_16_inv_x0 : inv_x0
  port map ( i   => pausetimer(10)
           , nq  => abc_97122_new_n306
           , vdd => vdd
           , vss => vss
           );

  subckt_17_inv_x0 : inv_x0
  port map ( i   => pausetimer(9)
           , nq  => abc_97122_new_n307
           , vdd => vdd
           , vss => vss
           );

  subckt_18_inv_x0 : inv_x0
  port map ( i   => pausetimer(8)
           , nq  => abc_97122_new_n308
           , vdd => vdd
           , vss => vss
           );

  subckt_19_inv_x0 : inv_x0
  port map ( i   => pausetimer(7)
           , nq  => abc_97122_new_n309
           , vdd => vdd
           , vss => vss
           );

  subckt_63_nor2_x0 : nor2_x0
  port map ( i0  => rxdata(5)
           , i1  => rxdata(4)
           , nq  => abc_97122_new_n353
           , vdd => vdd
           , vss => vss
           );

  subckt_158_nand2_x0 : nand2_x0
  port map ( i0  => mac(0)
           , i1  => abc_97122_new_n324
           , nq  => abc_97122_new_n448
           , vdd => vdd
           , vss => vss
           );

  subckt_107_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n396
           , i1  => abc_97122_new_n393
           , i2  => abc_97122_new_n392
           , nq  => abc_97122_new_n397
           , vdd => vdd
           , vss => vss
           );

  subckt_188_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n477
           , i1  => abc_97122_new_n468
           , q   => abc_97122_new_n478
           , vdd => vdd
           , vss => vss
           );

  subckt_189_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n478
           , i1  => abc_97122_new_n476
           , i2  => abc_97122_new_n473
           , nq  => abc_97122_new_n479
           , vdd => vdd
           , vss => vss
           );

  subckt_198_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n317
           , i1  => typelengthok
           , q   => abc_97122_new_n488
           , vdd => vdd
           , vss => vss
           );

  subckt_580_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74343
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74345
           , q    => latchedtimervalue(1)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_574_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74319
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74321
           , q    => bytecnt(3)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_568_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74295
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74297
           , q    => pausetimer(13)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_40_inv_x0 : inv_x0
  port map ( i   => mac(0)
           , nq  => abc_97122_new_n330
           , vdd => vdd
           , vss => vss
           );

  subckt_59_nor2_x0 : nor2_x0
  port map ( i0  => bytecnt(2)
           , i1  => bytecnt(3)
           , nq  => abc_97122_new_n349
           , vdd => vdd
           , vss => vss
           );

  subckt_176_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(47)
           , i1  => rxdata(7)
           , nq  => abc_97122_new_n466
           , vdd => vdd
           , vss => vss
           );

  subckt_240_oa22_x2 : oa22_x2
  port map ( i0  => assembledtimervalue(10)
           , i1  => abc_97122_new_n512
           , i2  => abc_97122_new_n529
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74419
           , vdd => vdd
           , vss => vss
           );

  subckt_539_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74177
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74179
           , q    => assembledtimervalue(3)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_374_nxr2_x1 : nxr2_x1
  port map ( i0  => abc_97122_new_n638
           , i1  => abc_97122_new_n303
           , nq  => abc_97122_new_n664
           , vdd => vdd
           , vss => vss
           );

  subckt_129_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n418
           , i1  => abc_97122_new_n417
           , nq  => abc_97122_new_n419
           , vdd => vdd
           , vss => vss
           );

  subckt_41_inv_x0 : inv_x0
  port map ( i   => mac(2)
           , nq  => abc_97122_new_n331
           , vdd => vdd
           , vss => vss
           );

  subckt_42_inv_x0 : inv_x0
  port map ( i   => mac(9)
           , nq  => abc_97122_new_n332
           , vdd => vdd
           , vss => vss
           );

  subckt_43_inv_x0 : inv_x0
  port map ( i   => mac(10)
           , nq  => abc_97122_new_n333
           , vdd => vdd
           , vss => vss
           );

  subckt_44_inv_x0 : inv_x0
  port map ( i   => mac(14)
           , nq  => abc_97122_new_n334
           , vdd => vdd
           , vss => vss
           );

  subckt_45_inv_x0 : inv_x0
  port map ( i   => mac(15)
           , nq  => abc_97122_new_n335
           , vdd => vdd
           , vss => vss
           );

  subckt_46_inv_x0 : inv_x0
  port map ( i   => mac(18)
           , nq  => abc_97122_new_n336
           , vdd => vdd
           , vss => vss
           );

  subckt_60_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n349
           , i1  => rxvalid
           , i2  => abc_97122_new_n297
           , i3  => abc_97122_new_n292
           , nq  => abc_97122_new_n350
           , vdd => vdd
           , vss => vss
           );

  subckt_197_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n485
           , i1  => rxvalid
           , i2  => abc_97122_new_n297
           , i3  => abc_97122_new_n292
           , nq  => abc_97122_new_n487
           , vdd => vdd
           , vss => vss
           );

  subckt_551_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74223
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74225
           , q    => slottimer(5)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_545_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => n0_divider2_0_0
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74201
           , q    => divider2
           , vdd  => vdd
           , vss  => vss
           );

  subckt_435_ao22_x2 : ao22_x2
  port map ( i0  => slottimer(3)
           , i1  => abc_97122_new_n647
           , i2  => abc_97122_auto_rtlil_cc_2506_notgate_74167
           , q   => abc_97122_new_n725
           , vdd => vdd
           , vss => vss
           );

  subckt_360_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n644
           , i1  => slottimer(1)
           , i2  => slottimer(2)
           , i3  => slottimer(3)
           , nq  => abc_97122_new_n650
           , vdd => vdd
           , vss => vss
           );

  subckt_141_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n334
           , i1  => rxdata(6)
           , nq  => abc_97122_new_n431
           , vdd => vdd
           , vss => vss
           );

  subckt_47_inv_x0 : inv_x0
  port map ( i   => mac(19)
           , nq  => abc_97122_new_n337
           , vdd => vdd
           , vss => vss
           );

  subckt_48_inv_x0 : inv_x0
  port map ( i   => mac(22)
           , nq  => abc_97122_new_n338
           , vdd => vdd
           , vss => vss
           );

  subckt_49_inv_x0 : inv_x0
  port map ( i   => mac(24)
           , nq  => abc_97122_new_n339
           , vdd => vdd
           , vss => vss
           );

  subckt_80_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n341
           , i1  => rxdata(6)
           , nq  => abc_97122_new_n370
           , vdd => vdd
           , vss => vss
           );

  subckt_191_o4_x2 : o4_x2
  port map ( i0  => bytecnt(0)
           , i1  => bytecnt(1)
           , i2  => bytecnt(2)
           , i3  => bytecnt(3)
           , q   => abc_97122_new_n481
           , vdd => vdd
           , vss => vss
           );

  subckt_258_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n510
           , i1  => abc_97122_new_n351
           , i2  => assembledtimervalue(13)
           , i3  => receivedpausefrmwaddr
           , nq  => abc_97122_new_n548
           , vdd => vdd
           , vss => vss
           );

  subckt_264_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n510
           , i1  => abc_97122_new_n351
           , i2  => assembledtimervalue(11)
           , i3  => receivedpausefrmwaddr
           , nq  => abc_97122_new_n554
           , vdd => vdd
           , vss => vss
           );

  subckt_606_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74451
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74453
           , q    => typelengthok
           , vdd  => vdd
           , vss  => vss
           );

  subckt_598_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74419
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74421
           , q    => assembledtimervalue(10)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_160_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n449
           , i1  => abc_97122_new_n445
           , q   => abc_97122_new_n450
           , vdd => vdd
           , vss => vss
           );

  subckt_144_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(12)
           , i1  => rxdata(4)
           , nq  => abc_97122_new_n434
           , vdd => vdd
           , vss => vss
           );

  subckt_270_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n510
           , i1  => abc_97122_new_n351
           , i2  => assembledtimervalue(9)
           , i3  => receivedpausefrmwaddr
           , nq  => abc_97122_new_n560
           , vdd => vdd
           , vss => vss
           );

  subckt_434_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n723
           , i1  => abc_97122_new_n651
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74219
           , vdd => vdd
           , vss => vss
           );

  subckt_377_nxr2_x1 : nxr2_x1
  port map ( i0  => abc_97122_new_n637
           , i1  => pausetimer(12)
           , nq  => abc_97122_new_n667
           , vdd => vdd
           , vss => vss
           );

  subckt_229_a2_x2 : a2_x2
  port map ( i0  => rxdata(5)
           , i1  => abc_97122_new_n318
           , q   => abc_97122_new_n519
           , vdd => vdd
           , vss => vss
           );

  subckt_243_oa22_x2 : oa22_x2
  port map ( i0  => assembledtimervalue(9)
           , i1  => abc_97122_new_n512
           , i2  => abc_97122_new_n532
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74415
           , vdd => vdd
           , vss => vss
           );

  subckt_303_oa22_x2 : oa22_x2
  port map ( i0  => dlycrccnt(2)
           , i1  => abc_97122_new_n319
           , i2  => abc_97122_new_n316
           , q   => abc_97122_new_n593
           , vdd => vdd
           , vss => vss
           );

  subckt_304_ao22_x2 : ao22_x2
  port map ( i0  => abc_97122_new_n296
           , i1  => rxendfrm
           , i2  => rxvalid
           , q   => abc_97122_new_n594
           , vdd => vdd
           , vss => vss
           );

  subckt_569_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74299
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74301
           , q    => pausetimer(14)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_464_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n753
           , i1  => abc_97122_auto_rtlil_cc_2506_notgate_74228
           , q   => n0_divider2_0_0
           , vdd => vdd
           , vss => vss
           );

  subckt_347_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n635
           , i1  => abc_97122_new_n306
           , i2  => abc_97122_new_n305
           , nq  => abc_97122_new_n637
           , vdd => vdd
           , vss => vss
           );

  subckt_332_a3_x2 : a3_x2
  port map ( i0  => rxflow
           , i1  => receivedlengthok
           , i2  => receivedpacketgood
           , q   => abc_97122_new_n622
           , vdd => vdd
           , vss => vss
           );

  subckt_322_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n611
           , i1  => abc_97122_new_n608
           , i2  => abc_97122_new_n319
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74319
           , vdd => vdd
           , vss => vss
           );

  subckt_151_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(7)
           , i1  => rxdata(7)
           , nq  => abc_97122_new_n441
           , vdd => vdd
           , vss => vss
           );

  subckt_147_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n436
           , i1  => abc_97122_new_n435
           , i2  => abc_97122_new_n434
           , q   => abc_97122_new_n437
           , vdd => vdd
           , vss => vss
           );

  subckt_112_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(35)
           , i1  => rxdata(3)
           , nq  => abc_97122_new_n402
           , vdd => vdd
           , vss => vss
           );

  subckt_97_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(16)
           , i1  => rxdata(0)
           , nq  => abc_97122_new_n387
           , vdd => vdd
           , vss => vss
           );

  subckt_316_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n605
           , i1  => bytecnt(2)
           , nq  => abc_97122_new_n606
           , vdd => vdd
           , vss => vss
           );

  subckt_581_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74347
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74349
           , q    => latchedtimervalue(2)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_575_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74323
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74325
           , q    => bytecnt(4)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_437_oa22_x2 : oa22_x2
  port map ( i0  => abc_97122_new_n644
           , i1  => slottimer(1)
           , i2  => slottimer(2)
           , q   => abc_97122_new_n727
           , vdd => vdd
           , vss => vss
           );

  subckt_398_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n687
           , i1  => abc_97122_new_n682
           , nq  => abc_97122_auto_rtlil_cc_2515_muxgate_74275
           , vdd => vdd
           , vss => vss
           );

  subckt_362_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n649
           , i1  => slottimer(4)
           , i2  => slottimer(5)
           , q   => abc_97122_new_n652
           , vdd => vdd
           , vss => vss
           );

  subckt_69_nand2_x0 : nand2_x0
  port map ( i0  => mac(24)
           , i1  => abc_97122_new_n324
           , nq  => abc_97122_new_n359
           , vdd => vdd
           , vss => vss
           );

  subckt_200_a4_x2 : a4_x2
  port map ( i0  => abc_97122_new_n420
           , i1  => abc_97122_new_n353
           , i2  => rxdata(7)
           , i3  => abc_97122_new_n328
           , q   => abc_97122_new_n490
           , vdd => vdd
           , vss => vss
           );

  subckt_220_a4_x2 : a4_x2
  port map ( i0  => abc_97122_new_n349
           , i1  => rxvalid
           , i2  => bytecnt(4)
           , i3  => abc_97122_new_n292
           , q   => abc_97122_new_n510
           , vdd => vdd
           , vss => vss
           );

  subckt_235_a2_x2 : a2_x2
  port map ( i0  => rxdata(3)
           , i1  => abc_97122_new_n318
           , q   => abc_97122_new_n525
           , vdd => vdd
           , vss => vss
           );

  subckt_257_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n540
           , i1  => abc_97122_new_n317
           , i2  => latchedtimervalue(13)
           , nq  => abc_97122_new_n547
           , vdd => vdd
           , vss => vss
           );

  subckt_288_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n510
           , i1  => abc_97122_new_n351
           , i2  => assembledtimervalue(3)
           , i3  => receivedpausefrmwaddr
           , nq  => abc_97122_new_n578
           , vdd => vdd
           , vss => vss
           );

  subckt_294_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n510
           , i1  => abc_97122_new_n351
           , i2  => assembledtimervalue(1)
           , i3  => receivedpausefrmwaddr
           , nq  => abc_97122_new_n584
           , vdd => vdd
           , vss => vss
           );

  subckt_546_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74203
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74205
           , q    => slottimer(0)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_440_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n729
           , i1  => abc_97122_new_n646
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74207
           , vdd => vdd
           , vss => vss
           );

  subckt_355_nand4_x0 : nand4_x0
  port map ( i0  => divider2
           , i1  => rxflow
           , i2  => slottimer(0)
           , i3  => pause
           , nq  => abc_97122_new_n645
           , vdd => vdd
           , vss => vss
           );

  subckt_142_nand2_x0 : nand2_x0
  port map ( i0  => mac(10)
           , i1  => abc_97122_new_n326
           , nq  => abc_97122_new_n432
           , vdd => vdd
           , vss => vss
           );

  subckt_130_nor2_x0 : nor2_x0
  port map ( i0  => bytecnt(0)
           , i1  => bytecnt(1)
           , nq  => abc_97122_new_n420
           , vdd => vdd
           , vss => vss
           );

  subckt_103_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n387
           , i1  => abc_97122_new_n386
           , i2  => abc_97122_new_n385
           , q   => abc_97122_new_n393
           , vdd => vdd
           , vss => vss
           );

  subckt_81_nand2_x0 : nand2_x0
  port map ( i0  => mac(26)
           , i1  => abc_97122_new_n326
           , nq  => abc_97122_new_n371
           , vdd => vdd
           , vss => vss
           );

  subckt_57_a2_x2 : a2_x2
  port map ( i0  => rxvalid
           , i1  => abc_97122_new_n297
           , q   => abc_97122_new_n347
           , vdd => vdd
           , vss => vss
           );

  subckt_167_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n349
           , i1  => bytecnt(0)
           , i2  => abc_97122_new_n299
           , nq  => abc_97122_new_n457
           , vdd => vdd
           , vss => vss
           );

  subckt_187_ao22_x2 : ao22_x2
  port map ( i0  => rxdata(2)
           , i1  => abc_97122_new_n343
           , i2  => abc_97122_new_n467
           , q   => abc_97122_new_n477
           , vdd => vdd
           , vss => vss
           );

  subckt_246_oa22_x2 : oa22_x2
  port map ( i0  => assembledtimervalue(8)
           , i1  => abc_97122_new_n512
           , i2  => abc_97122_new_n535
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74411
           , vdd => vdd
           , vss => vss
           );

  subckt_263_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n540
           , i1  => abc_97122_new_n317
           , i2  => latchedtimervalue(11)
           , nq  => abc_97122_new_n553
           , vdd => vdd
           , vss => vss
           );

  subckt_607_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74455
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74457
           , q    => addressok
           , vdd  => vdd
           , vss  => vss
           );

  subckt_552_sff1r_x4 : sff1r_x4
  port map ( ck   => mtxclk
           , i    => abc_97122_auto_rtlil_cc_2506_notgate_74228
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74231
           , q    => abc_97122_auto_ff_cc_678_flip_bits_74226
           , vdd  => vdd
           , vss  => vss
           );

  subckt_359_a4_x2 : a4_x2
  port map ( i0  => abc_97122_new_n644
           , i1  => slottimer(1)
           , i2  => slottimer(2)
           , i3  => slottimer(3)
           , q   => abc_97122_new_n649
           , vdd => vdd
           , vss => vss
           );

  subckt_337_nor3_x0 : nor3_x0
  port map ( i0  => pausetimer(0)
           , i1  => pausetimer(1)
           , i2  => pausetimer(2)
           , nq  => abc_97122_new_n627
           , vdd => vdd
           , vss => vss
           );

  subckt_120_ao22_x2 : ao22_x2
  port map ( i0  => abc_97122_new_n329
           , i1  => mac(39)
           , i2  => abc_97122_new_n402
           , q   => abc_97122_new_n410
           , vdd => vdd
           , vss => vss
           );

  subckt_115_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(32)
           , i1  => rxdata(0)
           , nq  => abc_97122_new_n405
           , vdd => vdd
           , vss => vss
           );

  subckt_108_oa22_x2 : oa22_x2
  port map ( i0  => abc_97122_new_n397
           , i1  => abc_97122_new_n381
           , i2  => abc_97122_new_n376
           , q   => abc_97122_new_n398
           , vdd => vdd
           , vss => vss
           );

  subckt_211_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n500
           , i1  => abc_97122_new_n497
           , q   => abc_97122_new_n501
           , vdd => vdd
           , vss => vss
           );

  subckt_599_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74423
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74425
           , q    => assembledtimervalue(11)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_457_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n528
           , i1  => abc_97122_new_n510
           , i2  => abc_97122_new_n413
           , q   => abc_97122_new_n747
           , vdd => vdd
           , vss => vss
           );

  subckt_447_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n513
           , i1  => abc_97122_new_n510
           , i2  => abc_97122_new_n413
           , q   => abc_97122_new_n737
           , vdd => vdd
           , vss => vss
           );

  subckt_420_mx2_x2 : mx2_x2
  port map ( cmd => setpausetimer
           , i0  => abc_97122_new_n709
           , i1  => latchedtimervalue(1)
           , q   => abc_97122_new_n710
           , vdd => vdd
           , vss => vss
           );

  subckt_352_inv_x0 : inv_x0
  port map ( i   => abc_97122_new_n641
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74228
           , vdd => vdd
           , vss => vss
           );

  subckt_83_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n372
           , i1  => abc_97122_new_n368
           , i2  => abc_97122_new_n364
           , nq  => abc_97122_new_n373
           , vdd => vdd
           , vss => vss
           );

  subckt_72_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(29)
           , i1  => rxdata(5)
           , nq  => abc_97122_new_n362
           , vdd => vdd
           , vss => vss
           );

  subckt_241_a2_x2 : a2_x2
  port map ( i0  => rxdata(1)
           , i1  => abc_97122_new_n318
           , q   => abc_97122_new_n531
           , vdd => vdd
           , vss => vss
           );

  subckt_315_a4_x2 : a4_x2
  port map ( i0  => abc_97122_new_n601
           , i1  => abc_97122_new_n346
           , i2  => bytecnt(0)
           , i3  => bytecnt(1)
           , q   => abc_97122_new_n605
           , vdd => vdd
           , vss => vss
           );

  subckt_421_mx2_x2 : mx2_x2
  port map ( cmd => abc_97122_new_n654
           , i0  => abc_97122_new_n710
           , i1  => pausetimer(1)
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74247
           , vdd => vdd
           , vss => vss
           );

  subckt_345_a4_x2 : a4_x2
  port map ( i0  => abc_97122_new_n631
           , i1  => abc_97122_new_n309
           , i2  => abc_97122_new_n308
           , i3  => abc_97122_new_n307
           , q   => abc_97122_new_n635
           , vdd => vdd
           , vss => vss
           );

  subckt_73_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n362
           , i1  => abc_97122_new_n361
           , q   => abc_97122_new_n363
           , vdd => vdd
           , vss => vss
           );

  subckt_161_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(5)
           , i1  => rxdata(5)
           , nq  => abc_97122_new_n451
           , vdd => vdd
           , vss => vss
           );

  subckt_208_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n485
           , i1  => abc_97122_new_n300
           , i2  => bytecnt(1)
           , q   => abc_97122_new_n498
           , vdd => vdd
           , vss => vss
           );

  subckt_256_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n545
           , i1  => abc_97122_new_n544
           , nq  => abc_97122_auto_rtlil_cc_2515_muxgate_74395
           , vdd => vdd
           , vss => vss
           );

  subckt_287_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n540
           , i1  => abc_97122_new_n317
           , i2  => latchedtimervalue(3)
           , nq  => abc_97122_new_n577
           , vdd => vdd
           , vss => vss
           );

  subckt_293_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n540
           , i1  => abc_97122_new_n317
           , i2  => latchedtimervalue(1)
           , nq  => abc_97122_new_n583
           , vdd => vdd
           , vss => vss
           );

  subckt_576_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74327
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74329
           , q    => dlycrccnt(0)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_453_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n522
           , i1  => abc_97122_new_n510
           , i2  => abc_97122_new_n413
           , q   => abc_97122_new_n743
           , vdd => vdd
           , vss => vss
           );

  subckt_382_mx2_x2 : mx2_x2
  port map ( cmd => abc_97122_new_n654
           , i0  => abc_97122_new_n671
           , i1  => pausetimer(11)
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74287
           , vdd => vdd
           , vss => vss
           );

  subckt_381_mx2_x2 : mx2_x2
  port map ( cmd => setpausetimer
           , i0  => abc_97122_new_n670
           , i1  => latchedtimervalue(11)
           , q   => abc_97122_new_n671
           , vdd => vdd
           , vss => vss
           );

  subckt_68_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(27)
           , i1  => rxdata(3)
           , nq  => abc_97122_new_n358
           , vdd => vdd
           , vss => vss
           );

  subckt_249_oa22_x2 : oa22_x2
  port map ( i0  => abc_97122_new_n351
           , i1  => abc_97122_new_n510
           , i2  => abc_97122_new_n538
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74407
           , vdd => vdd
           , vss => vss
           );

  subckt_262_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n551
           , i1  => abc_97122_new_n550
           , nq  => abc_97122_auto_rtlil_cc_2515_muxgate_74387
           , vdd => vdd
           , vss => vss
           );

  subckt_582_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74351
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74353
           , q    => latchedtimervalue(3)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_394_nxr2_x1 : nxr2_x1
  port map ( i0  => abc_97122_new_n633
           , i1  => abc_97122_new_n308
           , nq  => abc_97122_new_n684
           , vdd => vdd
           , vss => vss
           );

  subckt_351_a4_x2 : a4_x2
  port map ( i0  => abc_97122_new_n638
           , i1  => abc_97122_new_n303
           , i2  => abc_97122_new_n302
           , i3  => abc_97122_new_n301
           , q   => abc_97122_new_n641
           , vdd => vdd
           , vss => vss
           );

  subckt_346_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n635
           , i1  => abc_97122_new_n306
           , q   => abc_97122_new_n636
           , vdd => vdd
           , vss => vss
           );

  subckt_341_a4_x2 : a4_x2
  port map ( i0  => abc_97122_new_n628
           , i1  => abc_97122_new_n312
           , i2  => abc_97122_new_n311
           , i3  => abc_97122_new_n310
           , q   => abc_97122_new_n631
           , vdd => vdd
           , vss => vss
           );

  subckt_326_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n615
           , i1  => abc_97122_new_n319
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74311
           , vdd => vdd
           , vss => vss
           );

  subckt_122_oa22_x2 : oa22_x2
  port map ( i0  => abc_97122_new_n411
           , i1  => abc_97122_new_n407
           , i2  => abc_97122_new_n399
           , q   => abc_97122_new_n412
           , vdd => vdd
           , vss => vss
           );

  subckt_76_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n339
           , i1  => rxdata(0)
           , nq  => abc_97122_new_n366
           , vdd => vdd
           , vss => vss
           );

  subckt_168_nor2_x0 : nor2_x0
  port map ( i0  => abc_97122_new_n457
           , i1  => abc_97122_new_n348
           , nq  => abc_97122_new_n458
           , vdd => vdd
           , vss => vss
           );

  subckt_222_ao22_x2 : ao22_x2
  port map ( i0  => abc_97122_new_n511
           , i1  => abc_97122_new_n421
           , i2  => abc_97122_new_n318
           , q   => abc_97122_new_n512
           , vdd => vdd
           , vss => vss
           );

  subckt_553_sff1r_x4 : sff1r_x4
  port map ( ck   => mtxclk
           , i    => abc_97122_auto_rtlil_cc_2506_notgate_74234
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74237
           , q    => abc_97122_auto_ff_cc_678_flip_bits_74232
           , vdd  => vdd
           , vss  => vss
           );

  subckt_547_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74207
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74209
           , q    => slottimer(1)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_454_oa22_x2 : oa22_x2
  port map ( i0  => assembledtimervalue(4)
           , i1  => abc_97122_new_n736
           , i2  => abc_97122_new_n743
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74181
           , vdd => vdd
           , vss => vss
           );

  subckt_75_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(28)
           , i1  => rxdata(4)
           , nq  => abc_97122_new_n365
           , vdd => vdd
           , vss => vss
           );

  subckt_174_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n463
           , i1  => abc_97122_new_n460
           , i2  => abc_97122_new_n456
           , nq  => abc_97122_new_n464
           , vdd => vdd
           , vss => vss
           );

  subckt_186_a4_x2 : a4_x2
  port map ( i0  => abc_97122_new_n475
           , i1  => abc_97122_new_n470
           , i2  => abc_97122_new_n469
           , i3  => abc_97122_new_n465
           , q   => abc_97122_new_n476
           , vdd => vdd
           , vss => vss
           );

  subckt_196_a4_x2 : a4_x2
  port map ( i0  => abc_97122_new_n485
           , i1  => rxvalid
           , i2  => abc_97122_new_n297
           , i3  => abc_97122_new_n292
           , q   => abc_97122_new_n486
           , vdd => vdd
           , vss => vss
           );

  subckt_214_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n498
           , i1  => abc_97122_new_n380
           , i2  => abc_97122_new_n347
           , q   => abc_97122_new_n504
           , vdd => vdd
           , vss => vss
           );

  subckt_224_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n513
           , i1  => abc_97122_new_n510
           , i2  => abc_97122_new_n420
           , q   => abc_97122_new_n514
           , vdd => vdd
           , vss => vss
           );

  subckt_117_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n405
           , i1  => abc_97122_new_n403
           , q   => abc_97122_new_n407
           , vdd => vdd
           , vss => vss
           );

  subckt_102_a4_x2 : a4_x2
  port map ( i0  => abc_97122_new_n391
           , i1  => abc_97122_new_n390
           , i2  => abc_97122_new_n389
           , i3  => abc_97122_new_n384
           , q   => abc_97122_new_n392
           , vdd => vdd
           , vss => vss
           );

  subckt_286_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n575
           , i1  => abc_97122_new_n574
           , nq  => abc_97122_auto_rtlil_cc_2515_muxgate_74355
           , vdd => vdd
           , vss => vss
           );

  subckt_292_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n581
           , i1  => abc_97122_new_n580
           , nq  => abc_97122_auto_rtlil_cc_2515_muxgate_74347
           , vdd => vdd
           , vss => vss
           );

  subckt_312_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n601
           , i1  => abc_97122_new_n346
           , q   => abc_97122_new_n602
           , vdd => vdd
           , vss => vss
           );

  subckt_384_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n652
           , i1  => abc_97122_auto_rtlil_cc_2506_notgate_74228
           , i2  => abc_97122_new_n636
           , nq  => abc_97122_new_n674
           , vdd => vdd
           , vss => vss
           );

  subckt_372_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n661
           , i1  => abc_97122_new_n659
           , q   => abc_97122_new_n662
           , vdd => vdd
           , vss => vss
           );

  subckt_137_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n426
           , i1  => abc_97122_new_n425
           , q   => abc_97122_new_n427
           , vdd => vdd
           , vss => vss
           );

  subckt_523_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74409
           , vdd => vdd
           , vss => vss
           );

  subckt_522_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74401
           , vdd => vdd
           , vss => vss
           );

  subckt_521_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74397
           , vdd => vdd
           , vss => vss
           );

  subckt_520_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74393
           , vdd => vdd
           , vss => vss
           );

  subckt_423_ao22_x2 : ao22_x2
  port map ( i0  => abc_97122_new_n623
           , i1  => abc_97122_new_n621
           , i2  => pausetimer(0)
           , q   => abc_97122_new_n713
           , vdd => vdd
           , vss => vss
           );

  subckt_132_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(8)
           , i1  => rxdata(0)
           , nq  => abc_97122_new_n422
           , vdd => vdd
           , vss => vss
           );

  subckt_87_nor4_x0 : nor4_x0
  port map ( i0  => rxdata(3)
           , i1  => rxdata(2)
           , i2  => rxdata(1)
           , i3  => rxdata(0)
           , nq  => abc_97122_new_n377
           , vdd => vdd
           , vss => vss
           );

  subckt_212_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n486
           , i1  => abc_97122_new_n440
           , i2  => abc_97122_new_n375
           , nq  => abc_97122_new_n502
           , vdd => vdd
           , vss => vss
           );

  subckt_230_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n519
           , i1  => abc_97122_new_n510
           , i2  => abc_97122_new_n420
           , q   => abc_97122_new_n520
           , vdd => vdd
           , vss => vss
           );

  subckt_309_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n319
           , i1  => rxvalid
           , i2  => abc_97122_new_n296
           , q   => abc_97122_new_n599
           , vdd => vdd
           , vss => vss
           );

  subckt_319_nxr2_x1 : nxr2_x1
  port map ( i0  => abc_97122_new_n607
           , i1  => abc_97122_new_n297
           , nq  => abc_97122_new_n609
           , vdd => vdd
           , vss => vss
           );

  subckt_583_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74355
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74357
           , q    => latchedtimervalue(4)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_577_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74331
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74333
           , q    => dlycrccnt(1)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_529_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74433
           , vdd => vdd
           , vss => vss
           );

  subckt_528_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74429
           , vdd => vdd
           , vss => vss
           );

  subckt_527_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74425
           , vdd => vdd
           , vss => vss
           );

  subckt_526_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74421
           , vdd => vdd
           , vss => vss
           );

  subckt_525_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74417
           , vdd => vdd
           , vss => vss
           );

  subckt_524_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74413
           , vdd => vdd
           , vss => vss
           );

  subckt_480_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74225
           , vdd => vdd
           , vss => vss
           );

  subckt_349_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n638
           , i1  => abc_97122_new_n303
           , i2  => abc_97122_new_n302
           , q   => abc_97122_new_n639
           , vdd => vdd
           , vss => vss
           );

  subckt_153_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n442
           , i1  => abc_97122_new_n441
           , q   => abc_97122_new_n443
           , vdd => vdd
           , vss => vss
           );

  subckt_123_a2_x2 : a2_x2
  port map ( i0  => bytecnt(0)
           , i1  => abc_97122_new_n299
           , q   => abc_97122_new_n413
           , vdd => vdd
           , vss => vss
           );

  subckt_82_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n371
           , i1  => abc_97122_new_n370
           , i2  => abc_97122_new_n369
           , q   => abc_97122_new_n372
           , vdd => vdd
           , vss => vss
           );

  subckt_231_oa22_x2 : oa22_x2
  port map ( i0  => assembledtimervalue(13)
           , i1  => abc_97122_new_n512
           , i2  => abc_97122_new_n520
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74431
           , vdd => vdd
           , vss => vss
           );

  subckt_318_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n605
           , i1  => abc_97122_new_n485
           , nq  => abc_97122_new_n608
           , vdd => vdd
           , vss => vss
           );

  subckt_548_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74211
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74213
           , q    => slottimer(2)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_486_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74257
           , vdd => vdd
           , vss => vss
           );

  subckt_485_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74253
           , vdd => vdd
           , vss => vss
           );

  subckt_484_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74249
           , vdd => vdd
           , vss => vss
           );

  subckt_483_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74245
           , vdd => vdd
           , vss => vss
           );

  subckt_482_inv_x0 : inv_x0
  port map ( i   => txreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74241
           , vdd => vdd
           , vss => vss
           );

  subckt_481_inv_x0 : inv_x0
  port map ( i   => txreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74237
           , vdd => vdd
           , vss => vss
           );

  subckt_422_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n622
           , i1  => abc_97122_new_n620
           , i2  => abc_97122_new_n295
           , nq  => abc_97122_new_n712
           , vdd => vdd
           , vss => vss
           );

  subckt_150_o4_x2 : o4_x2
  port map ( i0  => abc_97122_new_n379
           , i1  => abc_97122_new_n354
           , i2  => rxdata(1)
           , i3  => abc_97122_new_n324
           , q   => abc_97122_new_n440
           , vdd => vdd
           , vss => vss
           );

  subckt_77_nand2_x0 : nand2_x0
  port map ( i0  => mac(30)
           , i1  => abc_97122_new_n328
           , nq  => abc_97122_new_n367
           , vdd => vdd
           , vss => vss
           );

  subckt_173_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n462
           , i1  => abc_97122_new_n419
           , q   => abc_97122_new_n463
           , vdd => vdd
           , vss => vss
           );

  subckt_183_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n472
           , i1  => abc_97122_new_n466
           , q   => abc_97122_new_n473
           , vdd => vdd
           , vss => vss
           );

  subckt_560_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74263
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74265
           , q    => pausetimer(5)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_554_sff1r_x4 : sff1r_x4
  port map ( ck   => mtxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74239
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74241
           , q    => pause
           , vdd  => vdd
           , vss  => vss
           );

  subckt_489_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74269
           , vdd => vdd
           , vss => vss
           );

  subckt_488_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74265
           , vdd => vdd
           , vss => vss
           );

  subckt_487_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74261
           , vdd => vdd
           , vss => vss
           );

  subckt_425_oa22_x2 : oa22_x2
  port map ( i0  => abc_97122_new_n655
           , i1  => abc_97122_new_n712
           , i2  => abc_97122_new_n713
           , q   => abc_97122_new_n715
           , vdd => vdd
           , vss => vss
           );

  subckt_365_oa22_x2 : oa22_x2
  port map ( i0  => abc_97122_new_n652
           , i1  => abc_97122_auto_rtlil_cc_2506_notgate_74228
           , i2  => setpausetimer
           , q   => abc_97122_new_n655
           , vdd => vdd
           , vss => vss
           );

  subckt_21_inv_x0 : inv_x0
  port map ( i   => pausetimer(5)
           , nq  => abc_97122_new_n311
           , vdd => vdd
           , vss => vss
           );

  subckt_20_inv_x0 : inv_x0
  port map ( i   => pausetimer(6)
           , nq  => abc_97122_new_n310
           , vdd => vdd
           , vss => vss
           );

  subckt_267_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n510
           , i1  => abc_97122_new_n351
           , i2  => assembledtimervalue(10)
           , i3  => receivedpausefrmwaddr
           , nq  => abc_97122_new_n557
           , vdd => vdd
           , vss => vss
           );

  subckt_135_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(13)
           , i1  => rxdata(5)
           , nq  => abc_97122_new_n425
           , vdd => vdd
           , vss => vss
           );

  subckt_131_o2_x2 : o2_x2
  port map ( i0  => bytecnt(0)
           , i1  => bytecnt(1)
           , q   => abc_97122_new_n421
           , vdd => vdd
           , vss => vss
           );

  subckt_26_inv_x0 : inv_x0
  port map ( i   => rxvalid
           , nq  => abc_97122_new_n316
           , vdd => vdd
           , vss => vss
           );

  subckt_25_inv_x0 : inv_x0
  port map ( i   => receivedpausefrm
           , nq  => abc_97122_new_n315
           , vdd => vdd
           , vss => vss
           );

  subckt_24_inv_x0 : inv_x0
  port map ( i   => pausetimer(2)
           , nq  => abc_97122_new_n314
           , vdd => vdd
           , vss => vss
           );

  subckt_23_inv_x0 : inv_x0
  port map ( i   => pausetimer(3)
           , nq  => abc_97122_new_n313
           , vdd => vdd
           , vss => vss
           );

  subckt_22_inv_x0 : inv_x0
  port map ( i   => pausetimer(4)
           , nq  => abc_97122_new_n312
           , vdd => vdd
           , vss => vss
           );

  subckt_273_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n510
           , i1  => abc_97122_new_n351
           , i2  => assembledtimervalue(8)
           , i3  => receivedpausefrmwaddr
           , nq  => abc_97122_new_n563
           , vdd => vdd
           , vss => vss
           );

  subckt_463_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n320
           , i1  => rxflow
           , q   => abc_97122_new_n753
           , vdd => vdd
           , vss => vss
           );

  subckt_433_ao22_x2 : ao22_x2
  port map ( i0  => slottimer(4)
           , i1  => abc_97122_new_n649
           , i2  => abc_97122_auto_rtlil_cc_2506_notgate_74167
           , q   => abc_97122_new_n723
           , vdd => vdd
           , vss => vss
           );

  subckt_338_nor4_x0 : nor4_x0
  port map ( i0  => pausetimer(0)
           , i1  => pausetimer(1)
           , i2  => pausetimer(2)
           , i3  => pausetimer(3)
           , nq  => abc_97122_new_n628
           , vdd => vdd
           , vss => vss
           );

  subckt_106_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n395
           , i1  => abc_97122_new_n394
           , i2  => abc_97122_new_n382
           , q   => abc_97122_new_n396
           , vdd => vdd
           , vss => vss
           );

  subckt_29_inv_x0 : inv_x0
  port map ( i   => rxendfrm
           , nq  => abc_97122_new_n319
           , vdd => vdd
           , vss => vss
           );

  subckt_28_inv_x0 : inv_x0
  port map ( i   => rxstartfrm
           , nq  => abc_97122_new_n318
           , vdd => vdd
           , vss => vss
           );

  subckt_27_inv_x0 : inv_x0
  port map ( i   => receiveend
           , nq  => abc_97122_new_n317
           , vdd => vdd
           , vss => vss
           );

  subckt_181_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(45)
           , i1  => rxdata(5)
           , nq  => abc_97122_new_n471
           , vdd => vdd
           , vss => vss
           );

  subckt_190_nor4_x0 : nor4_x0
  port map ( i0  => bytecnt(0)
           , i1  => bytecnt(1)
           , i2  => bytecnt(2)
           , i3  => bytecnt(3)
           , nq  => abc_97122_new_n480
           , vdd => vdd
           , vss => vss
           );

  subckt_207_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n480
           , i1  => rxvalid
           , i2  => bytecnt(4)
           , nq  => abc_97122_new_n497
           , vdd => vdd
           , vss => vss
           );

  subckt_234_oa22_x2 : oa22_x2
  port map ( i0  => assembledtimervalue(12)
           , i1  => abc_97122_new_n512
           , i2  => abc_97122_new_n523
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74427
           , vdd => vdd
           , vss => vss
           );

  subckt_238_a2_x2 : a2_x2
  port map ( i0  => rxdata(2)
           , i1  => abc_97122_new_n318
           , q   => abc_97122_new_n528
           , vdd => vdd
           , vss => vss
           );

  subckt_248_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n317
           , i1  => abc_97122_auto_ff_cc_678_flip_bits_74402
           , q   => abc_97122_new_n538
           , vdd => vdd
           , vss => vss
           );

  subckt_301_a3_x2 : a3_x2
  port map ( i0  => rxvalid
           , i1  => dlycrccnt(0)
           , i2  => dlycrccnt(1)
           , q   => abc_97122_new_n591
           , vdd => vdd
           , vss => vss
           );

  subckt_578_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74335
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74337
           , q    => dlycrccnt(2)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_590_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74383
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74385
           , q    => latchedtimervalue(11)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_584_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74359
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74361
           , q    => latchedtimervalue(5)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_428_oa22_x2 : oa22_x2
  port map ( i0  => txuseddataoutdetected
           , i1  => abc_97122_new_n717
           , i2  => txstartfrmout
           , q   => abc_97122_new_n718
           , vdd => vdd
           , vss => vss
           );

  subckt_331_nand2_x0 : nand2_x0
  port map ( i0  => receiveend
           , i1  => receivedpausefrmwaddr
           , nq  => abc_97122_new_n621
           , vdd => vdd
           , vss => vss
           );

  subckt_50_inv_x0 : inv_x0
  port map ( i   => mac(26)
           , nq  => abc_97122_new_n340
           , vdd => vdd
           , vss => vss
           );

  subckt_51_inv_x0 : inv_x0
  port map ( i   => mac(30)
           , nq  => abc_97122_new_n341
           , vdd => vdd
           , vss => vss
           );

  subckt_52_inv_x0 : inv_x0
  port map ( i   => mac(39)
           , nq  => abc_97122_new_n342
           , vdd => vdd
           , vss => vss
           );

  subckt_53_inv_x0 : inv_x0
  port map ( i   => mac(42)
           , nq  => abc_97122_new_n343
           , vdd => vdd
           , vss => vss
           );

  subckt_56_a2_x2 : a2_x2
  port map ( i0  => rxvalid
           , i1  => abc_97122_new_n292
           , q   => abc_97122_new_n346
           , vdd => vdd
           , vss => vss
           );

  subckt_177_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(40)
           , i1  => rxdata(0)
           , nq  => abc_97122_new_n467
           , vdd => vdd
           , vss => vss
           );

  subckt_180_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n344
           , i1  => rxdata(3)
           , nq  => abc_97122_new_n470
           , vdd => vdd
           , vss => vss
           );

  subckt_221_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n349
           , i1  => rxvalid
           , i2  => bytecnt(4)
           , i3  => abc_97122_new_n292
           , nq  => abc_97122_new_n511
           , vdd => vdd
           , vss => vss
           );

  subckt_244_a2_x2 : a2_x2
  port map ( i0  => rxdata(0)
           , i1  => abc_97122_new_n318
           , q   => abc_97122_new_n534
           , vdd => vdd
           , vss => vss
           );

  subckt_266_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n540
           , i1  => abc_97122_new_n317
           , i2  => latchedtimervalue(10)
           , nq  => abc_97122_new_n556
           , vdd => vdd
           , vss => vss
           );

  subckt_297_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n510
           , i1  => abc_97122_new_n351
           , i2  => assembledtimervalue(0)
           , i3  => receivedpausefrmwaddr
           , nq  => abc_97122_new_n587
           , vdd => vdd
           , vss => vss
           );

  subckt_302_ao22_x2 : ao22_x2
  port map ( i0  => dlycrccnt(2)
           , i1  => abc_97122_new_n591
           , i2  => abc_97122_new_n589
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74335
           , vdd => vdd
           , vss => vss
           );

  subckt_555_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74243
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74245
           , q    => pausetimer(0)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_549_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74215
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74217
           , q    => slottimer(3)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_348_a4_x2 : a4_x2
  port map ( i0  => abc_97122_new_n635
           , i1  => abc_97122_new_n306
           , i2  => abc_97122_new_n305
           , i3  => abc_97122_new_n304
           , q   => abc_97122_new_n638
           , vdd => vdd
           , vss => vss
           );

  subckt_145_nand2_x0 : nand2_x0
  port map ( i0  => mac(14)
           , i1  => abc_97122_new_n328
           , nq  => abc_97122_new_n435
           , vdd => vdd
           , vss => vss
           );

  subckt_139_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n335
           , i1  => rxdata(7)
           , nq  => abc_97122_new_n429
           , vdd => vdd
           , vss => vss
           );

  subckt_110_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(34)
           , i1  => rxdata(2)
           , nq  => abc_97122_new_n400
           , vdd => vdd
           , vss => vss
           );

  subckt_54_inv_x0 : inv_x0
  port map ( i   => mac(43)
           , nq  => abc_97122_new_n344
           , vdd => vdd
           , vss => vss
           );

  subckt_55_inv_x0 : inv_x0
  port map ( i   => txreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74231
           , vdd => vdd
           , vss => vss
           );

  subckt_237_oa22_x2 : oa22_x2
  port map ( i0  => assembledtimervalue(11)
           , i1  => abc_97122_new_n512
           , i2  => abc_97122_new_n526
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74423
           , vdd => vdd
           , vss => vss
           );

  subckt_272_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n540
           , i1  => abc_97122_new_n317
           , i2  => latchedtimervalue(8)
           , nq  => abc_97122_new_n562
           , vdd => vdd
           , vss => vss
           );

  subckt_561_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74267
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74269
           , q    => pausetimer(6)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_333_nand3_x0 : nand3_x0
  port map ( i0  => rxflow
           , i1  => receivedlengthok
           , i2  => receivedpacketgood
           , nq  => abc_97122_new_n623
           , vdd => vdd
           , vss => vss
           );

  subckt_162_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n451
           , i1  => abc_97122_new_n448
           , i2  => abc_97122_new_n444
           , q   => abc_97122_new_n452
           , vdd => vdd
           , vss => vss
           );

  subckt_184_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(41)
           , i1  => rxdata(1)
           , nq  => abc_97122_new_n474
           , vdd => vdd
           , vss => vss
           );

  subckt_386_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n622
           , i1  => abc_97122_new_n620
           , i2  => latchedtimervalue(10)
           , nq  => abc_97122_new_n676
           , vdd => vdd
           , vss => vss
           );

  subckt_339_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n628
           , i1  => abc_97122_new_n312
           , q   => abc_97122_new_n629
           , vdd => vdd
           , vss => vss
           );

  subckt_329_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n618
           , i1  => abc_97122_new_n617
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74307
           , vdd => vdd
           , vss => vss
           );

  subckt_109_a4_x2 : a4_x2
  port map ( i0  => abc_97122_new_n377
           , i1  => abc_97122_new_n353
           , i2  => rxdata(7)
           , i3  => abc_97122_new_n328
           , q   => abc_97122_new_n399
           , vdd => vdd
           , vss => vss
           );

  subckt_361_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n649
           , i1  => slottimer(4)
           , nq  => abc_97122_new_n651
           , vdd => vdd
           , vss => vss
           );

  subckt_354_a4_x2 : a4_x2
  port map ( i0  => divider2
           , i1  => rxflow
           , i2  => slottimer(0)
           , i3  => pause
           , q   => abc_97122_new_n644
           , vdd => vdd
           , vss => vss
           );

  subckt_152_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(3)
           , i1  => rxdata(3)
           , nq  => abc_97122_new_n442
           , vdd => vdd
           , vss => vss
           );

  subckt_113_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(38)
           , i1  => rxdata(6)
           , nq  => abc_97122_new_n403
           , vdd => vdd
           , vss => vss
           );

  subckt_98_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(23)
           , i1  => rxdata(7)
           , nq  => abc_97122_new_n388
           , vdd => vdd
           , vss => vss
           );

  subckt_64_o2_x2 : o2_x2
  port map ( i0  => rxdata(3)
           , i1  => rxdata(2)
           , q   => abc_97122_new_n354
           , vdd => vdd
           , vss => vss
           );

  subckt_169_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n458
           , i1  => abc_97122_new_n412
           , nq  => abc_97122_new_n459
           , vdd => vdd
           , vss => vss
           );

  subckt_205_oa22_x2 : oa22_x2
  port map ( i0  => abc_97122_new_n494
           , i1  => abc_97122_new_n493
           , i2  => abc_97122_new_n489
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74451
           , vdd => vdd
           , vss => vss
           );

  subckt_227_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n516
           , i1  => abc_97122_new_n510
           , i2  => abc_97122_new_n420
           , q   => abc_97122_new_n517
           , vdd => vdd
           , vss => vss
           );

  subckt_259_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n548
           , i1  => abc_97122_new_n547
           , nq  => abc_97122_auto_rtlil_cc_2515_muxgate_74391
           , vdd => vdd
           , vss => vss
           );

  subckt_265_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n554
           , i1  => abc_97122_new_n553
           , nq  => abc_97122_auto_rtlil_cc_2515_muxgate_74383
           , vdd => vdd
           , vss => vss
           );

  subckt_296_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n540
           , i1  => abc_97122_new_n317
           , i2  => latchedtimervalue(0)
           , nq  => abc_97122_new_n586
           , vdd => vdd
           , vss => vss
           );

  subckt_585_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74363
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74365
           , q    => latchedtimervalue(6)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_579_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74339
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74341
           , q    => latchedtimervalue(0)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_439_ao22_x2 : ao22_x2
  port map ( i0  => slottimer(1)
           , i1  => abc_97122_new_n644
           , i2  => abc_97122_auto_rtlil_cc_2506_notgate_74167
           , q   => abc_97122_new_n729
           , vdd => vdd
           , vss => vss
           );

  subckt_432_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n721
           , i1  => abc_97122_new_n653
           , i2  => abc_97122_auto_rtlil_cc_2506_notgate_74167
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74223
           , vdd => vdd
           , vss => vss
           );

  subckt_410_nxr2_x1 : nxr2_x1
  port map ( i0  => abc_97122_new_n628
           , i1  => abc_97122_new_n312
           , nq  => abc_97122_new_n700
           , vdd => vdd
           , vss => vss
           );

  subckt_400_mx2_x2 : mx2_x2
  port map ( cmd => setpausetimer
           , i0  => abc_97122_new_n689
           , i1  => latchedtimervalue(7)
           , q   => abc_97122_new_n690
           , vdd => vdd
           , vss => vss
           );

  subckt_363_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n649
           , i1  => slottimer(4)
           , i2  => slottimer(5)
           , nq  => abc_97122_new_n653
           , vdd => vdd
           , vss => vss
           );

  subckt_335_inv_x0 : inv_x0
  port map ( i   => abc_97122_new_n624
           , nq  => setpausetimer
           , vdd => vdd
           , vss => vss
           );

  subckt_175_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n343
           , i1  => rxdata(2)
           , nq  => abc_97122_new_n465
           , vdd => vdd
           , vss => vss
           );

  subckt_271_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n560
           , i1  => abc_97122_new_n559
           , nq  => abc_97122_auto_rtlil_cc_2515_muxgate_74375
           , vdd => vdd
           , vss => vss
           );

  subckt_591_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74387
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74389
           , q    => latchedtimervalue(12)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_424_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n713
           , i1  => abc_97122_new_n652
           , i2  => abc_97122_auto_rtlil_cc_2506_notgate_74228
           , nq  => abc_97122_new_n714
           , vdd => vdd
           , vss => vss
           );

  subckt_406_mx2_x2 : mx2_x2
  port map ( cmd => abc_97122_new_n654
           , i0  => abc_97122_new_n695
           , i1  => pausetimer(6)
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74267
           , vdd => vdd
           , vss => vss
           );

  subckt_401_mx2_x2 : mx2_x2
  port map ( cmd => abc_97122_new_n654
           , i0  => abc_97122_new_n690
           , i1  => pausetimer(7)
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74271
           , vdd => vdd
           , vss => vss
           );

  subckt_125_a4_x2 : a4_x2
  port map ( i0  => rxvalid
           , i1  => bytecnt(2)
           , i2  => abc_97122_new_n297
           , i3  => abc_97122_new_n292
           , q   => abc_97122_new_n415
           , vdd => vdd
           , vss => vss
           );

  subckt_562_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74271
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74273
           , q    => pausetimer(7)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_556_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74247
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74249
           , q    => pausetimer(1)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_446_ao22_x2 : ao22_x2
  port map ( i0  => abc_97122_new_n511
           , i1  => abc_97122_new_n414
           , i2  => abc_97122_new_n318
           , q   => abc_97122_new_n736
           , vdd => vdd
           , vss => vss
           );

  subckt_409_mx2_x2 : mx2_x2
  port map ( cmd => abc_97122_new_n654
           , i0  => abc_97122_new_n698
           , i1  => pausetimer(5)
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74263
           , vdd => vdd
           , vss => vss
           );

  subckt_408_mx2_x2 : mx2_x2
  port map ( cmd => setpausetimer
           , i0  => abc_97122_new_n697
           , i1  => latchedtimervalue(5)
           , q   => abc_97122_new_n698
           , vdd => vdd
           , vss => vss
           );

  subckt_395_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n684
           , i1  => abc_97122_new_n624
           , q   => abc_97122_new_n685
           , vdd => vdd
           , vss => vss
           );

  subckt_385_oa22_x2 : oa22_x2
  port map ( i0  => abc_97122_new_n674
           , i1  => abc_97122_new_n673
           , i2  => setpausetimer
           , q   => abc_97122_new_n675
           , vdd => vdd
           , vss => vss
           );

  subckt_146_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n332
           , i1  => rxdata(1)
           , nq  => abc_97122_new_n436
           , vdd => vdd
           , vss => vss
           );

  subckt_91_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n378
           , i1  => abc_97122_new_n377
           , nq  => abc_97122_new_n381
           , vdd => vdd
           , vss => vss
           );

  subckt_233_a3_x2 : a3_x2
  port map ( i0  => abc_97122_new_n522
           , i1  => abc_97122_new_n510
           , i2  => abc_97122_new_n420
           , q   => abc_97122_new_n523
           , vdd => vdd
           , vss => vss
           );

  subckt_413_nxr2_x1 : nxr2_x1
  port map ( i0  => abc_97122_new_n627
           , i1  => abc_97122_new_n313
           , nq  => abc_97122_new_n703
           , vdd => vdd
           , vss => vss
           );

  subckt_368_mx2_x2 : mx2_x2
  port map ( cmd => abc_97122_new_n654
           , i0  => abc_97122_new_n657
           , i1  => pausetimer(15)
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74303
           , vdd => vdd
           , vss => vss
           );

  subckt_367_mx2_x2 : mx2_x2
  port map ( cmd => setpausetimer
           , i0  => abc_97122_new_n656
           , i1  => latchedtimervalue(15)
           , q   => abc_97122_new_n657
           , vdd => vdd
           , vss => vss
           );

  subckt_340_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n628
           , i1  => abc_97122_new_n312
           , i2  => abc_97122_new_n311
           , nq  => abc_97122_new_n630
           , vdd => vdd
           , vss => vss
           );

  subckt_155_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(4)
           , i1  => rxdata(4)
           , nq  => abc_97122_new_n445
           , vdd => vdd
           , vss => vss
           );

  subckt_148_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n437
           , i1  => abc_97122_new_n433
           , i2  => abc_97122_new_n428
           , nq  => abc_97122_new_n438
           , vdd => vdd
           , vss => vss
           );

  subckt_121_a4_x2 : a4_x2
  port map ( i0  => abc_97122_new_n410
           , i1  => abc_97122_new_n409
           , i2  => abc_97122_new_n408
           , i3  => abc_97122_new_n400
           , q   => abc_97122_new_n411
           , vdd => vdd
           , vss => vss
           );

  subckt_116_nxr2_x1 : nxr2_x1
  port map ( i0  => mac(37)
           , i1  => rxdata(5)
           , nq  => abc_97122_new_n406
           , vdd => vdd
           , vss => vss
           );

  subckt_194_oa22_x2 : oa22_x2
  port map ( i0  => addressok
           , i1  => abc_97122_new_n464
           , i2  => abc_97122_new_n483
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74455
           , vdd => vdd
           , vss => vss
           );

  subckt_250_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n510
           , i1  => abc_97122_new_n351
           , i2  => receivedpausefrmwaddr
           , nq  => abc_97122_new_n540
           , vdd => vdd
           , vss => vss
           );

  subckt_289_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n578
           , i1  => abc_97122_new_n577
           , nq  => abc_97122_auto_rtlil_cc_2515_muxgate_74351
           , vdd => vdd
           , vss => vss
           );

  subckt_295_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n584
           , i1  => abc_97122_new_n583
           , nq  => abc_97122_auto_rtlil_cc_2515_muxgate_74343
           , vdd => vdd
           , vss => vss
           );

  subckt_452_oa22_x2 : oa22_x2
  port map ( i0  => assembledtimervalue(5)
           , i1  => abc_97122_new_n736
           , i2  => abc_97122_new_n741
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74185
           , vdd => vdd
           , vss => vss
           );

  subckt_430_mx2_x2 : mx2_x2
  port map ( cmd => abc_97122_new_n718
           , i0  => abc_97122_new_n719
           , i1  => pause
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74239
           , vdd => vdd
           , vss => vss
           );

  subckt_393_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n622
           , i1  => abc_97122_new_n620
           , i2  => latchedtimervalue(8)
           , nq  => abc_97122_new_n683
           , vdd => vdd
           , vss => vss
           );

  subckt_356_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n644
           , i1  => slottimer(1)
           , nq  => abc_97122_new_n646
           , vdd => vdd
           , vss => vss
           );

  subckt_342_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n628
           , i1  => abc_97122_new_n312
           , i2  => abc_97122_new_n311
           , i3  => abc_97122_new_n310
           , nq  => abc_97122_new_n632
           , vdd => vdd
           , vss => vss
           );

  subckt_62_nand2_x0 : nand2_x0
  port map ( i0  => abc_97122_new_n300
           , i1  => bytecnt(1)
           , nq  => abc_97122_new_n352
           , vdd => vdd
           , vss => vss
           );

  subckt_209_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n485
           , i1  => abc_97122_new_n300
           , i2  => bytecnt(1)
           , nq  => abc_97122_new_n499
           , vdd => vdd
           , vss => vss
           );

  subckt_600_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74427
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74429
           , q    => assembledtimervalue(12)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_383_o2_x2 : o2_x2
  port map ( i0  => abc_97122_new_n635
           , i1  => abc_97122_new_n306
           , q   => abc_97122_new_n673
           , vdd => vdd
           , vss => vss
           );

  subckt_58_nand3_x0 : nand3_x0
  port map ( i0  => rxvalid
           , i1  => abc_97122_new_n297
           , i2  => abc_97122_new_n292
           , nq  => abc_97122_new_n348
           , vdd => vdd
           , vss => vss
           );

  subckt_65_nor3_x0 : nor3_x0
  port map ( i0  => rxdata(3)
           , i1  => rxdata(2)
           , i2  => rxdata(0)
           , nq  => abc_97122_new_n355
           , vdd => vdd
           , vss => vss
           );

  subckt_252_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n510
           , i1  => abc_97122_new_n351
           , i2  => assembledtimervalue(15)
           , i3  => receivedpausefrmwaddr
           , nq  => abc_97122_new_n542
           , vdd => vdd
           , vss => vss
           );

  subckt_592_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74391
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74393
           , q    => latchedtimervalue(13)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_586_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74367
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74369
           , q    => latchedtimervalue(7)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_448_oa22_x2 : oa22_x2
  port map ( i0  => assembledtimervalue(7)
           , i1  => abc_97122_new_n736
           , i2  => abc_97122_new_n737
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74193
           , vdd => vdd
           , vss => vss
           );

  subckt_391_mx2_x2 : mx2_x2
  port map ( cmd => abc_97122_new_n654
           , i0  => abc_97122_new_n680
           , i1  => pausetimer(9)
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74279
           , vdd => vdd
           , vss => vss
           );

  subckt_390_mx2_x2 : mx2_x2
  port map ( cmd => setpausetimer
           , i0  => abc_97122_new_n679
           , i1  => latchedtimervalue(9)
           , q   => abc_97122_new_n680
           , vdd => vdd
           , vss => vss
           );

  subckt_358_nand3_x0 : nand3_x0
  port map ( i0  => abc_97122_new_n644
           , i1  => slottimer(1)
           , i2  => slottimer(2)
           , nq  => abc_97122_new_n648
           , vdd => vdd
           , vss => vss
           );

  subckt_321_oa22_x2 : oa22_x2
  port map ( i0  => abc_97122_new_n605
           , i1  => bytecnt(2)
           , i2  => bytecnt(3)
           , q   => abc_97122_new_n611
           , vdd => vdd
           , vss => vss
           );

  subckt_100_nand2_x0 : nand2_x0
  port map ( i0  => mac(19)
           , i1  => abc_97122_new_n327
           , nq  => abc_97122_new_n390
           , vdd => vdd
           , vss => vss
           );

  subckt_217_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n480
           , i1  => rxvalid
           , i2  => bytecnt(4)
           , i3  => typelengthok
           , nq  => abc_97122_new_n507
           , vdd => vdd
           , vss => vss
           );

  subckt_557_sff1r_x4 : sff1r_x4
  port map ( ck   => mrxclk
           , i    => abc_97122_auto_rtlil_cc_2515_muxgate_74251
           , nrst => abc_97122_auto_rtlil_cc_2506_notgate_74253
           , q    => pausetimer(2)
           , vdd  => vdd
           , vss  => vss
           );

  subckt_504_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74329
           , vdd => vdd
           , vss => vss
           );

  subckt_503_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74325
           , vdd => vdd
           , vss => vss
           );

  subckt_502_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74321
           , vdd => vdd
           , vss => vss
           );

  subckt_501_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74317
           , vdd => vdd
           , vss => vss
           );

  subckt_500_inv_x0 : inv_x0
  port map ( i   => rxreset
           , nq  => abc_97122_auto_rtlil_cc_2506_notgate_74313
           , vdd => vdd
           , vss => vss
           );

  subckt_436_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n725
           , i1  => abc_97122_new_n650
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74215
           , vdd => vdd
           , vss => vss
           );

  subckt_427_nor2_x0 : nor2_x0
  port map ( i0  => txdonein
           , i1  => txabortin
           , nq  => abc_97122_new_n717
           , vdd => vdd
           , vss => vss
           );

  subckt_426_a2_x2 : a2_x2
  port map ( i0  => abc_97122_new_n715
           , i1  => abc_97122_new_n714
           , q   => abc_97122_auto_rtlil_cc_2515_muxgate_74243
           , vdd => vdd
           , vss => vss
           );

  subckt_416_nxr2_x1 : nxr2_x1
  port map ( i0  => abc_97122_new_n626
           , i1  => abc_97122_new_n314
           , nq  => abc_97122_new_n706
           , vdd => vdd
           , vss => vss
           );

  subckt_86_nand2_x0 : nand2_x0
  port map ( i0  => bytecnt(0)
           , i1  => bytecnt(1)
           , nq  => abc_97122_new_n376
           , vdd => vdd
           , vss => vss
           );

  subckt_66_nand4_x0 : nand4_x0
  port map ( i0  => abc_97122_new_n355
           , i1  => abc_97122_new_n353
           , i2  => rxdata(7)
           , i3  => rxdata(6)
           , nq  => abc_97122_new_n356
           , vdd => vdd
           , vss => vss
           );

end structural;

