{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 10:03:17 2013 " "Info: Processing started: Fri Apr 12 10:03:17 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FaceDetection -c FaceDetection " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FaceDetection -c FaceDetection" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CCD_Capture.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file CCD_Capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Info: Found entity 1: CCD_Capture" {  } { { "CCD_Capture.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/CCD_Capture.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "command.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Info: Found entity 1: command" {  } { { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Info: Found entity 1: control_interface" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_CCD_Config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file I2C_CCD_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Info: Found entity 1: I2C_CCD_Config" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Line_Buffer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Line_Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Info: Found entity 1: Line_Buffer" {  } { { "Line_Buffer.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Line_Buffer.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAW2RGB.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RAW2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Info: Found entity 1: RAW2RGB" {  } { { "RAW2RGB.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/RAW2RGB.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reset_Delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Reset_Delay.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "sdr_data_path.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr_data_path.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Info: Found entity 1: sdr_data_path" {  } { { "sdr_data_path.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/sdr_data_path.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_Control_4Port.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Sdram_Control_4Port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Info: Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 43 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sdram_FIFO.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Sdram_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Info: Found entity 1: Sdram_FIFO" {  } { { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Info: Found entity 1: sdram_pll" {  } { { "sdram_pll.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/sdram_pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info: Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "VGA_CLK FaceDetection.v(144) " "Warning (10236): Verilog HDL Implicit Net warning at FaceDetection.v(144): created implicit net for \"VGA_CLK\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FaceDetection.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FaceDetection.v" { { "Info" "ISGN_ENTITY_NAME" "1 FaceDetection " "Info: Found entity 1: FaceDetection" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "FaceDetection " "Info: Elaborating entity \"FaceDetection\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK FaceDetection.v(144) " "Warning (10036): Verilog HDL or VHDL warning at FaceDetection.v(144): object \"VGA_CLK\" assigned a value but never read" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FaceDetection.v(146) " "Warning (10230): Verilog HDL assignment warning at FaceDetection.v(146): truncated value with size 32 to match size of target (2)" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK FaceDetection.v(69) " "Warning (10034): Output port \"I2C_SCLK\" at FaceDetection.v(69) has no driver" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Info: Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "FaceDetection.v" "u3" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(120) " "Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(120): truncated value with size 32 to match size of target (16)" {  } { { "CCD_Capture.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/CCD_Capture.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(124) " "Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(124): truncated value with size 32 to match size of target (16)" {  } { { "CCD_Capture.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/CCD_Capture.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Info: Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "FaceDetection.v" "u4" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 188 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mDATAd_0 RAW2RGB.v(31) " "Warning (10036): Verilog HDL or VHDL warning at RAW2RGB.v(31): object \"mDATAd_0\" assigned a value but never read" {  } { { "RAW2RGB.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/RAW2RGB.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mDATAd_1 RAW2RGB.v(32) " "Warning (10036): Verilog HDL or VHDL warning at RAW2RGB.v(32): object \"mDATAd_1\" assigned a value but never read" {  } { { "RAW2RGB.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/RAW2RGB.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer RAW2RGB:u4\|Line_Buffer:u0 " "Info: Elaborating entity \"Line_Buffer\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\"" {  } { { "RAW2RGB.v" "u0" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/RAW2RGB.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/altshift_taps.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/altshift_taps.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift_taps " "Info: Found entity 1: altshift_taps" {  } { { "altshift_taps.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altshift_taps.tdf" 45 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Info: Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\"" {  } { { "Line_Buffer.v" "altshift_taps_component" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Line_Buffer.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Info: Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\"" {  } { { "Line_Buffer.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Line_Buffer.v" 67 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ikn.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_ikn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ikn " "Info: Found entity 1: shift_taps_ikn" {  } { { "db/shift_taps_ikn.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/shift_taps_ikn.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_ikn RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated " "Info: Elaborating entity \"shift_taps_ikn\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/altshift_taps.tdf" 101 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cm81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cm81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cm81 " "Info: Found entity 1: altsyncram_cm81" {  } { { "db/altsyncram_cm81.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_cm81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cm81 RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2 " "Info: Elaborating entity \"altsyncram_cm81\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\"" {  } { { "db/shift_taps_ikn.tdf" "altsyncram2" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/shift_taps_ikn.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3rf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3rf " "Info: Found entity 1: cntr_3rf" {  } { { "db/cntr_3rf.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/cntr_3rf.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3rf RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|cntr_3rf:cntr1 " "Info: Elaborating entity \"cntr_3rf\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|cntr_3rf:cntr1\"" {  } { { "db/shift_taps_ikn.tdf" "cntr1" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/shift_taps_ikn.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u7 " "Info: Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u7\"" {  } { { "FaceDetection.v" "u7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(385) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(385): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(431) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(431): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(432) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(432): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(433) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(433): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(434) " "Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(434): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(423) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(423) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(423) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(423) " "Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(423) " "Info (10041): Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u7\|control_interface:control1 " "Info: Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u7\|control_interface:control1\"" {  } { { "Sdram_Control_4Port.v" "control1" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 237 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u7\|command:command1 " "Info: Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u7\|command:command1\"" {  } { { "Sdram_Control_4Port.v" "command1" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 263 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u7\|sdr_data_path:data_path1 " "Info: Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u7\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port.v" "data_path1" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 272 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "sdr_data_path.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_FIFO Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1 " "Info: Elaborating entity \"Sdram_FIFO\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port.v" "write_fifo1" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 283 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo " "Info: Found entity 1: dcfifo" {  } { { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 107 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_FIFO.v" "dcfifo_component" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_enm1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_enm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_enm1 " "Info: Found entity 1: dcfifo_enm1" {  } { { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_enm1 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated " "Info: Elaborating entity \"dcfifo_enm1\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kdb " "Info: Found entity 1: a_gray2bin_kdb" {  } { { "db/a_gray2bin_kdb.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_gray2bin_kdb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kdb Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_kdb\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_enm1.tdf" "rdptr_g_gray2bin" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o96 " "Info: Found entity 1: a_graycounter_o96" {  } { { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o96 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_o96\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\"" {  } { { "db/dcfifo_enm1.tdf" "rdptr_g1p" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Info: Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_fgc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_fgc\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\"" {  } { { "db/dcfifo_enm1.tdf" "wrptr_g1p" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_egc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_egc " "Info: Found entity 1: a_graycounter_egc" {  } { { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_egc Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_egc\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\"" {  } { { "db/dcfifo_enm1.tdf" "wrptr_gp" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3731.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3731 " "Info: Found entity 1: altsyncram_3731" {  } { { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3731 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram " "Info: Elaborating entity \"altsyncram_3731\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\"" {  } { { "db/dcfifo_enm1.tdf" "fifo_ram" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_drg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_drg1 " "Info: Found entity 1: altsyncram_drg1" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_drg1 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3 " "Info: Elaborating entity \"altsyncram_drg1\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\"" {  } { { "db/altsyncram_3731.tdf" "altsyncram3" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_mcc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_mcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_mcc " "Info: Found entity 1: dffpipe_mcc" {  } { { "db/dffpipe_mcc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dffpipe_mcc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_mcc Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_mcc:rdaclr " "Info: Elaborating entity \"dffpipe_mcc\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_mcc:rdaclr\"" {  } { { "db/dcfifo_enm1.tdf" "rdaclr" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 71 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Info: Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:rs_brp " "Info: Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_enm1.tdf" "rs_brp" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 72 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ud8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ud8 " "Info: Found entity 1: alt_synch_pipe_ud8" {  } { { "db/alt_synch_pipe_ud8.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/alt_synch_pipe_ud8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\"" {  } { { "db/dcfifo_enm1.tdf" "rs_dgwp" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 74 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info: Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\|dffpipe_pe9:dffpipe7 " "Info: Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\|dffpipe_pe9:dffpipe7\"" {  } { { "db/alt_synch_pipe_ud8.tdf" "dffpipe7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/alt_synch_pipe_ud8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Info: Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_enm1.tdf" "ws_dgrp" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 77 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe9 " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe9\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe9" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Info: Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "FaceDetection.v" "u1" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 262 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(47) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(47): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(50) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(50): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(53) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(53): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_Controller.v(84) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(84): truncated value with size 32 to match size of target (12)" {  } { { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_Controller.v(110) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(110): truncated value with size 32 to match size of target (12)" {  } { { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "FaceDetection.v" "u2" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 271 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Info: Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "FaceDetection.v" "u6" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 278 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 476 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "altpll_component" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/sdram_pll.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/sdram_pll.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u8 " "Info: Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u8\"" {  } { { "FaceDetection.v" "u8" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 293 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(121) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(121): truncated value with size 32 to match size of target (1)" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(122) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(122): truncated value with size 32 to match size of target (1)" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(155) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(155): truncated value with size 32 to match size of target (25)" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(160) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(160): truncated value with size 32 to match size of target (1)" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(185) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(185): truncated value with size 32 to match size of target (16)" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(235) " "Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(235): truncated value with size 32 to match size of target (6)" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u8\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u8\|I2C_Controller:u0\"" {  } { { "I2C_CCD_Config.v" "u0" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 202 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(70) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(69) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(69): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(82) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(82): truncated value with size 32 to match size of target (7)" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "CMD control1 2 3 " "Warning (12010): Port \"CMD\" on the entity instantiation of \"control1\" is connected to a signal of width 2. The formal width of the signal in the module is 3.  Extra bits will be driven by GND." {  } { { "Sdram_Control_4Port.v" "control1" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 237 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "CS_N u7 1 2 " "Warning (12030): Port \"CS_N\" on the entity instantiation of \"u7\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  Extra bits will be left dangling without any fanout logic." {  } { { "FaceDetection.v" "u7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RD1_ADDR u7 32 23 " "Warning (12020): Port \"RD1_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored." {  } { { "FaceDetection.v" "u7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RD1_MAX_ADDR u7 32 23 " "Warning (12020): Port \"RD1_MAX_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored." {  } { { "FaceDetection.v" "u7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "RD2_ADDR u7 22 23 " "Warning (12010): Port \"RD2_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 22. The formal width of the signal in the module is 23.  Extra bits will be driven by GND." {  } { { "FaceDetection.v" "u7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RD2_MAX_ADDR u7 32 23 " "Warning (12020): Port \"RD2_MAX_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored." {  } { { "FaceDetection.v" "u7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "WR1_ADDR u7 32 23 " "Warning (12020): Port \"WR1_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored." {  } { { "FaceDetection.v" "u7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "WR1_MAX_ADDR u7 32 23 " "Warning (12020): Port \"WR1_MAX_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored." {  } { { "FaceDetection.v" "u7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "WR2_ADDR u7 22 23 " "Warning (12010): Port \"WR2_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 22. The formal width of the signal in the module is 23.  Extra bits will be driven by GND." {  } { { "FaceDetection.v" "u7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "WR2_MAX_ADDR u7 32 23 " "Warning (12020): Port \"WR2_MAX_ADDR\" on the entity instantiation of \"u7\" is connected to a signal of width 32. The formal width of the signal in the module is 23.  Extra bits will be ignored." {  } { { "FaceDetection.v" "u7" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iX_Cont u4 16 11 " "Warning (12020): Port \"iX_Cont\" on the entity instantiation of \"u4\" is connected to a signal of width 16. The formal width of the signal in the module is 11.  Extra bits will be ignored." {  } { { "FaceDetection.v" "u4" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 188 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "iY_Cont u4 16 11 " "Warning (12020): Port \"iY_Cont\" on the entity instantiation of \"u4\" is connected to a signal of width 16. The formal width of the signal in the module is 11.  Extra bits will be ignored." {  } { { "FaceDetection.v" "u4" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 188 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Sdram_Control_4Port:u7\|rWR1_LENGTH\[8\] High " "Info: Power-up level of register \"Sdram_Control_4Port:u7\|rWR1_LENGTH\[8\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR1_LENGTH\[8\] data_in VCC " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR1_LENGTH\[8\]\" with stuck data_in port to stuck value VCC" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR1_LENGTH\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR1_LENGTH\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR1_LENGTH\[6\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR1_LENGTH\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR1_LENGTH\[5\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR1_LENGTH\[5\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR1_LENGTH\[4\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR1_LENGTH\[4\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR1_LENGTH\[3\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR1_LENGTH\[3\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR1_LENGTH\[2\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR1_LENGTH\[2\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR1_LENGTH\[1\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR1_LENGTH\[1\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR1_LENGTH\[0\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR1_LENGTH\[0\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Sdram_Control_4Port:u7\|rWR2_LENGTH\[8\] High " "Info: Power-up level of register \"Sdram_Control_4Port:u7\|rWR2_LENGTH\[8\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR2_LENGTH\[8\] data_in VCC " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR2_LENGTH\[8\]\" with stuck data_in port to stuck value VCC" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR2_LENGTH\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR2_LENGTH\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR2_LENGTH\[6\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR2_LENGTH\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR2_LENGTH\[5\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR2_LENGTH\[5\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR2_LENGTH\[4\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR2_LENGTH\[4\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR2_LENGTH\[3\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR2_LENGTH\[3\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR2_LENGTH\[2\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR2_LENGTH\[2\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR2_LENGTH\[1\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR2_LENGTH\[1\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR2_LENGTH\[0\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR2_LENGTH\[0\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Sdram_Control_4Port:u7\|rRD1_LENGTH\[8\] High " "Info: Power-up level of register \"Sdram_Control_4Port:u7\|rRD1_LENGTH\[8\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD1_LENGTH\[8\] data_in VCC " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD1_LENGTH\[8\]\" with stuck data_in port to stuck value VCC" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD1_LENGTH\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD1_LENGTH\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD1_LENGTH\[6\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD1_LENGTH\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD1_LENGTH\[5\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD1_LENGTH\[5\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD1_LENGTH\[4\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD1_LENGTH\[4\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD1_LENGTH\[3\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD1_LENGTH\[3\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD1_LENGTH\[2\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD1_LENGTH\[2\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD1_LENGTH\[1\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD1_LENGTH\[1\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD1_LENGTH\[0\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD1_LENGTH\[0\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Sdram_Control_4Port:u7\|rRD2_LENGTH\[8\] High " "Info: Power-up level of register \"Sdram_Control_4Port:u7\|rRD2_LENGTH\[8\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD2_LENGTH\[8\] data_in VCC " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD2_LENGTH\[8\]\" with stuck data_in port to stuck value VCC" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD2_LENGTH\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD2_LENGTH\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD2_LENGTH\[6\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD2_LENGTH\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD2_LENGTH\[5\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD2_LENGTH\[5\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD2_LENGTH\[4\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD2_LENGTH\[4\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD2_LENGTH\[3\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD2_LENGTH\[3\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD2_LENGTH\[2\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD2_LENGTH\[2\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD2_LENGTH\[1\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD2_LENGTH\[1\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD2_LENGTH\[0\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD2_LENGTH\[0\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Sdram_Control_4Port:u7\|command:command1\|CKE High " "Info: Power-up level of register \"Sdram_Control_4Port:u7\|command:command1\|CKE\" is not specified -- using power-up level of High to minimize register" {  } { { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 90 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|command:command1\|CKE data_in VCC " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|command:command1\|CKE\" with stuck data_in port to stuck value VCC" {  } { { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Sdram_Control_4Port:u7\|CKE High " "Info: Power-up level of register \"Sdram_Control_4Port:u7\|CKE\" is not specified -- using power-up level of High to minimize register" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 138 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|CKE data_in VCC " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|CKE\" with stuck data_in port to stuck value VCC" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 138 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[0\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[1\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[2\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[2\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 107 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[3\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[3\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 138 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[4\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[4\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 169 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[5\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[5\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 200 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[10\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[10\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 355 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[11\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[11\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 386 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[12\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[12\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 417 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[13\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[13\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 448 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[14\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[14\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 479 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[15\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 319 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[0\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 308 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[1\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 308 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[2\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[2\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 107 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 308 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[3\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[3\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 138 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 308 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[4\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[4\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 169 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 308 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[5\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[5\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 200 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 308 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[10\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[10\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 355 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 308 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[15\] " "Warning (14320): Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|altsyncram_3731:fifo_ram\|altsyncram_drg1:altsyncram3\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_3731.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/altsyncram_3731.tdf" 40 2 0 } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } } { "Sdram_FIFO.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 308 0 0 } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 242 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_CCD_Config:u8\|mI2C_DATA\[31\] High " "Info: Power-up level of register \"I2C_CCD_Config:u8\|mI2C_DATA\[31\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|mI2C_DATA\[31\] data_in VCC " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|mI2C_DATA\[31\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|mI2C_DATA\[30\] data_in GND " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|mI2C_DATA\[30\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_CCD_Config:u8\|mI2C_DATA\[29\] High " "Info: Power-up level of register \"I2C_CCD_Config:u8\|mI2C_DATA\[29\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|mI2C_DATA\[29\] data_in VCC " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|mI2C_DATA\[29\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_CCD_Config:u8\|mI2C_DATA\[28\] High " "Info: Power-up level of register \"I2C_CCD_Config:u8\|mI2C_DATA\[28\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|mI2C_DATA\[28\] data_in VCC " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|mI2C_DATA\[28\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_CCD_Config:u8\|mI2C_DATA\[27\] High " "Info: Power-up level of register \"I2C_CCD_Config:u8\|mI2C_DATA\[27\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|mI2C_DATA\[27\] data_in VCC " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|mI2C_DATA\[27\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|mI2C_DATA\[26\] data_in GND " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|mI2C_DATA\[26\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_CCD_Config:u8\|mI2C_DATA\[25\] High " "Info: Power-up level of register \"I2C_CCD_Config:u8\|mI2C_DATA\[25\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|mI2C_DATA\[25\] data_in VCC " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|mI2C_DATA\[25\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|mI2C_DATA\[24\] data_in GND " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|mI2C_DATA\[24\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[31\] High " "Info: Power-up level of register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[31\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[31\] data_in VCC " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[31\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[30\] data_in GND " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[30\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[29\] High " "Info: Power-up level of register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[29\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[29\] data_in VCC " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[29\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[28\] High " "Info: Power-up level of register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[28\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[28\] data_in VCC " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[28\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[27\] High " "Info: Power-up level of register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[27\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[27\] data_in VCC " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[27\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[26\] data_in GND " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[26\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[25\] High " "Info: Power-up level of register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[25\]\" is not specified -- using power-up level of High to minimize register" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[25\] data_in VCC " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[25\]\" with stuck data_in port to stuck value VCC" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[24\] data_in GND " "Warning (14130): Reduced register \"I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[24\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "I2C_CCD_Config:u8\|senosr_exposure\[1\] I2C_CCD_Config:u8\|senosr_exposure\[2\] " "Info: Duplicate register \"I2C_CCD_Config:u8\|senosr_exposure\[1\]\" merged to single register \"I2C_CCD_Config:u8\|senosr_exposure\[2\]\"" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "I2C_CCD_Config:u8\|senosr_exposure\[0\] I2C_CCD_Config:u8\|senosr_exposure\[2\] " "Info: Duplicate register \"I2C_CCD_Config:u8\|senosr_exposure\[0\]\" merged to single register \"I2C_CCD_Config:u8\|senosr_exposure\[2\]\"" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR1_ADDR\[0\] Sdram_Control_4Port:u7\|rWR1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[0\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR1_ADDR\[2\] Sdram_Control_4Port:u7\|rWR1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[2\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR1_ADDR\[4\] Sdram_Control_4Port:u7\|rWR1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[4\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR1_ADDR\[1\] Sdram_Control_4Port:u7\|rWR1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[1\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR1_ADDR\[6\] Sdram_Control_4Port:u7\|rWR1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[6\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR1_ADDR\[5\] Sdram_Control_4Port:u7\|rWR1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[5\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR1_ADDR\[3\] Sdram_Control_4Port:u7\|rWR1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[3\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR2_ADDR\[2\] Sdram_Control_4Port:u7\|rWR2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[2\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR2_ADDR\[6\] Sdram_Control_4Port:u7\|rWR2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[6\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR2_ADDR\[4\] Sdram_Control_4Port:u7\|rWR2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[4\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR2_ADDR\[0\] Sdram_Control_4Port:u7\|rWR2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[0\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR2_ADDR\[5\] Sdram_Control_4Port:u7\|rWR2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[5\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR2_ADDR\[3\] Sdram_Control_4Port:u7\|rWR2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[3\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rWR2_ADDR\[1\] Sdram_Control_4Port:u7\|rWR2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[1\]\" merged to single register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD1_ADDR\[5\] Sdram_Control_4Port:u7\|rRD1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[5\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD1_ADDR\[2\] Sdram_Control_4Port:u7\|rRD1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[2\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD1_ADDR\[6\] Sdram_Control_4Port:u7\|rRD1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[6\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD1_ADDR\[4\] Sdram_Control_4Port:u7\|rRD1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[4\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD1_ADDR\[1\] Sdram_Control_4Port:u7\|rRD1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[1\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD1_ADDR\[0\] Sdram_Control_4Port:u7\|rRD1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[0\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD1_ADDR\[3\] Sdram_Control_4Port:u7\|rRD1_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[3\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD2_ADDR\[4\] Sdram_Control_4Port:u7\|rRD2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[4\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD2_ADDR\[0\] Sdram_Control_4Port:u7\|rRD2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[0\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD2_ADDR\[6\] Sdram_Control_4Port:u7\|rRD2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[6\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD2_ADDR\[2\] Sdram_Control_4Port:u7\|rRD2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[2\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD2_ADDR\[5\] Sdram_Control_4Port:u7\|rRD2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[5\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD2_ADDR\[3\] Sdram_Control_4Port:u7\|rRD2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[3\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|rRD2_ADDR\[1\] Sdram_Control_4Port:u7\|rRD2_ADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[1\]\" merged to single register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mLENGTH\[6\] Sdram_Control_4Port:u7\|mLENGTH\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mLENGTH\[6\]\" merged to single register \"Sdram_Control_4Port:u7\|mLENGTH\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mLENGTH\[5\] Sdram_Control_4Port:u7\|mLENGTH\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mLENGTH\[5\]\" merged to single register \"Sdram_Control_4Port:u7\|mLENGTH\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mLENGTH\[4\] Sdram_Control_4Port:u7\|mLENGTH\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mLENGTH\[4\]\" merged to single register \"Sdram_Control_4Port:u7\|mLENGTH\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mLENGTH\[3\] Sdram_Control_4Port:u7\|mLENGTH\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mLENGTH\[3\]\" merged to single register \"Sdram_Control_4Port:u7\|mLENGTH\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mLENGTH\[2\] Sdram_Control_4Port:u7\|mLENGTH\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mLENGTH\[2\]\" merged to single register \"Sdram_Control_4Port:u7\|mLENGTH\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mLENGTH\[1\] Sdram_Control_4Port:u7\|mLENGTH\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mLENGTH\[1\]\" merged to single register \"Sdram_Control_4Port:u7\|mLENGTH\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mLENGTH\[0\] Sdram_Control_4Port:u7\|mLENGTH\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mLENGTH\[0\]\" merged to single register \"Sdram_Control_4Port:u7\|mLENGTH\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|DQM\[1\] Sdram_Control_4Port:u7\|DQM\[0\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|DQM\[1\]\" merged to single register \"Sdram_Control_4Port:u7\|DQM\[0\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 321 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mADDR\[6\] Sdram_Control_4Port:u7\|mADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mADDR\[6\]\" merged to single register \"Sdram_Control_4Port:u7\|mADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mADDR\[5\] Sdram_Control_4Port:u7\|mADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mADDR\[5\]\" merged to single register \"Sdram_Control_4Port:u7\|mADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mADDR\[4\] Sdram_Control_4Port:u7\|mADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mADDR\[4\]\" merged to single register \"Sdram_Control_4Port:u7\|mADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mADDR\[3\] Sdram_Control_4Port:u7\|mADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mADDR\[3\]\" merged to single register \"Sdram_Control_4Port:u7\|mADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mADDR\[2\] Sdram_Control_4Port:u7\|mADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mADDR\[2\]\" merged to single register \"Sdram_Control_4Port:u7\|mADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mADDR\[1\] Sdram_Control_4Port:u7\|mADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mADDR\[1\]\" merged to single register \"Sdram_Control_4Port:u7\|mADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|mADDR\[0\] Sdram_Control_4Port:u7\|mADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|mADDR\[0\]\" merged to single register \"Sdram_Control_4Port:u7\|mADDR\[7\]\"" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[6\] Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[6\]\" merged to single register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\]\"" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 134 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[5\] Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[5\]\" merged to single register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\]\"" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 134 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[4\] Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[4\]\" merged to single register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\]\"" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 134 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[3\] Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[3\]\" merged to single register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\]\"" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 134 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[2\] Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[2\]\" merged to single register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\]\"" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 134 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[1\] Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[1\]\" merged to single register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\]\"" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 134 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[0\] Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\] " "Info: Duplicate register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[0\]\" merged to single register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\]\"" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 134 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR1_ADDR\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR1_ADDR\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rWR2_ADDR\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rWR2_ADDR\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD1_ADDR\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD1_ADDR\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|rRD2_ADDR\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|rRD2_ADDR\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|mLENGTH\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|mLENGTH\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|mADDR\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|mADDR\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\] data_in GND " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|control_interface:control1\|SADDR\[7\]\" with stuck data_in port to stuck value GND" {  } { { "control_interface.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/control_interface.v" 134 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Sdram_Control_4Port:u7\|mLENGTH\[8\] High " "Info: Power-up level of register \"Sdram_Control_4Port:u7\|mLENGTH\[8\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Sdram_Control_4Port:u7\|mLENGTH\[8\] data_in VCC " "Warning (14130): Reduced register \"Sdram_Control_4Port:u7\|mLENGTH\[8\]\" with stuck data_in port to stuck value VCC" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST 3 " "Info: State machine \"\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST\" contains 3 states" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 74 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST " "Info: Selected Auto state machine encoding method for state machine \"\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST\"" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 74 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST " "Info: Encoding result for state machine \"\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "I2C_CCD_Config:u8\|mSetup_ST.0000 " "Info: Encoded state bit \"I2C_CCD_Config:u8\|mSetup_ST.0000\"" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 74 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "I2C_CCD_Config:u8\|mSetup_ST.0010 " "Info: Encoded state bit \"I2C_CCD_Config:u8\|mSetup_ST.0010\"" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 74 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "I2C_CCD_Config:u8\|mSetup_ST.0001 " "Info: Encoded state bit \"I2C_CCD_Config:u8\|mSetup_ST.0001\"" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 74 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST.0000 000 " "Info: State \"\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST.0000\" uses code string \"000\"" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 74 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST.0001 101 " "Info: State \"\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST.0001\" uses code string \"101\"" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 74 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST.0010 110 " "Info: State \"\|FaceDetection\|I2C_CCD_Config:u8\|mSetup_ST.0010\" uses code string \"110\"" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 74 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 74 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Warning: The bidir \"I2C_SDAT\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 68 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Warning: The bidir \"GPIO_1\[2\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Warning: The bidir \"GPIO_1\[14\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Warning: The bidir \"GPIO_1\[15\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Warning: The bidir \"GPIO_1\[18\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Warning: The bidir \"GPIO_1\[20\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Warning: The bidir \"GPIO_1\[25\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Warning: The bidir \"GPIO_1\[26\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Warning: The bidir \"GPIO_1\[27\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Warning: The bidir \"GPIO_1\[28\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Warning: The bidir \"GPIO_1\[29\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Warning: The bidir \"GPIO_1\[30\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Warning: The bidir \"GPIO_1\[31\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Warning: The bidir \"GPIO_1\[32\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Warning: The bidir \"GPIO_1\[33\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Warning: The bidir \"GPIO_1\[34\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Warning: The bidir \"GPIO_1\[35\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Warning: The bidir \"GPIO_1\[0\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Warning: The bidir \"GPIO_1\[1\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Warning: The bidir \"GPIO_1\[3\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Warning: The bidir \"GPIO_1\[4\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Warning: The bidir \"GPIO_1\[5\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Warning: The bidir \"GPIO_1\[6\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Warning: The bidir \"GPIO_1\[7\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Warning: The bidir \"GPIO_1\[8\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Warning: The bidir \"GPIO_1\[9\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Warning: The bidir \"GPIO_1\[10\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Warning: The bidir \"GPIO_1\[11\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Warning: The bidir \"GPIO_1\[12\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Warning: The bidir \"GPIO_1\[13\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[16\]~6 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO_1\[16\]~6 that it feeds" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[17\]~5 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO_1\[17\]~5 that it feeds" {  } { { "Reset_Delay.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Reset_Delay.v" 47 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[19\]~4 " "Warning: Replaced VCC or GND feeding tri-state bus GPIO_1\[19\]~4 with an always-enabled tri-state buffer" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Warning: The bidir \"GPIO_1\[21\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Warning: The bidir \"GPIO_1\[22\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\]~0 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus GPIO_1\[24\]~0 that it feeds" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 58 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 64 -1 0 } } { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 63 -1 0 } } { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 59 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "GPIO_1\[16\]~67 " "Warning: Node \"GPIO_1\[16\]~67\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO_1\[17\]~68 " "Warning: Node \"GPIO_1\[17\]~68\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO_1\[19\]~69 " "Warning: Node \"GPIO_1\[19\]~69\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "GPIO_1\[24\]~72 " "Warning: Node \"GPIO_1\[24\]~72\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" stuck at VCC" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "I2C_SCLK GND " "Warning (13410): Pin \"I2C_SCLK\" stuck at GND" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "78 78 " "Info: 78 registers lost all their fanouts during netlist optimizations. The first 78 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|mDATAOUT\[0\] " "Info: Register \"Sdram_Control_4Port:u7\|mDATAOUT\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|mDATAOUT\[1\] " "Info: Register \"Sdram_Control_4Port:u7\|mDATAOUT\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|mDATAOUT\[2\] " "Info: Register \"Sdram_Control_4Port:u7\|mDATAOUT\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|mDATAOUT\[3\] " "Info: Register \"Sdram_Control_4Port:u7\|mDATAOUT\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|mDATAOUT\[4\] " "Info: Register \"Sdram_Control_4Port:u7\|mDATAOUT\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|mDATAOUT\[5\] " "Info: Register \"Sdram_Control_4Port:u7\|mDATAOUT\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|mDATAOUT\[10\] " "Info: Register \"Sdram_Control_4Port:u7\|mDATAOUT\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|mDATAOUT\[15\] " "Info: Register \"Sdram_Control_4Port:u7\|mDATAOUT\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa0\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9 " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|counter_ffa9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_fgc:wrptr_g1p\|parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe6a\[9\] " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:ws_brp\|dffe6a\[9\] " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:ws_brp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe6a\[9\] " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:ws_brp\|dffe6a\[9\] " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:ws_brp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[9\] " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[9\] " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[9\] " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[9\] " "Info: Register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_oe9:rs_brp\|dffe6a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "rClk\[1\] " "Info: Register \"rClk\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_CCD_Config:u8\|mSetup_ST~93 " "Info: Register \"I2C_CCD_Config:u8\|mSetup_ST~93\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_CCD_Config:u8\|mSetup_ST~94 " "Info: Register \"I2C_CCD_Config:u8\|mSetup_ST~94\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[1\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[2\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[3\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[4\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[5\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[6\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[7\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[8\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[9\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[10\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[11\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[12\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[13\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[14\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CCD_Capture:u3\|Y_Cont\[15\] " "Info: Register \"CCD_Capture:u3\|Y_Cont\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.map.smsg " "Info: Generated suppressed messages file I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Warning: Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[0\] " "Warning (15610): No output dependent on input pin \"CLOCK_24\[0\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 46 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "Warning (15610): No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 46 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[0\] " "Warning (15610): No output dependent on input pin \"CLOCK_27\[0\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "Warning (15610): No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 47 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "Warning (15610): No output dependent on input pin \"EXT_CLOCK\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 51 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1472 " "Info: Implemented 1472 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Info: Implemented 37 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "53 " "Info: Implemented 53 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "1293 " "Info: Implemented 1293 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "68 " "Info: Implemented 68 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 193 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 193 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Allocated 156 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 10:03:49 2013 " "Info: Processing ended: Fri Apr 12 10:03:49 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Info: Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 10:03:51 2013 " "Info: Processing started: Fri Apr 12 10:03:51 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FaceDetection -c FaceDetection " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FaceDetection -c FaceDetection" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "FaceDetection EP2C20F484C6 " "Info: Selected device EP2C20F484C6 for design \"FaceDetection\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sdram_pll:u6\|altpll:altpll_component\|pll Cyclone II " "Info: Implemented PLL \"sdram_pll:u6\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|_clk0 5 2 0 0 " "Info: Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|_clk1 5 2 -135 -3000 " "Info: Implementing clock multiplication of 5, clock division of 2, and phase shift of -135 degrees (-3000 ps) for sdram_pll:u6\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "Implemented PLL \"%1!s!\" as %2!s! PLL type" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "2032 Top " "Info: Previous placement does not exist for 2032 of 2032 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C6 " "Info: Device EP2C15AF484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C6 " "Info: Device EP2C35F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C6 " "Info: Device EP2C50F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rClk\[0\] " "Info: Destination node rClk\[0\]" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rClk[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rClk[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Info: Destination node I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 68 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 518 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 518 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rClk\[0\]  " "Info: Automatically promoted node rClk\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_1\[16\] " "Info: Destination node GPIO_1\[16\]" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rClk\[0\]~3 " "Info: Destination node rClk\[0\]~3" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rClk[0]~3 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rClk[0]~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rClk[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rClk[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "Info: Automatically promoted node I2C_CCD_Config:u8\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|I2C_Controller:u0\|I2C_SCLK~189 " "Info: Destination node I2C_CCD_Config:u8\|I2C_Controller:u0\|I2C_SCLK~189" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 58 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|I2C_Controller:u0|I2C_SCLK~189 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|I2C_Controller:u0|I2C_SCLK~189 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK~79 " "Info: Destination node I2C_CCD_Config:u8\|mI2C_CTRL_CLK~79" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 68 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK~79 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK~79 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 68 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_0  " "Info: Automatically promoted node Reset_Delay:u2\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|mRD~157 " "Info: Destination node Sdram_Control_4Port:u7\|mRD~157" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 166 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|mRD~157 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|mRD~157 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_0~45 " "Info: Destination node Reset_Delay:u2\|oRST_0~45" {  } { { "Reset_Delay.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Reset_Delay.v" 46 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0~45 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0~45 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rWR1_ADDR\[9\]~1028 " "Info: Destination node Sdram_Control_4Port:u7\|rWR1_ADDR\[9\]~1028" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR1_ADDR[9]~1028 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR1_ADDR[9]~1028 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rWR1_ADDR\[9\]~1031 " "Info: Destination node Sdram_Control_4Port:u7\|rWR1_ADDR\[9\]~1031" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR1_ADDR[9]~1031 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR1_ADDR[9]~1031 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rRD2_ADDR\[14\]~1035 " "Info: Destination node Sdram_Control_4Port:u7\|rRD2_ADDR\[14\]~1035" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD2_ADDR[14]~1035 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD2_ADDR[14]~1035 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rRD2_ADDR\[14\]~1036 " "Info: Destination node Sdram_Control_4Port:u7\|rRD2_ADDR\[14\]~1036" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD2_ADDR[14]~1036 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD2_ADDR[14]~1036 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rWR2_ADDR\[11\]~1035 " "Info: Destination node Sdram_Control_4Port:u7\|rWR2_ADDR\[11\]~1035" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR2_ADDR[11]~1035 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR2_ADDR[11]~1035 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rWR2_ADDR\[11\]~1036 " "Info: Destination node Sdram_Control_4Port:u7\|rWR2_ADDR\[11\]~1036" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR2_ADDR[11]~1036 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR2_ADDR[11]~1036 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rRD1_ADDR\[8\]~1028 " "Info: Destination node Sdram_Control_4Port:u7\|rRD1_ADDR\[8\]~1028" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD1_ADDR[8]~1028 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD1_ADDR[8]~1028 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rRD1_ADDR\[8\]~1031 " "Info: Destination node Sdram_Control_4Port:u7\|rRD1_ADDR\[8\]~1031" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 494 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD1_ADDR[8]~1031 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD1_ADDR[8]~1031 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "Reset_Delay.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Reset_Delay.v" 46 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_2  " "Info: Automatically promoted node Reset_Delay:u2\|oRST_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_2~61 " "Info: Destination node Reset_Delay:u2\|oRST_2~61" {  } { { "Reset_Delay.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Reset_Delay.v" 48 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_2~61 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_2~61 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|i2c_reset " "Info: Destination node I2C_CCD_Config:u8\|i2c_reset" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 162 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|i2c_reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|i2c_reset } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "Reset_Delay.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Reset_Delay.v" 48 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u8\|i2c_reset  " "Info: Automatically promoted node I2C_CCD_Config:u8\|i2c_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[23\]~970 " "Info: Destination node I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[23\]~970" {  } { { "I2C_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_Controller.v" 90 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]~970 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]~970 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|mI2C_DATA\[23\]~1141 " "Info: Destination node I2C_CCD_Config:u8\|mI2C_DATA\[23\]~1141" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_DATA[23]~1141 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_DATA[23]~1141 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 162 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|i2c_reset } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|i2c_reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_1  " "Info: Automatically promoted node Reset_Delay:u2\|oRST_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_1\[17\] " "Info: Destination node GPIO_1\[17\]" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_1~89 " "Info: Destination node Reset_Delay:u2\|oRST_1~89" {  } { { "Reset_Delay.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Reset_Delay.v" 47 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_1~89 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_1~89 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "Reset_Delay.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Reset_Delay.v" 47 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_1 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_mcc:rdaclr\|dffe5a\[0\]  " "Info: Automatically promoted node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_mcc:rdaclr\|dffe5a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "db/dffpipe_mcc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dffpipe_mcc.tdf" 32 8 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_mcc:rdaclr|dffe5a[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_mcc:rdaclr|dffe5a[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_mcc:rdaclr\|dffe5a\[0\]  " "Info: Automatically promoted node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_mcc:rdaclr\|dffe5a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "db/dffpipe_mcc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dffpipe_mcc.tdf" 32 8 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_mcc:rdaclr|dffe5a[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_mcc:rdaclr|dffe5a[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_mcc:rdaclr\|dffe5a\[0\]  " "Info: Automatically promoted node Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_mcc:rdaclr\|dffe5a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "db/dffpipe_mcc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dffpipe_mcc.tdf" 32 8 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_mcc:rdaclr|dffe5a[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_mcc:rdaclr|dffe5a[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_mcc:rdaclr\|dffe5a\[0\]  " "Info: Automatically promoted node Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_mcc:rdaclr\|dffe5a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "db/dffpipe_mcc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dffpipe_mcc.tdf" 32 8 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_mcc:rdaclr|dffe5a[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_mcc:rdaclr|dffe5a[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Warning: Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Warning: Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Warning: Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Warning: Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Warning: Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Warning: Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Warning: Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Warning: Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning: Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning: Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning: Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Warning: Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning: Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning: Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning: Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning: Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning: Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning: Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning: Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning: Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning: Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning: Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning: Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning: Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning: Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Warning: Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Warning: Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Warning: Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Warning: Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning: Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning: Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning: Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning: Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning: Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning: Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning: Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Info: Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.633 ns register register " "Info: Estimated most critical path is register to register delay of 3.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reset_Delay:u2\|oRST_0 1 REG LAB_X24_Y14 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y14; Fanout = 11; REG Node = 'Reset_Delay:u2\|oRST_0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Reset_Delay.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.150 ns) 0.623 ns Sdram_Control_4Port:u7\|mRD~157 2 COMB LAB_X24_Y14 1 " "Info: 2: + IC(0.473 ns) + CELL(0.150 ns) = 0.623 ns; Loc. = LAB_X24_Y14; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|mRD~157'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { Reset_Delay:u2|oRST_0 Sdram_Control_4Port:u7|mRD~157 } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 1.188 ns Sdram_Control_4Port:u7\|mRD~158 3 COMB LAB_X24_Y14 1 " "Info: 3: + IC(0.145 ns) + CELL(0.420 ns) = 1.188 ns; Loc. = LAB_X24_Y14; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|mRD~158'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Sdram_Control_4Port:u7|mRD~157 Sdram_Control_4Port:u7|mRD~158 } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.398 ns) 2.161 ns Sdram_Control_4Port:u7\|mRD~160 4 COMB LAB_X22_Y14 17 " "Info: 4: + IC(0.575 ns) + CELL(0.398 ns) = 2.161 ns; Loc. = LAB_X22_Y14; Fanout = 17; COMB Node = 'Sdram_Control_4Port:u7\|mRD~160'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { Sdram_Control_4Port:u7|mRD~158 Sdram_Control_4Port:u7|mRD~160 } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 2.726 ns Sdram_Control_4Port:u7\|mRD~161 5 COMB LAB_X22_Y14 3 " "Info: 5: + IC(0.127 ns) + CELL(0.438 ns) = 2.726 ns; Loc. = LAB_X22_Y14; Fanout = 3; COMB Node = 'Sdram_Control_4Port:u7\|mRD~161'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Sdram_Control_4Port:u7|mRD~160 Sdram_Control_4Port:u7|mRD~161 } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.660 ns) 3.633 ns Sdram_Control_4Port:u7\|RD_MASK\[1\] 6 REG LAB_X22_Y14 3 " "Info: 6: + IC(0.247 ns) + CELL(0.660 ns) = 3.633 ns; Loc. = LAB_X22_Y14; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|RD_MASK\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { Sdram_Control_4Port:u7|mRD~161 Sdram_Control_4Port:u7|RD_MASK[1] } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.066 ns ( 56.87 % ) " "Info: Total cell delay = 2.066 ns ( 56.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.567 ns ( 43.13 % ) " "Info: Total interconnect delay = 1.567 ns ( 43.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.633 ns" { Reset_Delay:u2|oRST_0 Sdram_Control_4Port:u7|mRD~157 Sdram_Control_4Port:u7|mRD~158 Sdram_Control_4Port:u7|mRD~160 Sdram_Control_4Port:u7|mRD~161 Sdram_Control_4Port:u7|RD_MASK[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X12_Y14 X24_Y27 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "Info: The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "90 " "Warning: Found 90 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Info: Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Info: Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Info: Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Info: Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Info: Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Info: Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Info: Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Info: Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Info: Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Info: Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Info: Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Info: Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Info: Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Info: Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Info: Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Info: Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Info: Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Info: Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Info: Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Info: Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Info: Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Info: Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Info: Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Info: Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Info: Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Info: Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Info: Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Info: Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Info: Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Info: Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Info: Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Info: Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Info: Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Info: Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Info: Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Info: Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info: Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info: Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info: Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info: Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info: Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info: Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info: Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info: Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info: Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info: Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info: Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info: Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info: Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info: Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info: Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info: Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info: Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info: Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info: Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info: Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info: Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info: Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_mcc:rdaclr\|dffe5a\[0\]~clkctrl " "Info: Node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_mcc:rdaclr\|dffe5a\[0\]~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|p0addr " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|p0addr -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|p0addr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|p0addr" } } } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 66 2 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|p0addr } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_mcc:rdaclr|dffe5a[0]~clkctrl } "NODE_NAME" } } { "db/dffpipe_mcc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dffpipe_mcc.tdf" 32 8 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_mcc:rdaclr|dffe5a[0]~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "Reset_Delay:u2\|oRST_0~clkctrl " "Info: Node Reset_Delay:u2\|oRST_0~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|rdptr_g\[9\] " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|rdptr_g\[9\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[9] } "NODE_NAME" } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 70 9 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[9] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|rdptr_g\[8\] " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|rdptr_g\[8\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[8] } "NODE_NAME" } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 70 9 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[8] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|rdptr_g\[2\] " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|rdptr_g\[2\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[2] } "NODE_NAME" } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 70 9 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|rdptr_g\[3\] " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|rdptr_g\[3\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[3] } "NODE_NAME" } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 70 9 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|rdptr_g\[5\] " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|rdptr_g\[5\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[5] } "NODE_NAME" } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 70 9 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[5] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|rdptr_g\[5\] " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|rdptr_g\[5\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[5] } "NODE_NAME" } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 70 9 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[5] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|rdptr_g\[1\] " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|rdptr_g\[1\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[1] } "NODE_NAME" } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 70 9 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdptr_g[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0~clkctrl } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Reset_Delay.v" 46 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "Reset_Delay:u2\|oRST_1~clkctrl " "Info: Node Reset_Delay:u2\|oRST_1~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear RAW2RGB:u4\|mCCD_B\[6\] " "Info: Port clear -- assigned as a global for destination node RAW2RGB:u4\|mCCD_B\[6\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_B[6] } "NODE_NAME" } } { "RAW2RGB.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/RAW2RGB.v" 73 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_B[6] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear RAW2RGB:u4\|mCCD_R\[2\] " "Info: Port clear -- assigned as a global for destination node RAW2RGB:u4\|mCCD_R\[2\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_R[2] } "NODE_NAME" } } { "RAW2RGB.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/RAW2RGB.v" 73 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_R[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear RAW2RGB:u4\|mCCD_R\[8\] " "Info: Port clear -- assigned as a global for destination node RAW2RGB:u4\|mCCD_R\[8\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_R[8] } "NODE_NAME" } } { "RAW2RGB.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/RAW2RGB.v" 73 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_R[8] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear RAW2RGB:u4\|mCCD_R\[5\] " "Info: Port clear -- assigned as a global for destination node RAW2RGB:u4\|mCCD_R\[5\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_R[5] } "NODE_NAME" } } { "RAW2RGB.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/RAW2RGB.v" 73 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_R[5] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear RAW2RGB:u4\|mCCD_R\[11\] " "Info: Port clear -- assigned as a global for destination node RAW2RGB:u4\|mCCD_R\[11\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_R[11] } "NODE_NAME" } } { "RAW2RGB.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/RAW2RGB.v" 73 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_R[11] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear RAW2RGB:u4\|mCCD_R\[7\] " "Info: Port clear -- assigned as a global for destination node RAW2RGB:u4\|mCCD_R\[7\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_R[7] } "NODE_NAME" } } { "RAW2RGB.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/RAW2RGB.v" 73 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_R[7] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear RAW2RGB:u4\|mCCD_R\[9\] " "Info: Port clear -- assigned as a global for destination node RAW2RGB:u4\|mCCD_R\[9\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_R[9] } "NODE_NAME" } } { "RAW2RGB.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/RAW2RGB.v" 73 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_R[9] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear RAW2RGB:u4\|mCCD_R\[4\] " "Info: Port clear -- assigned as a global for destination node RAW2RGB:u4\|mCCD_R\[4\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_R[4] } "NODE_NAME" } } { "RAW2RGB.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/RAW2RGB.v" 73 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_R[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear RAW2RGB:u4\|mCCD_R\[3\] " "Info: Port clear -- assigned as a global for destination node RAW2RGB:u4\|mCCD_R\[3\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_R[3] } "NODE_NAME" } } { "RAW2RGB.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/RAW2RGB.v" 73 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_R[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear RAW2RGB:u4\|mCCD_R\[10\] " "Info: Port clear -- assigned as a global for destination node RAW2RGB:u4\|mCCD_R\[10\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_R[10] } "NODE_NAME" } } { "RAW2RGB.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/RAW2RGB.v" 73 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_R[10] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear RAW2RGB:u4\|mCCD_B\[4\] " "Info: Port clear -- assigned as a global for destination node RAW2RGB:u4\|mCCD_B\[4\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_B[4] } "NODE_NAME" } } { "RAW2RGB.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/RAW2RGB.v" 73 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_B[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear RAW2RGB:u4\|mCCD_B\[10\] " "Info: Port clear -- assigned as a global for destination node RAW2RGB:u4\|mCCD_B\[10\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_B[10] } "NODE_NAME" } } { "RAW2RGB.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/RAW2RGB.v" 73 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAW2RGB:u4|mCCD_B[10] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_1~clkctrl } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Reset_Delay.v" 47 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_1~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "Reset_Delay:u2\|oRST_2~clkctrl " "Info: Node Reset_Delay:u2\|oRST_2~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear CCD_Capture:u3\|mCCD_DATA\[3\] " "Info: Port clear -- assigned as a global for destination node CCD_Capture:u3\|mCCD_DATA\[3\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u3|mCCD_DATA[3] } "NODE_NAME" } } { "CCD_Capture.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/CCD_Capture.v" 140 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u3|mCCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear CCD_Capture:u3\|mCCD_DATA\[7\] " "Info: Port clear -- assigned as a global for destination node CCD_Capture:u3\|mCCD_DATA\[7\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u3|mCCD_DATA[7] } "NODE_NAME" } } { "CCD_Capture.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/CCD_Capture.v" 140 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u3|mCCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear CCD_Capture:u3\|mCCD_DATA\[2\] " "Info: Port clear -- assigned as a global for destination node CCD_Capture:u3\|mCCD_DATA\[2\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u3|mCCD_DATA[2] } "NODE_NAME" } } { "CCD_Capture.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/CCD_Capture.v" 140 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u3|mCCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear CCD_Capture:u3\|mCCD_DATA\[5\] " "Info: Port clear -- assigned as a global for destination node CCD_Capture:u3\|mCCD_DATA\[5\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u3|mCCD_DATA[5] } "NODE_NAME" } } { "CCD_Capture.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/CCD_Capture.v" 140 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u3|mCCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear CCD_Capture:u3\|mCCD_DATA\[9\] " "Info: Port clear -- assigned as a global for destination node CCD_Capture:u3\|mCCD_DATA\[9\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u3|mCCD_DATA[9] } "NODE_NAME" } } { "CCD_Capture.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/CCD_Capture.v" 140 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Capture:u3|mCCD_DATA[9] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear I2C_CCD_Config:u8\|iexposure_adj_delay\[0\] " "Info: Port clear -- assigned as a global for destination node I2C_CCD_Config:u8\|iexposure_adj_delay\[0\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|iexposure_adj_delay[0] } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 118 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|iexposure_adj_delay[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear I2C_CCD_Config:u8\|iexposure_adj_delay\[1\] " "Info: Port clear -- assigned as a global for destination node I2C_CCD_Config:u8\|iexposure_adj_delay\[1\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|iexposure_adj_delay[1] } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 118 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|iexposure_adj_delay[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear I2C_CCD_Config:u8\|iexposure_adj_delay\[2\] " "Info: Port clear -- assigned as a global for destination node I2C_CCD_Config:u8\|iexposure_adj_delay\[2\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|iexposure_adj_delay[2] } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 118 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|iexposure_adj_delay[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear I2C_CCD_Config:u8\|iexposure_adj_delay\[3\] " "Info: Port clear -- assigned as a global for destination node I2C_CCD_Config:u8\|iexposure_adj_delay\[3\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|iexposure_adj_delay[3] } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 118 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|iexposure_adj_delay[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_2~clkctrl } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Reset_Delay.v" 48 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_2~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_mcc:rdaclr\|dffe5a\[0\]~clkctrl " "Info: Node Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_mcc:rdaclr\|dffe5a\[0\]~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|p0addr " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|p0addr -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|p0addr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|p0addr" } } } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 66 2 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|p0addr } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_mcc:rdaclr|dffe5a[0]~clkctrl } "NODE_NAME" } } { "db/dffpipe_mcc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dffpipe_mcc.tdf" 32 8 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_mcc:rdaclr|dffe5a[0]~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_mcc:rdaclr\|dffe5a\[0\]~clkctrl " "Info: Node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|dffpipe_mcc:rdaclr\|dffe5a\[0\]~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|parity_ff " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|parity_ff -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 89 2 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[0\] " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[0\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 88 13 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[1\] " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[1\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 88 13 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[2\] " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[2\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 88 13 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[3\] " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[3\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 88 13 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[4\] " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[4\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 88 13 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[5\] " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[5\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 88 13 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[6\] " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[6\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 88 13 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[7\] " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[7\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 88 13 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[8\] " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[8\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 88 13 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\] " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\] -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 88 13 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|p0addr " "Info: Port clear -- assigned as a global for destination node Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|p0addr -- routed using non-global resources" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|p0addr } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|p0addr" } } } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 66 2 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|p0addr } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_mcc:rdaclr|dffe5a[0]~clkctrl } "NODE_NAME" } } { "db/dffpipe_mcc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dffpipe_mcc.tdf" 32 8 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|dffpipe_mcc:rdaclr|dffe5a[0]~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Warning: Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Info: Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 68 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Info: Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Info: Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Info: Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Info: Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Info: Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Info: Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Info: Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Info: Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Info: Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Info: Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Info: Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Info: Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Info: Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Info: Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Info: Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Info: Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Info: Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Info: Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Info: Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Info: Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Info: Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Info: Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Info: Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Info: Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Info: Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Info: Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Info: Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Info: Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Info: Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently enabled " "Info: Pin GPIO_1\[16\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Info: Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently enabled " "Info: Pin GPIO_1\[19\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Info: Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Info: Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Info: Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "35 " "Warning: Following 35 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "I2C_SDAT VCC " "Info: Pin I2C_SDAT has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 68 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] VCC " "Info: Pin GPIO_1\[2\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] VCC " "Info: Pin GPIO_1\[14\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] VCC " "Info: Pin GPIO_1\[15\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] VCC " "Info: Pin GPIO_1\[18\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] VCC " "Info: Pin GPIO_1\[20\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] VCC " "Info: Pin GPIO_1\[25\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] VCC " "Info: Pin GPIO_1\[26\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] VCC " "Info: Pin GPIO_1\[27\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] VCC " "Info: Pin GPIO_1\[28\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] VCC " "Info: Pin GPIO_1\[29\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] VCC " "Info: Pin GPIO_1\[30\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] VCC " "Info: Pin GPIO_1\[31\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] VCC " "Info: Pin GPIO_1\[32\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] VCC " "Info: Pin GPIO_1\[33\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] VCC " "Info: Pin GPIO_1\[34\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] VCC " "Info: Pin GPIO_1\[35\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] VCC " "Info: Pin GPIO_1\[0\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[1\] VCC " "Info: Pin GPIO_1\[1\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] VCC " "Info: Pin GPIO_1\[3\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] VCC " "Info: Pin GPIO_1\[4\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] VCC " "Info: Pin GPIO_1\[5\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] VCC " "Info: Pin GPIO_1\[6\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] VCC " "Info: Pin GPIO_1\[7\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] VCC " "Info: Pin GPIO_1\[8\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] VCC " "Info: Pin GPIO_1\[9\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] VCC " "Info: Pin GPIO_1\[10\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] VCC " "Info: Pin GPIO_1\[11\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] VCC " "Info: Pin GPIO_1\[12\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] VCC " "Info: Pin GPIO_1\[13\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] VCC " "Info: Pin GPIO_1\[19\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] VCC " "Info: Pin GPIO_1\[21\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] VCC " "Info: Pin GPIO_1\[22\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE VCC " "Info: Pin DRAM_CKE has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { DRAM_CKE } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 66 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "I2C_SCLK GND " "Info: Pin I2C_SCLK has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { I2C_SCLK } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 69 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SCLK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "Sdram_Control_4Port:u7\|command:command1\|OE " "Info: Following pins have the same output enable: Sdram_Control_4Port:u7\|command:command1\|OE" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 55 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 55 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[11\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 55 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[15\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 55 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 55 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 55 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 55 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 55 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[8\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 55 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[10\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 55 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[12\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 55 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[14\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 55 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 55 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 55 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[9\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 55 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[13\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 55 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SDO " "Info: Following pins have the same output enable: I2C_CCD_Config:u8\|I2C_Controller:u0\|SDO" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional GPIO_1\[23\] 3.3-V LVTTL " "Info: Type bidirectional pin GPIO_1\[23\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 44 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Allocated 193 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 10:04:24 2013 " "Info: Processing ended: Fri Apr 12 10:04:24 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Info: Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 10:04:27 2013 " "Info: Processing started: Fri Apr 12 10:04:27 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FaceDetection -c FaceDetection " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off FaceDetection -c FaceDetection" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Allocated 166 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 10:04:44 2013 " "Info: Processing ended: Fri Apr 12 10:04:44 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 10:04:47 2013 " "Info: Processing started: Fri Apr 12 10:04:47 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FaceDetection -c FaceDetection --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FaceDetection -c FaceDetection --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "GPIO_1\[0\] " "Info: Assuming node \"GPIO_1\[0\]\" is an undefined clock" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Info: Detected ripple clock \"I2C_CCD_Config:u8\|mI2C_CTRL_CLK\" as buffer" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 68 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_CCD_Config:u8\|mI2C_CTRL_CLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "rClk\[0\] " "Info: Detected ripple clock \"rClk\[0\]\" as buffer" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "rClk\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "sdram_pll:u6\|altpll:altpll_component\|_clk0 register Reset_Delay:u2\|oRST_0 register Sdram_Control_4Port:u7\|RD_MASK\[0\] -1.754 ns " "Info: Slack time is -1.754 ns for clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" between source register \"Reset_Delay:u2\|oRST_0\" and destination register \"Sdram_Control_4Port:u7\|RD_MASK\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.244 ns + Largest register register " "Info: + Largest register to register requirement is 1.244 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.813 ns + " "Info: + Setup relationship between source and destination is 1.813 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.813 ns " "Info: + Latch edge is 1.813 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sdram_pll:u6\|altpll:altpll_component\|_clk0 8.000 ns -2.187 ns  50 " "Info: Clock period of Destination clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of -2.187 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.355 ns + Largest " "Info: + Largest clock skew is -0.355 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u6\|altpll:altpll_component\|_clk0 destination 2.314 ns + Shortest register " "Info: + Shortest clock path from clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.000 ns) 0.853 ns sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 544 " "Info: 2: + IC(0.853 ns) + CELL(0.000 ns) = 0.853 ns; Loc. = CLKCTRL_G3; Fanout = 544; COMB Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.537 ns) 2.314 ns Sdram_Control_4Port:u7\|RD_MASK\[0\] 3 REG LCFF_X22_Y14_N3 3 " "Info: 3: + IC(0.924 ns) + CELL(0.537 ns) = 2.314 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|RD_MASK\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|RD_MASK[0] } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 23.21 % ) " "Info: Total cell delay = 0.537 ns ( 23.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.777 ns ( 76.79 % ) " "Info: Total interconnect delay = 1.777 ns ( 76.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.314 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|RD_MASK[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.314 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|RD_MASK[0] {} } { 0.000ns 0.853ns 0.924ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.669 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.537 ns) 2.669 ns Reset_Delay:u2\|oRST_0 3 REG LCFF_X24_Y14_N1 11 " "Info: 3: + IC(0.925 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X24_Y14_N1; Fanout = 11; REG Node = 'Reset_Delay:u2\|oRST_0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { CLOCK_50~clkctrl Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Reset_Delay.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.17 % ) " "Info: Total cell delay = 1.526 ns ( 57.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.83 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.218ns 0.925ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.314 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|RD_MASK[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.314 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|RD_MASK[0] {} } { 0.000ns 0.853ns 0.924ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.218ns 0.925ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Reset_Delay.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Reset_Delay.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.314 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|RD_MASK[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.314 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|RD_MASK[0] {} } { 0.000ns 0.853ns 0.924ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.218ns 0.925ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.998 ns - Longest register register " "Info: - Longest register to register delay is 2.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reset_Delay:u2\|oRST_0 1 REG LCFF_X24_Y14_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y14_N1; Fanout = 11; REG Node = 'Reset_Delay:u2\|oRST_0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Reset_Delay.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.150 ns) 0.455 ns Sdram_Control_4Port:u7\|mRD~157 2 COMB LCCOMB_X24_Y14_N12 1 " "Info: 2: + IC(0.305 ns) + CELL(0.150 ns) = 0.455 ns; Loc. = LCCOMB_X24_Y14_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|mRD~157'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { Reset_Delay:u2|oRST_0 Sdram_Control_4Port:u7|mRD~157 } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.149 ns) 0.843 ns Sdram_Control_4Port:u7\|mRD~158 3 COMB LCCOMB_X24_Y14_N8 1 " "Info: 3: + IC(0.239 ns) + CELL(0.149 ns) = 0.843 ns; Loc. = LCCOMB_X24_Y14_N8; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|mRD~158'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.388 ns" { Sdram_Control_4Port:u7|mRD~157 Sdram_Control_4Port:u7|mRD~158 } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.150 ns) 1.651 ns Sdram_Control_4Port:u7\|mRD~160 4 COMB LCCOMB_X22_Y14_N0 17 " "Info: 4: + IC(0.658 ns) + CELL(0.150 ns) = 1.651 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 17; COMB Node = 'Sdram_Control_4Port:u7\|mRD~160'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { Sdram_Control_4Port:u7|mRD~158 Sdram_Control_4Port:u7|mRD~160 } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.149 ns) 2.092 ns Sdram_Control_4Port:u7\|mRD~161 5 COMB LCCOMB_X22_Y14_N26 3 " "Info: 5: + IC(0.292 ns) + CELL(0.149 ns) = 2.092 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 3; COMB Node = 'Sdram_Control_4Port:u7\|mRD~161'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.441 ns" { Sdram_Control_4Port:u7|mRD~160 Sdram_Control_4Port:u7|mRD~161 } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.660 ns) 2.998 ns Sdram_Control_4Port:u7\|RD_MASK\[0\] 6 REG LCFF_X22_Y14_N3 3 " "Info: 6: + IC(0.246 ns) + CELL(0.660 ns) = 2.998 ns; Loc. = LCFF_X22_Y14_N3; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|RD_MASK\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Sdram_Control_4Port:u7|mRD~161 Sdram_Control_4Port:u7|RD_MASK[0] } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 564 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.258 ns ( 41.96 % ) " "Info: Total cell delay = 1.258 ns ( 41.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.740 ns ( 58.04 % ) " "Info: Total interconnect delay = 1.740 ns ( 58.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.998 ns" { Reset_Delay:u2|oRST_0 Sdram_Control_4Port:u7|mRD~157 Sdram_Control_4Port:u7|mRD~158 Sdram_Control_4Port:u7|mRD~160 Sdram_Control_4Port:u7|mRD~161 Sdram_Control_4Port:u7|RD_MASK[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.998 ns" { Reset_Delay:u2|oRST_0 {} Sdram_Control_4Port:u7|mRD~157 {} Sdram_Control_4Port:u7|mRD~158 {} Sdram_Control_4Port:u7|mRD~160 {} Sdram_Control_4Port:u7|mRD~161 {} Sdram_Control_4Port:u7|RD_MASK[0] {} } { 0.000ns 0.305ns 0.239ns 0.658ns 0.292ns 0.246ns } { 0.000ns 0.150ns 0.149ns 0.150ns 0.149ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.314 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|RD_MASK[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.314 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|RD_MASK[0] {} } { 0.000ns 0.853ns 0.924ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:u2|oRST_0 {} } { 0.000ns 0.000ns 0.218ns 0.925ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.998 ns" { Reset_Delay:u2|oRST_0 Sdram_Control_4Port:u7|mRD~157 Sdram_Control_4Port:u7|mRD~158 Sdram_Control_4Port:u7|mRD~160 Sdram_Control_4Port:u7|mRD~161 Sdram_Control_4Port:u7|RD_MASK[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.998 ns" { Reset_Delay:u2|oRST_0 {} Sdram_Control_4Port:u7|mRD~157 {} Sdram_Control_4Port:u7|mRD~158 {} Sdram_Control_4Port:u7|mRD~160 {} Sdram_Control_4Port:u7|mRD~161 {} Sdram_Control_4Port:u7|RD_MASK[0] {} } { 0.000ns 0.305ns 0.239ns 0.658ns 0.292ns 0.246ns } { 0.000ns 0.150ns 0.149ns 0.150ns 0.149ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'sdram_pll:u6\|altpll:altpll_component\|_clk0' 81 " "Warning: Can't achieve timing requirement Clock Setup: 'sdram_pll:u6\|altpll:altpll_component\|_clk0' along 81 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "sdram_pll:u6\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"sdram_pll:u6\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register VGA_Controller:u1\|oRequest register Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\] 5.468 ns " "Info: Slack time is 5.468 ns for clock \"CLOCK_50\" between source register \"VGA_Controller:u1\|oRequest\" and destination register \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "110.33 MHz 9.064 ns " "Info: Fmax is 110.33 MHz (period= 9.064 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.778 ns + Largest register register " "Info: + Largest register to register requirement is 9.778 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns + Largest " "Info: + Largest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.198 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 4.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.107 ns rClk\[0\] 2 REG LCFF_X1_Y13_N17 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.107 ns; Loc. = LCFF_X1_Y13_N17; Fanout = 3; REG Node = 'rClk\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 rClk[0] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.000 ns) 2.748 ns rClk\[0\]~clkctrl 3 COMB CLKCTRL_G0 123 " "Info: 3: + IC(0.641 ns) + CELL(0.000 ns) = 2.748 ns; Loc. = CLKCTRL_G0; Fanout = 123; COMB Node = 'rClk\[0\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { rClk[0] rClk[0]~clkctrl } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.537 ns) 4.198 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\] 4 REG LCFF_X16_Y11_N29 3 " "Info: 4: + IC(0.913 ns) + CELL(0.537 ns) = 4.198 ns; Loc. = LCFF_X16_Y11_N29; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { rClk[0]~clkctrl Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 88 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 55.10 % ) " "Info: Total cell delay = 2.313 ns ( 55.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.885 ns ( 44.90 % ) " "Info: Total interconnect delay = 1.885 ns ( 44.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.198 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 0.000ns 0.331ns 0.641ns 0.913ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.206 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 4.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.107 ns rClk\[0\] 2 REG LCFF_X1_Y13_N17 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.107 ns; Loc. = LCFF_X1_Y13_N17; Fanout = 3; REG Node = 'rClk\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 rClk[0] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.000 ns) 2.748 ns rClk\[0\]~clkctrl 3 COMB CLKCTRL_G0 123 " "Info: 3: + IC(0.641 ns) + CELL(0.000 ns) = 2.748 ns; Loc. = CLKCTRL_G0; Fanout = 123; COMB Node = 'rClk\[0\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { rClk[0] rClk[0]~clkctrl } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.537 ns) 4.206 ns VGA_Controller:u1\|oRequest 4 REG LCFF_X20_Y24_N17 4 " "Info: 4: + IC(0.921 ns) + CELL(0.537 ns) = 4.206 ns; Loc. = LCFF_X20_Y24_N17; Fanout = 4; REG Node = 'VGA_Controller:u1\|oRequest'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { rClk[0]~clkctrl VGA_Controller:u1|oRequest } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 54.99 % ) " "Info: Total cell delay = 2.313 ns ( 54.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.893 ns ( 45.01 % ) " "Info: Total interconnect delay = 1.893 ns ( 45.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.206 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl VGA_Controller:u1|oRequest } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.206 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} VGA_Controller:u1|oRequest {} } { 0.000ns 0.000ns 0.331ns 0.641ns 0.921ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.198 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 0.000ns 0.331ns 0.641ns 0.913ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.206 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl VGA_Controller:u1|oRequest } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.206 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} VGA_Controller:u1|oRequest {} } { 0.000ns 0.000ns 0.331ns 0.641ns 0.921ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 88 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.198 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 0.000ns 0.331ns 0.641ns 0.913ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.206 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl VGA_Controller:u1|oRequest } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.206 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} VGA_Controller:u1|oRequest {} } { 0.000ns 0.000ns 0.331ns 0.641ns 0.921ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.310 ns - Longest register register " "Info: - Longest register to register delay is 4.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:u1\|oRequest 1 REG LCFF_X20_Y24_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y24_N17; Fanout = 4; REG Node = 'VGA_Controller:u1\|oRequest'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u1|oRequest } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.684 ns) + CELL(0.275 ns) 1.959 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|rdcnt_addr_ena 2 COMB LCCOMB_X18_Y11_N24 13 " "Info: 2: + IC(1.684 ns) + CELL(0.275 ns) = 1.959 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 13; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|rdcnt_addr_ena'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { VGA_Controller:u1|oRequest Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdcnt_addr_ena } "NODE_NAME" } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.414 ns) 3.089 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|parity~COUT 3 COMB LCCOMB_X16_Y11_N8 2 " "Info: 3: + IC(0.716 ns) + CELL(0.414 ns) = 3.089 ns; Loc. = LCCOMB_X16_Y11_N8; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|parity~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 83 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.160 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera0~COUT 4 COMB LCCOMB_X16_Y11_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 3.160 ns; Loc. = LCCOMB_X16_Y11_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera0~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.231 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera1~COUT 5 COMB LCCOMB_X16_Y11_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.231 ns; Loc. = LCCOMB_X16_Y11_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera1~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.390 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera2~COUT 6 COMB LCCOMB_X16_Y11_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 3.390 ns; Loc. = LCCOMB_X16_Y11_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera2~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.461 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera3~COUT 7 COMB LCCOMB_X16_Y11_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.461 ns; Loc. = LCCOMB_X16_Y11_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera3~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.532 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera4~COUT 8 COMB LCCOMB_X16_Y11_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.532 ns; Loc. = LCCOMB_X16_Y11_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera4~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.603 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera5~COUT 9 COMB LCCOMB_X16_Y11_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.603 ns; Loc. = LCCOMB_X16_Y11_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera5~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.674 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera6~COUT 10 COMB LCCOMB_X16_Y11_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.674 ns; Loc. = LCCOMB_X16_Y11_N22; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera6~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.745 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera7~COUT 11 COMB LCCOMB_X16_Y11_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.745 ns; Loc. = LCCOMB_X16_Y11_N24; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera7~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.816 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera8~COUT 12 COMB LCCOMB_X16_Y11_N26 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.816 ns; Loc. = LCCOMB_X16_Y11_N26; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera8~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.226 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera9 13 COMB LCCOMB_X16_Y11_N28 1 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 4.226 ns; Loc. = LCCOMB_X16_Y11_N28; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|countera9'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.310 ns Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\] 14 REG LCFF_X16_Y11_N29 3 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 4.310 ns; Loc. = LCFF_X16_Y11_N29; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_o96:rdptr_g1p\|counter_ffa\[9\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "db/a_graycounter_o96.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_o96.tdf" 88 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.910 ns ( 44.32 % ) " "Info: Total cell delay = 1.910 ns ( 44.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 55.68 % ) " "Info: Total interconnect delay = 2.400 ns ( 55.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { VGA_Controller:u1|oRequest Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.310 ns" { VGA_Controller:u1|oRequest {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdcnt_addr_ena {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 1.684ns 0.716ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.275ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.198 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 0.000ns 0.331ns 0.641ns 0.913ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.206 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl VGA_Controller:u1|oRequest } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.206 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} VGA_Controller:u1|oRequest {} } { 0.000ns 0.000ns 0.331ns 0.641ns 0.921ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { VGA_Controller:u1|oRequest Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdcnt_addr_ena Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.310 ns" { VGA_Controller:u1|oRequest {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|rdcnt_addr_ena {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9 {} Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] {} } { 0.000ns 1.684ns 0.716ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.275ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "GPIO_1\[0\] register Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[4\] register Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[8\] 163.32 MHz 6.123 ns Internal " "Info: Clock \"GPIO_1\[0\]\" has Internal fmax of 163.32 MHz between source register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[4\]\" and destination register \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[8\]\" (period= 6.123 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.909 ns + Longest register register " "Info: + Longest register to register delay is 5.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[4\] 1 REG LCFF_X31_Y23_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y23_N17; Fanout = 7; REG Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.438 ns) 1.253 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|wrfull_eq_comp_aeb_int~62 2 COMB LCCOMB_X31_Y24_N10 1 " "Info: 2: + IC(0.815 ns) + CELL(0.438 ns) = 1.253 ns; Loc. = LCCOMB_X31_Y24_N10; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|wrfull_eq_comp_aeb_int~62'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~62 } "NODE_NAME" } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 88 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.410 ns) 1.931 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|wrfull_eq_comp_aeb_int~64 3 COMB LCCOMB_X31_Y24_N26 1 " "Info: 3: + IC(0.268 ns) + CELL(0.410 ns) = 1.931 ns; Loc. = LCCOMB_X31_Y24_N26; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|wrfull_eq_comp_aeb_int~64'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~62 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~64 } "NODE_NAME" } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 88 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.420 ns) 3.034 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|valid_wrreq 4 COMB LCCOMB_X30_Y26_N0 42 " "Info: 4: + IC(0.683 ns) + CELL(0.420 ns) = 3.034 ns; Loc. = LCCOMB_X30_Y26_N0; Fanout = 42; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|valid_wrreq'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~64 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|valid_wrreq } "NODE_NAME" } } { "db/dcfifo_enm1.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/dcfifo_enm1.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.414 ns) 4.212 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|parity~COUT 5 COMB LCCOMB_X31_Y23_N6 2 " "Info: 5: + IC(0.764 ns) + CELL(0.414 ns) = 4.212 ns; Loc. = LCCOMB_X31_Y23_N6; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|parity~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|valid_wrreq Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.283 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera0~COUT 6 COMB LCCOMB_X31_Y23_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.283 ns; Loc. = LCCOMB_X31_Y23_N8; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera0~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.354 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera1~COUT 7 COMB LCCOMB_X31_Y23_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.354 ns; Loc. = LCCOMB_X31_Y23_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera1~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.425 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera2~COUT 8 COMB LCCOMB_X31_Y23_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.425 ns; Loc. = LCCOMB_X31_Y23_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera2~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.584 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera3~COUT 9 COMB LCCOMB_X31_Y23_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 4.584 ns; Loc. = LCCOMB_X31_Y23_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera3~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.655 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera4~COUT 10 COMB LCCOMB_X31_Y23_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.655 ns; Loc. = LCCOMB_X31_Y23_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera4~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.726 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera5~COUT 11 COMB LCCOMB_X31_Y23_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.726 ns; Loc. = LCCOMB_X31_Y23_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera5~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.797 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera6~COUT 12 COMB LCCOMB_X31_Y23_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.797 ns; Loc. = LCCOMB_X31_Y23_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera6~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.868 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera7~COUT 13 COMB LCCOMB_X31_Y23_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.868 ns; Loc. = LCCOMB_X31_Y23_N22; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera7~COUT'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.278 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera8 14 COMB LCCOMB_X31_Y23_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 5.278 ns; Loc. = LCCOMB_X31_Y23_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|countera8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera8 } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.366 ns) 5.909 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[8\] 15 REG LCFF_X31_Y23_N3 4 " "Info: 15: + IC(0.265 ns) + CELL(0.366 ns) = 5.909 ns; Loc. = LCFF_X31_Y23_N3; Fanout = 4; REG Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera8 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 52.70 % ) " "Info: Total cell delay = 3.114 ns ( 52.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.795 ns ( 47.30 % ) " "Info: Total interconnect delay = 2.795 ns ( 47.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.909 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~62 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~64 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|valid_wrreq Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera8 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.909 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~62 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~64 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|valid_wrreq {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera8 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] {} } { 0.000ns 0.815ns 0.268ns 0.683ns 0.764ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.265ns } { 0.000ns 0.438ns 0.410ns 0.420ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] destination 3.403 ns + Shortest register " "Info: + Shortest clock path from clock \"GPIO_1\[0\]\" to destination register is 3.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[0\] 1 CLK PIN_H12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H12; Fanout = 1; CLK Node = 'GPIO_1\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns GPIO_1\[0\]~19 2 COMB IOC_X31_Y27_N0 603 " "Info: 2: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = IOC_X31_Y27_N0; Fanout = 603; COMB Node = 'GPIO_1\[0\]~19'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { GPIO_1[0] GPIO_1[0]~19 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.046 ns) + CELL(0.537 ns) 3.403 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[8\] 3 REG LCFF_X31_Y23_N3 4 " "Info: 3: + IC(2.046 ns) + CELL(0.537 ns) = 3.403 ns; Loc. = LCFF_X31_Y23_N3; Fanout = 4; REG Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { GPIO_1[0]~19 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.357 ns ( 39.88 % ) " "Info: Total cell delay = 1.357 ns ( 39.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.046 ns ( 60.12 % ) " "Info: Total interconnect delay = 2.046 ns ( 60.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { GPIO_1[0] GPIO_1[0]~19 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { GPIO_1[0] {} GPIO_1[0]~19 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] {} } { 0.000ns 0.000ns 2.046ns } { 0.000ns 0.820ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "GPIO_1\[0\] source 3.403 ns - Longest register " "Info: - Longest clock path from clock \"GPIO_1\[0\]\" to source register is 3.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO_1\[0\] 1 CLK PIN_H12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H12; Fanout = 1; CLK Node = 'GPIO_1\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns GPIO_1\[0\]~19 2 COMB IOC_X31_Y27_N0 603 " "Info: 2: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = IOC_X31_Y27_N0; Fanout = 603; COMB Node = 'GPIO_1\[0\]~19'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { GPIO_1[0] GPIO_1[0]~19 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.046 ns) + CELL(0.537 ns) 3.403 ns Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[4\] 3 REG LCFF_X31_Y23_N17 7 " "Info: 3: + IC(2.046 ns) + CELL(0.537 ns) = 3.403 ns; Loc. = LCFF_X31_Y23_N17; Fanout = 7; REG Node = 'Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_enm1:auto_generated\|a_graycounter_egc:wrptr_gp\|counter_ffa\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { GPIO_1[0]~19 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] } "NODE_NAME" } } { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.357 ns ( 39.88 % ) " "Info: Total cell delay = 1.357 ns ( 39.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.046 ns ( 60.12 % ) " "Info: Total interconnect delay = 2.046 ns ( 60.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { GPIO_1[0] GPIO_1[0]~19 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { GPIO_1[0] {} GPIO_1[0]~19 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] {} } { 0.000ns 0.000ns 2.046ns } { 0.000ns 0.820ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { GPIO_1[0] GPIO_1[0]~19 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { GPIO_1[0] {} GPIO_1[0]~19 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] {} } { 0.000ns 0.000ns 2.046ns } { 0.000ns 0.820ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { GPIO_1[0] GPIO_1[0]~19 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { GPIO_1[0] {} GPIO_1[0]~19 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] {} } { 0.000ns 0.000ns 2.046ns } { 0.000ns 0.820ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/a_graycounter_egc.tdf" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/db/a_graycounter_egc.tdf" 90 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.909 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~62 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~64 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|valid_wrreq Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera8 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.909 ns" { Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~62 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|wrfull_eq_comp_aeb_int~64 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|valid_wrreq {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|countera8 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] {} } { 0.000ns 0.815ns 0.268ns 0.683ns 0.764ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.265ns } { 0.000ns 0.438ns 0.410ns 0.420ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.366ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { GPIO_1[0] GPIO_1[0]~19 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { GPIO_1[0] {} GPIO_1[0]~19 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8] {} } { 0.000ns 0.000ns 2.046ns } { 0.000ns 0.820ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.403 ns" { GPIO_1[0] GPIO_1[0]~19 Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.403 ns" { GPIO_1[0] {} GPIO_1[0]~19 {} Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_enm1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4] {} } { 0.000ns 0.000ns 2.046ns } { 0.000ns 0.820ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "sdram_pll:u6\|altpll:altpll_component\|_clk0 register Sdram_Control_4Port:u7\|command:command1\|do_rw register Sdram_Control_4Port:u7\|command:command1\|do_rw 391 ps " "Info: Minimum slack time is 391 ps for clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" between source register \"Sdram_Control_4Port:u7\|command:command1\|do_rw\" and destination register \"Sdram_Control_4Port:u7\|command:command1\|do_rw\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sdram_Control_4Port:u7\|command:command1\|do_rw 1 REG LCFF_X23_Y10_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|command:command1\|do_rw'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Sdram_Control_4Port:u7\|command:command1\|do_rw~49 2 COMB LCCOMB_X23_Y10_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X23_Y10_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|command:command1\|do_rw~49'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Sdram_Control_4Port:u7|command:command1|do_rw Sdram_Control_4Port:u7|command:command1|do_rw~49 } "NODE_NAME" } } { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Sdram_Control_4Port:u7\|command:command1\|do_rw 3 REG LCFF_X23_Y10_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|command:command1\|do_rw'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Sdram_Control_4Port:u7|command:command1|do_rw~49 Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Sdram_Control_4Port:u7|command:command1|do_rw Sdram_Control_4Port:u7|command:command1|do_rw~49 Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Sdram_Control_4Port:u7|command:command1|do_rw {} Sdram_Control_4Port:u7|command:command1|do_rw~49 {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.187 ns " "Info: + Latch edge is -2.187 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sdram_pll:u6\|altpll:altpll_component\|_clk0 8.000 ns -2.187 ns  50 " "Info: Clock period of Destination clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of -2.187 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.187 ns " "Info: - Launch edge is -2.187 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sdram_pll:u6\|altpll:altpll_component\|_clk0 8.000 ns -2.187 ns  50 " "Info: Clock period of Source clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" is 8.000 ns with  offset of -2.187 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u6\|altpll:altpll_component\|_clk0 destination 2.307 ns + Longest register " "Info: + Longest clock path from clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.000 ns) 0.853 ns sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 544 " "Info: 2: + IC(0.853 ns) + CELL(0.000 ns) = 0.853 ns; Loc. = CLKCTRL_G3; Fanout = 544; COMB Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.537 ns) 2.307 ns Sdram_Control_4Port:u7\|command:command1\|do_rw 3 REG LCFF_X23_Y10_N25 3 " "Info: 3: + IC(0.917 ns) + CELL(0.537 ns) = 2.307 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|command:command1\|do_rw'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 23.28 % ) " "Info: Total cell delay = 0.537 ns ( 23.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.770 ns ( 76.72 % ) " "Info: Total interconnect delay = 1.770 ns ( 76.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.853ns 0.917ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u6\|altpll:altpll_component\|_clk0 source 2.307 ns - Shortest register " "Info: - Shortest clock path from clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" to source register is 2.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.000 ns) 0.853 ns sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 544 " "Info: 2: + IC(0.853 ns) + CELL(0.000 ns) = 0.853 ns; Loc. = CLKCTRL_G3; Fanout = 544; COMB Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.537 ns) 2.307 ns Sdram_Control_4Port:u7\|command:command1\|do_rw 3 REG LCFF_X23_Y10_N25 3 " "Info: 3: + IC(0.917 ns) + CELL(0.537 ns) = 2.307 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7\|command:command1\|do_rw'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.454 ns" { sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 23.28 % ) " "Info: Total cell delay = 0.537 ns ( 23.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.770 ns ( 76.72 % ) " "Info: Total interconnect delay = 1.770 ns ( 76.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.853ns 0.917ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.853ns 0.917ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.853ns 0.917ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 118 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "command.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/command.v" 118 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.853ns 0.917ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.853ns 0.917ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Sdram_Control_4Port:u7|command:command1|do_rw Sdram_Control_4Port:u7|command:command1|do_rw~49 Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Sdram_Control_4Port:u7|command:command1|do_rw {} Sdram_Control_4Port:u7|command:command1|do_rw~49 {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.853ns 0.917ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|command:command1|do_rw } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.307 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|command:command1|do_rw {} } { 0.000ns 0.853ns 0.917ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register I2C_CCD_Config:u8\|senosr_exposure\[13\] register I2C_CCD_Config:u8\|mI2C_DATA\[13\] -470 ps " "Info: Minimum slack time is -470 ps for clock \"CLOCK_50\" between source register \"I2C_CCD_Config:u8\|senosr_exposure\[13\]\" and destination register \"I2C_CCD_Config:u8\|mI2C_DATA\[13\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.260 ns + Shortest register register " "Info: + Shortest register to register delay is 1.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2C_CCD_Config:u8\|senosr_exposure\[13\] 1 REG LCFF_X33_Y10_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 5; REG Node = 'I2C_CCD_Config:u8\|senosr_exposure\[13\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|senosr_exposure[13] } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.150 ns) 1.176 ns I2C_CCD_Config:u8\|Mux10~79 2 COMB LCCOMB_X32_Y12_N6 1 " "Info: 2: + IC(1.026 ns) + CELL(0.150 ns) = 1.176 ns; Loc. = LCCOMB_X32_Y12_N6; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8\|Mux10~79'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { I2C_CCD_Config:u8|senosr_exposure[13] I2C_CCD_Config:u8|Mux10~79 } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.260 ns I2C_CCD_Config:u8\|mI2C_DATA\[13\] 3 REG LCFF_X32_Y12_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.260 ns; Loc. = LCFF_X32_Y12_N7; Fanout = 1; REG Node = 'I2C_CCD_Config:u8\|mI2C_DATA\[13\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I2C_CCD_Config:u8|Mux10~79 I2C_CCD_Config:u8|mI2C_DATA[13] } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 18.57 % ) " "Info: Total cell delay = 0.234 ns ( 18.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 81.43 % ) " "Info: Total interconnect delay = 1.026 ns ( 81.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { I2C_CCD_Config:u8|senosr_exposure[13] I2C_CCD_Config:u8|Mux10~79 I2C_CCD_Config:u8|mI2C_DATA[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.260 ns" { I2C_CCD_Config:u8|senosr_exposure[13] {} I2C_CCD_Config:u8|Mux10~79 {} I2C_CCD_Config:u8|mI2C_DATA[13] {} } { 0.000ns 1.026ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.730 ns - Smallest register register " "Info: - Smallest register to register requirement is 1.730 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.714 ns + Smallest " "Info: + Smallest clock skew is 1.714 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.377 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 4.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.107 ns I2C_CCD_Config:u8\|mI2C_CTRL_CLK 2 REG LCFF_X1_Y13_N29 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.107 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 3; REG Node = 'I2C_CCD_Config:u8\|mI2C_CTRL_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.000 ns) 2.916 ns I2C_CCD_Config:u8\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G1 72 " "Info: 3: + IC(0.809 ns) + CELL(0.000 ns) = 2.916 ns; Loc. = CLKCTRL_G1; Fanout = 72; COMB Node = 'I2C_CCD_Config:u8\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.537 ns) 4.377 ns I2C_CCD_Config:u8\|mI2C_DATA\[13\] 4 REG LCFF_X32_Y12_N7 1 " "Info: 4: + IC(0.924 ns) + CELL(0.537 ns) = 4.377 ns; Loc. = LCFF_X32_Y12_N7; Fanout = 1; REG Node = 'I2C_CCD_Config:u8\|mI2C_DATA\[13\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[13] } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 52.84 % ) " "Info: Total cell delay = 2.313 ns ( 52.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.064 ns ( 47.16 % ) " "Info: Total interconnect delay = 2.064 ns ( 47.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.377 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.377 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[13] {} } { 0.000ns 0.000ns 0.331ns 0.809ns 0.924ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.663 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.537 ns) 2.663 ns I2C_CCD_Config:u8\|senosr_exposure\[13\] 3 REG LCFF_X33_Y10_N25 5 " "Info: 3: + IC(0.919 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X33_Y10_N25; Fanout = 5; REG Node = 'I2C_CCD_Config:u8\|senosr_exposure\[13\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[13] } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.30 % ) " "Info: Total cell delay = 1.526 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.70 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|senosr_exposure[13] {} } { 0.000ns 0.000ns 0.218ns 0.919ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.377 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.377 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[13] {} } { 0.000ns 0.000ns 0.331ns 0.809ns 0.924ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|senosr_exposure[13] {} } { 0.000ns 0.000ns 0.218ns 0.919ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 128 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.377 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.377 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[13] {} } { 0.000ns 0.000ns 0.331ns 0.809ns 0.924ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|senosr_exposure[13] {} } { 0.000ns 0.000ns 0.218ns 0.919ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { I2C_CCD_Config:u8|senosr_exposure[13] I2C_CCD_Config:u8|Mux10~79 I2C_CCD_Config:u8|mI2C_DATA[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.260 ns" { I2C_CCD_Config:u8|senosr_exposure[13] {} I2C_CCD_Config:u8|Mux10~79 {} I2C_CCD_Config:u8|mI2C_DATA[13] {} } { 0.000ns 1.026ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.377 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.377 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[13] {} } { 0.000ns 0.000ns 0.331ns 0.809ns 0.924ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { CLOCK_50 CLOCK_50~clkctrl I2C_CCD_Config:u8|senosr_exposure[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.663 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} I2C_CCD_Config:u8|senosr_exposure[13] {} } { 0.000ns 0.000ns 0.218ns 0.919ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "CLOCK_50 8 " "Warning: Can't achieve minimum setup and hold requirement CLOCK_50 along 8 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Sdram_Control_4Port:u7\|mDATAOUT\[6\] DRAM_DQ\[6\] CLOCK_50 6.475 ns register " "Info: tsu for register \"Sdram_Control_4Port:u7\|mDATAOUT\[6\]\" (data pin = \"DRAM_DQ\[6\]\", clock pin = \"CLOCK_50\") is 6.475 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.629 ns + Longest pin register " "Info: + Longest pin to register delay is 6.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DRAM_DQ\[6\] 1 PIN PIN_Y1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_Y1; Fanout = 1; PIN Node = 'DRAM_DQ\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns DRAM_DQ\[6\]~9 2 COMB IOC_X0_Y4_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X0_Y4_N2; Fanout = 1; COMB Node = 'DRAM_DQ\[6\]~9'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { DRAM_DQ[6] DRAM_DQ[6]~9 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.534 ns) + CELL(0.149 ns) 6.545 ns Sdram_Control_4Port:u7\|mDATAOUT\[6\]~feeder 3 COMB LCCOMB_X16_Y12_N28 1 " "Info: 3: + IC(5.534 ns) + CELL(0.149 ns) = 6.545 ns; Loc. = LCCOMB_X16_Y12_N28; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7\|mDATAOUT\[6\]~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.683 ns" { DRAM_DQ[6]~9 Sdram_Control_4Port:u7|mDATAOUT[6]~feeder } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.629 ns Sdram_Control_4Port:u7\|mDATAOUT\[6\] 4 REG LCFF_X16_Y12_N29 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.629 ns; Loc. = LCFF_X16_Y12_N29; Fanout = 2; REG Node = 'Sdram_Control_4Port:u7\|mDATAOUT\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Sdram_Control_4Port:u7|mDATAOUT[6]~feeder Sdram_Control_4Port:u7|mDATAOUT[6] } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.095 ns ( 16.52 % ) " "Info: Total cell delay = 1.095 ns ( 16.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.534 ns ( 83.48 % ) " "Info: Total interconnect delay = 5.534 ns ( 83.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.629 ns" { DRAM_DQ[6] DRAM_DQ[6]~9 Sdram_Control_4Port:u7|mDATAOUT[6]~feeder Sdram_Control_4Port:u7|mDATAOUT[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.629 ns" { DRAM_DQ[6] {} DRAM_DQ[6]~9 {} Sdram_Control_4Port:u7|mDATAOUT[6]~feeder {} Sdram_Control_4Port:u7|mDATAOUT[6] {} } { 0.000ns 0.000ns 5.534ns 0.000ns } { 0.000ns 0.862ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 321 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 sdram_pll:u6\|altpll:altpll_component\|_clk0 -2.187 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" is -2.187 ns" {  } { { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sdram_pll:u6\|altpll:altpll_component\|_clk0 destination 2.305 ns - Shortest register " "Info: - Shortest clock path from clock \"sdram_pll:u6\|altpll:altpll_component\|_clk0\" to destination register is 2.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdram_pll:u6\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.000 ns) 0.853 ns sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 544 " "Info: 2: + IC(0.853 ns) + CELL(0.000 ns) = 0.853 ns; Loc. = CLKCTRL_G3; Fanout = 544; COMB Node = 'sdram_pll:u6\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.537 ns) 2.305 ns Sdram_Control_4Port:u7\|mDATAOUT\[6\] 3 REG LCFF_X16_Y12_N29 2 " "Info: 3: + IC(0.915 ns) + CELL(0.537 ns) = 2.305 ns; Loc. = LCFF_X16_Y12_N29; Fanout = 2; REG Node = 'Sdram_Control_4Port:u7\|mDATAOUT\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|mDATAOUT[6] } "NODE_NAME" } } { "Sdram_Control_4Port.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/Sdram_Control_4Port.v" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 23.30 % ) " "Info: Total cell delay = 0.537 ns ( 23.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.768 ns ( 76.70 % ) " "Info: Total interconnect delay = 1.768 ns ( 76.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|mDATAOUT[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.305 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|mDATAOUT[6] {} } { 0.000ns 0.853ns 0.915ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.629 ns" { DRAM_DQ[6] DRAM_DQ[6]~9 Sdram_Control_4Port:u7|mDATAOUT[6]~feeder Sdram_Control_4Port:u7|mDATAOUT[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.629 ns" { DRAM_DQ[6] {} DRAM_DQ[6]~9 {} Sdram_Control_4Port:u7|mDATAOUT[6]~feeder {} Sdram_Control_4Port:u7|mDATAOUT[6] {} } { 0.000ns 0.000ns 5.534ns 0.000ns } { 0.000ns 0.862ns 0.149ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl Sdram_Control_4Port:u7|mDATAOUT[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.305 ns" { sdram_pll:u6|altpll:altpll_component|_clk0 {} sdram_pll:u6|altpll:altpll_component|_clk0~clkctrl {} Sdram_Control_4Port:u7|mDATAOUT[6] {} } { 0.000ns 0.853ns 0.915ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_R\[1\] VGA_Controller:u1\|V_Cont\[4\] 12.909 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_R\[1\]\" through register \"VGA_Controller:u1\|V_Cont\[4\]\" is 12.909 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.209 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 4.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.107 ns rClk\[0\] 2 REG LCFF_X1_Y13_N17 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.107 ns; Loc. = LCFF_X1_Y13_N17; Fanout = 3; REG Node = 'rClk\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 rClk[0] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.000 ns) 2.748 ns rClk\[0\]~clkctrl 3 COMB CLKCTRL_G0 123 " "Info: 3: + IC(0.641 ns) + CELL(0.000 ns) = 2.748 ns; Loc. = CLKCTRL_G0; Fanout = 123; COMB Node = 'rClk\[0\]~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { rClk[0] rClk[0]~clkctrl } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.537 ns) 4.209 ns VGA_Controller:u1\|V_Cont\[4\] 4 REG LCFF_X22_Y25_N11 4 " "Info: 4: + IC(0.924 ns) + CELL(0.537 ns) = 4.209 ns; Loc. = LCFF_X22_Y25_N11; Fanout = 4; REG Node = 'VGA_Controller:u1\|V_Cont\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { rClk[0]~clkctrl VGA_Controller:u1|V_Cont[4] } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 54.95 % ) " "Info: Total cell delay = 2.313 ns ( 54.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.896 ns ( 45.05 % ) " "Info: Total interconnect delay = 1.896 ns ( 45.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.209 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl VGA_Controller:u1|V_Cont[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.209 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} VGA_Controller:u1|V_Cont[4] {} } { 0.000ns 0.000ns 0.331ns 0.641ns 0.924ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 119 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.450 ns + Longest register pin " "Info: + Longest register to pin delay is 8.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:u1\|V_Cont\[4\] 1 REG LCFF_X22_Y25_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y25_N11; Fanout = 4; REG Node = 'VGA_Controller:u1\|V_Cont\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u1|V_Cont[4] } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.376 ns) 0.889 ns VGA_Controller:u1\|LessThan5~207 2 COMB LCCOMB_X21_Y25_N0 2 " "Info: 2: + IC(0.513 ns) + CELL(0.376 ns) = 0.889 ns; Loc. = LCCOMB_X21_Y25_N0; Fanout = 2; COMB Node = 'VGA_Controller:u1\|LessThan5~207'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { VGA_Controller:u1|V_Cont[4] VGA_Controller:u1|LessThan5~207 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 1.561 ns VGA_Controller:u1\|LessThan5~208 3 COMB LCCOMB_X21_Y25_N6 2 " "Info: 3: + IC(0.252 ns) + CELL(0.420 ns) = 1.561 ns; Loc. = LCCOMB_X21_Y25_N6; Fanout = 2; COMB Node = 'VGA_Controller:u1\|LessThan5~208'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { VGA_Controller:u1|LessThan5~207 VGA_Controller:u1|LessThan5~208 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.410 ns) 2.241 ns VGA_Controller:u1\|LessThan4~186 4 COMB LCCOMB_X21_Y25_N2 1 " "Info: 4: + IC(0.270 ns) + CELL(0.410 ns) = 2.241 ns; Loc. = LCCOMB_X21_Y25_N2; Fanout = 1; COMB Node = 'VGA_Controller:u1\|LessThan4~186'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { VGA_Controller:u1|LessThan5~208 VGA_Controller:u1|LessThan4~186 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.371 ns) 2.867 ns VGA_Controller:u1\|always0~212 5 COMB LCCOMB_X21_Y25_N24 13 " "Info: 5: + IC(0.255 ns) + CELL(0.371 ns) = 2.867 ns; Loc. = LCCOMB_X21_Y25_N24; Fanout = 13; COMB Node = 'VGA_Controller:u1\|always0~212'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { VGA_Controller:u1|LessThan4~186 VGA_Controller:u1|always0~212 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.393 ns) 4.577 ns VGA_Controller:u1\|oVGA_R\[7\]~215 6 COMB LCCOMB_X16_Y23_N4 1 " "Info: 6: + IC(1.317 ns) + CELL(0.393 ns) = 4.577 ns; Loc. = LCCOMB_X16_Y23_N4; Fanout = 1; COMB Node = 'VGA_Controller:u1\|oVGA_R\[7\]~215'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { VGA_Controller:u1|always0~212 VGA_Controller:u1|oVGA_R[7]~215 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/VGA_Controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(2.768 ns) 8.450 ns VGA_R\[1\] 7 PIN PIN_C9 0 " "Info: 7: + IC(1.105 ns) + CELL(2.768 ns) = 8.450 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'VGA_R\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.873 ns" { VGA_Controller:u1|oVGA_R[7]~215 VGA_R[1] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.738 ns ( 56.07 % ) " "Info: Total cell delay = 4.738 ns ( 56.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.712 ns ( 43.93 % ) " "Info: Total interconnect delay = 3.712 ns ( 43.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.450 ns" { VGA_Controller:u1|V_Cont[4] VGA_Controller:u1|LessThan5~207 VGA_Controller:u1|LessThan5~208 VGA_Controller:u1|LessThan4~186 VGA_Controller:u1|always0~212 VGA_Controller:u1|oVGA_R[7]~215 VGA_R[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.450 ns" { VGA_Controller:u1|V_Cont[4] {} VGA_Controller:u1|LessThan5~207 {} VGA_Controller:u1|LessThan5~208 {} VGA_Controller:u1|LessThan4~186 {} VGA_Controller:u1|always0~212 {} VGA_Controller:u1|oVGA_R[7]~215 {} VGA_R[1] {} } { 0.000ns 0.513ns 0.252ns 0.270ns 0.255ns 1.317ns 1.105ns } { 0.000ns 0.376ns 0.420ns 0.410ns 0.371ns 0.393ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.209 ns" { CLOCK_50 rClk[0] rClk[0]~clkctrl VGA_Controller:u1|V_Cont[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.209 ns" { CLOCK_50 {} CLOCK_50~combout {} rClk[0] {} rClk[0]~clkctrl {} VGA_Controller:u1|V_Cont[4] {} } { 0.000ns 0.000ns 0.331ns 0.641ns 0.924ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.450 ns" { VGA_Controller:u1|V_Cont[4] VGA_Controller:u1|LessThan5~207 VGA_Controller:u1|LessThan5~208 VGA_Controller:u1|LessThan4~186 VGA_Controller:u1|always0~212 VGA_Controller:u1|oVGA_R[7]~215 VGA_R[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.450 ns" { VGA_Controller:u1|V_Cont[4] {} VGA_Controller:u1|LessThan5~207 {} VGA_Controller:u1|LessThan5~208 {} VGA_Controller:u1|LessThan4~186 {} VGA_Controller:u1|always0~212 {} VGA_Controller:u1|oVGA_R[7]~215 {} VGA_R[1] {} } { 0.000ns 0.513ns 0.252ns 0.270ns 0.255ns 1.317ns 1.105ns } { 0.000ns 0.376ns 0.420ns 0.410ns 0.371ns 0.393ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "I2C_CCD_Config:u8\|mI2C_DATA\[10\] SW\[8\] CLOCK_50 1.655 ns register " "Info: th for register \"I2C_CCD_Config:u8\|mI2C_DATA\[10\]\" (data pin = \"SW\[8\]\", clock pin = \"CLOCK_50\") is 1.655 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.374 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 4.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns CLOCK_50 1 CLK PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 5; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.107 ns I2C_CCD_Config:u8\|mI2C_CTRL_CLK 2 REG LCFF_X1_Y13_N29 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.107 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 3; REG Node = 'I2C_CCD_Config:u8\|mI2C_CTRL_CLK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.000 ns) 2.916 ns I2C_CCD_Config:u8\|mI2C_CTRL_CLK~clkctrl 3 COMB CLKCTRL_G1 72 " "Info: 3: + IC(0.809 ns) + CELL(0.000 ns) = 2.916 ns; Loc. = CLKCTRL_G1; Fanout = 72; COMB Node = 'I2C_CCD_Config:u8\|mI2C_CTRL_CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.537 ns) 4.374 ns I2C_CCD_Config:u8\|mI2C_DATA\[10\] 4 REG LCFF_X32_Y11_N1 1 " "Info: 4: + IC(0.921 ns) + CELL(0.537 ns) = 4.374 ns; Loc. = LCFF_X32_Y11_N1; Fanout = 1; REG Node = 'I2C_CCD_Config:u8\|mI2C_DATA\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[10] } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.313 ns ( 52.88 % ) " "Info: Total cell delay = 2.313 ns ( 52.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.061 ns ( 47.12 % ) " "Info: Total interconnect delay = 2.061 ns ( 47.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.374 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.374 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[10] {} } { 0.000ns 0.000ns 0.331ns 0.809ns 0.921ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.985 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[8\] 1 PIN PIN_M1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 11; PIN Node = 'SW\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "FaceDetection.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/FaceDetection.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(0.150 ns) 2.901 ns I2C_CCD_Config:u8\|Mux13~78 2 COMB LCCOMB_X32_Y11_N0 1 " "Info: 2: + IC(1.762 ns) + CELL(0.150 ns) = 2.901 ns; Loc. = LCCOMB_X32_Y11_N0; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8\|Mux13~78'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { SW[8] I2C_CCD_Config:u8|Mux13~78 } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 245 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.985 ns I2C_CCD_Config:u8\|mI2C_DATA\[10\] 3 REG LCFF_X32_Y11_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.985 ns; Loc. = LCFF_X32_Y11_N1; Fanout = 1; REG Node = 'I2C_CCD_Config:u8\|mI2C_DATA\[10\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { I2C_CCD_Config:u8|Mux13~78 I2C_CCD_Config:u8|mI2C_DATA[10] } "NODE_NAME" } } { "I2C_CCD_Config.v" "" { Text "I:/wORksHoP/Freelancer.Com/FPGA Face Detection/Testing/I2C_CCD_Config.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.223 ns ( 40.97 % ) " "Info: Total cell delay = 1.223 ns ( 40.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.762 ns ( 59.03 % ) " "Info: Total interconnect delay = 1.762 ns ( 59.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.985 ns" { SW[8] I2C_CCD_Config:u8|Mux13~78 I2C_CCD_Config:u8|mI2C_DATA[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.985 ns" { SW[8] {} SW[8]~combout {} I2C_CCD_Config:u8|Mux13~78 {} I2C_CCD_Config:u8|mI2C_DATA[10] {} } { 0.000ns 0.000ns 1.762ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.374 ns" { CLOCK_50 I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl I2C_CCD_Config:u8|mI2C_DATA[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.374 ns" { CLOCK_50 {} CLOCK_50~combout {} I2C_CCD_Config:u8|mI2C_CTRL_CLK {} I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl {} I2C_CCD_Config:u8|mI2C_DATA[10] {} } { 0.000ns 0.000ns 0.331ns 0.809ns 0.921ns } { 0.000ns 0.989ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.985 ns" { SW[8] I2C_CCD_Config:u8|Mux13~78 I2C_CCD_Config:u8|mI2C_DATA[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.985 ns" { SW[8] {} SW[8]~combout {} I2C_CCD_Config:u8|Mux13~78 {} I2C_CCD_Config:u8|mI2C_DATA[10] {} } { 0.000ns 0.000ns 1.762ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "125 " "Info: Allocated 125 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 10:04:53 2013 " "Info: Processing ended: Fri Apr 12 10:04:53 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 243 s " "Info: Quartus II Full Compilation was successful. 0 errors, 243 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
