
ILI93XX_EXAMPLE2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007674  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407674  00407674  0000f674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000088c  20000000  0040767c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000004cc  2000088c  00407f08  0001088c  2**2
                  ALLOC
  4 .stack        00003000  20000d58  004083d4  0001088c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0001088c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000108b6  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000eed6  00000000  00000000  00010911  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000025a3  00000000  00000000  0001f7e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000068f7  00000000  00000000  00021d8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ba0  00000000  00000000  00028681  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000b28  00000000  00000000  00029221  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000154af  00000000  00000000  00029d49  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000dfbb  00000000  00000000  0003f1f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005925f  00000000  00000000  0004d1b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002768  00000000  00000000  000a6414  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003d58 	.word	0x20003d58
  400004:	00401575 	.word	0x00401575
  400008:	00401571 	.word	0x00401571
  40000c:	00401571 	.word	0x00401571
  400010:	00401571 	.word	0x00401571
  400014:	00401571 	.word	0x00401571
  400018:	00401571 	.word	0x00401571
	...
  40002c:	00401571 	.word	0x00401571
  400030:	00401571 	.word	0x00401571
  400034:	00000000 	.word	0x00000000
  400038:	00401571 	.word	0x00401571
  40003c:	00401571 	.word	0x00401571
  400040:	00401571 	.word	0x00401571
  400044:	00401571 	.word	0x00401571
  400048:	00401571 	.word	0x00401571
  40004c:	00401571 	.word	0x00401571
  400050:	00401571 	.word	0x00401571
  400054:	00401571 	.word	0x00401571
  400058:	00401571 	.word	0x00401571
  40005c:	00401571 	.word	0x00401571
  400060:	00401571 	.word	0x00401571
  400064:	00401571 	.word	0x00401571
  400068:	00000000 	.word	0x00000000
  40006c:	00401051 	.word	0x00401051
  400070:	00401065 	.word	0x00401065
  400074:	00401079 	.word	0x00401079
  400078:	00401571 	.word	0x00401571
  40007c:	00401571 	.word	0x00401571
	...
  400088:	00401571 	.word	0x00401571
  40008c:	00401571 	.word	0x00401571
  400090:	00401571 	.word	0x00401571
  400094:	00401571 	.word	0x00401571
  400098:	00401571 	.word	0x00401571
  40009c:	00401971 	.word	0x00401971
  4000a0:	00401571 	.word	0x00401571
  4000a4:	00401571 	.word	0x00401571
  4000a8:	00401571 	.word	0x00401571
  4000ac:	00401571 	.word	0x00401571
  4000b0:	00401571 	.word	0x00401571
  4000b4:	00401571 	.word	0x00401571
  4000b8:	00401571 	.word	0x00401571
  4000bc:	00401571 	.word	0x00401571
  4000c0:	00401571 	.word	0x00401571
  4000c4:	00401571 	.word	0x00401571
  4000c8:	00401571 	.word	0x00401571

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000088c 	.word	0x2000088c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	0040767c 	.word	0x0040767c

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	0040767c 	.word	0x0040767c
  40011c:	20000890 	.word	0x20000890
  400120:	0040767c 	.word	0x0040767c
  400124:	00000000 	.word	0x00000000

00400128 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400128:	b410      	push	{r4}
  40012a:	0189      	lsls	r1, r1, #6
  40012c:	1843      	adds	r3, r0, r1
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  40012e:	2402      	movs	r4, #2
  400130:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400132:	f04f 31ff 	mov.w	r1, #4294967295
  400136:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400138:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40013a:	605a      	str	r2, [r3, #4]
}
  40013c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400140:	4770      	bx	lr
  400142:	bf00      	nop

00400144 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400144:	0189      	lsls	r1, r1, #6
  400146:	2305      	movs	r3, #5
  400148:	5043      	str	r3, [r0, r1]
  40014a:	4770      	bx	lr

0040014c <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40014c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400150:	61ca      	str	r2, [r1, #28]
  400152:	4770      	bx	lr

00400154 <tc_enable_interrupt>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	tc_channel->TC_IER = ul_sources;
  400154:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400158:	624a      	str	r2, [r1, #36]	; 0x24
  40015a:	4770      	bx	lr

0040015c <tc_get_status>:
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	return tc_channel->TC_SR;
  40015c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400160:	6a08      	ldr	r0, [r1, #32]
}
  400162:	4770      	bx	lr

00400164 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400164:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400166:	480e      	ldr	r0, [pc, #56]	; (4001a0 <sysclk_init+0x3c>)
  400168:	4b0e      	ldr	r3, [pc, #56]	; (4001a4 <sysclk_init+0x40>)
  40016a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40016c:	2000      	movs	r0, #0
  40016e:	213e      	movs	r1, #62	; 0x3e
  400170:	4b0d      	ldr	r3, [pc, #52]	; (4001a8 <sysclk_init+0x44>)
  400172:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400174:	4c0d      	ldr	r4, [pc, #52]	; (4001ac <sysclk_init+0x48>)
  400176:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400178:	2800      	cmp	r0, #0
  40017a:	d0fc      	beq.n	400176 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40017c:	4b0c      	ldr	r3, [pc, #48]	; (4001b0 <sysclk_init+0x4c>)
  40017e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400180:	4a0c      	ldr	r2, [pc, #48]	; (4001b4 <sysclk_init+0x50>)
  400182:	4b0d      	ldr	r3, [pc, #52]	; (4001b8 <sysclk_init+0x54>)
  400184:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400186:	4c0d      	ldr	r4, [pc, #52]	; (4001bc <sysclk_init+0x58>)
  400188:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40018a:	2800      	cmp	r0, #0
  40018c:	d0fc      	beq.n	400188 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40018e:	2010      	movs	r0, #16
  400190:	4b0b      	ldr	r3, [pc, #44]	; (4001c0 <sysclk_init+0x5c>)
  400192:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400194:	4b0b      	ldr	r3, [pc, #44]	; (4001c4 <sysclk_init+0x60>)
  400196:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400198:	4801      	ldr	r0, [pc, #4]	; (4001a0 <sysclk_init+0x3c>)
  40019a:	4b02      	ldr	r3, [pc, #8]	; (4001a4 <sysclk_init+0x40>)
  40019c:	4798      	blx	r3
  40019e:	bd10      	pop	{r4, pc}
  4001a0:	07270e00 	.word	0x07270e00
  4001a4:	00401739 	.word	0x00401739
  4001a8:	004010f5 	.word	0x004010f5
  4001ac:	00401149 	.word	0x00401149
  4001b0:	00401159 	.word	0x00401159
  4001b4:	20133f01 	.word	0x20133f01
  4001b8:	400e0400 	.word	0x400e0400
  4001bc:	00401169 	.word	0x00401169
  4001c0:	0040108d 	.word	0x0040108d
  4001c4:	00401625 	.word	0x00401625

004001c8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  4001c8:	b9a8      	cbnz	r0, 4001f6 <_read+0x2e>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  4001ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001ce:	460c      	mov	r4, r1
  4001d0:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4001d2:	2a00      	cmp	r2, #0
  4001d4:	dd0a      	ble.n	4001ec <_read+0x24>
  4001d6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  4001d8:	4e08      	ldr	r6, [pc, #32]	; (4001fc <_read+0x34>)
  4001da:	4d09      	ldr	r5, [pc, #36]	; (400200 <_read+0x38>)
  4001dc:	6830      	ldr	r0, [r6, #0]
  4001de:	4621      	mov	r1, r4
  4001e0:	682b      	ldr	r3, [r5, #0]
  4001e2:	4798      	blx	r3
		ptr++;
  4001e4:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4001e6:	42bc      	cmp	r4, r7
  4001e8:	d1f8      	bne.n	4001dc <_read+0x14>
  4001ea:	e001      	b.n	4001f0 <_read+0x28>
  4001ec:	f04f 0800 	mov.w	r8, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4001f0:	4640      	mov	r0, r8
  4001f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  4001f6:	f04f 30ff 	mov.w	r0, #4294967295
  4001fa:	4770      	bx	lr
  4001fc:	20000d3c 	.word	0x20000d3c
  400200:	20000d34 	.word	0x20000d34

00400204 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400204:	3801      	subs	r0, #1
  400206:	2802      	cmp	r0, #2
  400208:	d818      	bhi.n	40023c <_write+0x38>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40020a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40020e:	460e      	mov	r6, r1
  400210:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400212:	b182      	cbz	r2, 400236 <_write+0x32>
  400214:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400216:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400250 <_write+0x4c>
  40021a:	4f0c      	ldr	r7, [pc, #48]	; (40024c <_write+0x48>)
  40021c:	f8d8 0000 	ldr.w	r0, [r8]
  400220:	f815 1b01 	ldrb.w	r1, [r5], #1
  400224:	683b      	ldr	r3, [r7, #0]
  400226:	4798      	blx	r3
  400228:	2800      	cmp	r0, #0
  40022a:	db0a      	blt.n	400242 <_write+0x3e>
  40022c:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40022e:	3c01      	subs	r4, #1
  400230:	d1f4      	bne.n	40021c <_write+0x18>
  400232:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400236:	2000      	movs	r0, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  400238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  40023c:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400240:	4770      	bx	lr
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400242:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400246:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40024a:	bf00      	nop
  40024c:	20000d38 	.word	0x20000d38
  400250:	20000d3c 	.word	0x20000d3c

00400254 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400254:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400256:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40025a:	4b24      	ldr	r3, [pc, #144]	; (4002ec <board_init+0x98>)
  40025c:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40025e:	200b      	movs	r0, #11
  400260:	4c23      	ldr	r4, [pc, #140]	; (4002f0 <board_init+0x9c>)
  400262:	47a0      	blx	r4
  400264:	200c      	movs	r0, #12
  400266:	47a0      	blx	r4
  400268:	200d      	movs	r0, #13
  40026a:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  40026c:	2013      	movs	r0, #19
  40026e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400272:	4c20      	ldr	r4, [pc, #128]	; (4002f4 <board_init+0xa0>)
  400274:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400276:	2014      	movs	r0, #20
  400278:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40027c:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  40027e:	2023      	movs	r0, #35	; 0x23
  400280:	491d      	ldr	r1, [pc, #116]	; (4002f8 <board_init+0xa4>)
  400282:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400284:	204c      	movs	r0, #76	; 0x4c
  400286:	491d      	ldr	r1, [pc, #116]	; (4002fc <board_init+0xa8>)
  400288:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40028a:	481d      	ldr	r0, [pc, #116]	; (400300 <board_init+0xac>)
  40028c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400290:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400294:	4b1b      	ldr	r3, [pc, #108]	; (400304 <board_init+0xb0>)
  400296:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400298:	4d1b      	ldr	r5, [pc, #108]	; (400308 <board_init+0xb4>)
  40029a:	2040      	movs	r0, #64	; 0x40
  40029c:	4629      	mov	r1, r5
  40029e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  4002a0:	2041      	movs	r0, #65	; 0x41
  4002a2:	4629      	mov	r1, r5
  4002a4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  4002a6:	2042      	movs	r0, #66	; 0x42
  4002a8:	4629      	mov	r1, r5
  4002aa:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  4002ac:	2043      	movs	r0, #67	; 0x43
  4002ae:	4629      	mov	r1, r5
  4002b0:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  4002b2:	2044      	movs	r0, #68	; 0x44
  4002b4:	4629      	mov	r1, r5
  4002b6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  4002b8:	2045      	movs	r0, #69	; 0x45
  4002ba:	4629      	mov	r1, r5
  4002bc:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  4002be:	2046      	movs	r0, #70	; 0x46
  4002c0:	4629      	mov	r1, r5
  4002c2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  4002c4:	2047      	movs	r0, #71	; 0x47
  4002c6:	4629      	mov	r1, r5
  4002c8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  4002ca:	204b      	movs	r0, #75	; 0x4b
  4002cc:	4629      	mov	r1, r5
  4002ce:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  4002d0:	2048      	movs	r0, #72	; 0x48
  4002d2:	4629      	mov	r1, r5
  4002d4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  4002d6:	204f      	movs	r0, #79	; 0x4f
  4002d8:	4629      	mov	r1, r5
  4002da:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  4002dc:	2053      	movs	r0, #83	; 0x53
  4002de:	4629      	mov	r1, r5
  4002e0:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  4002e2:	204d      	movs	r0, #77	; 0x4d
  4002e4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4002e8:	47a0      	blx	r4
  4002ea:	bd38      	pop	{r3, r4, r5, pc}
  4002ec:	400e1450 	.word	0x400e1450
  4002f0:	00401185 	.word	0x00401185
  4002f4:	00400da9 	.word	0x00400da9
  4002f8:	28000079 	.word	0x28000079
  4002fc:	28000059 	.word	0x28000059
  400300:	400e0e00 	.word	0x400e0e00
  400304:	00400ecd 	.word	0x00400ecd
  400308:	08000001 	.word	0x08000001

0040030c <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  40030c:	b470      	push	{r4, r5, r6}
  40030e:	b083      	sub	sp, #12
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400310:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  400314:	2810      	cmp	r0, #16
  400316:	bf28      	it	cs
  400318:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  40031a:	2800      	cmp	r0, #0
  40031c:	bf08      	it	eq
  40031e:	2001      	moveq	r0, #1
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400320:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400322:	4e10      	ldr	r6, [pc, #64]	; (400364 <aat31xx_set_backlight+0x58>)
  400324:	f44f 5500 	mov.w	r5, #8192	; 0x2000
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400328:	2418      	movs	r4, #24
  40032a:	6375      	str	r5, [r6, #52]	; 0x34
  40032c:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  40032e:	9b01      	ldr	r3, [sp, #4]
  400330:	1e5a      	subs	r2, r3, #1
  400332:	9201      	str	r2, [sp, #4]
  400334:	2b00      	cmp	r3, #0
  400336:	d1fa      	bne.n	40032e <aat31xx_set_backlight+0x22>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400338:	6335      	str	r5, [r6, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  40033a:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  40033c:	9b01      	ldr	r3, [sp, #4]
  40033e:	1e5a      	subs	r2, r3, #1
  400340:	9201      	str	r2, [sp, #4]
  400342:	2b00      	cmp	r3, #0
  400344:	d1fa      	bne.n	40033c <aat31xx_set_backlight+0x30>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  400346:	3101      	adds	r1, #1
  400348:	4281      	cmp	r1, r0
  40034a:	d3ee      	bcc.n	40032a <aat31xx_set_backlight+0x1e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  40034c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400350:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400352:	9b01      	ldr	r3, [sp, #4]
  400354:	1e5a      	subs	r2, r3, #1
  400356:	9201      	str	r2, [sp, #4]
  400358:	2b00      	cmp	r3, #0
  40035a:	d1fa      	bne.n	400352 <aat31xx_set_backlight+0x46>
	}
}
  40035c:	b003      	add	sp, #12
  40035e:	bc70      	pop	{r4, r5, r6}
  400360:	4770      	bx	lr
  400362:	bf00      	nop
  400364:	400e1200 	.word	0x400e1200

00400368 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  400368:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40036a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40036e:	4b06      	ldr	r3, [pc, #24]	; (400388 <aat31xx_disable_backlight+0x20>)
  400370:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  400372:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400376:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400378:	9b01      	ldr	r3, [sp, #4]
  40037a:	1e5a      	subs	r2, r3, #1
  40037c:	9201      	str	r2, [sp, #4]
  40037e:	2b00      	cmp	r3, #0
  400380:	d1fa      	bne.n	400378 <aat31xx_disable_backlight+0x10>
	}
}
  400382:	b002      	add	sp, #8
  400384:	4770      	bx	lr
  400386:	bf00      	nop
  400388:	400e1200 	.word	0x400e1200

0040038c <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40038c:	4b0a      	ldr	r3, [pc, #40]	; (4003b8 <ili93xx_write_ram_prepare+0x2c>)
  40038e:	781b      	ldrb	r3, [r3, #0]
  400390:	2b01      	cmp	r3, #1
  400392:	d106      	bne.n	4003a2 <ili93xx_write_ram_prepare+0x16>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400394:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400398:	2200      	movs	r2, #0
  40039a:	701a      	strb	r2, [r3, #0]
  40039c:	2222      	movs	r2, #34	; 0x22
  40039e:	701a      	strb	r2, [r3, #0]
  4003a0:	4770      	bx	lr
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4003a2:	2b02      	cmp	r3, #2
  4003a4:	d107      	bne.n	4003b6 <ili93xx_write_ram_prepare+0x2a>
  4003a6:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4003aa:	222c      	movs	r2, #44	; 0x2c
  4003ac:	701a      	strb	r2, [r3, #0]
  4003ae:	2200      	movs	r2, #0
  4003b0:	701a      	strb	r2, [r3, #0]
  4003b2:	223c      	movs	r2, #60	; 0x3c
  4003b4:	701a      	strb	r2, [r3, #0]
  4003b6:	4770      	bx	lr
  4003b8:	20000c68 	.word	0x20000c68

004003bc <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  4003bc:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4003c0:	4b03      	ldr	r3, [pc, #12]	; (4003d0 <ili93xx_write_ram+0x14>)
  4003c2:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  4003c4:	f3c0 2207 	ubfx	r2, r0, #8, #8
  4003c8:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  4003ca:	b2c0      	uxtb	r0, r0
  4003cc:	7018      	strb	r0, [r3, #0]
  4003ce:	4770      	bx	lr
  4003d0:	61000002 	.word	0x61000002

004003d4 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  4003d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4003d8:	4607      	mov	r7, r0
  4003da:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4003dc:	f031 0907 	bics.w	r9, r1, #7
  4003e0:	d018      	beq.n	400414 <ili93xx_write_ram_buffer+0x40>
  4003e2:	4604      	mov	r4, r0
  4003e4:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4003e6:	4d12      	ldr	r5, [pc, #72]	; (400430 <ili93xx_write_ram_buffer+0x5c>)
  4003e8:	f857 0026 	ldr.w	r0, [r7, r6, lsl #2]
  4003ec:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  4003ee:	6860      	ldr	r0, [r4, #4]
  4003f0:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  4003f2:	68a0      	ldr	r0, [r4, #8]
  4003f4:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  4003f6:	68e0      	ldr	r0, [r4, #12]
  4003f8:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  4003fa:	6920      	ldr	r0, [r4, #16]
  4003fc:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  4003fe:	6960      	ldr	r0, [r4, #20]
  400400:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  400402:	69a0      	ldr	r0, [r4, #24]
  400404:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  400406:	69e0      	ldr	r0, [r4, #28]
  400408:	47a8      	blx	r5
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  40040a:	3608      	adds	r6, #8
  40040c:	3420      	adds	r4, #32
  40040e:	454e      	cmp	r6, r9
  400410:	d3ea      	bcc.n	4003e8 <ili93xx_write_ram_buffer+0x14>
  400412:	e000      	b.n	400416 <ili93xx_write_ram_buffer+0x42>
  400414:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400416:	45b0      	cmp	r8, r6
  400418:	d908      	bls.n	40042c <ili93xx_write_ram_buffer+0x58>
  40041a:	eb07 0486 	add.w	r4, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  40041e:	4d04      	ldr	r5, [pc, #16]	; (400430 <ili93xx_write_ram_buffer+0x5c>)
  400420:	f854 0b04 	ldr.w	r0, [r4], #4
  400424:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400426:	3601      	adds	r6, #1
  400428:	45b0      	cmp	r8, r6
  40042a:	d8f9      	bhi.n	400420 <ili93xx_write_ram_buffer+0x4c>
  40042c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400430:	004003bd 	.word	0x004003bd

00400434 <ili93xx_write_register_word>:
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400434:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400438:	2200      	movs	r2, #0
  40043a:	701a      	strb	r2, [r3, #0]
  40043c:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  40043e:	0a0a      	lsrs	r2, r1, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400440:	3302      	adds	r3, #2
  400442:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  400444:	b2c9      	uxtb	r1, r1
  400446:	7019      	strb	r1, [r3, #0]
  400448:	4770      	bx	lr
  40044a:	bf00      	nop

0040044c <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  40044c:	b410      	push	{r4}
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40044e:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400452:	2400      	movs	r4, #0
  400454:	701c      	strb	r4, [r3, #0]
  400456:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400458:	b14a      	cbz	r2, 40046e <ili93xx_write_register+0x22>
  40045a:	1e4b      	subs	r3, r1, #1
  40045c:	1e50      	subs	r0, r2, #1
  40045e:	fa51 f180 	uxtab	r1, r1, r0
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400462:	4804      	ldr	r0, [pc, #16]	; (400474 <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  400464:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  400468:	7002      	strb	r2, [r0, #0]
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  40046a:	428b      	cmp	r3, r1
  40046c:	d1fa      	bne.n	400464 <ili93xx_write_register+0x18>
		LCD_WD(p_data[i]);
	}
}
  40046e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400472:	4770      	bx	lr
  400474:	61000002 	.word	0x61000002

00400478 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  400478:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  40047a:	2300      	movs	r3, #0
  40047c:	9301      	str	r3, [sp, #4]
  40047e:	9b01      	ldr	r3, [sp, #4]
  400480:	4298      	cmp	r0, r3
  400482:	d911      	bls.n	4004a8 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  400484:	2100      	movs	r1, #0
  400486:	4a09      	ldr	r2, [pc, #36]	; (4004ac <ili93xx_delay+0x34>)
  400488:	9101      	str	r1, [sp, #4]
  40048a:	9b01      	ldr	r3, [sp, #4]
  40048c:	4293      	cmp	r3, r2
  40048e:	d805      	bhi.n	40049c <ili93xx_delay+0x24>
  400490:	9b01      	ldr	r3, [sp, #4]
  400492:	3301      	adds	r3, #1
  400494:	9301      	str	r3, [sp, #4]
  400496:	9b01      	ldr	r3, [sp, #4]
  400498:	4293      	cmp	r3, r2
  40049a:	d9f9      	bls.n	400490 <ili93xx_delay+0x18>
 */
static void ili93xx_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  40049c:	9b01      	ldr	r3, [sp, #4]
  40049e:	3301      	adds	r3, #1
  4004a0:	9301      	str	r3, [sp, #4]
  4004a2:	9b01      	ldr	r3, [sp, #4]
  4004a4:	4283      	cmp	r3, r0
  4004a6:	d3ef      	bcc.n	400488 <ili93xx_delay+0x10>
		for (i = 0; i < 100000; i++) {
		}
	}
}
  4004a8:	b002      	add	sp, #8
  4004aa:	4770      	bx	lr
  4004ac:	0001869f 	.word	0x0001869f

004004b0 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  4004b0:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  4004b2:	4c15      	ldr	r4, [pc, #84]	; (400508 <ili93xx_check_box_coordinates+0x58>)
  4004b4:	6824      	ldr	r4, [r4, #0]
  4004b6:	6805      	ldr	r5, [r0, #0]
  4004b8:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  4004ba:	bf24      	itt	cs
  4004bc:	f104 35ff 	addcs.w	r5, r4, #4294967295
  4004c0:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  4004c2:	6815      	ldr	r5, [r2, #0]
  4004c4:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  4004c6:	bf9c      	itt	ls
  4004c8:	f104 34ff 	addls.w	r4, r4, #4294967295
  4004cc:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  4004ce:	4c0f      	ldr	r4, [pc, #60]	; (40050c <ili93xx_check_box_coordinates+0x5c>)
  4004d0:	6824      	ldr	r4, [r4, #0]
  4004d2:	680d      	ldr	r5, [r1, #0]
  4004d4:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  4004d6:	bf24      	itt	cs
  4004d8:	f104 35ff 	addcs.w	r5, r4, #4294967295
  4004dc:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  4004de:	681d      	ldr	r5, [r3, #0]
  4004e0:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  4004e2:	bf9c      	itt	ls
  4004e4:	f104 34ff 	addls.w	r4, r4, #4294967295
  4004e8:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  4004ea:	6804      	ldr	r4, [r0, #0]
  4004ec:	6815      	ldr	r5, [r2, #0]
  4004ee:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  4004f0:	bf84      	itt	hi
  4004f2:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  4004f4:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  4004f6:	680a      	ldr	r2, [r1, #0]
  4004f8:	6818      	ldr	r0, [r3, #0]
  4004fa:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  4004fc:	bf84      	itt	hi
  4004fe:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  400500:	601a      	strhi	r2, [r3, #0]
	}
}
  400502:	bc30      	pop	{r4, r5}
  400504:	4770      	bx	lr
  400506:	bf00      	nop
  400508:	20000004 	.word	0x20000004
  40050c:	20000008 	.word	0x20000008

00400510 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400510:	b082      	sub	sp, #8
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400512:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400516:	2200      	movs	r2, #0
  400518:	701a      	strb	r2, [r3, #0]
  40051a:	22d3      	movs	r2, #211	; 0xd3
  40051c:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  40051e:	3302      	adds	r3, #2
  400520:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  400522:	f88d 2000 	strb.w	r2, [sp]
  400526:	781a      	ldrb	r2, [r3, #0]
  400528:	f88d 2001 	strb.w	r2, [sp, #1]
  40052c:	781a      	ldrb	r2, [r3, #0]
  40052e:	f88d 2002 	strb.w	r2, [sp, #2]
  400532:	781b      	ldrb	r3, [r3, #0]
  400534:	b2db      	uxtb	r3, r3
  400536:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  40053a:	b2d2      	uxtb	r2, r2
  40053c:	eb03 2302 	add.w	r3, r3, r2, lsl #8

	if (chipid == ILI9341_DEVICE_CODE) {
  400540:	b29b      	uxth	r3, r3
  400542:	f249 3241 	movw	r2, #37697	; 0x9341
  400546:	4293      	cmp	r3, r2
  400548:	d104      	bne.n	400554 <ili93xx_device_type_identify+0x44>
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  40054a:	2202      	movs	r2, #2
  40054c:	4b0e      	ldr	r3, [pc, #56]	; (400588 <ili93xx_device_type_identify+0x78>)
  40054e:	701a      	strb	r2, [r3, #0]
		return 0;
  400550:	2000      	movs	r0, #0
  400552:	e017      	b.n	400584 <ili93xx_device_type_identify+0x74>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400554:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400558:	2200      	movs	r2, #0
  40055a:	701a      	strb	r2, [r3, #0]
  40055c:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  40055e:	3302      	adds	r3, #2
  400560:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  400562:	f88d 2000 	strb.w	r2, [sp]
  400566:	781b      	ldrb	r3, [r3, #0]
		return 0;
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  400568:	b2d2      	uxtb	r2, r2
  40056a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	if (chipid == ILI9325_DEVICE_CODE) {
  40056e:	b29b      	uxth	r3, r3
  400570:	f249 3225 	movw	r2, #37669	; 0x9325
  400574:	4293      	cmp	r3, r2
  400576:	d104      	bne.n	400582 <ili93xx_device_type_identify+0x72>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  400578:	2201      	movs	r2, #1
  40057a:	4b03      	ldr	r3, [pc, #12]	; (400588 <ili93xx_device_type_identify+0x78>)
  40057c:	701a      	strb	r2, [r3, #0]
		return 0;
  40057e:	2000      	movs	r0, #0
  400580:	e000      	b.n	400584 <ili93xx_device_type_identify+0x74>
	}

	return 1;
  400582:	2001      	movs	r0, #1
}
  400584:	b002      	add	sp, #8
  400586:	4770      	bx	lr
  400588:	20000c68 	.word	0x20000c68

0040058c <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  40058c:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40058e:	4b09      	ldr	r3, [pc, #36]	; (4005b4 <ili93xx_display_on+0x28>)
  400590:	781b      	ldrb	r3, [r3, #0]
  400592:	2b01      	cmp	r3, #1
  400594:	d105      	bne.n	4005a2 <ili93xx_display_on+0x16>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  400596:	2007      	movs	r0, #7
  400598:	f240 1133 	movw	r1, #307	; 0x133
  40059c:	4b06      	ldr	r3, [pc, #24]	; (4005b8 <ili93xx_display_on+0x2c>)
  40059e:	4798      	blx	r3
  4005a0:	bd08      	pop	{r3, pc}
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4005a2:	2b02      	cmp	r3, #2
  4005a4:	d104      	bne.n	4005b0 <ili93xx_display_on+0x24>
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  4005a6:	2029      	movs	r0, #41	; 0x29
  4005a8:	2100      	movs	r1, #0
  4005aa:	460a      	mov	r2, r1
  4005ac:	4b03      	ldr	r3, [pc, #12]	; (4005bc <ili93xx_display_on+0x30>)
  4005ae:	4798      	blx	r3
  4005b0:	bd08      	pop	{r3, pc}
  4005b2:	bf00      	nop
  4005b4:	20000c68 	.word	0x20000c68
  4005b8:	00400435 	.word	0x00400435
  4005bc:	0040044d 	.word	0x0040044d

004005c0 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  4005c0:	4a04      	ldr	r2, [pc, #16]	; (4005d4 <ili93xx_set_foreground_color+0x14>)
  4005c2:	1f13      	subs	r3, r2, #4
  4005c4:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  4005c8:	f843 0f04 	str.w	r0, [r3, #4]!
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  4005cc:	4293      	cmp	r3, r2
  4005ce:	d1fb      	bne.n	4005c8 <ili93xx_set_foreground_color+0x8>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  4005d0:	4770      	bx	lr
  4005d2:	bf00      	nop
  4005d4:	200008a8 	.word	0x200008a8

004005d8 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  4005d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4005dc:	b082      	sub	sp, #8
  4005de:	460c      	mov	r4, r1
  4005e0:	4617      	mov	r7, r2
  4005e2:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4005e4:	4b22      	ldr	r3, [pc, #136]	; (400670 <ili93xx_set_window+0x98>)
  4005e6:	781b      	ldrb	r3, [r3, #0]
  4005e8:	2b01      	cmp	r3, #1
  4005ea:	d114      	bne.n	400616 <ili93xx_set_window+0x3e>
		/** Set Horizontal Address Start Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  4005ec:	b285      	uxth	r5, r0
  4005ee:	2050      	movs	r0, #80	; 0x50
  4005f0:	4629      	mov	r1, r5
  4005f2:	f8df 8084 	ldr.w	r8, [pc, #132]	; 400678 <ili93xx_set_window+0xa0>
  4005f6:	47c0      	blx	r8
  4005f8:	1e79      	subs	r1, r7, #1
				(uint16_t)ul_x);

		/** Set Horizontal Address End Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  4005fa:	4429      	add	r1, r5
  4005fc:	2051      	movs	r0, #81	; 0x51
  4005fe:	b289      	uxth	r1, r1
  400600:	47c0      	blx	r8
				(uint16_t)(ul_x + ul_width - 1));

		/** Set Vertical Address Start Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  400602:	b2a4      	uxth	r4, r4
  400604:	2052      	movs	r0, #82	; 0x52
  400606:	4621      	mov	r1, r4
  400608:	47c0      	blx	r8
  40060a:	1e71      	subs	r1, r6, #1
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  40060c:	4421      	add	r1, r4
  40060e:	2053      	movs	r0, #83	; 0x53
  400610:	b289      	uxth	r1, r1
  400612:	47c0      	blx	r8
  400614:	e028      	b.n	400668 <ili93xx_set_window+0x90>
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400616:	2b02      	cmp	r3, #2
  400618:	d126      	bne.n	400668 <ili93xx_set_window+0x90>
		uint8_t paratable[4];

		/** Set Column Address Position */
		paratable[0] = (ul_x >> 8) & 0xFF;
  40061a:	0a03      	lsrs	r3, r0, #8
  40061c:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  400620:	b2c3      	uxtb	r3, r0
  400622:	f88d 3005 	strb.w	r3, [sp, #5]
  400626:	3a01      	subs	r2, #1
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  400628:	4410      	add	r0, r2
  40062a:	0a00      	lsrs	r0, r0, #8
  40062c:	f88d 0006 	strb.w	r0, [sp, #6]
  400630:	4617      	mov	r7, r2
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  400632:	441f      	add	r7, r3
  400634:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  400638:	202a      	movs	r0, #42	; 0x2a
  40063a:	a901      	add	r1, sp, #4
  40063c:	2204      	movs	r2, #4
  40063e:	4d0d      	ldr	r5, [pc, #52]	; (400674 <ili93xx_set_window+0x9c>)
  400640:	47a8      	blx	r5
				paratable, 4);

		/** Set Page Address Position */
		paratable[0] = (ul_y >> 8) & 0xFF;
  400642:	0a23      	lsrs	r3, r4, #8
  400644:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  400648:	b2e3      	uxtb	r3, r4
  40064a:	f88d 3005 	strb.w	r3, [sp, #5]
  40064e:	1e72      	subs	r2, r6, #1
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  400650:	4414      	add	r4, r2
  400652:	0a24      	lsrs	r4, r4, #8
  400654:	f88d 4006 	strb.w	r4, [sp, #6]
  400658:	4616      	mov	r6, r2
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  40065a:	441e      	add	r6, r3
  40065c:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  400660:	202b      	movs	r0, #43	; 0x2b
  400662:	a901      	add	r1, sp, #4
  400664:	2204      	movs	r2, #4
  400666:	47a8      	blx	r5
				       paratable, 4);
	}
}
  400668:	b002      	add	sp, #8
  40066a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40066e:	bf00      	nop
  400670:	20000c68 	.word	0x20000c68
  400674:	0040044d 	.word	0x0040044d
  400678:	00400435 	.word	0x00400435

0040067c <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  40067c:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40067e:	4b06      	ldr	r3, [pc, #24]	; (400698 <ili93xx_set_cursor_position+0x1c>)
  400680:	781b      	ldrb	r3, [r3, #0]
  400682:	2b01      	cmp	r3, #1
  400684:	d107      	bne.n	400696 <ili93xx_set_cursor_position+0x1a>
  400686:	460c      	mov	r4, r1
  400688:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  40068a:	2020      	movs	r0, #32
  40068c:	4d03      	ldr	r5, [pc, #12]	; (40069c <ili93xx_set_cursor_position+0x20>)
  40068e:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  400690:	2021      	movs	r0, #33	; 0x21
  400692:	4621      	mov	r1, r4
  400694:	47a8      	blx	r5
  400696:	bd38      	pop	{r3, r4, r5, pc}
  400698:	20000c68 	.word	0x20000c68
  40069c:	00400435 	.word	0x00400435

004006a0 <ili93xx_init>:
 * \param p_opt pointer to ILI93xx option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili93xx_init(struct ili93xx_opt_t *p_opt)
{
  4006a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4006a4:	b083      	sub	sp, #12
  4006a6:	4606      	mov	r6, r0
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
  4006a8:	4bac      	ldr	r3, [pc, #688]	; (40095c <ili93xx_init+0x2bc>)
  4006aa:	4798      	blx	r3
  4006ac:	2800      	cmp	r0, #0
  4006ae:	f040 814f 	bne.w	400950 <ili93xx_init+0x2b0>
		return 1;
	}

	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  4006b2:	22f0      	movs	r2, #240	; 0xf0
  4006b4:	4baa      	ldr	r3, [pc, #680]	; (400960 <ili93xx_init+0x2c0>)
  4006b6:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  4006b8:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4006bc:	4ba9      	ldr	r3, [pc, #676]	; (400964 <ili93xx_init+0x2c4>)
  4006be:	601a      	str	r2, [r3, #0]

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4006c0:	4ba9      	ldr	r3, [pc, #676]	; (400968 <ili93xx_init+0x2c8>)
  4006c2:	781b      	ldrb	r3, [r3, #0]
  4006c4:	2b01      	cmp	r3, #1
  4006c6:	f040 80b1 	bne.w	40082c <ili93xx_init+0x18c>
		/** Turn off LCD */
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  4006ca:	2007      	movs	r0, #7
  4006cc:	2133      	movs	r1, #51	; 0x33
  4006ce:	4ca7      	ldr	r4, [pc, #668]	; (40096c <ili93xx_init+0x2cc>)
  4006d0:	47a0      	blx	r4
				ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

		/** Start initial sequence */
		/** Disable sleep and standby mode*/
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  4006d2:	2010      	movs	r0, #16
  4006d4:	2100      	movs	r1, #0
  4006d6:	47a0      	blx	r4
		/** Start internal OSC */
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  4006d8:	2000      	movs	r0, #0
  4006da:	2101      	movs	r1, #1
  4006dc:	47a0      	blx	r4
				ILI9325_START_OSC_CTRL_EN);
		/** Set SS bit and direction output from S720 to S1 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  4006de:	2001      	movs	r0, #1
  4006e0:	f44f 7180 	mov.w	r1, #256	; 0x100
  4006e4:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL1_SS);
		/** Set 1 line inversion */
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  4006e6:	2002      	movs	r0, #2
  4006e8:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  4006ec:	47a0      	blx	r4
				ILI9325_LCD_DRIVING_CTRL_BIT10 | ILI9325_LCD_DRIVING_CTRL_EOR
				| ILI9325_LCD_DRIVING_CTRL_BC0);
		/** Disable resizing feature */
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  4006ee:	2004      	movs	r0, #4
  4006f0:	2100      	movs	r1, #0
  4006f2:	47a0      	blx	r4
		/** Set the back porch and front porch */
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  4006f4:	2008      	movs	r0, #8
  4006f6:	f240 2107 	movw	r1, #519	; 0x207
  4006fa:	47a0      	blx	r4
				ILI9325_DISP_CTRL2_BP(
				0x07) | ILI9325_DISP_CTRL2_FP(0x02));
		/** Set non-display area refresh cycle ISC[3:0] */
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  4006fc:	2009      	movs	r0, #9
  4006fe:	2100      	movs	r1, #0
  400700:	47a0      	blx	r4
		/** Disable FMARK function */
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  400702:	200a      	movs	r0, #10
  400704:	2100      	movs	r1, #0
  400706:	47a0      	blx	r4
		/** 18-bit RGB interface and writing display data by system
		 *interface */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400708:	200c      	movs	r0, #12
  40070a:	2100      	movs	r1, #0
  40070c:	47a0      	blx	r4
				0x0000);
		/** Set the output position of frame cycle */
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  40070e:	200d      	movs	r0, #13
  400710:	2100      	movs	r1, #0
  400712:	47a0      	blx	r4
		/** RGB interface polarity */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  400714:	200f      	movs	r0, #15
  400716:	2100      	movs	r1, #0
  400718:	47a0      	blx	r4
				0x0000);

		/** Power on sequence */
		/** Disable sleep and standby mode */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  40071a:	2010      	movs	r0, #16
  40071c:	2100      	movs	r1, #0
  40071e:	47a0      	blx	r4

		/**
		 * Selects the operating frequency of the step-up circuit 1,2
		 * and Sets the ratio factor of Vci.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400720:	2011      	movs	r0, #17
  400722:	2100      	movs	r1, #0
  400724:	47a0      	blx	r4
		/** Set VREG1OUT voltage */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  400726:	2012      	movs	r0, #18
  400728:	2100      	movs	r1, #0
  40072a:	47a0      	blx	r4
		/** Set VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  40072c:	2013      	movs	r0, #19
  40072e:	2100      	movs	r1, #0
  400730:	47a0      	blx	r4
		ili93xx_delay(200);
  400732:	20c8      	movs	r0, #200	; 0xc8
  400734:	4d8e      	ldr	r5, [pc, #568]	; (400970 <ili93xx_init+0x2d0>)
  400736:	47a8      	blx	r5

		/**
		 * Adjusts the constant current and Sets the factor used
		 * in the step-up circuits.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400738:	2010      	movs	r0, #16
  40073a:	f241 2190 	movw	r1, #4752	; 0x1290
  40073e:	47a0      	blx	r4

		/**
		 * Select the operating frequency of the step-up circuit 1,2 and
		 * Sets the ratio factor of Vci
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400740:	2011      	movs	r0, #17
  400742:	f240 2127 	movw	r1, #551	; 0x227
  400746:	47a0      	blx	r4
				ILI9325_POWER_CTRL2_DC1(0x02) |
				ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
		ili93xx_delay(50);
  400748:	2032      	movs	r0, #50	; 0x32
  40074a:	47a8      	blx	r5
		/** Internal reference voltage= Vci */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  40074c:	2012      	movs	r0, #18
  40074e:	211b      	movs	r1, #27
  400750:	47a0      	blx	r4
				ILI9325_POWER_CTRL3_PON | ILI9325_POWER_CTRL3_VRH(0x0B));
		ili93xx_delay(50);
  400752:	2032      	movs	r0, #50	; 0x32
  400754:	47a8      	blx	r5
		/** Set VDV[4:0] for VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  400756:	2013      	movs	r0, #19
  400758:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  40075c:	47a0      	blx	r4
				ILI9325_POWER_CTRL4_VDV(0x11));
		/** Set VCM[5:0] for VCOMH */
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  40075e:	2029      	movs	r0, #41	; 0x29
  400760:	2119      	movs	r1, #25
  400762:	47a0      	blx	r4
				ILI9325_POWER_CTRL7_VCM(0x19));
		/** Set Frame Rate */
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  400764:	202b      	movs	r0, #43	; 0x2b
  400766:	210d      	movs	r1, #13
  400768:	47a0      	blx	r4
				ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
		ili93xx_delay(50);
  40076a:	2032      	movs	r0, #50	; 0x32
  40076c:	47a8      	blx	r5

		/** Adjust the Gamma Curve */
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  40076e:	2030      	movs	r0, #48	; 0x30
  400770:	2100      	movs	r1, #0
  400772:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  400774:	2031      	movs	r0, #49	; 0x31
  400776:	f44f 7101 	mov.w	r1, #516	; 0x204
  40077a:	47a0      	blx	r4
				ILI9325_GAMMA_CTL2_KP3(0x02) |
				ILI9325_GAMMA_CTL2_KP2(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  40077c:	2032      	movs	r0, #50	; 0x32
  40077e:	f44f 7100 	mov.w	r1, #512	; 0x200
  400782:	47a0      	blx	r4
				ILI9325_GAMMA_CTL3_KP5(0x02) |
				ILI9325_GAMMA_CTL3_KP4(0x00));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400784:	2035      	movs	r0, #53	; 0x35
  400786:	2107      	movs	r1, #7
  400788:	47a0      	blx	r4
				ILI9325_GAMMA_CTL4_RP1(0x00) |
				ILI9325_GAMMA_CTL4_RP0(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  40078a:	2036      	movs	r0, #54	; 0x36
  40078c:	f241 4104 	movw	r1, #5124	; 0x1404
  400790:	47a0      	blx	r4
				ILI9325_GAMMA_CTL5_VRP1(0x14) |
				ILI9325_GAMMA_CTL5_VRP0(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  400792:	2037      	movs	r0, #55	; 0x37
  400794:	f240 7105 	movw	r1, #1797	; 0x705
  400798:	47a0      	blx	r4
				ILI9325_GAMMA_CTL6_KN1(0x07) |
				ILI9325_GAMMA_CTL6_KN0(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  40079a:	2038      	movs	r0, #56	; 0x38
  40079c:	f240 3105 	movw	r1, #773	; 0x305
  4007a0:	47a0      	blx	r4
				ILI9325_GAMMA_CTL7_KN3(0x03) |
				ILI9325_GAMMA_CTL7_KN2(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  4007a2:	2039      	movs	r0, #57	; 0x39
  4007a4:	f240 7107 	movw	r1, #1799	; 0x707
  4007a8:	47a0      	blx	r4
				ILI9325_GAMMA_CTL8_KN5(0x07) |
				ILI9325_GAMMA_CTL8_KN4(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  4007aa:	203c      	movs	r0, #60	; 0x3c
  4007ac:	f240 7101 	movw	r1, #1793	; 0x701
  4007b0:	47a0      	blx	r4
				ILI9325_GAMMA_CTL9_RN1(0x07) |
				ILI9325_GAMMA_CTL9_RN0(0x01));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  4007b2:	203d      	movs	r0, #61	; 0x3d
  4007b4:	210e      	movs	r1, #14
  4007b6:	47a0      	blx	r4
		 * DFM Set the mode of transferring data to the internal RAM
		 * when TRI = 1.
		 * I/D[1:0] = 11 Horizontal : increment Vertical : increment,
		 * AM=0:Horizontal
		 */
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  4007b8:	2003      	movs	r0, #3
  4007ba:	f24d 0110 	movw	r1, #53264	; 0xd010
  4007be:	47a0      	blx	r4
				ILI9325_ENTRY_MODE_ID(0x01) | ILI9325_ENTRY_MODE_BGR);
		/**
		 * Sets the number of lines to drive the LCD at an interval of 8
		 * lines. The scan direction is from G320 to G1
		 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  4007c0:	2060      	movs	r0, #96	; 0x60
  4007c2:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  4007c6:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL2_GS |
				ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

		/** Vertical Scrolling */
		/** Disable scrolling and enable the grayscale inversion */
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  4007c8:	2061      	movs	r0, #97	; 0x61
  4007ca:	2101      	movs	r1, #1
  4007cc:	47a0      	blx	r4
				ILI9325_BASE_IMG_DISP_CTRL_REV);
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  4007ce:	206a      	movs	r0, #106	; 0x6a
  4007d0:	2100      	movs	r1, #0
  4007d2:	47a0      	blx	r4
				0x0000);

		/** Disable Partial Display */
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  4007d4:	2080      	movs	r0, #128	; 0x80
  4007d6:	2100      	movs	r1, #0
  4007d8:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  4007da:	2081      	movs	r0, #129	; 0x81
  4007dc:	2100      	movs	r1, #0
  4007de:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG1_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  4007e0:	2082      	movs	r0, #130	; 0x82
  4007e2:	2100      	movs	r1, #0
  4007e4:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  4007e6:	2083      	movs	r0, #131	; 0x83
  4007e8:	2100      	movs	r1, #0
  4007ea:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  4007ec:	2084      	movs	r0, #132	; 0x84
  4007ee:	2100      	movs	r1, #0
  4007f0:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG2_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  4007f2:	2085      	movs	r0, #133	; 0x85
  4007f4:	2100      	movs	r1, #0
  4007f6:	47a0      	blx	r4
				0x0000);

		/** Panel Control */
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  4007f8:	2090      	movs	r0, #144	; 0x90
  4007fa:	2110      	movs	r1, #16
  4007fc:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  4007fe:	2092      	movs	r0, #146	; 0x92
  400800:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400804:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  400806:	2095      	movs	r0, #149	; 0x95
  400808:	f44f 7188 	mov.w	r1, #272	; 0x110
  40080c:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  40080e:	2000      	movs	r0, #0
  400810:	4601      	mov	r1, r0
  400812:	6832      	ldr	r2, [r6, #0]
  400814:	6873      	ldr	r3, [r6, #4]
  400816:	4c57      	ldr	r4, [pc, #348]	; (400974 <ili93xx_init+0x2d4>)
  400818:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  40081a:	68b0      	ldr	r0, [r6, #8]
  40081c:	4b56      	ldr	r3, [pc, #344]	; (400978 <ili93xx_init+0x2d8>)
  40081e:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400820:	2000      	movs	r0, #0
  400822:	4601      	mov	r1, r0
  400824:	4b55      	ldr	r3, [pc, #340]	; (40097c <ili93xx_init+0x2dc>)
  400826:	4798      	blx	r3
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  400828:	2000      	movs	r0, #0
  40082a:	e094      	b.n	400956 <ili93xx_init+0x2b6>
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
		ili93xx_set_foreground_color(p_opt->foreground_color);
		ili93xx_set_cursor_position(0, 0);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40082c:	2b02      	cmp	r3, #2
  40082e:	f040 8091 	bne.w	400954 <ili93xx_init+0x2b4>
		/** init for ILI9341 **/
		/** power control A configuration*/
		paratable[0] = 0x39;
  400832:	2339      	movs	r3, #57	; 0x39
  400834:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  400838:	232c      	movs	r3, #44	; 0x2c
  40083a:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  40083e:	2400      	movs	r4, #0
  400840:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  400844:	2334      	movs	r3, #52	; 0x34
  400846:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  40084a:	2702      	movs	r7, #2
  40084c:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400850:	20cb      	movs	r0, #203	; 0xcb
  400852:	4669      	mov	r1, sp
  400854:	2205      	movs	r2, #5
  400856:	4d4a      	ldr	r5, [pc, #296]	; (400980 <ili93xx_init+0x2e0>)
  400858:	47a8      	blx	r5

		/** power control B configuration */
		paratable[0] = 0;
  40085a:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  40085e:	23aa      	movs	r3, #170	; 0xaa
  400860:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  400864:	23b0      	movs	r3, #176	; 0xb0
  400866:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  40086a:	20cf      	movs	r0, #207	; 0xcf
  40086c:	4669      	mov	r1, sp
  40086e:	2203      	movs	r2, #3
  400870:	47a8      	blx	r5

		/** Pump Ratio Control configuration */
		paratable[0] = 0x30;
  400872:	2330      	movs	r3, #48	; 0x30
  400874:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  400878:	20f7      	movs	r0, #247	; 0xf7
  40087a:	4669      	mov	r1, sp
  40087c:	2201      	movs	r2, #1
  40087e:	47a8      	blx	r5
				paratable, 1);

		/** Power Control 1 configuration*/
		paratable[0] = 0x25;
  400880:	2325      	movs	r3, #37	; 0x25
  400882:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400886:	20c0      	movs	r0, #192	; 0xc0
  400888:	4669      	mov	r1, sp
  40088a:	2201      	movs	r2, #1
  40088c:	47a8      	blx	r5

		/** Power Control 2 configuration*/
		paratable[0] = 0x11;
  40088e:	f04f 0911 	mov.w	r9, #17
  400892:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400896:	20c1      	movs	r0, #193	; 0xc1
  400898:	4669      	mov	r1, sp
  40089a:	2201      	movs	r2, #1
  40089c:	47a8      	blx	r5

		/** VOM Control 1 configuration*/
		paratable[0] = 0x5C;
  40089e:	235c      	movs	r3, #92	; 0x5c
  4008a0:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  4008a4:	234c      	movs	r3, #76	; 0x4c
  4008a6:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  4008aa:	20c5      	movs	r0, #197	; 0xc5
  4008ac:	4669      	mov	r1, sp
  4008ae:	463a      	mov	r2, r7
  4008b0:	47a8      	blx	r5

		/** VOM control 2 configuration*/
		paratable[0] = 0x94;
  4008b2:	2394      	movs	r3, #148	; 0x94
  4008b4:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  4008b8:	20c7      	movs	r0, #199	; 0xc7
  4008ba:	4669      	mov	r1, sp
  4008bc:	2201      	movs	r2, #1
  4008be:	47a8      	blx	r5

		/** Driver Timing Control A configuration*/
		paratable[0] = 0x85;
  4008c0:	2385      	movs	r3, #133	; 0x85
  4008c2:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  4008c6:	f04f 0801 	mov.w	r8, #1
  4008ca:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  4008ce:	2378      	movs	r3, #120	; 0x78
  4008d0:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  4008d4:	20e8      	movs	r0, #232	; 0xe8
  4008d6:	4669      	mov	r1, sp
  4008d8:	2203      	movs	r2, #3
  4008da:	47a8      	blx	r5

		/** Driver Timing Control B configuration*/
		paratable[0] = 0x00;
  4008dc:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  4008e0:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  4008e4:	20ea      	movs	r0, #234	; 0xea
  4008e6:	4669      	mov	r1, sp
  4008e8:	463a      	mov	r2, r7
  4008ea:	47a8      	blx	r5

		/** Memory Access Control configuration*/
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  4008ec:	2348      	movs	r3, #72	; 0x48
  4008ee:	f88d 3000 	strb.w	r3, [sp]
				ILI9341_CMD_MEMORY_ACCESS_CONTROL_BGR;
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  4008f2:	2036      	movs	r0, #54	; 0x36
  4008f4:	4669      	mov	r1, sp
  4008f6:	4642      	mov	r2, r8
  4008f8:	47a8      	blx	r5
				paratable, 1);

		/** Colmod Pixel Format Set configuation*/
		paratable[0] = 0x06;
  4008fa:	2306      	movs	r3, #6
  4008fc:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  400900:	203a      	movs	r0, #58	; 0x3a
  400902:	4669      	mov	r1, sp
  400904:	4642      	mov	r2, r8
  400906:	47a8      	blx	r5

		/** Display Function Control */
		paratable[0] = 0x02;
  400908:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  40090c:	2382      	movs	r3, #130	; 0x82
  40090e:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  400912:	2327      	movs	r3, #39	; 0x27
  400914:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  400918:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  40091c:	20b6      	movs	r0, #182	; 0xb6
  40091e:	4669      	mov	r1, sp
  400920:	2204      	movs	r2, #4
  400922:	47a8      	blx	r5
		
		/** set window area*/
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400924:	4620      	mov	r0, r4
  400926:	4621      	mov	r1, r4
  400928:	6832      	ldr	r2, [r6, #0]
  40092a:	6873      	ldr	r3, [r6, #4]
  40092c:	4f11      	ldr	r7, [pc, #68]	; (400974 <ili93xx_init+0x2d4>)
  40092e:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400930:	68b0      	ldr	r0, [r6, #8]
  400932:	4b11      	ldr	r3, [pc, #68]	; (400978 <ili93xx_init+0x2d8>)
  400934:	4798      	blx	r3
		/** Leave sleep mode*/
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  400936:	4648      	mov	r0, r9
  400938:	4669      	mov	r1, sp
  40093a:	4622      	mov	r2, r4
  40093c:	47a8      	blx	r5
		ili93xx_delay(10);
  40093e:	200a      	movs	r0, #10
  400940:	4b0b      	ldr	r3, [pc, #44]	; (400970 <ili93xx_init+0x2d0>)
  400942:	4798      	blx	r3
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  400944:	2029      	movs	r0, #41	; 0x29
  400946:	4669      	mov	r1, sp
  400948:	4622      	mov	r2, r4
  40094a:	47a8      	blx	r5
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  40094c:	4620      	mov	r0, r4
  40094e:	e002      	b.n	400956 <ili93xx_init+0x2b6>
{
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
		return 1;
  400950:	2001      	movs	r0, #1
  400952:	e000      	b.n	400956 <ili93xx_init+0x2b6>
		ili93xx_delay(10);
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
  400954:	2001      	movs	r0, #1
	}

	return 0;
}
  400956:	b003      	add	sp, #12
  400958:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40095c:	00400511 	.word	0x00400511
  400960:	20000004 	.word	0x20000004
  400964:	20000008 	.word	0x20000008
  400968:	20000c68 	.word	0x20000c68
  40096c:	00400435 	.word	0x00400435
  400970:	00400479 	.word	0x00400479
  400974:	004005d9 	.word	0x004005d9
  400978:	004005c1 	.word	0x004005c1
  40097c:	0040067d 	.word	0x0040067d
  400980:	0040044d 	.word	0x0040044d

00400984 <ili93xx_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  400984:	b510      	push	{r4, lr}
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  400986:	4b16      	ldr	r3, [pc, #88]	; (4009e0 <ili93xx_draw_pixel+0x5c>)
  400988:	681b      	ldr	r3, [r3, #0]
  40098a:	4283      	cmp	r3, r0
  40098c:	d921      	bls.n	4009d2 <ili93xx_draw_pixel+0x4e>
  40098e:	4b15      	ldr	r3, [pc, #84]	; (4009e4 <ili93xx_draw_pixel+0x60>)
  400990:	681b      	ldr	r3, [r3, #0]
  400992:	428b      	cmp	r3, r1
  400994:	d91f      	bls.n	4009d6 <ili93xx_draw_pixel+0x52>
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400996:	4b14      	ldr	r3, [pc, #80]	; (4009e8 <ili93xx_draw_pixel+0x64>)
  400998:	781b      	ldrb	r3, [r3, #0]
  40099a:	2b01      	cmp	r3, #1
  40099c:	d10b      	bne.n	4009b6 <ili93xx_draw_pixel+0x32>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
  40099e:	b280      	uxth	r0, r0
  4009a0:	b289      	uxth	r1, r1
  4009a2:	4b12      	ldr	r3, [pc, #72]	; (4009ec <ili93xx_draw_pixel+0x68>)
  4009a4:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  4009a6:	4b12      	ldr	r3, [pc, #72]	; (4009f0 <ili93xx_draw_pixel+0x6c>)
  4009a8:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4009aa:	4b12      	ldr	r3, [pc, #72]	; (4009f4 <ili93xx_draw_pixel+0x70>)
  4009ac:	6818      	ldr	r0, [r3, #0]
  4009ae:	4b12      	ldr	r3, [pc, #72]	; (4009f8 <ili93xx_draw_pixel+0x74>)
  4009b0:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  4009b2:	2000      	movs	r0, #0
  4009b4:	bd10      	pop	{r4, pc}
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4009b6:	2b02      	cmp	r3, #2
  4009b8:	d10f      	bne.n	4009da <ili93xx_draw_pixel+0x56>
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  4009ba:	2200      	movs	r2, #0
  4009bc:	4613      	mov	r3, r2
  4009be:	4c0f      	ldr	r4, [pc, #60]	; (4009fc <ili93xx_draw_pixel+0x78>)
  4009c0:	47a0      	blx	r4
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  4009c2:	4b0b      	ldr	r3, [pc, #44]	; (4009f0 <ili93xx_draw_pixel+0x6c>)
  4009c4:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4009c6:	4b0b      	ldr	r3, [pc, #44]	; (4009f4 <ili93xx_draw_pixel+0x70>)
  4009c8:	6818      	ldr	r0, [r3, #0]
  4009ca:	4b0b      	ldr	r3, [pc, #44]	; (4009f8 <ili93xx_draw_pixel+0x74>)
  4009cc:	4798      	blx	r3
	}

	return 0;
  4009ce:	2000      	movs	r0, #0
  4009d0:	bd10      	pop	{r4, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
		return 1;
  4009d2:	2001      	movs	r0, #1
  4009d4:	bd10      	pop	{r4, pc}
  4009d6:	2001      	movs	r0, #1
  4009d8:	bd10      	pop	{r4, pc}
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  4009da:	2000      	movs	r0, #0
}
  4009dc:	bd10      	pop	{r4, pc}
  4009de:	bf00      	nop
  4009e0:	20000004 	.word	0x20000004
  4009e4:	20000008 	.word	0x20000008
  4009e8:	20000c68 	.word	0x20000c68
  4009ec:	0040067d 	.word	0x0040067d
  4009f0:	0040038d 	.word	0x0040038d
  4009f4:	200008a8 	.word	0x200008a8
  4009f8:	004003bd 	.word	0x004003bd
  4009fc:	004005d9 	.word	0x004005d9

00400a00 <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400a00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a04:	b084      	sub	sp, #16
  400a06:	9003      	str	r0, [sp, #12]
  400a08:	9102      	str	r1, [sp, #8]
  400a0a:	9201      	str	r2, [sp, #4]
  400a0c:	9300      	str	r3, [sp, #0]
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  400a0e:	a803      	add	r0, sp, #12
  400a10:	a902      	add	r1, sp, #8
  400a12:	aa01      	add	r2, sp, #4
  400a14:	466b      	mov	r3, sp
  400a16:	4c22      	ldr	r4, [pc, #136]	; (400aa0 <ili93xx_draw_filled_rectangle+0xa0>)
  400a18:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  400a1a:	9d03      	ldr	r5, [sp, #12]
			(ul_y2 - ul_y1) + 1);
  400a1c:	9c02      	ldr	r4, [sp, #8]
  400a1e:	9901      	ldr	r1, [sp, #4]
  400a20:	1c4a      	adds	r2, r1, #1
  400a22:	9900      	ldr	r1, [sp, #0]
  400a24:	1c4b      	adds	r3, r1, #1

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  400a26:	4628      	mov	r0, r5
  400a28:	4621      	mov	r1, r4
  400a2a:	1b52      	subs	r2, r2, r5
  400a2c:	1b1b      	subs	r3, r3, r4
  400a2e:	4c1d      	ldr	r4, [pc, #116]	; (400aa4 <ili93xx_draw_filled_rectangle+0xa4>)
  400a30:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  400a32:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400a36:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400a3a:	4b1b      	ldr	r3, [pc, #108]	; (400aa8 <ili93xx_draw_filled_rectangle+0xa8>)
  400a3c:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  400a3e:	4b1b      	ldr	r3, [pc, #108]	; (400aac <ili93xx_draw_filled_rectangle+0xac>)
  400a40:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  400a42:	9a02      	ldr	r2, [sp, #8]
  400a44:	9b00      	ldr	r3, [sp, #0]
  400a46:	1a9a      	subs	r2, r3, r2
  400a48:	9b01      	ldr	r3, [sp, #4]
  400a4a:	f103 0801 	add.w	r8, r3, #1
  400a4e:	9b03      	ldr	r3, [sp, #12]
  400a50:	ebc3 0808 	rsb	r8, r3, r8
  400a54:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400a58:	4c15      	ldr	r4, [pc, #84]	; (400ab0 <ili93xx_draw_filled_rectangle+0xb0>)
  400a5a:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  400a5e:	09e4      	lsrs	r4, r4, #7
  400a60:	d007      	beq.n	400a72 <ili93xx_draw_filled_rectangle+0x72>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  400a62:	4f14      	ldr	r7, [pc, #80]	; (400ab4 <ili93xx_draw_filled_rectangle+0xb4>)
  400a64:	26f0      	movs	r6, #240	; 0xf0
  400a66:	4d14      	ldr	r5, [pc, #80]	; (400ab8 <ili93xx_draw_filled_rectangle+0xb8>)
  400a68:	4638      	mov	r0, r7
  400a6a:	4631      	mov	r1, r6
  400a6c:	47a8      	blx	r5

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  400a6e:	3c01      	subs	r4, #1
  400a70:	d1fa      	bne.n	400a68 <ili93xx_draw_filled_rectangle+0x68>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  400a72:	490f      	ldr	r1, [pc, #60]	; (400ab0 <ili93xx_draw_filled_rectangle+0xb0>)
  400a74:	fba1 3108 	umull	r3, r1, r1, r8
  400a78:	09c9      	lsrs	r1, r1, #7
  400a7a:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  400a7e:	480d      	ldr	r0, [pc, #52]	; (400ab4 <ili93xx_draw_filled_rectangle+0xb4>)
  400a80:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  400a84:	4b0c      	ldr	r3, [pc, #48]	; (400ab8 <ili93xx_draw_filled_rectangle+0xb8>)
  400a86:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  400a88:	2000      	movs	r0, #0
  400a8a:	4601      	mov	r1, r0
  400a8c:	4b0b      	ldr	r3, [pc, #44]	; (400abc <ili93xx_draw_filled_rectangle+0xbc>)
  400a8e:	681a      	ldr	r2, [r3, #0]
  400a90:	4b0b      	ldr	r3, [pc, #44]	; (400ac0 <ili93xx_draw_filled_rectangle+0xc0>)
  400a92:	681b      	ldr	r3, [r3, #0]
  400a94:	4c03      	ldr	r4, [pc, #12]	; (400aa4 <ili93xx_draw_filled_rectangle+0xa4>)
  400a96:	47a0      	blx	r4
}
  400a98:	b004      	add	sp, #16
  400a9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a9e:	bf00      	nop
  400aa0:	004004b1 	.word	0x004004b1
  400aa4:	004005d9 	.word	0x004005d9
  400aa8:	0040067d 	.word	0x0040067d
  400aac:	0040038d 	.word	0x0040038d
  400ab0:	88888889 	.word	0x88888889
  400ab4:	200008a8 	.word	0x200008a8
  400ab8:	004003d5 	.word	0x004003d5
  400abc:	20000004 	.word	0x20000004
  400ac0:	20000008 	.word	0x20000008

00400ac4 <ili93xx_draw_line>:
 * \param ul_x2 X coordinate of line end.
 * \param ul_y2 Y coordinate of line end.
 */
void ili93xx_draw_line(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400ac8:	b083      	sub	sp, #12
  400aca:	4606      	mov	r6, r0
  400acc:	4688      	mov	r8, r1
	if ((ul_y1 == ul_y2) || (ul_x1 == ul_x2)) {
  400ace:	4299      	cmp	r1, r3
  400ad0:	d001      	beq.n	400ad6 <ili93xx_draw_line+0x12>
  400ad2:	4290      	cmp	r0, r2
  400ad4:	d104      	bne.n	400ae0 <ili93xx_draw_line+0x1c>
		ili93xx_draw_filled_rectangle(ul_x1, ul_y1, ul_x2, ul_y2);
  400ad6:	4630      	mov	r0, r6
  400ad8:	4641      	mov	r1, r8
  400ada:	4c2b      	ldr	r4, [pc, #172]	; (400b88 <ili93xx_draw_line+0xc4>)
  400adc:	47a0      	blx	r4
  400ade:	e050      	b.n	400b82 <ili93xx_draw_line+0xbe>
	int dx, dy;
	int i;
	int xinc, yinc, cumul;
	int x, y;

	x = ul_x1;
  400ae0:	4681      	mov	r9, r0
	y = ul_y1;
  400ae2:	460f      	mov	r7, r1
	dx = ul_x2 - ul_x1;
  400ae4:	1a12      	subs	r2, r2, r0
	dy = ul_y2 - ul_y1;
  400ae6:	1a5b      	subs	r3, r3, r1
	xinc = (dx > 0) ? 1 : -1;
  400ae8:	2a00      	cmp	r2, #0
  400aea:	bfcc      	ite	gt
  400aec:	2101      	movgt	r1, #1
  400aee:	f04f 31ff 	movle.w	r1, #4294967295
  400af2:	9100      	str	r1, [sp, #0]
	yinc = (dy > 0) ? 1 : -1;
  400af4:	2b00      	cmp	r3, #0
  400af6:	bfcc      	ite	gt
  400af8:	2101      	movgt	r1, #1
  400afa:	f04f 31ff 	movle.w	r1, #4294967295
  400afe:	9101      	str	r1, [sp, #4]
	dx = abs(ul_x2 - ul_x1);
  400b00:	ea82 75e2 	eor.w	r5, r2, r2, asr #31
  400b04:	eba5 75e2 	sub.w	r5, r5, r2, asr #31
	dy = abs(ul_y2 - ul_y1);
  400b08:	ea83 74e3 	eor.w	r4, r3, r3, asr #31
  400b0c:	eba4 74e3 	sub.w	r4, r4, r3, asr #31

	ili93xx_draw_pixel(x, y);
  400b10:	4641      	mov	r1, r8
  400b12:	4b1e      	ldr	r3, [pc, #120]	; (400b8c <ili93xx_draw_line+0xc8>)
  400b14:	4798      	blx	r3

	if (dx > dy) {
  400b16:	42a5      	cmp	r5, r4
  400b18:	dd1a      	ble.n	400b50 <ili93xx_draw_line+0x8c>
		cumul = dx >> 1;
  400b1a:	ea4f 0865 	mov.w	r8, r5, asr #1

		for (i = 1; i <= dx; i++) {
  400b1e:	2d00      	cmp	r5, #0
  400b20:	dd2f      	ble.n	400b82 <ili93xx_draw_line+0xbe>
  400b22:	9b00      	ldr	r3, [sp, #0]
  400b24:	4699      	mov	r9, r3
  400b26:	441e      	add	r6, r3
  400b28:	f04f 0a01 	mov.w	sl, #1
			if (cumul >= dx) {
				cumul -= dx;
				y += yinc;
			}

			ili93xx_draw_pixel(x, y);
  400b2c:	f8df b05c 	ldr.w	fp, [pc, #92]	; 400b8c <ili93xx_draw_line+0xc8>
	if (dx > dy) {
		cumul = dx >> 1;

		for (i = 1; i <= dx; i++) {
			x += xinc;
			cumul += dy;
  400b30:	44a0      	add	r8, r4

			if (cumul >= dx) {
  400b32:	4545      	cmp	r5, r8
  400b34:	dc03      	bgt.n	400b3e <ili93xx_draw_line+0x7a>
				cumul -= dx;
  400b36:	ebc5 0808 	rsb	r8, r5, r8
				y += yinc;
  400b3a:	9b01      	ldr	r3, [sp, #4]
  400b3c:	441f      	add	r7, r3
			}

			ili93xx_draw_pixel(x, y);
  400b3e:	4630      	mov	r0, r6
  400b40:	4639      	mov	r1, r7
  400b42:	47d8      	blx	fp
	ili93xx_draw_pixel(x, y);

	if (dx > dy) {
		cumul = dx >> 1;

		for (i = 1; i <= dx; i++) {
  400b44:	f10a 0a01 	add.w	sl, sl, #1
  400b48:	444e      	add	r6, r9
  400b4a:	4555      	cmp	r5, sl
  400b4c:	daf0      	bge.n	400b30 <ili93xx_draw_line+0x6c>
  400b4e:	e018      	b.n	400b82 <ili93xx_draw_line+0xbe>
			}

			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;
  400b50:	1067      	asrs	r7, r4, #1

		for (i = 1; i <= dy; i++) {
  400b52:	2c00      	cmp	r4, #0
  400b54:	dd15      	ble.n	400b82 <ili93xx_draw_line+0xbe>
  400b56:	9b01      	ldr	r3, [sp, #4]
  400b58:	469b      	mov	fp, r3
  400b5a:	4443      	add	r3, r8
  400b5c:	461e      	mov	r6, r3
  400b5e:	f04f 0801 	mov.w	r8, #1
			if (cumul >= dy) {
				cumul -= dy;
				x += xinc;
			}

			ili93xx_draw_pixel(x, y);
  400b62:	f8df a028 	ldr.w	sl, [pc, #40]	; 400b8c <ili93xx_draw_line+0xc8>
	} else {
		cumul = dy >> 1;

		for (i = 1; i <= dy; i++) {
			y += yinc;
			cumul += dx;
  400b66:	442f      	add	r7, r5

			if (cumul >= dy) {
  400b68:	42bc      	cmp	r4, r7
  400b6a:	dc02      	bgt.n	400b72 <ili93xx_draw_line+0xae>
				cumul -= dy;
  400b6c:	1b3f      	subs	r7, r7, r4
				x += xinc;
  400b6e:	9b00      	ldr	r3, [sp, #0]
  400b70:	4499      	add	r9, r3
			}

			ili93xx_draw_pixel(x, y);
  400b72:	4648      	mov	r0, r9
  400b74:	4631      	mov	r1, r6
  400b76:	47d0      	blx	sl
			ili93xx_draw_pixel(x, y);
		}
	} else {
		cumul = dy >> 1;

		for (i = 1; i <= dy; i++) {
  400b78:	f108 0801 	add.w	r8, r8, #1
  400b7c:	445e      	add	r6, fp
  400b7e:	4544      	cmp	r4, r8
  400b80:	daf1      	bge.n	400b66 <ili93xx_draw_line+0xa2>
	if ((ul_y1 == ul_y2) || (ul_x1 == ul_x2)) {
		ili93xx_draw_filled_rectangle(ul_x1, ul_y1, ul_x2, ul_y2);
	} else {
		ili93xx_draw_line_bresenham(ul_x1, ul_y1, ul_x2, ul_y2);
	}
}
  400b82:	b003      	add	sp, #12
  400b84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400b88:	00400a01 	.word	0x00400a01
  400b8c:	00400985 	.word	0x00400985

00400b90 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400b94:	b085      	sub	sp, #20
  400b96:	9003      	str	r0, [sp, #12]
  400b98:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400b9a:	7813      	ldrb	r3, [r2, #0]
  400b9c:	2b00      	cmp	r3, #0
  400b9e:	d046      	beq.n	400c2e <ili93xx_draw_string+0x9e>
  400ba0:	468b      	mov	fp, r1
  400ba2:	9001      	str	r0, [sp, #4]
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400ba4:	f8df 9090 	ldr.w	r9, [pc, #144]	; 400c38 <ili93xx_draw_string+0xa8>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  400ba8:	2b0a      	cmp	r3, #10
  400baa:	d104      	bne.n	400bb6 <ili93xx_draw_string+0x26>
			ul_y += gfont.height + 2;
  400bac:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  400bb0:	9b03      	ldr	r3, [sp, #12]
  400bb2:	9301      	str	r3, [sp, #4]
  400bb4:	e035      	b.n	400c22 <ili93xx_draw_string+0x92>

	/**
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400bb6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400bba:	4e1e      	ldr	r6, [pc, #120]	; (400c34 <ili93xx_draw_string+0xa4>)
  400bbc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  400bc0:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  400bc4:	9a01      	ldr	r2, [sp, #4]
  400bc6:	4613      	mov	r3, r2
  400bc8:	330a      	adds	r3, #10
  400bca:	9300      	str	r3, [sp, #0]
  400bcc:	4690      	mov	r8, r2
  400bce:	2407      	movs	r4, #7
  400bd0:	4637      	mov	r7, r6
  400bd2:	eb0b 0a04 	add.w	sl, fp, r4
  400bd6:	463d      	mov	r5, r7
		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400bd8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  400bdc:	4123      	asrs	r3, r4
  400bde:	f013 0f01 	tst.w	r3, #1
  400be2:	d003      	beq.n	400bec <ili93xx_draw_string+0x5c>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400be4:	4640      	mov	r0, r8
  400be6:	ebc4 010a 	rsb	r1, r4, sl
  400bea:	47c8      	blx	r9
  400bec:	3c01      	subs	r4, #1

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  400bee:	f1b4 3fff 	cmp.w	r4, #4294967295
  400bf2:	d1f0      	bne.n	400bd6 <ili93xx_draw_string+0x46>
  400bf4:	2407      	movs	r4, #7
  400bf6:	f10b 070f 	add.w	r7, fp, #15
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400bfa:	782b      	ldrb	r3, [r5, #0]
  400bfc:	4123      	asrs	r3, r4
  400bfe:	f013 0f01 	tst.w	r3, #1
  400c02:	d002      	beq.n	400c0a <ili93xx_draw_string+0x7a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400c04:	4640      	mov	r0, r8
  400c06:	1b39      	subs	r1, r7, r4
  400c08:	47c8      	blx	r9
  400c0a:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  400c0c:	2c01      	cmp	r4, #1
  400c0e:	d1f4      	bne.n	400bfa <ili93xx_draw_string+0x6a>
  400c10:	3602      	adds	r6, #2
  400c12:	f108 0801 	add.w	r8, r8, #1
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  400c16:	9b00      	ldr	r3, [sp, #0]
  400c18:	4598      	cmp	r8, r3
  400c1a:	d1d8      	bne.n	400bce <ili93xx_draw_string+0x3e>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400c1c:	9b01      	ldr	r3, [sp, #4]
  400c1e:	330c      	adds	r3, #12
  400c20:	9301      	str	r3, [sp, #4]
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400c22:	9a02      	ldr	r2, [sp, #8]
  400c24:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400c28:	9202      	str	r2, [sp, #8]
  400c2a:	2b00      	cmp	r3, #0
  400c2c:	d1bc      	bne.n	400ba8 <ili93xx_draw_string+0x18>
			ul_x += gfont.width + 2;
		}

		p_str++;
	}
}
  400c2e:	b005      	add	sp, #20
  400c30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400c34:	00406d14 	.word	0x00406d14
  400c38:	00400985 	.word	0x00400985

00400c3c <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  400c3c:	0109      	lsls	r1, r1, #4
  400c3e:	5042      	str	r2, [r0, r1]
  400c40:	4770      	bx	lr
  400c42:	bf00      	nop

00400c44 <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  400c44:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400c48:	604a      	str	r2, [r1, #4]
  400c4a:	4770      	bx	lr

00400c4c <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  400c4c:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400c50:	608a      	str	r2, [r1, #8]
  400c52:	4770      	bx	lr

00400c54 <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  400c54:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400c58:	60ca      	str	r2, [r1, #12]
  400c5a:	4770      	bx	lr

00400c5c <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400c5c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400c60:	0052      	lsls	r2, r2, #1
  400c62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400c66:	fbb3 f2f2 	udiv	r2, r3, r2
  400c6a:	3a01      	subs	r2, #1
  400c6c:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400c70:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400c74:	4770      	bx	lr
  400c76:	bf00      	nop

00400c78 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400c78:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400c7a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400c7e:	d02f      	beq.n	400ce0 <pio_set_peripheral+0x68>
  400c80:	d807      	bhi.n	400c92 <pio_set_peripheral+0x1a>
  400c82:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400c86:	d014      	beq.n	400cb2 <pio_set_peripheral+0x3a>
  400c88:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400c8c:	d01e      	beq.n	400ccc <pio_set_peripheral+0x54>
  400c8e:	b939      	cbnz	r1, 400ca0 <pio_set_peripheral+0x28>
  400c90:	4770      	bx	lr
  400c92:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400c96:	d037      	beq.n	400d08 <pio_set_peripheral+0x90>
  400c98:	d804      	bhi.n	400ca4 <pio_set_peripheral+0x2c>
  400c9a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400c9e:	d029      	beq.n	400cf4 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400ca0:	6042      	str	r2, [r0, #4]
  400ca2:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400ca4:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400ca8:	d02e      	beq.n	400d08 <pio_set_peripheral+0x90>
  400caa:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400cae:	d02b      	beq.n	400d08 <pio_set_peripheral+0x90>
  400cb0:	e7f6      	b.n	400ca0 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400cb2:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400cb4:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400cb6:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400cb8:	43d3      	mvns	r3, r2
  400cba:	4021      	ands	r1, r4
  400cbc:	4019      	ands	r1, r3
  400cbe:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400cc0:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400cc2:	6f44      	ldr	r4, [r0, #116]	; 0x74
  400cc4:	4021      	ands	r1, r4
  400cc6:	400b      	ands	r3, r1
  400cc8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400cca:	e01a      	b.n	400d02 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ccc:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400cce:	4313      	orrs	r3, r2
  400cd0:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400cd2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400cd4:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400cd6:	400b      	ands	r3, r1
  400cd8:	ea23 0302 	bic.w	r3, r3, r2
  400cdc:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400cde:	e7df      	b.n	400ca0 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ce0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400ce2:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400ce4:	400b      	ands	r3, r1
  400ce6:	ea23 0302 	bic.w	r3, r3, r2
  400cea:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400cec:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400cee:	4313      	orrs	r3, r2
  400cf0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400cf2:	e7d5      	b.n	400ca0 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400cf4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400cf6:	4313      	orrs	r3, r2
  400cf8:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400cfa:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400cfc:	4313      	orrs	r3, r2
  400cfe:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d00:	e7ce      	b.n	400ca0 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400d02:	6042      	str	r2, [r0, #4]
}
  400d04:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d08:	4770      	bx	lr
  400d0a:	bf00      	nop

00400d0c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400d0c:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d0e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400d12:	bf14      	ite	ne
  400d14:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d16:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400d18:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400d1c:	bf14      	ite	ne
  400d1e:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400d20:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400d22:	f012 0f02 	tst.w	r2, #2
  400d26:	d002      	beq.n	400d2e <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400d28:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400d2c:	e004      	b.n	400d38 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400d2e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400d32:	bf18      	it	ne
  400d34:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400d38:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400d3a:	6001      	str	r1, [r0, #0]
  400d3c:	4770      	bx	lr
  400d3e:	bf00      	nop

00400d40 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400d40:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400d42:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d44:	9c01      	ldr	r4, [sp, #4]
  400d46:	b10c      	cbz	r4, 400d4c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400d48:	6641      	str	r1, [r0, #100]	; 0x64
  400d4a:	e000      	b.n	400d4e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d4c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400d4e:	b10b      	cbz	r3, 400d54 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400d50:	6501      	str	r1, [r0, #80]	; 0x50
  400d52:	e000      	b.n	400d56 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400d54:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400d56:	b10a      	cbz	r2, 400d5c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400d58:	6301      	str	r1, [r0, #48]	; 0x30
  400d5a:	e000      	b.n	400d5e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400d5c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400d5e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400d60:	6001      	str	r1, [r0, #0]
}
  400d62:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d66:	4770      	bx	lr

00400d68 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400d68:	f012 0f10 	tst.w	r2, #16
  400d6c:	d010      	beq.n	400d90 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400d6e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400d72:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400d76:	bf14      	ite	ne
  400d78:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400d7c:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400d80:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400d84:	bf14      	ite	ne
  400d86:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  400d8a:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  400d8e:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400d90:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400d94:	4770      	bx	lr
  400d96:	bf00      	nop

00400d98 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  400d98:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  400d9a:	6401      	str	r1, [r0, #64]	; 0x40
  400d9c:	4770      	bx	lr
  400d9e:	bf00      	nop

00400da0 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400da0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400da2:	4770      	bx	lr

00400da4 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400da4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400da6:	4770      	bx	lr

00400da8 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400da8:	b570      	push	{r4, r5, r6, lr}
  400daa:	b082      	sub	sp, #8
  400dac:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400dae:	0943      	lsrs	r3, r0, #5
  400db0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400db4:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400db8:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400dba:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400dbe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400dc2:	d047      	beq.n	400e54 <pio_configure_pin+0xac>
  400dc4:	d809      	bhi.n	400dda <pio_configure_pin+0x32>
  400dc6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400dca:	d021      	beq.n	400e10 <pio_configure_pin+0x68>
  400dcc:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400dd0:	d02f      	beq.n	400e32 <pio_configure_pin+0x8a>
  400dd2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400dd6:	d16f      	bne.n	400eb8 <pio_configure_pin+0x110>
  400dd8:	e009      	b.n	400dee <pio_configure_pin+0x46>
  400dda:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400dde:	d055      	beq.n	400e8c <pio_configure_pin+0xe4>
  400de0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400de4:	d052      	beq.n	400e8c <pio_configure_pin+0xe4>
  400de6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400dea:	d044      	beq.n	400e76 <pio_configure_pin+0xce>
  400dec:	e064      	b.n	400eb8 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400dee:	f000 001f 	and.w	r0, r0, #31
  400df2:	2601      	movs	r6, #1
  400df4:	4086      	lsls	r6, r0
  400df6:	4620      	mov	r0, r4
  400df8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400dfc:	4632      	mov	r2, r6
  400dfe:	4b30      	ldr	r3, [pc, #192]	; (400ec0 <pio_configure_pin+0x118>)
  400e00:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e02:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e06:	bf14      	ite	ne
  400e08:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e0a:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e0c:	2001      	movs	r0, #1
  400e0e:	e054      	b.n	400eba <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400e10:	f000 001f 	and.w	r0, r0, #31
  400e14:	2601      	movs	r6, #1
  400e16:	4086      	lsls	r6, r0
  400e18:	4620      	mov	r0, r4
  400e1a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400e1e:	4632      	mov	r2, r6
  400e20:	4b27      	ldr	r3, [pc, #156]	; (400ec0 <pio_configure_pin+0x118>)
  400e22:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e24:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e28:	bf14      	ite	ne
  400e2a:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e2c:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e2e:	2001      	movs	r0, #1
  400e30:	e043      	b.n	400eba <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400e32:	f000 001f 	and.w	r0, r0, #31
  400e36:	2601      	movs	r6, #1
  400e38:	4086      	lsls	r6, r0
  400e3a:	4620      	mov	r0, r4
  400e3c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400e40:	4632      	mov	r2, r6
  400e42:	4b1f      	ldr	r3, [pc, #124]	; (400ec0 <pio_configure_pin+0x118>)
  400e44:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e46:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e4a:	bf14      	ite	ne
  400e4c:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e4e:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e50:	2001      	movs	r0, #1
  400e52:	e032      	b.n	400eba <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400e54:	f000 001f 	and.w	r0, r0, #31
  400e58:	2601      	movs	r6, #1
  400e5a:	4086      	lsls	r6, r0
  400e5c:	4620      	mov	r0, r4
  400e5e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400e62:	4632      	mov	r2, r6
  400e64:	4b16      	ldr	r3, [pc, #88]	; (400ec0 <pio_configure_pin+0x118>)
  400e66:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e68:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e6c:	bf14      	ite	ne
  400e6e:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e70:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e72:	2001      	movs	r0, #1
  400e74:	e021      	b.n	400eba <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400e76:	f000 031f 	and.w	r3, r0, #31
  400e7a:	2601      	movs	r6, #1
  400e7c:	4620      	mov	r0, r4
  400e7e:	fa06 f103 	lsl.w	r1, r6, r3
  400e82:	462a      	mov	r2, r5
  400e84:	4b0f      	ldr	r3, [pc, #60]	; (400ec4 <pio_configure_pin+0x11c>)
  400e86:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400e88:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  400e8a:	e016      	b.n	400eba <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400e8c:	f000 031f 	and.w	r3, r0, #31
  400e90:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400e92:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400e96:	ea05 0106 	and.w	r1, r5, r6
  400e9a:	9100      	str	r1, [sp, #0]
  400e9c:	4620      	mov	r0, r4
  400e9e:	fa06 f103 	lsl.w	r1, r6, r3
  400ea2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400ea6:	bf14      	ite	ne
  400ea8:	2200      	movne	r2, #0
  400eaa:	2201      	moveq	r2, #1
  400eac:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400eb0:	4c05      	ldr	r4, [pc, #20]	; (400ec8 <pio_configure_pin+0x120>)
  400eb2:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400eb4:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400eb6:	e000      	b.n	400eba <pio_configure_pin+0x112>

	default:
		return 0;
  400eb8:	2000      	movs	r0, #0
	}

	return 1;
}
  400eba:	b002      	add	sp, #8
  400ebc:	bd70      	pop	{r4, r5, r6, pc}
  400ebe:	bf00      	nop
  400ec0:	00400c79 	.word	0x00400c79
  400ec4:	00400d0d 	.word	0x00400d0d
  400ec8:	00400d41 	.word	0x00400d41

00400ecc <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  400ecc:	b570      	push	{r4, r5, r6, lr}
  400ece:	b082      	sub	sp, #8
  400ed0:	4606      	mov	r6, r0
  400ed2:	460d      	mov	r5, r1
  400ed4:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400ed6:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400eda:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400ede:	d038      	beq.n	400f52 <pio_configure_pin_group+0x86>
  400ee0:	d809      	bhi.n	400ef6 <pio_configure_pin_group+0x2a>
  400ee2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400ee6:	d01c      	beq.n	400f22 <pio_configure_pin_group+0x56>
  400ee8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400eec:	d025      	beq.n	400f3a <pio_configure_pin_group+0x6e>
  400eee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400ef2:	d150      	bne.n	400f96 <pio_configure_pin_group+0xca>
  400ef4:	e009      	b.n	400f0a <pio_configure_pin_group+0x3e>
  400ef6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400efa:	d03a      	beq.n	400f72 <pio_configure_pin_group+0xa6>
  400efc:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400f00:	d037      	beq.n	400f72 <pio_configure_pin_group+0xa6>
  400f02:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400f06:	d030      	beq.n	400f6a <pio_configure_pin_group+0x9e>
  400f08:	e045      	b.n	400f96 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400f0a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f0e:	462a      	mov	r2, r5
  400f10:	4b22      	ldr	r3, [pc, #136]	; (400f9c <pio_configure_pin_group+0xd0>)
  400f12:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f14:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f18:	bf14      	ite	ne
  400f1a:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f1c:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f1e:	2001      	movs	r0, #1
  400f20:	e03a      	b.n	400f98 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400f22:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f26:	462a      	mov	r2, r5
  400f28:	4b1c      	ldr	r3, [pc, #112]	; (400f9c <pio_configure_pin_group+0xd0>)
  400f2a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f2c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f30:	bf14      	ite	ne
  400f32:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f34:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f36:	2001      	movs	r0, #1
  400f38:	e02e      	b.n	400f98 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400f3a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400f3e:	462a      	mov	r2, r5
  400f40:	4b16      	ldr	r3, [pc, #88]	; (400f9c <pio_configure_pin_group+0xd0>)
  400f42:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f44:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f48:	bf14      	ite	ne
  400f4a:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f4c:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f4e:	2001      	movs	r0, #1
  400f50:	e022      	b.n	400f98 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400f52:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400f56:	462a      	mov	r2, r5
  400f58:	4b10      	ldr	r3, [pc, #64]	; (400f9c <pio_configure_pin_group+0xd0>)
  400f5a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400f5c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f60:	bf14      	ite	ne
  400f62:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400f64:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400f66:	2001      	movs	r0, #1
  400f68:	e016      	b.n	400f98 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  400f6a:	4b0d      	ldr	r3, [pc, #52]	; (400fa0 <pio_configure_pin_group+0xd4>)
  400f6c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400f6e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  400f70:	e012      	b.n	400f98 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400f72:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400f76:	f004 0301 	and.w	r3, r4, #1
  400f7a:	9300      	str	r3, [sp, #0]
  400f7c:	4630      	mov	r0, r6
  400f7e:	4629      	mov	r1, r5
  400f80:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400f84:	bf14      	ite	ne
  400f86:	2200      	movne	r2, #0
  400f88:	2201      	moveq	r2, #1
  400f8a:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400f8e:	4c05      	ldr	r4, [pc, #20]	; (400fa4 <pio_configure_pin_group+0xd8>)
  400f90:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400f92:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400f94:	e000      	b.n	400f98 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  400f96:	2000      	movs	r0, #0
	}

	return 1;
}
  400f98:	b002      	add	sp, #8
  400f9a:	bd70      	pop	{r4, r5, r6, pc}
  400f9c:	00400c79 	.word	0x00400c79
  400fa0:	00400d0d 	.word	0x00400d0d
  400fa4:	00400d41 	.word	0x00400d41

00400fa8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400fa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400fac:	4681      	mov	r9, r0
  400fae:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400fb0:	4b12      	ldr	r3, [pc, #72]	; (400ffc <pio_handler_process+0x54>)
  400fb2:	4798      	blx	r3
  400fb4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400fb6:	4648      	mov	r0, r9
  400fb8:	4b11      	ldr	r3, [pc, #68]	; (401000 <pio_handler_process+0x58>)
  400fba:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400fbc:	4005      	ands	r5, r0
  400fbe:	d013      	beq.n	400fe8 <pio_handler_process+0x40>
  400fc0:	4c10      	ldr	r4, [pc, #64]	; (401004 <pio_handler_process+0x5c>)
  400fc2:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400fc6:	6823      	ldr	r3, [r4, #0]
  400fc8:	4543      	cmp	r3, r8
  400fca:	d108      	bne.n	400fde <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400fcc:	6861      	ldr	r1, [r4, #4]
  400fce:	4229      	tst	r1, r5
  400fd0:	d005      	beq.n	400fde <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400fd2:	68e3      	ldr	r3, [r4, #12]
  400fd4:	4640      	mov	r0, r8
  400fd6:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400fd8:	6863      	ldr	r3, [r4, #4]
  400fda:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400fde:	42b4      	cmp	r4, r6
  400fe0:	d002      	beq.n	400fe8 <pio_handler_process+0x40>
  400fe2:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400fe4:	2d00      	cmp	r5, #0
  400fe6:	d1ee      	bne.n	400fc6 <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400fe8:	4b07      	ldr	r3, [pc, #28]	; (401008 <pio_handler_process+0x60>)
  400fea:	681b      	ldr	r3, [r3, #0]
  400fec:	b123      	cbz	r3, 400ff8 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400fee:	4b07      	ldr	r3, [pc, #28]	; (40100c <pio_handler_process+0x64>)
  400ff0:	681b      	ldr	r3, [r3, #0]
  400ff2:	b10b      	cbz	r3, 400ff8 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400ff4:	4648      	mov	r0, r9
  400ff6:	4798      	blx	r3
  400ff8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400ffc:	00400da1 	.word	0x00400da1
  401000:	00400da5 	.word	0x00400da5
  401004:	20000c74 	.word	0x20000c74
  401008:	20000d40 	.word	0x20000d40
  40100c:	20000c70 	.word	0x20000c70

00401010 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401012:	4c0c      	ldr	r4, [pc, #48]	; (401044 <pio_handler_set+0x34>)
  401014:	6824      	ldr	r4, [r4, #0]
  401016:	2c06      	cmp	r4, #6
  401018:	d811      	bhi.n	40103e <pio_handler_set+0x2e>
  40101a:	4615      	mov	r5, r2
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
	pSource->id = ul_id;
  40101c:	4f0a      	ldr	r7, [pc, #40]	; (401048 <pio_handler_set+0x38>)
  40101e:	0122      	lsls	r2, r4, #4
  401020:	18be      	adds	r6, r7, r2
  401022:	50b9      	str	r1, [r7, r2]
	pSource->mask = ul_mask;
  401024:	6075      	str	r5, [r6, #4]
	pSource->attr = ul_attr;
  401026:	60b3      	str	r3, [r6, #8]
	pSource->handler = p_handler;
  401028:	9a06      	ldr	r2, [sp, #24]
  40102a:	60f2      	str	r2, [r6, #12]
	gs_ul_nb_sources++;
  40102c:	3401      	adds	r4, #1
  40102e:	4a05      	ldr	r2, [pc, #20]	; (401044 <pio_handler_set+0x34>)
  401030:	6014      	str	r4, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401032:	4629      	mov	r1, r5
  401034:	461a      	mov	r2, r3
  401036:	4b05      	ldr	r3, [pc, #20]	; (40104c <pio_handler_set+0x3c>)
  401038:	4798      	blx	r3

	return 0;
  40103a:	2000      	movs	r0, #0
  40103c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  40103e:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  401040:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401042:	bf00      	nop
  401044:	20000c6c 	.word	0x20000c6c
  401048:	20000c74 	.word	0x20000c74
  40104c:	00400d69 	.word	0x00400d69

00401050 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401050:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401052:	4802      	ldr	r0, [pc, #8]	; (40105c <PIOA_Handler+0xc>)
  401054:	210b      	movs	r1, #11
  401056:	4b02      	ldr	r3, [pc, #8]	; (401060 <PIOA_Handler+0x10>)
  401058:	4798      	blx	r3
  40105a:	bd08      	pop	{r3, pc}
  40105c:	400e0e00 	.word	0x400e0e00
  401060:	00400fa9 	.word	0x00400fa9

00401064 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401064:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401066:	4802      	ldr	r0, [pc, #8]	; (401070 <PIOB_Handler+0xc>)
  401068:	210c      	movs	r1, #12
  40106a:	4b02      	ldr	r3, [pc, #8]	; (401074 <PIOB_Handler+0x10>)
  40106c:	4798      	blx	r3
  40106e:	bd08      	pop	{r3, pc}
  401070:	400e1000 	.word	0x400e1000
  401074:	00400fa9 	.word	0x00400fa9

00401078 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401078:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40107a:	4802      	ldr	r0, [pc, #8]	; (401084 <PIOC_Handler+0xc>)
  40107c:	210d      	movs	r1, #13
  40107e:	4b02      	ldr	r3, [pc, #8]	; (401088 <PIOC_Handler+0x10>)
  401080:	4798      	blx	r3
  401082:	bd08      	pop	{r3, pc}
  401084:	400e1200 	.word	0x400e1200
  401088:	00400fa9 	.word	0x00400fa9

0040108c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40108c:	4a18      	ldr	r2, [pc, #96]	; (4010f0 <pmc_switch_mck_to_pllack+0x64>)
  40108e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401090:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401094:	4318      	orrs	r0, r3
  401096:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401098:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40109a:	f013 0f08 	tst.w	r3, #8
  40109e:	d003      	beq.n	4010a8 <pmc_switch_mck_to_pllack+0x1c>
  4010a0:	e009      	b.n	4010b6 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4010a2:	3b01      	subs	r3, #1
  4010a4:	d103      	bne.n	4010ae <pmc_switch_mck_to_pllack+0x22>
  4010a6:	e01e      	b.n	4010e6 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4010a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4010ac:	4910      	ldr	r1, [pc, #64]	; (4010f0 <pmc_switch_mck_to_pllack+0x64>)
  4010ae:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4010b0:	f012 0f08 	tst.w	r2, #8
  4010b4:	d0f5      	beq.n	4010a2 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4010b6:	4a0e      	ldr	r2, [pc, #56]	; (4010f0 <pmc_switch_mck_to_pllack+0x64>)
  4010b8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4010ba:	f023 0303 	bic.w	r3, r3, #3
  4010be:	f043 0302 	orr.w	r3, r3, #2
  4010c2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4010c4:	6e90      	ldr	r0, [r2, #104]	; 0x68
  4010c6:	f010 0008 	ands.w	r0, r0, #8
  4010ca:	d004      	beq.n	4010d6 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4010cc:	2000      	movs	r0, #0
  4010ce:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  4010d0:	3b01      	subs	r3, #1
  4010d2:	d103      	bne.n	4010dc <pmc_switch_mck_to_pllack+0x50>
  4010d4:	e009      	b.n	4010ea <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4010d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4010da:	4905      	ldr	r1, [pc, #20]	; (4010f0 <pmc_switch_mck_to_pllack+0x64>)
  4010dc:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4010de:	f012 0f08 	tst.w	r2, #8
  4010e2:	d0f5      	beq.n	4010d0 <pmc_switch_mck_to_pllack+0x44>
  4010e4:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4010e6:	2001      	movs	r0, #1
  4010e8:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4010ea:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4010ec:	4770      	bx	lr
  4010ee:	bf00      	nop
  4010f0:	400e0400 	.word	0x400e0400

004010f4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4010f4:	b138      	cbz	r0, 401106 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010f6:	4911      	ldr	r1, [pc, #68]	; (40113c <pmc_switch_mainck_to_xtal+0x48>)
  4010f8:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4010fa:	4a11      	ldr	r2, [pc, #68]	; (401140 <pmc_switch_mainck_to_xtal+0x4c>)
  4010fc:	401a      	ands	r2, r3
  4010fe:	4b11      	ldr	r3, [pc, #68]	; (401144 <pmc_switch_mainck_to_xtal+0x50>)
  401100:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401102:	620b      	str	r3, [r1, #32]
  401104:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401106:	4a0d      	ldr	r2, [pc, #52]	; (40113c <pmc_switch_mainck_to_xtal+0x48>)
  401108:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40110a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40110e:	f023 0303 	bic.w	r3, r3, #3
  401112:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401116:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40111a:	0209      	lsls	r1, r1, #8
  40111c:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40111e:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401120:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401122:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401124:	f013 0f01 	tst.w	r3, #1
  401128:	d0fb      	beq.n	401122 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40112a:	4a04      	ldr	r2, [pc, #16]	; (40113c <pmc_switch_mainck_to_xtal+0x48>)
  40112c:	6a13      	ldr	r3, [r2, #32]
  40112e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401132:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401136:	6213      	str	r3, [r2, #32]
  401138:	4770      	bx	lr
  40113a:	bf00      	nop
  40113c:	400e0400 	.word	0x400e0400
  401140:	fec8fffc 	.word	0xfec8fffc
  401144:	01370002 	.word	0x01370002

00401148 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401148:	4b02      	ldr	r3, [pc, #8]	; (401154 <pmc_osc_is_ready_mainck+0xc>)
  40114a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40114c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401150:	4770      	bx	lr
  401152:	bf00      	nop
  401154:	400e0400 	.word	0x400e0400

00401158 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401158:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40115c:	4b01      	ldr	r3, [pc, #4]	; (401164 <pmc_disable_pllack+0xc>)
  40115e:	629a      	str	r2, [r3, #40]	; 0x28
  401160:	4770      	bx	lr
  401162:	bf00      	nop
  401164:	400e0400 	.word	0x400e0400

00401168 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401168:	4b02      	ldr	r3, [pc, #8]	; (401174 <pmc_is_locked_pllack+0xc>)
  40116a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40116c:	f000 0002 	and.w	r0, r0, #2
  401170:	4770      	bx	lr
  401172:	bf00      	nop
  401174:	400e0400 	.word	0x400e0400

00401178 <pmc_disable_pllbck>:
/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  401178:	2200      	movs	r2, #0
  40117a:	4b01      	ldr	r3, [pc, #4]	; (401180 <pmc_disable_pllbck+0x8>)
  40117c:	62da      	str	r2, [r3, #44]	; 0x2c
  40117e:	4770      	bx	lr
  401180:	400e0400 	.word	0x400e0400

00401184 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401184:	2822      	cmp	r0, #34	; 0x22
  401186:	d81e      	bhi.n	4011c6 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401188:	281f      	cmp	r0, #31
  40118a:	d80c      	bhi.n	4011a6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40118c:	4b11      	ldr	r3, [pc, #68]	; (4011d4 <pmc_enable_periph_clk+0x50>)
  40118e:	699a      	ldr	r2, [r3, #24]
  401190:	2301      	movs	r3, #1
  401192:	4083      	lsls	r3, r0
  401194:	401a      	ands	r2, r3
  401196:	4293      	cmp	r3, r2
  401198:	d017      	beq.n	4011ca <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40119a:	2301      	movs	r3, #1
  40119c:	4083      	lsls	r3, r0
  40119e:	4a0d      	ldr	r2, [pc, #52]	; (4011d4 <pmc_enable_periph_clk+0x50>)
  4011a0:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4011a2:	2000      	movs	r0, #0
  4011a4:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4011a6:	4b0b      	ldr	r3, [pc, #44]	; (4011d4 <pmc_enable_periph_clk+0x50>)
  4011a8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4011ac:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4011ae:	2301      	movs	r3, #1
  4011b0:	4083      	lsls	r3, r0
  4011b2:	401a      	ands	r2, r3
  4011b4:	4293      	cmp	r3, r2
  4011b6:	d00a      	beq.n	4011ce <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4011b8:	2301      	movs	r3, #1
  4011ba:	4083      	lsls	r3, r0
  4011bc:	4a05      	ldr	r2, [pc, #20]	; (4011d4 <pmc_enable_periph_clk+0x50>)
  4011be:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4011c2:	2000      	movs	r0, #0
  4011c4:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  4011c6:	2001      	movs	r0, #1
  4011c8:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4011ca:	2000      	movs	r0, #0
  4011cc:	4770      	bx	lr
  4011ce:	2000      	movs	r0, #0
}
  4011d0:	4770      	bx	lr
  4011d2:	bf00      	nop
  4011d4:	400e0400 	.word	0x400e0400

004011d8 <pmc_set_flash_in_wait_mode>:
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
	ul_flash_in_wait_mode = ul_flash_state;
  4011d8:	4b01      	ldr	r3, [pc, #4]	; (4011e0 <pmc_set_flash_in_wait_mode+0x8>)
  4011da:	6018      	str	r0, [r3, #0]
  4011dc:	4770      	bx	lr
  4011de:	bf00      	nop
  4011e0:	2000000c 	.word	0x2000000c

004011e4 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  4011e4:	4a11      	ldr	r2, [pc, #68]	; (40122c <pmc_enable_waitmode+0x48>)
  4011e6:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  4011e8:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
	i |= ul_flash_in_wait_mode;
  4011ec:	4b10      	ldr	r3, [pc, #64]	; (401230 <pmc_enable_waitmode+0x4c>)
  4011ee:	681b      	ldr	r3, [r3, #0]
  4011f0:	430b      	orrs	r3, r1
	PMC->PMC_FSMR = i;
  4011f2:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  4011f4:	6a13      	ldr	r3, [r2, #32]
  4011f6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4011fa:	f043 0304 	orr.w	r3, r3, #4
  4011fe:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401200:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401202:	f013 0f08 	tst.w	r3, #8
  401206:	d0fb      	beq.n	401200 <pmc_enable_waitmode+0x1c>
  401208:	f44f 73fa 	mov.w	r3, #500	; 0x1f4

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  40120c:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  40120e:	3b01      	subs	r3, #1
  401210:	d1fc      	bne.n	40120c <pmc_enable_waitmode+0x28>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  401212:	4a06      	ldr	r2, [pc, #24]	; (40122c <pmc_enable_waitmode+0x48>)
  401214:	6a13      	ldr	r3, [r2, #32]
  401216:	f013 0f08 	tst.w	r3, #8
  40121a:	d0fb      	beq.n	401214 <pmc_enable_waitmode+0x30>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  40121c:	4a03      	ldr	r2, [pc, #12]	; (40122c <pmc_enable_waitmode+0x48>)
  40121e:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  401220:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401224:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  401228:	6713      	str	r3, [r2, #112]	; 0x70
  40122a:	4770      	bx	lr
  40122c:	400e0400 	.word	0x400e0400
  401230:	2000000c 	.word	0x2000000c

00401234 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  401234:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	switch (sleep_mode) {
  401238:	1e43      	subs	r3, r0, #1
  40123a:	2b04      	cmp	r3, #4
  40123c:	f200 8134 	bhi.w	4014a8 <pmc_sleep+0x274>
  401240:	e8df f013 	tbh	[pc, r3, lsl #1]
  401244:	00050005 	.word	0x00050005
  401248:	00130013 	.word	0x00130013
  40124c:	0123      	.short	0x0123
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  40124e:	4a97      	ldr	r2, [pc, #604]	; (4014ac <pmc_sleep+0x278>)
  401250:	6913      	ldr	r3, [r2, #16]
  401252:	f023 0304 	bic.w	r3, r3, #4
  401256:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  401258:	2201      	movs	r2, #1
  40125a:	4b95      	ldr	r3, [pc, #596]	; (4014b0 <pmc_sleep+0x27c>)
  40125c:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40125e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401262:	b662      	cpsie	i
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
  401264:	bf30      	wfi
  401266:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40126a:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  40126c:	2803      	cmp	r0, #3
  40126e:	bf0c      	ite	eq
  401270:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  401272:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  401276:	4b8f      	ldr	r3, [pc, #572]	; (4014b4 <pmc_sleep+0x280>)
  401278:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40127a:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40127c:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  401280:	2200      	movs	r2, #0
  401282:	4b8b      	ldr	r3, [pc, #556]	; (4014b0 <pmc_sleep+0x27c>)
  401284:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  401286:	2201      	movs	r2, #1
  401288:	4b8b      	ldr	r3, [pc, #556]	; (4014b8 <pmc_sleep+0x284>)
  40128a:	701a      	strb	r2, [r3, #0]
#if defined(EFC1)
		uint32_t *p_fmr_setting1,
#endif
		const bool disable_xtal)
{
	uint32_t mor  = PMC->CKGR_MOR;
  40128c:	4b8b      	ldr	r3, [pc, #556]	; (4014bc <pmc_sleep+0x288>)
  40128e:	f8d3 8020 	ldr.w	r8, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  401292:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  401294:	4a8a      	ldr	r2, [pc, #552]	; (4014c0 <pmc_sleep+0x28c>)
  401296:	f8d2 a000 	ldr.w	sl, [r2]
# if defined(EFC1)
	uint32_t fmr1 = EFC1->EEFC_FMR;
  40129a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40129e:	f8d2 9000 	ldr.w	r9, [r2]

	if (p_osc_setting) {
		*p_osc_setting = mor;
	}
	if (p_pll0_setting) {
		*p_pll0_setting = PMC->CKGR_PLLAR;
  4012a2:	6a9f      	ldr	r7, [r3, #40]	; 0x28
	}
	if (p_pll1_setting) {
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
		*p_pll1_setting = PMC->CKGR_PLLBR;
  4012a4:	f8d3 b02c 	ldr.w	fp, [r3, #44]	; 0x2c
		*p_fmr_setting1 = fmr1;
	}
#endif

	/* Enable FAST RC */
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  4012a8:	f448 125c 	orr.w	r2, r8, #3604480	; 0x370000
  4012ac:	f042 0208 	orr.w	r2, r2, #8
  4012b0:	621a      	str	r2, [r3, #32]
	/* if MCK source is PLL, switch to mainck */
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  4012b2:	f005 0603 	and.w	r6, r5, #3
  4012b6:	2e01      	cmp	r6, #1
  4012b8:	d90a      	bls.n	4012d0 <pmc_sleep+0x9c>
		/* MCK -> MAINCK */
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  4012ba:	f025 0103 	bic.w	r1, r5, #3
  4012be:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  4012c2:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4012c4:	461a      	mov	r2, r3
  4012c6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012c8:	f013 0f08 	tst.w	r3, #8
  4012cc:	d0fb      	beq.n	4012c6 <pmc_sleep+0x92>
  4012ce:	e000      	b.n	4012d2 <pmc_sleep+0x9e>
		uint32_t *p_fmr_setting1,
#endif
		const bool disable_xtal)
{
	uint32_t mor  = PMC->CKGR_MOR;
	uint32_t mckr = PMC->PMC_MCKR;
  4012d0:	4629      	mov	r1, r5
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
		PMC->PMC_MCKR = mckr;
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
	}
	/* MCK prescale -> 1 */
	if (mckr & PMC_MCKR_PRES_Msk) {
  4012d2:	f011 0f70 	tst.w	r1, #112	; 0x70
  4012d6:	d008      	beq.n	4012ea <pmc_sleep+0xb6>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  4012d8:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  4012dc:	4b77      	ldr	r3, [pc, #476]	; (4014bc <pmc_sleep+0x288>)
  4012de:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4012e0:	461a      	mov	r2, r3
  4012e2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012e4:	f013 0f08 	tst.w	r3, #8
  4012e8:	d0fb      	beq.n	4012e2 <pmc_sleep+0xae>
	}
	/* Disable PLLs */
	pmc_disable_pllack();
  4012ea:	4b76      	ldr	r3, [pc, #472]	; (4014c4 <pmc_sleep+0x290>)
  4012ec:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	pmc_disable_pllbck();
  4012ee:	4b76      	ldr	r3, [pc, #472]	; (4014c8 <pmc_sleep+0x294>)
  4012f0:	4798      	blx	r3
	pmc_disable_upll_clock();
#endif

	/* Prepare for entering WAIT mode */
	/* Wait fast RC ready */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4012f2:	4a72      	ldr	r2, [pc, #456]	; (4014bc <pmc_sleep+0x288>)
  4012f4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012f6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  4012fa:	d0fb      	beq.n	4012f4 <pmc_sleep+0xc0>
	EFC0->EEFC_FMR = (fmr & (~EEFC_FMR_FWS_Msk)) | EEFC_FMR_FWS(1);

	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) | CKGR_MOR_MOSCRCF_24_MHz |
			CKGR_MOR_KEY_PASSWD;
#else
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4012fc:	4a6f      	ldr	r2, [pc, #444]	; (4014bc <pmc_sleep+0x288>)
  4012fe:	6a13      	ldr	r3, [r2, #32]
  401300:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  401304:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  401308:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40130c:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
#endif
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  40130e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401310:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401314:	d0fb      	beq.n	40130e <pmc_sleep+0xda>

#if (!SAMG)
	/* FWS update */
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  401316:	f42a 6370 	bic.w	r3, sl, #3840	; 0xf00
  40131a:	4a69      	ldr	r2, [pc, #420]	; (4014c0 <pmc_sleep+0x28c>)
  40131c:	6013      	str	r3, [r2, #0]
#if defined(EFC1)
	EFC1->EEFC_FMR = fmr1 & (~EEFC_FMR_FWS_Msk);
  40131e:	f429 6370 	bic.w	r3, r9, #3840	; 0xf00
  401322:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401326:	6013      	str	r3, [r2, #0]
#endif
#endif

	/* Disable XTALs */
	if (disable_xtal) {
  401328:	2c04      	cmp	r4, #4
  40132a:	d109      	bne.n	401340 <pmc_sleep+0x10c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40132c:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
  401330:	6a13      	ldr	r3, [r2, #32]
  401332:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401336:	f023 0301 	bic.w	r3, r3, #1
  40133a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40133e:	6213      	str	r3, [r2, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  401340:	4c5b      	ldr	r4, [pc, #364]	; (4014b0 <pmc_sleep+0x27c>)
  401342:	2301      	movs	r3, #1
  401344:	7023      	strb	r3, [r4, #0]
  401346:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40134a:	b662      	cpsie	i

		pmc_enable_waitmode();
  40134c:	4b5f      	ldr	r3, [pc, #380]	; (4014cc <pmc_sleep+0x298>)
  40134e:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  401350:	b672      	cpsid	i
  401352:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  401356:	2300      	movs	r3, #0
  401358:	7023      	strb	r3, [r4, #0]
{
	uint32_t mckr;
	uint32_t pll_sr = 0;

	/* Switch mainck to external xtal */
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  40135a:	f018 0f02 	tst.w	r8, #2
  40135e:	d00f      	beq.n	401380 <pmc_sleep+0x14c>
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401360:	4a56      	ldr	r2, [pc, #344]	; (4014bc <pmc_sleep+0x288>)
  401362:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401364:	495a      	ldr	r1, [pc, #360]	; (4014d0 <pmc_sleep+0x29c>)
  401366:	4019      	ands	r1, r3
  401368:	4b5a      	ldr	r3, [pc, #360]	; (4014d4 <pmc_sleep+0x2a0>)
  40136a:	430b      	orrs	r3, r1
	uint32_t pll_sr = 0;

	/* Switch mainck to external xtal */
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40136c:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40136e:	6a13      	ldr	r3, [r2, #32]
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
  401370:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401374:	f023 0378 	bic.w	r3, r3, #120	; 0x78
  401378:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40137c:	6213      	str	r3, [r2, #32]
  40137e:	e02f      	b.n	4013e0 <pmc_sleep+0x1ac>
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  401380:	f018 0f01 	tst.w	r8, #1
  401384:	d02c      	beq.n	4013e0 <pmc_sleep+0x1ac>
		/* Enable External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  401386:	4b4d      	ldr	r3, [pc, #308]	; (4014bc <pmc_sleep+0x288>)
  401388:	6a1b      	ldr	r3, [r3, #32]
  40138a:	f013 0f01 	tst.w	r3, #1
  40138e:	d10e      	bne.n	4013ae <pmc_sleep+0x17a>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401390:	4a4a      	ldr	r2, [pc, #296]	; (4014bc <pmc_sleep+0x288>)
  401392:	6a13      	ldr	r3, [r2, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  401394:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401398:	f023 0303 	bic.w	r3, r3, #3
  40139c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4013a0:	f043 0301 	orr.w	r3, r3, #1
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
		/* Enable External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4013a4:	6213      	str	r3, [r2, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
			/* Wait the Xtal to stabilize */
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4013a6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013a8:	f013 0f01 	tst.w	r3, #1
  4013ac:	d0fb      	beq.n	4013a6 <pmc_sleep+0x172>
		}
		/* Select External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  4013ae:	4b43      	ldr	r3, [pc, #268]	; (4014bc <pmc_sleep+0x288>)
  4013b0:	6a1b      	ldr	r3, [r3, #32]
  4013b2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013b6:	d10a      	bne.n	4013ce <pmc_sleep+0x19a>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4013b8:	4a40      	ldr	r2, [pc, #256]	; (4014bc <pmc_sleep+0x288>)
  4013ba:	6a13      	ldr	r3, [r2, #32]
  4013bc:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4013c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4013c4:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4013c6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013c8:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4013cc:	d0fb      	beq.n	4013c6 <pmc_sleep+0x192>
		}
		/* Disable Fast RC */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4013ce:	4a3b      	ldr	r2, [pc, #236]	; (4014bc <pmc_sleep+0x288>)
  4013d0:	6a13      	ldr	r3, [r2, #32]
						~CKGR_MOR_MOSCRCF_Msk)
					| CKGR_MOR_KEY_PASSWD;
  4013d2:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4013d6:	f023 0378 	bic.w	r3, r3, #120	; 0x78
  4013da:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
		}
		/* Disable Fast RC */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4013de:	6213      	str	r3, [r2, #32]
						~CKGR_MOR_MOSCRCF_Msk)
					| CKGR_MOR_KEY_PASSWD;
	}

	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  4013e0:	4b3d      	ldr	r3, [pc, #244]	; (4014d8 <pmc_sleep+0x2a4>)
  4013e2:	403b      	ands	r3, r7
  4013e4:	b12b      	cbz	r3, 4013f2 <pmc_sleep+0x1be>
#if (SAM4C || SAM4CM || SAMG || SAM4CP)
		PMC->CKGR_PLLAR = pll0_setting;
#else
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  4013e6:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
  4013ea:	4b34      	ldr	r3, [pc, #208]	; (4014bc <pmc_sleep+0x288>)
  4013ec:	629f      	str	r7, [r3, #40]	; 0x28
#endif
		pll_sr |= PMC_SR_LOCKA;
  4013ee:	2202      	movs	r2, #2
  4013f0:	e000      	b.n	4013f4 <pmc_sleep+0x1c0>
		, const uint32_t fmr_setting1
#endif
		)
{
	uint32_t mckr;
	uint32_t pll_sr = 0;
  4013f2:	2200      	movs	r2, #0
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
#endif
		pll_sr |= PMC_SR_LOCKA;
	}
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	if (pll1_setting & CKGR_PLLBR_MULB_Msk) {
  4013f4:	4b38      	ldr	r3, [pc, #224]	; (4014d8 <pmc_sleep+0x2a4>)
  4013f6:	ea0b 0303 	and.w	r3, fp, r3
  4013fa:	b123      	cbz	r3, 401406 <pmc_sleep+0x1d2>
		PMC->CKGR_PLLBR = pll1_setting;
  4013fc:	4b2f      	ldr	r3, [pc, #188]	; (4014bc <pmc_sleep+0x288>)
  4013fe:	f8c3 b02c 	str.w	fp, [r3, #44]	; 0x2c
		pll_sr |= PMC_SR_LOCKB;
  401402:	f042 0204 	orr.w	r2, r2, #4
	}
#else
	UNUSED(pll1_setting);
#endif
	/* Wait MCK source ready */
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  401406:	2e02      	cmp	r6, #2
  401408:	d002      	beq.n	401410 <pmc_sleep+0x1dc>
  40140a:	2e03      	cmp	r6, #3
  40140c:	d006      	beq.n	40141c <pmc_sleep+0x1e8>
  40140e:	e00a      	b.n	401426 <pmc_sleep+0x1f2>
	case PMC_MCKR_CSS_PLLA_CLK:
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  401410:	492a      	ldr	r1, [pc, #168]	; (4014bc <pmc_sleep+0x288>)
  401412:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  401414:	f013 0f02 	tst.w	r3, #2
  401418:	d0fb      	beq.n	401412 <pmc_sleep+0x1de>
  40141a:	e004      	b.n	401426 <pmc_sleep+0x1f2>
		break;
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	case PMC_MCKR_CSS_PLLB_CLK:
		while (!(PMC->PMC_SR & PMC_SR_LOCKB));
  40141c:	4927      	ldr	r1, [pc, #156]	; (4014bc <pmc_sleep+0x288>)
  40141e:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  401420:	f013 0f04 	tst.w	r3, #4
  401424:	d0fb      	beq.n	40141e <pmc_sleep+0x1ea>
		break;
#endif
	}

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;
  401426:	4825      	ldr	r0, [pc, #148]	; (4014bc <pmc_sleep+0x288>)
  401428:	6b01      	ldr	r1, [r0, #48]	; 0x30

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
		| (mck_setting & PMC_MCKR_PRES_Msk);
  40142a:	f005 0370 	and.w	r3, r5, #112	; 0x70

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40142e:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  401432:	430b      	orrs	r3, r1

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  401434:	6303      	str	r3, [r0, #48]	; 0x30
		| (mck_setting & PMC_MCKR_PRES_Msk);
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401436:	4601      	mov	r1, r0
  401438:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  40143a:	f013 0f08 	tst.w	r3, #8
  40143e:	d0fb      	beq.n	401438 <pmc_sleep+0x204>

	/* Restore flash wait states */
	EFC0->EEFC_FMR = fmr_setting;
  401440:	4b1f      	ldr	r3, [pc, #124]	; (4014c0 <pmc_sleep+0x28c>)
  401442:	f8c3 a000 	str.w	sl, [r3]
#if defined(EFC1)
	EFC1->EEFC_FMR = fmr_setting1;
  401446:	f503 7300 	add.w	r3, r3, #512	; 0x200
  40144a:	f8c3 9000 	str.w	r9, [r3]
#endif

	/* Set CSS and others */
	PMC->PMC_MCKR = mck_setting;
  40144e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
  401452:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401454:	4619      	mov	r1, r3
  401456:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  401458:	f013 0f08 	tst.w	r3, #8
  40145c:	d0fb      	beq.n	401456 <pmc_sleep+0x222>

	/* Waiting all restored PLLs ready */
	while (!(PMC->PMC_SR & pll_sr));
  40145e:	4917      	ldr	r1, [pc, #92]	; (4014bc <pmc_sleep+0x288>)
  401460:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  401462:	421a      	tst	r2, r3
  401464:	d0fc      	beq.n	401460 <pmc_sleep+0x22c>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  401466:	2200      	movs	r2, #0
  401468:	4b13      	ldr	r3, [pc, #76]	; (4014b8 <pmc_sleep+0x284>)
  40146a:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  40146c:	4b1b      	ldr	r3, [pc, #108]	; (4014dc <pmc_sleep+0x2a8>)
  40146e:	681b      	ldr	r3, [r3, #0]
  401470:	b11b      	cbz	r3, 40147a <pmc_sleep+0x246>
			callback_clocks_restored();
  401472:	4798      	blx	r3
			callback_clocks_restored = NULL;
  401474:	2200      	movs	r2, #0
  401476:	4b19      	ldr	r3, [pc, #100]	; (4014dc <pmc_sleep+0x2a8>)
  401478:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  40147a:	2201      	movs	r2, #1
  40147c:	4b0c      	ldr	r3, [pc, #48]	; (4014b0 <pmc_sleep+0x27c>)
  40147e:	701a      	strb	r2, [r3, #0]
  401480:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401484:	b662      	cpsie	i
  401486:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  40148a:	4a08      	ldr	r2, [pc, #32]	; (4014ac <pmc_sleep+0x278>)
  40148c:	6913      	ldr	r3, [r2, #16]
  40148e:	f043 0304 	orr.w	r3, r3, #4
  401492:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  401494:	4a12      	ldr	r2, [pc, #72]	; (4014e0 <pmc_sleep+0x2ac>)
  401496:	4b13      	ldr	r3, [pc, #76]	; (4014e4 <pmc_sleep+0x2b0>)
  401498:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  40149a:	2201      	movs	r2, #1
  40149c:	4b04      	ldr	r3, [pc, #16]	; (4014b0 <pmc_sleep+0x27c>)
  40149e:	701a      	strb	r2, [r3, #0]
  4014a0:	f3bf 8f5f 	dmb	sy
  4014a4:	b662      	cpsie	i
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
  4014a6:	bf30      	wfi
  4014a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4014ac:	e000ed00 	.word	0xe000ed00
  4014b0:	20000000 	.word	0x20000000
  4014b4:	004011d9 	.word	0x004011d9
  4014b8:	20000ce8 	.word	0x20000ce8
  4014bc:	400e0400 	.word	0x400e0400
  4014c0:	400e0a00 	.word	0x400e0a00
  4014c4:	00401159 	.word	0x00401159
  4014c8:	00401179 	.word	0x00401179
  4014cc:	004011e5 	.word	0x004011e5
  4014d0:	fec8fffc 	.word	0xfec8fffc
  4014d4:	01370002 	.word	0x01370002
  4014d8:	07ff0000 	.word	0x07ff0000
  4014dc:	20000ce4 	.word	0x20000ce4
  4014e0:	a5000004 	.word	0xa5000004
  4014e4:	400e1410 	.word	0x400e1410

004014e8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4014e8:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4014ea:	23ac      	movs	r3, #172	; 0xac
  4014ec:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4014ee:	680b      	ldr	r3, [r1, #0]
  4014f0:	684a      	ldr	r2, [r1, #4]
  4014f2:	fbb3 f3f2 	udiv	r3, r3, r2
  4014f6:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4014f8:	1e5c      	subs	r4, r3, #1
  4014fa:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  4014fe:	4294      	cmp	r4, r2
  401500:	d80a      	bhi.n	401518 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  401502:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401504:	688b      	ldr	r3, [r1, #8]
  401506:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  401508:	f240 2302 	movw	r3, #514	; 0x202
  40150c:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401510:	2350      	movs	r3, #80	; 0x50
  401512:	6003      	str	r3, [r0, #0]

	return 0;
  401514:	2000      	movs	r0, #0
  401516:	e000      	b.n	40151a <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  401518:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  40151a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40151e:	4770      	bx	lr

00401520 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401520:	6943      	ldr	r3, [r0, #20]
  401522:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401526:	bf1a      	itte	ne
  401528:	61c1      	strne	r1, [r0, #28]
	return 0;
  40152a:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  40152c:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  40152e:	4770      	bx	lr

00401530 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401530:	6943      	ldr	r3, [r0, #20]
  401532:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401536:	bf1d      	ittte	ne
  401538:	6983      	ldrne	r3, [r0, #24]
  40153a:	700b      	strbne	r3, [r1, #0]
	return 0;
  40153c:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  40153e:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  401540:	4770      	bx	lr
  401542:	bf00      	nop

00401544 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401544:	6943      	ldr	r3, [r0, #20]
  401546:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40154a:	bf1d      	ittte	ne
  40154c:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  401550:	61c1      	strne	r1, [r0, #28]
	return 0;
  401552:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  401554:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  401556:	4770      	bx	lr

00401558 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401558:	6943      	ldr	r3, [r0, #20]
  40155a:	f013 0f01 	tst.w	r3, #1
  40155e:	d005      	beq.n	40156c <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401560:	6983      	ldr	r3, [r0, #24]
  401562:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401566:	600b      	str	r3, [r1, #0]

	return 0;
  401568:	2000      	movs	r0, #0
  40156a:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  40156c:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  40156e:	4770      	bx	lr

00401570 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  401570:	e7fe      	b.n	401570 <Dummy_Handler>
  401572:	bf00      	nop

00401574 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401574:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  401576:	4b20      	ldr	r3, [pc, #128]	; (4015f8 <Reset_Handler+0x84>)
  401578:	4a20      	ldr	r2, [pc, #128]	; (4015fc <Reset_Handler+0x88>)
  40157a:	429a      	cmp	r2, r3
  40157c:	d913      	bls.n	4015a6 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  40157e:	4b20      	ldr	r3, [pc, #128]	; (401600 <Reset_Handler+0x8c>)
  401580:	4a1d      	ldr	r2, [pc, #116]	; (4015f8 <Reset_Handler+0x84>)
  401582:	429a      	cmp	r2, r3
  401584:	d21f      	bcs.n	4015c6 <Reset_Handler+0x52>
  401586:	4611      	mov	r1, r2
  401588:	3204      	adds	r2, #4
  40158a:	3303      	adds	r3, #3
  40158c:	1a9b      	subs	r3, r3, r2
  40158e:	f023 0303 	bic.w	r3, r3, #3
  401592:	3304      	adds	r3, #4
  401594:	4a19      	ldr	r2, [pc, #100]	; (4015fc <Reset_Handler+0x88>)
  401596:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  401598:	f852 0b04 	ldr.w	r0, [r2], #4
  40159c:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  4015a0:	429a      	cmp	r2, r3
  4015a2:	d1f9      	bne.n	401598 <Reset_Handler+0x24>
  4015a4:	e00f      	b.n	4015c6 <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  4015a6:	4b14      	ldr	r3, [pc, #80]	; (4015f8 <Reset_Handler+0x84>)
  4015a8:	4a14      	ldr	r2, [pc, #80]	; (4015fc <Reset_Handler+0x88>)
  4015aa:	429a      	cmp	r2, r3
  4015ac:	d20b      	bcs.n	4015c6 <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4015ae:	4b14      	ldr	r3, [pc, #80]	; (401600 <Reset_Handler+0x8c>)
  4015b0:	4a11      	ldr	r2, [pc, #68]	; (4015f8 <Reset_Handler+0x84>)
  4015b2:	1a9a      	subs	r2, r3, r2
  4015b4:	4813      	ldr	r0, [pc, #76]	; (401604 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4015b6:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  4015b8:	b12a      	cbz	r2, 4015c6 <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  4015ba:	f851 2904 	ldr.w	r2, [r1], #-4
  4015be:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  4015c2:	4281      	cmp	r1, r0
  4015c4:	d1f9      	bne.n	4015ba <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4015c6:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4015c8:	4b0f      	ldr	r3, [pc, #60]	; (401608 <Reset_Handler+0x94>)
  4015ca:	4a10      	ldr	r2, [pc, #64]	; (40160c <Reset_Handler+0x98>)
  4015cc:	429a      	cmp	r2, r3
  4015ce:	d20b      	bcs.n	4015e8 <Reset_Handler+0x74>
  4015d0:	1d13      	adds	r3, r2, #4
  4015d2:	4a0f      	ldr	r2, [pc, #60]	; (401610 <Reset_Handler+0x9c>)
  4015d4:	1ad2      	subs	r2, r2, r3
  4015d6:	f022 0203 	bic.w	r2, r2, #3
  4015da:	441a      	add	r2, r3
  4015dc:	3b04      	subs	r3, #4
		*pDest++ = 0;
  4015de:	2100      	movs	r1, #0
  4015e0:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4015e4:	4293      	cmp	r3, r2
  4015e6:	d1fb      	bne.n	4015e0 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  4015e8:	4b0a      	ldr	r3, [pc, #40]	; (401614 <Reset_Handler+0xa0>)
  4015ea:	4a0b      	ldr	r2, [pc, #44]	; (401618 <Reset_Handler+0xa4>)
  4015ec:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  4015ee:	4b0b      	ldr	r3, [pc, #44]	; (40161c <Reset_Handler+0xa8>)
  4015f0:	4798      	blx	r3

	/* Branch to main function */
	main();
  4015f2:	4b0b      	ldr	r3, [pc, #44]	; (401620 <Reset_Handler+0xac>)
  4015f4:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  4015f6:	e7fe      	b.n	4015f6 <Reset_Handler+0x82>
  4015f8:	20000000 	.word	0x20000000
  4015fc:	0040767c 	.word	0x0040767c
  401600:	2000088c 	.word	0x2000088c
  401604:	00407678 	.word	0x00407678
  401608:	20000d58 	.word	0x20000d58
  40160c:	2000088c 	.word	0x2000088c
  401610:	20000d5b 	.word	0x20000d5b
  401614:	e000ed00 	.word	0xe000ed00
  401618:	00400000 	.word	0x00400000
  40161c:	00401c49 	.word	0x00401c49
  401620:	004019a1 	.word	0x004019a1

00401624 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  401624:	4b3d      	ldr	r3, [pc, #244]	; (40171c <SystemCoreClockUpdate+0xf8>)
  401626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401628:	f003 0303 	and.w	r3, r3, #3
  40162c:	2b03      	cmp	r3, #3
  40162e:	d85d      	bhi.n	4016ec <SystemCoreClockUpdate+0xc8>
  401630:	e8df f003 	tbb	[pc, r3]
  401634:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  401638:	4b39      	ldr	r3, [pc, #228]	; (401720 <SystemCoreClockUpdate+0xfc>)
  40163a:	695b      	ldr	r3, [r3, #20]
  40163c:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401640:	bf14      	ite	ne
  401642:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401646:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40164a:	4b36      	ldr	r3, [pc, #216]	; (401724 <SystemCoreClockUpdate+0x100>)
  40164c:	601a      	str	r2, [r3, #0]
  40164e:	e04d      	b.n	4016ec <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401650:	4b32      	ldr	r3, [pc, #200]	; (40171c <SystemCoreClockUpdate+0xf8>)
  401652:	6a1b      	ldr	r3, [r3, #32]
  401654:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401658:	d003      	beq.n	401662 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  40165a:	4a33      	ldr	r2, [pc, #204]	; (401728 <SystemCoreClockUpdate+0x104>)
  40165c:	4b31      	ldr	r3, [pc, #196]	; (401724 <SystemCoreClockUpdate+0x100>)
  40165e:	601a      	str	r2, [r3, #0]
  401660:	e044      	b.n	4016ec <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401662:	4a32      	ldr	r2, [pc, #200]	; (40172c <SystemCoreClockUpdate+0x108>)
  401664:	4b2f      	ldr	r3, [pc, #188]	; (401724 <SystemCoreClockUpdate+0x100>)
  401666:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401668:	4b2c      	ldr	r3, [pc, #176]	; (40171c <SystemCoreClockUpdate+0xf8>)
  40166a:	6a1b      	ldr	r3, [r3, #32]
  40166c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401670:	2b10      	cmp	r3, #16
  401672:	d002      	beq.n	40167a <SystemCoreClockUpdate+0x56>
  401674:	2b20      	cmp	r3, #32
  401676:	d004      	beq.n	401682 <SystemCoreClockUpdate+0x5e>
  401678:	e038      	b.n	4016ec <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40167a:	4a2d      	ldr	r2, [pc, #180]	; (401730 <SystemCoreClockUpdate+0x10c>)
  40167c:	4b29      	ldr	r3, [pc, #164]	; (401724 <SystemCoreClockUpdate+0x100>)
  40167e:	601a      	str	r2, [r3, #0]
			break;
  401680:	e034      	b.n	4016ec <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401682:	4a29      	ldr	r2, [pc, #164]	; (401728 <SystemCoreClockUpdate+0x104>)
  401684:	4b27      	ldr	r3, [pc, #156]	; (401724 <SystemCoreClockUpdate+0x100>)
  401686:	601a      	str	r2, [r3, #0]
			break;
  401688:	e030      	b.n	4016ec <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40168a:	4b24      	ldr	r3, [pc, #144]	; (40171c <SystemCoreClockUpdate+0xf8>)
  40168c:	6a1b      	ldr	r3, [r3, #32]
  40168e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401692:	d003      	beq.n	40169c <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  401694:	4a24      	ldr	r2, [pc, #144]	; (401728 <SystemCoreClockUpdate+0x104>)
  401696:	4b23      	ldr	r3, [pc, #140]	; (401724 <SystemCoreClockUpdate+0x100>)
  401698:	601a      	str	r2, [r3, #0]
  40169a:	e012      	b.n	4016c2 <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40169c:	4a23      	ldr	r2, [pc, #140]	; (40172c <SystemCoreClockUpdate+0x108>)
  40169e:	4b21      	ldr	r3, [pc, #132]	; (401724 <SystemCoreClockUpdate+0x100>)
  4016a0:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4016a2:	4b1e      	ldr	r3, [pc, #120]	; (40171c <SystemCoreClockUpdate+0xf8>)
  4016a4:	6a1b      	ldr	r3, [r3, #32]
  4016a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4016aa:	2b10      	cmp	r3, #16
  4016ac:	d002      	beq.n	4016b4 <SystemCoreClockUpdate+0x90>
  4016ae:	2b20      	cmp	r3, #32
  4016b0:	d004      	beq.n	4016bc <SystemCoreClockUpdate+0x98>
  4016b2:	e006      	b.n	4016c2 <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4016b4:	4a1e      	ldr	r2, [pc, #120]	; (401730 <SystemCoreClockUpdate+0x10c>)
  4016b6:	4b1b      	ldr	r3, [pc, #108]	; (401724 <SystemCoreClockUpdate+0x100>)
  4016b8:	601a      	str	r2, [r3, #0]
					break;
  4016ba:	e002      	b.n	4016c2 <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4016bc:	4a1a      	ldr	r2, [pc, #104]	; (401728 <SystemCoreClockUpdate+0x104>)
  4016be:	4b19      	ldr	r3, [pc, #100]	; (401724 <SystemCoreClockUpdate+0x100>)
  4016c0:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  4016c2:	4b16      	ldr	r3, [pc, #88]	; (40171c <SystemCoreClockUpdate+0xf8>)
  4016c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016c6:	f003 0303 	and.w	r3, r3, #3
  4016ca:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4016cc:	4a13      	ldr	r2, [pc, #76]	; (40171c <SystemCoreClockUpdate+0xf8>)
  4016ce:	bf07      	ittee	eq
  4016d0:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4016d2:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4016d4:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4016d6:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  4016d8:	4812      	ldr	r0, [pc, #72]	; (401724 <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  4016da:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4016de:	6803      	ldr	r3, [r0, #0]
  4016e0:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  4016e4:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4016e6:	fbb3 f3f2 	udiv	r3, r3, r2
  4016ea:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4016ec:	4b0b      	ldr	r3, [pc, #44]	; (40171c <SystemCoreClockUpdate+0xf8>)
  4016ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016f0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4016f4:	2b70      	cmp	r3, #112	; 0x70
  4016f6:	d107      	bne.n	401708 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  4016f8:	4a0a      	ldr	r2, [pc, #40]	; (401724 <SystemCoreClockUpdate+0x100>)
  4016fa:	6813      	ldr	r3, [r2, #0]
  4016fc:	490d      	ldr	r1, [pc, #52]	; (401734 <SystemCoreClockUpdate+0x110>)
  4016fe:	fba1 1303 	umull	r1, r3, r1, r3
  401702:	085b      	lsrs	r3, r3, #1
  401704:	6013      	str	r3, [r2, #0]
  401706:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401708:	4b04      	ldr	r3, [pc, #16]	; (40171c <SystemCoreClockUpdate+0xf8>)
  40170a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  40170c:	4905      	ldr	r1, [pc, #20]	; (401724 <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40170e:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  401712:	680b      	ldr	r3, [r1, #0]
  401714:	40d3      	lsrs	r3, r2
  401716:	600b      	str	r3, [r1, #0]
  401718:	4770      	bx	lr
  40171a:	bf00      	nop
  40171c:	400e0400 	.word	0x400e0400
  401720:	400e1410 	.word	0x400e1410
  401724:	20000010 	.word	0x20000010
  401728:	00b71b00 	.word	0x00b71b00
  40172c:	003d0900 	.word	0x003d0900
  401730:	007a1200 	.word	0x007a1200
  401734:	aaaaaaab 	.word	0xaaaaaaab

00401738 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  401738:	4b1a      	ldr	r3, [pc, #104]	; (4017a4 <system_init_flash+0x6c>)
  40173a:	4298      	cmp	r0, r3
  40173c:	d807      	bhi.n	40174e <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40173e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  401742:	4a19      	ldr	r2, [pc, #100]	; (4017a8 <system_init_flash+0x70>)
  401744:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401746:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40174a:	6013      	str	r3, [r2, #0]
  40174c:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  40174e:	4b17      	ldr	r3, [pc, #92]	; (4017ac <system_init_flash+0x74>)
  401750:	4298      	cmp	r0, r3
  401752:	d806      	bhi.n	401762 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401754:	4b16      	ldr	r3, [pc, #88]	; (4017b0 <system_init_flash+0x78>)
  401756:	4a14      	ldr	r2, [pc, #80]	; (4017a8 <system_init_flash+0x70>)
  401758:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40175a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40175e:	6013      	str	r3, [r2, #0]
  401760:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  401762:	4b14      	ldr	r3, [pc, #80]	; (4017b4 <system_init_flash+0x7c>)
  401764:	4298      	cmp	r0, r3
  401766:	d806      	bhi.n	401776 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401768:	4b13      	ldr	r3, [pc, #76]	; (4017b8 <system_init_flash+0x80>)
  40176a:	4a0f      	ldr	r2, [pc, #60]	; (4017a8 <system_init_flash+0x70>)
  40176c:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40176e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401772:	6013      	str	r3, [r2, #0]
  401774:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  401776:	4b11      	ldr	r3, [pc, #68]	; (4017bc <system_init_flash+0x84>)
  401778:	4298      	cmp	r0, r3
  40177a:	d806      	bhi.n	40178a <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40177c:	4b10      	ldr	r3, [pc, #64]	; (4017c0 <system_init_flash+0x88>)
  40177e:	4a0a      	ldr	r2, [pc, #40]	; (4017a8 <system_init_flash+0x70>)
  401780:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401782:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401786:	6013      	str	r3, [r2, #0]
  401788:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  40178a:	4b0e      	ldr	r3, [pc, #56]	; (4017c4 <system_init_flash+0x8c>)
  40178c:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40178e:	bf94      	ite	ls
  401790:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401794:	4b0c      	ldrhi	r3, [pc, #48]	; (4017c8 <system_init_flash+0x90>)
  401796:	4a04      	ldr	r2, [pc, #16]	; (4017a8 <system_init_flash+0x70>)
  401798:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40179a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40179e:	6013      	str	r3, [r2, #0]
  4017a0:	4770      	bx	lr
  4017a2:	bf00      	nop
  4017a4:	01312cff 	.word	0x01312cff
  4017a8:	400e0a00 	.word	0x400e0a00
  4017ac:	026259ff 	.word	0x026259ff
  4017b0:	04000100 	.word	0x04000100
  4017b4:	039386ff 	.word	0x039386ff
  4017b8:	04000200 	.word	0x04000200
  4017bc:	04c4b3ff 	.word	0x04c4b3ff
  4017c0:	04000300 	.word	0x04000300
  4017c4:	05f5e0ff 	.word	0x05f5e0ff
  4017c8:	04000500 	.word	0x04000500

004017cc <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4017cc:	4b09      	ldr	r3, [pc, #36]	; (4017f4 <_sbrk+0x28>)
  4017ce:	681b      	ldr	r3, [r3, #0]
  4017d0:	b913      	cbnz	r3, 4017d8 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  4017d2:	4a09      	ldr	r2, [pc, #36]	; (4017f8 <_sbrk+0x2c>)
  4017d4:	4b07      	ldr	r3, [pc, #28]	; (4017f4 <_sbrk+0x28>)
  4017d6:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4017d8:	4b06      	ldr	r3, [pc, #24]	; (4017f4 <_sbrk+0x28>)
  4017da:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4017dc:	181a      	adds	r2, r3, r0
  4017de:	4907      	ldr	r1, [pc, #28]	; (4017fc <_sbrk+0x30>)
  4017e0:	4291      	cmp	r1, r2
  4017e2:	db04      	blt.n	4017ee <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  4017e4:	4610      	mov	r0, r2
  4017e6:	4a03      	ldr	r2, [pc, #12]	; (4017f4 <_sbrk+0x28>)
  4017e8:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4017ea:	4618      	mov	r0, r3
  4017ec:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  4017ee:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  4017f2:	4770      	bx	lr
  4017f4:	20000cec 	.word	0x20000cec
  4017f8:	20003d58 	.word	0x20003d58
  4017fc:	20027ffc 	.word	0x20027ffc

00401800 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401800:	f04f 30ff 	mov.w	r0, #4294967295
  401804:	4770      	bx	lr
  401806:	bf00      	nop

00401808 <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401808:	2000      	movs	r0, #0
  40180a:	4770      	bx	lr

0040180c <Button2_Handler>:
/**
 *  Handle Interrupcao botao 2.
 */
	
static void Button2_Handler(uint32_t id, uint32_t mask)
{
  40180c:	4770      	bx	lr
  40180e:	bf00      	nop

00401810 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401810:	b5f0      	push	{r4, r5, r6, r7, lr}
  401812:	b083      	sub	sp, #12
  401814:	4605      	mov	r5, r0
  401816:	460c      	mov	r4, r1
	uint32_t val = 0;
  401818:	2300      	movs	r3, #0
  40181a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40181c:	4b18      	ldr	r3, [pc, #96]	; (401880 <usart_serial_getchar+0x70>)
  40181e:	4298      	cmp	r0, r3
  401820:	d107      	bne.n	401832 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  401822:	461f      	mov	r7, r3
  401824:	4e17      	ldr	r6, [pc, #92]	; (401884 <usart_serial_getchar+0x74>)
  401826:	4638      	mov	r0, r7
  401828:	4621      	mov	r1, r4
  40182a:	47b0      	blx	r6
  40182c:	2800      	cmp	r0, #0
  40182e:	d1fa      	bne.n	401826 <usart_serial_getchar+0x16>
  401830:	e017      	b.n	401862 <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401832:	4b15      	ldr	r3, [pc, #84]	; (401888 <usart_serial_getchar+0x78>)
  401834:	4298      	cmp	r0, r3
  401836:	d107      	bne.n	401848 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  401838:	461e      	mov	r6, r3
  40183a:	4d12      	ldr	r5, [pc, #72]	; (401884 <usart_serial_getchar+0x74>)
  40183c:	4630      	mov	r0, r6
  40183e:	4621      	mov	r1, r4
  401840:	47a8      	blx	r5
  401842:	2800      	cmp	r0, #0
  401844:	d1fa      	bne.n	40183c <usart_serial_getchar+0x2c>
  401846:	e018      	b.n	40187a <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401848:	4b10      	ldr	r3, [pc, #64]	; (40188c <usart_serial_getchar+0x7c>)
  40184a:	4298      	cmp	r0, r3
  40184c:	d109      	bne.n	401862 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  40184e:	461e      	mov	r6, r3
  401850:	4d0f      	ldr	r5, [pc, #60]	; (401890 <usart_serial_getchar+0x80>)
  401852:	4630      	mov	r0, r6
  401854:	a901      	add	r1, sp, #4
  401856:	47a8      	blx	r5
  401858:	2800      	cmp	r0, #0
  40185a:	d1fa      	bne.n	401852 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  40185c:	9b01      	ldr	r3, [sp, #4]
  40185e:	7023      	strb	r3, [r4, #0]
  401860:	e00b      	b.n	40187a <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401862:	4b0c      	ldr	r3, [pc, #48]	; (401894 <usart_serial_getchar+0x84>)
  401864:	429d      	cmp	r5, r3
  401866:	d108      	bne.n	40187a <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  401868:	461e      	mov	r6, r3
  40186a:	4d09      	ldr	r5, [pc, #36]	; (401890 <usart_serial_getchar+0x80>)
  40186c:	4630      	mov	r0, r6
  40186e:	a901      	add	r1, sp, #4
  401870:	47a8      	blx	r5
  401872:	2800      	cmp	r0, #0
  401874:	d1fa      	bne.n	40186c <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  401876:	9b01      	ldr	r3, [sp, #4]
  401878:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40187a:	b003      	add	sp, #12
  40187c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40187e:	bf00      	nop
  401880:	400e0600 	.word	0x400e0600
  401884:	00401531 	.word	0x00401531
  401888:	400e0800 	.word	0x400e0800
  40188c:	40024000 	.word	0x40024000
  401890:	00401559 	.word	0x00401559
  401894:	40028000 	.word	0x40028000

00401898 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401898:	b570      	push	{r4, r5, r6, lr}
  40189a:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40189c:	4b18      	ldr	r3, [pc, #96]	; (401900 <usart_serial_putchar+0x68>)
  40189e:	4298      	cmp	r0, r3
  4018a0:	d108      	bne.n	4018b4 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  4018a2:	461e      	mov	r6, r3
  4018a4:	4d17      	ldr	r5, [pc, #92]	; (401904 <usart_serial_putchar+0x6c>)
  4018a6:	4630      	mov	r0, r6
  4018a8:	4621      	mov	r1, r4
  4018aa:	47a8      	blx	r5
  4018ac:	2800      	cmp	r0, #0
  4018ae:	d1fa      	bne.n	4018a6 <usart_serial_putchar+0xe>
		return 1;
  4018b0:	2001      	movs	r0, #1
  4018b2:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4018b4:	4b14      	ldr	r3, [pc, #80]	; (401908 <usart_serial_putchar+0x70>)
  4018b6:	4298      	cmp	r0, r3
  4018b8:	d108      	bne.n	4018cc <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  4018ba:	461e      	mov	r6, r3
  4018bc:	4d11      	ldr	r5, [pc, #68]	; (401904 <usart_serial_putchar+0x6c>)
  4018be:	4630      	mov	r0, r6
  4018c0:	4621      	mov	r1, r4
  4018c2:	47a8      	blx	r5
  4018c4:	2800      	cmp	r0, #0
  4018c6:	d1fa      	bne.n	4018be <usart_serial_putchar+0x26>
		return 1;
  4018c8:	2001      	movs	r0, #1
  4018ca:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4018cc:	4b0f      	ldr	r3, [pc, #60]	; (40190c <usart_serial_putchar+0x74>)
  4018ce:	4298      	cmp	r0, r3
  4018d0:	d108      	bne.n	4018e4 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  4018d2:	461e      	mov	r6, r3
  4018d4:	4d0e      	ldr	r5, [pc, #56]	; (401910 <usart_serial_putchar+0x78>)
  4018d6:	4630      	mov	r0, r6
  4018d8:	4621      	mov	r1, r4
  4018da:	47a8      	blx	r5
  4018dc:	2800      	cmp	r0, #0
  4018de:	d1fa      	bne.n	4018d6 <usart_serial_putchar+0x3e>
		return 1;
  4018e0:	2001      	movs	r0, #1
  4018e2:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4018e4:	4b0b      	ldr	r3, [pc, #44]	; (401914 <usart_serial_putchar+0x7c>)
  4018e6:	4298      	cmp	r0, r3
  4018e8:	d108      	bne.n	4018fc <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  4018ea:	461e      	mov	r6, r3
  4018ec:	4d08      	ldr	r5, [pc, #32]	; (401910 <usart_serial_putchar+0x78>)
  4018ee:	4630      	mov	r0, r6
  4018f0:	4621      	mov	r1, r4
  4018f2:	47a8      	blx	r5
  4018f4:	2800      	cmp	r0, #0
  4018f6:	d1fa      	bne.n	4018ee <usart_serial_putchar+0x56>
		return 1;
  4018f8:	2001      	movs	r0, #1
  4018fa:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4018fc:	2000      	movs	r0, #0
}
  4018fe:	bd70      	pop	{r4, r5, r6, pc}
  401900:	400e0600 	.word	0x400e0600
  401904:	00401521 	.word	0x00401521
  401908:	400e0800 	.word	0x400e0800
  40190c:	40024000 	.word	0x40024000
  401910:	00401545 	.word	0x00401545
  401914:	40028000 	.word	0x40028000

00401918 <Button1_Handler>:
/************************************************************************/

//Boto

static void Button1_Handler(uint32_t id, uint32_t mask)
{
  401918:	b570      	push	{r4, r5, r6, lr}
	ili93xx_set_foreground_color(COLOR_WHITE);
  40191a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  40191e:	4d0d      	ldr	r5, [pc, #52]	; (401954 <Button1_Handler+0x3c>)
  401920:	47a8      	blx	r5
	ili93xx_draw_filled_rectangle(120,110,140,130);
  401922:	2078      	movs	r0, #120	; 0x78
  401924:	216e      	movs	r1, #110	; 0x6e
  401926:	228c      	movs	r2, #140	; 0x8c
  401928:	2382      	movs	r3, #130	; 0x82
  40192a:	4c0b      	ldr	r4, [pc, #44]	; (401958 <Button1_Handler+0x40>)
  40192c:	47a0      	blx	r4
	//Increase Counter
	counter++;
  40192e:	4a0b      	ldr	r2, [pc, #44]	; (40195c <Button1_Handler+0x44>)
  401930:	6813      	ldr	r3, [r2, #0]
  401932:	3301      	adds	r3, #1
  401934:	6013      	str	r3, [r2, #0]
	
	sprintf(buffer, 10, "%d", counter);
  401936:	4c0a      	ldr	r4, [pc, #40]	; (401960 <Button1_Handler+0x48>)
  401938:	4620      	mov	r0, r4
  40193a:	210a      	movs	r1, #10
  40193c:	4a09      	ldr	r2, [pc, #36]	; (401964 <Button1_Handler+0x4c>)
  40193e:	4e0a      	ldr	r6, [pc, #40]	; (401968 <Button1_Handler+0x50>)
  401940:	47b0      	blx	r6
	ili93xx_set_foreground_color(COLOR_BLACK);
  401942:	2000      	movs	r0, #0
  401944:	47a8      	blx	r5
	ili93xx_draw_string(130, 120, (uint8_t *) buffer);
  401946:	2082      	movs	r0, #130	; 0x82
  401948:	2178      	movs	r1, #120	; 0x78
  40194a:	4622      	mov	r2, r4
  40194c:	4b07      	ldr	r3, [pc, #28]	; (40196c <Button1_Handler+0x54>)
  40194e:	4798      	blx	r3
  401950:	bd70      	pop	{r4, r5, r6, pc}
  401952:	bf00      	nop
  401954:	004005c1 	.word	0x004005c1
  401958:	00400a01 	.word	0x00400a01
  40195c:	20000cfc 	.word	0x20000cfc
  401960:	20000cf0 	.word	0x20000cf0
  401964:	00407494 	.word	0x00407494
  401968:	00401e3d 	.word	0x00401e3d
  40196c:	00400b91 	.word	0x00400b91

00401970 <TC0_Handler>:

/**
 *  Interrupt handler for TC0 interrupt. 
 */
void TC0_Handler(void)
{
  401970:	b500      	push	{lr}
  401972:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

	/* Clear status bit to acknowledge interrupt */
	ul_dummy = tc_get_status(TC0,0);
  401974:	4806      	ldr	r0, [pc, #24]	; (401990 <TC0_Handler+0x20>)
  401976:	2100      	movs	r1, #0
  401978:	4b06      	ldr	r3, [pc, #24]	; (401994 <TC0_Handler+0x24>)
  40197a:	4798      	blx	r3
  40197c:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  40197e:	9b01      	ldr	r3, [sp, #4]

	/**TODO  Atualiza Tempo */
		ili93xx_draw_string(80, 140, (uint8_t *)"4");
  401980:	2050      	movs	r0, #80	; 0x50
  401982:	218c      	movs	r1, #140	; 0x8c
  401984:	4a04      	ldr	r2, [pc, #16]	; (401998 <TC0_Handler+0x28>)
  401986:	4b05      	ldr	r3, [pc, #20]	; (40199c <TC0_Handler+0x2c>)
  401988:	4798      	blx	r3




}
  40198a:	b003      	add	sp, #12
  40198c:	f85d fb04 	ldr.w	pc, [sp], #4
  401990:	40010000 	.word	0x40010000
  401994:	0040015d 	.word	0x0040015d
  401998:	00407498 	.word	0x00407498
  40199c:	00400b91 	.word	0x00400b91

004019a0 <main>:
 * \brief Application entry point for smc_lcd example.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  4019a0:	b580      	push	{r7, lr}
  4019a2:	b086      	sub	sp, #24
	sysclk_init();
  4019a4:	4b76      	ldr	r3, [pc, #472]	; (401b80 <main+0x1e0>)
  4019a6:	4798      	blx	r3
	board_init();
  4019a8:	4b76      	ldr	r3, [pc, #472]	; (401b84 <main+0x1e4>)
  4019aa:	4798      	blx	r3
  4019ac:	2008      	movs	r0, #8
  4019ae:	4d76      	ldr	r5, [pc, #472]	; (401b88 <main+0x1e8>)
  4019b0:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4019b2:	4c76      	ldr	r4, [pc, #472]	; (401b8c <main+0x1ec>)
  4019b4:	4b76      	ldr	r3, [pc, #472]	; (401b90 <main+0x1f0>)
  4019b6:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4019b8:	4a76      	ldr	r2, [pc, #472]	; (401b94 <main+0x1f4>)
  4019ba:	4b77      	ldr	r3, [pc, #476]	; (401b98 <main+0x1f8>)
  4019bc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4019be:	4a77      	ldr	r2, [pc, #476]	; (401b9c <main+0x1fc>)
  4019c0:	4b77      	ldr	r3, [pc, #476]	; (401ba0 <main+0x200>)
  4019c2:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4019c4:	4b77      	ldr	r3, [pc, #476]	; (401ba4 <main+0x204>)
  4019c6:	9303      	str	r3, [sp, #12]
	uart_settings.ul_baudrate = opt->baudrate;
  4019c8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4019cc:	9304      	str	r3, [sp, #16]
	uart_settings.ul_mode = opt->paritytype;
  4019ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4019d2:	9305      	str	r3, [sp, #20]
  4019d4:	2008      	movs	r0, #8
  4019d6:	47a8      	blx	r5
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4019d8:	4620      	mov	r0, r4
  4019da:	a903      	add	r1, sp, #12
  4019dc:	4b72      	ldr	r3, [pc, #456]	; (401ba8 <main+0x208>)
  4019de:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4019e0:	4e72      	ldr	r6, [pc, #456]	; (401bac <main+0x20c>)
  4019e2:	6833      	ldr	r3, [r6, #0]
  4019e4:	6898      	ldr	r0, [r3, #8]
  4019e6:	2100      	movs	r1, #0
  4019e8:	4c71      	ldr	r4, [pc, #452]	; (401bb0 <main+0x210>)
  4019ea:	47a0      	blx	r4
	setbuf(stdin, NULL);
  4019ec:	6833      	ldr	r3, [r6, #0]
  4019ee:	6858      	ldr	r0, [r3, #4]
  4019f0:	2100      	movs	r1, #0
  4019f2:	47a0      	blx	r4

	/** Initialize debug console */
	configure_console();

	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  4019f4:	200a      	movs	r0, #10
  4019f6:	47a8      	blx	r5

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  4019f8:	4c6e      	ldr	r4, [pc, #440]	; (401bb4 <main+0x214>)
  4019fa:	4620      	mov	r0, r4
  4019fc:	2101      	movs	r1, #1
  4019fe:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  401a02:	4b6d      	ldr	r3, [pc, #436]	; (401bb8 <main+0x218>)
  401a04:	4798      	blx	r3
			| SMC_SETUP_NCS_WR_SETUP(2)
			| SMC_SETUP_NRD_SETUP(2)
			| SMC_SETUP_NCS_RD_SETUP(2));
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  401a06:	4620      	mov	r0, r4
  401a08:	2101      	movs	r1, #1
  401a0a:	4a6c      	ldr	r2, [pc, #432]	; (401bbc <main+0x21c>)
  401a0c:	4b6c      	ldr	r3, [pc, #432]	; (401bc0 <main+0x220>)
  401a0e:	4798      	blx	r3
			| SMC_PULSE_NCS_WR_PULSE(4)
			| SMC_PULSE_NRD_PULSE(10)
			| SMC_PULSE_NCS_RD_PULSE(10));
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  401a10:	4620      	mov	r0, r4
  401a12:	2101      	movs	r1, #1
  401a14:	4a6b      	ldr	r2, [pc, #428]	; (401bc4 <main+0x224>)
  401a16:	4b6c      	ldr	r3, [pc, #432]	; (401bc8 <main+0x228>)
  401a18:	4798      	blx	r3
#if ((!defined(SAM4S)) && (!defined(SAM4E)))
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
			| SMC_MODE_WRITE_MODE
			| SMC_MODE_DBW_8_BIT);
#else
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  401a1a:	4620      	mov	r0, r4
  401a1c:	2101      	movs	r1, #1
  401a1e:	2203      	movs	r2, #3
  401a20:	4b6a      	ldr	r3, [pc, #424]	; (401bcc <main+0x22c>)
  401a22:	4798      	blx	r3
			| SMC_MODE_WRITE_MODE);
#endif
	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  401a24:	4e6a      	ldr	r6, [pc, #424]	; (401bd0 <main+0x230>)
  401a26:	f04f 08f0 	mov.w	r8, #240	; 0xf0
  401a2a:	f8c6 8000 	str.w	r8, [r6]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  401a2e:	f44f 77a0 	mov.w	r7, #320	; 0x140
  401a32:	6077      	str	r7, [r6, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  401a34:	2400      	movs	r4, #0
  401a36:	60b4      	str	r4, [r6, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  401a38:	f06f 497f 	mvn.w	r9, #4278190080	; 0xff000000
  401a3c:	f8c6 900c 	str.w	r9, [r6, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  401a40:	4b64      	ldr	r3, [pc, #400]	; (401bd4 <main+0x234>)
  401a42:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  401a44:	4630      	mov	r0, r6
  401a46:	4b64      	ldr	r3, [pc, #400]	; (401bd8 <main+0x238>)
  401a48:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401a4a:	2008      	movs	r0, #8
  401a4c:	4b63      	ldr	r3, [pc, #396]	; (401bdc <main+0x23c>)
  401a4e:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  401a50:	4648      	mov	r0, r9
  401a52:	4e63      	ldr	r6, [pc, #396]	; (401be0 <main+0x240>)
  401a54:	47b0      	blx	r6
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  401a56:	4620      	mov	r0, r4
  401a58:	4621      	mov	r1, r4
  401a5a:	4642      	mov	r2, r8
  401a5c:	463b      	mov	r3, r7
  401a5e:	4f61      	ldr	r7, [pc, #388]	; (401be4 <main+0x244>)
  401a60:	47b8      	blx	r7
			ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  401a62:	4b61      	ldr	r3, [pc, #388]	; (401be8 <main+0x248>)
  401a64:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  401a66:	4620      	mov	r0, r4
  401a68:	4621      	mov	r1, r4
  401a6a:	4b60      	ldr	r3, [pc, #384]	; (401bec <main+0x24c>)
  401a6c:	4798      	blx	r3
	/*
	*
	*Cabealho
	*
	*/
	ili93xx_set_foreground_color(COLOR_BLACK);
  401a6e:	4620      	mov	r0, r4
  401a70:	47b0      	blx	r6
	ili93xx_draw_string(10, 20, (uint8_t *)"Rodrigo");
  401a72:	200a      	movs	r0, #10
  401a74:	2114      	movs	r1, #20
  401a76:	4a5e      	ldr	r2, [pc, #376]	; (401bf0 <main+0x250>)
  401a78:	4e5e      	ldr	r6, [pc, #376]	; (401bf4 <main+0x254>)
  401a7a:	47b0      	blx	r6
	
	ili93xx_draw_string(10, 40, (uint8_t *)"Eric");
  401a7c:	200a      	movs	r0, #10
  401a7e:	2128      	movs	r1, #40	; 0x28
  401a80:	4a5d      	ldr	r2, [pc, #372]	; (401bf8 <main+0x258>)
  401a82:	47b0      	blx	r6
	
	ili93xx_draw_string(10, 60, (uint8_t *)"Thiago");
  401a84:	200a      	movs	r0, #10
  401a86:	213c      	movs	r1, #60	; 0x3c
  401a88:	4a5c      	ldr	r2, [pc, #368]	; (401bfc <main+0x25c>)
  401a8a:	47b0      	blx	r6

	ili93xx_draw_line(0, 90, 400, 90);
  401a8c:	4620      	mov	r0, r4
  401a8e:	215a      	movs	r1, #90	; 0x5a
  401a90:	f44f 72c8 	mov.w	r2, #400	; 0x190
  401a94:	460b      	mov	r3, r1
  401a96:	4f5a      	ldr	r7, [pc, #360]	; (401c00 <main+0x260>)
  401a98:	47b8      	blx	r7

	ili93xx_draw_line(0, 100, 400, 100);
  401a9a:	4620      	mov	r0, r4
  401a9c:	2164      	movs	r1, #100	; 0x64
  401a9e:	f44f 72c8 	mov.w	r2, #400	; 0x190
  401aa2:	460b      	mov	r3, r1
  401aa4:	47b8      	blx	r7
	
	//Fim do cabealho
	
	//Contador
	
	ili93xx_draw_string(10, 120, (uint8_t *)"Contador: ");
  401aa6:	200a      	movs	r0, #10
  401aa8:	2178      	movs	r1, #120	; 0x78
  401aaa:	4a56      	ldr	r2, [pc, #344]	; (401c04 <main+0x264>)
  401aac:	47b0      	blx	r6
	
		//Elapsed_Time
	ili93xx_draw_string(10, 140, (uint8_t *)"Time:");
  401aae:	200a      	movs	r0, #10
  401ab0:	218c      	movs	r1, #140	; 0x8c
  401ab2:	4a55      	ldr	r2, [pc, #340]	; (401c08 <main+0x268>)
  401ab4:	47b0      	blx	r6

	
	

	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401ab6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401aba:	4b54      	ldr	r3, [pc, #336]	; (401c0c <main+0x26c>)
  401abc:	605a      	str	r2, [r3, #4]
	
	/*
	*	Ativa o clock do perifrico TC 0
	* 
	*/
	pmc_enable_periph_clk(ID_TC0);
  401abe:	2017      	movs	r0, #23
  401ac0:	47a8      	blx	r5
	*	SLCK	= 32_768		(rtc)
	*
	* Uma opo para achar o valor do divisor  utilizar a funcao
	* tc_find_mck_divisor()
	*/
	tc_init(TC0,0,TC_CMR_CPCTRG | TC_CMR_TCCLKS_TIMER_CLOCK5);
  401ac2:	4f53      	ldr	r7, [pc, #332]	; (401c10 <main+0x270>)
  401ac4:	4638      	mov	r0, r7
  401ac6:	4621      	mov	r1, r4
  401ac8:	f244 0204 	movw	r2, #16388	; 0x4004
  401acc:	4b51      	ldr	r3, [pc, #324]	; (401c14 <main+0x274>)
  401ace:	4798      	blx	r3
	*	| /
	*	|-----------------> t
	*
	*
	*/
	tc_write_rc(TC0,0,8192);
  401ad0:	4638      	mov	r0, r7
  401ad2:	4621      	mov	r1, r4
  401ad4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401ad8:	4b4f      	ldr	r3, [pc, #316]	; (401c18 <main+0x278>)
  401ada:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401adc:	4e4f      	ldr	r6, [pc, #316]	; (401c1c <main+0x27c>)
  401ade:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  401ae2:	6033      	str	r3, [r6, #0]
	*	#define TC_IER_CPCS  (0x1u << 4)	RC Compare 
	*	#define TC_IER_LDRAS (0x1u << 5)	RA Loading 
	*	#define TC_IER_LDRBS (0x1u << 6)	RB Loading 
	*	#define TC_IER_ETRGS (0x1u << 7)	External Trigger 
	*/
	tc_enable_interrupt(TC0,0,TC_IER_CPCS);
  401ae4:	4638      	mov	r0, r7
  401ae6:	4621      	mov	r1, r4
  401ae8:	2210      	movs	r2, #16
  401aea:	4b4d      	ldr	r3, [pc, #308]	; (401c20 <main+0x280>)
  401aec:	4798      	blx	r3
	
	tc_start(TC0,0);
  401aee:	4638      	mov	r0, r7
  401af0:	4621      	mov	r1, r4
  401af2:	4b4c      	ldr	r3, [pc, #304]	; (401c24 <main+0x284>)
  401af4:	4798      	blx	r3
 *  Configure the PIO as inputs and generate corresponding interrupt when
 *  pressed or released.
 */
static void configure_buttons(int counter)
{
	pmc_enable_periph_clk(PIN_PUSHBUTTON_1_ID);
  401af6:	200c      	movs	r0, #12
  401af8:	47a8      	blx	r5
	pmc_enable_periph_clk(PIN_PUSHBUTTON_2_ID);	
  401afa:	200d      	movs	r0, #13
  401afc:	47a8      	blx	r5
	pio_set_input(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401afe:	f507 2751 	add.w	r7, r7, #856064	; 0xd1000
  401b02:	4638      	mov	r0, r7
  401b04:	2108      	movs	r1, #8
  401b06:	2209      	movs	r2, #9
  401b08:	f8df 8130 	ldr.w	r8, [pc, #304]	; 401c3c <main+0x29c>
  401b0c:	47c0      	blx	r8
	pio_set_input(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401b0e:	4d46      	ldr	r5, [pc, #280]	; (401c28 <main+0x288>)
  401b10:	4628      	mov	r0, r5
  401b12:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401b16:	2209      	movs	r2, #9
  401b18:	47c0      	blx	r8
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  401b1a:	4638      	mov	r0, r7
  401b1c:	2108      	movs	r1, #8
  401b1e:	220a      	movs	r2, #10
  401b20:	f8df 811c 	ldr.w	r8, [pc, #284]	; 401c40 <main+0x2a0>
  401b24:	47c0      	blx	r8
	pio_set_debounce_filter(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK, 10);	
  401b26:	4628      	mov	r0, r5
  401b28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401b2c:	220a      	movs	r2, #10
  401b2e:	47c0      	blx	r8
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID, PIN_PUSHBUTTON_1_MASK, PIO_IT_FALL_EDGE | PIO_PULLUP, Button1_Handler);
  401b30:	4b3e      	ldr	r3, [pc, #248]	; (401c2c <main+0x28c>)
  401b32:	9300      	str	r3, [sp, #0]
  401b34:	4638      	mov	r0, r7
  401b36:	210c      	movs	r1, #12
  401b38:	2208      	movs	r2, #8
  401b3a:	2351      	movs	r3, #81	; 0x51
  401b3c:	f8df 8104 	ldr.w	r8, [pc, #260]	; 401c44 <main+0x2a4>
  401b40:	47c0      	blx	r8
	pio_handler_set(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_ID, PIN_PUSHBUTTON_2_MASK, PIO_IT_FALL_EDGE | PIO_PULLUP, Button2_Handler);	
  401b42:	4b3b      	ldr	r3, [pc, #236]	; (401c30 <main+0x290>)
  401b44:	9300      	str	r3, [sp, #0]
  401b46:	4628      	mov	r0, r5
  401b48:	210d      	movs	r1, #13
  401b4a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401b4e:	2351      	movs	r3, #81	; 0x51
  401b50:	47c0      	blx	r8
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO , PIN_PUSHBUTTON_1_MASK);
  401b52:	4638      	mov	r0, r7
  401b54:	2108      	movs	r1, #8
  401b56:	4f37      	ldr	r7, [pc, #220]	; (401c34 <main+0x294>)
  401b58:	47b8      	blx	r7
	pio_enable_interrupt(PIN_PUSHBUTTON_2_PIO , PIN_PUSHBUTTON_2_MASK);
  401b5a:	4628      	mov	r0, r5
  401b5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401b60:	47b8      	blx	r7
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401b62:	f886 430c 	strb.w	r4, [r6, #780]	; 0x30c
  401b66:	f886 430d 	strb.w	r4, [r6, #781]	; 0x30d
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401b6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401b6e:	6033      	str	r3, [r6, #0]
  401b70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401b74:	6033      	str	r3, [r6, #0]
	
	/* Configura os botes */
	configure_buttons(counter);

	while (1) {
				pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401b76:	2502      	movs	r5, #2
  401b78:	4c2f      	ldr	r4, [pc, #188]	; (401c38 <main+0x298>)
  401b7a:	4628      	mov	r0, r5
  401b7c:	47a0      	blx	r4

	}
  401b7e:	e7fc      	b.n	401b7a <main+0x1da>
  401b80:	00400165 	.word	0x00400165
  401b84:	00400255 	.word	0x00400255
  401b88:	00401185 	.word	0x00401185
  401b8c:	400e0600 	.word	0x400e0600
  401b90:	20000d3c 	.word	0x20000d3c
  401b94:	00401899 	.word	0x00401899
  401b98:	20000d38 	.word	0x20000d38
  401b9c:	00401811 	.word	0x00401811
  401ba0:	20000d34 	.word	0x20000d34
  401ba4:	07270e00 	.word	0x07270e00
  401ba8:	004014e9 	.word	0x004014e9
  401bac:	20000440 	.word	0x20000440
  401bb0:	00401d35 	.word	0x00401d35
  401bb4:	400e0000 	.word	0x400e0000
  401bb8:	00400c3d 	.word	0x00400c3d
  401bbc:	0a0a0404 	.word	0x0a0a0404
  401bc0:	00400c45 	.word	0x00400c45
  401bc4:	0016000a 	.word	0x0016000a
  401bc8:	00400c4d 	.word	0x00400c4d
  401bcc:	00400c55 	.word	0x00400c55
  401bd0:	20000d44 	.word	0x20000d44
  401bd4:	00400369 	.word	0x00400369
  401bd8:	004006a1 	.word	0x004006a1
  401bdc:	0040030d 	.word	0x0040030d
  401be0:	004005c1 	.word	0x004005c1
  401be4:	00400a01 	.word	0x00400a01
  401be8:	0040058d 	.word	0x0040058d
  401bec:	0040067d 	.word	0x0040067d
  401bf0:	0040749c 	.word	0x0040749c
  401bf4:	00400b91 	.word	0x00400b91
  401bf8:	004074a4 	.word	0x004074a4
  401bfc:	004074ac 	.word	0x004074ac
  401c00:	00400ac5 	.word	0x00400ac5
  401c04:	004074b4 	.word	0x004074b4
  401c08:	004074c0 	.word	0x004074c0
  401c0c:	400e1450 	.word	0x400e1450
  401c10:	40010000 	.word	0x40010000
  401c14:	00400129 	.word	0x00400129
  401c18:	0040014d 	.word	0x0040014d
  401c1c:	e000e100 	.word	0xe000e100
  401c20:	00400155 	.word	0x00400155
  401c24:	00400145 	.word	0x00400145
  401c28:	400e1200 	.word	0x400e1200
  401c2c:	00401919 	.word	0x00401919
  401c30:	0040180d 	.word	0x0040180d
  401c34:	00400d99 	.word	0x00400d99
  401c38:	00401235 	.word	0x00401235
  401c3c:	00400d0d 	.word	0x00400d0d
  401c40:	00400c5d 	.word	0x00400c5d
  401c44:	00401011 	.word	0x00401011

00401c48 <__libc_init_array>:
  401c48:	b570      	push	{r4, r5, r6, lr}
  401c4a:	4e0f      	ldr	r6, [pc, #60]	; (401c88 <__libc_init_array+0x40>)
  401c4c:	4d0f      	ldr	r5, [pc, #60]	; (401c8c <__libc_init_array+0x44>)
  401c4e:	1b76      	subs	r6, r6, r5
  401c50:	10b6      	asrs	r6, r6, #2
  401c52:	bf18      	it	ne
  401c54:	2400      	movne	r4, #0
  401c56:	d005      	beq.n	401c64 <__libc_init_array+0x1c>
  401c58:	3401      	adds	r4, #1
  401c5a:	f855 3b04 	ldr.w	r3, [r5], #4
  401c5e:	4798      	blx	r3
  401c60:	42a6      	cmp	r6, r4
  401c62:	d1f9      	bne.n	401c58 <__libc_init_array+0x10>
  401c64:	4e0a      	ldr	r6, [pc, #40]	; (401c90 <__libc_init_array+0x48>)
  401c66:	4d0b      	ldr	r5, [pc, #44]	; (401c94 <__libc_init_array+0x4c>)
  401c68:	1b76      	subs	r6, r6, r5
  401c6a:	f005 fcf1 	bl	407650 <_init>
  401c6e:	10b6      	asrs	r6, r6, #2
  401c70:	bf18      	it	ne
  401c72:	2400      	movne	r4, #0
  401c74:	d006      	beq.n	401c84 <__libc_init_array+0x3c>
  401c76:	3401      	adds	r4, #1
  401c78:	f855 3b04 	ldr.w	r3, [r5], #4
  401c7c:	4798      	blx	r3
  401c7e:	42a6      	cmp	r6, r4
  401c80:	d1f9      	bne.n	401c76 <__libc_init_array+0x2e>
  401c82:	bd70      	pop	{r4, r5, r6, pc}
  401c84:	bd70      	pop	{r4, r5, r6, pc}
  401c86:	bf00      	nop
  401c88:	0040765c 	.word	0x0040765c
  401c8c:	0040765c 	.word	0x0040765c
  401c90:	00407664 	.word	0x00407664
  401c94:	0040765c 	.word	0x0040765c

00401c98 <memset>:
  401c98:	b470      	push	{r4, r5, r6}
  401c9a:	0784      	lsls	r4, r0, #30
  401c9c:	d046      	beq.n	401d2c <memset+0x94>
  401c9e:	1e54      	subs	r4, r2, #1
  401ca0:	2a00      	cmp	r2, #0
  401ca2:	d041      	beq.n	401d28 <memset+0x90>
  401ca4:	b2cd      	uxtb	r5, r1
  401ca6:	4603      	mov	r3, r0
  401ca8:	e002      	b.n	401cb0 <memset+0x18>
  401caa:	1e62      	subs	r2, r4, #1
  401cac:	b3e4      	cbz	r4, 401d28 <memset+0x90>
  401cae:	4614      	mov	r4, r2
  401cb0:	f803 5b01 	strb.w	r5, [r3], #1
  401cb4:	079a      	lsls	r2, r3, #30
  401cb6:	d1f8      	bne.n	401caa <memset+0x12>
  401cb8:	2c03      	cmp	r4, #3
  401cba:	d92e      	bls.n	401d1a <memset+0x82>
  401cbc:	b2cd      	uxtb	r5, r1
  401cbe:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401cc2:	2c0f      	cmp	r4, #15
  401cc4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401cc8:	d919      	bls.n	401cfe <memset+0x66>
  401cca:	f103 0210 	add.w	r2, r3, #16
  401cce:	4626      	mov	r6, r4
  401cd0:	3e10      	subs	r6, #16
  401cd2:	2e0f      	cmp	r6, #15
  401cd4:	f842 5c10 	str.w	r5, [r2, #-16]
  401cd8:	f842 5c0c 	str.w	r5, [r2, #-12]
  401cdc:	f842 5c08 	str.w	r5, [r2, #-8]
  401ce0:	f842 5c04 	str.w	r5, [r2, #-4]
  401ce4:	f102 0210 	add.w	r2, r2, #16
  401ce8:	d8f2      	bhi.n	401cd0 <memset+0x38>
  401cea:	f1a4 0210 	sub.w	r2, r4, #16
  401cee:	f022 020f 	bic.w	r2, r2, #15
  401cf2:	f004 040f 	and.w	r4, r4, #15
  401cf6:	3210      	adds	r2, #16
  401cf8:	2c03      	cmp	r4, #3
  401cfa:	4413      	add	r3, r2
  401cfc:	d90d      	bls.n	401d1a <memset+0x82>
  401cfe:	461e      	mov	r6, r3
  401d00:	4622      	mov	r2, r4
  401d02:	3a04      	subs	r2, #4
  401d04:	2a03      	cmp	r2, #3
  401d06:	f846 5b04 	str.w	r5, [r6], #4
  401d0a:	d8fa      	bhi.n	401d02 <memset+0x6a>
  401d0c:	1f22      	subs	r2, r4, #4
  401d0e:	f022 0203 	bic.w	r2, r2, #3
  401d12:	3204      	adds	r2, #4
  401d14:	4413      	add	r3, r2
  401d16:	f004 0403 	and.w	r4, r4, #3
  401d1a:	b12c      	cbz	r4, 401d28 <memset+0x90>
  401d1c:	b2c9      	uxtb	r1, r1
  401d1e:	441c      	add	r4, r3
  401d20:	f803 1b01 	strb.w	r1, [r3], #1
  401d24:	42a3      	cmp	r3, r4
  401d26:	d1fb      	bne.n	401d20 <memset+0x88>
  401d28:	bc70      	pop	{r4, r5, r6}
  401d2a:	4770      	bx	lr
  401d2c:	4614      	mov	r4, r2
  401d2e:	4603      	mov	r3, r0
  401d30:	e7c2      	b.n	401cb8 <memset+0x20>
  401d32:	bf00      	nop

00401d34 <setbuf>:
  401d34:	2900      	cmp	r1, #0
  401d36:	bf0c      	ite	eq
  401d38:	2202      	moveq	r2, #2
  401d3a:	2200      	movne	r2, #0
  401d3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401d40:	f000 b800 	b.w	401d44 <setvbuf>

00401d44 <setvbuf>:
  401d44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401d48:	4c3a      	ldr	r4, [pc, #232]	; (401e34 <setvbuf+0xf0>)
  401d4a:	6826      	ldr	r6, [r4, #0]
  401d4c:	460d      	mov	r5, r1
  401d4e:	4604      	mov	r4, r0
  401d50:	4690      	mov	r8, r2
  401d52:	461f      	mov	r7, r3
  401d54:	b116      	cbz	r6, 401d5c <setvbuf+0x18>
  401d56:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  401d58:	2b00      	cmp	r3, #0
  401d5a:	d03c      	beq.n	401dd6 <setvbuf+0x92>
  401d5c:	f1b8 0f02 	cmp.w	r8, #2
  401d60:	d82f      	bhi.n	401dc2 <setvbuf+0x7e>
  401d62:	2f00      	cmp	r7, #0
  401d64:	db2d      	blt.n	401dc2 <setvbuf+0x7e>
  401d66:	4621      	mov	r1, r4
  401d68:	4630      	mov	r0, r6
  401d6a:	f002 fb71 	bl	404450 <_fflush_r>
  401d6e:	89a1      	ldrh	r1, [r4, #12]
  401d70:	2300      	movs	r3, #0
  401d72:	6063      	str	r3, [r4, #4]
  401d74:	61a3      	str	r3, [r4, #24]
  401d76:	060b      	lsls	r3, r1, #24
  401d78:	d427      	bmi.n	401dca <setvbuf+0x86>
  401d7a:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  401d7e:	b289      	uxth	r1, r1
  401d80:	f1b8 0f02 	cmp.w	r8, #2
  401d84:	81a1      	strh	r1, [r4, #12]
  401d86:	d02a      	beq.n	401dde <setvbuf+0x9a>
  401d88:	2d00      	cmp	r5, #0
  401d8a:	d036      	beq.n	401dfa <setvbuf+0xb6>
  401d8c:	f1b8 0f01 	cmp.w	r8, #1
  401d90:	d011      	beq.n	401db6 <setvbuf+0x72>
  401d92:	b289      	uxth	r1, r1
  401d94:	f001 0008 	and.w	r0, r1, #8
  401d98:	4b27      	ldr	r3, [pc, #156]	; (401e38 <setvbuf+0xf4>)
  401d9a:	63f3      	str	r3, [r6, #60]	; 0x3c
  401d9c:	b280      	uxth	r0, r0
  401d9e:	6025      	str	r5, [r4, #0]
  401da0:	6125      	str	r5, [r4, #16]
  401da2:	6167      	str	r7, [r4, #20]
  401da4:	b178      	cbz	r0, 401dc6 <setvbuf+0x82>
  401da6:	f011 0f03 	tst.w	r1, #3
  401daa:	bf18      	it	ne
  401dac:	2700      	movne	r7, #0
  401dae:	60a7      	str	r7, [r4, #8]
  401db0:	2000      	movs	r0, #0
  401db2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401db6:	f041 0101 	orr.w	r1, r1, #1
  401dba:	427b      	negs	r3, r7
  401dbc:	81a1      	strh	r1, [r4, #12]
  401dbe:	61a3      	str	r3, [r4, #24]
  401dc0:	e7e7      	b.n	401d92 <setvbuf+0x4e>
  401dc2:	f04f 30ff 	mov.w	r0, #4294967295
  401dc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401dca:	6921      	ldr	r1, [r4, #16]
  401dcc:	4630      	mov	r0, r6
  401dce:	f002 fc41 	bl	404654 <_free_r>
  401dd2:	89a1      	ldrh	r1, [r4, #12]
  401dd4:	e7d1      	b.n	401d7a <setvbuf+0x36>
  401dd6:	4630      	mov	r0, r6
  401dd8:	f002 fbce 	bl	404578 <__sinit>
  401ddc:	e7be      	b.n	401d5c <setvbuf+0x18>
  401dde:	2000      	movs	r0, #0
  401de0:	f104 0343 	add.w	r3, r4, #67	; 0x43
  401de4:	f041 0102 	orr.w	r1, r1, #2
  401de8:	2500      	movs	r5, #0
  401dea:	2201      	movs	r2, #1
  401dec:	81a1      	strh	r1, [r4, #12]
  401dee:	60a5      	str	r5, [r4, #8]
  401df0:	6023      	str	r3, [r4, #0]
  401df2:	6123      	str	r3, [r4, #16]
  401df4:	6162      	str	r2, [r4, #20]
  401df6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401dfa:	2f00      	cmp	r7, #0
  401dfc:	bf08      	it	eq
  401dfe:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  401e02:	4638      	mov	r0, r7
  401e04:	f002 fd2c 	bl	404860 <malloc>
  401e08:	4605      	mov	r5, r0
  401e0a:	b128      	cbz	r0, 401e18 <setvbuf+0xd4>
  401e0c:	89a1      	ldrh	r1, [r4, #12]
  401e0e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  401e12:	b289      	uxth	r1, r1
  401e14:	81a1      	strh	r1, [r4, #12]
  401e16:	e7b9      	b.n	401d8c <setvbuf+0x48>
  401e18:	f44f 6080 	mov.w	r0, #1024	; 0x400
  401e1c:	f002 fd20 	bl	404860 <malloc>
  401e20:	4605      	mov	r5, r0
  401e22:	b918      	cbnz	r0, 401e2c <setvbuf+0xe8>
  401e24:	89a1      	ldrh	r1, [r4, #12]
  401e26:	f04f 30ff 	mov.w	r0, #4294967295
  401e2a:	e7d9      	b.n	401de0 <setvbuf+0x9c>
  401e2c:	f44f 6780 	mov.w	r7, #1024	; 0x400
  401e30:	e7ec      	b.n	401e0c <setvbuf+0xc8>
  401e32:	bf00      	nop
  401e34:	20000440 	.word	0x20000440
  401e38:	0040447d 	.word	0x0040447d

00401e3c <sprintf>:
  401e3c:	b40e      	push	{r1, r2, r3}
  401e3e:	b5f0      	push	{r4, r5, r6, r7, lr}
  401e40:	b09c      	sub	sp, #112	; 0x70
  401e42:	ab21      	add	r3, sp, #132	; 0x84
  401e44:	490f      	ldr	r1, [pc, #60]	; (401e84 <sprintf+0x48>)
  401e46:	f853 2b04 	ldr.w	r2, [r3], #4
  401e4a:	9301      	str	r3, [sp, #4]
  401e4c:	4605      	mov	r5, r0
  401e4e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401e52:	6808      	ldr	r0, [r1, #0]
  401e54:	9502      	str	r5, [sp, #8]
  401e56:	f44f 7702 	mov.w	r7, #520	; 0x208
  401e5a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401e5e:	a902      	add	r1, sp, #8
  401e60:	9506      	str	r5, [sp, #24]
  401e62:	f8ad 7014 	strh.w	r7, [sp, #20]
  401e66:	9404      	str	r4, [sp, #16]
  401e68:	9407      	str	r4, [sp, #28]
  401e6a:	f8ad 6016 	strh.w	r6, [sp, #22]
  401e6e:	f000 f80b 	bl	401e88 <_svfprintf_r>
  401e72:	9b02      	ldr	r3, [sp, #8]
  401e74:	2200      	movs	r2, #0
  401e76:	701a      	strb	r2, [r3, #0]
  401e78:	b01c      	add	sp, #112	; 0x70
  401e7a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401e7e:	b003      	add	sp, #12
  401e80:	4770      	bx	lr
  401e82:	bf00      	nop
  401e84:	20000440 	.word	0x20000440

00401e88 <_svfprintf_r>:
  401e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401e8c:	b0c1      	sub	sp, #260	; 0x104
  401e8e:	4689      	mov	r9, r1
  401e90:	920a      	str	r2, [sp, #40]	; 0x28
  401e92:	930e      	str	r3, [sp, #56]	; 0x38
  401e94:	9008      	str	r0, [sp, #32]
  401e96:	f002 fcdf 	bl	404858 <_localeconv_r>
  401e9a:	6803      	ldr	r3, [r0, #0]
  401e9c:	9317      	str	r3, [sp, #92]	; 0x5c
  401e9e:	4618      	mov	r0, r3
  401ea0:	f003 fe2e 	bl	405b00 <strlen>
  401ea4:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  401ea8:	9018      	str	r0, [sp, #96]	; 0x60
  401eaa:	061a      	lsls	r2, r3, #24
  401eac:	d504      	bpl.n	401eb8 <_svfprintf_r+0x30>
  401eae:	f8d9 3010 	ldr.w	r3, [r9, #16]
  401eb2:	2b00      	cmp	r3, #0
  401eb4:	f001 808c 	beq.w	402fd0 <_svfprintf_r+0x1148>
  401eb8:	2300      	movs	r3, #0
  401eba:	af30      	add	r7, sp, #192	; 0xc0
  401ebc:	9313      	str	r3, [sp, #76]	; 0x4c
  401ebe:	9325      	str	r3, [sp, #148]	; 0x94
  401ec0:	9324      	str	r3, [sp, #144]	; 0x90
  401ec2:	9316      	str	r3, [sp, #88]	; 0x58
  401ec4:	9319      	str	r3, [sp, #100]	; 0x64
  401ec6:	930b      	str	r3, [sp, #44]	; 0x2c
  401ec8:	9723      	str	r7, [sp, #140]	; 0x8c
  401eca:	9314      	str	r3, [sp, #80]	; 0x50
  401ecc:	9315      	str	r3, [sp, #84]	; 0x54
  401ece:	463c      	mov	r4, r7
  401ed0:	464e      	mov	r6, r9
  401ed2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  401ed4:	782b      	ldrb	r3, [r5, #0]
  401ed6:	2b00      	cmp	r3, #0
  401ed8:	f000 80a9 	beq.w	40202e <_svfprintf_r+0x1a6>
  401edc:	2b25      	cmp	r3, #37	; 0x25
  401ede:	d102      	bne.n	401ee6 <_svfprintf_r+0x5e>
  401ee0:	e0a5      	b.n	40202e <_svfprintf_r+0x1a6>
  401ee2:	2b25      	cmp	r3, #37	; 0x25
  401ee4:	d003      	beq.n	401eee <_svfprintf_r+0x66>
  401ee6:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  401eea:	2b00      	cmp	r3, #0
  401eec:	d1f9      	bne.n	401ee2 <_svfprintf_r+0x5a>
  401eee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401ef0:	1aeb      	subs	r3, r5, r3
  401ef2:	b173      	cbz	r3, 401f12 <_svfprintf_r+0x8a>
  401ef4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401ef6:	9925      	ldr	r1, [sp, #148]	; 0x94
  401ef8:	980a      	ldr	r0, [sp, #40]	; 0x28
  401efa:	6020      	str	r0, [r4, #0]
  401efc:	3201      	adds	r2, #1
  401efe:	4419      	add	r1, r3
  401f00:	2a07      	cmp	r2, #7
  401f02:	6063      	str	r3, [r4, #4]
  401f04:	9125      	str	r1, [sp, #148]	; 0x94
  401f06:	9224      	str	r2, [sp, #144]	; 0x90
  401f08:	dc72      	bgt.n	401ff0 <_svfprintf_r+0x168>
  401f0a:	3408      	adds	r4, #8
  401f0c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  401f0e:	441a      	add	r2, r3
  401f10:	920b      	str	r2, [sp, #44]	; 0x2c
  401f12:	782b      	ldrb	r3, [r5, #0]
  401f14:	2b00      	cmp	r3, #0
  401f16:	f000 87b5 	beq.w	402e84 <_svfprintf_r+0xffc>
  401f1a:	2300      	movs	r3, #0
  401f1c:	1c69      	adds	r1, r5, #1
  401f1e:	786d      	ldrb	r5, [r5, #1]
  401f20:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  401f24:	461a      	mov	r2, r3
  401f26:	930c      	str	r3, [sp, #48]	; 0x30
  401f28:	9307      	str	r3, [sp, #28]
  401f2a:	f04f 3aff 	mov.w	sl, #4294967295
  401f2e:	1c4b      	adds	r3, r1, #1
  401f30:	f1a5 0120 	sub.w	r1, r5, #32
  401f34:	2958      	cmp	r1, #88	; 0x58
  401f36:	f200 83d9 	bhi.w	4026ec <_svfprintf_r+0x864>
  401f3a:	e8df f011 	tbh	[pc, r1, lsl #1]
  401f3e:	0270      	.short	0x0270
  401f40:	03d703d7 	.word	0x03d703d7
  401f44:	03d70374 	.word	0x03d70374
  401f48:	03d703d7 	.word	0x03d703d7
  401f4c:	03d703d7 	.word	0x03d703d7
  401f50:	02f003d7 	.word	0x02f003d7
  401f54:	03d7020d 	.word	0x03d7020d
  401f58:	021101f4 	.word	0x021101f4
  401f5c:	037b03d7 	.word	0x037b03d7
  401f60:	02ba02ba 	.word	0x02ba02ba
  401f64:	02ba02ba 	.word	0x02ba02ba
  401f68:	02ba02ba 	.word	0x02ba02ba
  401f6c:	02ba02ba 	.word	0x02ba02ba
  401f70:	03d702ba 	.word	0x03d702ba
  401f74:	03d703d7 	.word	0x03d703d7
  401f78:	03d703d7 	.word	0x03d703d7
  401f7c:	03d703d7 	.word	0x03d703d7
  401f80:	03d703d7 	.word	0x03d703d7
  401f84:	02c903d7 	.word	0x02c903d7
  401f88:	03d7038b 	.word	0x03d7038b
  401f8c:	03d7038b 	.word	0x03d7038b
  401f90:	03d703d7 	.word	0x03d703d7
  401f94:	036d03d7 	.word	0x036d03d7
  401f98:	03d703d7 	.word	0x03d703d7
  401f9c:	03d70305 	.word	0x03d70305
  401fa0:	03d703d7 	.word	0x03d703d7
  401fa4:	03d703d7 	.word	0x03d703d7
  401fa8:	03d70323 	.word	0x03d70323
  401fac:	033d03d7 	.word	0x033d03d7
  401fb0:	03d703d7 	.word	0x03d703d7
  401fb4:	03d703d7 	.word	0x03d703d7
  401fb8:	03d703d7 	.word	0x03d703d7
  401fbc:	03d703d7 	.word	0x03d703d7
  401fc0:	03d703d7 	.word	0x03d703d7
  401fc4:	022c0358 	.word	0x022c0358
  401fc8:	038b038b 	.word	0x038b038b
  401fcc:	02fe038b 	.word	0x02fe038b
  401fd0:	03d7022c 	.word	0x03d7022c
  401fd4:	02e603d7 	.word	0x02e603d7
  401fd8:	027e03d7 	.word	0x027e03d7
  401fdc:	03c001fb 	.word	0x03c001fb
  401fe0:	03d70277 	.word	0x03d70277
  401fe4:	03d70292 	.word	0x03d70292
  401fe8:	03d7007a 	.word	0x03d7007a
  401fec:	024a03d7 	.word	0x024a03d7
  401ff0:	9808      	ldr	r0, [sp, #32]
  401ff2:	9307      	str	r3, [sp, #28]
  401ff4:	4631      	mov	r1, r6
  401ff6:	aa23      	add	r2, sp, #140	; 0x8c
  401ff8:	f003 fdb0 	bl	405b5c <__ssprint_r>
  401ffc:	b950      	cbnz	r0, 402014 <_svfprintf_r+0x18c>
  401ffe:	463c      	mov	r4, r7
  402000:	9b07      	ldr	r3, [sp, #28]
  402002:	e783      	b.n	401f0c <_svfprintf_r+0x84>
  402004:	9808      	ldr	r0, [sp, #32]
  402006:	4631      	mov	r1, r6
  402008:	aa23      	add	r2, sp, #140	; 0x8c
  40200a:	f003 fda7 	bl	405b5c <__ssprint_r>
  40200e:	2800      	cmp	r0, #0
  402010:	f000 8185 	beq.w	40231e <_svfprintf_r+0x496>
  402014:	46b1      	mov	r9, r6
  402016:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  40201a:	f013 0f40 	tst.w	r3, #64	; 0x40
  40201e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402020:	bf18      	it	ne
  402022:	f04f 33ff 	movne.w	r3, #4294967295
  402026:	4618      	mov	r0, r3
  402028:	b041      	add	sp, #260	; 0x104
  40202a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40202e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402030:	e76f      	b.n	401f12 <_svfprintf_r+0x8a>
  402032:	930a      	str	r3, [sp, #40]	; 0x28
  402034:	9b07      	ldr	r3, [sp, #28]
  402036:	0698      	lsls	r0, r3, #26
  402038:	f140 82ad 	bpl.w	402596 <_svfprintf_r+0x70e>
  40203c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40203e:	f103 0907 	add.w	r9, r3, #7
  402042:	f029 0307 	bic.w	r3, r9, #7
  402046:	f103 0208 	add.w	r2, r3, #8
  40204a:	e9d3 8900 	ldrd	r8, r9, [r3]
  40204e:	920e      	str	r2, [sp, #56]	; 0x38
  402050:	2301      	movs	r3, #1
  402052:	f04f 0c00 	mov.w	ip, #0
  402056:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  40205a:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  40205e:	f1ba 0f00 	cmp.w	sl, #0
  402062:	db03      	blt.n	40206c <_svfprintf_r+0x1e4>
  402064:	9a07      	ldr	r2, [sp, #28]
  402066:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  40206a:	9207      	str	r2, [sp, #28]
  40206c:	ea58 0209 	orrs.w	r2, r8, r9
  402070:	f040 834c 	bne.w	40270c <_svfprintf_r+0x884>
  402074:	f1ba 0f00 	cmp.w	sl, #0
  402078:	f000 8451 	beq.w	40291e <_svfprintf_r+0xa96>
  40207c:	2b01      	cmp	r3, #1
  40207e:	f000 834f 	beq.w	402720 <_svfprintf_r+0x898>
  402082:	2b02      	cmp	r3, #2
  402084:	f000 8490 	beq.w	4029a8 <_svfprintf_r+0xb20>
  402088:	4639      	mov	r1, r7
  40208a:	ea4f 02d8 	mov.w	r2, r8, lsr #3
  40208e:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
  402092:	ea4f 00d9 	mov.w	r0, r9, lsr #3
  402096:	f008 0307 	and.w	r3, r8, #7
  40209a:	4681      	mov	r9, r0
  40209c:	4690      	mov	r8, r2
  40209e:	3330      	adds	r3, #48	; 0x30
  4020a0:	ea58 0209 	orrs.w	r2, r8, r9
  4020a4:	f801 3d01 	strb.w	r3, [r1, #-1]!
  4020a8:	d1ef      	bne.n	40208a <_svfprintf_r+0x202>
  4020aa:	9a07      	ldr	r2, [sp, #28]
  4020ac:	9110      	str	r1, [sp, #64]	; 0x40
  4020ae:	07d2      	lsls	r2, r2, #31
  4020b0:	f100 8544 	bmi.w	402b3c <_svfprintf_r+0xcb4>
  4020b4:	1a7b      	subs	r3, r7, r1
  4020b6:	930d      	str	r3, [sp, #52]	; 0x34
  4020b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4020ba:	4592      	cmp	sl, r2
  4020bc:	4653      	mov	r3, sl
  4020be:	bfb8      	it	lt
  4020c0:	4613      	movlt	r3, r2
  4020c2:	9309      	str	r3, [sp, #36]	; 0x24
  4020c4:	2300      	movs	r3, #0
  4020c6:	9312      	str	r3, [sp, #72]	; 0x48
  4020c8:	f1bc 0f00 	cmp.w	ip, #0
  4020cc:	d002      	beq.n	4020d4 <_svfprintf_r+0x24c>
  4020ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4020d0:	3301      	adds	r3, #1
  4020d2:	9309      	str	r3, [sp, #36]	; 0x24
  4020d4:	9b07      	ldr	r3, [sp, #28]
  4020d6:	f013 0302 	ands.w	r3, r3, #2
  4020da:	930f      	str	r3, [sp, #60]	; 0x3c
  4020dc:	d002      	beq.n	4020e4 <_svfprintf_r+0x25c>
  4020de:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4020e0:	3302      	adds	r3, #2
  4020e2:	9309      	str	r3, [sp, #36]	; 0x24
  4020e4:	9b07      	ldr	r3, [sp, #28]
  4020e6:	f013 0984 	ands.w	r9, r3, #132	; 0x84
  4020ea:	f040 830c 	bne.w	402706 <_svfprintf_r+0x87e>
  4020ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4020f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4020f2:	ebc2 0803 	rsb	r8, r2, r3
  4020f6:	f1b8 0f00 	cmp.w	r8, #0
  4020fa:	f340 8304 	ble.w	402706 <_svfprintf_r+0x87e>
  4020fe:	f1b8 0f10 	cmp.w	r8, #16
  402102:	9925      	ldr	r1, [sp, #148]	; 0x94
  402104:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402106:	f8df a544 	ldr.w	sl, [pc, #1348]	; 40264c <_svfprintf_r+0x7c4>
  40210a:	dd29      	ble.n	402160 <_svfprintf_r+0x2d8>
  40210c:	4653      	mov	r3, sl
  40210e:	f04f 0b10 	mov.w	fp, #16
  402112:	46c2      	mov	sl, r8
  402114:	46a8      	mov	r8, r5
  402116:	461d      	mov	r5, r3
  402118:	e006      	b.n	402128 <_svfprintf_r+0x2a0>
  40211a:	f1aa 0a10 	sub.w	sl, sl, #16
  40211e:	f1ba 0f10 	cmp.w	sl, #16
  402122:	f104 0408 	add.w	r4, r4, #8
  402126:	dd17      	ble.n	402158 <_svfprintf_r+0x2d0>
  402128:	3201      	adds	r2, #1
  40212a:	3110      	adds	r1, #16
  40212c:	2a07      	cmp	r2, #7
  40212e:	9125      	str	r1, [sp, #148]	; 0x94
  402130:	9224      	str	r2, [sp, #144]	; 0x90
  402132:	e884 0820 	stmia.w	r4, {r5, fp}
  402136:	ddf0      	ble.n	40211a <_svfprintf_r+0x292>
  402138:	9808      	ldr	r0, [sp, #32]
  40213a:	4631      	mov	r1, r6
  40213c:	aa23      	add	r2, sp, #140	; 0x8c
  40213e:	f003 fd0d 	bl	405b5c <__ssprint_r>
  402142:	2800      	cmp	r0, #0
  402144:	f47f af66 	bne.w	402014 <_svfprintf_r+0x18c>
  402148:	f1aa 0a10 	sub.w	sl, sl, #16
  40214c:	f1ba 0f10 	cmp.w	sl, #16
  402150:	9925      	ldr	r1, [sp, #148]	; 0x94
  402152:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402154:	463c      	mov	r4, r7
  402156:	dce7      	bgt.n	402128 <_svfprintf_r+0x2a0>
  402158:	462b      	mov	r3, r5
  40215a:	4645      	mov	r5, r8
  40215c:	46d0      	mov	r8, sl
  40215e:	469a      	mov	sl, r3
  402160:	3201      	adds	r2, #1
  402162:	eb08 0b01 	add.w	fp, r8, r1
  402166:	2a07      	cmp	r2, #7
  402168:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40216c:	9224      	str	r2, [sp, #144]	; 0x90
  40216e:	f8c4 a000 	str.w	sl, [r4]
  402172:	f8c4 8004 	str.w	r8, [r4, #4]
  402176:	f300 847b 	bgt.w	402a70 <_svfprintf_r+0xbe8>
  40217a:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40217e:	3408      	adds	r4, #8
  402180:	f1bc 0f00 	cmp.w	ip, #0
  402184:	d00f      	beq.n	4021a6 <_svfprintf_r+0x31e>
  402186:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402188:	3301      	adds	r3, #1
  40218a:	f10b 0b01 	add.w	fp, fp, #1
  40218e:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  402192:	2201      	movs	r2, #1
  402194:	2b07      	cmp	r3, #7
  402196:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40219a:	9324      	str	r3, [sp, #144]	; 0x90
  40219c:	e884 0006 	stmia.w	r4, {r1, r2}
  4021a0:	f300 83da 	bgt.w	402958 <_svfprintf_r+0xad0>
  4021a4:	3408      	adds	r4, #8
  4021a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4021a8:	b173      	cbz	r3, 4021c8 <_svfprintf_r+0x340>
  4021aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4021ac:	3301      	adds	r3, #1
  4021ae:	f10b 0b02 	add.w	fp, fp, #2
  4021b2:	a91c      	add	r1, sp, #112	; 0x70
  4021b4:	2202      	movs	r2, #2
  4021b6:	2b07      	cmp	r3, #7
  4021b8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4021bc:	9324      	str	r3, [sp, #144]	; 0x90
  4021be:	e884 0006 	stmia.w	r4, {r1, r2}
  4021c2:	f300 83d5 	bgt.w	402970 <_svfprintf_r+0xae8>
  4021c6:	3408      	adds	r4, #8
  4021c8:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
  4021cc:	f000 8311 	beq.w	4027f2 <_svfprintf_r+0x96a>
  4021d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4021d2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4021d4:	ebc2 0a03 	rsb	sl, r2, r3
  4021d8:	f1ba 0f00 	cmp.w	sl, #0
  4021dc:	dd3c      	ble.n	402258 <_svfprintf_r+0x3d0>
  4021de:	f1ba 0f10 	cmp.w	sl, #16
  4021e2:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4021e4:	f8df 9468 	ldr.w	r9, [pc, #1128]	; 402650 <_svfprintf_r+0x7c8>
  4021e8:	dd2b      	ble.n	402242 <_svfprintf_r+0x3ba>
  4021ea:	4649      	mov	r1, r9
  4021ec:	465b      	mov	r3, fp
  4021ee:	46a9      	mov	r9, r5
  4021f0:	f04f 0810 	mov.w	r8, #16
  4021f4:	f8dd b020 	ldr.w	fp, [sp, #32]
  4021f8:	460d      	mov	r5, r1
  4021fa:	e006      	b.n	40220a <_svfprintf_r+0x382>
  4021fc:	f1aa 0a10 	sub.w	sl, sl, #16
  402200:	f1ba 0f10 	cmp.w	sl, #16
  402204:	f104 0408 	add.w	r4, r4, #8
  402208:	dd17      	ble.n	40223a <_svfprintf_r+0x3b2>
  40220a:	3201      	adds	r2, #1
  40220c:	3310      	adds	r3, #16
  40220e:	2a07      	cmp	r2, #7
  402210:	9325      	str	r3, [sp, #148]	; 0x94
  402212:	9224      	str	r2, [sp, #144]	; 0x90
  402214:	e884 0120 	stmia.w	r4, {r5, r8}
  402218:	ddf0      	ble.n	4021fc <_svfprintf_r+0x374>
  40221a:	4658      	mov	r0, fp
  40221c:	4631      	mov	r1, r6
  40221e:	aa23      	add	r2, sp, #140	; 0x8c
  402220:	f003 fc9c 	bl	405b5c <__ssprint_r>
  402224:	2800      	cmp	r0, #0
  402226:	f47f aef5 	bne.w	402014 <_svfprintf_r+0x18c>
  40222a:	f1aa 0a10 	sub.w	sl, sl, #16
  40222e:	f1ba 0f10 	cmp.w	sl, #16
  402232:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402234:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402236:	463c      	mov	r4, r7
  402238:	dce7      	bgt.n	40220a <_svfprintf_r+0x382>
  40223a:	469b      	mov	fp, r3
  40223c:	462b      	mov	r3, r5
  40223e:	464d      	mov	r5, r9
  402240:	4699      	mov	r9, r3
  402242:	3201      	adds	r2, #1
  402244:	44d3      	add	fp, sl
  402246:	2a07      	cmp	r2, #7
  402248:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40224c:	9224      	str	r2, [sp, #144]	; 0x90
  40224e:	e884 0600 	stmia.w	r4, {r9, sl}
  402252:	f300 8375 	bgt.w	402940 <_svfprintf_r+0xab8>
  402256:	3408      	adds	r4, #8
  402258:	9b07      	ldr	r3, [sp, #28]
  40225a:	05d9      	lsls	r1, r3, #23
  40225c:	f100 826c 	bmi.w	402738 <_svfprintf_r+0x8b0>
  402260:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402262:	990d      	ldr	r1, [sp, #52]	; 0x34
  402264:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402266:	6022      	str	r2, [r4, #0]
  402268:	3301      	adds	r3, #1
  40226a:	448b      	add	fp, r1
  40226c:	2b07      	cmp	r3, #7
  40226e:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402272:	6061      	str	r1, [r4, #4]
  402274:	9324      	str	r3, [sp, #144]	; 0x90
  402276:	f300 8346 	bgt.w	402906 <_svfprintf_r+0xa7e>
  40227a:	3408      	adds	r4, #8
  40227c:	9b07      	ldr	r3, [sp, #28]
  40227e:	075a      	lsls	r2, r3, #29
  402280:	d541      	bpl.n	402306 <_svfprintf_r+0x47e>
  402282:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402284:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402286:	1a9d      	subs	r5, r3, r2
  402288:	2d00      	cmp	r5, #0
  40228a:	dd3c      	ble.n	402306 <_svfprintf_r+0x47e>
  40228c:	2d10      	cmp	r5, #16
  40228e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402290:	f8df a3b8 	ldr.w	sl, [pc, #952]	; 40264c <_svfprintf_r+0x7c4>
  402294:	dd23      	ble.n	4022de <_svfprintf_r+0x456>
  402296:	f04f 0810 	mov.w	r8, #16
  40229a:	465a      	mov	r2, fp
  40229c:	f8dd 9020 	ldr.w	r9, [sp, #32]
  4022a0:	e004      	b.n	4022ac <_svfprintf_r+0x424>
  4022a2:	3d10      	subs	r5, #16
  4022a4:	2d10      	cmp	r5, #16
  4022a6:	f104 0408 	add.w	r4, r4, #8
  4022aa:	dd17      	ble.n	4022dc <_svfprintf_r+0x454>
  4022ac:	3301      	adds	r3, #1
  4022ae:	3210      	adds	r2, #16
  4022b0:	2b07      	cmp	r3, #7
  4022b2:	9225      	str	r2, [sp, #148]	; 0x94
  4022b4:	9324      	str	r3, [sp, #144]	; 0x90
  4022b6:	f8c4 a000 	str.w	sl, [r4]
  4022ba:	f8c4 8004 	str.w	r8, [r4, #4]
  4022be:	ddf0      	ble.n	4022a2 <_svfprintf_r+0x41a>
  4022c0:	4648      	mov	r0, r9
  4022c2:	4631      	mov	r1, r6
  4022c4:	aa23      	add	r2, sp, #140	; 0x8c
  4022c6:	f003 fc49 	bl	405b5c <__ssprint_r>
  4022ca:	2800      	cmp	r0, #0
  4022cc:	f47f aea2 	bne.w	402014 <_svfprintf_r+0x18c>
  4022d0:	3d10      	subs	r5, #16
  4022d2:	2d10      	cmp	r5, #16
  4022d4:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4022d6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4022d8:	463c      	mov	r4, r7
  4022da:	dce7      	bgt.n	4022ac <_svfprintf_r+0x424>
  4022dc:	4693      	mov	fp, r2
  4022de:	3301      	adds	r3, #1
  4022e0:	44ab      	add	fp, r5
  4022e2:	2b07      	cmp	r3, #7
  4022e4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4022e8:	9324      	str	r3, [sp, #144]	; 0x90
  4022ea:	f8c4 a000 	str.w	sl, [r4]
  4022ee:	6065      	str	r5, [r4, #4]
  4022f0:	dd09      	ble.n	402306 <_svfprintf_r+0x47e>
  4022f2:	9808      	ldr	r0, [sp, #32]
  4022f4:	4631      	mov	r1, r6
  4022f6:	aa23      	add	r2, sp, #140	; 0x8c
  4022f8:	f003 fc30 	bl	405b5c <__ssprint_r>
  4022fc:	2800      	cmp	r0, #0
  4022fe:	f47f ae89 	bne.w	402014 <_svfprintf_r+0x18c>
  402302:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402306:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402308:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40230a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40230c:	428a      	cmp	r2, r1
  40230e:	bfac      	ite	ge
  402310:	189b      	addge	r3, r3, r2
  402312:	185b      	addlt	r3, r3, r1
  402314:	930b      	str	r3, [sp, #44]	; 0x2c
  402316:	f1bb 0f00 	cmp.w	fp, #0
  40231a:	f47f ae73 	bne.w	402004 <_svfprintf_r+0x17c>
  40231e:	2300      	movs	r3, #0
  402320:	9324      	str	r3, [sp, #144]	; 0x90
  402322:	463c      	mov	r4, r7
  402324:	e5d5      	b.n	401ed2 <_svfprintf_r+0x4a>
  402326:	4619      	mov	r1, r3
  402328:	9807      	ldr	r0, [sp, #28]
  40232a:	781d      	ldrb	r5, [r3, #0]
  40232c:	f040 0004 	orr.w	r0, r0, #4
  402330:	9007      	str	r0, [sp, #28]
  402332:	e5fc      	b.n	401f2e <_svfprintf_r+0xa6>
  402334:	930a      	str	r3, [sp, #40]	; 0x28
  402336:	9b07      	ldr	r3, [sp, #28]
  402338:	f013 0320 	ands.w	r3, r3, #32
  40233c:	f000 810e 	beq.w	40255c <_svfprintf_r+0x6d4>
  402340:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402342:	f103 0907 	add.w	r9, r3, #7
  402346:	f029 0307 	bic.w	r3, r9, #7
  40234a:	f103 0208 	add.w	r2, r3, #8
  40234e:	e9d3 8900 	ldrd	r8, r9, [r3]
  402352:	920e      	str	r2, [sp, #56]	; 0x38
  402354:	2300      	movs	r3, #0
  402356:	e67c      	b.n	402052 <_svfprintf_r+0x1ca>
  402358:	781d      	ldrb	r5, [r3, #0]
  40235a:	4619      	mov	r1, r3
  40235c:	222b      	movs	r2, #43	; 0x2b
  40235e:	e5e6      	b.n	401f2e <_svfprintf_r+0xa6>
  402360:	781d      	ldrb	r5, [r3, #0]
  402362:	2d2a      	cmp	r5, #42	; 0x2a
  402364:	f103 0101 	add.w	r1, r3, #1
  402368:	f000 87ad 	beq.w	4032c6 <_svfprintf_r+0x143e>
  40236c:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  402370:	2809      	cmp	r0, #9
  402372:	460b      	mov	r3, r1
  402374:	f04f 0a00 	mov.w	sl, #0
  402378:	f63f adda 	bhi.w	401f30 <_svfprintf_r+0xa8>
  40237c:	f813 5b01 	ldrb.w	r5, [r3], #1
  402380:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
  402384:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
  402388:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  40238c:	2809      	cmp	r0, #9
  40238e:	d9f5      	bls.n	40237c <_svfprintf_r+0x4f4>
  402390:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  402394:	e5cc      	b.n	401f30 <_svfprintf_r+0xa8>
  402396:	930a      	str	r3, [sp, #40]	; 0x28
  402398:	9b07      	ldr	r3, [sp, #28]
  40239a:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40239e:	069b      	lsls	r3, r3, #26
  4023a0:	f140 80a1 	bpl.w	4024e6 <_svfprintf_r+0x65e>
  4023a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4023a6:	f103 0907 	add.w	r9, r3, #7
  4023aa:	f029 0907 	bic.w	r9, r9, #7
  4023ae:	e9d9 2300 	ldrd	r2, r3, [r9]
  4023b2:	f109 0108 	add.w	r1, r9, #8
  4023b6:	910e      	str	r1, [sp, #56]	; 0x38
  4023b8:	4690      	mov	r8, r2
  4023ba:	4699      	mov	r9, r3
  4023bc:	2a00      	cmp	r2, #0
  4023be:	f173 0300 	sbcs.w	r3, r3, #0
  4023c2:	f2c0 840b 	blt.w	402bdc <_svfprintf_r+0xd54>
  4023c6:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  4023ca:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  4023ce:	2301      	movs	r3, #1
  4023d0:	e645      	b.n	40205e <_svfprintf_r+0x1d6>
  4023d2:	930a      	str	r3, [sp, #40]	; 0x28
  4023d4:	4b9b      	ldr	r3, [pc, #620]	; (402644 <_svfprintf_r+0x7bc>)
  4023d6:	9316      	str	r3, [sp, #88]	; 0x58
  4023d8:	9b07      	ldr	r3, [sp, #28]
  4023da:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4023de:	069b      	lsls	r3, r3, #26
  4023e0:	f140 80f3 	bpl.w	4025ca <_svfprintf_r+0x742>
  4023e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4023e6:	f103 0907 	add.w	r9, r3, #7
  4023ea:	f029 0307 	bic.w	r3, r9, #7
  4023ee:	e9d3 8900 	ldrd	r8, r9, [r3]
  4023f2:	f103 0208 	add.w	r2, r3, #8
  4023f6:	920e      	str	r2, [sp, #56]	; 0x38
  4023f8:	9b07      	ldr	r3, [sp, #28]
  4023fa:	07d9      	lsls	r1, r3, #31
  4023fc:	f140 80f5 	bpl.w	4025ea <_svfprintf_r+0x762>
  402400:	ea58 0309 	orrs.w	r3, r8, r9
  402404:	f000 80f1 	beq.w	4025ea <_svfprintf_r+0x762>
  402408:	9a07      	ldr	r2, [sp, #28]
  40240a:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  40240e:	2330      	movs	r3, #48	; 0x30
  402410:	f042 0202 	orr.w	r2, r2, #2
  402414:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  402418:	9207      	str	r2, [sp, #28]
  40241a:	2302      	movs	r3, #2
  40241c:	e619      	b.n	402052 <_svfprintf_r+0x1ca>
  40241e:	781d      	ldrb	r5, [r3, #0]
  402420:	4619      	mov	r1, r3
  402422:	2a00      	cmp	r2, #0
  402424:	f47f ad83 	bne.w	401f2e <_svfprintf_r+0xa6>
  402428:	2220      	movs	r2, #32
  40242a:	e580      	b.n	401f2e <_svfprintf_r+0xa6>
  40242c:	9907      	ldr	r1, [sp, #28]
  40242e:	f041 0120 	orr.w	r1, r1, #32
  402432:	9107      	str	r1, [sp, #28]
  402434:	781d      	ldrb	r5, [r3, #0]
  402436:	4619      	mov	r1, r3
  402438:	e579      	b.n	401f2e <_svfprintf_r+0xa6>
  40243a:	930a      	str	r3, [sp, #40]	; 0x28
  40243c:	9b07      	ldr	r3, [sp, #28]
  40243e:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402442:	069a      	lsls	r2, r3, #26
  402444:	f140 84a1 	bpl.w	402d8a <_svfprintf_r+0xf02>
  402448:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40244a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40244c:	ea4f 79e1 	mov.w	r9, r1, asr #31
  402450:	6813      	ldr	r3, [r2, #0]
  402452:	4608      	mov	r0, r1
  402454:	4688      	mov	r8, r1
  402456:	3204      	adds	r2, #4
  402458:	4649      	mov	r1, r9
  40245a:	920e      	str	r2, [sp, #56]	; 0x38
  40245c:	e9c3 0100 	strd	r0, r1, [r3]
  402460:	e537      	b.n	401ed2 <_svfprintf_r+0x4a>
  402462:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402464:	930a      	str	r3, [sp, #40]	; 0x28
  402466:	6813      	ldr	r3, [r2, #0]
  402468:	9310      	str	r3, [sp, #64]	; 0x40
  40246a:	f04f 0b00 	mov.w	fp, #0
  40246e:	f88d b06f 	strb.w	fp, [sp, #111]	; 0x6f
  402472:	f102 0904 	add.w	r9, r2, #4
  402476:	2b00      	cmp	r3, #0
  402478:	f000 863b 	beq.w	4030f2 <_svfprintf_r+0x126a>
  40247c:	f1ba 0f00 	cmp.w	sl, #0
  402480:	9810      	ldr	r0, [sp, #64]	; 0x40
  402482:	f2c0 85e9 	blt.w	403058 <_svfprintf_r+0x11d0>
  402486:	4659      	mov	r1, fp
  402488:	4652      	mov	r2, sl
  40248a:	f002 fc83 	bl	404d94 <memchr>
  40248e:	2800      	cmp	r0, #0
  402490:	f000 866c 	beq.w	40316c <_svfprintf_r+0x12e4>
  402494:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402496:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  40249a:	1ac3      	subs	r3, r0, r3
  40249c:	930d      	str	r3, [sp, #52]	; 0x34
  40249e:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  4024a2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4024a6:	9309      	str	r3, [sp, #36]	; 0x24
  4024a8:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
  4024ac:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  4024b0:	e60a      	b.n	4020c8 <_svfprintf_r+0x240>
  4024b2:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  4024b6:	2100      	movs	r1, #0
  4024b8:	f813 5b01 	ldrb.w	r5, [r3], #1
  4024bc:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4024c0:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  4024c4:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  4024c8:	2809      	cmp	r0, #9
  4024ca:	d9f5      	bls.n	4024b8 <_svfprintf_r+0x630>
  4024cc:	910c      	str	r1, [sp, #48]	; 0x30
  4024ce:	e52f      	b.n	401f30 <_svfprintf_r+0xa8>
  4024d0:	930a      	str	r3, [sp, #40]	; 0x28
  4024d2:	9b07      	ldr	r3, [sp, #28]
  4024d4:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4024d8:	f043 0310 	orr.w	r3, r3, #16
  4024dc:	9307      	str	r3, [sp, #28]
  4024de:	9b07      	ldr	r3, [sp, #28]
  4024e0:	069b      	lsls	r3, r3, #26
  4024e2:	f53f af5f 	bmi.w	4023a4 <_svfprintf_r+0x51c>
  4024e6:	9b07      	ldr	r3, [sp, #28]
  4024e8:	06d8      	lsls	r0, r3, #27
  4024ea:	f100 8368 	bmi.w	402bbe <_svfprintf_r+0xd36>
  4024ee:	9b07      	ldr	r3, [sp, #28]
  4024f0:	0659      	lsls	r1, r3, #25
  4024f2:	f140 8364 	bpl.w	402bbe <_svfprintf_r+0xd36>
  4024f6:	990e      	ldr	r1, [sp, #56]	; 0x38
  4024f8:	f9b1 8000 	ldrsh.w	r8, [r1]
  4024fc:	3104      	adds	r1, #4
  4024fe:	ea4f 79e8 	mov.w	r9, r8, asr #31
  402502:	4642      	mov	r2, r8
  402504:	464b      	mov	r3, r9
  402506:	910e      	str	r1, [sp, #56]	; 0x38
  402508:	e758      	b.n	4023bc <_svfprintf_r+0x534>
  40250a:	781d      	ldrb	r5, [r3, #0]
  40250c:	9907      	ldr	r1, [sp, #28]
  40250e:	2d6c      	cmp	r5, #108	; 0x6c
  402510:	f000 84cb 	beq.w	402eaa <_svfprintf_r+0x1022>
  402514:	f041 0110 	orr.w	r1, r1, #16
  402518:	9107      	str	r1, [sp, #28]
  40251a:	4619      	mov	r1, r3
  40251c:	e507      	b.n	401f2e <_svfprintf_r+0xa6>
  40251e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  402520:	6829      	ldr	r1, [r5, #0]
  402522:	910c      	str	r1, [sp, #48]	; 0x30
  402524:	4608      	mov	r0, r1
  402526:	2800      	cmp	r0, #0
  402528:	4629      	mov	r1, r5
  40252a:	f101 0104 	add.w	r1, r1, #4
  40252e:	f2c0 84b5 	blt.w	402e9c <_svfprintf_r+0x1014>
  402532:	910e      	str	r1, [sp, #56]	; 0x38
  402534:	781d      	ldrb	r5, [r3, #0]
  402536:	4619      	mov	r1, r3
  402538:	e4f9      	b.n	401f2e <_svfprintf_r+0xa6>
  40253a:	9907      	ldr	r1, [sp, #28]
  40253c:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  402540:	9107      	str	r1, [sp, #28]
  402542:	781d      	ldrb	r5, [r3, #0]
  402544:	4619      	mov	r1, r3
  402546:	e4f2      	b.n	401f2e <_svfprintf_r+0xa6>
  402548:	930a      	str	r3, [sp, #40]	; 0x28
  40254a:	9b07      	ldr	r3, [sp, #28]
  40254c:	f043 0310 	orr.w	r3, r3, #16
  402550:	9307      	str	r3, [sp, #28]
  402552:	9b07      	ldr	r3, [sp, #28]
  402554:	f013 0320 	ands.w	r3, r3, #32
  402558:	f47f aef2 	bne.w	402340 <_svfprintf_r+0x4b8>
  40255c:	9a07      	ldr	r2, [sp, #28]
  40255e:	f012 0210 	ands.w	r2, r2, #16
  402562:	f040 8319 	bne.w	402b98 <_svfprintf_r+0xd10>
  402566:	9b07      	ldr	r3, [sp, #28]
  402568:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  40256c:	f000 8314 	beq.w	402b98 <_svfprintf_r+0xd10>
  402570:	990e      	ldr	r1, [sp, #56]	; 0x38
  402572:	4613      	mov	r3, r2
  402574:	460a      	mov	r2, r1
  402576:	3204      	adds	r2, #4
  402578:	f8b1 8000 	ldrh.w	r8, [r1]
  40257c:	920e      	str	r2, [sp, #56]	; 0x38
  40257e:	f04f 0900 	mov.w	r9, #0
  402582:	e566      	b.n	402052 <_svfprintf_r+0x1ca>
  402584:	930a      	str	r3, [sp, #40]	; 0x28
  402586:	9b07      	ldr	r3, [sp, #28]
  402588:	f043 0310 	orr.w	r3, r3, #16
  40258c:	9307      	str	r3, [sp, #28]
  40258e:	9b07      	ldr	r3, [sp, #28]
  402590:	0698      	lsls	r0, r3, #26
  402592:	f53f ad53 	bmi.w	40203c <_svfprintf_r+0x1b4>
  402596:	9b07      	ldr	r3, [sp, #28]
  402598:	06d9      	lsls	r1, r3, #27
  40259a:	f100 8306 	bmi.w	402baa <_svfprintf_r+0xd22>
  40259e:	9b07      	ldr	r3, [sp, #28]
  4025a0:	065a      	lsls	r2, r3, #25
  4025a2:	f140 8302 	bpl.w	402baa <_svfprintf_r+0xd22>
  4025a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4025a8:	f8b2 8000 	ldrh.w	r8, [r2]
  4025ac:	3204      	adds	r2, #4
  4025ae:	f04f 0900 	mov.w	r9, #0
  4025b2:	2301      	movs	r3, #1
  4025b4:	920e      	str	r2, [sp, #56]	; 0x38
  4025b6:	e54c      	b.n	402052 <_svfprintf_r+0x1ca>
  4025b8:	930a      	str	r3, [sp, #40]	; 0x28
  4025ba:	4b23      	ldr	r3, [pc, #140]	; (402648 <_svfprintf_r+0x7c0>)
  4025bc:	9316      	str	r3, [sp, #88]	; 0x58
  4025be:	9b07      	ldr	r3, [sp, #28]
  4025c0:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4025c4:	069b      	lsls	r3, r3, #26
  4025c6:	f53f af0d 	bmi.w	4023e4 <_svfprintf_r+0x55c>
  4025ca:	9b07      	ldr	r3, [sp, #28]
  4025cc:	06d8      	lsls	r0, r3, #27
  4025ce:	f140 83cd 	bpl.w	402d6c <_svfprintf_r+0xee4>
  4025d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4025d4:	4613      	mov	r3, r2
  4025d6:	681b      	ldr	r3, [r3, #0]
  4025d8:	4698      	mov	r8, r3
  4025da:	9b07      	ldr	r3, [sp, #28]
  4025dc:	3204      	adds	r2, #4
  4025de:	07d9      	lsls	r1, r3, #31
  4025e0:	920e      	str	r2, [sp, #56]	; 0x38
  4025e2:	f04f 0900 	mov.w	r9, #0
  4025e6:	f53f af0b 	bmi.w	402400 <_svfprintf_r+0x578>
  4025ea:	2302      	movs	r3, #2
  4025ec:	e531      	b.n	402052 <_svfprintf_r+0x1ca>
  4025ee:	990e      	ldr	r1, [sp, #56]	; 0x38
  4025f0:	930a      	str	r3, [sp, #40]	; 0x28
  4025f2:	680a      	ldr	r2, [r1, #0]
  4025f4:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4025f8:	2300      	movs	r3, #0
  4025fa:	2201      	movs	r2, #1
  4025fc:	3104      	adds	r1, #4
  4025fe:	469c      	mov	ip, r3
  402600:	9209      	str	r2, [sp, #36]	; 0x24
  402602:	910e      	str	r1, [sp, #56]	; 0x38
  402604:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402608:	ab26      	add	r3, sp, #152	; 0x98
  40260a:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  40260e:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  402612:	920d      	str	r2, [sp, #52]	; 0x34
  402614:	9310      	str	r3, [sp, #64]	; 0x40
  402616:	e55d      	b.n	4020d4 <_svfprintf_r+0x24c>
  402618:	9907      	ldr	r1, [sp, #28]
  40261a:	f041 0108 	orr.w	r1, r1, #8
  40261e:	9107      	str	r1, [sp, #28]
  402620:	781d      	ldrb	r5, [r3, #0]
  402622:	4619      	mov	r1, r3
  402624:	e483      	b.n	401f2e <_svfprintf_r+0xa6>
  402626:	9907      	ldr	r1, [sp, #28]
  402628:	f041 0101 	orr.w	r1, r1, #1
  40262c:	9107      	str	r1, [sp, #28]
  40262e:	781d      	ldrb	r5, [r3, #0]
  402630:	4619      	mov	r1, r3
  402632:	e47c      	b.n	401f2e <_svfprintf_r+0xa6>
  402634:	9907      	ldr	r1, [sp, #28]
  402636:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  40263a:	9107      	str	r1, [sp, #28]
  40263c:	781d      	ldrb	r5, [r3, #0]
  40263e:	4619      	mov	r1, r3
  402640:	e475      	b.n	401f2e <_svfprintf_r+0xa6>
  402642:	bf00      	nop
  402644:	00407514 	.word	0x00407514
  402648:	00407500 	.word	0x00407500
  40264c:	004074e0 	.word	0x004074e0
  402650:	004074d0 	.word	0x004074d0
  402654:	930a      	str	r3, [sp, #40]	; 0x28
  402656:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402658:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40265c:	f103 0907 	add.w	r9, r3, #7
  402660:	f029 0307 	bic.w	r3, r9, #7
  402664:	f103 0208 	add.w	r2, r3, #8
  402668:	920e      	str	r2, [sp, #56]	; 0x38
  40266a:	681a      	ldr	r2, [r3, #0]
  40266c:	9214      	str	r2, [sp, #80]	; 0x50
  40266e:	685b      	ldr	r3, [r3, #4]
  402670:	9315      	str	r3, [sp, #84]	; 0x54
  402672:	9915      	ldr	r1, [sp, #84]	; 0x54
  402674:	9814      	ldr	r0, [sp, #80]	; 0x50
  402676:	f003 f9c3 	bl	405a00 <__fpclassifyd>
  40267a:	2801      	cmp	r0, #1
  40267c:	46d3      	mov	fp, sl
  40267e:	9814      	ldr	r0, [sp, #80]	; 0x50
  402680:	9915      	ldr	r1, [sp, #84]	; 0x54
  402682:	f040 8359 	bne.w	402d38 <_svfprintf_r+0xeb0>
  402686:	2200      	movs	r2, #0
  402688:	2300      	movs	r3, #0
  40268a:	f004 f825 	bl	4066d8 <__aeabi_dcmplt>
  40268e:	2800      	cmp	r0, #0
  402690:	f040 8564 	bne.w	40315c <_svfprintf_r+0x12d4>
  402694:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402698:	9b07      	ldr	r3, [sp, #28]
  40269a:	4abe      	ldr	r2, [pc, #760]	; (402994 <_svfprintf_r+0xb0c>)
  40269c:	f8df e300 	ldr.w	lr, [pc, #768]	; 4029a0 <_svfprintf_r+0xb18>
  4026a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4026a4:	9307      	str	r3, [sp, #28]
  4026a6:	4613      	mov	r3, r2
  4026a8:	2103      	movs	r1, #3
  4026aa:	2000      	movs	r0, #0
  4026ac:	2d47      	cmp	r5, #71	; 0x47
  4026ae:	bfd8      	it	le
  4026b0:	4673      	movle	r3, lr
  4026b2:	9109      	str	r1, [sp, #36]	; 0x24
  4026b4:	9011      	str	r0, [sp, #68]	; 0x44
  4026b6:	9310      	str	r3, [sp, #64]	; 0x40
  4026b8:	910d      	str	r1, [sp, #52]	; 0x34
  4026ba:	9012      	str	r0, [sp, #72]	; 0x48
  4026bc:	e504      	b.n	4020c8 <_svfprintf_r+0x240>
  4026be:	980e      	ldr	r0, [sp, #56]	; 0x38
  4026c0:	9907      	ldr	r1, [sp, #28]
  4026c2:	930a      	str	r3, [sp, #40]	; 0x28
  4026c4:	2230      	movs	r2, #48	; 0x30
  4026c6:	6803      	ldr	r3, [r0, #0]
  4026c8:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  4026cc:	4602      	mov	r2, r0
  4026ce:	2578      	movs	r5, #120	; 0x78
  4026d0:	f041 0102 	orr.w	r1, r1, #2
  4026d4:	3204      	adds	r2, #4
  4026d6:	4698      	mov	r8, r3
  4026d8:	4baf      	ldr	r3, [pc, #700]	; (402998 <_svfprintf_r+0xb10>)
  4026da:	9316      	str	r3, [sp, #88]	; 0x58
  4026dc:	9107      	str	r1, [sp, #28]
  4026de:	920e      	str	r2, [sp, #56]	; 0x38
  4026e0:	f04f 0900 	mov.w	r9, #0
  4026e4:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  4026e8:	2302      	movs	r3, #2
  4026ea:	e4b2      	b.n	402052 <_svfprintf_r+0x1ca>
  4026ec:	930a      	str	r3, [sp, #40]	; 0x28
  4026ee:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4026f2:	2d00      	cmp	r5, #0
  4026f4:	f000 83c6 	beq.w	402e84 <_svfprintf_r+0xffc>
  4026f8:	2300      	movs	r3, #0
  4026fa:	2201      	movs	r2, #1
  4026fc:	469c      	mov	ip, r3
  4026fe:	9209      	str	r2, [sp, #36]	; 0x24
  402700:	f88d 5098 	strb.w	r5, [sp, #152]	; 0x98
  402704:	e77e      	b.n	402604 <_svfprintf_r+0x77c>
  402706:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40270a:	e539      	b.n	402180 <_svfprintf_r+0x2f8>
  40270c:	2b01      	cmp	r3, #1
  40270e:	f47f acb8 	bne.w	402082 <_svfprintf_r+0x1fa>
  402712:	f1b9 0f00 	cmp.w	r9, #0
  402716:	bf08      	it	eq
  402718:	f1b8 0f0a 	cmpeq.w	r8, #10
  40271c:	f080 821c 	bcs.w	402b58 <_svfprintf_r+0xcd0>
  402720:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  402724:	f108 0830 	add.w	r8, r8, #48	; 0x30
  402728:	f80b 8d41 	strb.w	r8, [fp, #-65]!
  40272c:	ebcb 0307 	rsb	r3, fp, r7
  402730:	930d      	str	r3, [sp, #52]	; 0x34
  402732:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  402736:	e4bf      	b.n	4020b8 <_svfprintf_r+0x230>
  402738:	2d65      	cmp	r5, #101	; 0x65
  40273a:	f340 80a0 	ble.w	40287e <_svfprintf_r+0x9f6>
  40273e:	9814      	ldr	r0, [sp, #80]	; 0x50
  402740:	9915      	ldr	r1, [sp, #84]	; 0x54
  402742:	2200      	movs	r2, #0
  402744:	2300      	movs	r3, #0
  402746:	f003 ffbd 	bl	4066c4 <__aeabi_dcmpeq>
  40274a:	2800      	cmp	r0, #0
  40274c:	f000 8145 	beq.w	4029da <_svfprintf_r+0xb52>
  402750:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402752:	4a92      	ldr	r2, [pc, #584]	; (40299c <_svfprintf_r+0xb14>)
  402754:	6022      	str	r2, [r4, #0]
  402756:	3301      	adds	r3, #1
  402758:	f10b 0b01 	add.w	fp, fp, #1
  40275c:	2201      	movs	r2, #1
  40275e:	2b07      	cmp	r3, #7
  402760:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402764:	9324      	str	r3, [sp, #144]	; 0x90
  402766:	6062      	str	r2, [r4, #4]
  402768:	f300 8334 	bgt.w	402dd4 <_svfprintf_r+0xf4c>
  40276c:	3408      	adds	r4, #8
  40276e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402770:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402772:	4293      	cmp	r3, r2
  402774:	db03      	blt.n	40277e <_svfprintf_r+0x8f6>
  402776:	9b07      	ldr	r3, [sp, #28]
  402778:	07da      	lsls	r2, r3, #31
  40277a:	f57f ad7f 	bpl.w	40227c <_svfprintf_r+0x3f4>
  40277e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402780:	9918      	ldr	r1, [sp, #96]	; 0x60
  402782:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  402784:	6022      	str	r2, [r4, #0]
  402786:	3301      	adds	r3, #1
  402788:	448b      	add	fp, r1
  40278a:	2b07      	cmp	r3, #7
  40278c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402790:	6061      	str	r1, [r4, #4]
  402792:	9324      	str	r3, [sp, #144]	; 0x90
  402794:	f300 8390 	bgt.w	402eb8 <_svfprintf_r+0x1030>
  402798:	3408      	adds	r4, #8
  40279a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40279c:	1e5d      	subs	r5, r3, #1
  40279e:	2d00      	cmp	r5, #0
  4027a0:	f77f ad6c 	ble.w	40227c <_svfprintf_r+0x3f4>
  4027a4:	2d10      	cmp	r5, #16
  4027a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4027a8:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 4029a4 <_svfprintf_r+0xb1c>
  4027ac:	f340 81ba 	ble.w	402b24 <_svfprintf_r+0xc9c>
  4027b0:	f04f 0810 	mov.w	r8, #16
  4027b4:	465a      	mov	r2, fp
  4027b6:	f8dd a020 	ldr.w	sl, [sp, #32]
  4027ba:	e004      	b.n	4027c6 <_svfprintf_r+0x93e>
  4027bc:	3408      	adds	r4, #8
  4027be:	3d10      	subs	r5, #16
  4027c0:	2d10      	cmp	r5, #16
  4027c2:	f340 81ae 	ble.w	402b22 <_svfprintf_r+0xc9a>
  4027c6:	3301      	adds	r3, #1
  4027c8:	3210      	adds	r2, #16
  4027ca:	2b07      	cmp	r3, #7
  4027cc:	9225      	str	r2, [sp, #148]	; 0x94
  4027ce:	9324      	str	r3, [sp, #144]	; 0x90
  4027d0:	f8c4 9000 	str.w	r9, [r4]
  4027d4:	f8c4 8004 	str.w	r8, [r4, #4]
  4027d8:	ddf0      	ble.n	4027bc <_svfprintf_r+0x934>
  4027da:	4650      	mov	r0, sl
  4027dc:	4631      	mov	r1, r6
  4027de:	aa23      	add	r2, sp, #140	; 0x8c
  4027e0:	f003 f9bc 	bl	405b5c <__ssprint_r>
  4027e4:	2800      	cmp	r0, #0
  4027e6:	f47f ac15 	bne.w	402014 <_svfprintf_r+0x18c>
  4027ea:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4027ec:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4027ee:	463c      	mov	r4, r7
  4027f0:	e7e5      	b.n	4027be <_svfprintf_r+0x936>
  4027f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4027f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4027f6:	ebc2 0a03 	rsb	sl, r2, r3
  4027fa:	f1ba 0f00 	cmp.w	sl, #0
  4027fe:	f77f ace7 	ble.w	4021d0 <_svfprintf_r+0x348>
  402802:	f1ba 0f10 	cmp.w	sl, #16
  402806:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402808:	f8df 9198 	ldr.w	r9, [pc, #408]	; 4029a4 <_svfprintf_r+0xb1c>
  40280c:	dd2b      	ble.n	402866 <_svfprintf_r+0x9de>
  40280e:	4649      	mov	r1, r9
  402810:	465b      	mov	r3, fp
  402812:	46a9      	mov	r9, r5
  402814:	f04f 0810 	mov.w	r8, #16
  402818:	f8dd b020 	ldr.w	fp, [sp, #32]
  40281c:	460d      	mov	r5, r1
  40281e:	e006      	b.n	40282e <_svfprintf_r+0x9a6>
  402820:	f1aa 0a10 	sub.w	sl, sl, #16
  402824:	f1ba 0f10 	cmp.w	sl, #16
  402828:	f104 0408 	add.w	r4, r4, #8
  40282c:	dd17      	ble.n	40285e <_svfprintf_r+0x9d6>
  40282e:	3201      	adds	r2, #1
  402830:	3310      	adds	r3, #16
  402832:	2a07      	cmp	r2, #7
  402834:	9325      	str	r3, [sp, #148]	; 0x94
  402836:	9224      	str	r2, [sp, #144]	; 0x90
  402838:	e884 0120 	stmia.w	r4, {r5, r8}
  40283c:	ddf0      	ble.n	402820 <_svfprintf_r+0x998>
  40283e:	4658      	mov	r0, fp
  402840:	4631      	mov	r1, r6
  402842:	aa23      	add	r2, sp, #140	; 0x8c
  402844:	f003 f98a 	bl	405b5c <__ssprint_r>
  402848:	2800      	cmp	r0, #0
  40284a:	f47f abe3 	bne.w	402014 <_svfprintf_r+0x18c>
  40284e:	f1aa 0a10 	sub.w	sl, sl, #16
  402852:	f1ba 0f10 	cmp.w	sl, #16
  402856:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402858:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40285a:	463c      	mov	r4, r7
  40285c:	dce7      	bgt.n	40282e <_svfprintf_r+0x9a6>
  40285e:	469b      	mov	fp, r3
  402860:	462b      	mov	r3, r5
  402862:	464d      	mov	r5, r9
  402864:	4699      	mov	r9, r3
  402866:	3201      	adds	r2, #1
  402868:	44d3      	add	fp, sl
  40286a:	2a07      	cmp	r2, #7
  40286c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402870:	9224      	str	r2, [sp, #144]	; 0x90
  402872:	e884 0600 	stmia.w	r4, {r9, sl}
  402876:	f300 8252 	bgt.w	402d1e <_svfprintf_r+0xe96>
  40287a:	3408      	adds	r4, #8
  40287c:	e4a8      	b.n	4021d0 <_svfprintf_r+0x348>
  40287e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402880:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402882:	2b01      	cmp	r3, #1
  402884:	f340 8220 	ble.w	402cc8 <_svfprintf_r+0xe40>
  402888:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40288a:	6023      	str	r3, [r4, #0]
  40288c:	3501      	adds	r5, #1
  40288e:	f10b 0301 	add.w	r3, fp, #1
  402892:	2201      	movs	r2, #1
  402894:	2d07      	cmp	r5, #7
  402896:	9325      	str	r3, [sp, #148]	; 0x94
  402898:	9524      	str	r5, [sp, #144]	; 0x90
  40289a:	6062      	str	r2, [r4, #4]
  40289c:	f300 8226 	bgt.w	402cec <_svfprintf_r+0xe64>
  4028a0:	3408      	adds	r4, #8
  4028a2:	9918      	ldr	r1, [sp, #96]	; 0x60
  4028a4:	6061      	str	r1, [r4, #4]
  4028a6:	3501      	adds	r5, #1
  4028a8:	eb03 0b01 	add.w	fp, r3, r1
  4028ac:	2d07      	cmp	r5, #7
  4028ae:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4028b0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4028b4:	9524      	str	r5, [sp, #144]	; 0x90
  4028b6:	6023      	str	r3, [r4, #0]
  4028b8:	f300 8224 	bgt.w	402d04 <_svfprintf_r+0xe7c>
  4028bc:	3408      	adds	r4, #8
  4028be:	2300      	movs	r3, #0
  4028c0:	9814      	ldr	r0, [sp, #80]	; 0x50
  4028c2:	9915      	ldr	r1, [sp, #84]	; 0x54
  4028c4:	2200      	movs	r2, #0
  4028c6:	f003 fefd 	bl	4066c4 <__aeabi_dcmpeq>
  4028ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4028cc:	2800      	cmp	r0, #0
  4028ce:	f040 80de 	bne.w	402a8e <_svfprintf_r+0xc06>
  4028d2:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4028d4:	3b01      	subs	r3, #1
  4028d6:	3501      	adds	r5, #1
  4028d8:	3201      	adds	r2, #1
  4028da:	449b      	add	fp, r3
  4028dc:	2d07      	cmp	r5, #7
  4028de:	9524      	str	r5, [sp, #144]	; 0x90
  4028e0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4028e4:	6022      	str	r2, [r4, #0]
  4028e6:	6063      	str	r3, [r4, #4]
  4028e8:	f300 810e 	bgt.w	402b08 <_svfprintf_r+0xc80>
  4028ec:	3408      	adds	r4, #8
  4028ee:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4028f0:	6062      	str	r2, [r4, #4]
  4028f2:	3501      	adds	r5, #1
  4028f4:	4493      	add	fp, r2
  4028f6:	ab1f      	add	r3, sp, #124	; 0x7c
  4028f8:	2d07      	cmp	r5, #7
  4028fa:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4028fe:	9524      	str	r5, [sp, #144]	; 0x90
  402900:	6023      	str	r3, [r4, #0]
  402902:	f77f acba 	ble.w	40227a <_svfprintf_r+0x3f2>
  402906:	9808      	ldr	r0, [sp, #32]
  402908:	4631      	mov	r1, r6
  40290a:	aa23      	add	r2, sp, #140	; 0x8c
  40290c:	f003 f926 	bl	405b5c <__ssprint_r>
  402910:	2800      	cmp	r0, #0
  402912:	f47f ab7f 	bne.w	402014 <_svfprintf_r+0x18c>
  402916:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40291a:	463c      	mov	r4, r7
  40291c:	e4ae      	b.n	40227c <_svfprintf_r+0x3f4>
  40291e:	2b00      	cmp	r3, #0
  402920:	d132      	bne.n	402988 <_svfprintf_r+0xb00>
  402922:	9b07      	ldr	r3, [sp, #28]
  402924:	07d8      	lsls	r0, r3, #31
  402926:	d52f      	bpl.n	402988 <_svfprintf_r+0xb00>
  402928:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  40292c:	2330      	movs	r3, #48	; 0x30
  40292e:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  402932:	ebcb 0307 	rsb	r3, fp, r7
  402936:	930d      	str	r3, [sp, #52]	; 0x34
  402938:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  40293c:	f7ff bbbc 	b.w	4020b8 <_svfprintf_r+0x230>
  402940:	9808      	ldr	r0, [sp, #32]
  402942:	4631      	mov	r1, r6
  402944:	aa23      	add	r2, sp, #140	; 0x8c
  402946:	f003 f909 	bl	405b5c <__ssprint_r>
  40294a:	2800      	cmp	r0, #0
  40294c:	f47f ab62 	bne.w	402014 <_svfprintf_r+0x18c>
  402950:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402954:	463c      	mov	r4, r7
  402956:	e47f      	b.n	402258 <_svfprintf_r+0x3d0>
  402958:	9808      	ldr	r0, [sp, #32]
  40295a:	4631      	mov	r1, r6
  40295c:	aa23      	add	r2, sp, #140	; 0x8c
  40295e:	f003 f8fd 	bl	405b5c <__ssprint_r>
  402962:	2800      	cmp	r0, #0
  402964:	f47f ab56 	bne.w	402014 <_svfprintf_r+0x18c>
  402968:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40296c:	463c      	mov	r4, r7
  40296e:	e41a      	b.n	4021a6 <_svfprintf_r+0x31e>
  402970:	9808      	ldr	r0, [sp, #32]
  402972:	4631      	mov	r1, r6
  402974:	aa23      	add	r2, sp, #140	; 0x8c
  402976:	f003 f8f1 	bl	405b5c <__ssprint_r>
  40297a:	2800      	cmp	r0, #0
  40297c:	f47f ab4a 	bne.w	402014 <_svfprintf_r+0x18c>
  402980:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402984:	463c      	mov	r4, r7
  402986:	e41f      	b.n	4021c8 <_svfprintf_r+0x340>
  402988:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  40298c:	9710      	str	r7, [sp, #64]	; 0x40
  40298e:	f7ff bb93 	b.w	4020b8 <_svfprintf_r+0x230>
  402992:	bf00      	nop
  402994:	004074f4 	.word	0x004074f4
  402998:	00407514 	.word	0x00407514
  40299c:	00407530 	.word	0x00407530
  4029a0:	004074f0 	.word	0x004074f0
  4029a4:	004074d0 	.word	0x004074d0
  4029a8:	9816      	ldr	r0, [sp, #88]	; 0x58
  4029aa:	46bb      	mov	fp, r7
  4029ac:	ea4f 1318 	mov.w	r3, r8, lsr #4
  4029b0:	f008 010f 	and.w	r1, r8, #15
  4029b4:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
  4029b8:	ea4f 1219 	mov.w	r2, r9, lsr #4
  4029bc:	4698      	mov	r8, r3
  4029be:	4691      	mov	r9, r2
  4029c0:	5c43      	ldrb	r3, [r0, r1]
  4029c2:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  4029c6:	ea58 0309 	orrs.w	r3, r8, r9
  4029ca:	d1ef      	bne.n	4029ac <_svfprintf_r+0xb24>
  4029cc:	465b      	mov	r3, fp
  4029ce:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4029d2:	1afb      	subs	r3, r7, r3
  4029d4:	930d      	str	r3, [sp, #52]	; 0x34
  4029d6:	f7ff bb6f 	b.w	4020b8 <_svfprintf_r+0x230>
  4029da:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4029dc:	2d00      	cmp	r5, #0
  4029de:	f340 8205 	ble.w	402dec <_svfprintf_r+0xf64>
  4029e2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4029e4:	9912      	ldr	r1, [sp, #72]	; 0x48
  4029e6:	428a      	cmp	r2, r1
  4029e8:	4613      	mov	r3, r2
  4029ea:	bfa8      	it	ge
  4029ec:	460b      	movge	r3, r1
  4029ee:	461d      	mov	r5, r3
  4029f0:	9910      	ldr	r1, [sp, #64]	; 0x40
  4029f2:	2d00      	cmp	r5, #0
  4029f4:	eb01 0a02 	add.w	sl, r1, r2
  4029f8:	dd0b      	ble.n	402a12 <_svfprintf_r+0xb8a>
  4029fa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4029fc:	6021      	str	r1, [r4, #0]
  4029fe:	3301      	adds	r3, #1
  402a00:	44ab      	add	fp, r5
  402a02:	2b07      	cmp	r3, #7
  402a04:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402a08:	6065      	str	r5, [r4, #4]
  402a0a:	9324      	str	r3, [sp, #144]	; 0x90
  402a0c:	f300 834d 	bgt.w	4030aa <_svfprintf_r+0x1222>
  402a10:	3408      	adds	r4, #8
  402a12:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402a14:	2d00      	cmp	r5, #0
  402a16:	bfa8      	it	ge
  402a18:	1b5b      	subge	r3, r3, r5
  402a1a:	2b00      	cmp	r3, #0
  402a1c:	461d      	mov	r5, r3
  402a1e:	f340 80f5 	ble.w	402c0c <_svfprintf_r+0xd84>
  402a22:	2d10      	cmp	r5, #16
  402a24:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402a26:	f8df 95f4 	ldr.w	r9, [pc, #1524]	; 40301c <_svfprintf_r+0x1194>
  402a2a:	f340 81c6 	ble.w	402dba <_svfprintf_r+0xf32>
  402a2e:	465a      	mov	r2, fp
  402a30:	f04f 0810 	mov.w	r8, #16
  402a34:	f8dd b020 	ldr.w	fp, [sp, #32]
  402a38:	e004      	b.n	402a44 <_svfprintf_r+0xbbc>
  402a3a:	3408      	adds	r4, #8
  402a3c:	3d10      	subs	r5, #16
  402a3e:	2d10      	cmp	r5, #16
  402a40:	f340 81ba 	ble.w	402db8 <_svfprintf_r+0xf30>
  402a44:	3301      	adds	r3, #1
  402a46:	3210      	adds	r2, #16
  402a48:	2b07      	cmp	r3, #7
  402a4a:	9225      	str	r2, [sp, #148]	; 0x94
  402a4c:	9324      	str	r3, [sp, #144]	; 0x90
  402a4e:	f8c4 9000 	str.w	r9, [r4]
  402a52:	f8c4 8004 	str.w	r8, [r4, #4]
  402a56:	ddf0      	ble.n	402a3a <_svfprintf_r+0xbb2>
  402a58:	4658      	mov	r0, fp
  402a5a:	4631      	mov	r1, r6
  402a5c:	aa23      	add	r2, sp, #140	; 0x8c
  402a5e:	f003 f87d 	bl	405b5c <__ssprint_r>
  402a62:	2800      	cmp	r0, #0
  402a64:	f47f aad6 	bne.w	402014 <_svfprintf_r+0x18c>
  402a68:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402a6a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402a6c:	463c      	mov	r4, r7
  402a6e:	e7e5      	b.n	402a3c <_svfprintf_r+0xbb4>
  402a70:	9808      	ldr	r0, [sp, #32]
  402a72:	4631      	mov	r1, r6
  402a74:	aa23      	add	r2, sp, #140	; 0x8c
  402a76:	f003 f871 	bl	405b5c <__ssprint_r>
  402a7a:	2800      	cmp	r0, #0
  402a7c:	f47f aaca 	bne.w	402014 <_svfprintf_r+0x18c>
  402a80:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402a84:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402a88:	463c      	mov	r4, r7
  402a8a:	f7ff bb79 	b.w	402180 <_svfprintf_r+0x2f8>
  402a8e:	f103 38ff 	add.w	r8, r3, #4294967295
  402a92:	f1b8 0f00 	cmp.w	r8, #0
  402a96:	f77f af2a 	ble.w	4028ee <_svfprintf_r+0xa66>
  402a9a:	f1b8 0f10 	cmp.w	r8, #16
  402a9e:	f8df 957c 	ldr.w	r9, [pc, #1404]	; 40301c <_svfprintf_r+0x1194>
  402aa2:	dd25      	ble.n	402af0 <_svfprintf_r+0xc68>
  402aa4:	465b      	mov	r3, fp
  402aa6:	f04f 0a10 	mov.w	sl, #16
  402aaa:	f8dd b020 	ldr.w	fp, [sp, #32]
  402aae:	e006      	b.n	402abe <_svfprintf_r+0xc36>
  402ab0:	f1a8 0810 	sub.w	r8, r8, #16
  402ab4:	f1b8 0f10 	cmp.w	r8, #16
  402ab8:	f104 0408 	add.w	r4, r4, #8
  402abc:	dd17      	ble.n	402aee <_svfprintf_r+0xc66>
  402abe:	3501      	adds	r5, #1
  402ac0:	3310      	adds	r3, #16
  402ac2:	2d07      	cmp	r5, #7
  402ac4:	9325      	str	r3, [sp, #148]	; 0x94
  402ac6:	9524      	str	r5, [sp, #144]	; 0x90
  402ac8:	e884 0600 	stmia.w	r4, {r9, sl}
  402acc:	ddf0      	ble.n	402ab0 <_svfprintf_r+0xc28>
  402ace:	4658      	mov	r0, fp
  402ad0:	4631      	mov	r1, r6
  402ad2:	aa23      	add	r2, sp, #140	; 0x8c
  402ad4:	f003 f842 	bl	405b5c <__ssprint_r>
  402ad8:	2800      	cmp	r0, #0
  402ada:	f47f aa9b 	bne.w	402014 <_svfprintf_r+0x18c>
  402ade:	f1a8 0810 	sub.w	r8, r8, #16
  402ae2:	f1b8 0f10 	cmp.w	r8, #16
  402ae6:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402ae8:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402aea:	463c      	mov	r4, r7
  402aec:	dce7      	bgt.n	402abe <_svfprintf_r+0xc36>
  402aee:	469b      	mov	fp, r3
  402af0:	3501      	adds	r5, #1
  402af2:	44c3      	add	fp, r8
  402af4:	2d07      	cmp	r5, #7
  402af6:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402afa:	9524      	str	r5, [sp, #144]	; 0x90
  402afc:	f8c4 9000 	str.w	r9, [r4]
  402b00:	f8c4 8004 	str.w	r8, [r4, #4]
  402b04:	f77f aef2 	ble.w	4028ec <_svfprintf_r+0xa64>
  402b08:	9808      	ldr	r0, [sp, #32]
  402b0a:	4631      	mov	r1, r6
  402b0c:	aa23      	add	r2, sp, #140	; 0x8c
  402b0e:	f003 f825 	bl	405b5c <__ssprint_r>
  402b12:	2800      	cmp	r0, #0
  402b14:	f47f aa7e 	bne.w	402014 <_svfprintf_r+0x18c>
  402b18:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402b1c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402b1e:	463c      	mov	r4, r7
  402b20:	e6e5      	b.n	4028ee <_svfprintf_r+0xa66>
  402b22:	4693      	mov	fp, r2
  402b24:	3301      	adds	r3, #1
  402b26:	44ab      	add	fp, r5
  402b28:	2b07      	cmp	r3, #7
  402b2a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402b2e:	9324      	str	r3, [sp, #144]	; 0x90
  402b30:	f8c4 9000 	str.w	r9, [r4]
  402b34:	6065      	str	r5, [r4, #4]
  402b36:	f77f aba0 	ble.w	40227a <_svfprintf_r+0x3f2>
  402b3a:	e6e4      	b.n	402906 <_svfprintf_r+0xa7e>
  402b3c:	2b30      	cmp	r3, #48	; 0x30
  402b3e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402b40:	f43f af47 	beq.w	4029d2 <_svfprintf_r+0xb4a>
  402b44:	3b01      	subs	r3, #1
  402b46:	461a      	mov	r2, r3
  402b48:	9310      	str	r3, [sp, #64]	; 0x40
  402b4a:	1aba      	subs	r2, r7, r2
  402b4c:	2330      	movs	r3, #48	; 0x30
  402b4e:	920d      	str	r2, [sp, #52]	; 0x34
  402b50:	f801 3c01 	strb.w	r3, [r1, #-1]
  402b54:	f7ff bab0 	b.w	4020b8 <_svfprintf_r+0x230>
  402b58:	46bb      	mov	fp, r7
  402b5a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  402b5e:	4640      	mov	r0, r8
  402b60:	4649      	mov	r1, r9
  402b62:	220a      	movs	r2, #10
  402b64:	2300      	movs	r3, #0
  402b66:	f003 fe07 	bl	406778 <__aeabi_uldivmod>
  402b6a:	3230      	adds	r2, #48	; 0x30
  402b6c:	4640      	mov	r0, r8
  402b6e:	4649      	mov	r1, r9
  402b70:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  402b74:	2300      	movs	r3, #0
  402b76:	220a      	movs	r2, #10
  402b78:	f003 fdfe 	bl	406778 <__aeabi_uldivmod>
  402b7c:	4680      	mov	r8, r0
  402b7e:	4689      	mov	r9, r1
  402b80:	ea58 0309 	orrs.w	r3, r8, r9
  402b84:	d1eb      	bne.n	402b5e <_svfprintf_r+0xcd6>
  402b86:	465b      	mov	r3, fp
  402b88:	1afb      	subs	r3, r7, r3
  402b8a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  402b8e:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  402b92:	930d      	str	r3, [sp, #52]	; 0x34
  402b94:	f7ff ba90 	b.w	4020b8 <_svfprintf_r+0x230>
  402b98:	990e      	ldr	r1, [sp, #56]	; 0x38
  402b9a:	680a      	ldr	r2, [r1, #0]
  402b9c:	3104      	adds	r1, #4
  402b9e:	910e      	str	r1, [sp, #56]	; 0x38
  402ba0:	4690      	mov	r8, r2
  402ba2:	f04f 0900 	mov.w	r9, #0
  402ba6:	f7ff ba54 	b.w	402052 <_svfprintf_r+0x1ca>
  402baa:	990e      	ldr	r1, [sp, #56]	; 0x38
  402bac:	680a      	ldr	r2, [r1, #0]
  402bae:	3104      	adds	r1, #4
  402bb0:	2301      	movs	r3, #1
  402bb2:	910e      	str	r1, [sp, #56]	; 0x38
  402bb4:	4690      	mov	r8, r2
  402bb6:	f04f 0900 	mov.w	r9, #0
  402bba:	f7ff ba4a 	b.w	402052 <_svfprintf_r+0x1ca>
  402bbe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402bc0:	6813      	ldr	r3, [r2, #0]
  402bc2:	4698      	mov	r8, r3
  402bc4:	ea4f 79e3 	mov.w	r9, r3, asr #31
  402bc8:	4613      	mov	r3, r2
  402bca:	3304      	adds	r3, #4
  402bcc:	4642      	mov	r2, r8
  402bce:	930e      	str	r3, [sp, #56]	; 0x38
  402bd0:	2a00      	cmp	r2, #0
  402bd2:	464b      	mov	r3, r9
  402bd4:	f173 0300 	sbcs.w	r3, r3, #0
  402bd8:	f6bf abf5 	bge.w	4023c6 <_svfprintf_r+0x53e>
  402bdc:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  402be0:	f1d8 0800 	rsbs	r8, r8, #0
  402be4:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
  402be8:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  402bec:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  402bf0:	2301      	movs	r3, #1
  402bf2:	f7ff ba34 	b.w	40205e <_svfprintf_r+0x1d6>
  402bf6:	9808      	ldr	r0, [sp, #32]
  402bf8:	4631      	mov	r1, r6
  402bfa:	aa23      	add	r2, sp, #140	; 0x8c
  402bfc:	f002 ffae 	bl	405b5c <__ssprint_r>
  402c00:	2800      	cmp	r0, #0
  402c02:	f47f aa07 	bne.w	402014 <_svfprintf_r+0x18c>
  402c06:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402c0a:	463c      	mov	r4, r7
  402c0c:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402c0e:	9912      	ldr	r1, [sp, #72]	; 0x48
  402c10:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402c12:	440a      	add	r2, r1
  402c14:	4690      	mov	r8, r2
  402c16:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402c18:	4293      	cmp	r3, r2
  402c1a:	db46      	blt.n	402caa <_svfprintf_r+0xe22>
  402c1c:	9a07      	ldr	r2, [sp, #28]
  402c1e:	07d0      	lsls	r0, r2, #31
  402c20:	d443      	bmi.n	402caa <_svfprintf_r+0xe22>
  402c22:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402c24:	ebc8 050a 	rsb	r5, r8, sl
  402c28:	1ad3      	subs	r3, r2, r3
  402c2a:	429d      	cmp	r5, r3
  402c2c:	bfa8      	it	ge
  402c2e:	461d      	movge	r5, r3
  402c30:	2d00      	cmp	r5, #0
  402c32:	dd0c      	ble.n	402c4e <_svfprintf_r+0xdc6>
  402c34:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402c36:	f8c4 8000 	str.w	r8, [r4]
  402c3a:	3201      	adds	r2, #1
  402c3c:	44ab      	add	fp, r5
  402c3e:	2a07      	cmp	r2, #7
  402c40:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402c44:	6065      	str	r5, [r4, #4]
  402c46:	9224      	str	r2, [sp, #144]	; 0x90
  402c48:	f300 8267 	bgt.w	40311a <_svfprintf_r+0x1292>
  402c4c:	3408      	adds	r4, #8
  402c4e:	2d00      	cmp	r5, #0
  402c50:	bfac      	ite	ge
  402c52:	1b5d      	subge	r5, r3, r5
  402c54:	461d      	movlt	r5, r3
  402c56:	2d00      	cmp	r5, #0
  402c58:	f77f ab10 	ble.w	40227c <_svfprintf_r+0x3f4>
  402c5c:	2d10      	cmp	r5, #16
  402c5e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402c60:	f8df 93b8 	ldr.w	r9, [pc, #952]	; 40301c <_svfprintf_r+0x1194>
  402c64:	f77f af5e 	ble.w	402b24 <_svfprintf_r+0xc9c>
  402c68:	f04f 0810 	mov.w	r8, #16
  402c6c:	465a      	mov	r2, fp
  402c6e:	f8dd a020 	ldr.w	sl, [sp, #32]
  402c72:	e004      	b.n	402c7e <_svfprintf_r+0xdf6>
  402c74:	3408      	adds	r4, #8
  402c76:	3d10      	subs	r5, #16
  402c78:	2d10      	cmp	r5, #16
  402c7a:	f77f af52 	ble.w	402b22 <_svfprintf_r+0xc9a>
  402c7e:	3301      	adds	r3, #1
  402c80:	3210      	adds	r2, #16
  402c82:	2b07      	cmp	r3, #7
  402c84:	9225      	str	r2, [sp, #148]	; 0x94
  402c86:	9324      	str	r3, [sp, #144]	; 0x90
  402c88:	f8c4 9000 	str.w	r9, [r4]
  402c8c:	f8c4 8004 	str.w	r8, [r4, #4]
  402c90:	ddf0      	ble.n	402c74 <_svfprintf_r+0xdec>
  402c92:	4650      	mov	r0, sl
  402c94:	4631      	mov	r1, r6
  402c96:	aa23      	add	r2, sp, #140	; 0x8c
  402c98:	f002 ff60 	bl	405b5c <__ssprint_r>
  402c9c:	2800      	cmp	r0, #0
  402c9e:	f47f a9b9 	bne.w	402014 <_svfprintf_r+0x18c>
  402ca2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402ca4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402ca6:	463c      	mov	r4, r7
  402ca8:	e7e5      	b.n	402c76 <_svfprintf_r+0xdee>
  402caa:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402cac:	9818      	ldr	r0, [sp, #96]	; 0x60
  402cae:	9917      	ldr	r1, [sp, #92]	; 0x5c
  402cb0:	6021      	str	r1, [r4, #0]
  402cb2:	3201      	adds	r2, #1
  402cb4:	4483      	add	fp, r0
  402cb6:	2a07      	cmp	r2, #7
  402cb8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402cbc:	6060      	str	r0, [r4, #4]
  402cbe:	9224      	str	r2, [sp, #144]	; 0x90
  402cc0:	f300 820a 	bgt.w	4030d8 <_svfprintf_r+0x1250>
  402cc4:	3408      	adds	r4, #8
  402cc6:	e7ac      	b.n	402c22 <_svfprintf_r+0xd9a>
  402cc8:	9b07      	ldr	r3, [sp, #28]
  402cca:	07d9      	lsls	r1, r3, #31
  402ccc:	f53f addc 	bmi.w	402888 <_svfprintf_r+0xa00>
  402cd0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402cd2:	6023      	str	r3, [r4, #0]
  402cd4:	3501      	adds	r5, #1
  402cd6:	f10b 0b01 	add.w	fp, fp, #1
  402cda:	2301      	movs	r3, #1
  402cdc:	2d07      	cmp	r5, #7
  402cde:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402ce2:	9524      	str	r5, [sp, #144]	; 0x90
  402ce4:	6063      	str	r3, [r4, #4]
  402ce6:	f77f ae01 	ble.w	4028ec <_svfprintf_r+0xa64>
  402cea:	e70d      	b.n	402b08 <_svfprintf_r+0xc80>
  402cec:	9808      	ldr	r0, [sp, #32]
  402cee:	4631      	mov	r1, r6
  402cf0:	aa23      	add	r2, sp, #140	; 0x8c
  402cf2:	f002 ff33 	bl	405b5c <__ssprint_r>
  402cf6:	2800      	cmp	r0, #0
  402cf8:	f47f a98c 	bne.w	402014 <_svfprintf_r+0x18c>
  402cfc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402cfe:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402d00:	463c      	mov	r4, r7
  402d02:	e5ce      	b.n	4028a2 <_svfprintf_r+0xa1a>
  402d04:	9808      	ldr	r0, [sp, #32]
  402d06:	4631      	mov	r1, r6
  402d08:	aa23      	add	r2, sp, #140	; 0x8c
  402d0a:	f002 ff27 	bl	405b5c <__ssprint_r>
  402d0e:	2800      	cmp	r0, #0
  402d10:	f47f a980 	bne.w	402014 <_svfprintf_r+0x18c>
  402d14:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402d18:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402d1a:	463c      	mov	r4, r7
  402d1c:	e5cf      	b.n	4028be <_svfprintf_r+0xa36>
  402d1e:	9808      	ldr	r0, [sp, #32]
  402d20:	4631      	mov	r1, r6
  402d22:	aa23      	add	r2, sp, #140	; 0x8c
  402d24:	f002 ff1a 	bl	405b5c <__ssprint_r>
  402d28:	2800      	cmp	r0, #0
  402d2a:	f47f a973 	bne.w	402014 <_svfprintf_r+0x18c>
  402d2e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402d32:	463c      	mov	r4, r7
  402d34:	f7ff ba4c 	b.w	4021d0 <_svfprintf_r+0x348>
  402d38:	f002 fe62 	bl	405a00 <__fpclassifyd>
  402d3c:	2800      	cmp	r0, #0
  402d3e:	f040 80c7 	bne.w	402ed0 <_svfprintf_r+0x1048>
  402d42:	4686      	mov	lr, r0
  402d44:	4ab2      	ldr	r2, [pc, #712]	; (403010 <_svfprintf_r+0x1188>)
  402d46:	4bb3      	ldr	r3, [pc, #716]	; (403014 <_svfprintf_r+0x118c>)
  402d48:	9011      	str	r0, [sp, #68]	; 0x44
  402d4a:	9807      	ldr	r0, [sp, #28]
  402d4c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402d50:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
  402d54:	2103      	movs	r1, #3
  402d56:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  402d5a:	2d47      	cmp	r5, #71	; 0x47
  402d5c:	bfd8      	it	le
  402d5e:	461a      	movle	r2, r3
  402d60:	9109      	str	r1, [sp, #36]	; 0x24
  402d62:	9007      	str	r0, [sp, #28]
  402d64:	9210      	str	r2, [sp, #64]	; 0x40
  402d66:	910d      	str	r1, [sp, #52]	; 0x34
  402d68:	f7ff b9ae 	b.w	4020c8 <_svfprintf_r+0x240>
  402d6c:	9b07      	ldr	r3, [sp, #28]
  402d6e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402d70:	f013 0f40 	tst.w	r3, #64	; 0x40
  402d74:	4613      	mov	r3, r2
  402d76:	f43f ac2e 	beq.w	4025d6 <_svfprintf_r+0x74e>
  402d7a:	3304      	adds	r3, #4
  402d7c:	f8b2 8000 	ldrh.w	r8, [r2]
  402d80:	930e      	str	r3, [sp, #56]	; 0x38
  402d82:	f04f 0900 	mov.w	r9, #0
  402d86:	f7ff bb37 	b.w	4023f8 <_svfprintf_r+0x570>
  402d8a:	9b07      	ldr	r3, [sp, #28]
  402d8c:	06db      	lsls	r3, r3, #27
  402d8e:	d40b      	bmi.n	402da8 <_svfprintf_r+0xf20>
  402d90:	9b07      	ldr	r3, [sp, #28]
  402d92:	065d      	lsls	r5, r3, #25
  402d94:	d508      	bpl.n	402da8 <_svfprintf_r+0xf20>
  402d96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402d98:	6813      	ldr	r3, [r2, #0]
  402d9a:	3204      	adds	r2, #4
  402d9c:	920e      	str	r2, [sp, #56]	; 0x38
  402d9e:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  402da2:	801a      	strh	r2, [r3, #0]
  402da4:	f7ff b895 	b.w	401ed2 <_svfprintf_r+0x4a>
  402da8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402daa:	6813      	ldr	r3, [r2, #0]
  402dac:	3204      	adds	r2, #4
  402dae:	920e      	str	r2, [sp, #56]	; 0x38
  402db0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402db2:	601a      	str	r2, [r3, #0]
  402db4:	f7ff b88d 	b.w	401ed2 <_svfprintf_r+0x4a>
  402db8:	4693      	mov	fp, r2
  402dba:	3301      	adds	r3, #1
  402dbc:	44ab      	add	fp, r5
  402dbe:	2b07      	cmp	r3, #7
  402dc0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402dc4:	9324      	str	r3, [sp, #144]	; 0x90
  402dc6:	f8c4 9000 	str.w	r9, [r4]
  402dca:	6065      	str	r5, [r4, #4]
  402dcc:	f73f af13 	bgt.w	402bf6 <_svfprintf_r+0xd6e>
  402dd0:	3408      	adds	r4, #8
  402dd2:	e71b      	b.n	402c0c <_svfprintf_r+0xd84>
  402dd4:	9808      	ldr	r0, [sp, #32]
  402dd6:	4631      	mov	r1, r6
  402dd8:	aa23      	add	r2, sp, #140	; 0x8c
  402dda:	f002 febf 	bl	405b5c <__ssprint_r>
  402dde:	2800      	cmp	r0, #0
  402de0:	f47f a918 	bne.w	402014 <_svfprintf_r+0x18c>
  402de4:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402de8:	463c      	mov	r4, r7
  402dea:	e4c0      	b.n	40276e <_svfprintf_r+0x8e6>
  402dec:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402dee:	4a8a      	ldr	r2, [pc, #552]	; (403018 <_svfprintf_r+0x1190>)
  402df0:	6022      	str	r2, [r4, #0]
  402df2:	3301      	adds	r3, #1
  402df4:	f10b 0b01 	add.w	fp, fp, #1
  402df8:	2201      	movs	r2, #1
  402dfa:	2b07      	cmp	r3, #7
  402dfc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402e00:	9324      	str	r3, [sp, #144]	; 0x90
  402e02:	6062      	str	r2, [r4, #4]
  402e04:	f300 80f4 	bgt.w	402ff0 <_svfprintf_r+0x1168>
  402e08:	3408      	adds	r4, #8
  402e0a:	b92d      	cbnz	r5, 402e18 <_svfprintf_r+0xf90>
  402e0c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e0e:	b91b      	cbnz	r3, 402e18 <_svfprintf_r+0xf90>
  402e10:	9b07      	ldr	r3, [sp, #28]
  402e12:	07db      	lsls	r3, r3, #31
  402e14:	f57f aa32 	bpl.w	40227c <_svfprintf_r+0x3f4>
  402e18:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e1a:	9818      	ldr	r0, [sp, #96]	; 0x60
  402e1c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  402e1e:	6022      	str	r2, [r4, #0]
  402e20:	3301      	adds	r3, #1
  402e22:	eb0b 0100 	add.w	r1, fp, r0
  402e26:	2b07      	cmp	r3, #7
  402e28:	9125      	str	r1, [sp, #148]	; 0x94
  402e2a:	6060      	str	r0, [r4, #4]
  402e2c:	9324      	str	r3, [sp, #144]	; 0x90
  402e2e:	f300 81f3 	bgt.w	403218 <_svfprintf_r+0x1390>
  402e32:	f104 0208 	add.w	r2, r4, #8
  402e36:	426d      	negs	r5, r5
  402e38:	2d00      	cmp	r5, #0
  402e3a:	f340 80fc 	ble.w	403036 <_svfprintf_r+0x11ae>
  402e3e:	2d10      	cmp	r5, #16
  402e40:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 40301c <_svfprintf_r+0x1194>
  402e44:	f340 813d 	ble.w	4030c2 <_svfprintf_r+0x123a>
  402e48:	2410      	movs	r4, #16
  402e4a:	f8dd 8020 	ldr.w	r8, [sp, #32]
  402e4e:	e004      	b.n	402e5a <_svfprintf_r+0xfd2>
  402e50:	3208      	adds	r2, #8
  402e52:	3d10      	subs	r5, #16
  402e54:	2d10      	cmp	r5, #16
  402e56:	f340 8134 	ble.w	4030c2 <_svfprintf_r+0x123a>
  402e5a:	3301      	adds	r3, #1
  402e5c:	3110      	adds	r1, #16
  402e5e:	2b07      	cmp	r3, #7
  402e60:	9125      	str	r1, [sp, #148]	; 0x94
  402e62:	9324      	str	r3, [sp, #144]	; 0x90
  402e64:	f8c2 9000 	str.w	r9, [r2]
  402e68:	6054      	str	r4, [r2, #4]
  402e6a:	ddf1      	ble.n	402e50 <_svfprintf_r+0xfc8>
  402e6c:	4640      	mov	r0, r8
  402e6e:	4631      	mov	r1, r6
  402e70:	aa23      	add	r2, sp, #140	; 0x8c
  402e72:	f002 fe73 	bl	405b5c <__ssprint_r>
  402e76:	2800      	cmp	r0, #0
  402e78:	f47f a8cc 	bne.w	402014 <_svfprintf_r+0x18c>
  402e7c:	9925      	ldr	r1, [sp, #148]	; 0x94
  402e7e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e80:	463a      	mov	r2, r7
  402e82:	e7e6      	b.n	402e52 <_svfprintf_r+0xfca>
  402e84:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402e86:	46b1      	mov	r9, r6
  402e88:	2b00      	cmp	r3, #0
  402e8a:	f43f a8c4 	beq.w	402016 <_svfprintf_r+0x18e>
  402e8e:	9808      	ldr	r0, [sp, #32]
  402e90:	4631      	mov	r1, r6
  402e92:	aa23      	add	r2, sp, #140	; 0x8c
  402e94:	f002 fe62 	bl	405b5c <__ssprint_r>
  402e98:	f7ff b8bd 	b.w	402016 <_svfprintf_r+0x18e>
  402e9c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e9e:	910e      	str	r1, [sp, #56]	; 0x38
  402ea0:	4240      	negs	r0, r0
  402ea2:	900c      	str	r0, [sp, #48]	; 0x30
  402ea4:	4619      	mov	r1, r3
  402ea6:	f7ff ba3f 	b.w	402328 <_svfprintf_r+0x4a0>
  402eaa:	f041 0120 	orr.w	r1, r1, #32
  402eae:	9107      	str	r1, [sp, #28]
  402eb0:	785d      	ldrb	r5, [r3, #1]
  402eb2:	1c59      	adds	r1, r3, #1
  402eb4:	f7ff b83b 	b.w	401f2e <_svfprintf_r+0xa6>
  402eb8:	9808      	ldr	r0, [sp, #32]
  402eba:	4631      	mov	r1, r6
  402ebc:	aa23      	add	r2, sp, #140	; 0x8c
  402ebe:	f002 fe4d 	bl	405b5c <__ssprint_r>
  402ec2:	2800      	cmp	r0, #0
  402ec4:	f47f a8a6 	bne.w	402014 <_svfprintf_r+0x18c>
  402ec8:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402ecc:	463c      	mov	r4, r7
  402ece:	e464      	b.n	40279a <_svfprintf_r+0x912>
  402ed0:	f025 0320 	bic.w	r3, r5, #32
  402ed4:	f1ba 3fff 	cmp.w	sl, #4294967295
  402ed8:	930d      	str	r3, [sp, #52]	; 0x34
  402eda:	f000 8096 	beq.w	40300a <_svfprintf_r+0x1182>
  402ede:	2b47      	cmp	r3, #71	; 0x47
  402ee0:	d105      	bne.n	402eee <_svfprintf_r+0x1066>
  402ee2:	f1ba 0f00 	cmp.w	sl, #0
  402ee6:	bf14      	ite	ne
  402ee8:	46d3      	movne	fp, sl
  402eea:	f04f 0b01 	moveq.w	fp, #1
  402eee:	9b07      	ldr	r3, [sp, #28]
  402ef0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  402ef4:	9311      	str	r3, [sp, #68]	; 0x44
  402ef6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402ef8:	f1b3 0a00 	subs.w	sl, r3, #0
  402efc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402efe:	9309      	str	r3, [sp, #36]	; 0x24
  402f00:	bfbb      	ittet	lt
  402f02:	4653      	movlt	r3, sl
  402f04:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  402f08:	2300      	movge	r3, #0
  402f0a:	232d      	movlt	r3, #45	; 0x2d
  402f0c:	2d66      	cmp	r5, #102	; 0x66
  402f0e:	930f      	str	r3, [sp, #60]	; 0x3c
  402f10:	f000 80ac 	beq.w	40306c <_svfprintf_r+0x11e4>
  402f14:	2d46      	cmp	r5, #70	; 0x46
  402f16:	f000 80a9 	beq.w	40306c <_svfprintf_r+0x11e4>
  402f1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402f1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402f1e:	2b45      	cmp	r3, #69	; 0x45
  402f20:	bf0c      	ite	eq
  402f22:	f10b 0901 	addeq.w	r9, fp, #1
  402f26:	46d9      	movne	r9, fp
  402f28:	2002      	movs	r0, #2
  402f2a:	a91d      	add	r1, sp, #116	; 0x74
  402f2c:	e88d 0201 	stmia.w	sp, {r0, r9}
  402f30:	9102      	str	r1, [sp, #8]
  402f32:	a81e      	add	r0, sp, #120	; 0x78
  402f34:	a921      	add	r1, sp, #132	; 0x84
  402f36:	9003      	str	r0, [sp, #12]
  402f38:	4653      	mov	r3, sl
  402f3a:	9104      	str	r1, [sp, #16]
  402f3c:	9808      	ldr	r0, [sp, #32]
  402f3e:	f000 fa93 	bl	403468 <_dtoa_r>
  402f42:	2d67      	cmp	r5, #103	; 0x67
  402f44:	9010      	str	r0, [sp, #64]	; 0x40
  402f46:	d002      	beq.n	402f4e <_svfprintf_r+0x10c6>
  402f48:	2d47      	cmp	r5, #71	; 0x47
  402f4a:	f040 809f 	bne.w	40308c <_svfprintf_r+0x1204>
  402f4e:	9b07      	ldr	r3, [sp, #28]
  402f50:	07db      	lsls	r3, r3, #31
  402f52:	f140 8189 	bpl.w	403268 <_svfprintf_r+0x13e0>
  402f56:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402f58:	eb03 0809 	add.w	r8, r3, r9
  402f5c:	9809      	ldr	r0, [sp, #36]	; 0x24
  402f5e:	4651      	mov	r1, sl
  402f60:	2200      	movs	r2, #0
  402f62:	2300      	movs	r3, #0
  402f64:	f003 fbae 	bl	4066c4 <__aeabi_dcmpeq>
  402f68:	2800      	cmp	r0, #0
  402f6a:	f040 80fd 	bne.w	403168 <_svfprintf_r+0x12e0>
  402f6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402f70:	4598      	cmp	r8, r3
  402f72:	d906      	bls.n	402f82 <_svfprintf_r+0x10fa>
  402f74:	2130      	movs	r1, #48	; 0x30
  402f76:	1c5a      	adds	r2, r3, #1
  402f78:	9221      	str	r2, [sp, #132]	; 0x84
  402f7a:	7019      	strb	r1, [r3, #0]
  402f7c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402f7e:	4598      	cmp	r8, r3
  402f80:	d8f9      	bhi.n	402f76 <_svfprintf_r+0x10ee>
  402f82:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402f84:	1a9b      	subs	r3, r3, r2
  402f86:	9313      	str	r3, [sp, #76]	; 0x4c
  402f88:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402f8a:	2b47      	cmp	r3, #71	; 0x47
  402f8c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402f8e:	f000 80de 	beq.w	40314e <_svfprintf_r+0x12c6>
  402f92:	2d65      	cmp	r5, #101	; 0x65
  402f94:	f340 80f8 	ble.w	403188 <_svfprintf_r+0x1300>
  402f98:	2d66      	cmp	r5, #102	; 0x66
  402f9a:	9312      	str	r3, [sp, #72]	; 0x48
  402f9c:	f000 8157 	beq.w	40324e <_svfprintf_r+0x13c6>
  402fa0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402fa2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402fa4:	4293      	cmp	r3, r2
  402fa6:	f300 8144 	bgt.w	403232 <_svfprintf_r+0x13aa>
  402faa:	9b07      	ldr	r3, [sp, #28]
  402fac:	07d9      	lsls	r1, r3, #31
  402fae:	f100 8173 	bmi.w	403298 <_svfprintf_r+0x1410>
  402fb2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402fb6:	920d      	str	r2, [sp, #52]	; 0x34
  402fb8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402fba:	2a00      	cmp	r2, #0
  402fbc:	f040 80bc 	bne.w	403138 <_svfprintf_r+0x12b0>
  402fc0:	9309      	str	r3, [sp, #36]	; 0x24
  402fc2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402fc4:	9307      	str	r3, [sp, #28]
  402fc6:	9211      	str	r2, [sp, #68]	; 0x44
  402fc8:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402fcc:	f7ff b87c 	b.w	4020c8 <_svfprintf_r+0x240>
  402fd0:	9808      	ldr	r0, [sp, #32]
  402fd2:	2140      	movs	r1, #64	; 0x40
  402fd4:	f001 fc4c 	bl	404870 <_malloc_r>
  402fd8:	f8c9 0000 	str.w	r0, [r9]
  402fdc:	f8c9 0010 	str.w	r0, [r9, #16]
  402fe0:	2800      	cmp	r0, #0
  402fe2:	f000 818c 	beq.w	4032fe <_svfprintf_r+0x1476>
  402fe6:	2340      	movs	r3, #64	; 0x40
  402fe8:	f8c9 3014 	str.w	r3, [r9, #20]
  402fec:	f7fe bf64 	b.w	401eb8 <_svfprintf_r+0x30>
  402ff0:	9808      	ldr	r0, [sp, #32]
  402ff2:	4631      	mov	r1, r6
  402ff4:	aa23      	add	r2, sp, #140	; 0x8c
  402ff6:	f002 fdb1 	bl	405b5c <__ssprint_r>
  402ffa:	2800      	cmp	r0, #0
  402ffc:	f47f a80a 	bne.w	402014 <_svfprintf_r+0x18c>
  403000:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  403002:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403006:	463c      	mov	r4, r7
  403008:	e6ff      	b.n	402e0a <_svfprintf_r+0xf82>
  40300a:	f04f 0b06 	mov.w	fp, #6
  40300e:	e76e      	b.n	402eee <_svfprintf_r+0x1066>
  403010:	004074fc 	.word	0x004074fc
  403014:	004074f8 	.word	0x004074f8
  403018:	00407530 	.word	0x00407530
  40301c:	004074d0 	.word	0x004074d0
  403020:	9808      	ldr	r0, [sp, #32]
  403022:	4631      	mov	r1, r6
  403024:	aa23      	add	r2, sp, #140	; 0x8c
  403026:	f002 fd99 	bl	405b5c <__ssprint_r>
  40302a:	2800      	cmp	r0, #0
  40302c:	f47e aff2 	bne.w	402014 <_svfprintf_r+0x18c>
  403030:	9925      	ldr	r1, [sp, #148]	; 0x94
  403032:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403034:	463a      	mov	r2, r7
  403036:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  403038:	6054      	str	r4, [r2, #4]
  40303a:	3301      	adds	r3, #1
  40303c:	eb01 0b04 	add.w	fp, r1, r4
  403040:	2b07      	cmp	r3, #7
  403042:	9910      	ldr	r1, [sp, #64]	; 0x40
  403044:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403048:	9324      	str	r3, [sp, #144]	; 0x90
  40304a:	6011      	str	r1, [r2, #0]
  40304c:	f73f ac5b 	bgt.w	402906 <_svfprintf_r+0xa7e>
  403050:	f102 0408 	add.w	r4, r2, #8
  403054:	f7ff b912 	b.w	40227c <_svfprintf_r+0x3f4>
  403058:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  40305c:	f002 fd50 	bl	405b00 <strlen>
  403060:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  403064:	900d      	str	r0, [sp, #52]	; 0x34
  403066:	4603      	mov	r3, r0
  403068:	f7ff ba1b 	b.w	4024a2 <_svfprintf_r+0x61a>
  40306c:	2003      	movs	r0, #3
  40306e:	a91d      	add	r1, sp, #116	; 0x74
  403070:	e88d 0801 	stmia.w	sp, {r0, fp}
  403074:	9102      	str	r1, [sp, #8]
  403076:	a81e      	add	r0, sp, #120	; 0x78
  403078:	a921      	add	r1, sp, #132	; 0x84
  40307a:	9003      	str	r0, [sp, #12]
  40307c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40307e:	9104      	str	r1, [sp, #16]
  403080:	4653      	mov	r3, sl
  403082:	9808      	ldr	r0, [sp, #32]
  403084:	f000 f9f0 	bl	403468 <_dtoa_r>
  403088:	46d9      	mov	r9, fp
  40308a:	9010      	str	r0, [sp, #64]	; 0x40
  40308c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40308e:	eb03 0809 	add.w	r8, r3, r9
  403092:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403094:	2b46      	cmp	r3, #70	; 0x46
  403096:	f47f af61 	bne.w	402f5c <_svfprintf_r+0x10d4>
  40309a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40309c:	781b      	ldrb	r3, [r3, #0]
  40309e:	2b30      	cmp	r3, #48	; 0x30
  4030a0:	f000 80e4 	beq.w	40326c <_svfprintf_r+0x13e4>
  4030a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4030a6:	4498      	add	r8, r3
  4030a8:	e758      	b.n	402f5c <_svfprintf_r+0x10d4>
  4030aa:	9808      	ldr	r0, [sp, #32]
  4030ac:	4631      	mov	r1, r6
  4030ae:	aa23      	add	r2, sp, #140	; 0x8c
  4030b0:	f002 fd54 	bl	405b5c <__ssprint_r>
  4030b4:	2800      	cmp	r0, #0
  4030b6:	f47e afad 	bne.w	402014 <_svfprintf_r+0x18c>
  4030ba:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4030be:	463c      	mov	r4, r7
  4030c0:	e4a7      	b.n	402a12 <_svfprintf_r+0xb8a>
  4030c2:	3301      	adds	r3, #1
  4030c4:	4429      	add	r1, r5
  4030c6:	2b07      	cmp	r3, #7
  4030c8:	9125      	str	r1, [sp, #148]	; 0x94
  4030ca:	9324      	str	r3, [sp, #144]	; 0x90
  4030cc:	f8c2 9000 	str.w	r9, [r2]
  4030d0:	6055      	str	r5, [r2, #4]
  4030d2:	dca5      	bgt.n	403020 <_svfprintf_r+0x1198>
  4030d4:	3208      	adds	r2, #8
  4030d6:	e7ae      	b.n	403036 <_svfprintf_r+0x11ae>
  4030d8:	9808      	ldr	r0, [sp, #32]
  4030da:	4631      	mov	r1, r6
  4030dc:	aa23      	add	r2, sp, #140	; 0x8c
  4030de:	f002 fd3d 	bl	405b5c <__ssprint_r>
  4030e2:	2800      	cmp	r0, #0
  4030e4:	f47e af96 	bne.w	402014 <_svfprintf_r+0x18c>
  4030e8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4030ea:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4030ee:	463c      	mov	r4, r7
  4030f0:	e597      	b.n	402c22 <_svfprintf_r+0xd9a>
  4030f2:	4653      	mov	r3, sl
  4030f4:	2b06      	cmp	r3, #6
  4030f6:	bf28      	it	cs
  4030f8:	2306      	movcs	r3, #6
  4030fa:	930d      	str	r3, [sp, #52]	; 0x34
  4030fc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403100:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  403104:	9309      	str	r3, [sp, #36]	; 0x24
  403106:	4b83      	ldr	r3, [pc, #524]	; (403314 <_svfprintf_r+0x148c>)
  403108:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  40310c:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  403110:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  403114:	9310      	str	r3, [sp, #64]	; 0x40
  403116:	f7fe bfd7 	b.w	4020c8 <_svfprintf_r+0x240>
  40311a:	9808      	ldr	r0, [sp, #32]
  40311c:	4631      	mov	r1, r6
  40311e:	aa23      	add	r2, sp, #140	; 0x8c
  403120:	f002 fd1c 	bl	405b5c <__ssprint_r>
  403124:	2800      	cmp	r0, #0
  403126:	f47e af75 	bne.w	402014 <_svfprintf_r+0x18c>
  40312a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40312c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40312e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403132:	1ad3      	subs	r3, r2, r3
  403134:	463c      	mov	r4, r7
  403136:	e58a      	b.n	402c4e <_svfprintf_r+0xdc6>
  403138:	9309      	str	r3, [sp, #36]	; 0x24
  40313a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40313c:	9307      	str	r3, [sp, #28]
  40313e:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  403142:	2300      	movs	r3, #0
  403144:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  403148:	9311      	str	r3, [sp, #68]	; 0x44
  40314a:	f7fe bfc0 	b.w	4020ce <_svfprintf_r+0x246>
  40314e:	1cda      	adds	r2, r3, #3
  403150:	db19      	blt.n	403186 <_svfprintf_r+0x12fe>
  403152:	459b      	cmp	fp, r3
  403154:	db17      	blt.n	403186 <_svfprintf_r+0x12fe>
  403156:	9312      	str	r3, [sp, #72]	; 0x48
  403158:	2567      	movs	r5, #103	; 0x67
  40315a:	e721      	b.n	402fa0 <_svfprintf_r+0x1118>
  40315c:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  403160:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  403164:	f7ff ba98 	b.w	402698 <_svfprintf_r+0x810>
  403168:	4643      	mov	r3, r8
  40316a:	e70a      	b.n	402f82 <_svfprintf_r+0x10fa>
  40316c:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
  403170:	9011      	str	r0, [sp, #68]	; 0x44
  403172:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  403176:	9012      	str	r0, [sp, #72]	; 0x48
  403178:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40317c:	9309      	str	r3, [sp, #36]	; 0x24
  40317e:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  403182:	f7fe bfa1 	b.w	4020c8 <_svfprintf_r+0x240>
  403186:	3d02      	subs	r5, #2
  403188:	3b01      	subs	r3, #1
  40318a:	2b00      	cmp	r3, #0
  40318c:	931d      	str	r3, [sp, #116]	; 0x74
  40318e:	bfba      	itte	lt
  403190:	425b      	neglt	r3, r3
  403192:	222d      	movlt	r2, #45	; 0x2d
  403194:	222b      	movge	r2, #43	; 0x2b
  403196:	2b09      	cmp	r3, #9
  403198:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
  40319c:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  4031a0:	dd72      	ble.n	403288 <_svfprintf_r+0x1400>
  4031a2:	f10d 0e8b 	add.w	lr, sp, #139	; 0x8b
  4031a6:	4670      	mov	r0, lr
  4031a8:	4a5b      	ldr	r2, [pc, #364]	; (403318 <_svfprintf_r+0x1490>)
  4031aa:	fb82 2103 	smull	r2, r1, r2, r3
  4031ae:	17da      	asrs	r2, r3, #31
  4031b0:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  4031b4:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  4031b8:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  4031bc:	f103 0130 	add.w	r1, r3, #48	; 0x30
  4031c0:	2a09      	cmp	r2, #9
  4031c2:	4613      	mov	r3, r2
  4031c4:	f800 1d01 	strb.w	r1, [r0, #-1]!
  4031c8:	dcee      	bgt.n	4031a8 <_svfprintf_r+0x1320>
  4031ca:	4602      	mov	r2, r0
  4031cc:	3330      	adds	r3, #48	; 0x30
  4031ce:	b2d9      	uxtb	r1, r3
  4031d0:	f802 1d01 	strb.w	r1, [r2, #-1]!
  4031d4:	4596      	cmp	lr, r2
  4031d6:	f240 8099 	bls.w	40330c <_svfprintf_r+0x1484>
  4031da:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4031de:	4603      	mov	r3, r0
  4031e0:	e001      	b.n	4031e6 <_svfprintf_r+0x135e>
  4031e2:	f813 1b01 	ldrb.w	r1, [r3], #1
  4031e6:	f802 1b01 	strb.w	r1, [r2], #1
  4031ea:	4573      	cmp	r3, lr
  4031ec:	d1f9      	bne.n	4031e2 <_svfprintf_r+0x135a>
  4031ee:	ab23      	add	r3, sp, #140	; 0x8c
  4031f0:	1a1b      	subs	r3, r3, r0
  4031f2:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4031f6:	4413      	add	r3, r2
  4031f8:	aa1f      	add	r2, sp, #124	; 0x7c
  4031fa:	1a9b      	subs	r3, r3, r2
  4031fc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4031fe:	9319      	str	r3, [sp, #100]	; 0x64
  403200:	2a01      	cmp	r2, #1
  403202:	4413      	add	r3, r2
  403204:	930d      	str	r3, [sp, #52]	; 0x34
  403206:	dd6b      	ble.n	4032e0 <_svfprintf_r+0x1458>
  403208:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40320a:	2200      	movs	r2, #0
  40320c:	3301      	adds	r3, #1
  40320e:	930d      	str	r3, [sp, #52]	; 0x34
  403210:	9212      	str	r2, [sp, #72]	; 0x48
  403212:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403216:	e6cf      	b.n	402fb8 <_svfprintf_r+0x1130>
  403218:	9808      	ldr	r0, [sp, #32]
  40321a:	4631      	mov	r1, r6
  40321c:	aa23      	add	r2, sp, #140	; 0x8c
  40321e:	f002 fc9d 	bl	405b5c <__ssprint_r>
  403222:	2800      	cmp	r0, #0
  403224:	f47e aef6 	bne.w	402014 <_svfprintf_r+0x18c>
  403228:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40322a:	9925      	ldr	r1, [sp, #148]	; 0x94
  40322c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40322e:	463a      	mov	r2, r7
  403230:	e601      	b.n	402e36 <_svfprintf_r+0xfae>
  403232:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403234:	2b00      	cmp	r3, #0
  403236:	bfd8      	it	le
  403238:	f1c3 0802 	rsble	r8, r3, #2
  40323c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40323e:	bfc8      	it	gt
  403240:	f04f 0801 	movgt.w	r8, #1
  403244:	4443      	add	r3, r8
  403246:	930d      	str	r3, [sp, #52]	; 0x34
  403248:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40324c:	e6b4      	b.n	402fb8 <_svfprintf_r+0x1130>
  40324e:	2b00      	cmp	r3, #0
  403250:	dd30      	ble.n	4032b4 <_svfprintf_r+0x142c>
  403252:	f1bb 0f00 	cmp.w	fp, #0
  403256:	d125      	bne.n	4032a4 <_svfprintf_r+0x141c>
  403258:	9b07      	ldr	r3, [sp, #28]
  40325a:	07db      	lsls	r3, r3, #31
  40325c:	d422      	bmi.n	4032a4 <_svfprintf_r+0x141c>
  40325e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403260:	920d      	str	r2, [sp, #52]	; 0x34
  403262:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403266:	e6a7      	b.n	402fb8 <_svfprintf_r+0x1130>
  403268:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40326a:	e68a      	b.n	402f82 <_svfprintf_r+0x10fa>
  40326c:	9809      	ldr	r0, [sp, #36]	; 0x24
  40326e:	4651      	mov	r1, sl
  403270:	2200      	movs	r2, #0
  403272:	2300      	movs	r3, #0
  403274:	f003 fa26 	bl	4066c4 <__aeabi_dcmpeq>
  403278:	2800      	cmp	r0, #0
  40327a:	f47f af13 	bne.w	4030a4 <_svfprintf_r+0x121c>
  40327e:	f1c9 0301 	rsb	r3, r9, #1
  403282:	931d      	str	r3, [sp, #116]	; 0x74
  403284:	4498      	add	r8, r3
  403286:	e669      	b.n	402f5c <_svfprintf_r+0x10d4>
  403288:	3330      	adds	r3, #48	; 0x30
  40328a:	2230      	movs	r2, #48	; 0x30
  40328c:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  403290:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  403294:	ab20      	add	r3, sp, #128	; 0x80
  403296:	e7af      	b.n	4031f8 <_svfprintf_r+0x1370>
  403298:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40329a:	3301      	adds	r3, #1
  40329c:	930d      	str	r3, [sp, #52]	; 0x34
  40329e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4032a2:	e689      	b.n	402fb8 <_svfprintf_r+0x1130>
  4032a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4032a6:	f10b 0801 	add.w	r8, fp, #1
  4032aa:	4443      	add	r3, r8
  4032ac:	930d      	str	r3, [sp, #52]	; 0x34
  4032ae:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4032b2:	e681      	b.n	402fb8 <_svfprintf_r+0x1130>
  4032b4:	f1bb 0f00 	cmp.w	fp, #0
  4032b8:	d11b      	bne.n	4032f2 <_svfprintf_r+0x146a>
  4032ba:	9b07      	ldr	r3, [sp, #28]
  4032bc:	07d8      	lsls	r0, r3, #31
  4032be:	d418      	bmi.n	4032f2 <_svfprintf_r+0x146a>
  4032c0:	2301      	movs	r3, #1
  4032c2:	930d      	str	r3, [sp, #52]	; 0x34
  4032c4:	e678      	b.n	402fb8 <_svfprintf_r+0x1130>
  4032c6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4032c8:	f8d5 a000 	ldr.w	sl, [r5]
  4032cc:	4628      	mov	r0, r5
  4032ce:	3004      	adds	r0, #4
  4032d0:	f1ba 0f00 	cmp.w	sl, #0
  4032d4:	785d      	ldrb	r5, [r3, #1]
  4032d6:	900e      	str	r0, [sp, #56]	; 0x38
  4032d8:	f6be ae29 	bge.w	401f2e <_svfprintf_r+0xa6>
  4032dc:	f7fe be25 	b.w	401f2a <_svfprintf_r+0xa2>
  4032e0:	9b07      	ldr	r3, [sp, #28]
  4032e2:	f013 0301 	ands.w	r3, r3, #1
  4032e6:	d18f      	bne.n	403208 <_svfprintf_r+0x1380>
  4032e8:	9312      	str	r3, [sp, #72]	; 0x48
  4032ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4032ec:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4032f0:	e662      	b.n	402fb8 <_svfprintf_r+0x1130>
  4032f2:	f10b 0302 	add.w	r3, fp, #2
  4032f6:	930d      	str	r3, [sp, #52]	; 0x34
  4032f8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4032fc:	e65c      	b.n	402fb8 <_svfprintf_r+0x1130>
  4032fe:	9a08      	ldr	r2, [sp, #32]
  403300:	230c      	movs	r3, #12
  403302:	6013      	str	r3, [r2, #0]
  403304:	f04f 30ff 	mov.w	r0, #4294967295
  403308:	f7fe be8e 	b.w	402028 <_svfprintf_r+0x1a0>
  40330c:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  403310:	e772      	b.n	4031f8 <_svfprintf_r+0x1370>
  403312:	bf00      	nop
  403314:	00407528 	.word	0x00407528
  403318:	66666667 	.word	0x66666667

0040331c <register_fini>:
  40331c:	4b02      	ldr	r3, [pc, #8]	; (403328 <register_fini+0xc>)
  40331e:	b113      	cbz	r3, 403326 <register_fini+0xa>
  403320:	4802      	ldr	r0, [pc, #8]	; (40332c <register_fini+0x10>)
  403322:	f000 b805 	b.w	403330 <atexit>
  403326:	4770      	bx	lr
  403328:	00000000 	.word	0x00000000
  40332c:	0040458d 	.word	0x0040458d

00403330 <atexit>:
  403330:	4601      	mov	r1, r0
  403332:	2000      	movs	r0, #0
  403334:	4602      	mov	r2, r0
  403336:	4603      	mov	r3, r0
  403338:	f002 bca6 	b.w	405c88 <__register_exitproc>

0040333c <quorem>:
  40333c:	6902      	ldr	r2, [r0, #16]
  40333e:	690b      	ldr	r3, [r1, #16]
  403340:	4293      	cmp	r3, r2
  403342:	f300 808f 	bgt.w	403464 <quorem+0x128>
  403346:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40334a:	f103 38ff 	add.w	r8, r3, #4294967295
  40334e:	f101 0714 	add.w	r7, r1, #20
  403352:	f100 0b14 	add.w	fp, r0, #20
  403356:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40335a:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40335e:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403362:	b083      	sub	sp, #12
  403364:	3201      	adds	r2, #1
  403366:	fbb3 f9f2 	udiv	r9, r3, r2
  40336a:	eb0b 0304 	add.w	r3, fp, r4
  40336e:	9400      	str	r4, [sp, #0]
  403370:	eb07 0a04 	add.w	sl, r7, r4
  403374:	9301      	str	r3, [sp, #4]
  403376:	f1b9 0f00 	cmp.w	r9, #0
  40337a:	d03b      	beq.n	4033f4 <quorem+0xb8>
  40337c:	2600      	movs	r6, #0
  40337e:	4632      	mov	r2, r6
  403380:	46bc      	mov	ip, r7
  403382:	46de      	mov	lr, fp
  403384:	4634      	mov	r4, r6
  403386:	f85c 6b04 	ldr.w	r6, [ip], #4
  40338a:	f8de 5000 	ldr.w	r5, [lr]
  40338e:	b2b3      	uxth	r3, r6
  403390:	0c36      	lsrs	r6, r6, #16
  403392:	fb03 4409 	mla	r4, r3, r9, r4
  403396:	fb06 f609 	mul.w	r6, r6, r9
  40339a:	eb06 4614 	add.w	r6, r6, r4, lsr #16
  40339e:	b2a3      	uxth	r3, r4
  4033a0:	1ad3      	subs	r3, r2, r3
  4033a2:	b2b4      	uxth	r4, r6
  4033a4:	fa13 f385 	uxtah	r3, r3, r5
  4033a8:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  4033ac:	eb04 4423 	add.w	r4, r4, r3, asr #16
  4033b0:	b29b      	uxth	r3, r3
  4033b2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  4033b6:	45e2      	cmp	sl, ip
  4033b8:	ea4f 4224 	mov.w	r2, r4, asr #16
  4033bc:	f84e 3b04 	str.w	r3, [lr], #4
  4033c0:	ea4f 4416 	mov.w	r4, r6, lsr #16
  4033c4:	d2df      	bcs.n	403386 <quorem+0x4a>
  4033c6:	9b00      	ldr	r3, [sp, #0]
  4033c8:	f85b 3003 	ldr.w	r3, [fp, r3]
  4033cc:	b993      	cbnz	r3, 4033f4 <quorem+0xb8>
  4033ce:	9c01      	ldr	r4, [sp, #4]
  4033d0:	1f23      	subs	r3, r4, #4
  4033d2:	459b      	cmp	fp, r3
  4033d4:	d20c      	bcs.n	4033f0 <quorem+0xb4>
  4033d6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4033da:	b94b      	cbnz	r3, 4033f0 <quorem+0xb4>
  4033dc:	f1a4 0308 	sub.w	r3, r4, #8
  4033e0:	e002      	b.n	4033e8 <quorem+0xac>
  4033e2:	681a      	ldr	r2, [r3, #0]
  4033e4:	3b04      	subs	r3, #4
  4033e6:	b91a      	cbnz	r2, 4033f0 <quorem+0xb4>
  4033e8:	459b      	cmp	fp, r3
  4033ea:	f108 38ff 	add.w	r8, r8, #4294967295
  4033ee:	d3f8      	bcc.n	4033e2 <quorem+0xa6>
  4033f0:	f8c0 8010 	str.w	r8, [r0, #16]
  4033f4:	4604      	mov	r4, r0
  4033f6:	f002 f823 	bl	405440 <__mcmp>
  4033fa:	2800      	cmp	r0, #0
  4033fc:	db2e      	blt.n	40345c <quorem+0x120>
  4033fe:	f109 0901 	add.w	r9, r9, #1
  403402:	465d      	mov	r5, fp
  403404:	2300      	movs	r3, #0
  403406:	f857 1b04 	ldr.w	r1, [r7], #4
  40340a:	6828      	ldr	r0, [r5, #0]
  40340c:	b28a      	uxth	r2, r1
  40340e:	1a9a      	subs	r2, r3, r2
  403410:	0c09      	lsrs	r1, r1, #16
  403412:	fa12 f280 	uxtah	r2, r2, r0
  403416:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  40341a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40341e:	b291      	uxth	r1, r2
  403420:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  403424:	45ba      	cmp	sl, r7
  403426:	f845 1b04 	str.w	r1, [r5], #4
  40342a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40342e:	d2ea      	bcs.n	403406 <quorem+0xca>
  403430:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403434:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403438:	b982      	cbnz	r2, 40345c <quorem+0x120>
  40343a:	1f1a      	subs	r2, r3, #4
  40343c:	4593      	cmp	fp, r2
  40343e:	d20b      	bcs.n	403458 <quorem+0x11c>
  403440:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403444:	b942      	cbnz	r2, 403458 <quorem+0x11c>
  403446:	3b08      	subs	r3, #8
  403448:	e002      	b.n	403450 <quorem+0x114>
  40344a:	681a      	ldr	r2, [r3, #0]
  40344c:	3b04      	subs	r3, #4
  40344e:	b91a      	cbnz	r2, 403458 <quorem+0x11c>
  403450:	459b      	cmp	fp, r3
  403452:	f108 38ff 	add.w	r8, r8, #4294967295
  403456:	d3f8      	bcc.n	40344a <quorem+0x10e>
  403458:	f8c4 8010 	str.w	r8, [r4, #16]
  40345c:	4648      	mov	r0, r9
  40345e:	b003      	add	sp, #12
  403460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403464:	2000      	movs	r0, #0
  403466:	4770      	bx	lr

00403468 <_dtoa_r>:
  403468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40346c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40346e:	b097      	sub	sp, #92	; 0x5c
  403470:	4604      	mov	r4, r0
  403472:	9d23      	ldr	r5, [sp, #140]	; 0x8c
  403474:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403478:	b141      	cbz	r1, 40348c <_dtoa_r+0x24>
  40347a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40347c:	604a      	str	r2, [r1, #4]
  40347e:	2301      	movs	r3, #1
  403480:	4093      	lsls	r3, r2
  403482:	608b      	str	r3, [r1, #8]
  403484:	f001 fdf8 	bl	405078 <_Bfree>
  403488:	2300      	movs	r3, #0
  40348a:	6423      	str	r3, [r4, #64]	; 0x40
  40348c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403490:	2b00      	cmp	r3, #0
  403492:	4699      	mov	r9, r3
  403494:	db36      	blt.n	403504 <_dtoa_r+0x9c>
  403496:	2300      	movs	r3, #0
  403498:	602b      	str	r3, [r5, #0]
  40349a:	4ba5      	ldr	r3, [pc, #660]	; (403730 <_dtoa_r+0x2c8>)
  40349c:	461a      	mov	r2, r3
  40349e:	ea09 0303 	and.w	r3, r9, r3
  4034a2:	4293      	cmp	r3, r2
  4034a4:	d017      	beq.n	4034d6 <_dtoa_r+0x6e>
  4034a6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  4034aa:	2200      	movs	r2, #0
  4034ac:	4630      	mov	r0, r6
  4034ae:	4639      	mov	r1, r7
  4034b0:	2300      	movs	r3, #0
  4034b2:	f003 f907 	bl	4066c4 <__aeabi_dcmpeq>
  4034b6:	4680      	mov	r8, r0
  4034b8:	2800      	cmp	r0, #0
  4034ba:	d02b      	beq.n	403514 <_dtoa_r+0xac>
  4034bc:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4034be:	2301      	movs	r3, #1
  4034c0:	6013      	str	r3, [r2, #0]
  4034c2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4034c4:	2b00      	cmp	r3, #0
  4034c6:	f000 80cb 	beq.w	403660 <_dtoa_r+0x1f8>
  4034ca:	489a      	ldr	r0, [pc, #616]	; (403734 <_dtoa_r+0x2cc>)
  4034cc:	6018      	str	r0, [r3, #0]
  4034ce:	3801      	subs	r0, #1
  4034d0:	b017      	add	sp, #92	; 0x5c
  4034d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034d6:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4034d8:	f242 730f 	movw	r3, #9999	; 0x270f
  4034dc:	6013      	str	r3, [r2, #0]
  4034de:	9b02      	ldr	r3, [sp, #8]
  4034e0:	2b00      	cmp	r3, #0
  4034e2:	f000 80a6 	beq.w	403632 <_dtoa_r+0x1ca>
  4034e6:	4894      	ldr	r0, [pc, #592]	; (403738 <_dtoa_r+0x2d0>)
  4034e8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4034ea:	2b00      	cmp	r3, #0
  4034ec:	d0f0      	beq.n	4034d0 <_dtoa_r+0x68>
  4034ee:	78c3      	ldrb	r3, [r0, #3]
  4034f0:	2b00      	cmp	r3, #0
  4034f2:	f000 80b7 	beq.w	403664 <_dtoa_r+0x1fc>
  4034f6:	f100 0308 	add.w	r3, r0, #8
  4034fa:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4034fc:	6013      	str	r3, [r2, #0]
  4034fe:	b017      	add	sp, #92	; 0x5c
  403500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403504:	9a03      	ldr	r2, [sp, #12]
  403506:	2301      	movs	r3, #1
  403508:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
  40350c:	602b      	str	r3, [r5, #0]
  40350e:	f8cd 900c 	str.w	r9, [sp, #12]
  403512:	e7c2      	b.n	40349a <_dtoa_r+0x32>
  403514:	aa15      	add	r2, sp, #84	; 0x54
  403516:	ab14      	add	r3, sp, #80	; 0x50
  403518:	e88d 000c 	stmia.w	sp, {r2, r3}
  40351c:	4620      	mov	r0, r4
  40351e:	4632      	mov	r2, r6
  403520:	463b      	mov	r3, r7
  403522:	f002 f81b 	bl	40555c <__d2b>
  403526:	ea5f 5519 	movs.w	r5, r9, lsr #20
  40352a:	4683      	mov	fp, r0
  40352c:	f040 808a 	bne.w	403644 <_dtoa_r+0x1dc>
  403530:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  403534:	9d15      	ldr	r5, [sp, #84]	; 0x54
  403536:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  40353a:	4445      	add	r5, r8
  40353c:	429d      	cmp	r5, r3
  40353e:	f2c0 8297 	blt.w	403a70 <_dtoa_r+0x608>
  403542:	4a7e      	ldr	r2, [pc, #504]	; (40373c <_dtoa_r+0x2d4>)
  403544:	1b52      	subs	r2, r2, r5
  403546:	fa09 f902 	lsl.w	r9, r9, r2
  40354a:	9a02      	ldr	r2, [sp, #8]
  40354c:	f205 4312 	addw	r3, r5, #1042	; 0x412
  403550:	fa22 f003 	lsr.w	r0, r2, r3
  403554:	ea49 0000 	orr.w	r0, r9, r0
  403558:	f002 fdd6 	bl	406108 <__aeabi_ui2d>
  40355c:	2301      	movs	r3, #1
  40355e:	3d01      	subs	r5, #1
  403560:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403564:	930d      	str	r3, [sp, #52]	; 0x34
  403566:	2200      	movs	r2, #0
  403568:	4b75      	ldr	r3, [pc, #468]	; (403740 <_dtoa_r+0x2d8>)
  40356a:	f002 fc8f 	bl	405e8c <__aeabi_dsub>
  40356e:	a36a      	add	r3, pc, #424	; (adr r3, 403718 <_dtoa_r+0x2b0>)
  403570:	e9d3 2300 	ldrd	r2, r3, [r3]
  403574:	f002 fe3e 	bl	4061f4 <__aeabi_dmul>
  403578:	a369      	add	r3, pc, #420	; (adr r3, 403720 <_dtoa_r+0x2b8>)
  40357a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40357e:	f002 fc87 	bl	405e90 <__adddf3>
  403582:	4606      	mov	r6, r0
  403584:	4628      	mov	r0, r5
  403586:	460f      	mov	r7, r1
  403588:	f002 fdce 	bl	406128 <__aeabi_i2d>
  40358c:	a366      	add	r3, pc, #408	; (adr r3, 403728 <_dtoa_r+0x2c0>)
  40358e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403592:	f002 fe2f 	bl	4061f4 <__aeabi_dmul>
  403596:	4602      	mov	r2, r0
  403598:	460b      	mov	r3, r1
  40359a:	4630      	mov	r0, r6
  40359c:	4639      	mov	r1, r7
  40359e:	f002 fc77 	bl	405e90 <__adddf3>
  4035a2:	4606      	mov	r6, r0
  4035a4:	460f      	mov	r7, r1
  4035a6:	f003 f8bf 	bl	406728 <__aeabi_d2iz>
  4035aa:	4639      	mov	r1, r7
  4035ac:	9004      	str	r0, [sp, #16]
  4035ae:	2200      	movs	r2, #0
  4035b0:	4630      	mov	r0, r6
  4035b2:	2300      	movs	r3, #0
  4035b4:	f003 f890 	bl	4066d8 <__aeabi_dcmplt>
  4035b8:	2800      	cmp	r0, #0
  4035ba:	f040 81a6 	bne.w	40390a <_dtoa_r+0x4a2>
  4035be:	9b04      	ldr	r3, [sp, #16]
  4035c0:	2b16      	cmp	r3, #22
  4035c2:	f200 819f 	bhi.w	403904 <_dtoa_r+0x49c>
  4035c6:	9a04      	ldr	r2, [sp, #16]
  4035c8:	4b5e      	ldr	r3, [pc, #376]	; (403744 <_dtoa_r+0x2dc>)
  4035ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4035ce:	e9d3 0100 	ldrd	r0, r1, [r3]
  4035d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4035d6:	f003 f89d 	bl	406714 <__aeabi_dcmpgt>
  4035da:	2800      	cmp	r0, #0
  4035dc:	f000 824e 	beq.w	403a7c <_dtoa_r+0x614>
  4035e0:	9b04      	ldr	r3, [sp, #16]
  4035e2:	3b01      	subs	r3, #1
  4035e4:	9304      	str	r3, [sp, #16]
  4035e6:	2300      	movs	r3, #0
  4035e8:	930b      	str	r3, [sp, #44]	; 0x2c
  4035ea:	ebc5 0508 	rsb	r5, r5, r8
  4035ee:	f1b5 0a01 	subs.w	sl, r5, #1
  4035f2:	f100 81a1 	bmi.w	403938 <_dtoa_r+0x4d0>
  4035f6:	2300      	movs	r3, #0
  4035f8:	9305      	str	r3, [sp, #20]
  4035fa:	9b04      	ldr	r3, [sp, #16]
  4035fc:	2b00      	cmp	r3, #0
  4035fe:	f2c0 8192 	blt.w	403926 <_dtoa_r+0x4be>
  403602:	449a      	add	sl, r3
  403604:	930a      	str	r3, [sp, #40]	; 0x28
  403606:	2300      	movs	r3, #0
  403608:	9308      	str	r3, [sp, #32]
  40360a:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40360c:	2b09      	cmp	r3, #9
  40360e:	d82b      	bhi.n	403668 <_dtoa_r+0x200>
  403610:	2b05      	cmp	r3, #5
  403612:	f340 8670 	ble.w	4042f6 <_dtoa_r+0xe8e>
  403616:	3b04      	subs	r3, #4
  403618:	9320      	str	r3, [sp, #128]	; 0x80
  40361a:	2500      	movs	r5, #0
  40361c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40361e:	3b02      	subs	r3, #2
  403620:	2b03      	cmp	r3, #3
  403622:	f200 864e 	bhi.w	4042c2 <_dtoa_r+0xe5a>
  403626:	e8df f013 	tbh	[pc, r3, lsl #1]
  40362a:	03cc      	.short	0x03cc
  40362c:	02b203be 	.word	0x02b203be
  403630:	0663      	.short	0x0663
  403632:	4b41      	ldr	r3, [pc, #260]	; (403738 <_dtoa_r+0x2d0>)
  403634:	4a44      	ldr	r2, [pc, #272]	; (403748 <_dtoa_r+0x2e0>)
  403636:	f3c9 0013 	ubfx	r0, r9, #0, #20
  40363a:	2800      	cmp	r0, #0
  40363c:	bf14      	ite	ne
  40363e:	4618      	movne	r0, r3
  403640:	4610      	moveq	r0, r2
  403642:	e751      	b.n	4034e8 <_dtoa_r+0x80>
  403644:	f3c7 0313 	ubfx	r3, r7, #0, #20
  403648:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  40364c:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  403650:	4630      	mov	r0, r6
  403652:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  403656:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40365a:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  40365e:	e782      	b.n	403566 <_dtoa_r+0xfe>
  403660:	483a      	ldr	r0, [pc, #232]	; (40374c <_dtoa_r+0x2e4>)
  403662:	e735      	b.n	4034d0 <_dtoa_r+0x68>
  403664:	1cc3      	adds	r3, r0, #3
  403666:	e748      	b.n	4034fa <_dtoa_r+0x92>
  403668:	2100      	movs	r1, #0
  40366a:	6461      	str	r1, [r4, #68]	; 0x44
  40366c:	4620      	mov	r0, r4
  40366e:	9120      	str	r1, [sp, #128]	; 0x80
  403670:	f001 fcdc 	bl	40502c <_Balloc>
  403674:	f04f 33ff 	mov.w	r3, #4294967295
  403678:	9306      	str	r3, [sp, #24]
  40367a:	9a20      	ldr	r2, [sp, #128]	; 0x80
  40367c:	930c      	str	r3, [sp, #48]	; 0x30
  40367e:	2301      	movs	r3, #1
  403680:	9007      	str	r0, [sp, #28]
  403682:	9221      	str	r2, [sp, #132]	; 0x84
  403684:	6420      	str	r0, [r4, #64]	; 0x40
  403686:	9309      	str	r3, [sp, #36]	; 0x24
  403688:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40368a:	2b00      	cmp	r3, #0
  40368c:	f2c0 80d2 	blt.w	403834 <_dtoa_r+0x3cc>
  403690:	9a04      	ldr	r2, [sp, #16]
  403692:	2a0e      	cmp	r2, #14
  403694:	f300 80ce 	bgt.w	403834 <_dtoa_r+0x3cc>
  403698:	4b2a      	ldr	r3, [pc, #168]	; (403744 <_dtoa_r+0x2dc>)
  40369a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40369e:	e9d3 8900 	ldrd	r8, r9, [r3]
  4036a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4036a4:	2b00      	cmp	r3, #0
  4036a6:	f2c0 838f 	blt.w	403dc8 <_dtoa_r+0x960>
  4036aa:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  4036ae:	4642      	mov	r2, r8
  4036b0:	464b      	mov	r3, r9
  4036b2:	4630      	mov	r0, r6
  4036b4:	4639      	mov	r1, r7
  4036b6:	f002 fec7 	bl	406448 <__aeabi_ddiv>
  4036ba:	f003 f835 	bl	406728 <__aeabi_d2iz>
  4036be:	4682      	mov	sl, r0
  4036c0:	f002 fd32 	bl	406128 <__aeabi_i2d>
  4036c4:	4642      	mov	r2, r8
  4036c6:	464b      	mov	r3, r9
  4036c8:	f002 fd94 	bl	4061f4 <__aeabi_dmul>
  4036cc:	460b      	mov	r3, r1
  4036ce:	4602      	mov	r2, r0
  4036d0:	4639      	mov	r1, r7
  4036d2:	4630      	mov	r0, r6
  4036d4:	f002 fbda 	bl	405e8c <__aeabi_dsub>
  4036d8:	9d07      	ldr	r5, [sp, #28]
  4036da:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  4036de:	702b      	strb	r3, [r5, #0]
  4036e0:	9b06      	ldr	r3, [sp, #24]
  4036e2:	2b01      	cmp	r3, #1
  4036e4:	4606      	mov	r6, r0
  4036e6:	460f      	mov	r7, r1
  4036e8:	f105 0501 	add.w	r5, r5, #1
  4036ec:	d062      	beq.n	4037b4 <_dtoa_r+0x34c>
  4036ee:	2200      	movs	r2, #0
  4036f0:	4b17      	ldr	r3, [pc, #92]	; (403750 <_dtoa_r+0x2e8>)
  4036f2:	f002 fd7f 	bl	4061f4 <__aeabi_dmul>
  4036f6:	2200      	movs	r2, #0
  4036f8:	2300      	movs	r3, #0
  4036fa:	4606      	mov	r6, r0
  4036fc:	460f      	mov	r7, r1
  4036fe:	f002 ffe1 	bl	4066c4 <__aeabi_dcmpeq>
  403702:	2800      	cmp	r0, #0
  403704:	f040 8083 	bne.w	40380e <_dtoa_r+0x3a6>
  403708:	f8cd b008 	str.w	fp, [sp, #8]
  40370c:	9405      	str	r4, [sp, #20]
  40370e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403712:	9c06      	ldr	r4, [sp, #24]
  403714:	e029      	b.n	40376a <_dtoa_r+0x302>
  403716:	bf00      	nop
  403718:	636f4361 	.word	0x636f4361
  40371c:	3fd287a7 	.word	0x3fd287a7
  403720:	8b60c8b3 	.word	0x8b60c8b3
  403724:	3fc68a28 	.word	0x3fc68a28
  403728:	509f79fb 	.word	0x509f79fb
  40372c:	3fd34413 	.word	0x3fd34413
  403730:	7ff00000 	.word	0x7ff00000
  403734:	00407531 	.word	0x00407531
  403738:	00407540 	.word	0x00407540
  40373c:	fffffc0e 	.word	0xfffffc0e
  403740:	3ff80000 	.word	0x3ff80000
  403744:	00407550 	.word	0x00407550
  403748:	00407534 	.word	0x00407534
  40374c:	00407530 	.word	0x00407530
  403750:	40240000 	.word	0x40240000
  403754:	f002 fd4e 	bl	4061f4 <__aeabi_dmul>
  403758:	2200      	movs	r2, #0
  40375a:	2300      	movs	r3, #0
  40375c:	4606      	mov	r6, r0
  40375e:	460f      	mov	r7, r1
  403760:	f002 ffb0 	bl	4066c4 <__aeabi_dcmpeq>
  403764:	2800      	cmp	r0, #0
  403766:	f040 83de 	bne.w	403f26 <_dtoa_r+0xabe>
  40376a:	4642      	mov	r2, r8
  40376c:	464b      	mov	r3, r9
  40376e:	4630      	mov	r0, r6
  403770:	4639      	mov	r1, r7
  403772:	f002 fe69 	bl	406448 <__aeabi_ddiv>
  403776:	f002 ffd7 	bl	406728 <__aeabi_d2iz>
  40377a:	4682      	mov	sl, r0
  40377c:	f002 fcd4 	bl	406128 <__aeabi_i2d>
  403780:	4642      	mov	r2, r8
  403782:	464b      	mov	r3, r9
  403784:	f002 fd36 	bl	4061f4 <__aeabi_dmul>
  403788:	4602      	mov	r2, r0
  40378a:	460b      	mov	r3, r1
  40378c:	4630      	mov	r0, r6
  40378e:	4639      	mov	r1, r7
  403790:	f002 fb7c 	bl	405e8c <__aeabi_dsub>
  403794:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  403798:	f805 eb01 	strb.w	lr, [r5], #1
  40379c:	ebcb 0e05 	rsb	lr, fp, r5
  4037a0:	4574      	cmp	r4, lr
  4037a2:	4606      	mov	r6, r0
  4037a4:	460f      	mov	r7, r1
  4037a6:	f04f 0200 	mov.w	r2, #0
  4037aa:	4bb5      	ldr	r3, [pc, #724]	; (403a80 <_dtoa_r+0x618>)
  4037ac:	d1d2      	bne.n	403754 <_dtoa_r+0x2ec>
  4037ae:	f8dd b008 	ldr.w	fp, [sp, #8]
  4037b2:	9c05      	ldr	r4, [sp, #20]
  4037b4:	4632      	mov	r2, r6
  4037b6:	463b      	mov	r3, r7
  4037b8:	4630      	mov	r0, r6
  4037ba:	4639      	mov	r1, r7
  4037bc:	f002 fb68 	bl	405e90 <__adddf3>
  4037c0:	4606      	mov	r6, r0
  4037c2:	460f      	mov	r7, r1
  4037c4:	4640      	mov	r0, r8
  4037c6:	4649      	mov	r1, r9
  4037c8:	4632      	mov	r2, r6
  4037ca:	463b      	mov	r3, r7
  4037cc:	f002 ff84 	bl	4066d8 <__aeabi_dcmplt>
  4037d0:	b948      	cbnz	r0, 4037e6 <_dtoa_r+0x37e>
  4037d2:	4640      	mov	r0, r8
  4037d4:	4649      	mov	r1, r9
  4037d6:	4632      	mov	r2, r6
  4037d8:	463b      	mov	r3, r7
  4037da:	f002 ff73 	bl	4066c4 <__aeabi_dcmpeq>
  4037de:	b1b0      	cbz	r0, 40380e <_dtoa_r+0x3a6>
  4037e0:	f01a 0f01 	tst.w	sl, #1
  4037e4:	d013      	beq.n	40380e <_dtoa_r+0x3a6>
  4037e6:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4037ea:	9907      	ldr	r1, [sp, #28]
  4037ec:	1e6b      	subs	r3, r5, #1
  4037ee:	e004      	b.n	4037fa <_dtoa_r+0x392>
  4037f0:	428b      	cmp	r3, r1
  4037f2:	f000 8440 	beq.w	404076 <_dtoa_r+0xc0e>
  4037f6:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4037fa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4037fe:	f103 0501 	add.w	r5, r3, #1
  403802:	461a      	mov	r2, r3
  403804:	d0f4      	beq.n	4037f0 <_dtoa_r+0x388>
  403806:	f108 0301 	add.w	r3, r8, #1
  40380a:	b2db      	uxtb	r3, r3
  40380c:	7013      	strb	r3, [r2, #0]
  40380e:	4620      	mov	r0, r4
  403810:	4659      	mov	r1, fp
  403812:	f001 fc31 	bl	405078 <_Bfree>
  403816:	2200      	movs	r2, #0
  403818:	9b04      	ldr	r3, [sp, #16]
  40381a:	702a      	strb	r2, [r5, #0]
  40381c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40381e:	3301      	adds	r3, #1
  403820:	6013      	str	r3, [r2, #0]
  403822:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403824:	2b00      	cmp	r3, #0
  403826:	f000 8345 	beq.w	403eb4 <_dtoa_r+0xa4c>
  40382a:	9807      	ldr	r0, [sp, #28]
  40382c:	601d      	str	r5, [r3, #0]
  40382e:	b017      	add	sp, #92	; 0x5c
  403830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403834:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403836:	2a00      	cmp	r2, #0
  403838:	f000 8084 	beq.w	403944 <_dtoa_r+0x4dc>
  40383c:	9a20      	ldr	r2, [sp, #128]	; 0x80
  40383e:	2a01      	cmp	r2, #1
  403840:	f340 8304 	ble.w	403e4c <_dtoa_r+0x9e4>
  403844:	9b06      	ldr	r3, [sp, #24]
  403846:	1e5f      	subs	r7, r3, #1
  403848:	9b08      	ldr	r3, [sp, #32]
  40384a:	42bb      	cmp	r3, r7
  40384c:	f2c0 83a9 	blt.w	403fa2 <_dtoa_r+0xb3a>
  403850:	1bdf      	subs	r7, r3, r7
  403852:	9b06      	ldr	r3, [sp, #24]
  403854:	2b00      	cmp	r3, #0
  403856:	f2c0 849c 	blt.w	404192 <_dtoa_r+0xd2a>
  40385a:	9d05      	ldr	r5, [sp, #20]
  40385c:	9b06      	ldr	r3, [sp, #24]
  40385e:	9a05      	ldr	r2, [sp, #20]
  403860:	4620      	mov	r0, r4
  403862:	441a      	add	r2, r3
  403864:	2101      	movs	r1, #1
  403866:	9205      	str	r2, [sp, #20]
  403868:	449a      	add	sl, r3
  40386a:	f001 fc9f 	bl	4051ac <__i2b>
  40386e:	4606      	mov	r6, r0
  403870:	b165      	cbz	r5, 40388c <_dtoa_r+0x424>
  403872:	f1ba 0f00 	cmp.w	sl, #0
  403876:	dd09      	ble.n	40388c <_dtoa_r+0x424>
  403878:	45aa      	cmp	sl, r5
  40387a:	9a05      	ldr	r2, [sp, #20]
  40387c:	4653      	mov	r3, sl
  40387e:	bfa8      	it	ge
  403880:	462b      	movge	r3, r5
  403882:	1ad2      	subs	r2, r2, r3
  403884:	9205      	str	r2, [sp, #20]
  403886:	1aed      	subs	r5, r5, r3
  403888:	ebc3 0a0a 	rsb	sl, r3, sl
  40388c:	9b08      	ldr	r3, [sp, #32]
  40388e:	2b00      	cmp	r3, #0
  403890:	dd1a      	ble.n	4038c8 <_dtoa_r+0x460>
  403892:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403894:	2b00      	cmp	r3, #0
  403896:	f000 837d 	beq.w	403f94 <_dtoa_r+0xb2c>
  40389a:	2f00      	cmp	r7, #0
  40389c:	dd10      	ble.n	4038c0 <_dtoa_r+0x458>
  40389e:	4631      	mov	r1, r6
  4038a0:	463a      	mov	r2, r7
  4038a2:	4620      	mov	r0, r4
  4038a4:	f001 fd26 	bl	4052f4 <__pow5mult>
  4038a8:	4606      	mov	r6, r0
  4038aa:	465a      	mov	r2, fp
  4038ac:	4631      	mov	r1, r6
  4038ae:	4620      	mov	r0, r4
  4038b0:	f001 fc86 	bl	4051c0 <__multiply>
  4038b4:	4659      	mov	r1, fp
  4038b6:	4680      	mov	r8, r0
  4038b8:	4620      	mov	r0, r4
  4038ba:	f001 fbdd 	bl	405078 <_Bfree>
  4038be:	46c3      	mov	fp, r8
  4038c0:	9b08      	ldr	r3, [sp, #32]
  4038c2:	1bda      	subs	r2, r3, r7
  4038c4:	f040 82a2 	bne.w	403e0c <_dtoa_r+0x9a4>
  4038c8:	4620      	mov	r0, r4
  4038ca:	2101      	movs	r1, #1
  4038cc:	f001 fc6e 	bl	4051ac <__i2b>
  4038d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4038d2:	2b00      	cmp	r3, #0
  4038d4:	4680      	mov	r8, r0
  4038d6:	dd39      	ble.n	40394c <_dtoa_r+0x4e4>
  4038d8:	4601      	mov	r1, r0
  4038da:	461a      	mov	r2, r3
  4038dc:	4620      	mov	r0, r4
  4038de:	f001 fd09 	bl	4052f4 <__pow5mult>
  4038e2:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4038e4:	2b01      	cmp	r3, #1
  4038e6:	4680      	mov	r8, r0
  4038e8:	f340 8296 	ble.w	403e18 <_dtoa_r+0x9b0>
  4038ec:	f04f 0900 	mov.w	r9, #0
  4038f0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4038f4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4038f8:	6918      	ldr	r0, [r3, #16]
  4038fa:	f001 fc09 	bl	405110 <__hi0bits>
  4038fe:	f1c0 0020 	rsb	r0, r0, #32
  403902:	e02d      	b.n	403960 <_dtoa_r+0x4f8>
  403904:	2301      	movs	r3, #1
  403906:	930b      	str	r3, [sp, #44]	; 0x2c
  403908:	e66f      	b.n	4035ea <_dtoa_r+0x182>
  40390a:	9804      	ldr	r0, [sp, #16]
  40390c:	f002 fc0c 	bl	406128 <__aeabi_i2d>
  403910:	4632      	mov	r2, r6
  403912:	463b      	mov	r3, r7
  403914:	f002 fed6 	bl	4066c4 <__aeabi_dcmpeq>
  403918:	2800      	cmp	r0, #0
  40391a:	f47f ae50 	bne.w	4035be <_dtoa_r+0x156>
  40391e:	9b04      	ldr	r3, [sp, #16]
  403920:	3b01      	subs	r3, #1
  403922:	9304      	str	r3, [sp, #16]
  403924:	e64b      	b.n	4035be <_dtoa_r+0x156>
  403926:	9a05      	ldr	r2, [sp, #20]
  403928:	9b04      	ldr	r3, [sp, #16]
  40392a:	1ad2      	subs	r2, r2, r3
  40392c:	425b      	negs	r3, r3
  40392e:	9308      	str	r3, [sp, #32]
  403930:	2300      	movs	r3, #0
  403932:	9205      	str	r2, [sp, #20]
  403934:	930a      	str	r3, [sp, #40]	; 0x28
  403936:	e668      	b.n	40360a <_dtoa_r+0x1a2>
  403938:	f1ca 0300 	rsb	r3, sl, #0
  40393c:	9305      	str	r3, [sp, #20]
  40393e:	f04f 0a00 	mov.w	sl, #0
  403942:	e65a      	b.n	4035fa <_dtoa_r+0x192>
  403944:	9f08      	ldr	r7, [sp, #32]
  403946:	9d05      	ldr	r5, [sp, #20]
  403948:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40394a:	e791      	b.n	403870 <_dtoa_r+0x408>
  40394c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40394e:	2b01      	cmp	r3, #1
  403950:	f340 82b3 	ble.w	403eba <_dtoa_r+0xa52>
  403954:	f04f 0900 	mov.w	r9, #0
  403958:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40395a:	2b00      	cmp	r3, #0
  40395c:	d1c8      	bne.n	4038f0 <_dtoa_r+0x488>
  40395e:	2001      	movs	r0, #1
  403960:	4450      	add	r0, sl
  403962:	f010 001f 	ands.w	r0, r0, #31
  403966:	f000 8081 	beq.w	403a6c <_dtoa_r+0x604>
  40396a:	f1c0 0320 	rsb	r3, r0, #32
  40396e:	2b04      	cmp	r3, #4
  403970:	f340 84b8 	ble.w	4042e4 <_dtoa_r+0xe7c>
  403974:	f1c0 001c 	rsb	r0, r0, #28
  403978:	9b05      	ldr	r3, [sp, #20]
  40397a:	4403      	add	r3, r0
  40397c:	9305      	str	r3, [sp, #20]
  40397e:	4405      	add	r5, r0
  403980:	4482      	add	sl, r0
  403982:	9b05      	ldr	r3, [sp, #20]
  403984:	2b00      	cmp	r3, #0
  403986:	dd05      	ble.n	403994 <_dtoa_r+0x52c>
  403988:	4659      	mov	r1, fp
  40398a:	461a      	mov	r2, r3
  40398c:	4620      	mov	r0, r4
  40398e:	f001 fd01 	bl	405394 <__lshift>
  403992:	4683      	mov	fp, r0
  403994:	f1ba 0f00 	cmp.w	sl, #0
  403998:	dd05      	ble.n	4039a6 <_dtoa_r+0x53e>
  40399a:	4641      	mov	r1, r8
  40399c:	4652      	mov	r2, sl
  40399e:	4620      	mov	r0, r4
  4039a0:	f001 fcf8 	bl	405394 <__lshift>
  4039a4:	4680      	mov	r8, r0
  4039a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4039a8:	2b00      	cmp	r3, #0
  4039aa:	f040 8268 	bne.w	403e7e <_dtoa_r+0xa16>
  4039ae:	9b06      	ldr	r3, [sp, #24]
  4039b0:	2b00      	cmp	r3, #0
  4039b2:	f340 8295 	ble.w	403ee0 <_dtoa_r+0xa78>
  4039b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4039b8:	2b00      	cmp	r3, #0
  4039ba:	d171      	bne.n	403aa0 <_dtoa_r+0x638>
  4039bc:	f8dd 901c 	ldr.w	r9, [sp, #28]
  4039c0:	9f06      	ldr	r7, [sp, #24]
  4039c2:	464d      	mov	r5, r9
  4039c4:	e002      	b.n	4039cc <_dtoa_r+0x564>
  4039c6:	f001 fb61 	bl	40508c <__multadd>
  4039ca:	4683      	mov	fp, r0
  4039cc:	4641      	mov	r1, r8
  4039ce:	4658      	mov	r0, fp
  4039d0:	f7ff fcb4 	bl	40333c <quorem>
  4039d4:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  4039d8:	f805 cb01 	strb.w	ip, [r5], #1
  4039dc:	ebc9 0305 	rsb	r3, r9, r5
  4039e0:	42bb      	cmp	r3, r7
  4039e2:	4620      	mov	r0, r4
  4039e4:	4659      	mov	r1, fp
  4039e6:	f04f 020a 	mov.w	r2, #10
  4039ea:	f04f 0300 	mov.w	r3, #0
  4039ee:	dbea      	blt.n	4039c6 <_dtoa_r+0x55e>
  4039f0:	9b07      	ldr	r3, [sp, #28]
  4039f2:	9a06      	ldr	r2, [sp, #24]
  4039f4:	2a01      	cmp	r2, #1
  4039f6:	bfac      	ite	ge
  4039f8:	189b      	addge	r3, r3, r2
  4039fa:	3301      	addlt	r3, #1
  4039fc:	461d      	mov	r5, r3
  4039fe:	f04f 0a00 	mov.w	sl, #0
  403a02:	4659      	mov	r1, fp
  403a04:	2201      	movs	r2, #1
  403a06:	4620      	mov	r0, r4
  403a08:	f8cd c008 	str.w	ip, [sp, #8]
  403a0c:	f001 fcc2 	bl	405394 <__lshift>
  403a10:	4641      	mov	r1, r8
  403a12:	4683      	mov	fp, r0
  403a14:	f001 fd14 	bl	405440 <__mcmp>
  403a18:	2800      	cmp	r0, #0
  403a1a:	f8dd c008 	ldr.w	ip, [sp, #8]
  403a1e:	f340 82f6 	ble.w	40400e <_dtoa_r+0xba6>
  403a22:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403a26:	9907      	ldr	r1, [sp, #28]
  403a28:	1e6b      	subs	r3, r5, #1
  403a2a:	e004      	b.n	403a36 <_dtoa_r+0x5ce>
  403a2c:	428b      	cmp	r3, r1
  403a2e:	f000 8273 	beq.w	403f18 <_dtoa_r+0xab0>
  403a32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403a36:	2a39      	cmp	r2, #57	; 0x39
  403a38:	f103 0501 	add.w	r5, r3, #1
  403a3c:	d0f6      	beq.n	403a2c <_dtoa_r+0x5c4>
  403a3e:	3201      	adds	r2, #1
  403a40:	701a      	strb	r2, [r3, #0]
  403a42:	4641      	mov	r1, r8
  403a44:	4620      	mov	r0, r4
  403a46:	f001 fb17 	bl	405078 <_Bfree>
  403a4a:	2e00      	cmp	r6, #0
  403a4c:	f43f aedf 	beq.w	40380e <_dtoa_r+0x3a6>
  403a50:	f1ba 0f00 	cmp.w	sl, #0
  403a54:	d005      	beq.n	403a62 <_dtoa_r+0x5fa>
  403a56:	45b2      	cmp	sl, r6
  403a58:	d003      	beq.n	403a62 <_dtoa_r+0x5fa>
  403a5a:	4651      	mov	r1, sl
  403a5c:	4620      	mov	r0, r4
  403a5e:	f001 fb0b 	bl	405078 <_Bfree>
  403a62:	4631      	mov	r1, r6
  403a64:	4620      	mov	r0, r4
  403a66:	f001 fb07 	bl	405078 <_Bfree>
  403a6a:	e6d0      	b.n	40380e <_dtoa_r+0x3a6>
  403a6c:	201c      	movs	r0, #28
  403a6e:	e783      	b.n	403978 <_dtoa_r+0x510>
  403a70:	4b04      	ldr	r3, [pc, #16]	; (403a84 <_dtoa_r+0x61c>)
  403a72:	9a02      	ldr	r2, [sp, #8]
  403a74:	1b5b      	subs	r3, r3, r5
  403a76:	fa02 f003 	lsl.w	r0, r2, r3
  403a7a:	e56d      	b.n	403558 <_dtoa_r+0xf0>
  403a7c:	900b      	str	r0, [sp, #44]	; 0x2c
  403a7e:	e5b4      	b.n	4035ea <_dtoa_r+0x182>
  403a80:	40240000 	.word	0x40240000
  403a84:	fffffbee 	.word	0xfffffbee
  403a88:	4631      	mov	r1, r6
  403a8a:	2300      	movs	r3, #0
  403a8c:	4620      	mov	r0, r4
  403a8e:	220a      	movs	r2, #10
  403a90:	f001 fafc 	bl	40508c <__multadd>
  403a94:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403a96:	2b00      	cmp	r3, #0
  403a98:	4606      	mov	r6, r0
  403a9a:	f340 840c 	ble.w	4042b6 <_dtoa_r+0xe4e>
  403a9e:	9306      	str	r3, [sp, #24]
  403aa0:	2d00      	cmp	r5, #0
  403aa2:	dd05      	ble.n	403ab0 <_dtoa_r+0x648>
  403aa4:	4631      	mov	r1, r6
  403aa6:	462a      	mov	r2, r5
  403aa8:	4620      	mov	r0, r4
  403aaa:	f001 fc73 	bl	405394 <__lshift>
  403aae:	4606      	mov	r6, r0
  403ab0:	f1b9 0f00 	cmp.w	r9, #0
  403ab4:	f040 82e9 	bne.w	40408a <_dtoa_r+0xc22>
  403ab8:	46b1      	mov	r9, r6
  403aba:	9b06      	ldr	r3, [sp, #24]
  403abc:	9a07      	ldr	r2, [sp, #28]
  403abe:	3b01      	subs	r3, #1
  403ac0:	18d3      	adds	r3, r2, r3
  403ac2:	9308      	str	r3, [sp, #32]
  403ac4:	9b02      	ldr	r3, [sp, #8]
  403ac6:	f003 0301 	and.w	r3, r3, #1
  403aca:	9309      	str	r3, [sp, #36]	; 0x24
  403acc:	4617      	mov	r7, r2
  403ace:	4641      	mov	r1, r8
  403ad0:	4658      	mov	r0, fp
  403ad2:	f7ff fc33 	bl	40333c <quorem>
  403ad6:	4631      	mov	r1, r6
  403ad8:	4605      	mov	r5, r0
  403ada:	4658      	mov	r0, fp
  403adc:	f001 fcb0 	bl	405440 <__mcmp>
  403ae0:	464a      	mov	r2, r9
  403ae2:	4682      	mov	sl, r0
  403ae4:	4641      	mov	r1, r8
  403ae6:	4620      	mov	r0, r4
  403ae8:	f001 fcce 	bl	405488 <__mdiff>
  403aec:	68c2      	ldr	r2, [r0, #12]
  403aee:	4603      	mov	r3, r0
  403af0:	f105 0c30 	add.w	ip, r5, #48	; 0x30
  403af4:	2a00      	cmp	r2, #0
  403af6:	f040 81b8 	bne.w	403e6a <_dtoa_r+0xa02>
  403afa:	4619      	mov	r1, r3
  403afc:	4658      	mov	r0, fp
  403afe:	f8cd c018 	str.w	ip, [sp, #24]
  403b02:	9305      	str	r3, [sp, #20]
  403b04:	f001 fc9c 	bl	405440 <__mcmp>
  403b08:	9b05      	ldr	r3, [sp, #20]
  403b0a:	9002      	str	r0, [sp, #8]
  403b0c:	4619      	mov	r1, r3
  403b0e:	4620      	mov	r0, r4
  403b10:	f001 fab2 	bl	405078 <_Bfree>
  403b14:	9a02      	ldr	r2, [sp, #8]
  403b16:	f8dd c018 	ldr.w	ip, [sp, #24]
  403b1a:	b92a      	cbnz	r2, 403b28 <_dtoa_r+0x6c0>
  403b1c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403b1e:	b91b      	cbnz	r3, 403b28 <_dtoa_r+0x6c0>
  403b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403b22:	2b00      	cmp	r3, #0
  403b24:	f000 83a7 	beq.w	404276 <_dtoa_r+0xe0e>
  403b28:	f1ba 0f00 	cmp.w	sl, #0
  403b2c:	f2c0 8251 	blt.w	403fd2 <_dtoa_r+0xb6a>
  403b30:	d105      	bne.n	403b3e <_dtoa_r+0x6d6>
  403b32:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403b34:	b91b      	cbnz	r3, 403b3e <_dtoa_r+0x6d6>
  403b36:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403b38:	2b00      	cmp	r3, #0
  403b3a:	f000 824a 	beq.w	403fd2 <_dtoa_r+0xb6a>
  403b3e:	2a00      	cmp	r2, #0
  403b40:	f300 82b7 	bgt.w	4040b2 <_dtoa_r+0xc4a>
  403b44:	9b08      	ldr	r3, [sp, #32]
  403b46:	f887 c000 	strb.w	ip, [r7]
  403b4a:	f107 0a01 	add.w	sl, r7, #1
  403b4e:	429f      	cmp	r7, r3
  403b50:	4655      	mov	r5, sl
  403b52:	f000 82ba 	beq.w	4040ca <_dtoa_r+0xc62>
  403b56:	4659      	mov	r1, fp
  403b58:	220a      	movs	r2, #10
  403b5a:	2300      	movs	r3, #0
  403b5c:	4620      	mov	r0, r4
  403b5e:	f001 fa95 	bl	40508c <__multadd>
  403b62:	454e      	cmp	r6, r9
  403b64:	4683      	mov	fp, r0
  403b66:	4631      	mov	r1, r6
  403b68:	4620      	mov	r0, r4
  403b6a:	f04f 020a 	mov.w	r2, #10
  403b6e:	f04f 0300 	mov.w	r3, #0
  403b72:	f000 8174 	beq.w	403e5e <_dtoa_r+0x9f6>
  403b76:	f001 fa89 	bl	40508c <__multadd>
  403b7a:	4649      	mov	r1, r9
  403b7c:	4606      	mov	r6, r0
  403b7e:	220a      	movs	r2, #10
  403b80:	4620      	mov	r0, r4
  403b82:	2300      	movs	r3, #0
  403b84:	f001 fa82 	bl	40508c <__multadd>
  403b88:	4657      	mov	r7, sl
  403b8a:	4681      	mov	r9, r0
  403b8c:	e79f      	b.n	403ace <_dtoa_r+0x666>
  403b8e:	2301      	movs	r3, #1
  403b90:	9309      	str	r3, [sp, #36]	; 0x24
  403b92:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403b94:	2b00      	cmp	r3, #0
  403b96:	f340 8213 	ble.w	403fc0 <_dtoa_r+0xb58>
  403b9a:	461f      	mov	r7, r3
  403b9c:	461e      	mov	r6, r3
  403b9e:	930c      	str	r3, [sp, #48]	; 0x30
  403ba0:	9306      	str	r3, [sp, #24]
  403ba2:	2100      	movs	r1, #0
  403ba4:	2f17      	cmp	r7, #23
  403ba6:	6461      	str	r1, [r4, #68]	; 0x44
  403ba8:	d90a      	bls.n	403bc0 <_dtoa_r+0x758>
  403baa:	2201      	movs	r2, #1
  403bac:	2304      	movs	r3, #4
  403bae:	005b      	lsls	r3, r3, #1
  403bb0:	f103 0014 	add.w	r0, r3, #20
  403bb4:	4287      	cmp	r7, r0
  403bb6:	4611      	mov	r1, r2
  403bb8:	f102 0201 	add.w	r2, r2, #1
  403bbc:	d2f7      	bcs.n	403bae <_dtoa_r+0x746>
  403bbe:	6461      	str	r1, [r4, #68]	; 0x44
  403bc0:	4620      	mov	r0, r4
  403bc2:	f001 fa33 	bl	40502c <_Balloc>
  403bc6:	2e0e      	cmp	r6, #14
  403bc8:	9007      	str	r0, [sp, #28]
  403bca:	6420      	str	r0, [r4, #64]	; 0x40
  403bcc:	f63f ad5c 	bhi.w	403688 <_dtoa_r+0x220>
  403bd0:	2d00      	cmp	r5, #0
  403bd2:	f43f ad59 	beq.w	403688 <_dtoa_r+0x220>
  403bd6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403bda:	9904      	ldr	r1, [sp, #16]
  403bdc:	2900      	cmp	r1, #0
  403bde:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  403be2:	f340 8221 	ble.w	404028 <_dtoa_r+0xbc0>
  403be6:	4bb7      	ldr	r3, [pc, #732]	; (403ec4 <_dtoa_r+0xa5c>)
  403be8:	f001 020f 	and.w	r2, r1, #15
  403bec:	110d      	asrs	r5, r1, #4
  403bee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403bf2:	06e9      	lsls	r1, r5, #27
  403bf4:	e9d3 6700 	ldrd	r6, r7, [r3]
  403bf8:	f140 81db 	bpl.w	403fb2 <_dtoa_r+0xb4a>
  403bfc:	4bb2      	ldr	r3, [pc, #712]	; (403ec8 <_dtoa_r+0xa60>)
  403bfe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  403c02:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403c06:	f002 fc1f 	bl	406448 <__aeabi_ddiv>
  403c0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403c0e:	f005 050f 	and.w	r5, r5, #15
  403c12:	f04f 0803 	mov.w	r8, #3
  403c16:	b18d      	cbz	r5, 403c3c <_dtoa_r+0x7d4>
  403c18:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 403ec8 <_dtoa_r+0xa60>
  403c1c:	4630      	mov	r0, r6
  403c1e:	4639      	mov	r1, r7
  403c20:	07ea      	lsls	r2, r5, #31
  403c22:	d505      	bpl.n	403c30 <_dtoa_r+0x7c8>
  403c24:	e9d9 2300 	ldrd	r2, r3, [r9]
  403c28:	f108 0801 	add.w	r8, r8, #1
  403c2c:	f002 fae2 	bl	4061f4 <__aeabi_dmul>
  403c30:	106d      	asrs	r5, r5, #1
  403c32:	f109 0908 	add.w	r9, r9, #8
  403c36:	d1f3      	bne.n	403c20 <_dtoa_r+0x7b8>
  403c38:	4606      	mov	r6, r0
  403c3a:	460f      	mov	r7, r1
  403c3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403c40:	4632      	mov	r2, r6
  403c42:	463b      	mov	r3, r7
  403c44:	f002 fc00 	bl	406448 <__aeabi_ddiv>
  403c48:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403c4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403c4e:	b143      	cbz	r3, 403c62 <_dtoa_r+0x7fa>
  403c50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403c54:	2200      	movs	r2, #0
  403c56:	4b9d      	ldr	r3, [pc, #628]	; (403ecc <_dtoa_r+0xa64>)
  403c58:	f002 fd3e 	bl	4066d8 <__aeabi_dcmplt>
  403c5c:	2800      	cmp	r0, #0
  403c5e:	f040 82ac 	bne.w	4041ba <_dtoa_r+0xd52>
  403c62:	4640      	mov	r0, r8
  403c64:	f002 fa60 	bl	406128 <__aeabi_i2d>
  403c68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403c6c:	f002 fac2 	bl	4061f4 <__aeabi_dmul>
  403c70:	4b97      	ldr	r3, [pc, #604]	; (403ed0 <_dtoa_r+0xa68>)
  403c72:	2200      	movs	r2, #0
  403c74:	f002 f90c 	bl	405e90 <__adddf3>
  403c78:	9b06      	ldr	r3, [sp, #24]
  403c7a:	4606      	mov	r6, r0
  403c7c:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  403c80:	2b00      	cmp	r3, #0
  403c82:	f000 8162 	beq.w	403f4a <_dtoa_r+0xae2>
  403c86:	9b04      	ldr	r3, [sp, #16]
  403c88:	f8dd 9018 	ldr.w	r9, [sp, #24]
  403c8c:	9312      	str	r3, [sp, #72]	; 0x48
  403c8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403c90:	2b00      	cmp	r3, #0
  403c92:	f000 8221 	beq.w	4040d8 <_dtoa_r+0xc70>
  403c96:	4b8b      	ldr	r3, [pc, #556]	; (403ec4 <_dtoa_r+0xa5c>)
  403c98:	498e      	ldr	r1, [pc, #568]	; (403ed4 <_dtoa_r+0xa6c>)
  403c9a:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  403c9e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403ca2:	2000      	movs	r0, #0
  403ca4:	f002 fbd0 	bl	406448 <__aeabi_ddiv>
  403ca8:	4632      	mov	r2, r6
  403caa:	463b      	mov	r3, r7
  403cac:	f002 f8ee 	bl	405e8c <__aeabi_dsub>
  403cb0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  403cb4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  403cb8:	4639      	mov	r1, r7
  403cba:	4630      	mov	r0, r6
  403cbc:	f002 fd34 	bl	406728 <__aeabi_d2iz>
  403cc0:	4605      	mov	r5, r0
  403cc2:	f002 fa31 	bl	406128 <__aeabi_i2d>
  403cc6:	3530      	adds	r5, #48	; 0x30
  403cc8:	4602      	mov	r2, r0
  403cca:	460b      	mov	r3, r1
  403ccc:	4630      	mov	r0, r6
  403cce:	4639      	mov	r1, r7
  403cd0:	f002 f8dc 	bl	405e8c <__aeabi_dsub>
  403cd4:	fa5f f885 	uxtb.w	r8, r5
  403cd8:	9d07      	ldr	r5, [sp, #28]
  403cda:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403cde:	f885 8000 	strb.w	r8, [r5]
  403ce2:	4606      	mov	r6, r0
  403ce4:	460f      	mov	r7, r1
  403ce6:	3501      	adds	r5, #1
  403ce8:	f002 fcf6 	bl	4066d8 <__aeabi_dcmplt>
  403cec:	2800      	cmp	r0, #0
  403cee:	f040 82b2 	bne.w	404256 <_dtoa_r+0xdee>
  403cf2:	4632      	mov	r2, r6
  403cf4:	463b      	mov	r3, r7
  403cf6:	2000      	movs	r0, #0
  403cf8:	4974      	ldr	r1, [pc, #464]	; (403ecc <_dtoa_r+0xa64>)
  403cfa:	f002 f8c7 	bl	405e8c <__aeabi_dsub>
  403cfe:	4602      	mov	r2, r0
  403d00:	460b      	mov	r3, r1
  403d02:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  403d06:	f002 fd05 	bl	406714 <__aeabi_dcmpgt>
  403d0a:	2800      	cmp	r0, #0
  403d0c:	f040 82ac 	bne.w	404268 <_dtoa_r+0xe00>
  403d10:	f1b9 0f01 	cmp.w	r9, #1
  403d14:	f340 8138 	ble.w	403f88 <_dtoa_r+0xb20>
  403d18:	9b07      	ldr	r3, [sp, #28]
  403d1a:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  403d1e:	f8cd b008 	str.w	fp, [sp, #8]
  403d22:	4499      	add	r9, r3
  403d24:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403d28:	46a0      	mov	r8, r4
  403d2a:	e00d      	b.n	403d48 <_dtoa_r+0x8e0>
  403d2c:	2000      	movs	r0, #0
  403d2e:	4967      	ldr	r1, [pc, #412]	; (403ecc <_dtoa_r+0xa64>)
  403d30:	f002 f8ac 	bl	405e8c <__aeabi_dsub>
  403d34:	4652      	mov	r2, sl
  403d36:	465b      	mov	r3, fp
  403d38:	f002 fcce 	bl	4066d8 <__aeabi_dcmplt>
  403d3c:	2800      	cmp	r0, #0
  403d3e:	f040 828e 	bne.w	40425e <_dtoa_r+0xdf6>
  403d42:	454d      	cmp	r5, r9
  403d44:	f000 811b 	beq.w	403f7e <_dtoa_r+0xb16>
  403d48:	4650      	mov	r0, sl
  403d4a:	4659      	mov	r1, fp
  403d4c:	2200      	movs	r2, #0
  403d4e:	4b62      	ldr	r3, [pc, #392]	; (403ed8 <_dtoa_r+0xa70>)
  403d50:	f002 fa50 	bl	4061f4 <__aeabi_dmul>
  403d54:	2200      	movs	r2, #0
  403d56:	4b60      	ldr	r3, [pc, #384]	; (403ed8 <_dtoa_r+0xa70>)
  403d58:	4682      	mov	sl, r0
  403d5a:	468b      	mov	fp, r1
  403d5c:	4630      	mov	r0, r6
  403d5e:	4639      	mov	r1, r7
  403d60:	f002 fa48 	bl	4061f4 <__aeabi_dmul>
  403d64:	460f      	mov	r7, r1
  403d66:	4606      	mov	r6, r0
  403d68:	f002 fcde 	bl	406728 <__aeabi_d2iz>
  403d6c:	4604      	mov	r4, r0
  403d6e:	f002 f9db 	bl	406128 <__aeabi_i2d>
  403d72:	4602      	mov	r2, r0
  403d74:	460b      	mov	r3, r1
  403d76:	4630      	mov	r0, r6
  403d78:	4639      	mov	r1, r7
  403d7a:	f002 f887 	bl	405e8c <__aeabi_dsub>
  403d7e:	3430      	adds	r4, #48	; 0x30
  403d80:	b2e4      	uxtb	r4, r4
  403d82:	4652      	mov	r2, sl
  403d84:	465b      	mov	r3, fp
  403d86:	f805 4b01 	strb.w	r4, [r5], #1
  403d8a:	4606      	mov	r6, r0
  403d8c:	460f      	mov	r7, r1
  403d8e:	f002 fca3 	bl	4066d8 <__aeabi_dcmplt>
  403d92:	4632      	mov	r2, r6
  403d94:	463b      	mov	r3, r7
  403d96:	2800      	cmp	r0, #0
  403d98:	d0c8      	beq.n	403d2c <_dtoa_r+0x8c4>
  403d9a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403d9c:	f8dd b008 	ldr.w	fp, [sp, #8]
  403da0:	9304      	str	r3, [sp, #16]
  403da2:	4644      	mov	r4, r8
  403da4:	e533      	b.n	40380e <_dtoa_r+0x3a6>
  403da6:	2300      	movs	r3, #0
  403da8:	9309      	str	r3, [sp, #36]	; 0x24
  403daa:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403dac:	9a04      	ldr	r2, [sp, #16]
  403dae:	4413      	add	r3, r2
  403db0:	930c      	str	r3, [sp, #48]	; 0x30
  403db2:	3301      	adds	r3, #1
  403db4:	2b00      	cmp	r3, #0
  403db6:	9306      	str	r3, [sp, #24]
  403db8:	f340 8109 	ble.w	403fce <_dtoa_r+0xb66>
  403dbc:	9e06      	ldr	r6, [sp, #24]
  403dbe:	4637      	mov	r7, r6
  403dc0:	e6ef      	b.n	403ba2 <_dtoa_r+0x73a>
  403dc2:	2300      	movs	r3, #0
  403dc4:	9309      	str	r3, [sp, #36]	; 0x24
  403dc6:	e6e4      	b.n	403b92 <_dtoa_r+0x72a>
  403dc8:	9b06      	ldr	r3, [sp, #24]
  403dca:	2b00      	cmp	r3, #0
  403dcc:	f73f ac6d 	bgt.w	4036aa <_dtoa_r+0x242>
  403dd0:	f040 8262 	bne.w	404298 <_dtoa_r+0xe30>
  403dd4:	4640      	mov	r0, r8
  403dd6:	2200      	movs	r2, #0
  403dd8:	4b40      	ldr	r3, [pc, #256]	; (403edc <_dtoa_r+0xa74>)
  403dda:	4649      	mov	r1, r9
  403ddc:	f002 fa0a 	bl	4061f4 <__aeabi_dmul>
  403de0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403de4:	f002 fc8c 	bl	406700 <__aeabi_dcmpge>
  403de8:	f8dd 8018 	ldr.w	r8, [sp, #24]
  403dec:	4646      	mov	r6, r8
  403dee:	2800      	cmp	r0, #0
  403df0:	f000 808a 	beq.w	403f08 <_dtoa_r+0xaa0>
  403df4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403df6:	9d07      	ldr	r5, [sp, #28]
  403df8:	43db      	mvns	r3, r3
  403dfa:	9304      	str	r3, [sp, #16]
  403dfc:	4641      	mov	r1, r8
  403dfe:	4620      	mov	r0, r4
  403e00:	f001 f93a 	bl	405078 <_Bfree>
  403e04:	2e00      	cmp	r6, #0
  403e06:	f47f ae2c 	bne.w	403a62 <_dtoa_r+0x5fa>
  403e0a:	e500      	b.n	40380e <_dtoa_r+0x3a6>
  403e0c:	4659      	mov	r1, fp
  403e0e:	4620      	mov	r0, r4
  403e10:	f001 fa70 	bl	4052f4 <__pow5mult>
  403e14:	4683      	mov	fp, r0
  403e16:	e557      	b.n	4038c8 <_dtoa_r+0x460>
  403e18:	9b02      	ldr	r3, [sp, #8]
  403e1a:	2b00      	cmp	r3, #0
  403e1c:	f47f ad66 	bne.w	4038ec <_dtoa_r+0x484>
  403e20:	9b03      	ldr	r3, [sp, #12]
  403e22:	f3c3 0313 	ubfx	r3, r3, #0, #20
  403e26:	2b00      	cmp	r3, #0
  403e28:	f47f ad94 	bne.w	403954 <_dtoa_r+0x4ec>
  403e2c:	9b03      	ldr	r3, [sp, #12]
  403e2e:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  403e32:	0d3f      	lsrs	r7, r7, #20
  403e34:	053f      	lsls	r7, r7, #20
  403e36:	2f00      	cmp	r7, #0
  403e38:	f000 821a 	beq.w	404270 <_dtoa_r+0xe08>
  403e3c:	9b05      	ldr	r3, [sp, #20]
  403e3e:	3301      	adds	r3, #1
  403e40:	9305      	str	r3, [sp, #20]
  403e42:	f10a 0a01 	add.w	sl, sl, #1
  403e46:	f04f 0901 	mov.w	r9, #1
  403e4a:	e585      	b.n	403958 <_dtoa_r+0x4f0>
  403e4c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403e4e:	2a00      	cmp	r2, #0
  403e50:	f000 81a5 	beq.w	40419e <_dtoa_r+0xd36>
  403e54:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403e58:	9f08      	ldr	r7, [sp, #32]
  403e5a:	9d05      	ldr	r5, [sp, #20]
  403e5c:	e4ff      	b.n	40385e <_dtoa_r+0x3f6>
  403e5e:	f001 f915 	bl	40508c <__multadd>
  403e62:	4657      	mov	r7, sl
  403e64:	4606      	mov	r6, r0
  403e66:	4681      	mov	r9, r0
  403e68:	e631      	b.n	403ace <_dtoa_r+0x666>
  403e6a:	4601      	mov	r1, r0
  403e6c:	4620      	mov	r0, r4
  403e6e:	f8cd c008 	str.w	ip, [sp, #8]
  403e72:	f001 f901 	bl	405078 <_Bfree>
  403e76:	2201      	movs	r2, #1
  403e78:	f8dd c008 	ldr.w	ip, [sp, #8]
  403e7c:	e654      	b.n	403b28 <_dtoa_r+0x6c0>
  403e7e:	4658      	mov	r0, fp
  403e80:	4641      	mov	r1, r8
  403e82:	f001 fadd 	bl	405440 <__mcmp>
  403e86:	2800      	cmp	r0, #0
  403e88:	f6bf ad91 	bge.w	4039ae <_dtoa_r+0x546>
  403e8c:	9f04      	ldr	r7, [sp, #16]
  403e8e:	4659      	mov	r1, fp
  403e90:	2300      	movs	r3, #0
  403e92:	4620      	mov	r0, r4
  403e94:	220a      	movs	r2, #10
  403e96:	3f01      	subs	r7, #1
  403e98:	9704      	str	r7, [sp, #16]
  403e9a:	f001 f8f7 	bl	40508c <__multadd>
  403e9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403ea0:	4683      	mov	fp, r0
  403ea2:	2b00      	cmp	r3, #0
  403ea4:	f47f adf0 	bne.w	403a88 <_dtoa_r+0x620>
  403ea8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403eaa:	2b00      	cmp	r3, #0
  403eac:	f340 81f8 	ble.w	4042a0 <_dtoa_r+0xe38>
  403eb0:	9306      	str	r3, [sp, #24]
  403eb2:	e583      	b.n	4039bc <_dtoa_r+0x554>
  403eb4:	9807      	ldr	r0, [sp, #28]
  403eb6:	f7ff bb0b 	b.w	4034d0 <_dtoa_r+0x68>
  403eba:	9b02      	ldr	r3, [sp, #8]
  403ebc:	2b00      	cmp	r3, #0
  403ebe:	f47f ad49 	bne.w	403954 <_dtoa_r+0x4ec>
  403ec2:	e7ad      	b.n	403e20 <_dtoa_r+0x9b8>
  403ec4:	00407550 	.word	0x00407550
  403ec8:	00407628 	.word	0x00407628
  403ecc:	3ff00000 	.word	0x3ff00000
  403ed0:	401c0000 	.word	0x401c0000
  403ed4:	3fe00000 	.word	0x3fe00000
  403ed8:	40240000 	.word	0x40240000
  403edc:	40140000 	.word	0x40140000
  403ee0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403ee2:	2b02      	cmp	r3, #2
  403ee4:	f77f ad67 	ble.w	4039b6 <_dtoa_r+0x54e>
  403ee8:	9b06      	ldr	r3, [sp, #24]
  403eea:	2b00      	cmp	r3, #0
  403eec:	d182      	bne.n	403df4 <_dtoa_r+0x98c>
  403eee:	4641      	mov	r1, r8
  403ef0:	2205      	movs	r2, #5
  403ef2:	4620      	mov	r0, r4
  403ef4:	f001 f8ca 	bl	40508c <__multadd>
  403ef8:	4680      	mov	r8, r0
  403efa:	4641      	mov	r1, r8
  403efc:	4658      	mov	r0, fp
  403efe:	f001 fa9f 	bl	405440 <__mcmp>
  403f02:	2800      	cmp	r0, #0
  403f04:	f77f af76 	ble.w	403df4 <_dtoa_r+0x98c>
  403f08:	9a04      	ldr	r2, [sp, #16]
  403f0a:	9907      	ldr	r1, [sp, #28]
  403f0c:	2331      	movs	r3, #49	; 0x31
  403f0e:	3201      	adds	r2, #1
  403f10:	9204      	str	r2, [sp, #16]
  403f12:	700b      	strb	r3, [r1, #0]
  403f14:	1c4d      	adds	r5, r1, #1
  403f16:	e771      	b.n	403dfc <_dtoa_r+0x994>
  403f18:	9a04      	ldr	r2, [sp, #16]
  403f1a:	3201      	adds	r2, #1
  403f1c:	9204      	str	r2, [sp, #16]
  403f1e:	9a07      	ldr	r2, [sp, #28]
  403f20:	2331      	movs	r3, #49	; 0x31
  403f22:	7013      	strb	r3, [r2, #0]
  403f24:	e58d      	b.n	403a42 <_dtoa_r+0x5da>
  403f26:	f8dd b008 	ldr.w	fp, [sp, #8]
  403f2a:	9c05      	ldr	r4, [sp, #20]
  403f2c:	e46f      	b.n	40380e <_dtoa_r+0x3a6>
  403f2e:	4640      	mov	r0, r8
  403f30:	f002 f8fa 	bl	406128 <__aeabi_i2d>
  403f34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403f38:	f002 f95c 	bl	4061f4 <__aeabi_dmul>
  403f3c:	2200      	movs	r2, #0
  403f3e:	4bbc      	ldr	r3, [pc, #752]	; (404230 <_dtoa_r+0xdc8>)
  403f40:	f001 ffa6 	bl	405e90 <__adddf3>
  403f44:	4606      	mov	r6, r0
  403f46:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  403f4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403f4e:	2200      	movs	r2, #0
  403f50:	4bb8      	ldr	r3, [pc, #736]	; (404234 <_dtoa_r+0xdcc>)
  403f52:	f001 ff9b 	bl	405e8c <__aeabi_dsub>
  403f56:	4632      	mov	r2, r6
  403f58:	463b      	mov	r3, r7
  403f5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403f5e:	f002 fbd9 	bl	406714 <__aeabi_dcmpgt>
  403f62:	4680      	mov	r8, r0
  403f64:	2800      	cmp	r0, #0
  403f66:	f040 80b3 	bne.w	4040d0 <_dtoa_r+0xc68>
  403f6a:	4632      	mov	r2, r6
  403f6c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  403f70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403f74:	f002 fbb0 	bl	4066d8 <__aeabi_dcmplt>
  403f78:	b130      	cbz	r0, 403f88 <_dtoa_r+0xb20>
  403f7a:	4646      	mov	r6, r8
  403f7c:	e73a      	b.n	403df4 <_dtoa_r+0x98c>
  403f7e:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  403f82:	f8dd b008 	ldr.w	fp, [sp, #8]
  403f86:	4644      	mov	r4, r8
  403f88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  403f8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403f90:	f7ff bb7a 	b.w	403688 <_dtoa_r+0x220>
  403f94:	4659      	mov	r1, fp
  403f96:	9a08      	ldr	r2, [sp, #32]
  403f98:	4620      	mov	r0, r4
  403f9a:	f001 f9ab 	bl	4052f4 <__pow5mult>
  403f9e:	4683      	mov	fp, r0
  403fa0:	e492      	b.n	4038c8 <_dtoa_r+0x460>
  403fa2:	9b08      	ldr	r3, [sp, #32]
  403fa4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403fa6:	9708      	str	r7, [sp, #32]
  403fa8:	1afb      	subs	r3, r7, r3
  403faa:	441a      	add	r2, r3
  403fac:	920a      	str	r2, [sp, #40]	; 0x28
  403fae:	2700      	movs	r7, #0
  403fb0:	e44f      	b.n	403852 <_dtoa_r+0x3ea>
  403fb2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  403fb6:	f04f 0802 	mov.w	r8, #2
  403fba:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403fbe:	e62a      	b.n	403c16 <_dtoa_r+0x7ae>
  403fc0:	2601      	movs	r6, #1
  403fc2:	9621      	str	r6, [sp, #132]	; 0x84
  403fc4:	960c      	str	r6, [sp, #48]	; 0x30
  403fc6:	9606      	str	r6, [sp, #24]
  403fc8:	2100      	movs	r1, #0
  403fca:	6461      	str	r1, [r4, #68]	; 0x44
  403fcc:	e5f8      	b.n	403bc0 <_dtoa_r+0x758>
  403fce:	461e      	mov	r6, r3
  403fd0:	e7fa      	b.n	403fc8 <_dtoa_r+0xb60>
  403fd2:	2a00      	cmp	r2, #0
  403fd4:	dd15      	ble.n	404002 <_dtoa_r+0xb9a>
  403fd6:	4659      	mov	r1, fp
  403fd8:	2201      	movs	r2, #1
  403fda:	4620      	mov	r0, r4
  403fdc:	f8cd c008 	str.w	ip, [sp, #8]
  403fe0:	f001 f9d8 	bl	405394 <__lshift>
  403fe4:	4641      	mov	r1, r8
  403fe6:	4683      	mov	fp, r0
  403fe8:	f001 fa2a 	bl	405440 <__mcmp>
  403fec:	2800      	cmp	r0, #0
  403fee:	f8dd c008 	ldr.w	ip, [sp, #8]
  403ff2:	f340 814a 	ble.w	40428a <_dtoa_r+0xe22>
  403ff6:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  403ffa:	f000 8106 	beq.w	40420a <_dtoa_r+0xda2>
  403ffe:	f10c 0c01 	add.w	ip, ip, #1
  404002:	46b2      	mov	sl, r6
  404004:	f887 c000 	strb.w	ip, [r7]
  404008:	1c7d      	adds	r5, r7, #1
  40400a:	464e      	mov	r6, r9
  40400c:	e519      	b.n	403a42 <_dtoa_r+0x5da>
  40400e:	d104      	bne.n	40401a <_dtoa_r+0xbb2>
  404010:	f01c 0f01 	tst.w	ip, #1
  404014:	d001      	beq.n	40401a <_dtoa_r+0xbb2>
  404016:	e504      	b.n	403a22 <_dtoa_r+0x5ba>
  404018:	4615      	mov	r5, r2
  40401a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40401e:	2b30      	cmp	r3, #48	; 0x30
  404020:	f105 32ff 	add.w	r2, r5, #4294967295
  404024:	d0f8      	beq.n	404018 <_dtoa_r+0xbb0>
  404026:	e50c      	b.n	403a42 <_dtoa_r+0x5da>
  404028:	9b04      	ldr	r3, [sp, #16]
  40402a:	425d      	negs	r5, r3
  40402c:	2d00      	cmp	r5, #0
  40402e:	f000 80bd 	beq.w	4041ac <_dtoa_r+0xd44>
  404032:	4b81      	ldr	r3, [pc, #516]	; (404238 <_dtoa_r+0xdd0>)
  404034:	f005 020f 	and.w	r2, r5, #15
  404038:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40403c:	e9d3 2300 	ldrd	r2, r3, [r3]
  404040:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  404044:	f002 f8d6 	bl	4061f4 <__aeabi_dmul>
  404048:	112d      	asrs	r5, r5, #4
  40404a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40404e:	f000 812c 	beq.w	4042aa <_dtoa_r+0xe42>
  404052:	4e7a      	ldr	r6, [pc, #488]	; (40423c <_dtoa_r+0xdd4>)
  404054:	f04f 0802 	mov.w	r8, #2
  404058:	07eb      	lsls	r3, r5, #31
  40405a:	d505      	bpl.n	404068 <_dtoa_r+0xc00>
  40405c:	e9d6 2300 	ldrd	r2, r3, [r6]
  404060:	f108 0801 	add.w	r8, r8, #1
  404064:	f002 f8c6 	bl	4061f4 <__aeabi_dmul>
  404068:	106d      	asrs	r5, r5, #1
  40406a:	f106 0608 	add.w	r6, r6, #8
  40406e:	d1f3      	bne.n	404058 <_dtoa_r+0xbf0>
  404070:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404074:	e5ea      	b.n	403c4c <_dtoa_r+0x7e4>
  404076:	9a04      	ldr	r2, [sp, #16]
  404078:	3201      	adds	r2, #1
  40407a:	9204      	str	r2, [sp, #16]
  40407c:	9a07      	ldr	r2, [sp, #28]
  40407e:	2330      	movs	r3, #48	; 0x30
  404080:	7013      	strb	r3, [r2, #0]
  404082:	2331      	movs	r3, #49	; 0x31
  404084:	7013      	strb	r3, [r2, #0]
  404086:	f7ff bbc2 	b.w	40380e <_dtoa_r+0x3a6>
  40408a:	6871      	ldr	r1, [r6, #4]
  40408c:	4620      	mov	r0, r4
  40408e:	f000 ffcd 	bl	40502c <_Balloc>
  404092:	6933      	ldr	r3, [r6, #16]
  404094:	1c9a      	adds	r2, r3, #2
  404096:	4605      	mov	r5, r0
  404098:	0092      	lsls	r2, r2, #2
  40409a:	f106 010c 	add.w	r1, r6, #12
  40409e:	300c      	adds	r0, #12
  4040a0:	f000 fec2 	bl	404e28 <memcpy>
  4040a4:	4620      	mov	r0, r4
  4040a6:	4629      	mov	r1, r5
  4040a8:	2201      	movs	r2, #1
  4040aa:	f001 f973 	bl	405394 <__lshift>
  4040ae:	4681      	mov	r9, r0
  4040b0:	e503      	b.n	403aba <_dtoa_r+0x652>
  4040b2:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  4040b6:	f000 80a8 	beq.w	40420a <_dtoa_r+0xda2>
  4040ba:	f10c 0c01 	add.w	ip, ip, #1
  4040be:	46b2      	mov	sl, r6
  4040c0:	f887 c000 	strb.w	ip, [r7]
  4040c4:	1c7d      	adds	r5, r7, #1
  4040c6:	464e      	mov	r6, r9
  4040c8:	e4bb      	b.n	403a42 <_dtoa_r+0x5da>
  4040ca:	46b2      	mov	sl, r6
  4040cc:	464e      	mov	r6, r9
  4040ce:	e498      	b.n	403a02 <_dtoa_r+0x59a>
  4040d0:	f04f 0800 	mov.w	r8, #0
  4040d4:	4646      	mov	r6, r8
  4040d6:	e717      	b.n	403f08 <_dtoa_r+0xaa0>
  4040d8:	4957      	ldr	r1, [pc, #348]	; (404238 <_dtoa_r+0xdd0>)
  4040da:	f109 33ff 	add.w	r3, r9, #4294967295
  4040de:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4040e2:	4632      	mov	r2, r6
  4040e4:	9313      	str	r3, [sp, #76]	; 0x4c
  4040e6:	e9d1 0100 	ldrd	r0, r1, [r1]
  4040ea:	463b      	mov	r3, r7
  4040ec:	f002 f882 	bl	4061f4 <__aeabi_dmul>
  4040f0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  4040f4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  4040f8:	4639      	mov	r1, r7
  4040fa:	4630      	mov	r0, r6
  4040fc:	f002 fb14 	bl	406728 <__aeabi_d2iz>
  404100:	4605      	mov	r5, r0
  404102:	f002 f811 	bl	406128 <__aeabi_i2d>
  404106:	4602      	mov	r2, r0
  404108:	460b      	mov	r3, r1
  40410a:	4630      	mov	r0, r6
  40410c:	4639      	mov	r1, r7
  40410e:	f001 febd 	bl	405e8c <__aeabi_dsub>
  404112:	9a07      	ldr	r2, [sp, #28]
  404114:	3530      	adds	r5, #48	; 0x30
  404116:	f1b9 0f01 	cmp.w	r9, #1
  40411a:	7015      	strb	r5, [r2, #0]
  40411c:	4606      	mov	r6, r0
  40411e:	460f      	mov	r7, r1
  404120:	f102 0501 	add.w	r5, r2, #1
  404124:	d023      	beq.n	40416e <_dtoa_r+0xd06>
  404126:	9b07      	ldr	r3, [sp, #28]
  404128:	f8cd a008 	str.w	sl, [sp, #8]
  40412c:	444b      	add	r3, r9
  40412e:	465e      	mov	r6, fp
  404130:	469a      	mov	sl, r3
  404132:	46ab      	mov	fp, r5
  404134:	2200      	movs	r2, #0
  404136:	4b42      	ldr	r3, [pc, #264]	; (404240 <_dtoa_r+0xdd8>)
  404138:	f002 f85c 	bl	4061f4 <__aeabi_dmul>
  40413c:	4689      	mov	r9, r1
  40413e:	4680      	mov	r8, r0
  404140:	f002 faf2 	bl	406728 <__aeabi_d2iz>
  404144:	4607      	mov	r7, r0
  404146:	f001 ffef 	bl	406128 <__aeabi_i2d>
  40414a:	3730      	adds	r7, #48	; 0x30
  40414c:	4602      	mov	r2, r0
  40414e:	460b      	mov	r3, r1
  404150:	4640      	mov	r0, r8
  404152:	4649      	mov	r1, r9
  404154:	f001 fe9a 	bl	405e8c <__aeabi_dsub>
  404158:	f80b 7b01 	strb.w	r7, [fp], #1
  40415c:	45d3      	cmp	fp, sl
  40415e:	d1e9      	bne.n	404134 <_dtoa_r+0xccc>
  404160:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404162:	f8dd a008 	ldr.w	sl, [sp, #8]
  404166:	46b3      	mov	fp, r6
  404168:	460f      	mov	r7, r1
  40416a:	4606      	mov	r6, r0
  40416c:	441d      	add	r5, r3
  40416e:	2200      	movs	r2, #0
  404170:	4b34      	ldr	r3, [pc, #208]	; (404244 <_dtoa_r+0xddc>)
  404172:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  404176:	f001 fe8b 	bl	405e90 <__adddf3>
  40417a:	4632      	mov	r2, r6
  40417c:	463b      	mov	r3, r7
  40417e:	f002 faab 	bl	4066d8 <__aeabi_dcmplt>
  404182:	2800      	cmp	r0, #0
  404184:	d047      	beq.n	404216 <_dtoa_r+0xdae>
  404186:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404188:	9304      	str	r3, [sp, #16]
  40418a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40418e:	f7ff bb2c 	b.w	4037ea <_dtoa_r+0x382>
  404192:	9b05      	ldr	r3, [sp, #20]
  404194:	9a06      	ldr	r2, [sp, #24]
  404196:	1a9d      	subs	r5, r3, r2
  404198:	2300      	movs	r3, #0
  40419a:	f7ff bb60 	b.w	40385e <_dtoa_r+0x3f6>
  40419e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4041a0:	9f08      	ldr	r7, [sp, #32]
  4041a2:	9d05      	ldr	r5, [sp, #20]
  4041a4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4041a8:	f7ff bb59 	b.w	40385e <_dtoa_r+0x3f6>
  4041ac:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  4041b0:	f04f 0802 	mov.w	r8, #2
  4041b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4041b8:	e548      	b.n	403c4c <_dtoa_r+0x7e4>
  4041ba:	9b06      	ldr	r3, [sp, #24]
  4041bc:	2b00      	cmp	r3, #0
  4041be:	f43f aeb6 	beq.w	403f2e <_dtoa_r+0xac6>
  4041c2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4041c4:	2d00      	cmp	r5, #0
  4041c6:	f77f aedf 	ble.w	403f88 <_dtoa_r+0xb20>
  4041ca:	2200      	movs	r2, #0
  4041cc:	4b1c      	ldr	r3, [pc, #112]	; (404240 <_dtoa_r+0xdd8>)
  4041ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4041d2:	f002 f80f 	bl	4061f4 <__aeabi_dmul>
  4041d6:	4606      	mov	r6, r0
  4041d8:	460f      	mov	r7, r1
  4041da:	f108 0001 	add.w	r0, r8, #1
  4041de:	e9cd 6702 	strd	r6, r7, [sp, #8]
  4041e2:	f001 ffa1 	bl	406128 <__aeabi_i2d>
  4041e6:	4602      	mov	r2, r0
  4041e8:	460b      	mov	r3, r1
  4041ea:	4630      	mov	r0, r6
  4041ec:	4639      	mov	r1, r7
  4041ee:	f002 f801 	bl	4061f4 <__aeabi_dmul>
  4041f2:	4b0f      	ldr	r3, [pc, #60]	; (404230 <_dtoa_r+0xdc8>)
  4041f4:	2200      	movs	r2, #0
  4041f6:	f001 fe4b 	bl	405e90 <__adddf3>
  4041fa:	9b04      	ldr	r3, [sp, #16]
  4041fc:	3b01      	subs	r3, #1
  4041fe:	4606      	mov	r6, r0
  404200:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  404204:	9312      	str	r3, [sp, #72]	; 0x48
  404206:	46a9      	mov	r9, r5
  404208:	e541      	b.n	403c8e <_dtoa_r+0x826>
  40420a:	2239      	movs	r2, #57	; 0x39
  40420c:	46b2      	mov	sl, r6
  40420e:	703a      	strb	r2, [r7, #0]
  404210:	464e      	mov	r6, r9
  404212:	1c7d      	adds	r5, r7, #1
  404214:	e407      	b.n	403a26 <_dtoa_r+0x5be>
  404216:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40421a:	2000      	movs	r0, #0
  40421c:	4909      	ldr	r1, [pc, #36]	; (404244 <_dtoa_r+0xddc>)
  40421e:	f001 fe35 	bl	405e8c <__aeabi_dsub>
  404222:	4632      	mov	r2, r6
  404224:	463b      	mov	r3, r7
  404226:	f002 fa75 	bl	406714 <__aeabi_dcmpgt>
  40422a:	b970      	cbnz	r0, 40424a <_dtoa_r+0xde2>
  40422c:	e6ac      	b.n	403f88 <_dtoa_r+0xb20>
  40422e:	bf00      	nop
  404230:	401c0000 	.word	0x401c0000
  404234:	40140000 	.word	0x40140000
  404238:	00407550 	.word	0x00407550
  40423c:	00407628 	.word	0x00407628
  404240:	40240000 	.word	0x40240000
  404244:	3fe00000 	.word	0x3fe00000
  404248:	4615      	mov	r5, r2
  40424a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40424e:	2b30      	cmp	r3, #48	; 0x30
  404250:	f105 32ff 	add.w	r2, r5, #4294967295
  404254:	d0f8      	beq.n	404248 <_dtoa_r+0xde0>
  404256:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404258:	9304      	str	r3, [sp, #16]
  40425a:	f7ff bad8 	b.w	40380e <_dtoa_r+0x3a6>
  40425e:	4643      	mov	r3, r8
  404260:	f8dd b008 	ldr.w	fp, [sp, #8]
  404264:	46a0      	mov	r8, r4
  404266:	461c      	mov	r4, r3
  404268:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40426a:	9304      	str	r3, [sp, #16]
  40426c:	f7ff babd 	b.w	4037ea <_dtoa_r+0x382>
  404270:	46b9      	mov	r9, r7
  404272:	f7ff bb71 	b.w	403958 <_dtoa_r+0x4f0>
  404276:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  40427a:	d0c6      	beq.n	40420a <_dtoa_r+0xda2>
  40427c:	f1ba 0f00 	cmp.w	sl, #0
  404280:	f77f aebf 	ble.w	404002 <_dtoa_r+0xb9a>
  404284:	f105 0c31 	add.w	ip, r5, #49	; 0x31
  404288:	e6bb      	b.n	404002 <_dtoa_r+0xb9a>
  40428a:	f47f aeba 	bne.w	404002 <_dtoa_r+0xb9a>
  40428e:	f01c 0f01 	tst.w	ip, #1
  404292:	f43f aeb6 	beq.w	404002 <_dtoa_r+0xb9a>
  404296:	e6ae      	b.n	403ff6 <_dtoa_r+0xb8e>
  404298:	f04f 0800 	mov.w	r8, #0
  40429c:	4646      	mov	r6, r8
  40429e:	e5a9      	b.n	403df4 <_dtoa_r+0x98c>
  4042a0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4042a2:	2b02      	cmp	r3, #2
  4042a4:	dc04      	bgt.n	4042b0 <_dtoa_r+0xe48>
  4042a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4042a8:	e602      	b.n	403eb0 <_dtoa_r+0xa48>
  4042aa:	f04f 0802 	mov.w	r8, #2
  4042ae:	e4cd      	b.n	403c4c <_dtoa_r+0x7e4>
  4042b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4042b2:	9306      	str	r3, [sp, #24]
  4042b4:	e618      	b.n	403ee8 <_dtoa_r+0xa80>
  4042b6:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4042b8:	2b02      	cmp	r3, #2
  4042ba:	dcf9      	bgt.n	4042b0 <_dtoa_r+0xe48>
  4042bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4042be:	f7ff bbee 	b.w	403a9e <_dtoa_r+0x636>
  4042c2:	2500      	movs	r5, #0
  4042c4:	6465      	str	r5, [r4, #68]	; 0x44
  4042c6:	4629      	mov	r1, r5
  4042c8:	4620      	mov	r0, r4
  4042ca:	f000 feaf 	bl	40502c <_Balloc>
  4042ce:	f04f 33ff 	mov.w	r3, #4294967295
  4042d2:	9306      	str	r3, [sp, #24]
  4042d4:	930c      	str	r3, [sp, #48]	; 0x30
  4042d6:	2301      	movs	r3, #1
  4042d8:	9007      	str	r0, [sp, #28]
  4042da:	9521      	str	r5, [sp, #132]	; 0x84
  4042dc:	6420      	str	r0, [r4, #64]	; 0x40
  4042de:	9309      	str	r3, [sp, #36]	; 0x24
  4042e0:	f7ff b9d2 	b.w	403688 <_dtoa_r+0x220>
  4042e4:	f43f ab4d 	beq.w	403982 <_dtoa_r+0x51a>
  4042e8:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4042ec:	f7ff bb44 	b.w	403978 <_dtoa_r+0x510>
  4042f0:	2301      	movs	r3, #1
  4042f2:	9309      	str	r3, [sp, #36]	; 0x24
  4042f4:	e559      	b.n	403daa <_dtoa_r+0x942>
  4042f6:	2501      	movs	r5, #1
  4042f8:	f7ff b990 	b.w	40361c <_dtoa_r+0x1b4>

004042fc <__sflush_r>:
  4042fc:	898b      	ldrh	r3, [r1, #12]
  4042fe:	b29a      	uxth	r2, r3
  404300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404304:	460d      	mov	r5, r1
  404306:	0711      	lsls	r1, r2, #28
  404308:	4680      	mov	r8, r0
  40430a:	d43c      	bmi.n	404386 <__sflush_r+0x8a>
  40430c:	686a      	ldr	r2, [r5, #4]
  40430e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  404312:	2a00      	cmp	r2, #0
  404314:	81ab      	strh	r3, [r5, #12]
  404316:	dd65      	ble.n	4043e4 <__sflush_r+0xe8>
  404318:	6aae      	ldr	r6, [r5, #40]	; 0x28
  40431a:	2e00      	cmp	r6, #0
  40431c:	d04b      	beq.n	4043b6 <__sflush_r+0xba>
  40431e:	b29b      	uxth	r3, r3
  404320:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  404324:	2100      	movs	r1, #0
  404326:	b292      	uxth	r2, r2
  404328:	f8d8 4000 	ldr.w	r4, [r8]
  40432c:	f8c8 1000 	str.w	r1, [r8]
  404330:	2a00      	cmp	r2, #0
  404332:	d05b      	beq.n	4043ec <__sflush_r+0xf0>
  404334:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  404336:	075f      	lsls	r7, r3, #29
  404338:	d505      	bpl.n	404346 <__sflush_r+0x4a>
  40433a:	6869      	ldr	r1, [r5, #4]
  40433c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40433e:	1a52      	subs	r2, r2, r1
  404340:	b10b      	cbz	r3, 404346 <__sflush_r+0x4a>
  404342:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  404344:	1ad2      	subs	r2, r2, r3
  404346:	4640      	mov	r0, r8
  404348:	69e9      	ldr	r1, [r5, #28]
  40434a:	2300      	movs	r3, #0
  40434c:	47b0      	blx	r6
  40434e:	1c46      	adds	r6, r0, #1
  404350:	d056      	beq.n	404400 <__sflush_r+0x104>
  404352:	89ab      	ldrh	r3, [r5, #12]
  404354:	692a      	ldr	r2, [r5, #16]
  404356:	602a      	str	r2, [r5, #0]
  404358:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40435c:	b29b      	uxth	r3, r3
  40435e:	2200      	movs	r2, #0
  404360:	606a      	str	r2, [r5, #4]
  404362:	04da      	lsls	r2, r3, #19
  404364:	81ab      	strh	r3, [r5, #12]
  404366:	d43b      	bmi.n	4043e0 <__sflush_r+0xe4>
  404368:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40436a:	f8c8 4000 	str.w	r4, [r8]
  40436e:	b311      	cbz	r1, 4043b6 <__sflush_r+0xba>
  404370:	f105 0340 	add.w	r3, r5, #64	; 0x40
  404374:	4299      	cmp	r1, r3
  404376:	d002      	beq.n	40437e <__sflush_r+0x82>
  404378:	4640      	mov	r0, r8
  40437a:	f000 f96b 	bl	404654 <_free_r>
  40437e:	2000      	movs	r0, #0
  404380:	6328      	str	r0, [r5, #48]	; 0x30
  404382:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404386:	692e      	ldr	r6, [r5, #16]
  404388:	b1ae      	cbz	r6, 4043b6 <__sflush_r+0xba>
  40438a:	682c      	ldr	r4, [r5, #0]
  40438c:	602e      	str	r6, [r5, #0]
  40438e:	0791      	lsls	r1, r2, #30
  404390:	bf0c      	ite	eq
  404392:	696b      	ldreq	r3, [r5, #20]
  404394:	2300      	movne	r3, #0
  404396:	1ba4      	subs	r4, r4, r6
  404398:	60ab      	str	r3, [r5, #8]
  40439a:	e00a      	b.n	4043b2 <__sflush_r+0xb6>
  40439c:	4632      	mov	r2, r6
  40439e:	4623      	mov	r3, r4
  4043a0:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4043a2:	69e9      	ldr	r1, [r5, #28]
  4043a4:	4640      	mov	r0, r8
  4043a6:	47b8      	blx	r7
  4043a8:	2800      	cmp	r0, #0
  4043aa:	eba4 0400 	sub.w	r4, r4, r0
  4043ae:	4406      	add	r6, r0
  4043b0:	dd04      	ble.n	4043bc <__sflush_r+0xc0>
  4043b2:	2c00      	cmp	r4, #0
  4043b4:	dcf2      	bgt.n	40439c <__sflush_r+0xa0>
  4043b6:	2000      	movs	r0, #0
  4043b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4043bc:	89ab      	ldrh	r3, [r5, #12]
  4043be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4043c2:	81ab      	strh	r3, [r5, #12]
  4043c4:	f04f 30ff 	mov.w	r0, #4294967295
  4043c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4043cc:	89ab      	ldrh	r3, [r5, #12]
  4043ce:	692a      	ldr	r2, [r5, #16]
  4043d0:	6069      	str	r1, [r5, #4]
  4043d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4043d6:	b29b      	uxth	r3, r3
  4043d8:	81ab      	strh	r3, [r5, #12]
  4043da:	04db      	lsls	r3, r3, #19
  4043dc:	602a      	str	r2, [r5, #0]
  4043de:	d5c3      	bpl.n	404368 <__sflush_r+0x6c>
  4043e0:	6528      	str	r0, [r5, #80]	; 0x50
  4043e2:	e7c1      	b.n	404368 <__sflush_r+0x6c>
  4043e4:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4043e6:	2a00      	cmp	r2, #0
  4043e8:	dc96      	bgt.n	404318 <__sflush_r+0x1c>
  4043ea:	e7e4      	b.n	4043b6 <__sflush_r+0xba>
  4043ec:	2301      	movs	r3, #1
  4043ee:	4640      	mov	r0, r8
  4043f0:	69e9      	ldr	r1, [r5, #28]
  4043f2:	47b0      	blx	r6
  4043f4:	1c43      	adds	r3, r0, #1
  4043f6:	4602      	mov	r2, r0
  4043f8:	d019      	beq.n	40442e <__sflush_r+0x132>
  4043fa:	89ab      	ldrh	r3, [r5, #12]
  4043fc:	6aae      	ldr	r6, [r5, #40]	; 0x28
  4043fe:	e79a      	b.n	404336 <__sflush_r+0x3a>
  404400:	f8d8 1000 	ldr.w	r1, [r8]
  404404:	2900      	cmp	r1, #0
  404406:	d0e1      	beq.n	4043cc <__sflush_r+0xd0>
  404408:	291d      	cmp	r1, #29
  40440a:	d007      	beq.n	40441c <__sflush_r+0x120>
  40440c:	2916      	cmp	r1, #22
  40440e:	d005      	beq.n	40441c <__sflush_r+0x120>
  404410:	89ab      	ldrh	r3, [r5, #12]
  404412:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404416:	81ab      	strh	r3, [r5, #12]
  404418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40441c:	89ab      	ldrh	r3, [r5, #12]
  40441e:	692a      	ldr	r2, [r5, #16]
  404420:	602a      	str	r2, [r5, #0]
  404422:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404426:	2200      	movs	r2, #0
  404428:	81ab      	strh	r3, [r5, #12]
  40442a:	606a      	str	r2, [r5, #4]
  40442c:	e79c      	b.n	404368 <__sflush_r+0x6c>
  40442e:	f8d8 3000 	ldr.w	r3, [r8]
  404432:	2b00      	cmp	r3, #0
  404434:	d0e1      	beq.n	4043fa <__sflush_r+0xfe>
  404436:	2b1d      	cmp	r3, #29
  404438:	d007      	beq.n	40444a <__sflush_r+0x14e>
  40443a:	2b16      	cmp	r3, #22
  40443c:	d005      	beq.n	40444a <__sflush_r+0x14e>
  40443e:	89ab      	ldrh	r3, [r5, #12]
  404440:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404444:	81ab      	strh	r3, [r5, #12]
  404446:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40444a:	f8c8 4000 	str.w	r4, [r8]
  40444e:	e7b2      	b.n	4043b6 <__sflush_r+0xba>

00404450 <_fflush_r>:
  404450:	b510      	push	{r4, lr}
  404452:	4604      	mov	r4, r0
  404454:	b082      	sub	sp, #8
  404456:	b108      	cbz	r0, 40445c <_fflush_r+0xc>
  404458:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40445a:	b153      	cbz	r3, 404472 <_fflush_r+0x22>
  40445c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  404460:	b908      	cbnz	r0, 404466 <_fflush_r+0x16>
  404462:	b002      	add	sp, #8
  404464:	bd10      	pop	{r4, pc}
  404466:	4620      	mov	r0, r4
  404468:	b002      	add	sp, #8
  40446a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40446e:	f7ff bf45 	b.w	4042fc <__sflush_r>
  404472:	9101      	str	r1, [sp, #4]
  404474:	f000 f880 	bl	404578 <__sinit>
  404478:	9901      	ldr	r1, [sp, #4]
  40447a:	e7ef      	b.n	40445c <_fflush_r+0xc>

0040447c <_cleanup_r>:
  40447c:	4901      	ldr	r1, [pc, #4]	; (404484 <_cleanup_r+0x8>)
  40447e:	f000 b9c1 	b.w	404804 <_fwalk_reent>
  404482:	bf00      	nop
  404484:	00405db1 	.word	0x00405db1

00404488 <__sinit.part.1>:
  404488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40448c:	4b35      	ldr	r3, [pc, #212]	; (404564 <__sinit.part.1+0xdc>)
  40448e:	6845      	ldr	r5, [r0, #4]
  404490:	63c3      	str	r3, [r0, #60]	; 0x3c
  404492:	2400      	movs	r4, #0
  404494:	4607      	mov	r7, r0
  404496:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  40449a:	2304      	movs	r3, #4
  40449c:	2103      	movs	r1, #3
  40449e:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  4044a2:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  4044a6:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  4044aa:	b083      	sub	sp, #12
  4044ac:	602c      	str	r4, [r5, #0]
  4044ae:	606c      	str	r4, [r5, #4]
  4044b0:	60ac      	str	r4, [r5, #8]
  4044b2:	666c      	str	r4, [r5, #100]	; 0x64
  4044b4:	81ec      	strh	r4, [r5, #14]
  4044b6:	612c      	str	r4, [r5, #16]
  4044b8:	616c      	str	r4, [r5, #20]
  4044ba:	61ac      	str	r4, [r5, #24]
  4044bc:	81ab      	strh	r3, [r5, #12]
  4044be:	4621      	mov	r1, r4
  4044c0:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4044c4:	2208      	movs	r2, #8
  4044c6:	f7fd fbe7 	bl	401c98 <memset>
  4044ca:	68be      	ldr	r6, [r7, #8]
  4044cc:	f8df b098 	ldr.w	fp, [pc, #152]	; 404568 <__sinit.part.1+0xe0>
  4044d0:	f8df a098 	ldr.w	sl, [pc, #152]	; 40456c <__sinit.part.1+0xe4>
  4044d4:	f8df 9098 	ldr.w	r9, [pc, #152]	; 404570 <__sinit.part.1+0xe8>
  4044d8:	f8df 8098 	ldr.w	r8, [pc, #152]	; 404574 <__sinit.part.1+0xec>
  4044dc:	f8c5 b020 	str.w	fp, [r5, #32]
  4044e0:	2301      	movs	r3, #1
  4044e2:	2209      	movs	r2, #9
  4044e4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4044e8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4044ec:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4044f0:	61ed      	str	r5, [r5, #28]
  4044f2:	4621      	mov	r1, r4
  4044f4:	81f3      	strh	r3, [r6, #14]
  4044f6:	81b2      	strh	r2, [r6, #12]
  4044f8:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4044fc:	6034      	str	r4, [r6, #0]
  4044fe:	6074      	str	r4, [r6, #4]
  404500:	60b4      	str	r4, [r6, #8]
  404502:	6674      	str	r4, [r6, #100]	; 0x64
  404504:	6134      	str	r4, [r6, #16]
  404506:	6174      	str	r4, [r6, #20]
  404508:	61b4      	str	r4, [r6, #24]
  40450a:	2208      	movs	r2, #8
  40450c:	9301      	str	r3, [sp, #4]
  40450e:	f7fd fbc3 	bl	401c98 <memset>
  404512:	68fd      	ldr	r5, [r7, #12]
  404514:	61f6      	str	r6, [r6, #28]
  404516:	2012      	movs	r0, #18
  404518:	2202      	movs	r2, #2
  40451a:	f8c6 b020 	str.w	fp, [r6, #32]
  40451e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  404522:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  404526:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40452a:	4621      	mov	r1, r4
  40452c:	81a8      	strh	r0, [r5, #12]
  40452e:	81ea      	strh	r2, [r5, #14]
  404530:	602c      	str	r4, [r5, #0]
  404532:	606c      	str	r4, [r5, #4]
  404534:	60ac      	str	r4, [r5, #8]
  404536:	666c      	str	r4, [r5, #100]	; 0x64
  404538:	612c      	str	r4, [r5, #16]
  40453a:	616c      	str	r4, [r5, #20]
  40453c:	61ac      	str	r4, [r5, #24]
  40453e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  404542:	2208      	movs	r2, #8
  404544:	f7fd fba8 	bl	401c98 <memset>
  404548:	9b01      	ldr	r3, [sp, #4]
  40454a:	61ed      	str	r5, [r5, #28]
  40454c:	f8c5 b020 	str.w	fp, [r5, #32]
  404550:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  404554:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  404558:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40455c:	63bb      	str	r3, [r7, #56]	; 0x38
  40455e:	b003      	add	sp, #12
  404560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404564:	0040447d 	.word	0x0040447d
  404568:	00405a7d 	.word	0x00405a7d
  40456c:	00405aa1 	.word	0x00405aa1
  404570:	00405ad9 	.word	0x00405ad9
  404574:	00405af9 	.word	0x00405af9

00404578 <__sinit>:
  404578:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40457a:	b103      	cbz	r3, 40457e <__sinit+0x6>
  40457c:	4770      	bx	lr
  40457e:	f7ff bf83 	b.w	404488 <__sinit.part.1>
  404582:	bf00      	nop

00404584 <__sfp_lock_acquire>:
  404584:	4770      	bx	lr
  404586:	bf00      	nop

00404588 <__sfp_lock_release>:
  404588:	4770      	bx	lr
  40458a:	bf00      	nop

0040458c <__libc_fini_array>:
  40458c:	b538      	push	{r3, r4, r5, lr}
  40458e:	4b08      	ldr	r3, [pc, #32]	; (4045b0 <__libc_fini_array+0x24>)
  404590:	4d08      	ldr	r5, [pc, #32]	; (4045b4 <__libc_fini_array+0x28>)
  404592:	1aed      	subs	r5, r5, r3
  404594:	10ac      	asrs	r4, r5, #2
  404596:	bf18      	it	ne
  404598:	18ed      	addne	r5, r5, r3
  40459a:	d005      	beq.n	4045a8 <__libc_fini_array+0x1c>
  40459c:	3c01      	subs	r4, #1
  40459e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4045a2:	4798      	blx	r3
  4045a4:	2c00      	cmp	r4, #0
  4045a6:	d1f9      	bne.n	40459c <__libc_fini_array+0x10>
  4045a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4045ac:	f003 b85a 	b.w	407664 <_fini>
  4045b0:	00407670 	.word	0x00407670
  4045b4:	00407674 	.word	0x00407674

004045b8 <_malloc_trim_r>:
  4045b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4045ba:	4f23      	ldr	r7, [pc, #140]	; (404648 <_malloc_trim_r+0x90>)
  4045bc:	460c      	mov	r4, r1
  4045be:	4606      	mov	r6, r0
  4045c0:	f000 fd30 	bl	405024 <__malloc_lock>
  4045c4:	68bb      	ldr	r3, [r7, #8]
  4045c6:	685d      	ldr	r5, [r3, #4]
  4045c8:	f025 0503 	bic.w	r5, r5, #3
  4045cc:	1b29      	subs	r1, r5, r4
  4045ce:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4045d2:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4045d6:	f021 010f 	bic.w	r1, r1, #15
  4045da:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4045de:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4045e2:	db07      	blt.n	4045f4 <_malloc_trim_r+0x3c>
  4045e4:	4630      	mov	r0, r6
  4045e6:	2100      	movs	r1, #0
  4045e8:	f001 fa36 	bl	405a58 <_sbrk_r>
  4045ec:	68bb      	ldr	r3, [r7, #8]
  4045ee:	442b      	add	r3, r5
  4045f0:	4298      	cmp	r0, r3
  4045f2:	d004      	beq.n	4045fe <_malloc_trim_r+0x46>
  4045f4:	4630      	mov	r0, r6
  4045f6:	f000 fd17 	bl	405028 <__malloc_unlock>
  4045fa:	2000      	movs	r0, #0
  4045fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4045fe:	4630      	mov	r0, r6
  404600:	4261      	negs	r1, r4
  404602:	f001 fa29 	bl	405a58 <_sbrk_r>
  404606:	3001      	adds	r0, #1
  404608:	d00d      	beq.n	404626 <_malloc_trim_r+0x6e>
  40460a:	4b10      	ldr	r3, [pc, #64]	; (40464c <_malloc_trim_r+0x94>)
  40460c:	68ba      	ldr	r2, [r7, #8]
  40460e:	6819      	ldr	r1, [r3, #0]
  404610:	1b2d      	subs	r5, r5, r4
  404612:	f045 0501 	orr.w	r5, r5, #1
  404616:	4630      	mov	r0, r6
  404618:	1b09      	subs	r1, r1, r4
  40461a:	6055      	str	r5, [r2, #4]
  40461c:	6019      	str	r1, [r3, #0]
  40461e:	f000 fd03 	bl	405028 <__malloc_unlock>
  404622:	2001      	movs	r0, #1
  404624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404626:	4630      	mov	r0, r6
  404628:	2100      	movs	r1, #0
  40462a:	f001 fa15 	bl	405a58 <_sbrk_r>
  40462e:	68ba      	ldr	r2, [r7, #8]
  404630:	1a83      	subs	r3, r0, r2
  404632:	2b0f      	cmp	r3, #15
  404634:	ddde      	ble.n	4045f4 <_malloc_trim_r+0x3c>
  404636:	4c06      	ldr	r4, [pc, #24]	; (404650 <_malloc_trim_r+0x98>)
  404638:	4904      	ldr	r1, [pc, #16]	; (40464c <_malloc_trim_r+0x94>)
  40463a:	6824      	ldr	r4, [r4, #0]
  40463c:	f043 0301 	orr.w	r3, r3, #1
  404640:	1b00      	subs	r0, r0, r4
  404642:	6053      	str	r3, [r2, #4]
  404644:	6008      	str	r0, [r1, #0]
  404646:	e7d5      	b.n	4045f4 <_malloc_trim_r+0x3c>
  404648:	2000047c 	.word	0x2000047c
  40464c:	20000d0c 	.word	0x20000d0c
  404650:	20000888 	.word	0x20000888

00404654 <_free_r>:
  404654:	2900      	cmp	r1, #0
  404656:	d04e      	beq.n	4046f6 <_free_r+0xa2>
  404658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40465c:	460c      	mov	r4, r1
  40465e:	4680      	mov	r8, r0
  404660:	f000 fce0 	bl	405024 <__malloc_lock>
  404664:	f854 7c04 	ldr.w	r7, [r4, #-4]
  404668:	4962      	ldr	r1, [pc, #392]	; (4047f4 <_free_r+0x1a0>)
  40466a:	f027 0201 	bic.w	r2, r7, #1
  40466e:	f1a4 0508 	sub.w	r5, r4, #8
  404672:	18ab      	adds	r3, r5, r2
  404674:	688e      	ldr	r6, [r1, #8]
  404676:	6858      	ldr	r0, [r3, #4]
  404678:	429e      	cmp	r6, r3
  40467a:	f020 0003 	bic.w	r0, r0, #3
  40467e:	d05a      	beq.n	404736 <_free_r+0xe2>
  404680:	07fe      	lsls	r6, r7, #31
  404682:	6058      	str	r0, [r3, #4]
  404684:	d40b      	bmi.n	40469e <_free_r+0x4a>
  404686:	f854 7c08 	ldr.w	r7, [r4, #-8]
  40468a:	1bed      	subs	r5, r5, r7
  40468c:	f101 0e08 	add.w	lr, r1, #8
  404690:	68ac      	ldr	r4, [r5, #8]
  404692:	4574      	cmp	r4, lr
  404694:	443a      	add	r2, r7
  404696:	d067      	beq.n	404768 <_free_r+0x114>
  404698:	68ef      	ldr	r7, [r5, #12]
  40469a:	60e7      	str	r7, [r4, #12]
  40469c:	60bc      	str	r4, [r7, #8]
  40469e:	181c      	adds	r4, r3, r0
  4046a0:	6864      	ldr	r4, [r4, #4]
  4046a2:	07e4      	lsls	r4, r4, #31
  4046a4:	d40c      	bmi.n	4046c0 <_free_r+0x6c>
  4046a6:	4f54      	ldr	r7, [pc, #336]	; (4047f8 <_free_r+0x1a4>)
  4046a8:	689c      	ldr	r4, [r3, #8]
  4046aa:	42bc      	cmp	r4, r7
  4046ac:	4402      	add	r2, r0
  4046ae:	d07c      	beq.n	4047aa <_free_r+0x156>
  4046b0:	68d8      	ldr	r0, [r3, #12]
  4046b2:	60e0      	str	r0, [r4, #12]
  4046b4:	f042 0301 	orr.w	r3, r2, #1
  4046b8:	6084      	str	r4, [r0, #8]
  4046ba:	606b      	str	r3, [r5, #4]
  4046bc:	50aa      	str	r2, [r5, r2]
  4046be:	e003      	b.n	4046c8 <_free_r+0x74>
  4046c0:	f042 0301 	orr.w	r3, r2, #1
  4046c4:	606b      	str	r3, [r5, #4]
  4046c6:	50aa      	str	r2, [r5, r2]
  4046c8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4046cc:	d214      	bcs.n	4046f8 <_free_r+0xa4>
  4046ce:	08d2      	lsrs	r2, r2, #3
  4046d0:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  4046d4:	6848      	ldr	r0, [r1, #4]
  4046d6:	689f      	ldr	r7, [r3, #8]
  4046d8:	60af      	str	r7, [r5, #8]
  4046da:	1092      	asrs	r2, r2, #2
  4046dc:	2401      	movs	r4, #1
  4046de:	fa04 f202 	lsl.w	r2, r4, r2
  4046e2:	4310      	orrs	r0, r2
  4046e4:	60eb      	str	r3, [r5, #12]
  4046e6:	6048      	str	r0, [r1, #4]
  4046e8:	609d      	str	r5, [r3, #8]
  4046ea:	60fd      	str	r5, [r7, #12]
  4046ec:	4640      	mov	r0, r8
  4046ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4046f2:	f000 bc99 	b.w	405028 <__malloc_unlock>
  4046f6:	4770      	bx	lr
  4046f8:	0a53      	lsrs	r3, r2, #9
  4046fa:	2b04      	cmp	r3, #4
  4046fc:	d847      	bhi.n	40478e <_free_r+0x13a>
  4046fe:	0993      	lsrs	r3, r2, #6
  404700:	f103 0438 	add.w	r4, r3, #56	; 0x38
  404704:	0060      	lsls	r0, r4, #1
  404706:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  40470a:	493a      	ldr	r1, [pc, #232]	; (4047f4 <_free_r+0x1a0>)
  40470c:	6883      	ldr	r3, [r0, #8]
  40470e:	4283      	cmp	r3, r0
  404710:	d043      	beq.n	40479a <_free_r+0x146>
  404712:	6859      	ldr	r1, [r3, #4]
  404714:	f021 0103 	bic.w	r1, r1, #3
  404718:	4291      	cmp	r1, r2
  40471a:	d902      	bls.n	404722 <_free_r+0xce>
  40471c:	689b      	ldr	r3, [r3, #8]
  40471e:	4298      	cmp	r0, r3
  404720:	d1f7      	bne.n	404712 <_free_r+0xbe>
  404722:	68da      	ldr	r2, [r3, #12]
  404724:	60ea      	str	r2, [r5, #12]
  404726:	60ab      	str	r3, [r5, #8]
  404728:	4640      	mov	r0, r8
  40472a:	6095      	str	r5, [r2, #8]
  40472c:	60dd      	str	r5, [r3, #12]
  40472e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404732:	f000 bc79 	b.w	405028 <__malloc_unlock>
  404736:	07ff      	lsls	r7, r7, #31
  404738:	4402      	add	r2, r0
  40473a:	d407      	bmi.n	40474c <_free_r+0xf8>
  40473c:	f854 3c08 	ldr.w	r3, [r4, #-8]
  404740:	1aed      	subs	r5, r5, r3
  404742:	441a      	add	r2, r3
  404744:	68a8      	ldr	r0, [r5, #8]
  404746:	68eb      	ldr	r3, [r5, #12]
  404748:	60c3      	str	r3, [r0, #12]
  40474a:	6098      	str	r0, [r3, #8]
  40474c:	4b2b      	ldr	r3, [pc, #172]	; (4047fc <_free_r+0x1a8>)
  40474e:	681b      	ldr	r3, [r3, #0]
  404750:	f042 0001 	orr.w	r0, r2, #1
  404754:	429a      	cmp	r2, r3
  404756:	6068      	str	r0, [r5, #4]
  404758:	608d      	str	r5, [r1, #8]
  40475a:	d3c7      	bcc.n	4046ec <_free_r+0x98>
  40475c:	4b28      	ldr	r3, [pc, #160]	; (404800 <_free_r+0x1ac>)
  40475e:	4640      	mov	r0, r8
  404760:	6819      	ldr	r1, [r3, #0]
  404762:	f7ff ff29 	bl	4045b8 <_malloc_trim_r>
  404766:	e7c1      	b.n	4046ec <_free_r+0x98>
  404768:	1819      	adds	r1, r3, r0
  40476a:	6849      	ldr	r1, [r1, #4]
  40476c:	07c9      	lsls	r1, r1, #31
  40476e:	d409      	bmi.n	404784 <_free_r+0x130>
  404770:	68d9      	ldr	r1, [r3, #12]
  404772:	689b      	ldr	r3, [r3, #8]
  404774:	4402      	add	r2, r0
  404776:	f042 0001 	orr.w	r0, r2, #1
  40477a:	60d9      	str	r1, [r3, #12]
  40477c:	608b      	str	r3, [r1, #8]
  40477e:	6068      	str	r0, [r5, #4]
  404780:	50aa      	str	r2, [r5, r2]
  404782:	e7b3      	b.n	4046ec <_free_r+0x98>
  404784:	f042 0301 	orr.w	r3, r2, #1
  404788:	606b      	str	r3, [r5, #4]
  40478a:	50aa      	str	r2, [r5, r2]
  40478c:	e7ae      	b.n	4046ec <_free_r+0x98>
  40478e:	2b14      	cmp	r3, #20
  404790:	d814      	bhi.n	4047bc <_free_r+0x168>
  404792:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  404796:	0060      	lsls	r0, r4, #1
  404798:	e7b5      	b.n	404706 <_free_r+0xb2>
  40479a:	684a      	ldr	r2, [r1, #4]
  40479c:	10a4      	asrs	r4, r4, #2
  40479e:	2001      	movs	r0, #1
  4047a0:	40a0      	lsls	r0, r4
  4047a2:	4302      	orrs	r2, r0
  4047a4:	604a      	str	r2, [r1, #4]
  4047a6:	461a      	mov	r2, r3
  4047a8:	e7bc      	b.n	404724 <_free_r+0xd0>
  4047aa:	f042 0301 	orr.w	r3, r2, #1
  4047ae:	614d      	str	r5, [r1, #20]
  4047b0:	610d      	str	r5, [r1, #16]
  4047b2:	60ec      	str	r4, [r5, #12]
  4047b4:	60ac      	str	r4, [r5, #8]
  4047b6:	606b      	str	r3, [r5, #4]
  4047b8:	50aa      	str	r2, [r5, r2]
  4047ba:	e797      	b.n	4046ec <_free_r+0x98>
  4047bc:	2b54      	cmp	r3, #84	; 0x54
  4047be:	d804      	bhi.n	4047ca <_free_r+0x176>
  4047c0:	0b13      	lsrs	r3, r2, #12
  4047c2:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  4047c6:	0060      	lsls	r0, r4, #1
  4047c8:	e79d      	b.n	404706 <_free_r+0xb2>
  4047ca:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4047ce:	d804      	bhi.n	4047da <_free_r+0x186>
  4047d0:	0bd3      	lsrs	r3, r2, #15
  4047d2:	f103 0477 	add.w	r4, r3, #119	; 0x77
  4047d6:	0060      	lsls	r0, r4, #1
  4047d8:	e795      	b.n	404706 <_free_r+0xb2>
  4047da:	f240 5054 	movw	r0, #1364	; 0x554
  4047de:	4283      	cmp	r3, r0
  4047e0:	d804      	bhi.n	4047ec <_free_r+0x198>
  4047e2:	0c93      	lsrs	r3, r2, #18
  4047e4:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  4047e8:	0060      	lsls	r0, r4, #1
  4047ea:	e78c      	b.n	404706 <_free_r+0xb2>
  4047ec:	20fc      	movs	r0, #252	; 0xfc
  4047ee:	247e      	movs	r4, #126	; 0x7e
  4047f0:	e789      	b.n	404706 <_free_r+0xb2>
  4047f2:	bf00      	nop
  4047f4:	2000047c 	.word	0x2000047c
  4047f8:	20000484 	.word	0x20000484
  4047fc:	20000884 	.word	0x20000884
  404800:	20000d08 	.word	0x20000d08

00404804 <_fwalk_reent>:
  404804:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404808:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40480c:	d01f      	beq.n	40484e <_fwalk_reent+0x4a>
  40480e:	4688      	mov	r8, r1
  404810:	4606      	mov	r6, r0
  404812:	f04f 0900 	mov.w	r9, #0
  404816:	687d      	ldr	r5, [r7, #4]
  404818:	68bc      	ldr	r4, [r7, #8]
  40481a:	3d01      	subs	r5, #1
  40481c:	d411      	bmi.n	404842 <_fwalk_reent+0x3e>
  40481e:	89a3      	ldrh	r3, [r4, #12]
  404820:	2b01      	cmp	r3, #1
  404822:	f105 35ff 	add.w	r5, r5, #4294967295
  404826:	d908      	bls.n	40483a <_fwalk_reent+0x36>
  404828:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40482c:	3301      	adds	r3, #1
  40482e:	4621      	mov	r1, r4
  404830:	4630      	mov	r0, r6
  404832:	d002      	beq.n	40483a <_fwalk_reent+0x36>
  404834:	47c0      	blx	r8
  404836:	ea49 0900 	orr.w	r9, r9, r0
  40483a:	1c6b      	adds	r3, r5, #1
  40483c:	f104 0468 	add.w	r4, r4, #104	; 0x68
  404840:	d1ed      	bne.n	40481e <_fwalk_reent+0x1a>
  404842:	683f      	ldr	r7, [r7, #0]
  404844:	2f00      	cmp	r7, #0
  404846:	d1e6      	bne.n	404816 <_fwalk_reent+0x12>
  404848:	4648      	mov	r0, r9
  40484a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40484e:	46b9      	mov	r9, r7
  404850:	4648      	mov	r0, r9
  404852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404856:	bf00      	nop

00404858 <_localeconv_r>:
  404858:	4800      	ldr	r0, [pc, #0]	; (40485c <_localeconv_r+0x4>)
  40485a:	4770      	bx	lr
  40485c:	20000444 	.word	0x20000444

00404860 <malloc>:
  404860:	4b02      	ldr	r3, [pc, #8]	; (40486c <malloc+0xc>)
  404862:	4601      	mov	r1, r0
  404864:	6818      	ldr	r0, [r3, #0]
  404866:	f000 b803 	b.w	404870 <_malloc_r>
  40486a:	bf00      	nop
  40486c:	20000440 	.word	0x20000440

00404870 <_malloc_r>:
  404870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404874:	f101 050b 	add.w	r5, r1, #11
  404878:	2d16      	cmp	r5, #22
  40487a:	b083      	sub	sp, #12
  40487c:	4606      	mov	r6, r0
  40487e:	d927      	bls.n	4048d0 <_malloc_r+0x60>
  404880:	f035 0507 	bics.w	r5, r5, #7
  404884:	f100 80b6 	bmi.w	4049f4 <_malloc_r+0x184>
  404888:	42a9      	cmp	r1, r5
  40488a:	f200 80b3 	bhi.w	4049f4 <_malloc_r+0x184>
  40488e:	f000 fbc9 	bl	405024 <__malloc_lock>
  404892:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  404896:	d222      	bcs.n	4048de <_malloc_r+0x6e>
  404898:	4fc2      	ldr	r7, [pc, #776]	; (404ba4 <_malloc_r+0x334>)
  40489a:	08e8      	lsrs	r0, r5, #3
  40489c:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  4048a0:	68dc      	ldr	r4, [r3, #12]
  4048a2:	429c      	cmp	r4, r3
  4048a4:	f000 81c8 	beq.w	404c38 <_malloc_r+0x3c8>
  4048a8:	6863      	ldr	r3, [r4, #4]
  4048aa:	68e1      	ldr	r1, [r4, #12]
  4048ac:	68a5      	ldr	r5, [r4, #8]
  4048ae:	f023 0303 	bic.w	r3, r3, #3
  4048b2:	4423      	add	r3, r4
  4048b4:	4630      	mov	r0, r6
  4048b6:	685a      	ldr	r2, [r3, #4]
  4048b8:	60e9      	str	r1, [r5, #12]
  4048ba:	f042 0201 	orr.w	r2, r2, #1
  4048be:	608d      	str	r5, [r1, #8]
  4048c0:	605a      	str	r2, [r3, #4]
  4048c2:	f000 fbb1 	bl	405028 <__malloc_unlock>
  4048c6:	3408      	adds	r4, #8
  4048c8:	4620      	mov	r0, r4
  4048ca:	b003      	add	sp, #12
  4048cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4048d0:	2910      	cmp	r1, #16
  4048d2:	f200 808f 	bhi.w	4049f4 <_malloc_r+0x184>
  4048d6:	f000 fba5 	bl	405024 <__malloc_lock>
  4048da:	2510      	movs	r5, #16
  4048dc:	e7dc      	b.n	404898 <_malloc_r+0x28>
  4048de:	0a68      	lsrs	r0, r5, #9
  4048e0:	f000 808f 	beq.w	404a02 <_malloc_r+0x192>
  4048e4:	2804      	cmp	r0, #4
  4048e6:	f200 8154 	bhi.w	404b92 <_malloc_r+0x322>
  4048ea:	09a8      	lsrs	r0, r5, #6
  4048ec:	3038      	adds	r0, #56	; 0x38
  4048ee:	0041      	lsls	r1, r0, #1
  4048f0:	4fac      	ldr	r7, [pc, #688]	; (404ba4 <_malloc_r+0x334>)
  4048f2:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  4048f6:	68cc      	ldr	r4, [r1, #12]
  4048f8:	42a1      	cmp	r1, r4
  4048fa:	d106      	bne.n	40490a <_malloc_r+0x9a>
  4048fc:	e00c      	b.n	404918 <_malloc_r+0xa8>
  4048fe:	2a00      	cmp	r2, #0
  404900:	f280 8082 	bge.w	404a08 <_malloc_r+0x198>
  404904:	68e4      	ldr	r4, [r4, #12]
  404906:	42a1      	cmp	r1, r4
  404908:	d006      	beq.n	404918 <_malloc_r+0xa8>
  40490a:	6863      	ldr	r3, [r4, #4]
  40490c:	f023 0303 	bic.w	r3, r3, #3
  404910:	1b5a      	subs	r2, r3, r5
  404912:	2a0f      	cmp	r2, #15
  404914:	ddf3      	ble.n	4048fe <_malloc_r+0x8e>
  404916:	3801      	subs	r0, #1
  404918:	3001      	adds	r0, #1
  40491a:	49a2      	ldr	r1, [pc, #648]	; (404ba4 <_malloc_r+0x334>)
  40491c:	693c      	ldr	r4, [r7, #16]
  40491e:	f101 0e08 	add.w	lr, r1, #8
  404922:	4574      	cmp	r4, lr
  404924:	f000 817d 	beq.w	404c22 <_malloc_r+0x3b2>
  404928:	6863      	ldr	r3, [r4, #4]
  40492a:	f023 0303 	bic.w	r3, r3, #3
  40492e:	1b5a      	subs	r2, r3, r5
  404930:	2a0f      	cmp	r2, #15
  404932:	f300 8163 	bgt.w	404bfc <_malloc_r+0x38c>
  404936:	2a00      	cmp	r2, #0
  404938:	f8c1 e014 	str.w	lr, [r1, #20]
  40493c:	f8c1 e010 	str.w	lr, [r1, #16]
  404940:	da73      	bge.n	404a2a <_malloc_r+0x1ba>
  404942:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404946:	f080 8139 	bcs.w	404bbc <_malloc_r+0x34c>
  40494a:	08db      	lsrs	r3, r3, #3
  40494c:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  404950:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  404954:	684a      	ldr	r2, [r1, #4]
  404956:	f8d8 9008 	ldr.w	r9, [r8, #8]
  40495a:	f8c4 9008 	str.w	r9, [r4, #8]
  40495e:	2301      	movs	r3, #1
  404960:	fa03 f30c 	lsl.w	r3, r3, ip
  404964:	4313      	orrs	r3, r2
  404966:	f8c4 800c 	str.w	r8, [r4, #12]
  40496a:	604b      	str	r3, [r1, #4]
  40496c:	f8c8 4008 	str.w	r4, [r8, #8]
  404970:	f8c9 400c 	str.w	r4, [r9, #12]
  404974:	1082      	asrs	r2, r0, #2
  404976:	2401      	movs	r4, #1
  404978:	4094      	lsls	r4, r2
  40497a:	429c      	cmp	r4, r3
  40497c:	d862      	bhi.n	404a44 <_malloc_r+0x1d4>
  40497e:	4223      	tst	r3, r4
  404980:	d106      	bne.n	404990 <_malloc_r+0x120>
  404982:	f020 0003 	bic.w	r0, r0, #3
  404986:	0064      	lsls	r4, r4, #1
  404988:	4223      	tst	r3, r4
  40498a:	f100 0004 	add.w	r0, r0, #4
  40498e:	d0fa      	beq.n	404986 <_malloc_r+0x116>
  404990:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  404994:	46c4      	mov	ip, r8
  404996:	4681      	mov	r9, r0
  404998:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40499c:	459c      	cmp	ip, r3
  40499e:	d107      	bne.n	4049b0 <_malloc_r+0x140>
  4049a0:	e141      	b.n	404c26 <_malloc_r+0x3b6>
  4049a2:	2900      	cmp	r1, #0
  4049a4:	f280 8151 	bge.w	404c4a <_malloc_r+0x3da>
  4049a8:	68db      	ldr	r3, [r3, #12]
  4049aa:	459c      	cmp	ip, r3
  4049ac:	f000 813b 	beq.w	404c26 <_malloc_r+0x3b6>
  4049b0:	685a      	ldr	r2, [r3, #4]
  4049b2:	f022 0203 	bic.w	r2, r2, #3
  4049b6:	1b51      	subs	r1, r2, r5
  4049b8:	290f      	cmp	r1, #15
  4049ba:	ddf2      	ble.n	4049a2 <_malloc_r+0x132>
  4049bc:	461c      	mov	r4, r3
  4049be:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4049c2:	f854 8f08 	ldr.w	r8, [r4, #8]!
  4049c6:	195a      	adds	r2, r3, r5
  4049c8:	f045 0901 	orr.w	r9, r5, #1
  4049cc:	f041 0501 	orr.w	r5, r1, #1
  4049d0:	f8c3 9004 	str.w	r9, [r3, #4]
  4049d4:	4630      	mov	r0, r6
  4049d6:	f8c8 c00c 	str.w	ip, [r8, #12]
  4049da:	f8cc 8008 	str.w	r8, [ip, #8]
  4049de:	617a      	str	r2, [r7, #20]
  4049e0:	613a      	str	r2, [r7, #16]
  4049e2:	f8c2 e00c 	str.w	lr, [r2, #12]
  4049e6:	f8c2 e008 	str.w	lr, [r2, #8]
  4049ea:	6055      	str	r5, [r2, #4]
  4049ec:	5051      	str	r1, [r2, r1]
  4049ee:	f000 fb1b 	bl	405028 <__malloc_unlock>
  4049f2:	e769      	b.n	4048c8 <_malloc_r+0x58>
  4049f4:	2400      	movs	r4, #0
  4049f6:	230c      	movs	r3, #12
  4049f8:	4620      	mov	r0, r4
  4049fa:	6033      	str	r3, [r6, #0]
  4049fc:	b003      	add	sp, #12
  4049fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a02:	217e      	movs	r1, #126	; 0x7e
  404a04:	203f      	movs	r0, #63	; 0x3f
  404a06:	e773      	b.n	4048f0 <_malloc_r+0x80>
  404a08:	4423      	add	r3, r4
  404a0a:	68e1      	ldr	r1, [r4, #12]
  404a0c:	685a      	ldr	r2, [r3, #4]
  404a0e:	68a5      	ldr	r5, [r4, #8]
  404a10:	f042 0201 	orr.w	r2, r2, #1
  404a14:	60e9      	str	r1, [r5, #12]
  404a16:	4630      	mov	r0, r6
  404a18:	608d      	str	r5, [r1, #8]
  404a1a:	605a      	str	r2, [r3, #4]
  404a1c:	f000 fb04 	bl	405028 <__malloc_unlock>
  404a20:	3408      	adds	r4, #8
  404a22:	4620      	mov	r0, r4
  404a24:	b003      	add	sp, #12
  404a26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a2a:	4423      	add	r3, r4
  404a2c:	4630      	mov	r0, r6
  404a2e:	685a      	ldr	r2, [r3, #4]
  404a30:	f042 0201 	orr.w	r2, r2, #1
  404a34:	605a      	str	r2, [r3, #4]
  404a36:	f000 faf7 	bl	405028 <__malloc_unlock>
  404a3a:	3408      	adds	r4, #8
  404a3c:	4620      	mov	r0, r4
  404a3e:	b003      	add	sp, #12
  404a40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a44:	68bc      	ldr	r4, [r7, #8]
  404a46:	6863      	ldr	r3, [r4, #4]
  404a48:	f023 0803 	bic.w	r8, r3, #3
  404a4c:	4545      	cmp	r5, r8
  404a4e:	d804      	bhi.n	404a5a <_malloc_r+0x1ea>
  404a50:	ebc5 0308 	rsb	r3, r5, r8
  404a54:	2b0f      	cmp	r3, #15
  404a56:	f300 808c 	bgt.w	404b72 <_malloc_r+0x302>
  404a5a:	4b53      	ldr	r3, [pc, #332]	; (404ba8 <_malloc_r+0x338>)
  404a5c:	f8df a158 	ldr.w	sl, [pc, #344]	; 404bb8 <_malloc_r+0x348>
  404a60:	681a      	ldr	r2, [r3, #0]
  404a62:	f8da 3000 	ldr.w	r3, [sl]
  404a66:	3301      	adds	r3, #1
  404a68:	442a      	add	r2, r5
  404a6a:	eb04 0b08 	add.w	fp, r4, r8
  404a6e:	f000 8150 	beq.w	404d12 <_malloc_r+0x4a2>
  404a72:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  404a76:	320f      	adds	r2, #15
  404a78:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  404a7c:	f022 020f 	bic.w	r2, r2, #15
  404a80:	4611      	mov	r1, r2
  404a82:	4630      	mov	r0, r6
  404a84:	9201      	str	r2, [sp, #4]
  404a86:	f000 ffe7 	bl	405a58 <_sbrk_r>
  404a8a:	f1b0 3fff 	cmp.w	r0, #4294967295
  404a8e:	4681      	mov	r9, r0
  404a90:	9a01      	ldr	r2, [sp, #4]
  404a92:	f000 8147 	beq.w	404d24 <_malloc_r+0x4b4>
  404a96:	4583      	cmp	fp, r0
  404a98:	f200 80ee 	bhi.w	404c78 <_malloc_r+0x408>
  404a9c:	4b43      	ldr	r3, [pc, #268]	; (404bac <_malloc_r+0x33c>)
  404a9e:	6819      	ldr	r1, [r3, #0]
  404aa0:	45cb      	cmp	fp, r9
  404aa2:	4411      	add	r1, r2
  404aa4:	6019      	str	r1, [r3, #0]
  404aa6:	f000 8142 	beq.w	404d2e <_malloc_r+0x4be>
  404aaa:	f8da 0000 	ldr.w	r0, [sl]
  404aae:	f8df e108 	ldr.w	lr, [pc, #264]	; 404bb8 <_malloc_r+0x348>
  404ab2:	3001      	adds	r0, #1
  404ab4:	bf1b      	ittet	ne
  404ab6:	ebcb 0b09 	rsbne	fp, fp, r9
  404aba:	4459      	addne	r1, fp
  404abc:	f8ce 9000 	streq.w	r9, [lr]
  404ac0:	6019      	strne	r1, [r3, #0]
  404ac2:	f019 0107 	ands.w	r1, r9, #7
  404ac6:	f000 8107 	beq.w	404cd8 <_malloc_r+0x468>
  404aca:	f1c1 0008 	rsb	r0, r1, #8
  404ace:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404ad2:	4481      	add	r9, r0
  404ad4:	3108      	adds	r1, #8
  404ad6:	444a      	add	r2, r9
  404ad8:	f3c2 020b 	ubfx	r2, r2, #0, #12
  404adc:	ebc2 0a01 	rsb	sl, r2, r1
  404ae0:	4651      	mov	r1, sl
  404ae2:	4630      	mov	r0, r6
  404ae4:	9301      	str	r3, [sp, #4]
  404ae6:	f000 ffb7 	bl	405a58 <_sbrk_r>
  404aea:	1c43      	adds	r3, r0, #1
  404aec:	9b01      	ldr	r3, [sp, #4]
  404aee:	f000 812c 	beq.w	404d4a <_malloc_r+0x4da>
  404af2:	ebc9 0200 	rsb	r2, r9, r0
  404af6:	4452      	add	r2, sl
  404af8:	f042 0201 	orr.w	r2, r2, #1
  404afc:	6819      	ldr	r1, [r3, #0]
  404afe:	f8c7 9008 	str.w	r9, [r7, #8]
  404b02:	4451      	add	r1, sl
  404b04:	42bc      	cmp	r4, r7
  404b06:	f8c9 2004 	str.w	r2, [r9, #4]
  404b0a:	6019      	str	r1, [r3, #0]
  404b0c:	f8df a09c 	ldr.w	sl, [pc, #156]	; 404bac <_malloc_r+0x33c>
  404b10:	d016      	beq.n	404b40 <_malloc_r+0x2d0>
  404b12:	f1b8 0f0f 	cmp.w	r8, #15
  404b16:	f240 80ee 	bls.w	404cf6 <_malloc_r+0x486>
  404b1a:	6862      	ldr	r2, [r4, #4]
  404b1c:	f1a8 030c 	sub.w	r3, r8, #12
  404b20:	f023 0307 	bic.w	r3, r3, #7
  404b24:	18e0      	adds	r0, r4, r3
  404b26:	f002 0201 	and.w	r2, r2, #1
  404b2a:	f04f 0e05 	mov.w	lr, #5
  404b2e:	431a      	orrs	r2, r3
  404b30:	2b0f      	cmp	r3, #15
  404b32:	6062      	str	r2, [r4, #4]
  404b34:	f8c0 e004 	str.w	lr, [r0, #4]
  404b38:	f8c0 e008 	str.w	lr, [r0, #8]
  404b3c:	f200 8109 	bhi.w	404d52 <_malloc_r+0x4e2>
  404b40:	4b1b      	ldr	r3, [pc, #108]	; (404bb0 <_malloc_r+0x340>)
  404b42:	68bc      	ldr	r4, [r7, #8]
  404b44:	681a      	ldr	r2, [r3, #0]
  404b46:	4291      	cmp	r1, r2
  404b48:	bf88      	it	hi
  404b4a:	6019      	strhi	r1, [r3, #0]
  404b4c:	4b19      	ldr	r3, [pc, #100]	; (404bb4 <_malloc_r+0x344>)
  404b4e:	681a      	ldr	r2, [r3, #0]
  404b50:	4291      	cmp	r1, r2
  404b52:	6862      	ldr	r2, [r4, #4]
  404b54:	bf88      	it	hi
  404b56:	6019      	strhi	r1, [r3, #0]
  404b58:	f022 0203 	bic.w	r2, r2, #3
  404b5c:	4295      	cmp	r5, r2
  404b5e:	eba2 0305 	sub.w	r3, r2, r5
  404b62:	d801      	bhi.n	404b68 <_malloc_r+0x2f8>
  404b64:	2b0f      	cmp	r3, #15
  404b66:	dc04      	bgt.n	404b72 <_malloc_r+0x302>
  404b68:	4630      	mov	r0, r6
  404b6a:	f000 fa5d 	bl	405028 <__malloc_unlock>
  404b6e:	2400      	movs	r4, #0
  404b70:	e6aa      	b.n	4048c8 <_malloc_r+0x58>
  404b72:	1962      	adds	r2, r4, r5
  404b74:	f043 0301 	orr.w	r3, r3, #1
  404b78:	f045 0501 	orr.w	r5, r5, #1
  404b7c:	6065      	str	r5, [r4, #4]
  404b7e:	4630      	mov	r0, r6
  404b80:	60ba      	str	r2, [r7, #8]
  404b82:	6053      	str	r3, [r2, #4]
  404b84:	f000 fa50 	bl	405028 <__malloc_unlock>
  404b88:	3408      	adds	r4, #8
  404b8a:	4620      	mov	r0, r4
  404b8c:	b003      	add	sp, #12
  404b8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b92:	2814      	cmp	r0, #20
  404b94:	d968      	bls.n	404c68 <_malloc_r+0x3f8>
  404b96:	2854      	cmp	r0, #84	; 0x54
  404b98:	f200 8097 	bhi.w	404cca <_malloc_r+0x45a>
  404b9c:	0b28      	lsrs	r0, r5, #12
  404b9e:	306e      	adds	r0, #110	; 0x6e
  404ba0:	0041      	lsls	r1, r0, #1
  404ba2:	e6a5      	b.n	4048f0 <_malloc_r+0x80>
  404ba4:	2000047c 	.word	0x2000047c
  404ba8:	20000d08 	.word	0x20000d08
  404bac:	20000d0c 	.word	0x20000d0c
  404bb0:	20000d04 	.word	0x20000d04
  404bb4:	20000d00 	.word	0x20000d00
  404bb8:	20000888 	.word	0x20000888
  404bbc:	0a5a      	lsrs	r2, r3, #9
  404bbe:	2a04      	cmp	r2, #4
  404bc0:	d955      	bls.n	404c6e <_malloc_r+0x3fe>
  404bc2:	2a14      	cmp	r2, #20
  404bc4:	f200 80a7 	bhi.w	404d16 <_malloc_r+0x4a6>
  404bc8:	325b      	adds	r2, #91	; 0x5b
  404bca:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404bce:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  404bd2:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 404d90 <_malloc_r+0x520>
  404bd6:	f8dc 1008 	ldr.w	r1, [ip, #8]
  404bda:	4561      	cmp	r1, ip
  404bdc:	d07f      	beq.n	404cde <_malloc_r+0x46e>
  404bde:	684a      	ldr	r2, [r1, #4]
  404be0:	f022 0203 	bic.w	r2, r2, #3
  404be4:	4293      	cmp	r3, r2
  404be6:	d202      	bcs.n	404bee <_malloc_r+0x37e>
  404be8:	6889      	ldr	r1, [r1, #8]
  404bea:	458c      	cmp	ip, r1
  404bec:	d1f7      	bne.n	404bde <_malloc_r+0x36e>
  404bee:	68ca      	ldr	r2, [r1, #12]
  404bf0:	687b      	ldr	r3, [r7, #4]
  404bf2:	60e2      	str	r2, [r4, #12]
  404bf4:	60a1      	str	r1, [r4, #8]
  404bf6:	6094      	str	r4, [r2, #8]
  404bf8:	60cc      	str	r4, [r1, #12]
  404bfa:	e6bb      	b.n	404974 <_malloc_r+0x104>
  404bfc:	1963      	adds	r3, r4, r5
  404bfe:	f042 0701 	orr.w	r7, r2, #1
  404c02:	f045 0501 	orr.w	r5, r5, #1
  404c06:	6065      	str	r5, [r4, #4]
  404c08:	4630      	mov	r0, r6
  404c0a:	614b      	str	r3, [r1, #20]
  404c0c:	610b      	str	r3, [r1, #16]
  404c0e:	f8c3 e00c 	str.w	lr, [r3, #12]
  404c12:	f8c3 e008 	str.w	lr, [r3, #8]
  404c16:	605f      	str	r7, [r3, #4]
  404c18:	509a      	str	r2, [r3, r2]
  404c1a:	3408      	adds	r4, #8
  404c1c:	f000 fa04 	bl	405028 <__malloc_unlock>
  404c20:	e652      	b.n	4048c8 <_malloc_r+0x58>
  404c22:	684b      	ldr	r3, [r1, #4]
  404c24:	e6a6      	b.n	404974 <_malloc_r+0x104>
  404c26:	f109 0901 	add.w	r9, r9, #1
  404c2a:	f019 0f03 	tst.w	r9, #3
  404c2e:	f10c 0c08 	add.w	ip, ip, #8
  404c32:	f47f aeb1 	bne.w	404998 <_malloc_r+0x128>
  404c36:	e02c      	b.n	404c92 <_malloc_r+0x422>
  404c38:	f104 0308 	add.w	r3, r4, #8
  404c3c:	6964      	ldr	r4, [r4, #20]
  404c3e:	42a3      	cmp	r3, r4
  404c40:	bf08      	it	eq
  404c42:	3002      	addeq	r0, #2
  404c44:	f43f ae69 	beq.w	40491a <_malloc_r+0xaa>
  404c48:	e62e      	b.n	4048a8 <_malloc_r+0x38>
  404c4a:	441a      	add	r2, r3
  404c4c:	461c      	mov	r4, r3
  404c4e:	6851      	ldr	r1, [r2, #4]
  404c50:	68db      	ldr	r3, [r3, #12]
  404c52:	f854 5f08 	ldr.w	r5, [r4, #8]!
  404c56:	f041 0101 	orr.w	r1, r1, #1
  404c5a:	6051      	str	r1, [r2, #4]
  404c5c:	4630      	mov	r0, r6
  404c5e:	60eb      	str	r3, [r5, #12]
  404c60:	609d      	str	r5, [r3, #8]
  404c62:	f000 f9e1 	bl	405028 <__malloc_unlock>
  404c66:	e62f      	b.n	4048c8 <_malloc_r+0x58>
  404c68:	305b      	adds	r0, #91	; 0x5b
  404c6a:	0041      	lsls	r1, r0, #1
  404c6c:	e640      	b.n	4048f0 <_malloc_r+0x80>
  404c6e:	099a      	lsrs	r2, r3, #6
  404c70:	3238      	adds	r2, #56	; 0x38
  404c72:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404c76:	e7aa      	b.n	404bce <_malloc_r+0x35e>
  404c78:	42bc      	cmp	r4, r7
  404c7a:	4b45      	ldr	r3, [pc, #276]	; (404d90 <_malloc_r+0x520>)
  404c7c:	f43f af0e 	beq.w	404a9c <_malloc_r+0x22c>
  404c80:	689c      	ldr	r4, [r3, #8]
  404c82:	6862      	ldr	r2, [r4, #4]
  404c84:	f022 0203 	bic.w	r2, r2, #3
  404c88:	e768      	b.n	404b5c <_malloc_r+0x2ec>
  404c8a:	f8d8 8000 	ldr.w	r8, [r8]
  404c8e:	4598      	cmp	r8, r3
  404c90:	d17c      	bne.n	404d8c <_malloc_r+0x51c>
  404c92:	f010 0f03 	tst.w	r0, #3
  404c96:	f1a8 0308 	sub.w	r3, r8, #8
  404c9a:	f100 30ff 	add.w	r0, r0, #4294967295
  404c9e:	d1f4      	bne.n	404c8a <_malloc_r+0x41a>
  404ca0:	687b      	ldr	r3, [r7, #4]
  404ca2:	ea23 0304 	bic.w	r3, r3, r4
  404ca6:	607b      	str	r3, [r7, #4]
  404ca8:	0064      	lsls	r4, r4, #1
  404caa:	429c      	cmp	r4, r3
  404cac:	f63f aeca 	bhi.w	404a44 <_malloc_r+0x1d4>
  404cb0:	2c00      	cmp	r4, #0
  404cb2:	f43f aec7 	beq.w	404a44 <_malloc_r+0x1d4>
  404cb6:	4223      	tst	r3, r4
  404cb8:	4648      	mov	r0, r9
  404cba:	f47f ae69 	bne.w	404990 <_malloc_r+0x120>
  404cbe:	0064      	lsls	r4, r4, #1
  404cc0:	4223      	tst	r3, r4
  404cc2:	f100 0004 	add.w	r0, r0, #4
  404cc6:	d0fa      	beq.n	404cbe <_malloc_r+0x44e>
  404cc8:	e662      	b.n	404990 <_malloc_r+0x120>
  404cca:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  404cce:	d818      	bhi.n	404d02 <_malloc_r+0x492>
  404cd0:	0be8      	lsrs	r0, r5, #15
  404cd2:	3077      	adds	r0, #119	; 0x77
  404cd4:	0041      	lsls	r1, r0, #1
  404cd6:	e60b      	b.n	4048f0 <_malloc_r+0x80>
  404cd8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404cdc:	e6fb      	b.n	404ad6 <_malloc_r+0x266>
  404cde:	f8d8 3004 	ldr.w	r3, [r8, #4]
  404ce2:	1092      	asrs	r2, r2, #2
  404ce4:	f04f 0c01 	mov.w	ip, #1
  404ce8:	fa0c f202 	lsl.w	r2, ip, r2
  404cec:	4313      	orrs	r3, r2
  404cee:	f8c8 3004 	str.w	r3, [r8, #4]
  404cf2:	460a      	mov	r2, r1
  404cf4:	e77d      	b.n	404bf2 <_malloc_r+0x382>
  404cf6:	2301      	movs	r3, #1
  404cf8:	f8c9 3004 	str.w	r3, [r9, #4]
  404cfc:	464c      	mov	r4, r9
  404cfe:	2200      	movs	r2, #0
  404d00:	e72c      	b.n	404b5c <_malloc_r+0x2ec>
  404d02:	f240 5354 	movw	r3, #1364	; 0x554
  404d06:	4298      	cmp	r0, r3
  404d08:	d81c      	bhi.n	404d44 <_malloc_r+0x4d4>
  404d0a:	0ca8      	lsrs	r0, r5, #18
  404d0c:	307c      	adds	r0, #124	; 0x7c
  404d0e:	0041      	lsls	r1, r0, #1
  404d10:	e5ee      	b.n	4048f0 <_malloc_r+0x80>
  404d12:	3210      	adds	r2, #16
  404d14:	e6b4      	b.n	404a80 <_malloc_r+0x210>
  404d16:	2a54      	cmp	r2, #84	; 0x54
  404d18:	d823      	bhi.n	404d62 <_malloc_r+0x4f2>
  404d1a:	0b1a      	lsrs	r2, r3, #12
  404d1c:	326e      	adds	r2, #110	; 0x6e
  404d1e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404d22:	e754      	b.n	404bce <_malloc_r+0x35e>
  404d24:	68bc      	ldr	r4, [r7, #8]
  404d26:	6862      	ldr	r2, [r4, #4]
  404d28:	f022 0203 	bic.w	r2, r2, #3
  404d2c:	e716      	b.n	404b5c <_malloc_r+0x2ec>
  404d2e:	f3cb 000b 	ubfx	r0, fp, #0, #12
  404d32:	2800      	cmp	r0, #0
  404d34:	f47f aeb9 	bne.w	404aaa <_malloc_r+0x23a>
  404d38:	4442      	add	r2, r8
  404d3a:	68bb      	ldr	r3, [r7, #8]
  404d3c:	f042 0201 	orr.w	r2, r2, #1
  404d40:	605a      	str	r2, [r3, #4]
  404d42:	e6fd      	b.n	404b40 <_malloc_r+0x2d0>
  404d44:	21fc      	movs	r1, #252	; 0xfc
  404d46:	207e      	movs	r0, #126	; 0x7e
  404d48:	e5d2      	b.n	4048f0 <_malloc_r+0x80>
  404d4a:	2201      	movs	r2, #1
  404d4c:	f04f 0a00 	mov.w	sl, #0
  404d50:	e6d4      	b.n	404afc <_malloc_r+0x28c>
  404d52:	f104 0108 	add.w	r1, r4, #8
  404d56:	4630      	mov	r0, r6
  404d58:	f7ff fc7c 	bl	404654 <_free_r>
  404d5c:	f8da 1000 	ldr.w	r1, [sl]
  404d60:	e6ee      	b.n	404b40 <_malloc_r+0x2d0>
  404d62:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404d66:	d804      	bhi.n	404d72 <_malloc_r+0x502>
  404d68:	0bda      	lsrs	r2, r3, #15
  404d6a:	3277      	adds	r2, #119	; 0x77
  404d6c:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404d70:	e72d      	b.n	404bce <_malloc_r+0x35e>
  404d72:	f240 5154 	movw	r1, #1364	; 0x554
  404d76:	428a      	cmp	r2, r1
  404d78:	d804      	bhi.n	404d84 <_malloc_r+0x514>
  404d7a:	0c9a      	lsrs	r2, r3, #18
  404d7c:	327c      	adds	r2, #124	; 0x7c
  404d7e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404d82:	e724      	b.n	404bce <_malloc_r+0x35e>
  404d84:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  404d88:	227e      	movs	r2, #126	; 0x7e
  404d8a:	e720      	b.n	404bce <_malloc_r+0x35e>
  404d8c:	687b      	ldr	r3, [r7, #4]
  404d8e:	e78b      	b.n	404ca8 <_malloc_r+0x438>
  404d90:	2000047c 	.word	0x2000047c

00404d94 <memchr>:
  404d94:	0783      	lsls	r3, r0, #30
  404d96:	b470      	push	{r4, r5, r6}
  404d98:	b2c9      	uxtb	r1, r1
  404d9a:	d040      	beq.n	404e1e <memchr+0x8a>
  404d9c:	1e54      	subs	r4, r2, #1
  404d9e:	2a00      	cmp	r2, #0
  404da0:	d03f      	beq.n	404e22 <memchr+0x8e>
  404da2:	7803      	ldrb	r3, [r0, #0]
  404da4:	428b      	cmp	r3, r1
  404da6:	bf18      	it	ne
  404da8:	1c43      	addne	r3, r0, #1
  404daa:	d106      	bne.n	404dba <memchr+0x26>
  404dac:	e01d      	b.n	404dea <memchr+0x56>
  404dae:	b1f4      	cbz	r4, 404dee <memchr+0x5a>
  404db0:	7802      	ldrb	r2, [r0, #0]
  404db2:	428a      	cmp	r2, r1
  404db4:	f104 34ff 	add.w	r4, r4, #4294967295
  404db8:	d017      	beq.n	404dea <memchr+0x56>
  404dba:	f013 0f03 	tst.w	r3, #3
  404dbe:	4618      	mov	r0, r3
  404dc0:	f103 0301 	add.w	r3, r3, #1
  404dc4:	d1f3      	bne.n	404dae <memchr+0x1a>
  404dc6:	2c03      	cmp	r4, #3
  404dc8:	d814      	bhi.n	404df4 <memchr+0x60>
  404dca:	b184      	cbz	r4, 404dee <memchr+0x5a>
  404dcc:	7803      	ldrb	r3, [r0, #0]
  404dce:	428b      	cmp	r3, r1
  404dd0:	d00b      	beq.n	404dea <memchr+0x56>
  404dd2:	1905      	adds	r5, r0, r4
  404dd4:	1c43      	adds	r3, r0, #1
  404dd6:	e002      	b.n	404dde <memchr+0x4a>
  404dd8:	7802      	ldrb	r2, [r0, #0]
  404dda:	428a      	cmp	r2, r1
  404ddc:	d005      	beq.n	404dea <memchr+0x56>
  404dde:	42ab      	cmp	r3, r5
  404de0:	4618      	mov	r0, r3
  404de2:	f103 0301 	add.w	r3, r3, #1
  404de6:	d1f7      	bne.n	404dd8 <memchr+0x44>
  404de8:	2000      	movs	r0, #0
  404dea:	bc70      	pop	{r4, r5, r6}
  404dec:	4770      	bx	lr
  404dee:	4620      	mov	r0, r4
  404df0:	bc70      	pop	{r4, r5, r6}
  404df2:	4770      	bx	lr
  404df4:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  404df8:	4602      	mov	r2, r0
  404dfa:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  404dfe:	4610      	mov	r0, r2
  404e00:	3204      	adds	r2, #4
  404e02:	6803      	ldr	r3, [r0, #0]
  404e04:	4073      	eors	r3, r6
  404e06:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  404e0a:	ea25 0303 	bic.w	r3, r5, r3
  404e0e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  404e12:	d1da      	bne.n	404dca <memchr+0x36>
  404e14:	3c04      	subs	r4, #4
  404e16:	2c03      	cmp	r4, #3
  404e18:	4610      	mov	r0, r2
  404e1a:	d8f0      	bhi.n	404dfe <memchr+0x6a>
  404e1c:	e7d5      	b.n	404dca <memchr+0x36>
  404e1e:	4614      	mov	r4, r2
  404e20:	e7d1      	b.n	404dc6 <memchr+0x32>
  404e22:	4610      	mov	r0, r2
  404e24:	e7e1      	b.n	404dea <memchr+0x56>
  404e26:	bf00      	nop

00404e28 <memcpy>:
  404e28:	4684      	mov	ip, r0
  404e2a:	ea41 0300 	orr.w	r3, r1, r0
  404e2e:	f013 0303 	ands.w	r3, r3, #3
  404e32:	d16d      	bne.n	404f10 <memcpy+0xe8>
  404e34:	3a40      	subs	r2, #64	; 0x40
  404e36:	d341      	bcc.n	404ebc <memcpy+0x94>
  404e38:	f851 3b04 	ldr.w	r3, [r1], #4
  404e3c:	f840 3b04 	str.w	r3, [r0], #4
  404e40:	f851 3b04 	ldr.w	r3, [r1], #4
  404e44:	f840 3b04 	str.w	r3, [r0], #4
  404e48:	f851 3b04 	ldr.w	r3, [r1], #4
  404e4c:	f840 3b04 	str.w	r3, [r0], #4
  404e50:	f851 3b04 	ldr.w	r3, [r1], #4
  404e54:	f840 3b04 	str.w	r3, [r0], #4
  404e58:	f851 3b04 	ldr.w	r3, [r1], #4
  404e5c:	f840 3b04 	str.w	r3, [r0], #4
  404e60:	f851 3b04 	ldr.w	r3, [r1], #4
  404e64:	f840 3b04 	str.w	r3, [r0], #4
  404e68:	f851 3b04 	ldr.w	r3, [r1], #4
  404e6c:	f840 3b04 	str.w	r3, [r0], #4
  404e70:	f851 3b04 	ldr.w	r3, [r1], #4
  404e74:	f840 3b04 	str.w	r3, [r0], #4
  404e78:	f851 3b04 	ldr.w	r3, [r1], #4
  404e7c:	f840 3b04 	str.w	r3, [r0], #4
  404e80:	f851 3b04 	ldr.w	r3, [r1], #4
  404e84:	f840 3b04 	str.w	r3, [r0], #4
  404e88:	f851 3b04 	ldr.w	r3, [r1], #4
  404e8c:	f840 3b04 	str.w	r3, [r0], #4
  404e90:	f851 3b04 	ldr.w	r3, [r1], #4
  404e94:	f840 3b04 	str.w	r3, [r0], #4
  404e98:	f851 3b04 	ldr.w	r3, [r1], #4
  404e9c:	f840 3b04 	str.w	r3, [r0], #4
  404ea0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ea4:	f840 3b04 	str.w	r3, [r0], #4
  404ea8:	f851 3b04 	ldr.w	r3, [r1], #4
  404eac:	f840 3b04 	str.w	r3, [r0], #4
  404eb0:	f851 3b04 	ldr.w	r3, [r1], #4
  404eb4:	f840 3b04 	str.w	r3, [r0], #4
  404eb8:	3a40      	subs	r2, #64	; 0x40
  404eba:	d2bd      	bcs.n	404e38 <memcpy+0x10>
  404ebc:	3230      	adds	r2, #48	; 0x30
  404ebe:	d311      	bcc.n	404ee4 <memcpy+0xbc>
  404ec0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ec4:	f840 3b04 	str.w	r3, [r0], #4
  404ec8:	f851 3b04 	ldr.w	r3, [r1], #4
  404ecc:	f840 3b04 	str.w	r3, [r0], #4
  404ed0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ed4:	f840 3b04 	str.w	r3, [r0], #4
  404ed8:	f851 3b04 	ldr.w	r3, [r1], #4
  404edc:	f840 3b04 	str.w	r3, [r0], #4
  404ee0:	3a10      	subs	r2, #16
  404ee2:	d2ed      	bcs.n	404ec0 <memcpy+0x98>
  404ee4:	320c      	adds	r2, #12
  404ee6:	d305      	bcc.n	404ef4 <memcpy+0xcc>
  404ee8:	f851 3b04 	ldr.w	r3, [r1], #4
  404eec:	f840 3b04 	str.w	r3, [r0], #4
  404ef0:	3a04      	subs	r2, #4
  404ef2:	d2f9      	bcs.n	404ee8 <memcpy+0xc0>
  404ef4:	3204      	adds	r2, #4
  404ef6:	d008      	beq.n	404f0a <memcpy+0xe2>
  404ef8:	07d2      	lsls	r2, r2, #31
  404efa:	bf1c      	itt	ne
  404efc:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404f00:	f800 3b01 	strbne.w	r3, [r0], #1
  404f04:	d301      	bcc.n	404f0a <memcpy+0xe2>
  404f06:	880b      	ldrh	r3, [r1, #0]
  404f08:	8003      	strh	r3, [r0, #0]
  404f0a:	4660      	mov	r0, ip
  404f0c:	4770      	bx	lr
  404f0e:	bf00      	nop
  404f10:	2a08      	cmp	r2, #8
  404f12:	d313      	bcc.n	404f3c <memcpy+0x114>
  404f14:	078b      	lsls	r3, r1, #30
  404f16:	d08d      	beq.n	404e34 <memcpy+0xc>
  404f18:	f010 0303 	ands.w	r3, r0, #3
  404f1c:	d08a      	beq.n	404e34 <memcpy+0xc>
  404f1e:	f1c3 0304 	rsb	r3, r3, #4
  404f22:	1ad2      	subs	r2, r2, r3
  404f24:	07db      	lsls	r3, r3, #31
  404f26:	bf1c      	itt	ne
  404f28:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404f2c:	f800 3b01 	strbne.w	r3, [r0], #1
  404f30:	d380      	bcc.n	404e34 <memcpy+0xc>
  404f32:	f831 3b02 	ldrh.w	r3, [r1], #2
  404f36:	f820 3b02 	strh.w	r3, [r0], #2
  404f3a:	e77b      	b.n	404e34 <memcpy+0xc>
  404f3c:	3a04      	subs	r2, #4
  404f3e:	d3d9      	bcc.n	404ef4 <memcpy+0xcc>
  404f40:	3a01      	subs	r2, #1
  404f42:	f811 3b01 	ldrb.w	r3, [r1], #1
  404f46:	f800 3b01 	strb.w	r3, [r0], #1
  404f4a:	d2f9      	bcs.n	404f40 <memcpy+0x118>
  404f4c:	780b      	ldrb	r3, [r1, #0]
  404f4e:	7003      	strb	r3, [r0, #0]
  404f50:	784b      	ldrb	r3, [r1, #1]
  404f52:	7043      	strb	r3, [r0, #1]
  404f54:	788b      	ldrb	r3, [r1, #2]
  404f56:	7083      	strb	r3, [r0, #2]
  404f58:	4660      	mov	r0, ip
  404f5a:	4770      	bx	lr

00404f5c <memmove>:
  404f5c:	4288      	cmp	r0, r1
  404f5e:	b5f0      	push	{r4, r5, r6, r7, lr}
  404f60:	d90d      	bls.n	404f7e <memmove+0x22>
  404f62:	188b      	adds	r3, r1, r2
  404f64:	4298      	cmp	r0, r3
  404f66:	d20a      	bcs.n	404f7e <memmove+0x22>
  404f68:	1881      	adds	r1, r0, r2
  404f6a:	2a00      	cmp	r2, #0
  404f6c:	d054      	beq.n	405018 <memmove+0xbc>
  404f6e:	1a9a      	subs	r2, r3, r2
  404f70:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404f74:	f801 4d01 	strb.w	r4, [r1, #-1]!
  404f78:	4293      	cmp	r3, r2
  404f7a:	d1f9      	bne.n	404f70 <memmove+0x14>
  404f7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404f7e:	2a0f      	cmp	r2, #15
  404f80:	d948      	bls.n	405014 <memmove+0xb8>
  404f82:	ea40 0301 	orr.w	r3, r0, r1
  404f86:	079b      	lsls	r3, r3, #30
  404f88:	d147      	bne.n	40501a <memmove+0xbe>
  404f8a:	f100 0410 	add.w	r4, r0, #16
  404f8e:	f101 0310 	add.w	r3, r1, #16
  404f92:	4615      	mov	r5, r2
  404f94:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404f98:	f844 6c10 	str.w	r6, [r4, #-16]
  404f9c:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404fa0:	f844 6c0c 	str.w	r6, [r4, #-12]
  404fa4:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404fa8:	f844 6c08 	str.w	r6, [r4, #-8]
  404fac:	3d10      	subs	r5, #16
  404fae:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404fb2:	f844 6c04 	str.w	r6, [r4, #-4]
  404fb6:	2d0f      	cmp	r5, #15
  404fb8:	f103 0310 	add.w	r3, r3, #16
  404fbc:	f104 0410 	add.w	r4, r4, #16
  404fc0:	d8e8      	bhi.n	404f94 <memmove+0x38>
  404fc2:	f1a2 0310 	sub.w	r3, r2, #16
  404fc6:	f023 030f 	bic.w	r3, r3, #15
  404fca:	f002 0e0f 	and.w	lr, r2, #15
  404fce:	3310      	adds	r3, #16
  404fd0:	f1be 0f03 	cmp.w	lr, #3
  404fd4:	4419      	add	r1, r3
  404fd6:	4403      	add	r3, r0
  404fd8:	d921      	bls.n	40501e <memmove+0xc2>
  404fda:	1f1e      	subs	r6, r3, #4
  404fdc:	460d      	mov	r5, r1
  404fde:	4674      	mov	r4, lr
  404fe0:	3c04      	subs	r4, #4
  404fe2:	f855 7b04 	ldr.w	r7, [r5], #4
  404fe6:	f846 7f04 	str.w	r7, [r6, #4]!
  404fea:	2c03      	cmp	r4, #3
  404fec:	d8f8      	bhi.n	404fe0 <memmove+0x84>
  404fee:	f1ae 0404 	sub.w	r4, lr, #4
  404ff2:	f024 0403 	bic.w	r4, r4, #3
  404ff6:	3404      	adds	r4, #4
  404ff8:	4423      	add	r3, r4
  404ffa:	4421      	add	r1, r4
  404ffc:	f002 0203 	and.w	r2, r2, #3
  405000:	b152      	cbz	r2, 405018 <memmove+0xbc>
  405002:	3b01      	subs	r3, #1
  405004:	440a      	add	r2, r1
  405006:	f811 4b01 	ldrb.w	r4, [r1], #1
  40500a:	f803 4f01 	strb.w	r4, [r3, #1]!
  40500e:	4291      	cmp	r1, r2
  405010:	d1f9      	bne.n	405006 <memmove+0xaa>
  405012:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405014:	4603      	mov	r3, r0
  405016:	e7f3      	b.n	405000 <memmove+0xa4>
  405018:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40501a:	4603      	mov	r3, r0
  40501c:	e7f1      	b.n	405002 <memmove+0xa6>
  40501e:	4672      	mov	r2, lr
  405020:	e7ee      	b.n	405000 <memmove+0xa4>
  405022:	bf00      	nop

00405024 <__malloc_lock>:
  405024:	4770      	bx	lr
  405026:	bf00      	nop

00405028 <__malloc_unlock>:
  405028:	4770      	bx	lr
  40502a:	bf00      	nop

0040502c <_Balloc>:
  40502c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40502e:	b570      	push	{r4, r5, r6, lr}
  405030:	4605      	mov	r5, r0
  405032:	460c      	mov	r4, r1
  405034:	b14b      	cbz	r3, 40504a <_Balloc+0x1e>
  405036:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40503a:	b180      	cbz	r0, 40505e <_Balloc+0x32>
  40503c:	6802      	ldr	r2, [r0, #0]
  40503e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  405042:	2300      	movs	r3, #0
  405044:	6103      	str	r3, [r0, #16]
  405046:	60c3      	str	r3, [r0, #12]
  405048:	bd70      	pop	{r4, r5, r6, pc}
  40504a:	2104      	movs	r1, #4
  40504c:	2221      	movs	r2, #33	; 0x21
  40504e:	f000 fe6d 	bl	405d2c <_calloc_r>
  405052:	64e8      	str	r0, [r5, #76]	; 0x4c
  405054:	4603      	mov	r3, r0
  405056:	2800      	cmp	r0, #0
  405058:	d1ed      	bne.n	405036 <_Balloc+0xa>
  40505a:	2000      	movs	r0, #0
  40505c:	bd70      	pop	{r4, r5, r6, pc}
  40505e:	2101      	movs	r1, #1
  405060:	fa01 f604 	lsl.w	r6, r1, r4
  405064:	1d72      	adds	r2, r6, #5
  405066:	4628      	mov	r0, r5
  405068:	0092      	lsls	r2, r2, #2
  40506a:	f000 fe5f 	bl	405d2c <_calloc_r>
  40506e:	2800      	cmp	r0, #0
  405070:	d0f3      	beq.n	40505a <_Balloc+0x2e>
  405072:	6044      	str	r4, [r0, #4]
  405074:	6086      	str	r6, [r0, #8]
  405076:	e7e4      	b.n	405042 <_Balloc+0x16>

00405078 <_Bfree>:
  405078:	b131      	cbz	r1, 405088 <_Bfree+0x10>
  40507a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40507c:	684a      	ldr	r2, [r1, #4]
  40507e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405082:	6008      	str	r0, [r1, #0]
  405084:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405088:	4770      	bx	lr
  40508a:	bf00      	nop

0040508c <__multadd>:
  40508c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40508e:	690c      	ldr	r4, [r1, #16]
  405090:	b083      	sub	sp, #12
  405092:	460d      	mov	r5, r1
  405094:	4606      	mov	r6, r0
  405096:	f101 0e14 	add.w	lr, r1, #20
  40509a:	2700      	movs	r7, #0
  40509c:	f8de 1000 	ldr.w	r1, [lr]
  4050a0:	b288      	uxth	r0, r1
  4050a2:	0c09      	lsrs	r1, r1, #16
  4050a4:	fb02 3300 	mla	r3, r2, r0, r3
  4050a8:	fb02 f101 	mul.w	r1, r2, r1
  4050ac:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4050b0:	3701      	adds	r7, #1
  4050b2:	b29b      	uxth	r3, r3
  4050b4:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4050b8:	42bc      	cmp	r4, r7
  4050ba:	f84e 3b04 	str.w	r3, [lr], #4
  4050be:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4050c2:	dceb      	bgt.n	40509c <__multadd+0x10>
  4050c4:	b13b      	cbz	r3, 4050d6 <__multadd+0x4a>
  4050c6:	68aa      	ldr	r2, [r5, #8]
  4050c8:	4294      	cmp	r4, r2
  4050ca:	da07      	bge.n	4050dc <__multadd+0x50>
  4050cc:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4050d0:	3401      	adds	r4, #1
  4050d2:	6153      	str	r3, [r2, #20]
  4050d4:	612c      	str	r4, [r5, #16]
  4050d6:	4628      	mov	r0, r5
  4050d8:	b003      	add	sp, #12
  4050da:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4050dc:	6869      	ldr	r1, [r5, #4]
  4050de:	9301      	str	r3, [sp, #4]
  4050e0:	3101      	adds	r1, #1
  4050e2:	4630      	mov	r0, r6
  4050e4:	f7ff ffa2 	bl	40502c <_Balloc>
  4050e8:	692a      	ldr	r2, [r5, #16]
  4050ea:	3202      	adds	r2, #2
  4050ec:	f105 010c 	add.w	r1, r5, #12
  4050f0:	4607      	mov	r7, r0
  4050f2:	0092      	lsls	r2, r2, #2
  4050f4:	300c      	adds	r0, #12
  4050f6:	f7ff fe97 	bl	404e28 <memcpy>
  4050fa:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4050fc:	6869      	ldr	r1, [r5, #4]
  4050fe:	9b01      	ldr	r3, [sp, #4]
  405100:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  405104:	6028      	str	r0, [r5, #0]
  405106:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  40510a:	463d      	mov	r5, r7
  40510c:	e7de      	b.n	4050cc <__multadd+0x40>
  40510e:	bf00      	nop

00405110 <__hi0bits>:
  405110:	0c03      	lsrs	r3, r0, #16
  405112:	041b      	lsls	r3, r3, #16
  405114:	b9b3      	cbnz	r3, 405144 <__hi0bits+0x34>
  405116:	0400      	lsls	r0, r0, #16
  405118:	2310      	movs	r3, #16
  40511a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  40511e:	bf04      	itt	eq
  405120:	0200      	lsleq	r0, r0, #8
  405122:	3308      	addeq	r3, #8
  405124:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  405128:	bf04      	itt	eq
  40512a:	0100      	lsleq	r0, r0, #4
  40512c:	3304      	addeq	r3, #4
  40512e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  405132:	bf04      	itt	eq
  405134:	0080      	lsleq	r0, r0, #2
  405136:	3302      	addeq	r3, #2
  405138:	2800      	cmp	r0, #0
  40513a:	db07      	blt.n	40514c <__hi0bits+0x3c>
  40513c:	0042      	lsls	r2, r0, #1
  40513e:	d403      	bmi.n	405148 <__hi0bits+0x38>
  405140:	2020      	movs	r0, #32
  405142:	4770      	bx	lr
  405144:	2300      	movs	r3, #0
  405146:	e7e8      	b.n	40511a <__hi0bits+0xa>
  405148:	1c58      	adds	r0, r3, #1
  40514a:	4770      	bx	lr
  40514c:	4618      	mov	r0, r3
  40514e:	4770      	bx	lr

00405150 <__lo0bits>:
  405150:	6803      	ldr	r3, [r0, #0]
  405152:	f013 0207 	ands.w	r2, r3, #7
  405156:	d007      	beq.n	405168 <__lo0bits+0x18>
  405158:	07d9      	lsls	r1, r3, #31
  40515a:	d420      	bmi.n	40519e <__lo0bits+0x4e>
  40515c:	079a      	lsls	r2, r3, #30
  40515e:	d420      	bmi.n	4051a2 <__lo0bits+0x52>
  405160:	089b      	lsrs	r3, r3, #2
  405162:	6003      	str	r3, [r0, #0]
  405164:	2002      	movs	r0, #2
  405166:	4770      	bx	lr
  405168:	b299      	uxth	r1, r3
  40516a:	b909      	cbnz	r1, 405170 <__lo0bits+0x20>
  40516c:	0c1b      	lsrs	r3, r3, #16
  40516e:	2210      	movs	r2, #16
  405170:	f013 0fff 	tst.w	r3, #255	; 0xff
  405174:	bf04      	itt	eq
  405176:	0a1b      	lsreq	r3, r3, #8
  405178:	3208      	addeq	r2, #8
  40517a:	0719      	lsls	r1, r3, #28
  40517c:	bf04      	itt	eq
  40517e:	091b      	lsreq	r3, r3, #4
  405180:	3204      	addeq	r2, #4
  405182:	0799      	lsls	r1, r3, #30
  405184:	bf04      	itt	eq
  405186:	089b      	lsreq	r3, r3, #2
  405188:	3202      	addeq	r2, #2
  40518a:	07d9      	lsls	r1, r3, #31
  40518c:	d404      	bmi.n	405198 <__lo0bits+0x48>
  40518e:	085b      	lsrs	r3, r3, #1
  405190:	d101      	bne.n	405196 <__lo0bits+0x46>
  405192:	2020      	movs	r0, #32
  405194:	4770      	bx	lr
  405196:	3201      	adds	r2, #1
  405198:	6003      	str	r3, [r0, #0]
  40519a:	4610      	mov	r0, r2
  40519c:	4770      	bx	lr
  40519e:	2000      	movs	r0, #0
  4051a0:	4770      	bx	lr
  4051a2:	085b      	lsrs	r3, r3, #1
  4051a4:	6003      	str	r3, [r0, #0]
  4051a6:	2001      	movs	r0, #1
  4051a8:	4770      	bx	lr
  4051aa:	bf00      	nop

004051ac <__i2b>:
  4051ac:	b510      	push	{r4, lr}
  4051ae:	460c      	mov	r4, r1
  4051b0:	2101      	movs	r1, #1
  4051b2:	f7ff ff3b 	bl	40502c <_Balloc>
  4051b6:	2201      	movs	r2, #1
  4051b8:	6144      	str	r4, [r0, #20]
  4051ba:	6102      	str	r2, [r0, #16]
  4051bc:	bd10      	pop	{r4, pc}
  4051be:	bf00      	nop

004051c0 <__multiply>:
  4051c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4051c4:	690f      	ldr	r7, [r1, #16]
  4051c6:	6916      	ldr	r6, [r2, #16]
  4051c8:	42b7      	cmp	r7, r6
  4051ca:	b083      	sub	sp, #12
  4051cc:	460d      	mov	r5, r1
  4051ce:	4614      	mov	r4, r2
  4051d0:	f2c0 808d 	blt.w	4052ee <__multiply+0x12e>
  4051d4:	4633      	mov	r3, r6
  4051d6:	463e      	mov	r6, r7
  4051d8:	461f      	mov	r7, r3
  4051da:	68ab      	ldr	r3, [r5, #8]
  4051dc:	6869      	ldr	r1, [r5, #4]
  4051de:	eb06 0807 	add.w	r8, r6, r7
  4051e2:	4598      	cmp	r8, r3
  4051e4:	bfc8      	it	gt
  4051e6:	3101      	addgt	r1, #1
  4051e8:	f7ff ff20 	bl	40502c <_Balloc>
  4051ec:	f100 0c14 	add.w	ip, r0, #20
  4051f0:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  4051f4:	45cc      	cmp	ip, r9
  4051f6:	9000      	str	r0, [sp, #0]
  4051f8:	d205      	bcs.n	405206 <__multiply+0x46>
  4051fa:	4663      	mov	r3, ip
  4051fc:	2100      	movs	r1, #0
  4051fe:	f843 1b04 	str.w	r1, [r3], #4
  405202:	4599      	cmp	r9, r3
  405204:	d8fb      	bhi.n	4051fe <__multiply+0x3e>
  405206:	f104 0214 	add.w	r2, r4, #20
  40520a:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  40520e:	f105 0314 	add.w	r3, r5, #20
  405212:	4552      	cmp	r2, sl
  405214:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
  405218:	d254      	bcs.n	4052c4 <__multiply+0x104>
  40521a:	f8cd 9004 	str.w	r9, [sp, #4]
  40521e:	4699      	mov	r9, r3
  405220:	f852 3b04 	ldr.w	r3, [r2], #4
  405224:	fa1f fb83 	uxth.w	fp, r3
  405228:	f1bb 0f00 	cmp.w	fp, #0
  40522c:	d020      	beq.n	405270 <__multiply+0xb0>
  40522e:	2000      	movs	r0, #0
  405230:	464f      	mov	r7, r9
  405232:	4666      	mov	r6, ip
  405234:	4605      	mov	r5, r0
  405236:	e000      	b.n	40523a <__multiply+0x7a>
  405238:	461e      	mov	r6, r3
  40523a:	f857 4b04 	ldr.w	r4, [r7], #4
  40523e:	6830      	ldr	r0, [r6, #0]
  405240:	b2a1      	uxth	r1, r4
  405242:	b283      	uxth	r3, r0
  405244:	fb0b 3101 	mla	r1, fp, r1, r3
  405248:	0c24      	lsrs	r4, r4, #16
  40524a:	0c00      	lsrs	r0, r0, #16
  40524c:	194b      	adds	r3, r1, r5
  40524e:	fb0b 0004 	mla	r0, fp, r4, r0
  405252:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  405256:	b299      	uxth	r1, r3
  405258:	4633      	mov	r3, r6
  40525a:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  40525e:	45be      	cmp	lr, r7
  405260:	ea4f 4510 	mov.w	r5, r0, lsr #16
  405264:	f843 1b04 	str.w	r1, [r3], #4
  405268:	d8e6      	bhi.n	405238 <__multiply+0x78>
  40526a:	6075      	str	r5, [r6, #4]
  40526c:	f852 3c04 	ldr.w	r3, [r2, #-4]
  405270:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  405274:	d020      	beq.n	4052b8 <__multiply+0xf8>
  405276:	f8dc 3000 	ldr.w	r3, [ip]
  40527a:	4667      	mov	r7, ip
  40527c:	4618      	mov	r0, r3
  40527e:	464d      	mov	r5, r9
  405280:	2100      	movs	r1, #0
  405282:	e000      	b.n	405286 <__multiply+0xc6>
  405284:	4637      	mov	r7, r6
  405286:	882c      	ldrh	r4, [r5, #0]
  405288:	0c00      	lsrs	r0, r0, #16
  40528a:	fb0b 0004 	mla	r0, fp, r4, r0
  40528e:	4401      	add	r1, r0
  405290:	b29c      	uxth	r4, r3
  405292:	463e      	mov	r6, r7
  405294:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  405298:	f846 3b04 	str.w	r3, [r6], #4
  40529c:	6878      	ldr	r0, [r7, #4]
  40529e:	f855 4b04 	ldr.w	r4, [r5], #4
  4052a2:	b283      	uxth	r3, r0
  4052a4:	0c24      	lsrs	r4, r4, #16
  4052a6:	fb0b 3404 	mla	r4, fp, r4, r3
  4052aa:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  4052ae:	45ae      	cmp	lr, r5
  4052b0:	ea4f 4113 	mov.w	r1, r3, lsr #16
  4052b4:	d8e6      	bhi.n	405284 <__multiply+0xc4>
  4052b6:	607b      	str	r3, [r7, #4]
  4052b8:	4592      	cmp	sl, r2
  4052ba:	f10c 0c04 	add.w	ip, ip, #4
  4052be:	d8af      	bhi.n	405220 <__multiply+0x60>
  4052c0:	f8dd 9004 	ldr.w	r9, [sp, #4]
  4052c4:	f1b8 0f00 	cmp.w	r8, #0
  4052c8:	dd0b      	ble.n	4052e2 <__multiply+0x122>
  4052ca:	f859 3c04 	ldr.w	r3, [r9, #-4]
  4052ce:	f1a9 0904 	sub.w	r9, r9, #4
  4052d2:	b11b      	cbz	r3, 4052dc <__multiply+0x11c>
  4052d4:	e005      	b.n	4052e2 <__multiply+0x122>
  4052d6:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  4052da:	b913      	cbnz	r3, 4052e2 <__multiply+0x122>
  4052dc:	f1b8 0801 	subs.w	r8, r8, #1
  4052e0:	d1f9      	bne.n	4052d6 <__multiply+0x116>
  4052e2:	9800      	ldr	r0, [sp, #0]
  4052e4:	f8c0 8010 	str.w	r8, [r0, #16]
  4052e8:	b003      	add	sp, #12
  4052ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052ee:	4615      	mov	r5, r2
  4052f0:	460c      	mov	r4, r1
  4052f2:	e772      	b.n	4051da <__multiply+0x1a>

004052f4 <__pow5mult>:
  4052f4:	f012 0303 	ands.w	r3, r2, #3
  4052f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4052fc:	4614      	mov	r4, r2
  4052fe:	4607      	mov	r7, r0
  405300:	460e      	mov	r6, r1
  405302:	d12d      	bne.n	405360 <__pow5mult+0x6c>
  405304:	10a4      	asrs	r4, r4, #2
  405306:	d01c      	beq.n	405342 <__pow5mult+0x4e>
  405308:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  40530a:	b395      	cbz	r5, 405372 <__pow5mult+0x7e>
  40530c:	07e3      	lsls	r3, r4, #31
  40530e:	f04f 0800 	mov.w	r8, #0
  405312:	d406      	bmi.n	405322 <__pow5mult+0x2e>
  405314:	1064      	asrs	r4, r4, #1
  405316:	d014      	beq.n	405342 <__pow5mult+0x4e>
  405318:	6828      	ldr	r0, [r5, #0]
  40531a:	b1a8      	cbz	r0, 405348 <__pow5mult+0x54>
  40531c:	4605      	mov	r5, r0
  40531e:	07e3      	lsls	r3, r4, #31
  405320:	d5f8      	bpl.n	405314 <__pow5mult+0x20>
  405322:	4638      	mov	r0, r7
  405324:	4631      	mov	r1, r6
  405326:	462a      	mov	r2, r5
  405328:	f7ff ff4a 	bl	4051c0 <__multiply>
  40532c:	b1b6      	cbz	r6, 40535c <__pow5mult+0x68>
  40532e:	6872      	ldr	r2, [r6, #4]
  405330:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405332:	1064      	asrs	r4, r4, #1
  405334:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405338:	6031      	str	r1, [r6, #0]
  40533a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40533e:	4606      	mov	r6, r0
  405340:	d1ea      	bne.n	405318 <__pow5mult+0x24>
  405342:	4630      	mov	r0, r6
  405344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405348:	4629      	mov	r1, r5
  40534a:	462a      	mov	r2, r5
  40534c:	4638      	mov	r0, r7
  40534e:	f7ff ff37 	bl	4051c0 <__multiply>
  405352:	6028      	str	r0, [r5, #0]
  405354:	f8c0 8000 	str.w	r8, [r0]
  405358:	4605      	mov	r5, r0
  40535a:	e7e0      	b.n	40531e <__pow5mult+0x2a>
  40535c:	4606      	mov	r6, r0
  40535e:	e7d9      	b.n	405314 <__pow5mult+0x20>
  405360:	1e5a      	subs	r2, r3, #1
  405362:	4d0b      	ldr	r5, [pc, #44]	; (405390 <__pow5mult+0x9c>)
  405364:	2300      	movs	r3, #0
  405366:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40536a:	f7ff fe8f 	bl	40508c <__multadd>
  40536e:	4606      	mov	r6, r0
  405370:	e7c8      	b.n	405304 <__pow5mult+0x10>
  405372:	2101      	movs	r1, #1
  405374:	4638      	mov	r0, r7
  405376:	f7ff fe59 	bl	40502c <_Balloc>
  40537a:	f240 2171 	movw	r1, #625	; 0x271
  40537e:	2201      	movs	r2, #1
  405380:	2300      	movs	r3, #0
  405382:	6141      	str	r1, [r0, #20]
  405384:	6102      	str	r2, [r0, #16]
  405386:	4605      	mov	r5, r0
  405388:	64b8      	str	r0, [r7, #72]	; 0x48
  40538a:	6003      	str	r3, [r0, #0]
  40538c:	e7be      	b.n	40530c <__pow5mult+0x18>
  40538e:	bf00      	nop
  405390:	00407618 	.word	0x00407618

00405394 <__lshift>:
  405394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405398:	690f      	ldr	r7, [r1, #16]
  40539a:	688b      	ldr	r3, [r1, #8]
  40539c:	ea4f 1962 	mov.w	r9, r2, asr #5
  4053a0:	444f      	add	r7, r9
  4053a2:	1c7d      	adds	r5, r7, #1
  4053a4:	429d      	cmp	r5, r3
  4053a6:	460e      	mov	r6, r1
  4053a8:	4614      	mov	r4, r2
  4053aa:	6849      	ldr	r1, [r1, #4]
  4053ac:	4680      	mov	r8, r0
  4053ae:	dd04      	ble.n	4053ba <__lshift+0x26>
  4053b0:	005b      	lsls	r3, r3, #1
  4053b2:	429d      	cmp	r5, r3
  4053b4:	f101 0101 	add.w	r1, r1, #1
  4053b8:	dcfa      	bgt.n	4053b0 <__lshift+0x1c>
  4053ba:	4640      	mov	r0, r8
  4053bc:	f7ff fe36 	bl	40502c <_Balloc>
  4053c0:	f1b9 0f00 	cmp.w	r9, #0
  4053c4:	f100 0114 	add.w	r1, r0, #20
  4053c8:	dd09      	ble.n	4053de <__lshift+0x4a>
  4053ca:	2300      	movs	r3, #0
  4053cc:	469e      	mov	lr, r3
  4053ce:	460a      	mov	r2, r1
  4053d0:	3301      	adds	r3, #1
  4053d2:	454b      	cmp	r3, r9
  4053d4:	f842 eb04 	str.w	lr, [r2], #4
  4053d8:	d1fa      	bne.n	4053d0 <__lshift+0x3c>
  4053da:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  4053de:	6932      	ldr	r2, [r6, #16]
  4053e0:	f106 0314 	add.w	r3, r6, #20
  4053e4:	f014 0c1f 	ands.w	ip, r4, #31
  4053e8:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  4053ec:	d01f      	beq.n	40542e <__lshift+0x9a>
  4053ee:	f1cc 0920 	rsb	r9, ip, #32
  4053f2:	2200      	movs	r2, #0
  4053f4:	681c      	ldr	r4, [r3, #0]
  4053f6:	fa04 f40c 	lsl.w	r4, r4, ip
  4053fa:	4314      	orrs	r4, r2
  4053fc:	468a      	mov	sl, r1
  4053fe:	f841 4b04 	str.w	r4, [r1], #4
  405402:	f853 4b04 	ldr.w	r4, [r3], #4
  405406:	459e      	cmp	lr, r3
  405408:	fa24 f209 	lsr.w	r2, r4, r9
  40540c:	d8f2      	bhi.n	4053f4 <__lshift+0x60>
  40540e:	f8ca 2004 	str.w	r2, [sl, #4]
  405412:	b102      	cbz	r2, 405416 <__lshift+0x82>
  405414:	1cbd      	adds	r5, r7, #2
  405416:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  40541a:	6872      	ldr	r2, [r6, #4]
  40541c:	3d01      	subs	r5, #1
  40541e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405422:	6105      	str	r5, [r0, #16]
  405424:	6031      	str	r1, [r6, #0]
  405426:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40542a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40542e:	3904      	subs	r1, #4
  405430:	f853 2b04 	ldr.w	r2, [r3], #4
  405434:	f841 2f04 	str.w	r2, [r1, #4]!
  405438:	459e      	cmp	lr, r3
  40543a:	d8f9      	bhi.n	405430 <__lshift+0x9c>
  40543c:	e7eb      	b.n	405416 <__lshift+0x82>
  40543e:	bf00      	nop

00405440 <__mcmp>:
  405440:	6902      	ldr	r2, [r0, #16]
  405442:	690b      	ldr	r3, [r1, #16]
  405444:	1ad2      	subs	r2, r2, r3
  405446:	d113      	bne.n	405470 <__mcmp+0x30>
  405448:	009b      	lsls	r3, r3, #2
  40544a:	3014      	adds	r0, #20
  40544c:	3114      	adds	r1, #20
  40544e:	4419      	add	r1, r3
  405450:	b410      	push	{r4}
  405452:	4403      	add	r3, r0
  405454:	e001      	b.n	40545a <__mcmp+0x1a>
  405456:	4298      	cmp	r0, r3
  405458:	d20c      	bcs.n	405474 <__mcmp+0x34>
  40545a:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40545e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  405462:	4294      	cmp	r4, r2
  405464:	d0f7      	beq.n	405456 <__mcmp+0x16>
  405466:	d309      	bcc.n	40547c <__mcmp+0x3c>
  405468:	2001      	movs	r0, #1
  40546a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40546e:	4770      	bx	lr
  405470:	4610      	mov	r0, r2
  405472:	4770      	bx	lr
  405474:	2000      	movs	r0, #0
  405476:	f85d 4b04 	ldr.w	r4, [sp], #4
  40547a:	4770      	bx	lr
  40547c:	f04f 30ff 	mov.w	r0, #4294967295
  405480:	f85d 4b04 	ldr.w	r4, [sp], #4
  405484:	4770      	bx	lr
  405486:	bf00      	nop

00405488 <__mdiff>:
  405488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40548c:	460e      	mov	r6, r1
  40548e:	4605      	mov	r5, r0
  405490:	4611      	mov	r1, r2
  405492:	4630      	mov	r0, r6
  405494:	4614      	mov	r4, r2
  405496:	f7ff ffd3 	bl	405440 <__mcmp>
  40549a:	1e07      	subs	r7, r0, #0
  40549c:	d054      	beq.n	405548 <__mdiff+0xc0>
  40549e:	db4d      	blt.n	40553c <__mdiff+0xb4>
  4054a0:	f04f 0800 	mov.w	r8, #0
  4054a4:	6871      	ldr	r1, [r6, #4]
  4054a6:	4628      	mov	r0, r5
  4054a8:	f7ff fdc0 	bl	40502c <_Balloc>
  4054ac:	6937      	ldr	r7, [r6, #16]
  4054ae:	6923      	ldr	r3, [r4, #16]
  4054b0:	f8c0 800c 	str.w	r8, [r0, #12]
  4054b4:	3614      	adds	r6, #20
  4054b6:	f104 0214 	add.w	r2, r4, #20
  4054ba:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
  4054be:	f100 0514 	add.w	r5, r0, #20
  4054c2:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
  4054c6:	2300      	movs	r3, #0
  4054c8:	f856 8b04 	ldr.w	r8, [r6], #4
  4054cc:	f852 4b04 	ldr.w	r4, [r2], #4
  4054d0:	fa13 f388 	uxtah	r3, r3, r8
  4054d4:	b2a1      	uxth	r1, r4
  4054d6:	0c24      	lsrs	r4, r4, #16
  4054d8:	1a59      	subs	r1, r3, r1
  4054da:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
  4054de:	eb03 4321 	add.w	r3, r3, r1, asr #16
  4054e2:	b289      	uxth	r1, r1
  4054e4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4054e8:	4594      	cmp	ip, r2
  4054ea:	f845 1b04 	str.w	r1, [r5], #4
  4054ee:	ea4f 4323 	mov.w	r3, r3, asr #16
  4054f2:	4634      	mov	r4, r6
  4054f4:	d8e8      	bhi.n	4054c8 <__mdiff+0x40>
  4054f6:	45b6      	cmp	lr, r6
  4054f8:	46ac      	mov	ip, r5
  4054fa:	d915      	bls.n	405528 <__mdiff+0xa0>
  4054fc:	f854 2b04 	ldr.w	r2, [r4], #4
  405500:	fa13 f182 	uxtah	r1, r3, r2
  405504:	0c13      	lsrs	r3, r2, #16
  405506:	eb03 4321 	add.w	r3, r3, r1, asr #16
  40550a:	b289      	uxth	r1, r1
  40550c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  405510:	45a6      	cmp	lr, r4
  405512:	f845 1b04 	str.w	r1, [r5], #4
  405516:	ea4f 4323 	mov.w	r3, r3, asr #16
  40551a:	d8ef      	bhi.n	4054fc <__mdiff+0x74>
  40551c:	43f6      	mvns	r6, r6
  40551e:	4476      	add	r6, lr
  405520:	f026 0503 	bic.w	r5, r6, #3
  405524:	3504      	adds	r5, #4
  405526:	4465      	add	r5, ip
  405528:	3d04      	subs	r5, #4
  40552a:	b921      	cbnz	r1, 405536 <__mdiff+0xae>
  40552c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  405530:	3f01      	subs	r7, #1
  405532:	2b00      	cmp	r3, #0
  405534:	d0fa      	beq.n	40552c <__mdiff+0xa4>
  405536:	6107      	str	r7, [r0, #16]
  405538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40553c:	4633      	mov	r3, r6
  40553e:	f04f 0801 	mov.w	r8, #1
  405542:	4626      	mov	r6, r4
  405544:	461c      	mov	r4, r3
  405546:	e7ad      	b.n	4054a4 <__mdiff+0x1c>
  405548:	4628      	mov	r0, r5
  40554a:	4639      	mov	r1, r7
  40554c:	f7ff fd6e 	bl	40502c <_Balloc>
  405550:	2301      	movs	r3, #1
  405552:	6147      	str	r7, [r0, #20]
  405554:	6103      	str	r3, [r0, #16]
  405556:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40555a:	bf00      	nop

0040555c <__d2b>:
  40555c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405560:	b082      	sub	sp, #8
  405562:	2101      	movs	r1, #1
  405564:	461c      	mov	r4, r3
  405566:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40556a:	4615      	mov	r5, r2
  40556c:	9e08      	ldr	r6, [sp, #32]
  40556e:	f7ff fd5d 	bl	40502c <_Balloc>
  405572:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405576:	4680      	mov	r8, r0
  405578:	b10f      	cbz	r7, 40557e <__d2b+0x22>
  40557a:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40557e:	9401      	str	r4, [sp, #4]
  405580:	b31d      	cbz	r5, 4055ca <__d2b+0x6e>
  405582:	a802      	add	r0, sp, #8
  405584:	f840 5d08 	str.w	r5, [r0, #-8]!
  405588:	f7ff fde2 	bl	405150 <__lo0bits>
  40558c:	2800      	cmp	r0, #0
  40558e:	d134      	bne.n	4055fa <__d2b+0x9e>
  405590:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405594:	f8c8 2014 	str.w	r2, [r8, #20]
  405598:	2b00      	cmp	r3, #0
  40559a:	bf14      	ite	ne
  40559c:	2402      	movne	r4, #2
  40559e:	2401      	moveq	r4, #1
  4055a0:	f8c8 3018 	str.w	r3, [r8, #24]
  4055a4:	f8c8 4010 	str.w	r4, [r8, #16]
  4055a8:	b9df      	cbnz	r7, 4055e2 <__d2b+0x86>
  4055aa:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  4055ae:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4055b2:	6030      	str	r0, [r6, #0]
  4055b4:	6918      	ldr	r0, [r3, #16]
  4055b6:	f7ff fdab 	bl	405110 <__hi0bits>
  4055ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4055bc:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  4055c0:	6018      	str	r0, [r3, #0]
  4055c2:	4640      	mov	r0, r8
  4055c4:	b002      	add	sp, #8
  4055c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4055ca:	a801      	add	r0, sp, #4
  4055cc:	f7ff fdc0 	bl	405150 <__lo0bits>
  4055d0:	2401      	movs	r4, #1
  4055d2:	9b01      	ldr	r3, [sp, #4]
  4055d4:	f8c8 3014 	str.w	r3, [r8, #20]
  4055d8:	3020      	adds	r0, #32
  4055da:	f8c8 4010 	str.w	r4, [r8, #16]
  4055de:	2f00      	cmp	r7, #0
  4055e0:	d0e3      	beq.n	4055aa <__d2b+0x4e>
  4055e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4055e4:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4055e8:	4407      	add	r7, r0
  4055ea:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4055ee:	6037      	str	r7, [r6, #0]
  4055f0:	6018      	str	r0, [r3, #0]
  4055f2:	4640      	mov	r0, r8
  4055f4:	b002      	add	sp, #8
  4055f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4055fa:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4055fe:	f1c0 0120 	rsb	r1, r0, #32
  405602:	fa03 f101 	lsl.w	r1, r3, r1
  405606:	430a      	orrs	r2, r1
  405608:	40c3      	lsrs	r3, r0
  40560a:	9301      	str	r3, [sp, #4]
  40560c:	f8c8 2014 	str.w	r2, [r8, #20]
  405610:	e7c2      	b.n	405598 <__d2b+0x3c>
  405612:	bf00      	nop

00405614 <_realloc_r>:
  405614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405618:	4617      	mov	r7, r2
  40561a:	b083      	sub	sp, #12
  40561c:	460e      	mov	r6, r1
  40561e:	2900      	cmp	r1, #0
  405620:	f000 80e7 	beq.w	4057f2 <_realloc_r+0x1de>
  405624:	4681      	mov	r9, r0
  405626:	f107 050b 	add.w	r5, r7, #11
  40562a:	f7ff fcfb 	bl	405024 <__malloc_lock>
  40562e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  405632:	2d16      	cmp	r5, #22
  405634:	f023 0403 	bic.w	r4, r3, #3
  405638:	f1a6 0808 	sub.w	r8, r6, #8
  40563c:	d84c      	bhi.n	4056d8 <_realloc_r+0xc4>
  40563e:	2210      	movs	r2, #16
  405640:	4615      	mov	r5, r2
  405642:	42af      	cmp	r7, r5
  405644:	d84d      	bhi.n	4056e2 <_realloc_r+0xce>
  405646:	4294      	cmp	r4, r2
  405648:	f280 8084 	bge.w	405754 <_realloc_r+0x140>
  40564c:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 4059fc <_realloc_r+0x3e8>
  405650:	f8db 0008 	ldr.w	r0, [fp, #8]
  405654:	eb08 0104 	add.w	r1, r8, r4
  405658:	4288      	cmp	r0, r1
  40565a:	f000 80d6 	beq.w	40580a <_realloc_r+0x1f6>
  40565e:	6848      	ldr	r0, [r1, #4]
  405660:	f020 0e01 	bic.w	lr, r0, #1
  405664:	448e      	add	lr, r1
  405666:	f8de e004 	ldr.w	lr, [lr, #4]
  40566a:	f01e 0f01 	tst.w	lr, #1
  40566e:	d13f      	bne.n	4056f0 <_realloc_r+0xdc>
  405670:	f020 0003 	bic.w	r0, r0, #3
  405674:	4420      	add	r0, r4
  405676:	4290      	cmp	r0, r2
  405678:	f280 80c1 	bge.w	4057fe <_realloc_r+0x1ea>
  40567c:	07db      	lsls	r3, r3, #31
  40567e:	f100 808f 	bmi.w	4057a0 <_realloc_r+0x18c>
  405682:	f856 3c08 	ldr.w	r3, [r6, #-8]
  405686:	ebc3 0a08 	rsb	sl, r3, r8
  40568a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40568e:	f023 0303 	bic.w	r3, r3, #3
  405692:	eb00 0e03 	add.w	lr, r0, r3
  405696:	4596      	cmp	lr, r2
  405698:	db34      	blt.n	405704 <_realloc_r+0xf0>
  40569a:	68cb      	ldr	r3, [r1, #12]
  40569c:	688a      	ldr	r2, [r1, #8]
  40569e:	4657      	mov	r7, sl
  4056a0:	60d3      	str	r3, [r2, #12]
  4056a2:	609a      	str	r2, [r3, #8]
  4056a4:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4056a8:	f8da 300c 	ldr.w	r3, [sl, #12]
  4056ac:	60cb      	str	r3, [r1, #12]
  4056ae:	1f22      	subs	r2, r4, #4
  4056b0:	2a24      	cmp	r2, #36	; 0x24
  4056b2:	6099      	str	r1, [r3, #8]
  4056b4:	f200 8136 	bhi.w	405924 <_realloc_r+0x310>
  4056b8:	2a13      	cmp	r2, #19
  4056ba:	f240 80fd 	bls.w	4058b8 <_realloc_r+0x2a4>
  4056be:	6833      	ldr	r3, [r6, #0]
  4056c0:	f8ca 3008 	str.w	r3, [sl, #8]
  4056c4:	6873      	ldr	r3, [r6, #4]
  4056c6:	f8ca 300c 	str.w	r3, [sl, #12]
  4056ca:	2a1b      	cmp	r2, #27
  4056cc:	f200 8140 	bhi.w	405950 <_realloc_r+0x33c>
  4056d0:	3608      	adds	r6, #8
  4056d2:	f10a 0310 	add.w	r3, sl, #16
  4056d6:	e0f0      	b.n	4058ba <_realloc_r+0x2a6>
  4056d8:	f025 0507 	bic.w	r5, r5, #7
  4056dc:	2d00      	cmp	r5, #0
  4056de:	462a      	mov	r2, r5
  4056e0:	daaf      	bge.n	405642 <_realloc_r+0x2e>
  4056e2:	230c      	movs	r3, #12
  4056e4:	2000      	movs	r0, #0
  4056e6:	f8c9 3000 	str.w	r3, [r9]
  4056ea:	b003      	add	sp, #12
  4056ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056f0:	07d9      	lsls	r1, r3, #31
  4056f2:	d455      	bmi.n	4057a0 <_realloc_r+0x18c>
  4056f4:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4056f8:	ebc3 0a08 	rsb	sl, r3, r8
  4056fc:	f8da 3004 	ldr.w	r3, [sl, #4]
  405700:	f023 0303 	bic.w	r3, r3, #3
  405704:	4423      	add	r3, r4
  405706:	4293      	cmp	r3, r2
  405708:	db4a      	blt.n	4057a0 <_realloc_r+0x18c>
  40570a:	4657      	mov	r7, sl
  40570c:	f8da 100c 	ldr.w	r1, [sl, #12]
  405710:	f857 0f08 	ldr.w	r0, [r7, #8]!
  405714:	1f22      	subs	r2, r4, #4
  405716:	2a24      	cmp	r2, #36	; 0x24
  405718:	60c1      	str	r1, [r0, #12]
  40571a:	6088      	str	r0, [r1, #8]
  40571c:	f200 810e 	bhi.w	40593c <_realloc_r+0x328>
  405720:	2a13      	cmp	r2, #19
  405722:	f240 8109 	bls.w	405938 <_realloc_r+0x324>
  405726:	6831      	ldr	r1, [r6, #0]
  405728:	f8ca 1008 	str.w	r1, [sl, #8]
  40572c:	6871      	ldr	r1, [r6, #4]
  40572e:	f8ca 100c 	str.w	r1, [sl, #12]
  405732:	2a1b      	cmp	r2, #27
  405734:	f200 8121 	bhi.w	40597a <_realloc_r+0x366>
  405738:	3608      	adds	r6, #8
  40573a:	f10a 0210 	add.w	r2, sl, #16
  40573e:	6831      	ldr	r1, [r6, #0]
  405740:	6011      	str	r1, [r2, #0]
  405742:	6871      	ldr	r1, [r6, #4]
  405744:	6051      	str	r1, [r2, #4]
  405746:	68b1      	ldr	r1, [r6, #8]
  405748:	6091      	str	r1, [r2, #8]
  40574a:	461c      	mov	r4, r3
  40574c:	f8da 3004 	ldr.w	r3, [sl, #4]
  405750:	463e      	mov	r6, r7
  405752:	46d0      	mov	r8, sl
  405754:	1b62      	subs	r2, r4, r5
  405756:	2a0f      	cmp	r2, #15
  405758:	f003 0301 	and.w	r3, r3, #1
  40575c:	d80e      	bhi.n	40577c <_realloc_r+0x168>
  40575e:	4323      	orrs	r3, r4
  405760:	4444      	add	r4, r8
  405762:	f8c8 3004 	str.w	r3, [r8, #4]
  405766:	6863      	ldr	r3, [r4, #4]
  405768:	f043 0301 	orr.w	r3, r3, #1
  40576c:	6063      	str	r3, [r4, #4]
  40576e:	4648      	mov	r0, r9
  405770:	f7ff fc5a 	bl	405028 <__malloc_unlock>
  405774:	4630      	mov	r0, r6
  405776:	b003      	add	sp, #12
  405778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40577c:	eb08 0105 	add.w	r1, r8, r5
  405780:	431d      	orrs	r5, r3
  405782:	f042 0301 	orr.w	r3, r2, #1
  405786:	440a      	add	r2, r1
  405788:	f8c8 5004 	str.w	r5, [r8, #4]
  40578c:	604b      	str	r3, [r1, #4]
  40578e:	6853      	ldr	r3, [r2, #4]
  405790:	f043 0301 	orr.w	r3, r3, #1
  405794:	3108      	adds	r1, #8
  405796:	6053      	str	r3, [r2, #4]
  405798:	4648      	mov	r0, r9
  40579a:	f7fe ff5b 	bl	404654 <_free_r>
  40579e:	e7e6      	b.n	40576e <_realloc_r+0x15a>
  4057a0:	4639      	mov	r1, r7
  4057a2:	4648      	mov	r0, r9
  4057a4:	f7ff f864 	bl	404870 <_malloc_r>
  4057a8:	4607      	mov	r7, r0
  4057aa:	b1d8      	cbz	r0, 4057e4 <_realloc_r+0x1d0>
  4057ac:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4057b0:	f023 0201 	bic.w	r2, r3, #1
  4057b4:	4442      	add	r2, r8
  4057b6:	f1a0 0108 	sub.w	r1, r0, #8
  4057ba:	4291      	cmp	r1, r2
  4057bc:	f000 80ac 	beq.w	405918 <_realloc_r+0x304>
  4057c0:	1f22      	subs	r2, r4, #4
  4057c2:	2a24      	cmp	r2, #36	; 0x24
  4057c4:	f200 8099 	bhi.w	4058fa <_realloc_r+0x2e6>
  4057c8:	2a13      	cmp	r2, #19
  4057ca:	d86a      	bhi.n	4058a2 <_realloc_r+0x28e>
  4057cc:	4603      	mov	r3, r0
  4057ce:	4632      	mov	r2, r6
  4057d0:	6811      	ldr	r1, [r2, #0]
  4057d2:	6019      	str	r1, [r3, #0]
  4057d4:	6851      	ldr	r1, [r2, #4]
  4057d6:	6059      	str	r1, [r3, #4]
  4057d8:	6892      	ldr	r2, [r2, #8]
  4057da:	609a      	str	r2, [r3, #8]
  4057dc:	4631      	mov	r1, r6
  4057de:	4648      	mov	r0, r9
  4057e0:	f7fe ff38 	bl	404654 <_free_r>
  4057e4:	4648      	mov	r0, r9
  4057e6:	f7ff fc1f 	bl	405028 <__malloc_unlock>
  4057ea:	4638      	mov	r0, r7
  4057ec:	b003      	add	sp, #12
  4057ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4057f2:	4611      	mov	r1, r2
  4057f4:	b003      	add	sp, #12
  4057f6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4057fa:	f7ff b839 	b.w	404870 <_malloc_r>
  4057fe:	68ca      	ldr	r2, [r1, #12]
  405800:	6889      	ldr	r1, [r1, #8]
  405802:	4604      	mov	r4, r0
  405804:	60ca      	str	r2, [r1, #12]
  405806:	6091      	str	r1, [r2, #8]
  405808:	e7a4      	b.n	405754 <_realloc_r+0x140>
  40580a:	6841      	ldr	r1, [r0, #4]
  40580c:	f021 0103 	bic.w	r1, r1, #3
  405810:	4421      	add	r1, r4
  405812:	f105 0010 	add.w	r0, r5, #16
  405816:	4281      	cmp	r1, r0
  405818:	da5b      	bge.n	4058d2 <_realloc_r+0x2be>
  40581a:	07db      	lsls	r3, r3, #31
  40581c:	d4c0      	bmi.n	4057a0 <_realloc_r+0x18c>
  40581e:	f856 3c08 	ldr.w	r3, [r6, #-8]
  405822:	ebc3 0a08 	rsb	sl, r3, r8
  405826:	f8da 3004 	ldr.w	r3, [sl, #4]
  40582a:	f023 0303 	bic.w	r3, r3, #3
  40582e:	eb01 0c03 	add.w	ip, r1, r3
  405832:	4560      	cmp	r0, ip
  405834:	f73f af66 	bgt.w	405704 <_realloc_r+0xf0>
  405838:	4657      	mov	r7, sl
  40583a:	f8da 300c 	ldr.w	r3, [sl, #12]
  40583e:	f857 1f08 	ldr.w	r1, [r7, #8]!
  405842:	1f22      	subs	r2, r4, #4
  405844:	2a24      	cmp	r2, #36	; 0x24
  405846:	60cb      	str	r3, [r1, #12]
  405848:	6099      	str	r1, [r3, #8]
  40584a:	f200 80b8 	bhi.w	4059be <_realloc_r+0x3aa>
  40584e:	2a13      	cmp	r2, #19
  405850:	f240 80a9 	bls.w	4059a6 <_realloc_r+0x392>
  405854:	6833      	ldr	r3, [r6, #0]
  405856:	f8ca 3008 	str.w	r3, [sl, #8]
  40585a:	6873      	ldr	r3, [r6, #4]
  40585c:	f8ca 300c 	str.w	r3, [sl, #12]
  405860:	2a1b      	cmp	r2, #27
  405862:	f200 80b5 	bhi.w	4059d0 <_realloc_r+0x3bc>
  405866:	3608      	adds	r6, #8
  405868:	f10a 0310 	add.w	r3, sl, #16
  40586c:	6832      	ldr	r2, [r6, #0]
  40586e:	601a      	str	r2, [r3, #0]
  405870:	6872      	ldr	r2, [r6, #4]
  405872:	605a      	str	r2, [r3, #4]
  405874:	68b2      	ldr	r2, [r6, #8]
  405876:	609a      	str	r2, [r3, #8]
  405878:	eb0a 0205 	add.w	r2, sl, r5
  40587c:	ebc5 030c 	rsb	r3, r5, ip
  405880:	f043 0301 	orr.w	r3, r3, #1
  405884:	f8cb 2008 	str.w	r2, [fp, #8]
  405888:	6053      	str	r3, [r2, #4]
  40588a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40588e:	f003 0301 	and.w	r3, r3, #1
  405892:	431d      	orrs	r5, r3
  405894:	4648      	mov	r0, r9
  405896:	f8ca 5004 	str.w	r5, [sl, #4]
  40589a:	f7ff fbc5 	bl	405028 <__malloc_unlock>
  40589e:	4638      	mov	r0, r7
  4058a0:	e769      	b.n	405776 <_realloc_r+0x162>
  4058a2:	6833      	ldr	r3, [r6, #0]
  4058a4:	6003      	str	r3, [r0, #0]
  4058a6:	6873      	ldr	r3, [r6, #4]
  4058a8:	6043      	str	r3, [r0, #4]
  4058aa:	2a1b      	cmp	r2, #27
  4058ac:	d829      	bhi.n	405902 <_realloc_r+0x2ee>
  4058ae:	f100 0308 	add.w	r3, r0, #8
  4058b2:	f106 0208 	add.w	r2, r6, #8
  4058b6:	e78b      	b.n	4057d0 <_realloc_r+0x1bc>
  4058b8:	463b      	mov	r3, r7
  4058ba:	6832      	ldr	r2, [r6, #0]
  4058bc:	601a      	str	r2, [r3, #0]
  4058be:	6872      	ldr	r2, [r6, #4]
  4058c0:	605a      	str	r2, [r3, #4]
  4058c2:	68b2      	ldr	r2, [r6, #8]
  4058c4:	609a      	str	r2, [r3, #8]
  4058c6:	463e      	mov	r6, r7
  4058c8:	4674      	mov	r4, lr
  4058ca:	f8da 3004 	ldr.w	r3, [sl, #4]
  4058ce:	46d0      	mov	r8, sl
  4058d0:	e740      	b.n	405754 <_realloc_r+0x140>
  4058d2:	eb08 0205 	add.w	r2, r8, r5
  4058d6:	1b4b      	subs	r3, r1, r5
  4058d8:	f043 0301 	orr.w	r3, r3, #1
  4058dc:	f8cb 2008 	str.w	r2, [fp, #8]
  4058e0:	6053      	str	r3, [r2, #4]
  4058e2:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4058e6:	f003 0301 	and.w	r3, r3, #1
  4058ea:	431d      	orrs	r5, r3
  4058ec:	4648      	mov	r0, r9
  4058ee:	f846 5c04 	str.w	r5, [r6, #-4]
  4058f2:	f7ff fb99 	bl	405028 <__malloc_unlock>
  4058f6:	4630      	mov	r0, r6
  4058f8:	e73d      	b.n	405776 <_realloc_r+0x162>
  4058fa:	4631      	mov	r1, r6
  4058fc:	f7ff fb2e 	bl	404f5c <memmove>
  405900:	e76c      	b.n	4057dc <_realloc_r+0x1c8>
  405902:	68b3      	ldr	r3, [r6, #8]
  405904:	6083      	str	r3, [r0, #8]
  405906:	68f3      	ldr	r3, [r6, #12]
  405908:	60c3      	str	r3, [r0, #12]
  40590a:	2a24      	cmp	r2, #36	; 0x24
  40590c:	d02c      	beq.n	405968 <_realloc_r+0x354>
  40590e:	f100 0310 	add.w	r3, r0, #16
  405912:	f106 0210 	add.w	r2, r6, #16
  405916:	e75b      	b.n	4057d0 <_realloc_r+0x1bc>
  405918:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40591c:	f022 0203 	bic.w	r2, r2, #3
  405920:	4414      	add	r4, r2
  405922:	e717      	b.n	405754 <_realloc_r+0x140>
  405924:	4631      	mov	r1, r6
  405926:	4638      	mov	r0, r7
  405928:	4674      	mov	r4, lr
  40592a:	463e      	mov	r6, r7
  40592c:	f7ff fb16 	bl	404f5c <memmove>
  405930:	46d0      	mov	r8, sl
  405932:	f8da 3004 	ldr.w	r3, [sl, #4]
  405936:	e70d      	b.n	405754 <_realloc_r+0x140>
  405938:	463a      	mov	r2, r7
  40593a:	e700      	b.n	40573e <_realloc_r+0x12a>
  40593c:	4631      	mov	r1, r6
  40593e:	4638      	mov	r0, r7
  405940:	461c      	mov	r4, r3
  405942:	463e      	mov	r6, r7
  405944:	f7ff fb0a 	bl	404f5c <memmove>
  405948:	46d0      	mov	r8, sl
  40594a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40594e:	e701      	b.n	405754 <_realloc_r+0x140>
  405950:	68b3      	ldr	r3, [r6, #8]
  405952:	f8ca 3010 	str.w	r3, [sl, #16]
  405956:	68f3      	ldr	r3, [r6, #12]
  405958:	f8ca 3014 	str.w	r3, [sl, #20]
  40595c:	2a24      	cmp	r2, #36	; 0x24
  40595e:	d018      	beq.n	405992 <_realloc_r+0x37e>
  405960:	3610      	adds	r6, #16
  405962:	f10a 0318 	add.w	r3, sl, #24
  405966:	e7a8      	b.n	4058ba <_realloc_r+0x2a6>
  405968:	6933      	ldr	r3, [r6, #16]
  40596a:	6103      	str	r3, [r0, #16]
  40596c:	6973      	ldr	r3, [r6, #20]
  40596e:	6143      	str	r3, [r0, #20]
  405970:	f106 0218 	add.w	r2, r6, #24
  405974:	f100 0318 	add.w	r3, r0, #24
  405978:	e72a      	b.n	4057d0 <_realloc_r+0x1bc>
  40597a:	68b1      	ldr	r1, [r6, #8]
  40597c:	f8ca 1010 	str.w	r1, [sl, #16]
  405980:	68f1      	ldr	r1, [r6, #12]
  405982:	f8ca 1014 	str.w	r1, [sl, #20]
  405986:	2a24      	cmp	r2, #36	; 0x24
  405988:	d00f      	beq.n	4059aa <_realloc_r+0x396>
  40598a:	3610      	adds	r6, #16
  40598c:	f10a 0218 	add.w	r2, sl, #24
  405990:	e6d5      	b.n	40573e <_realloc_r+0x12a>
  405992:	6933      	ldr	r3, [r6, #16]
  405994:	f8ca 3018 	str.w	r3, [sl, #24]
  405998:	6973      	ldr	r3, [r6, #20]
  40599a:	f8ca 301c 	str.w	r3, [sl, #28]
  40599e:	3618      	adds	r6, #24
  4059a0:	f10a 0320 	add.w	r3, sl, #32
  4059a4:	e789      	b.n	4058ba <_realloc_r+0x2a6>
  4059a6:	463b      	mov	r3, r7
  4059a8:	e760      	b.n	40586c <_realloc_r+0x258>
  4059aa:	6932      	ldr	r2, [r6, #16]
  4059ac:	f8ca 2018 	str.w	r2, [sl, #24]
  4059b0:	6972      	ldr	r2, [r6, #20]
  4059b2:	f8ca 201c 	str.w	r2, [sl, #28]
  4059b6:	3618      	adds	r6, #24
  4059b8:	f10a 0220 	add.w	r2, sl, #32
  4059bc:	e6bf      	b.n	40573e <_realloc_r+0x12a>
  4059be:	4631      	mov	r1, r6
  4059c0:	4638      	mov	r0, r7
  4059c2:	f8cd c004 	str.w	ip, [sp, #4]
  4059c6:	f7ff fac9 	bl	404f5c <memmove>
  4059ca:	f8dd c004 	ldr.w	ip, [sp, #4]
  4059ce:	e753      	b.n	405878 <_realloc_r+0x264>
  4059d0:	68b3      	ldr	r3, [r6, #8]
  4059d2:	f8ca 3010 	str.w	r3, [sl, #16]
  4059d6:	68f3      	ldr	r3, [r6, #12]
  4059d8:	f8ca 3014 	str.w	r3, [sl, #20]
  4059dc:	2a24      	cmp	r2, #36	; 0x24
  4059de:	d003      	beq.n	4059e8 <_realloc_r+0x3d4>
  4059e0:	3610      	adds	r6, #16
  4059e2:	f10a 0318 	add.w	r3, sl, #24
  4059e6:	e741      	b.n	40586c <_realloc_r+0x258>
  4059e8:	6933      	ldr	r3, [r6, #16]
  4059ea:	f8ca 3018 	str.w	r3, [sl, #24]
  4059ee:	6973      	ldr	r3, [r6, #20]
  4059f0:	f8ca 301c 	str.w	r3, [sl, #28]
  4059f4:	3618      	adds	r6, #24
  4059f6:	f10a 0320 	add.w	r3, sl, #32
  4059fa:	e737      	b.n	40586c <_realloc_r+0x258>
  4059fc:	2000047c 	.word	0x2000047c

00405a00 <__fpclassifyd>:
  405a00:	b410      	push	{r4}
  405a02:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
  405a06:	d008      	beq.n	405a1a <__fpclassifyd+0x1a>
  405a08:	4b11      	ldr	r3, [pc, #68]	; (405a50 <__fpclassifyd+0x50>)
  405a0a:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  405a0e:	429a      	cmp	r2, r3
  405a10:	d808      	bhi.n	405a24 <__fpclassifyd+0x24>
  405a12:	2004      	movs	r0, #4
  405a14:	f85d 4b04 	ldr.w	r4, [sp], #4
  405a18:	4770      	bx	lr
  405a1a:	b918      	cbnz	r0, 405a24 <__fpclassifyd+0x24>
  405a1c:	2002      	movs	r0, #2
  405a1e:	f85d 4b04 	ldr.w	r4, [sp], #4
  405a22:	4770      	bx	lr
  405a24:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
  405a28:	4b09      	ldr	r3, [pc, #36]	; (405a50 <__fpclassifyd+0x50>)
  405a2a:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
  405a2e:	4299      	cmp	r1, r3
  405a30:	d9ef      	bls.n	405a12 <__fpclassifyd+0x12>
  405a32:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  405a36:	d201      	bcs.n	405a3c <__fpclassifyd+0x3c>
  405a38:	2003      	movs	r0, #3
  405a3a:	e7eb      	b.n	405a14 <__fpclassifyd+0x14>
  405a3c:	4b05      	ldr	r3, [pc, #20]	; (405a54 <__fpclassifyd+0x54>)
  405a3e:	429c      	cmp	r4, r3
  405a40:	d001      	beq.n	405a46 <__fpclassifyd+0x46>
  405a42:	2000      	movs	r0, #0
  405a44:	e7e6      	b.n	405a14 <__fpclassifyd+0x14>
  405a46:	fab0 f080 	clz	r0, r0
  405a4a:	0940      	lsrs	r0, r0, #5
  405a4c:	e7e2      	b.n	405a14 <__fpclassifyd+0x14>
  405a4e:	bf00      	nop
  405a50:	7fdfffff 	.word	0x7fdfffff
  405a54:	7ff00000 	.word	0x7ff00000

00405a58 <_sbrk_r>:
  405a58:	b538      	push	{r3, r4, r5, lr}
  405a5a:	4c07      	ldr	r4, [pc, #28]	; (405a78 <_sbrk_r+0x20>)
  405a5c:	2300      	movs	r3, #0
  405a5e:	4605      	mov	r5, r0
  405a60:	4608      	mov	r0, r1
  405a62:	6023      	str	r3, [r4, #0]
  405a64:	f7fb feb2 	bl	4017cc <_sbrk>
  405a68:	1c43      	adds	r3, r0, #1
  405a6a:	d000      	beq.n	405a6e <_sbrk_r+0x16>
  405a6c:	bd38      	pop	{r3, r4, r5, pc}
  405a6e:	6823      	ldr	r3, [r4, #0]
  405a70:	2b00      	cmp	r3, #0
  405a72:	d0fb      	beq.n	405a6c <_sbrk_r+0x14>
  405a74:	602b      	str	r3, [r5, #0]
  405a76:	bd38      	pop	{r3, r4, r5, pc}
  405a78:	20000d54 	.word	0x20000d54

00405a7c <__sread>:
  405a7c:	b510      	push	{r4, lr}
  405a7e:	460c      	mov	r4, r1
  405a80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405a84:	f000 f9ea 	bl	405e5c <_read_r>
  405a88:	2800      	cmp	r0, #0
  405a8a:	db03      	blt.n	405a94 <__sread+0x18>
  405a8c:	6d23      	ldr	r3, [r4, #80]	; 0x50
  405a8e:	4403      	add	r3, r0
  405a90:	6523      	str	r3, [r4, #80]	; 0x50
  405a92:	bd10      	pop	{r4, pc}
  405a94:	89a3      	ldrh	r3, [r4, #12]
  405a96:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  405a9a:	81a3      	strh	r3, [r4, #12]
  405a9c:	bd10      	pop	{r4, pc}
  405a9e:	bf00      	nop

00405aa0 <__swrite>:
  405aa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405aa4:	4616      	mov	r6, r2
  405aa6:	898a      	ldrh	r2, [r1, #12]
  405aa8:	461d      	mov	r5, r3
  405aaa:	05d3      	lsls	r3, r2, #23
  405aac:	460c      	mov	r4, r1
  405aae:	4607      	mov	r7, r0
  405ab0:	d506      	bpl.n	405ac0 <__swrite+0x20>
  405ab2:	2200      	movs	r2, #0
  405ab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405ab8:	2302      	movs	r3, #2
  405aba:	f000 f9bb 	bl	405e34 <_lseek_r>
  405abe:	89a2      	ldrh	r2, [r4, #12]
  405ac0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405ac4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  405ac8:	81a2      	strh	r2, [r4, #12]
  405aca:	4638      	mov	r0, r7
  405acc:	4632      	mov	r2, r6
  405ace:	462b      	mov	r3, r5
  405ad0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405ad4:	f000 b8c4 	b.w	405c60 <_write_r>

00405ad8 <__sseek>:
  405ad8:	b510      	push	{r4, lr}
  405ada:	460c      	mov	r4, r1
  405adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405ae0:	f000 f9a8 	bl	405e34 <_lseek_r>
  405ae4:	89a3      	ldrh	r3, [r4, #12]
  405ae6:	1c42      	adds	r2, r0, #1
  405ae8:	bf0e      	itee	eq
  405aea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  405aee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  405af2:	6520      	strne	r0, [r4, #80]	; 0x50
  405af4:	81a3      	strh	r3, [r4, #12]
  405af6:	bd10      	pop	{r4, pc}

00405af8 <__sclose>:
  405af8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405afc:	f000 b946 	b.w	405d8c <_close_r>

00405b00 <strlen>:
  405b00:	f020 0103 	bic.w	r1, r0, #3
  405b04:	f010 0003 	ands.w	r0, r0, #3
  405b08:	f1c0 0000 	rsb	r0, r0, #0
  405b0c:	f851 3b04 	ldr.w	r3, [r1], #4
  405b10:	f100 0c04 	add.w	ip, r0, #4
  405b14:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  405b18:	f06f 0200 	mvn.w	r2, #0
  405b1c:	bf1c      	itt	ne
  405b1e:	fa22 f20c 	lsrne.w	r2, r2, ip
  405b22:	4313      	orrne	r3, r2
  405b24:	f04f 0c01 	mov.w	ip, #1
  405b28:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  405b2c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  405b30:	eba3 020c 	sub.w	r2, r3, ip
  405b34:	ea22 0203 	bic.w	r2, r2, r3
  405b38:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  405b3c:	bf04      	itt	eq
  405b3e:	f851 3b04 	ldreq.w	r3, [r1], #4
  405b42:	3004      	addeq	r0, #4
  405b44:	d0f4      	beq.n	405b30 <strlen+0x30>
  405b46:	f1c2 0100 	rsb	r1, r2, #0
  405b4a:	ea02 0201 	and.w	r2, r2, r1
  405b4e:	fab2 f282 	clz	r2, r2
  405b52:	f1c2 021f 	rsb	r2, r2, #31
  405b56:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  405b5a:	4770      	bx	lr

00405b5c <__ssprint_r>:
  405b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405b60:	6893      	ldr	r3, [r2, #8]
  405b62:	f8d2 8000 	ldr.w	r8, [r2]
  405b66:	b083      	sub	sp, #12
  405b68:	4691      	mov	r9, r2
  405b6a:	2b00      	cmp	r3, #0
  405b6c:	d072      	beq.n	405c54 <__ssprint_r+0xf8>
  405b6e:	4607      	mov	r7, r0
  405b70:	f04f 0b00 	mov.w	fp, #0
  405b74:	6808      	ldr	r0, [r1, #0]
  405b76:	688b      	ldr	r3, [r1, #8]
  405b78:	460d      	mov	r5, r1
  405b7a:	465c      	mov	r4, fp
  405b7c:	2c00      	cmp	r4, #0
  405b7e:	d045      	beq.n	405c0c <__ssprint_r+0xb0>
  405b80:	429c      	cmp	r4, r3
  405b82:	461e      	mov	r6, r3
  405b84:	469a      	mov	sl, r3
  405b86:	d348      	bcc.n	405c1a <__ssprint_r+0xbe>
  405b88:	89ab      	ldrh	r3, [r5, #12]
  405b8a:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405b8e:	d02d      	beq.n	405bec <__ssprint_r+0x90>
  405b90:	696e      	ldr	r6, [r5, #20]
  405b92:	6929      	ldr	r1, [r5, #16]
  405b94:	eb06 0646 	add.w	r6, r6, r6, lsl #1
  405b98:	ebc1 0a00 	rsb	sl, r1, r0
  405b9c:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
  405ba0:	1c60      	adds	r0, r4, #1
  405ba2:	1076      	asrs	r6, r6, #1
  405ba4:	4450      	add	r0, sl
  405ba6:	4286      	cmp	r6, r0
  405ba8:	4632      	mov	r2, r6
  405baa:	bf3c      	itt	cc
  405bac:	4606      	movcc	r6, r0
  405bae:	4632      	movcc	r2, r6
  405bb0:	055b      	lsls	r3, r3, #21
  405bb2:	d535      	bpl.n	405c20 <__ssprint_r+0xc4>
  405bb4:	4611      	mov	r1, r2
  405bb6:	4638      	mov	r0, r7
  405bb8:	f7fe fe5a 	bl	404870 <_malloc_r>
  405bbc:	2800      	cmp	r0, #0
  405bbe:	d039      	beq.n	405c34 <__ssprint_r+0xd8>
  405bc0:	4652      	mov	r2, sl
  405bc2:	6929      	ldr	r1, [r5, #16]
  405bc4:	9001      	str	r0, [sp, #4]
  405bc6:	f7ff f92f 	bl	404e28 <memcpy>
  405bca:	89aa      	ldrh	r2, [r5, #12]
  405bcc:	9b01      	ldr	r3, [sp, #4]
  405bce:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405bd2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405bd6:	81aa      	strh	r2, [r5, #12]
  405bd8:	ebca 0206 	rsb	r2, sl, r6
  405bdc:	eb03 000a 	add.w	r0, r3, sl
  405be0:	616e      	str	r6, [r5, #20]
  405be2:	612b      	str	r3, [r5, #16]
  405be4:	6028      	str	r0, [r5, #0]
  405be6:	60aa      	str	r2, [r5, #8]
  405be8:	4626      	mov	r6, r4
  405bea:	46a2      	mov	sl, r4
  405bec:	4652      	mov	r2, sl
  405bee:	4659      	mov	r1, fp
  405bf0:	f7ff f9b4 	bl	404f5c <memmove>
  405bf4:	f8d9 2008 	ldr.w	r2, [r9, #8]
  405bf8:	68ab      	ldr	r3, [r5, #8]
  405bfa:	6828      	ldr	r0, [r5, #0]
  405bfc:	1b9b      	subs	r3, r3, r6
  405bfe:	4450      	add	r0, sl
  405c00:	1b14      	subs	r4, r2, r4
  405c02:	60ab      	str	r3, [r5, #8]
  405c04:	6028      	str	r0, [r5, #0]
  405c06:	f8c9 4008 	str.w	r4, [r9, #8]
  405c0a:	b31c      	cbz	r4, 405c54 <__ssprint_r+0xf8>
  405c0c:	f8d8 b000 	ldr.w	fp, [r8]
  405c10:	f8d8 4004 	ldr.w	r4, [r8, #4]
  405c14:	f108 0808 	add.w	r8, r8, #8
  405c18:	e7b0      	b.n	405b7c <__ssprint_r+0x20>
  405c1a:	4626      	mov	r6, r4
  405c1c:	46a2      	mov	sl, r4
  405c1e:	e7e5      	b.n	405bec <__ssprint_r+0x90>
  405c20:	4638      	mov	r0, r7
  405c22:	f7ff fcf7 	bl	405614 <_realloc_r>
  405c26:	4603      	mov	r3, r0
  405c28:	2800      	cmp	r0, #0
  405c2a:	d1d5      	bne.n	405bd8 <__ssprint_r+0x7c>
  405c2c:	4638      	mov	r0, r7
  405c2e:	6929      	ldr	r1, [r5, #16]
  405c30:	f7fe fd10 	bl	404654 <_free_r>
  405c34:	230c      	movs	r3, #12
  405c36:	603b      	str	r3, [r7, #0]
  405c38:	89ab      	ldrh	r3, [r5, #12]
  405c3a:	2200      	movs	r2, #0
  405c3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405c40:	f04f 30ff 	mov.w	r0, #4294967295
  405c44:	81ab      	strh	r3, [r5, #12]
  405c46:	f8c9 2008 	str.w	r2, [r9, #8]
  405c4a:	f8c9 2004 	str.w	r2, [r9, #4]
  405c4e:	b003      	add	sp, #12
  405c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405c54:	2000      	movs	r0, #0
  405c56:	f8c9 0004 	str.w	r0, [r9, #4]
  405c5a:	b003      	add	sp, #12
  405c5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405c60 <_write_r>:
  405c60:	b570      	push	{r4, r5, r6, lr}
  405c62:	4c08      	ldr	r4, [pc, #32]	; (405c84 <_write_r+0x24>)
  405c64:	4606      	mov	r6, r0
  405c66:	2500      	movs	r5, #0
  405c68:	4608      	mov	r0, r1
  405c6a:	4611      	mov	r1, r2
  405c6c:	461a      	mov	r2, r3
  405c6e:	6025      	str	r5, [r4, #0]
  405c70:	f7fa fac8 	bl	400204 <_write>
  405c74:	1c43      	adds	r3, r0, #1
  405c76:	d000      	beq.n	405c7a <_write_r+0x1a>
  405c78:	bd70      	pop	{r4, r5, r6, pc}
  405c7a:	6823      	ldr	r3, [r4, #0]
  405c7c:	2b00      	cmp	r3, #0
  405c7e:	d0fb      	beq.n	405c78 <_write_r+0x18>
  405c80:	6033      	str	r3, [r6, #0]
  405c82:	bd70      	pop	{r4, r5, r6, pc}
  405c84:	20000d54 	.word	0x20000d54

00405c88 <__register_exitproc>:
  405c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405c8c:	4c25      	ldr	r4, [pc, #148]	; (405d24 <__register_exitproc+0x9c>)
  405c8e:	6825      	ldr	r5, [r4, #0]
  405c90:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  405c94:	4606      	mov	r6, r0
  405c96:	4688      	mov	r8, r1
  405c98:	4692      	mov	sl, r2
  405c9a:	4699      	mov	r9, r3
  405c9c:	b3cc      	cbz	r4, 405d12 <__register_exitproc+0x8a>
  405c9e:	6860      	ldr	r0, [r4, #4]
  405ca0:	281f      	cmp	r0, #31
  405ca2:	dc18      	bgt.n	405cd6 <__register_exitproc+0x4e>
  405ca4:	1c43      	adds	r3, r0, #1
  405ca6:	b17e      	cbz	r6, 405cc8 <__register_exitproc+0x40>
  405ca8:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  405cac:	2101      	movs	r1, #1
  405cae:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  405cb2:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  405cb6:	fa01 f200 	lsl.w	r2, r1, r0
  405cba:	4317      	orrs	r7, r2
  405cbc:	2e02      	cmp	r6, #2
  405cbe:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  405cc2:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  405cc6:	d01e      	beq.n	405d06 <__register_exitproc+0x7e>
  405cc8:	3002      	adds	r0, #2
  405cca:	6063      	str	r3, [r4, #4]
  405ccc:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  405cd0:	2000      	movs	r0, #0
  405cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405cd6:	4b14      	ldr	r3, [pc, #80]	; (405d28 <__register_exitproc+0xa0>)
  405cd8:	b303      	cbz	r3, 405d1c <__register_exitproc+0x94>
  405cda:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405cde:	f7fe fdbf 	bl	404860 <malloc>
  405ce2:	4604      	mov	r4, r0
  405ce4:	b1d0      	cbz	r0, 405d1c <__register_exitproc+0x94>
  405ce6:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  405cea:	2700      	movs	r7, #0
  405cec:	e880 0088 	stmia.w	r0, {r3, r7}
  405cf0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405cf4:	4638      	mov	r0, r7
  405cf6:	2301      	movs	r3, #1
  405cf8:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  405cfc:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  405d00:	2e00      	cmp	r6, #0
  405d02:	d0e1      	beq.n	405cc8 <__register_exitproc+0x40>
  405d04:	e7d0      	b.n	405ca8 <__register_exitproc+0x20>
  405d06:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  405d0a:	430a      	orrs	r2, r1
  405d0c:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  405d10:	e7da      	b.n	405cc8 <__register_exitproc+0x40>
  405d12:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  405d16:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405d1a:	e7c0      	b.n	405c9e <__register_exitproc+0x16>
  405d1c:	f04f 30ff 	mov.w	r0, #4294967295
  405d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405d24:	004074cc 	.word	0x004074cc
  405d28:	00404861 	.word	0x00404861

00405d2c <_calloc_r>:
  405d2c:	b510      	push	{r4, lr}
  405d2e:	fb02 f101 	mul.w	r1, r2, r1
  405d32:	f7fe fd9d 	bl	404870 <_malloc_r>
  405d36:	4604      	mov	r4, r0
  405d38:	b168      	cbz	r0, 405d56 <_calloc_r+0x2a>
  405d3a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  405d3e:	f022 0203 	bic.w	r2, r2, #3
  405d42:	3a04      	subs	r2, #4
  405d44:	2a24      	cmp	r2, #36	; 0x24
  405d46:	d818      	bhi.n	405d7a <_calloc_r+0x4e>
  405d48:	2a13      	cmp	r2, #19
  405d4a:	d806      	bhi.n	405d5a <_calloc_r+0x2e>
  405d4c:	4603      	mov	r3, r0
  405d4e:	2200      	movs	r2, #0
  405d50:	601a      	str	r2, [r3, #0]
  405d52:	605a      	str	r2, [r3, #4]
  405d54:	609a      	str	r2, [r3, #8]
  405d56:	4620      	mov	r0, r4
  405d58:	bd10      	pop	{r4, pc}
  405d5a:	2300      	movs	r3, #0
  405d5c:	2a1b      	cmp	r2, #27
  405d5e:	6003      	str	r3, [r0, #0]
  405d60:	6043      	str	r3, [r0, #4]
  405d62:	d90f      	bls.n	405d84 <_calloc_r+0x58>
  405d64:	2a24      	cmp	r2, #36	; 0x24
  405d66:	6083      	str	r3, [r0, #8]
  405d68:	60c3      	str	r3, [r0, #12]
  405d6a:	bf05      	ittet	eq
  405d6c:	6103      	streq	r3, [r0, #16]
  405d6e:	6143      	streq	r3, [r0, #20]
  405d70:	f100 0310 	addne.w	r3, r0, #16
  405d74:	f100 0318 	addeq.w	r3, r0, #24
  405d78:	e7e9      	b.n	405d4e <_calloc_r+0x22>
  405d7a:	2100      	movs	r1, #0
  405d7c:	f7fb ff8c 	bl	401c98 <memset>
  405d80:	4620      	mov	r0, r4
  405d82:	bd10      	pop	{r4, pc}
  405d84:	f100 0308 	add.w	r3, r0, #8
  405d88:	e7e1      	b.n	405d4e <_calloc_r+0x22>
  405d8a:	bf00      	nop

00405d8c <_close_r>:
  405d8c:	b538      	push	{r3, r4, r5, lr}
  405d8e:	4c07      	ldr	r4, [pc, #28]	; (405dac <_close_r+0x20>)
  405d90:	2300      	movs	r3, #0
  405d92:	4605      	mov	r5, r0
  405d94:	4608      	mov	r0, r1
  405d96:	6023      	str	r3, [r4, #0]
  405d98:	f7fb fd32 	bl	401800 <_close>
  405d9c:	1c43      	adds	r3, r0, #1
  405d9e:	d000      	beq.n	405da2 <_close_r+0x16>
  405da0:	bd38      	pop	{r3, r4, r5, pc}
  405da2:	6823      	ldr	r3, [r4, #0]
  405da4:	2b00      	cmp	r3, #0
  405da6:	d0fb      	beq.n	405da0 <_close_r+0x14>
  405da8:	602b      	str	r3, [r5, #0]
  405daa:	bd38      	pop	{r3, r4, r5, pc}
  405dac:	20000d54 	.word	0x20000d54

00405db0 <_fclose_r>:
  405db0:	2900      	cmp	r1, #0
  405db2:	d03d      	beq.n	405e30 <_fclose_r+0x80>
  405db4:	b570      	push	{r4, r5, r6, lr}
  405db6:	4605      	mov	r5, r0
  405db8:	460c      	mov	r4, r1
  405dba:	b108      	cbz	r0, 405dc0 <_fclose_r+0x10>
  405dbc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405dbe:	b37b      	cbz	r3, 405e20 <_fclose_r+0x70>
  405dc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405dc4:	b90b      	cbnz	r3, 405dca <_fclose_r+0x1a>
  405dc6:	2000      	movs	r0, #0
  405dc8:	bd70      	pop	{r4, r5, r6, pc}
  405dca:	4628      	mov	r0, r5
  405dcc:	4621      	mov	r1, r4
  405dce:	f7fe fa95 	bl	4042fc <__sflush_r>
  405dd2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  405dd4:	4606      	mov	r6, r0
  405dd6:	b133      	cbz	r3, 405de6 <_fclose_r+0x36>
  405dd8:	4628      	mov	r0, r5
  405dda:	69e1      	ldr	r1, [r4, #28]
  405ddc:	4798      	blx	r3
  405dde:	2800      	cmp	r0, #0
  405de0:	bfb8      	it	lt
  405de2:	f04f 36ff 	movlt.w	r6, #4294967295
  405de6:	89a3      	ldrh	r3, [r4, #12]
  405de8:	061b      	lsls	r3, r3, #24
  405dea:	d41c      	bmi.n	405e26 <_fclose_r+0x76>
  405dec:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405dee:	b141      	cbz	r1, 405e02 <_fclose_r+0x52>
  405df0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405df4:	4299      	cmp	r1, r3
  405df6:	d002      	beq.n	405dfe <_fclose_r+0x4e>
  405df8:	4628      	mov	r0, r5
  405dfa:	f7fe fc2b 	bl	404654 <_free_r>
  405dfe:	2300      	movs	r3, #0
  405e00:	6323      	str	r3, [r4, #48]	; 0x30
  405e02:	6c61      	ldr	r1, [r4, #68]	; 0x44
  405e04:	b121      	cbz	r1, 405e10 <_fclose_r+0x60>
  405e06:	4628      	mov	r0, r5
  405e08:	f7fe fc24 	bl	404654 <_free_r>
  405e0c:	2300      	movs	r3, #0
  405e0e:	6463      	str	r3, [r4, #68]	; 0x44
  405e10:	f7fe fbb8 	bl	404584 <__sfp_lock_acquire>
  405e14:	2300      	movs	r3, #0
  405e16:	81a3      	strh	r3, [r4, #12]
  405e18:	f7fe fbb6 	bl	404588 <__sfp_lock_release>
  405e1c:	4630      	mov	r0, r6
  405e1e:	bd70      	pop	{r4, r5, r6, pc}
  405e20:	f7fe fbaa 	bl	404578 <__sinit>
  405e24:	e7cc      	b.n	405dc0 <_fclose_r+0x10>
  405e26:	4628      	mov	r0, r5
  405e28:	6921      	ldr	r1, [r4, #16]
  405e2a:	f7fe fc13 	bl	404654 <_free_r>
  405e2e:	e7dd      	b.n	405dec <_fclose_r+0x3c>
  405e30:	2000      	movs	r0, #0
  405e32:	4770      	bx	lr

00405e34 <_lseek_r>:
  405e34:	b570      	push	{r4, r5, r6, lr}
  405e36:	4c08      	ldr	r4, [pc, #32]	; (405e58 <_lseek_r+0x24>)
  405e38:	4606      	mov	r6, r0
  405e3a:	2500      	movs	r5, #0
  405e3c:	4608      	mov	r0, r1
  405e3e:	4611      	mov	r1, r2
  405e40:	461a      	mov	r2, r3
  405e42:	6025      	str	r5, [r4, #0]
  405e44:	f7fb fce0 	bl	401808 <_lseek>
  405e48:	1c43      	adds	r3, r0, #1
  405e4a:	d000      	beq.n	405e4e <_lseek_r+0x1a>
  405e4c:	bd70      	pop	{r4, r5, r6, pc}
  405e4e:	6823      	ldr	r3, [r4, #0]
  405e50:	2b00      	cmp	r3, #0
  405e52:	d0fb      	beq.n	405e4c <_lseek_r+0x18>
  405e54:	6033      	str	r3, [r6, #0]
  405e56:	bd70      	pop	{r4, r5, r6, pc}
  405e58:	20000d54 	.word	0x20000d54

00405e5c <_read_r>:
  405e5c:	b570      	push	{r4, r5, r6, lr}
  405e5e:	4c08      	ldr	r4, [pc, #32]	; (405e80 <_read_r+0x24>)
  405e60:	4606      	mov	r6, r0
  405e62:	2500      	movs	r5, #0
  405e64:	4608      	mov	r0, r1
  405e66:	4611      	mov	r1, r2
  405e68:	461a      	mov	r2, r3
  405e6a:	6025      	str	r5, [r4, #0]
  405e6c:	f7fa f9ac 	bl	4001c8 <_read>
  405e70:	1c43      	adds	r3, r0, #1
  405e72:	d000      	beq.n	405e76 <_read_r+0x1a>
  405e74:	bd70      	pop	{r4, r5, r6, pc}
  405e76:	6823      	ldr	r3, [r4, #0]
  405e78:	2b00      	cmp	r3, #0
  405e7a:	d0fb      	beq.n	405e74 <_read_r+0x18>
  405e7c:	6033      	str	r3, [r6, #0]
  405e7e:	bd70      	pop	{r4, r5, r6, pc}
  405e80:	20000d54 	.word	0x20000d54

00405e84 <__aeabi_drsub>:
  405e84:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405e88:	e002      	b.n	405e90 <__adddf3>
  405e8a:	bf00      	nop

00405e8c <__aeabi_dsub>:
  405e8c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405e90 <__adddf3>:
  405e90:	b530      	push	{r4, r5, lr}
  405e92:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405e96:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405e9a:	ea94 0f05 	teq	r4, r5
  405e9e:	bf08      	it	eq
  405ea0:	ea90 0f02 	teqeq	r0, r2
  405ea4:	bf1f      	itttt	ne
  405ea6:	ea54 0c00 	orrsne.w	ip, r4, r0
  405eaa:	ea55 0c02 	orrsne.w	ip, r5, r2
  405eae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405eb2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405eb6:	f000 80e2 	beq.w	40607e <__adddf3+0x1ee>
  405eba:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405ebe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405ec2:	bfb8      	it	lt
  405ec4:	426d      	neglt	r5, r5
  405ec6:	dd0c      	ble.n	405ee2 <__adddf3+0x52>
  405ec8:	442c      	add	r4, r5
  405eca:	ea80 0202 	eor.w	r2, r0, r2
  405ece:	ea81 0303 	eor.w	r3, r1, r3
  405ed2:	ea82 0000 	eor.w	r0, r2, r0
  405ed6:	ea83 0101 	eor.w	r1, r3, r1
  405eda:	ea80 0202 	eor.w	r2, r0, r2
  405ede:	ea81 0303 	eor.w	r3, r1, r3
  405ee2:	2d36      	cmp	r5, #54	; 0x36
  405ee4:	bf88      	it	hi
  405ee6:	bd30      	pophi	{r4, r5, pc}
  405ee8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405eec:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405ef0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405ef4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405ef8:	d002      	beq.n	405f00 <__adddf3+0x70>
  405efa:	4240      	negs	r0, r0
  405efc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405f00:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405f04:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405f08:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405f0c:	d002      	beq.n	405f14 <__adddf3+0x84>
  405f0e:	4252      	negs	r2, r2
  405f10:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405f14:	ea94 0f05 	teq	r4, r5
  405f18:	f000 80a7 	beq.w	40606a <__adddf3+0x1da>
  405f1c:	f1a4 0401 	sub.w	r4, r4, #1
  405f20:	f1d5 0e20 	rsbs	lr, r5, #32
  405f24:	db0d      	blt.n	405f42 <__adddf3+0xb2>
  405f26:	fa02 fc0e 	lsl.w	ip, r2, lr
  405f2a:	fa22 f205 	lsr.w	r2, r2, r5
  405f2e:	1880      	adds	r0, r0, r2
  405f30:	f141 0100 	adc.w	r1, r1, #0
  405f34:	fa03 f20e 	lsl.w	r2, r3, lr
  405f38:	1880      	adds	r0, r0, r2
  405f3a:	fa43 f305 	asr.w	r3, r3, r5
  405f3e:	4159      	adcs	r1, r3
  405f40:	e00e      	b.n	405f60 <__adddf3+0xd0>
  405f42:	f1a5 0520 	sub.w	r5, r5, #32
  405f46:	f10e 0e20 	add.w	lr, lr, #32
  405f4a:	2a01      	cmp	r2, #1
  405f4c:	fa03 fc0e 	lsl.w	ip, r3, lr
  405f50:	bf28      	it	cs
  405f52:	f04c 0c02 	orrcs.w	ip, ip, #2
  405f56:	fa43 f305 	asr.w	r3, r3, r5
  405f5a:	18c0      	adds	r0, r0, r3
  405f5c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405f60:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405f64:	d507      	bpl.n	405f76 <__adddf3+0xe6>
  405f66:	f04f 0e00 	mov.w	lr, #0
  405f6a:	f1dc 0c00 	rsbs	ip, ip, #0
  405f6e:	eb7e 0000 	sbcs.w	r0, lr, r0
  405f72:	eb6e 0101 	sbc.w	r1, lr, r1
  405f76:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405f7a:	d31b      	bcc.n	405fb4 <__adddf3+0x124>
  405f7c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405f80:	d30c      	bcc.n	405f9c <__adddf3+0x10c>
  405f82:	0849      	lsrs	r1, r1, #1
  405f84:	ea5f 0030 	movs.w	r0, r0, rrx
  405f88:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405f8c:	f104 0401 	add.w	r4, r4, #1
  405f90:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405f94:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405f98:	f080 809a 	bcs.w	4060d0 <__adddf3+0x240>
  405f9c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405fa0:	bf08      	it	eq
  405fa2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405fa6:	f150 0000 	adcs.w	r0, r0, #0
  405faa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405fae:	ea41 0105 	orr.w	r1, r1, r5
  405fb2:	bd30      	pop	{r4, r5, pc}
  405fb4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405fb8:	4140      	adcs	r0, r0
  405fba:	eb41 0101 	adc.w	r1, r1, r1
  405fbe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405fc2:	f1a4 0401 	sub.w	r4, r4, #1
  405fc6:	d1e9      	bne.n	405f9c <__adddf3+0x10c>
  405fc8:	f091 0f00 	teq	r1, #0
  405fcc:	bf04      	itt	eq
  405fce:	4601      	moveq	r1, r0
  405fd0:	2000      	moveq	r0, #0
  405fd2:	fab1 f381 	clz	r3, r1
  405fd6:	bf08      	it	eq
  405fd8:	3320      	addeq	r3, #32
  405fda:	f1a3 030b 	sub.w	r3, r3, #11
  405fde:	f1b3 0220 	subs.w	r2, r3, #32
  405fe2:	da0c      	bge.n	405ffe <__adddf3+0x16e>
  405fe4:	320c      	adds	r2, #12
  405fe6:	dd08      	ble.n	405ffa <__adddf3+0x16a>
  405fe8:	f102 0c14 	add.w	ip, r2, #20
  405fec:	f1c2 020c 	rsb	r2, r2, #12
  405ff0:	fa01 f00c 	lsl.w	r0, r1, ip
  405ff4:	fa21 f102 	lsr.w	r1, r1, r2
  405ff8:	e00c      	b.n	406014 <__adddf3+0x184>
  405ffa:	f102 0214 	add.w	r2, r2, #20
  405ffe:	bfd8      	it	le
  406000:	f1c2 0c20 	rsble	ip, r2, #32
  406004:	fa01 f102 	lsl.w	r1, r1, r2
  406008:	fa20 fc0c 	lsr.w	ip, r0, ip
  40600c:	bfdc      	itt	le
  40600e:	ea41 010c 	orrle.w	r1, r1, ip
  406012:	4090      	lslle	r0, r2
  406014:	1ae4      	subs	r4, r4, r3
  406016:	bfa2      	ittt	ge
  406018:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40601c:	4329      	orrge	r1, r5
  40601e:	bd30      	popge	{r4, r5, pc}
  406020:	ea6f 0404 	mvn.w	r4, r4
  406024:	3c1f      	subs	r4, #31
  406026:	da1c      	bge.n	406062 <__adddf3+0x1d2>
  406028:	340c      	adds	r4, #12
  40602a:	dc0e      	bgt.n	40604a <__adddf3+0x1ba>
  40602c:	f104 0414 	add.w	r4, r4, #20
  406030:	f1c4 0220 	rsb	r2, r4, #32
  406034:	fa20 f004 	lsr.w	r0, r0, r4
  406038:	fa01 f302 	lsl.w	r3, r1, r2
  40603c:	ea40 0003 	orr.w	r0, r0, r3
  406040:	fa21 f304 	lsr.w	r3, r1, r4
  406044:	ea45 0103 	orr.w	r1, r5, r3
  406048:	bd30      	pop	{r4, r5, pc}
  40604a:	f1c4 040c 	rsb	r4, r4, #12
  40604e:	f1c4 0220 	rsb	r2, r4, #32
  406052:	fa20 f002 	lsr.w	r0, r0, r2
  406056:	fa01 f304 	lsl.w	r3, r1, r4
  40605a:	ea40 0003 	orr.w	r0, r0, r3
  40605e:	4629      	mov	r1, r5
  406060:	bd30      	pop	{r4, r5, pc}
  406062:	fa21 f004 	lsr.w	r0, r1, r4
  406066:	4629      	mov	r1, r5
  406068:	bd30      	pop	{r4, r5, pc}
  40606a:	f094 0f00 	teq	r4, #0
  40606e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  406072:	bf06      	itte	eq
  406074:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  406078:	3401      	addeq	r4, #1
  40607a:	3d01      	subne	r5, #1
  40607c:	e74e      	b.n	405f1c <__adddf3+0x8c>
  40607e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406082:	bf18      	it	ne
  406084:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406088:	d029      	beq.n	4060de <__adddf3+0x24e>
  40608a:	ea94 0f05 	teq	r4, r5
  40608e:	bf08      	it	eq
  406090:	ea90 0f02 	teqeq	r0, r2
  406094:	d005      	beq.n	4060a2 <__adddf3+0x212>
  406096:	ea54 0c00 	orrs.w	ip, r4, r0
  40609a:	bf04      	itt	eq
  40609c:	4619      	moveq	r1, r3
  40609e:	4610      	moveq	r0, r2
  4060a0:	bd30      	pop	{r4, r5, pc}
  4060a2:	ea91 0f03 	teq	r1, r3
  4060a6:	bf1e      	ittt	ne
  4060a8:	2100      	movne	r1, #0
  4060aa:	2000      	movne	r0, #0
  4060ac:	bd30      	popne	{r4, r5, pc}
  4060ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4060b2:	d105      	bne.n	4060c0 <__adddf3+0x230>
  4060b4:	0040      	lsls	r0, r0, #1
  4060b6:	4149      	adcs	r1, r1
  4060b8:	bf28      	it	cs
  4060ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4060be:	bd30      	pop	{r4, r5, pc}
  4060c0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4060c4:	bf3c      	itt	cc
  4060c6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4060ca:	bd30      	popcc	{r4, r5, pc}
  4060cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4060d0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4060d4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4060d8:	f04f 0000 	mov.w	r0, #0
  4060dc:	bd30      	pop	{r4, r5, pc}
  4060de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4060e2:	bf1a      	itte	ne
  4060e4:	4619      	movne	r1, r3
  4060e6:	4610      	movne	r0, r2
  4060e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4060ec:	bf1c      	itt	ne
  4060ee:	460b      	movne	r3, r1
  4060f0:	4602      	movne	r2, r0
  4060f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4060f6:	bf06      	itte	eq
  4060f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4060fc:	ea91 0f03 	teqeq	r1, r3
  406100:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  406104:	bd30      	pop	{r4, r5, pc}
  406106:	bf00      	nop

00406108 <__aeabi_ui2d>:
  406108:	f090 0f00 	teq	r0, #0
  40610c:	bf04      	itt	eq
  40610e:	2100      	moveq	r1, #0
  406110:	4770      	bxeq	lr
  406112:	b530      	push	{r4, r5, lr}
  406114:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406118:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40611c:	f04f 0500 	mov.w	r5, #0
  406120:	f04f 0100 	mov.w	r1, #0
  406124:	e750      	b.n	405fc8 <__adddf3+0x138>
  406126:	bf00      	nop

00406128 <__aeabi_i2d>:
  406128:	f090 0f00 	teq	r0, #0
  40612c:	bf04      	itt	eq
  40612e:	2100      	moveq	r1, #0
  406130:	4770      	bxeq	lr
  406132:	b530      	push	{r4, r5, lr}
  406134:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406138:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40613c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  406140:	bf48      	it	mi
  406142:	4240      	negmi	r0, r0
  406144:	f04f 0100 	mov.w	r1, #0
  406148:	e73e      	b.n	405fc8 <__adddf3+0x138>
  40614a:	bf00      	nop

0040614c <__aeabi_f2d>:
  40614c:	0042      	lsls	r2, r0, #1
  40614e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  406152:	ea4f 0131 	mov.w	r1, r1, rrx
  406156:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40615a:	bf1f      	itttt	ne
  40615c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  406160:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406164:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  406168:	4770      	bxne	lr
  40616a:	f092 0f00 	teq	r2, #0
  40616e:	bf14      	ite	ne
  406170:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406174:	4770      	bxeq	lr
  406176:	b530      	push	{r4, r5, lr}
  406178:	f44f 7460 	mov.w	r4, #896	; 0x380
  40617c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406180:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406184:	e720      	b.n	405fc8 <__adddf3+0x138>
  406186:	bf00      	nop

00406188 <__aeabi_ul2d>:
  406188:	ea50 0201 	orrs.w	r2, r0, r1
  40618c:	bf08      	it	eq
  40618e:	4770      	bxeq	lr
  406190:	b530      	push	{r4, r5, lr}
  406192:	f04f 0500 	mov.w	r5, #0
  406196:	e00a      	b.n	4061ae <__aeabi_l2d+0x16>

00406198 <__aeabi_l2d>:
  406198:	ea50 0201 	orrs.w	r2, r0, r1
  40619c:	bf08      	it	eq
  40619e:	4770      	bxeq	lr
  4061a0:	b530      	push	{r4, r5, lr}
  4061a2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4061a6:	d502      	bpl.n	4061ae <__aeabi_l2d+0x16>
  4061a8:	4240      	negs	r0, r0
  4061aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4061ae:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4061b2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4061b6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4061ba:	f43f aedc 	beq.w	405f76 <__adddf3+0xe6>
  4061be:	f04f 0203 	mov.w	r2, #3
  4061c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4061c6:	bf18      	it	ne
  4061c8:	3203      	addne	r2, #3
  4061ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4061ce:	bf18      	it	ne
  4061d0:	3203      	addne	r2, #3
  4061d2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4061d6:	f1c2 0320 	rsb	r3, r2, #32
  4061da:	fa00 fc03 	lsl.w	ip, r0, r3
  4061de:	fa20 f002 	lsr.w	r0, r0, r2
  4061e2:	fa01 fe03 	lsl.w	lr, r1, r3
  4061e6:	ea40 000e 	orr.w	r0, r0, lr
  4061ea:	fa21 f102 	lsr.w	r1, r1, r2
  4061ee:	4414      	add	r4, r2
  4061f0:	e6c1      	b.n	405f76 <__adddf3+0xe6>
  4061f2:	bf00      	nop

004061f4 <__aeabi_dmul>:
  4061f4:	b570      	push	{r4, r5, r6, lr}
  4061f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4061fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4061fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406202:	bf1d      	ittte	ne
  406204:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406208:	ea94 0f0c 	teqne	r4, ip
  40620c:	ea95 0f0c 	teqne	r5, ip
  406210:	f000 f8de 	bleq	4063d0 <__aeabi_dmul+0x1dc>
  406214:	442c      	add	r4, r5
  406216:	ea81 0603 	eor.w	r6, r1, r3
  40621a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40621e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  406222:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  406226:	bf18      	it	ne
  406228:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40622c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406230:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406234:	d038      	beq.n	4062a8 <__aeabi_dmul+0xb4>
  406236:	fba0 ce02 	umull	ip, lr, r0, r2
  40623a:	f04f 0500 	mov.w	r5, #0
  40623e:	fbe1 e502 	umlal	lr, r5, r1, r2
  406242:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  406246:	fbe0 e503 	umlal	lr, r5, r0, r3
  40624a:	f04f 0600 	mov.w	r6, #0
  40624e:	fbe1 5603 	umlal	r5, r6, r1, r3
  406252:	f09c 0f00 	teq	ip, #0
  406256:	bf18      	it	ne
  406258:	f04e 0e01 	orrne.w	lr, lr, #1
  40625c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  406260:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  406264:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  406268:	d204      	bcs.n	406274 <__aeabi_dmul+0x80>
  40626a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40626e:	416d      	adcs	r5, r5
  406270:	eb46 0606 	adc.w	r6, r6, r6
  406274:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  406278:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40627c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  406280:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  406284:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  406288:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40628c:	bf88      	it	hi
  40628e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406292:	d81e      	bhi.n	4062d2 <__aeabi_dmul+0xde>
  406294:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  406298:	bf08      	it	eq
  40629a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40629e:	f150 0000 	adcs.w	r0, r0, #0
  4062a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4062a6:	bd70      	pop	{r4, r5, r6, pc}
  4062a8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4062ac:	ea46 0101 	orr.w	r1, r6, r1
  4062b0:	ea40 0002 	orr.w	r0, r0, r2
  4062b4:	ea81 0103 	eor.w	r1, r1, r3
  4062b8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4062bc:	bfc2      	ittt	gt
  4062be:	ebd4 050c 	rsbsgt	r5, r4, ip
  4062c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4062c6:	bd70      	popgt	{r4, r5, r6, pc}
  4062c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4062cc:	f04f 0e00 	mov.w	lr, #0
  4062d0:	3c01      	subs	r4, #1
  4062d2:	f300 80ab 	bgt.w	40642c <__aeabi_dmul+0x238>
  4062d6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4062da:	bfde      	ittt	le
  4062dc:	2000      	movle	r0, #0
  4062de:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4062e2:	bd70      	pople	{r4, r5, r6, pc}
  4062e4:	f1c4 0400 	rsb	r4, r4, #0
  4062e8:	3c20      	subs	r4, #32
  4062ea:	da35      	bge.n	406358 <__aeabi_dmul+0x164>
  4062ec:	340c      	adds	r4, #12
  4062ee:	dc1b      	bgt.n	406328 <__aeabi_dmul+0x134>
  4062f0:	f104 0414 	add.w	r4, r4, #20
  4062f4:	f1c4 0520 	rsb	r5, r4, #32
  4062f8:	fa00 f305 	lsl.w	r3, r0, r5
  4062fc:	fa20 f004 	lsr.w	r0, r0, r4
  406300:	fa01 f205 	lsl.w	r2, r1, r5
  406304:	ea40 0002 	orr.w	r0, r0, r2
  406308:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40630c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406310:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406314:	fa21 f604 	lsr.w	r6, r1, r4
  406318:	eb42 0106 	adc.w	r1, r2, r6
  40631c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406320:	bf08      	it	eq
  406322:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406326:	bd70      	pop	{r4, r5, r6, pc}
  406328:	f1c4 040c 	rsb	r4, r4, #12
  40632c:	f1c4 0520 	rsb	r5, r4, #32
  406330:	fa00 f304 	lsl.w	r3, r0, r4
  406334:	fa20 f005 	lsr.w	r0, r0, r5
  406338:	fa01 f204 	lsl.w	r2, r1, r4
  40633c:	ea40 0002 	orr.w	r0, r0, r2
  406340:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406344:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406348:	f141 0100 	adc.w	r1, r1, #0
  40634c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406350:	bf08      	it	eq
  406352:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406356:	bd70      	pop	{r4, r5, r6, pc}
  406358:	f1c4 0520 	rsb	r5, r4, #32
  40635c:	fa00 f205 	lsl.w	r2, r0, r5
  406360:	ea4e 0e02 	orr.w	lr, lr, r2
  406364:	fa20 f304 	lsr.w	r3, r0, r4
  406368:	fa01 f205 	lsl.w	r2, r1, r5
  40636c:	ea43 0302 	orr.w	r3, r3, r2
  406370:	fa21 f004 	lsr.w	r0, r1, r4
  406374:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406378:	fa21 f204 	lsr.w	r2, r1, r4
  40637c:	ea20 0002 	bic.w	r0, r0, r2
  406380:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  406384:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406388:	bf08      	it	eq
  40638a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40638e:	bd70      	pop	{r4, r5, r6, pc}
  406390:	f094 0f00 	teq	r4, #0
  406394:	d10f      	bne.n	4063b6 <__aeabi_dmul+0x1c2>
  406396:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40639a:	0040      	lsls	r0, r0, #1
  40639c:	eb41 0101 	adc.w	r1, r1, r1
  4063a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4063a4:	bf08      	it	eq
  4063a6:	3c01      	subeq	r4, #1
  4063a8:	d0f7      	beq.n	40639a <__aeabi_dmul+0x1a6>
  4063aa:	ea41 0106 	orr.w	r1, r1, r6
  4063ae:	f095 0f00 	teq	r5, #0
  4063b2:	bf18      	it	ne
  4063b4:	4770      	bxne	lr
  4063b6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4063ba:	0052      	lsls	r2, r2, #1
  4063bc:	eb43 0303 	adc.w	r3, r3, r3
  4063c0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4063c4:	bf08      	it	eq
  4063c6:	3d01      	subeq	r5, #1
  4063c8:	d0f7      	beq.n	4063ba <__aeabi_dmul+0x1c6>
  4063ca:	ea43 0306 	orr.w	r3, r3, r6
  4063ce:	4770      	bx	lr
  4063d0:	ea94 0f0c 	teq	r4, ip
  4063d4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4063d8:	bf18      	it	ne
  4063da:	ea95 0f0c 	teqne	r5, ip
  4063de:	d00c      	beq.n	4063fa <__aeabi_dmul+0x206>
  4063e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4063e4:	bf18      	it	ne
  4063e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4063ea:	d1d1      	bne.n	406390 <__aeabi_dmul+0x19c>
  4063ec:	ea81 0103 	eor.w	r1, r1, r3
  4063f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4063f4:	f04f 0000 	mov.w	r0, #0
  4063f8:	bd70      	pop	{r4, r5, r6, pc}
  4063fa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4063fe:	bf06      	itte	eq
  406400:	4610      	moveq	r0, r2
  406402:	4619      	moveq	r1, r3
  406404:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406408:	d019      	beq.n	40643e <__aeabi_dmul+0x24a>
  40640a:	ea94 0f0c 	teq	r4, ip
  40640e:	d102      	bne.n	406416 <__aeabi_dmul+0x222>
  406410:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  406414:	d113      	bne.n	40643e <__aeabi_dmul+0x24a>
  406416:	ea95 0f0c 	teq	r5, ip
  40641a:	d105      	bne.n	406428 <__aeabi_dmul+0x234>
  40641c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  406420:	bf1c      	itt	ne
  406422:	4610      	movne	r0, r2
  406424:	4619      	movne	r1, r3
  406426:	d10a      	bne.n	40643e <__aeabi_dmul+0x24a>
  406428:	ea81 0103 	eor.w	r1, r1, r3
  40642c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406430:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406434:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406438:	f04f 0000 	mov.w	r0, #0
  40643c:	bd70      	pop	{r4, r5, r6, pc}
  40643e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406442:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  406446:	bd70      	pop	{r4, r5, r6, pc}

00406448 <__aeabi_ddiv>:
  406448:	b570      	push	{r4, r5, r6, lr}
  40644a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40644e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406452:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406456:	bf1d      	ittte	ne
  406458:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40645c:	ea94 0f0c 	teqne	r4, ip
  406460:	ea95 0f0c 	teqne	r5, ip
  406464:	f000 f8a7 	bleq	4065b6 <__aeabi_ddiv+0x16e>
  406468:	eba4 0405 	sub.w	r4, r4, r5
  40646c:	ea81 0e03 	eor.w	lr, r1, r3
  406470:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406474:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406478:	f000 8088 	beq.w	40658c <__aeabi_ddiv+0x144>
  40647c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406480:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  406484:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  406488:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40648c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  406490:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  406494:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  406498:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40649c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4064a0:	429d      	cmp	r5, r3
  4064a2:	bf08      	it	eq
  4064a4:	4296      	cmpeq	r6, r2
  4064a6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4064aa:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4064ae:	d202      	bcs.n	4064b6 <__aeabi_ddiv+0x6e>
  4064b0:	085b      	lsrs	r3, r3, #1
  4064b2:	ea4f 0232 	mov.w	r2, r2, rrx
  4064b6:	1ab6      	subs	r6, r6, r2
  4064b8:	eb65 0503 	sbc.w	r5, r5, r3
  4064bc:	085b      	lsrs	r3, r3, #1
  4064be:	ea4f 0232 	mov.w	r2, r2, rrx
  4064c2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4064c6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4064ca:	ebb6 0e02 	subs.w	lr, r6, r2
  4064ce:	eb75 0e03 	sbcs.w	lr, r5, r3
  4064d2:	bf22      	ittt	cs
  4064d4:	1ab6      	subcs	r6, r6, r2
  4064d6:	4675      	movcs	r5, lr
  4064d8:	ea40 000c 	orrcs.w	r0, r0, ip
  4064dc:	085b      	lsrs	r3, r3, #1
  4064de:	ea4f 0232 	mov.w	r2, r2, rrx
  4064e2:	ebb6 0e02 	subs.w	lr, r6, r2
  4064e6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4064ea:	bf22      	ittt	cs
  4064ec:	1ab6      	subcs	r6, r6, r2
  4064ee:	4675      	movcs	r5, lr
  4064f0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4064f4:	085b      	lsrs	r3, r3, #1
  4064f6:	ea4f 0232 	mov.w	r2, r2, rrx
  4064fa:	ebb6 0e02 	subs.w	lr, r6, r2
  4064fe:	eb75 0e03 	sbcs.w	lr, r5, r3
  406502:	bf22      	ittt	cs
  406504:	1ab6      	subcs	r6, r6, r2
  406506:	4675      	movcs	r5, lr
  406508:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40650c:	085b      	lsrs	r3, r3, #1
  40650e:	ea4f 0232 	mov.w	r2, r2, rrx
  406512:	ebb6 0e02 	subs.w	lr, r6, r2
  406516:	eb75 0e03 	sbcs.w	lr, r5, r3
  40651a:	bf22      	ittt	cs
  40651c:	1ab6      	subcs	r6, r6, r2
  40651e:	4675      	movcs	r5, lr
  406520:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406524:	ea55 0e06 	orrs.w	lr, r5, r6
  406528:	d018      	beq.n	40655c <__aeabi_ddiv+0x114>
  40652a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40652e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406532:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406536:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40653a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40653e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406542:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406546:	d1c0      	bne.n	4064ca <__aeabi_ddiv+0x82>
  406548:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40654c:	d10b      	bne.n	406566 <__aeabi_ddiv+0x11e>
  40654e:	ea41 0100 	orr.w	r1, r1, r0
  406552:	f04f 0000 	mov.w	r0, #0
  406556:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40655a:	e7b6      	b.n	4064ca <__aeabi_ddiv+0x82>
  40655c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406560:	bf04      	itt	eq
  406562:	4301      	orreq	r1, r0
  406564:	2000      	moveq	r0, #0
  406566:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40656a:	bf88      	it	hi
  40656c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406570:	f63f aeaf 	bhi.w	4062d2 <__aeabi_dmul+0xde>
  406574:	ebb5 0c03 	subs.w	ip, r5, r3
  406578:	bf04      	itt	eq
  40657a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40657e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406582:	f150 0000 	adcs.w	r0, r0, #0
  406586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40658a:	bd70      	pop	{r4, r5, r6, pc}
  40658c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  406590:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  406594:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406598:	bfc2      	ittt	gt
  40659a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40659e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4065a2:	bd70      	popgt	{r4, r5, r6, pc}
  4065a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4065a8:	f04f 0e00 	mov.w	lr, #0
  4065ac:	3c01      	subs	r4, #1
  4065ae:	e690      	b.n	4062d2 <__aeabi_dmul+0xde>
  4065b0:	ea45 0e06 	orr.w	lr, r5, r6
  4065b4:	e68d      	b.n	4062d2 <__aeabi_dmul+0xde>
  4065b6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4065ba:	ea94 0f0c 	teq	r4, ip
  4065be:	bf08      	it	eq
  4065c0:	ea95 0f0c 	teqeq	r5, ip
  4065c4:	f43f af3b 	beq.w	40643e <__aeabi_dmul+0x24a>
  4065c8:	ea94 0f0c 	teq	r4, ip
  4065cc:	d10a      	bne.n	4065e4 <__aeabi_ddiv+0x19c>
  4065ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4065d2:	f47f af34 	bne.w	40643e <__aeabi_dmul+0x24a>
  4065d6:	ea95 0f0c 	teq	r5, ip
  4065da:	f47f af25 	bne.w	406428 <__aeabi_dmul+0x234>
  4065de:	4610      	mov	r0, r2
  4065e0:	4619      	mov	r1, r3
  4065e2:	e72c      	b.n	40643e <__aeabi_dmul+0x24a>
  4065e4:	ea95 0f0c 	teq	r5, ip
  4065e8:	d106      	bne.n	4065f8 <__aeabi_ddiv+0x1b0>
  4065ea:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4065ee:	f43f aefd 	beq.w	4063ec <__aeabi_dmul+0x1f8>
  4065f2:	4610      	mov	r0, r2
  4065f4:	4619      	mov	r1, r3
  4065f6:	e722      	b.n	40643e <__aeabi_dmul+0x24a>
  4065f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4065fc:	bf18      	it	ne
  4065fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406602:	f47f aec5 	bne.w	406390 <__aeabi_dmul+0x19c>
  406606:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40660a:	f47f af0d 	bne.w	406428 <__aeabi_dmul+0x234>
  40660e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406612:	f47f aeeb 	bne.w	4063ec <__aeabi_dmul+0x1f8>
  406616:	e712      	b.n	40643e <__aeabi_dmul+0x24a>

00406618 <__gedf2>:
  406618:	f04f 3cff 	mov.w	ip, #4294967295
  40661c:	e006      	b.n	40662c <__cmpdf2+0x4>
  40661e:	bf00      	nop

00406620 <__ledf2>:
  406620:	f04f 0c01 	mov.w	ip, #1
  406624:	e002      	b.n	40662c <__cmpdf2+0x4>
  406626:	bf00      	nop

00406628 <__cmpdf2>:
  406628:	f04f 0c01 	mov.w	ip, #1
  40662c:	f84d cd04 	str.w	ip, [sp, #-4]!
  406630:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406634:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406638:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40663c:	bf18      	it	ne
  40663e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406642:	d01b      	beq.n	40667c <__cmpdf2+0x54>
  406644:	b001      	add	sp, #4
  406646:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40664a:	bf0c      	ite	eq
  40664c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406650:	ea91 0f03 	teqne	r1, r3
  406654:	bf02      	ittt	eq
  406656:	ea90 0f02 	teqeq	r0, r2
  40665a:	2000      	moveq	r0, #0
  40665c:	4770      	bxeq	lr
  40665e:	f110 0f00 	cmn.w	r0, #0
  406662:	ea91 0f03 	teq	r1, r3
  406666:	bf58      	it	pl
  406668:	4299      	cmppl	r1, r3
  40666a:	bf08      	it	eq
  40666c:	4290      	cmpeq	r0, r2
  40666e:	bf2c      	ite	cs
  406670:	17d8      	asrcs	r0, r3, #31
  406672:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406676:	f040 0001 	orr.w	r0, r0, #1
  40667a:	4770      	bx	lr
  40667c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406680:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406684:	d102      	bne.n	40668c <__cmpdf2+0x64>
  406686:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40668a:	d107      	bne.n	40669c <__cmpdf2+0x74>
  40668c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406690:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406694:	d1d6      	bne.n	406644 <__cmpdf2+0x1c>
  406696:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40669a:	d0d3      	beq.n	406644 <__cmpdf2+0x1c>
  40669c:	f85d 0b04 	ldr.w	r0, [sp], #4
  4066a0:	4770      	bx	lr
  4066a2:	bf00      	nop

004066a4 <__aeabi_cdrcmple>:
  4066a4:	4684      	mov	ip, r0
  4066a6:	4610      	mov	r0, r2
  4066a8:	4662      	mov	r2, ip
  4066aa:	468c      	mov	ip, r1
  4066ac:	4619      	mov	r1, r3
  4066ae:	4663      	mov	r3, ip
  4066b0:	e000      	b.n	4066b4 <__aeabi_cdcmpeq>
  4066b2:	bf00      	nop

004066b4 <__aeabi_cdcmpeq>:
  4066b4:	b501      	push	{r0, lr}
  4066b6:	f7ff ffb7 	bl	406628 <__cmpdf2>
  4066ba:	2800      	cmp	r0, #0
  4066bc:	bf48      	it	mi
  4066be:	f110 0f00 	cmnmi.w	r0, #0
  4066c2:	bd01      	pop	{r0, pc}

004066c4 <__aeabi_dcmpeq>:
  4066c4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4066c8:	f7ff fff4 	bl	4066b4 <__aeabi_cdcmpeq>
  4066cc:	bf0c      	ite	eq
  4066ce:	2001      	moveq	r0, #1
  4066d0:	2000      	movne	r0, #0
  4066d2:	f85d fb08 	ldr.w	pc, [sp], #8
  4066d6:	bf00      	nop

004066d8 <__aeabi_dcmplt>:
  4066d8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4066dc:	f7ff ffea 	bl	4066b4 <__aeabi_cdcmpeq>
  4066e0:	bf34      	ite	cc
  4066e2:	2001      	movcc	r0, #1
  4066e4:	2000      	movcs	r0, #0
  4066e6:	f85d fb08 	ldr.w	pc, [sp], #8
  4066ea:	bf00      	nop

004066ec <__aeabi_dcmple>:
  4066ec:	f84d ed08 	str.w	lr, [sp, #-8]!
  4066f0:	f7ff ffe0 	bl	4066b4 <__aeabi_cdcmpeq>
  4066f4:	bf94      	ite	ls
  4066f6:	2001      	movls	r0, #1
  4066f8:	2000      	movhi	r0, #0
  4066fa:	f85d fb08 	ldr.w	pc, [sp], #8
  4066fe:	bf00      	nop

00406700 <__aeabi_dcmpge>:
  406700:	f84d ed08 	str.w	lr, [sp, #-8]!
  406704:	f7ff ffce 	bl	4066a4 <__aeabi_cdrcmple>
  406708:	bf94      	ite	ls
  40670a:	2001      	movls	r0, #1
  40670c:	2000      	movhi	r0, #0
  40670e:	f85d fb08 	ldr.w	pc, [sp], #8
  406712:	bf00      	nop

00406714 <__aeabi_dcmpgt>:
  406714:	f84d ed08 	str.w	lr, [sp, #-8]!
  406718:	f7ff ffc4 	bl	4066a4 <__aeabi_cdrcmple>
  40671c:	bf34      	ite	cc
  40671e:	2001      	movcc	r0, #1
  406720:	2000      	movcs	r0, #0
  406722:	f85d fb08 	ldr.w	pc, [sp], #8
  406726:	bf00      	nop

00406728 <__aeabi_d2iz>:
  406728:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40672c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  406730:	d215      	bcs.n	40675e <__aeabi_d2iz+0x36>
  406732:	d511      	bpl.n	406758 <__aeabi_d2iz+0x30>
  406734:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406738:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40673c:	d912      	bls.n	406764 <__aeabi_d2iz+0x3c>
  40673e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  406742:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406746:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40674a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40674e:	fa23 f002 	lsr.w	r0, r3, r2
  406752:	bf18      	it	ne
  406754:	4240      	negne	r0, r0
  406756:	4770      	bx	lr
  406758:	f04f 0000 	mov.w	r0, #0
  40675c:	4770      	bx	lr
  40675e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  406762:	d105      	bne.n	406770 <__aeabi_d2iz+0x48>
  406764:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406768:	bf08      	it	eq
  40676a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40676e:	4770      	bx	lr
  406770:	f04f 0000 	mov.w	r0, #0
  406774:	4770      	bx	lr
  406776:	bf00      	nop

00406778 <__aeabi_uldivmod>:
  406778:	b953      	cbnz	r3, 406790 <__aeabi_uldivmod+0x18>
  40677a:	b94a      	cbnz	r2, 406790 <__aeabi_uldivmod+0x18>
  40677c:	2900      	cmp	r1, #0
  40677e:	bf08      	it	eq
  406780:	2800      	cmpeq	r0, #0
  406782:	bf1c      	itt	ne
  406784:	f04f 31ff 	movne.w	r1, #4294967295
  406788:	f04f 30ff 	movne.w	r0, #4294967295
  40678c:	f000 b83c 	b.w	406808 <__aeabi_idiv0>
  406790:	b082      	sub	sp, #8
  406792:	46ec      	mov	ip, sp
  406794:	e92d 5000 	stmdb	sp!, {ip, lr}
  406798:	f000 f81e 	bl	4067d8 <__gnu_uldivmod_helper>
  40679c:	f8dd e004 	ldr.w	lr, [sp, #4]
  4067a0:	b002      	add	sp, #8
  4067a2:	bc0c      	pop	{r2, r3}
  4067a4:	4770      	bx	lr
  4067a6:	bf00      	nop

004067a8 <__gnu_ldivmod_helper>:
  4067a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4067ac:	9c06      	ldr	r4, [sp, #24]
  4067ae:	4615      	mov	r5, r2
  4067b0:	4606      	mov	r6, r0
  4067b2:	460f      	mov	r7, r1
  4067b4:	4698      	mov	r8, r3
  4067b6:	f000 f829 	bl	40680c <__divdi3>
  4067ba:	fb05 f301 	mul.w	r3, r5, r1
  4067be:	fb00 3808 	mla	r8, r0, r8, r3
  4067c2:	fba5 2300 	umull	r2, r3, r5, r0
  4067c6:	1ab2      	subs	r2, r6, r2
  4067c8:	4443      	add	r3, r8
  4067ca:	eb67 0303 	sbc.w	r3, r7, r3
  4067ce:	e9c4 2300 	strd	r2, r3, [r4]
  4067d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4067d6:	bf00      	nop

004067d8 <__gnu_uldivmod_helper>:
  4067d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4067dc:	9c06      	ldr	r4, [sp, #24]
  4067de:	4690      	mov	r8, r2
  4067e0:	4606      	mov	r6, r0
  4067e2:	460f      	mov	r7, r1
  4067e4:	461d      	mov	r5, r3
  4067e6:	f000 f95f 	bl	406aa8 <__udivdi3>
  4067ea:	fb00 f505 	mul.w	r5, r0, r5
  4067ee:	fba0 2308 	umull	r2, r3, r0, r8
  4067f2:	fb08 5501 	mla	r5, r8, r1, r5
  4067f6:	1ab2      	subs	r2, r6, r2
  4067f8:	442b      	add	r3, r5
  4067fa:	eb67 0303 	sbc.w	r3, r7, r3
  4067fe:	e9c4 2300 	strd	r2, r3, [r4]
  406802:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406806:	bf00      	nop

00406808 <__aeabi_idiv0>:
  406808:	4770      	bx	lr
  40680a:	bf00      	nop

0040680c <__divdi3>:
  40680c:	2900      	cmp	r1, #0
  40680e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  406812:	f2c0 80a6 	blt.w	406962 <__divdi3+0x156>
  406816:	2600      	movs	r6, #0
  406818:	2b00      	cmp	r3, #0
  40681a:	f2c0 809c 	blt.w	406956 <__divdi3+0x14a>
  40681e:	4688      	mov	r8, r1
  406820:	4694      	mov	ip, r2
  406822:	469e      	mov	lr, r3
  406824:	4615      	mov	r5, r2
  406826:	4604      	mov	r4, r0
  406828:	460f      	mov	r7, r1
  40682a:	2b00      	cmp	r3, #0
  40682c:	d13d      	bne.n	4068aa <__divdi3+0x9e>
  40682e:	428a      	cmp	r2, r1
  406830:	d959      	bls.n	4068e6 <__divdi3+0xda>
  406832:	fab2 f382 	clz	r3, r2
  406836:	b13b      	cbz	r3, 406848 <__divdi3+0x3c>
  406838:	f1c3 0220 	rsb	r2, r3, #32
  40683c:	409f      	lsls	r7, r3
  40683e:	fa20 f202 	lsr.w	r2, r0, r2
  406842:	409d      	lsls	r5, r3
  406844:	4317      	orrs	r7, r2
  406846:	409c      	lsls	r4, r3
  406848:	0c29      	lsrs	r1, r5, #16
  40684a:	0c22      	lsrs	r2, r4, #16
  40684c:	fbb7 fef1 	udiv	lr, r7, r1
  406850:	b2a8      	uxth	r0, r5
  406852:	fb01 771e 	mls	r7, r1, lr, r7
  406856:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  40685a:	fb00 f30e 	mul.w	r3, r0, lr
  40685e:	42bb      	cmp	r3, r7
  406860:	d90a      	bls.n	406878 <__divdi3+0x6c>
  406862:	197f      	adds	r7, r7, r5
  406864:	f10e 32ff 	add.w	r2, lr, #4294967295
  406868:	f080 8105 	bcs.w	406a76 <__divdi3+0x26a>
  40686c:	42bb      	cmp	r3, r7
  40686e:	f240 8102 	bls.w	406a76 <__divdi3+0x26a>
  406872:	f1ae 0e02 	sub.w	lr, lr, #2
  406876:	442f      	add	r7, r5
  406878:	1aff      	subs	r7, r7, r3
  40687a:	b2a4      	uxth	r4, r4
  40687c:	fbb7 f3f1 	udiv	r3, r7, r1
  406880:	fb01 7713 	mls	r7, r1, r3, r7
  406884:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  406888:	fb00 f003 	mul.w	r0, r0, r3
  40688c:	42b8      	cmp	r0, r7
  40688e:	d908      	bls.n	4068a2 <__divdi3+0x96>
  406890:	197f      	adds	r7, r7, r5
  406892:	f103 32ff 	add.w	r2, r3, #4294967295
  406896:	f080 80f0 	bcs.w	406a7a <__divdi3+0x26e>
  40689a:	42b8      	cmp	r0, r7
  40689c:	f240 80ed 	bls.w	406a7a <__divdi3+0x26e>
  4068a0:	3b02      	subs	r3, #2
  4068a2:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  4068a6:	2200      	movs	r2, #0
  4068a8:	e003      	b.n	4068b2 <__divdi3+0xa6>
  4068aa:	428b      	cmp	r3, r1
  4068ac:	d90f      	bls.n	4068ce <__divdi3+0xc2>
  4068ae:	2200      	movs	r2, #0
  4068b0:	4613      	mov	r3, r2
  4068b2:	1c34      	adds	r4, r6, #0
  4068b4:	bf18      	it	ne
  4068b6:	2401      	movne	r4, #1
  4068b8:	4260      	negs	r0, r4
  4068ba:	f04f 0500 	mov.w	r5, #0
  4068be:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  4068c2:	4058      	eors	r0, r3
  4068c4:	4051      	eors	r1, r2
  4068c6:	1900      	adds	r0, r0, r4
  4068c8:	4169      	adcs	r1, r5
  4068ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4068ce:	fab3 f283 	clz	r2, r3
  4068d2:	2a00      	cmp	r2, #0
  4068d4:	f040 8086 	bne.w	4069e4 <__divdi3+0x1d8>
  4068d8:	428b      	cmp	r3, r1
  4068da:	d302      	bcc.n	4068e2 <__divdi3+0xd6>
  4068dc:	4584      	cmp	ip, r0
  4068de:	f200 80db 	bhi.w	406a98 <__divdi3+0x28c>
  4068e2:	2301      	movs	r3, #1
  4068e4:	e7e5      	b.n	4068b2 <__divdi3+0xa6>
  4068e6:	b912      	cbnz	r2, 4068ee <__divdi3+0xe2>
  4068e8:	2301      	movs	r3, #1
  4068ea:	fbb3 f5f2 	udiv	r5, r3, r2
  4068ee:	fab5 f085 	clz	r0, r5
  4068f2:	2800      	cmp	r0, #0
  4068f4:	d13b      	bne.n	40696e <__divdi3+0x162>
  4068f6:	1b78      	subs	r0, r7, r5
  4068f8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  4068fc:	fa1f fc85 	uxth.w	ip, r5
  406900:	2201      	movs	r2, #1
  406902:	fbb0 f8fe 	udiv	r8, r0, lr
  406906:	0c21      	lsrs	r1, r4, #16
  406908:	fb0e 0718 	mls	r7, lr, r8, r0
  40690c:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  406910:	fb0c f308 	mul.w	r3, ip, r8
  406914:	42bb      	cmp	r3, r7
  406916:	d907      	bls.n	406928 <__divdi3+0x11c>
  406918:	197f      	adds	r7, r7, r5
  40691a:	f108 31ff 	add.w	r1, r8, #4294967295
  40691e:	d202      	bcs.n	406926 <__divdi3+0x11a>
  406920:	42bb      	cmp	r3, r7
  406922:	f200 80bd 	bhi.w	406aa0 <__divdi3+0x294>
  406926:	4688      	mov	r8, r1
  406928:	1aff      	subs	r7, r7, r3
  40692a:	b2a4      	uxth	r4, r4
  40692c:	fbb7 f3fe 	udiv	r3, r7, lr
  406930:	fb0e 7713 	mls	r7, lr, r3, r7
  406934:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  406938:	fb0c fc03 	mul.w	ip, ip, r3
  40693c:	45bc      	cmp	ip, r7
  40693e:	d907      	bls.n	406950 <__divdi3+0x144>
  406940:	197f      	adds	r7, r7, r5
  406942:	f103 31ff 	add.w	r1, r3, #4294967295
  406946:	d202      	bcs.n	40694e <__divdi3+0x142>
  406948:	45bc      	cmp	ip, r7
  40694a:	f200 80a7 	bhi.w	406a9c <__divdi3+0x290>
  40694e:	460b      	mov	r3, r1
  406950:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  406954:	e7ad      	b.n	4068b2 <__divdi3+0xa6>
  406956:	4252      	negs	r2, r2
  406958:	ea6f 0606 	mvn.w	r6, r6
  40695c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  406960:	e75d      	b.n	40681e <__divdi3+0x12>
  406962:	4240      	negs	r0, r0
  406964:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406968:	f04f 36ff 	mov.w	r6, #4294967295
  40696c:	e754      	b.n	406818 <__divdi3+0xc>
  40696e:	f1c0 0220 	rsb	r2, r0, #32
  406972:	fa24 f102 	lsr.w	r1, r4, r2
  406976:	fa07 f300 	lsl.w	r3, r7, r0
  40697a:	4085      	lsls	r5, r0
  40697c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406980:	40d7      	lsrs	r7, r2
  406982:	4319      	orrs	r1, r3
  406984:	fbb7 f2fe 	udiv	r2, r7, lr
  406988:	0c0b      	lsrs	r3, r1, #16
  40698a:	fb0e 7712 	mls	r7, lr, r2, r7
  40698e:	fa1f fc85 	uxth.w	ip, r5
  406992:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  406996:	fb0c f702 	mul.w	r7, ip, r2
  40699a:	429f      	cmp	r7, r3
  40699c:	fa04 f400 	lsl.w	r4, r4, r0
  4069a0:	d907      	bls.n	4069b2 <__divdi3+0x1a6>
  4069a2:	195b      	adds	r3, r3, r5
  4069a4:	f102 30ff 	add.w	r0, r2, #4294967295
  4069a8:	d274      	bcs.n	406a94 <__divdi3+0x288>
  4069aa:	429f      	cmp	r7, r3
  4069ac:	d972      	bls.n	406a94 <__divdi3+0x288>
  4069ae:	3a02      	subs	r2, #2
  4069b0:	442b      	add	r3, r5
  4069b2:	1bdf      	subs	r7, r3, r7
  4069b4:	b289      	uxth	r1, r1
  4069b6:	fbb7 f8fe 	udiv	r8, r7, lr
  4069ba:	fb0e 7318 	mls	r3, lr, r8, r7
  4069be:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  4069c2:	fb0c f708 	mul.w	r7, ip, r8
  4069c6:	429f      	cmp	r7, r3
  4069c8:	d908      	bls.n	4069dc <__divdi3+0x1d0>
  4069ca:	195b      	adds	r3, r3, r5
  4069cc:	f108 31ff 	add.w	r1, r8, #4294967295
  4069d0:	d25c      	bcs.n	406a8c <__divdi3+0x280>
  4069d2:	429f      	cmp	r7, r3
  4069d4:	d95a      	bls.n	406a8c <__divdi3+0x280>
  4069d6:	f1a8 0802 	sub.w	r8, r8, #2
  4069da:	442b      	add	r3, r5
  4069dc:	1bd8      	subs	r0, r3, r7
  4069de:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  4069e2:	e78e      	b.n	406902 <__divdi3+0xf6>
  4069e4:	f1c2 0320 	rsb	r3, r2, #32
  4069e8:	fa2c f103 	lsr.w	r1, ip, r3
  4069ec:	fa0e fe02 	lsl.w	lr, lr, r2
  4069f0:	fa20 f703 	lsr.w	r7, r0, r3
  4069f4:	ea41 0e0e 	orr.w	lr, r1, lr
  4069f8:	fa08 f002 	lsl.w	r0, r8, r2
  4069fc:	fa28 f103 	lsr.w	r1, r8, r3
  406a00:	ea4f 451e 	mov.w	r5, lr, lsr #16
  406a04:	4338      	orrs	r0, r7
  406a06:	fbb1 f8f5 	udiv	r8, r1, r5
  406a0a:	0c03      	lsrs	r3, r0, #16
  406a0c:	fb05 1118 	mls	r1, r5, r8, r1
  406a10:	fa1f f78e 	uxth.w	r7, lr
  406a14:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  406a18:	fb07 f308 	mul.w	r3, r7, r8
  406a1c:	428b      	cmp	r3, r1
  406a1e:	fa0c fc02 	lsl.w	ip, ip, r2
  406a22:	d909      	bls.n	406a38 <__divdi3+0x22c>
  406a24:	eb11 010e 	adds.w	r1, r1, lr
  406a28:	f108 39ff 	add.w	r9, r8, #4294967295
  406a2c:	d230      	bcs.n	406a90 <__divdi3+0x284>
  406a2e:	428b      	cmp	r3, r1
  406a30:	d92e      	bls.n	406a90 <__divdi3+0x284>
  406a32:	f1a8 0802 	sub.w	r8, r8, #2
  406a36:	4471      	add	r1, lr
  406a38:	1ac9      	subs	r1, r1, r3
  406a3a:	b280      	uxth	r0, r0
  406a3c:	fbb1 f3f5 	udiv	r3, r1, r5
  406a40:	fb05 1113 	mls	r1, r5, r3, r1
  406a44:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406a48:	fb07 f703 	mul.w	r7, r7, r3
  406a4c:	428f      	cmp	r7, r1
  406a4e:	d908      	bls.n	406a62 <__divdi3+0x256>
  406a50:	eb11 010e 	adds.w	r1, r1, lr
  406a54:	f103 30ff 	add.w	r0, r3, #4294967295
  406a58:	d216      	bcs.n	406a88 <__divdi3+0x27c>
  406a5a:	428f      	cmp	r7, r1
  406a5c:	d914      	bls.n	406a88 <__divdi3+0x27c>
  406a5e:	3b02      	subs	r3, #2
  406a60:	4471      	add	r1, lr
  406a62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  406a66:	1bc9      	subs	r1, r1, r7
  406a68:	fba3 890c 	umull	r8, r9, r3, ip
  406a6c:	4549      	cmp	r1, r9
  406a6e:	d309      	bcc.n	406a84 <__divdi3+0x278>
  406a70:	d005      	beq.n	406a7e <__divdi3+0x272>
  406a72:	2200      	movs	r2, #0
  406a74:	e71d      	b.n	4068b2 <__divdi3+0xa6>
  406a76:	4696      	mov	lr, r2
  406a78:	e6fe      	b.n	406878 <__divdi3+0x6c>
  406a7a:	4613      	mov	r3, r2
  406a7c:	e711      	b.n	4068a2 <__divdi3+0x96>
  406a7e:	4094      	lsls	r4, r2
  406a80:	4544      	cmp	r4, r8
  406a82:	d2f6      	bcs.n	406a72 <__divdi3+0x266>
  406a84:	3b01      	subs	r3, #1
  406a86:	e7f4      	b.n	406a72 <__divdi3+0x266>
  406a88:	4603      	mov	r3, r0
  406a8a:	e7ea      	b.n	406a62 <__divdi3+0x256>
  406a8c:	4688      	mov	r8, r1
  406a8e:	e7a5      	b.n	4069dc <__divdi3+0x1d0>
  406a90:	46c8      	mov	r8, r9
  406a92:	e7d1      	b.n	406a38 <__divdi3+0x22c>
  406a94:	4602      	mov	r2, r0
  406a96:	e78c      	b.n	4069b2 <__divdi3+0x1a6>
  406a98:	4613      	mov	r3, r2
  406a9a:	e70a      	b.n	4068b2 <__divdi3+0xa6>
  406a9c:	3b02      	subs	r3, #2
  406a9e:	e757      	b.n	406950 <__divdi3+0x144>
  406aa0:	f1a8 0802 	sub.w	r8, r8, #2
  406aa4:	442f      	add	r7, r5
  406aa6:	e73f      	b.n	406928 <__divdi3+0x11c>

00406aa8 <__udivdi3>:
  406aa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406aac:	2b00      	cmp	r3, #0
  406aae:	d144      	bne.n	406b3a <__udivdi3+0x92>
  406ab0:	428a      	cmp	r2, r1
  406ab2:	4615      	mov	r5, r2
  406ab4:	4604      	mov	r4, r0
  406ab6:	d94f      	bls.n	406b58 <__udivdi3+0xb0>
  406ab8:	fab2 f782 	clz	r7, r2
  406abc:	460e      	mov	r6, r1
  406abe:	b14f      	cbz	r7, 406ad4 <__udivdi3+0x2c>
  406ac0:	f1c7 0320 	rsb	r3, r7, #32
  406ac4:	40b9      	lsls	r1, r7
  406ac6:	fa20 f603 	lsr.w	r6, r0, r3
  406aca:	fa02 f507 	lsl.w	r5, r2, r7
  406ace:	430e      	orrs	r6, r1
  406ad0:	fa00 f407 	lsl.w	r4, r0, r7
  406ad4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406ad8:	0c23      	lsrs	r3, r4, #16
  406ada:	fbb6 f0fe 	udiv	r0, r6, lr
  406ade:	b2af      	uxth	r7, r5
  406ae0:	fb0e 6110 	mls	r1, lr, r0, r6
  406ae4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  406ae8:	fb07 f100 	mul.w	r1, r7, r0
  406aec:	4299      	cmp	r1, r3
  406aee:	d909      	bls.n	406b04 <__udivdi3+0x5c>
  406af0:	195b      	adds	r3, r3, r5
  406af2:	f100 32ff 	add.w	r2, r0, #4294967295
  406af6:	f080 80ec 	bcs.w	406cd2 <__udivdi3+0x22a>
  406afa:	4299      	cmp	r1, r3
  406afc:	f240 80e9 	bls.w	406cd2 <__udivdi3+0x22a>
  406b00:	3802      	subs	r0, #2
  406b02:	442b      	add	r3, r5
  406b04:	1a5a      	subs	r2, r3, r1
  406b06:	b2a4      	uxth	r4, r4
  406b08:	fbb2 f3fe 	udiv	r3, r2, lr
  406b0c:	fb0e 2213 	mls	r2, lr, r3, r2
  406b10:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  406b14:	fb07 f703 	mul.w	r7, r7, r3
  406b18:	4297      	cmp	r7, r2
  406b1a:	d908      	bls.n	406b2e <__udivdi3+0x86>
  406b1c:	1952      	adds	r2, r2, r5
  406b1e:	f103 31ff 	add.w	r1, r3, #4294967295
  406b22:	f080 80d8 	bcs.w	406cd6 <__udivdi3+0x22e>
  406b26:	4297      	cmp	r7, r2
  406b28:	f240 80d5 	bls.w	406cd6 <__udivdi3+0x22e>
  406b2c:	3b02      	subs	r3, #2
  406b2e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  406b32:	2600      	movs	r6, #0
  406b34:	4631      	mov	r1, r6
  406b36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406b3a:	428b      	cmp	r3, r1
  406b3c:	d847      	bhi.n	406bce <__udivdi3+0x126>
  406b3e:	fab3 f683 	clz	r6, r3
  406b42:	2e00      	cmp	r6, #0
  406b44:	d148      	bne.n	406bd8 <__udivdi3+0x130>
  406b46:	428b      	cmp	r3, r1
  406b48:	d302      	bcc.n	406b50 <__udivdi3+0xa8>
  406b4a:	4282      	cmp	r2, r0
  406b4c:	f200 80cd 	bhi.w	406cea <__udivdi3+0x242>
  406b50:	2001      	movs	r0, #1
  406b52:	4631      	mov	r1, r6
  406b54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406b58:	b912      	cbnz	r2, 406b60 <__udivdi3+0xb8>
  406b5a:	2501      	movs	r5, #1
  406b5c:	fbb5 f5f2 	udiv	r5, r5, r2
  406b60:	fab5 f885 	clz	r8, r5
  406b64:	f1b8 0f00 	cmp.w	r8, #0
  406b68:	d177      	bne.n	406c5a <__udivdi3+0x1b2>
  406b6a:	1b4a      	subs	r2, r1, r5
  406b6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406b70:	b2af      	uxth	r7, r5
  406b72:	2601      	movs	r6, #1
  406b74:	fbb2 f0fe 	udiv	r0, r2, lr
  406b78:	0c23      	lsrs	r3, r4, #16
  406b7a:	fb0e 2110 	mls	r1, lr, r0, r2
  406b7e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  406b82:	fb07 f300 	mul.w	r3, r7, r0
  406b86:	428b      	cmp	r3, r1
  406b88:	d907      	bls.n	406b9a <__udivdi3+0xf2>
  406b8a:	1949      	adds	r1, r1, r5
  406b8c:	f100 32ff 	add.w	r2, r0, #4294967295
  406b90:	d202      	bcs.n	406b98 <__udivdi3+0xf0>
  406b92:	428b      	cmp	r3, r1
  406b94:	f200 80ba 	bhi.w	406d0c <__udivdi3+0x264>
  406b98:	4610      	mov	r0, r2
  406b9a:	1ac9      	subs	r1, r1, r3
  406b9c:	b2a4      	uxth	r4, r4
  406b9e:	fbb1 f3fe 	udiv	r3, r1, lr
  406ba2:	fb0e 1113 	mls	r1, lr, r3, r1
  406ba6:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  406baa:	fb07 f703 	mul.w	r7, r7, r3
  406bae:	42a7      	cmp	r7, r4
  406bb0:	d908      	bls.n	406bc4 <__udivdi3+0x11c>
  406bb2:	1964      	adds	r4, r4, r5
  406bb4:	f103 32ff 	add.w	r2, r3, #4294967295
  406bb8:	f080 808f 	bcs.w	406cda <__udivdi3+0x232>
  406bbc:	42a7      	cmp	r7, r4
  406bbe:	f240 808c 	bls.w	406cda <__udivdi3+0x232>
  406bc2:	3b02      	subs	r3, #2
  406bc4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  406bc8:	4631      	mov	r1, r6
  406bca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406bce:	2600      	movs	r6, #0
  406bd0:	4630      	mov	r0, r6
  406bd2:	4631      	mov	r1, r6
  406bd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406bd8:	f1c6 0420 	rsb	r4, r6, #32
  406bdc:	fa22 f504 	lsr.w	r5, r2, r4
  406be0:	40b3      	lsls	r3, r6
  406be2:	432b      	orrs	r3, r5
  406be4:	fa20 fc04 	lsr.w	ip, r0, r4
  406be8:	fa01 f706 	lsl.w	r7, r1, r6
  406bec:	fa21 f504 	lsr.w	r5, r1, r4
  406bf0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  406bf4:	ea4c 0707 	orr.w	r7, ip, r7
  406bf8:	fbb5 f8fe 	udiv	r8, r5, lr
  406bfc:	0c39      	lsrs	r1, r7, #16
  406bfe:	fb0e 5518 	mls	r5, lr, r8, r5
  406c02:	fa1f fc83 	uxth.w	ip, r3
  406c06:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  406c0a:	fb0c f108 	mul.w	r1, ip, r8
  406c0e:	42a9      	cmp	r1, r5
  406c10:	fa02 f206 	lsl.w	r2, r2, r6
  406c14:	d904      	bls.n	406c20 <__udivdi3+0x178>
  406c16:	18ed      	adds	r5, r5, r3
  406c18:	f108 34ff 	add.w	r4, r8, #4294967295
  406c1c:	d367      	bcc.n	406cee <__udivdi3+0x246>
  406c1e:	46a0      	mov	r8, r4
  406c20:	1a6d      	subs	r5, r5, r1
  406c22:	b2bf      	uxth	r7, r7
  406c24:	fbb5 f4fe 	udiv	r4, r5, lr
  406c28:	fb0e 5514 	mls	r5, lr, r4, r5
  406c2c:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  406c30:	fb0c fc04 	mul.w	ip, ip, r4
  406c34:	458c      	cmp	ip, r1
  406c36:	d904      	bls.n	406c42 <__udivdi3+0x19a>
  406c38:	18c9      	adds	r1, r1, r3
  406c3a:	f104 35ff 	add.w	r5, r4, #4294967295
  406c3e:	d35c      	bcc.n	406cfa <__udivdi3+0x252>
  406c40:	462c      	mov	r4, r5
  406c42:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  406c46:	ebcc 0101 	rsb	r1, ip, r1
  406c4a:	fba4 2302 	umull	r2, r3, r4, r2
  406c4e:	4299      	cmp	r1, r3
  406c50:	d348      	bcc.n	406ce4 <__udivdi3+0x23c>
  406c52:	d044      	beq.n	406cde <__udivdi3+0x236>
  406c54:	4620      	mov	r0, r4
  406c56:	2600      	movs	r6, #0
  406c58:	e76c      	b.n	406b34 <__udivdi3+0x8c>
  406c5a:	f1c8 0420 	rsb	r4, r8, #32
  406c5e:	fa01 f308 	lsl.w	r3, r1, r8
  406c62:	fa05 f508 	lsl.w	r5, r5, r8
  406c66:	fa20 f704 	lsr.w	r7, r0, r4
  406c6a:	40e1      	lsrs	r1, r4
  406c6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406c70:	431f      	orrs	r7, r3
  406c72:	fbb1 f6fe 	udiv	r6, r1, lr
  406c76:	0c3a      	lsrs	r2, r7, #16
  406c78:	fb0e 1116 	mls	r1, lr, r6, r1
  406c7c:	fa1f fc85 	uxth.w	ip, r5
  406c80:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  406c84:	fb0c f206 	mul.w	r2, ip, r6
  406c88:	429a      	cmp	r2, r3
  406c8a:	fa00 f408 	lsl.w	r4, r0, r8
  406c8e:	d907      	bls.n	406ca0 <__udivdi3+0x1f8>
  406c90:	195b      	adds	r3, r3, r5
  406c92:	f106 31ff 	add.w	r1, r6, #4294967295
  406c96:	d237      	bcs.n	406d08 <__udivdi3+0x260>
  406c98:	429a      	cmp	r2, r3
  406c9a:	d935      	bls.n	406d08 <__udivdi3+0x260>
  406c9c:	3e02      	subs	r6, #2
  406c9e:	442b      	add	r3, r5
  406ca0:	1a9b      	subs	r3, r3, r2
  406ca2:	b2bf      	uxth	r7, r7
  406ca4:	fbb3 f0fe 	udiv	r0, r3, lr
  406ca8:	fb0e 3310 	mls	r3, lr, r0, r3
  406cac:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  406cb0:	fb0c f100 	mul.w	r1, ip, r0
  406cb4:	4299      	cmp	r1, r3
  406cb6:	d907      	bls.n	406cc8 <__udivdi3+0x220>
  406cb8:	195b      	adds	r3, r3, r5
  406cba:	f100 32ff 	add.w	r2, r0, #4294967295
  406cbe:	d221      	bcs.n	406d04 <__udivdi3+0x25c>
  406cc0:	4299      	cmp	r1, r3
  406cc2:	d91f      	bls.n	406d04 <__udivdi3+0x25c>
  406cc4:	3802      	subs	r0, #2
  406cc6:	442b      	add	r3, r5
  406cc8:	1a5a      	subs	r2, r3, r1
  406cca:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  406cce:	4667      	mov	r7, ip
  406cd0:	e750      	b.n	406b74 <__udivdi3+0xcc>
  406cd2:	4610      	mov	r0, r2
  406cd4:	e716      	b.n	406b04 <__udivdi3+0x5c>
  406cd6:	460b      	mov	r3, r1
  406cd8:	e729      	b.n	406b2e <__udivdi3+0x86>
  406cda:	4613      	mov	r3, r2
  406cdc:	e772      	b.n	406bc4 <__udivdi3+0x11c>
  406cde:	40b0      	lsls	r0, r6
  406ce0:	4290      	cmp	r0, r2
  406ce2:	d2b7      	bcs.n	406c54 <__udivdi3+0x1ac>
  406ce4:	1e60      	subs	r0, r4, #1
  406ce6:	2600      	movs	r6, #0
  406ce8:	e724      	b.n	406b34 <__udivdi3+0x8c>
  406cea:	4630      	mov	r0, r6
  406cec:	e722      	b.n	406b34 <__udivdi3+0x8c>
  406cee:	42a9      	cmp	r1, r5
  406cf0:	d995      	bls.n	406c1e <__udivdi3+0x176>
  406cf2:	f1a8 0802 	sub.w	r8, r8, #2
  406cf6:	441d      	add	r5, r3
  406cf8:	e792      	b.n	406c20 <__udivdi3+0x178>
  406cfa:	458c      	cmp	ip, r1
  406cfc:	d9a0      	bls.n	406c40 <__udivdi3+0x198>
  406cfe:	3c02      	subs	r4, #2
  406d00:	4419      	add	r1, r3
  406d02:	e79e      	b.n	406c42 <__udivdi3+0x19a>
  406d04:	4610      	mov	r0, r2
  406d06:	e7df      	b.n	406cc8 <__udivdi3+0x220>
  406d08:	460e      	mov	r6, r1
  406d0a:	e7c9      	b.n	406ca0 <__udivdi3+0x1f8>
  406d0c:	3802      	subs	r0, #2
  406d0e:	4429      	add	r1, r5
  406d10:	e743      	b.n	406b9a <__udivdi3+0xf2>
  406d12:	bf00      	nop

00406d14 <p_uc_charset10x14>:
	...
  406d30:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  406d40:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  406d50:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  406d60:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  406d70:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  406d80:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  406d90:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  406da0:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  406db8:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  406dc8:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  406dd8:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  406de8:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  406df8:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  406e08:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  406e18:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  406e28:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  406e40:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  406e50:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  406e60:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  406e70:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  406e80:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  406e90:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  406ea0:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  406eb0:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  406ec0:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  406ed0:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  406ee0:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  406ef0:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  406f00:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  406f10:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  406f20:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  406f30:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  406f40:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  406f50:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  406f60:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  406f70:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  406f80:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  406f90:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  406fa0:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  406fb0:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  406fc0:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  406fd0:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  406fe0:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  406ff0:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  407000:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  407010:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  407020:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  407030:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  407040:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  407050:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  407060:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  407070:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  407080:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  407090:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  4070a0:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  4070b0:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  4070c0:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4070d0:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  4070e0:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  4070f0:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  407100:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  407110:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  407120:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  407130:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  407140:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  407150:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  407160:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  407170:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  407180:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  407190:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  4071a0:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  4071b0:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  4071c0:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  4071d0:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  4071e0:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  4071f0:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  407200:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  407210:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  407220:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  407230:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  407240:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  407250:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  407260:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  407270:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  407280:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  407290:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  4072a0:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  4072b0:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  4072c0:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  4072d0:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  4072e0:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  4072f0:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  407300:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  407310:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  407320:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  407330:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  407340:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  407350:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  407360:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  407370:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  407380:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  407390:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  4073a0:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  4073b0:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  4073c0:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  4073d0:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  4073e0:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  4073f0:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  407400:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  407410:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  407420:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  407430:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  407440:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  407450:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  407460:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  407470:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  407480:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  407490:	fcff fcff 6425 0000 0034 0000 6f52 7264     ....%d..4...Rodr
  4074a0:	6769 006f 7245 6369 0000 0000 6854 6169     igo.Eric....Thia
  4074b0:	6f67 0000 6f43 746e 6461 726f 203a 0000     go..Contador: ..
  4074c0:	6954 656d 003a 0000 0043 0000               Time:...C...

004074cc <_global_impure_ptr>:
  4074cc:	0018 2000                                   ... 

004074d0 <zeroes.6911>:
  4074d0:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

004074e0 <blanks.6910>:
  4074e0:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4074f0:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  407500:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  407510:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  407520:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  407530:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
  407540:	614e 004e 4f50 4953 0058 0000 002e 0000     NaN.POSIX.......

00407550 <__mprec_tens>:
  407550:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  407560:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  407570:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  407580:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  407590:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  4075a0:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4075b0:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  4075c0:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  4075d0:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4075e0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4075f0:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  407600:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  407610:	9db4 79d9 7843 44ea                         ...yCx.D

00407618 <p05.5302>:
  407618:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

00407628 <__mprec_bigtens>:
  407628:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  407638:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  407648:	bf3c 7f73 4fdd 7515                         <.s..O.u

00407650 <_init>:
  407650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407652:	bf00      	nop
  407654:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407656:	bc08      	pop	{r3}
  407658:	469e      	mov	lr, r3
  40765a:	4770      	bx	lr

0040765c <__init_array_start>:
  40765c:	0040331d 	.word	0x0040331d

00407660 <__frame_dummy_init_array_entry>:
  407660:	004000f1                                ..@.

00407664 <_fini>:
  407664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407666:	bf00      	nop
  407668:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40766a:	bc08      	pop	{r3}
  40766c:	469e      	mov	lr, r3
  40766e:	4770      	bx	lr

00407670 <__fini_array_start>:
  407670:	004000cd 	.word	0x004000cd
