/*
 * Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
 * 
 * On Sat Nov  8 02:07:45 IST 2025
 * 
 */

/* Generation options: */
#ifndef __mkViterbi_h__
#define __mkViterbi_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkFP32_Adder.h"


/* Class declaration for the mkViterbi module */
class MOD_mkViterbi : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mkFP32_Adder INST_adder;
  MOD_Reg<tUInt8> INST_bt_buffer;
  MOD_Reg<tUInt32> INST_bt_max;
  MOD_Reg<tUInt8> INST_bt_ready;
  MOD_Reg<tUInt32> INST_bt_t_ctr;
  MOD_Reg<tUInt32> INST_curr_0;
  MOD_Reg<tUInt32> INST_curr_1;
  MOD_Reg<tUInt32> INST_curr_10;
  MOD_Reg<tUInt32> INST_curr_11;
  MOD_Reg<tUInt32> INST_curr_12;
  MOD_Reg<tUInt32> INST_curr_13;
  MOD_Reg<tUInt32> INST_curr_14;
  MOD_Reg<tUInt32> INST_curr_15;
  MOD_Reg<tUInt32> INST_curr_16;
  MOD_Reg<tUInt32> INST_curr_17;
  MOD_Reg<tUInt32> INST_curr_18;
  MOD_Reg<tUInt32> INST_curr_19;
  MOD_Reg<tUInt32> INST_curr_2;
  MOD_Reg<tUInt32> INST_curr_20;
  MOD_Reg<tUInt32> INST_curr_21;
  MOD_Reg<tUInt32> INST_curr_22;
  MOD_Reg<tUInt32> INST_curr_23;
  MOD_Reg<tUInt32> INST_curr_24;
  MOD_Reg<tUInt32> INST_curr_25;
  MOD_Reg<tUInt32> INST_curr_26;
  MOD_Reg<tUInt32> INST_curr_27;
  MOD_Reg<tUInt32> INST_curr_28;
  MOD_Reg<tUInt32> INST_curr_29;
  MOD_Reg<tUInt32> INST_curr_3;
  MOD_Reg<tUInt32> INST_curr_30;
  MOD_Reg<tUInt32> INST_curr_31;
  MOD_Reg<tUInt32> INST_curr_4;
  MOD_Reg<tUInt32> INST_curr_5;
  MOD_Reg<tUInt32> INST_curr_6;
  MOD_Reg<tUInt32> INST_curr_7;
  MOD_Reg<tUInt32> INST_curr_8;
  MOD_Reg<tUInt32> INST_curr_9;
  MOD_Reg<tUInt32> INST_emission_buffer;
  MOD_Reg<tUInt8> INST_emission_ready;
  MOD_Reg<tUInt8> INST_i_ctr;
  MOD_Reg<tUInt8> INST_init_done_flag;
  MOD_Reg<tUInt8> INST_init_state;
  MOD_Reg<tUInt8> INST_j_ctr;
  MOD_Reg<tUInt8> INST_loop_done_flag;
  MOD_Reg<tUInt8> INST_m_reg;
  MOD_Reg<tUInt8> INST_machine_state;
  MOD_Reg<tUInt8> INST_max_path;
  MOD_Reg<tUInt32> INST_max_reg;
  MOD_Reg<tUInt8> INST_max_state_reg;
  MOD_Reg<tUInt8> INST_n_and_m_loaded;
  MOD_Reg<tUInt8> INST_n_reg;
  MOD_Reg<tUInt32> INST_outcome_buffer;
  MOD_Reg<tUInt32> INST_outcome_idx;
  MOD_Reg<tUInt8> INST_outcome_ready;
  MOD_Reg<tUInt8> INST_path_buffer;
  MOD_Reg<tUInt8> INST_path_ready;
  MOD_Reg<tUInt32> INST_prev_0;
  MOD_Reg<tUInt32> INST_prev_1;
  MOD_Reg<tUInt32> INST_prev_10;
  MOD_Reg<tUInt32> INST_prev_11;
  MOD_Reg<tUInt32> INST_prev_12;
  MOD_Reg<tUInt32> INST_prev_13;
  MOD_Reg<tUInt32> INST_prev_14;
  MOD_Reg<tUInt32> INST_prev_15;
  MOD_Reg<tUInt32> INST_prev_16;
  MOD_Reg<tUInt32> INST_prev_17;
  MOD_Reg<tUInt32> INST_prev_18;
  MOD_Reg<tUInt32> INST_prev_19;
  MOD_Reg<tUInt32> INST_prev_2;
  MOD_Reg<tUInt32> INST_prev_20;
  MOD_Reg<tUInt32> INST_prev_21;
  MOD_Reg<tUInt32> INST_prev_22;
  MOD_Reg<tUInt32> INST_prev_23;
  MOD_Reg<tUInt32> INST_prev_24;
  MOD_Reg<tUInt32> INST_prev_25;
  MOD_Reg<tUInt32> INST_prev_26;
  MOD_Reg<tUInt32> INST_prev_27;
  MOD_Reg<tUInt32> INST_prev_28;
  MOD_Reg<tUInt32> INST_prev_29;
  MOD_Reg<tUInt32> INST_prev_3;
  MOD_Reg<tUInt32> INST_prev_30;
  MOD_Reg<tUInt32> INST_prev_31;
  MOD_Reg<tUInt32> INST_prev_4;
  MOD_Reg<tUInt32> INST_prev_5;
  MOD_Reg<tUInt32> INST_prev_6;
  MOD_Reg<tUInt32> INST_prev_7;
  MOD_Reg<tUInt32> INST_prev_8;
  MOD_Reg<tUInt32> INST_prev_9;
  MOD_Reg<tUInt8> INST_print_state;
  MOD_Reg<tUInt8> INST_read_bt;
  MOD_Reg<tUInt8> INST_read_emission;
  MOD_Reg<tUInt8> INST_read_outcome;
  MOD_Reg<tUInt8> INST_read_transition;
  MOD_Reg<tUInt8> INST_reset_machine_flag;
  MOD_Reg<tUInt32> INST_t_ctr;
  MOD_Reg<tUInt32> INST_t_start;
  MOD_Reg<tUInt32> INST_transition_buffer;
  MOD_Reg<tUInt8> INST_transition_ready;
  MOD_Reg<tUInt8> INST_write_to_bt_flag;
 
 /* Constructor */
 public:
  MOD_mkViterbi(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_init_done_flag__h5144;
  tUInt8 DEF_n_and_m_loaded__h5147;
 
 /* Local definitions */
 private:
  tUInt8 DEF_print_state__h12236;
  tUInt32 DEF_x__h12850;
  tUInt8 DEF_i_ctr_6_ULT_n_reg_7_MINUS_1_8___d29;
  tUInt8 DEF_read_bt__h12507;
  tUInt8 DEF_adder_state_1_done____d23;
  tUInt8 DEF_adder_state_3_done____d25;
  tUInt8 DEF_adder_state_2_done____d24;
  tUInt8 DEF_transition_ready__h5188;
  tUInt8 DEF_emission_ready__h5195;
  tUInt32 DEF_x__h7463;
  tUInt8 DEF_outcome_ready__h5283;
  tUInt8 DEF_x__h12668;
  tUInt8 DEF_read_transition__h5191;
  tUInt8 DEF_read_emission__h5199;
  tUInt8 DEF_read_outcome__h5280;
  tUInt32 DEF_x__h12051;
  tUInt32 DEF_x__h11983;
  tUInt32 DEF_x__h11915;
  tUInt32 DEF_x__h11847;
  tUInt32 DEF_x__h11779;
  tUInt32 DEF_x__h11711;
  tUInt32 DEF_x__h11643;
  tUInt32 DEF_x__h11575;
  tUInt32 DEF_x__h11507;
  tUInt32 DEF_x__h11439;
  tUInt32 DEF_x__h11371;
  tUInt32 DEF_x__h11303;
  tUInt32 DEF_x__h11235;
  tUInt32 DEF_x__h11167;
  tUInt32 DEF_x__h11099;
  tUInt32 DEF_x__h11031;
  tUInt32 DEF_x__h10963;
  tUInt32 DEF_x__h10895;
  tUInt32 DEF_x__h10827;
  tUInt32 DEF_x__h10759;
  tUInt32 DEF_x__h10691;
  tUInt32 DEF_x__h10623;
  tUInt32 DEF_x__h10555;
  tUInt32 DEF_x__h10487;
  tUInt32 DEF_x__h10419;
  tUInt32 DEF_x__h10351;
  tUInt32 DEF_x__h10283;
  tUInt32 DEF_x__h10215;
  tUInt32 DEF_x__h10147;
  tUInt32 DEF_x__h10079;
  tUInt32 DEF_x__h10011;
  tUInt32 DEF_x__h9943;
  tUInt32 DEF_data2_dup__h8132;
  tUInt32 DEF_data2__h7511;
  tUInt32 DEF_y__h12302;
  tUInt32 DEF_data_dup__h8140;
  tUInt32 DEF_y__h13592;
  tUInt32 DEF_x__h13591;
  tUInt8 DEF_x__h12242;
  tUInt8 DEF_x__h8112;
  tUInt8 DEF_x__h12664;
  tUInt8 DEF_IF_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9_THEN_i_ctr__ETC___d134;
  tUInt8 DEF_i_ctr_6_EQ_31___d131;
  tUInt8 DEF_i_ctr_6_EQ_30___d129;
  tUInt8 DEF_i_ctr_6_EQ_29___d127;
  tUInt8 DEF_i_ctr_6_EQ_28___d125;
  tUInt8 DEF_i_ctr_6_EQ_27___d123;
  tUInt8 DEF_i_ctr_6_EQ_26___d121;
  tUInt8 DEF_i_ctr_6_EQ_25___d119;
  tUInt8 DEF_i_ctr_6_EQ_24___d117;
  tUInt8 DEF_i_ctr_6_EQ_23___d115;
  tUInt8 DEF_i_ctr_6_EQ_22___d113;
  tUInt8 DEF_i_ctr_6_EQ_21___d111;
  tUInt8 DEF_i_ctr_6_EQ_20___d109;
  tUInt8 DEF_i_ctr_6_EQ_19___d107;
  tUInt8 DEF_i_ctr_6_EQ_18___d105;
  tUInt8 DEF_i_ctr_6_EQ_17___d103;
  tUInt8 DEF_i_ctr_6_EQ_16___d101;
  tUInt8 DEF_i_ctr_6_EQ_15___d99;
  tUInt8 DEF_i_ctr_6_EQ_14___d97;
  tUInt8 DEF_i_ctr_6_EQ_13___d95;
  tUInt8 DEF_i_ctr_6_EQ_12___d93;
  tUInt8 DEF_i_ctr_6_EQ_11___d91;
  tUInt8 DEF_i_ctr_6_EQ_10___d89;
  tUInt8 DEF_i_ctr_6_EQ_9___d87;
  tUInt8 DEF_i_ctr_6_EQ_8___d85;
  tUInt8 DEF_i_ctr_6_EQ_7___d83;
  tUInt8 DEF_i_ctr_6_EQ_6___d81;
  tUInt8 DEF_i_ctr_6_EQ_5___d79;
  tUInt8 DEF_i_ctr_6_EQ_4___d77;
  tUInt8 DEF_i_ctr_6_EQ_3___d75;
  tUInt8 DEF_i_ctr_6_EQ_2___d73;
  tUInt8 DEF_i_ctr_6_EQ_1___d71;
  tUInt8 DEF_i_ctr_6_EQ_0___d68;
  tUInt8 DEF_NOT_i_ctr_6_ULT_n_reg_7_MINUS_1_8_9___d47;
  tUInt8 DEF_NOT_adder_state_1_done__3___d143;
  tUInt8 DEF_adder_state_1_done__3_AND_NOT_adder_state_2_do_ETC___d141;
  tUInt8 DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d138;
  tUInt8 DEF_adder_state_1_done__3_AND_adder_state_2_done___ETC___d66;
  tUInt8 DEF_NOT_read_outcome_9_0_AND_NOT_outcome_ready_1___d42;
  tUInt8 DEF_NOT_read_emission_0___d61;
  tUInt8 DEF_NOT_emission_ready_8___d58;
  tUInt8 DEF_NOT_read_transition_5___d56;
  tUInt8 DEF_NOT_transition_ready_7___d54;
  tUInt8 DEF_y__h12241;
  tUInt32 DEF_x__h13589;
  tUInt32 DEF_x__h12931;
 
 /* Rules */
 public:
  void RL_init_v();
  void RL_loop_rule();
  void RL_print_rule();
 
 /* Methods */
 public:
  tUInt8 METH_get_n_and_m_loaded();
  tUInt8 METH_RDY_get_n_and_m_loaded();
  void METH_n_and_m_load(tUInt8 ARG_n_and_m_load_n, tUInt8 ARG_n_and_m_load_m);
  tUInt8 METH_RDY_n_and_m_load();
  tUInt32 METH_read_outcome_idx();
  tUInt8 METH_RDY_read_outcome_idx();
  void METH_send_transition_data(tUInt32 ARG_send_transition_data_data);
  tUInt8 METH_RDY_send_transition_data();
  void METH_send_emission_data(tUInt32 ARG_send_emission_data_data);
  tUInt8 METH_RDY_send_emission_data();
  void METH_send_outcome_data(tUInt32 ARG_send_outcome_data_data);
  tUInt8 METH_RDY_send_outcome_data();
  tUInt8 METH_get_read_transition();
  tUInt8 METH_RDY_get_read_transition();
  void METH_set_read_transition(tUInt8 ARG_set_read_transition_val);
  tUInt8 METH_RDY_set_read_transition();
  tUInt8 METH_get_read_emission();
  tUInt8 METH_RDY_get_read_emission();
  tUInt8 METH_get_read_outcome();
  tUInt8 METH_RDY_get_read_outcome();
  tUInt8 METH_get_reset_decoder();
  tUInt8 METH_RDY_get_reset_decoder();
  tUInt8 METH_get_print_state();
  tUInt8 METH_RDY_get_print_state();
  tUInt8 METH_get_num_obs();
  tUInt8 METH_RDY_get_num_obs();
  tUInt32 METH_get_probab();
  tUInt8 METH_RDY_get_probab();
  tUInt8 METH_get_init_done_flag();
  tUInt8 METH_RDY_get_init_done_flag();
  tUInt8 METH_get_i_ctr();
  tUInt8 METH_RDY_get_i_ctr();
  tUInt8 METH_get_j_ctr();
  tUInt8 METH_RDY_get_j_ctr();
  tUInt32 METH_get_outcome();
  tUInt8 METH_RDY_get_outcome();
  tUInt8 METH_get_write_to_bt_flag();
  tUInt8 METH_RDY_get_write_to_bt_flag();
  tUInt8 METH_get_max_stage_reg();
  tUInt8 METH_RDY_get_max_stage_reg();
  tUInt8 METH_get_read_bt();
  tUInt8 METH_RDY_get_read_bt();
  tUInt32 METH_get_bt_t_ctr();
  tUInt8 METH_RDY_get_bt_t_ctr();
  void METH_send_bt_data(tUInt8 ARG_send_bt_data_data);
  tUInt8 METH_RDY_send_bt_data();
  tUInt8 METH_get_path_buffer();
  tUInt8 METH_RDY_get_path_buffer();
  tUInt8 METH_get_path_ready();
  tUInt8 METH_RDY_get_path_ready();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkViterbi &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkViterbi &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkViterbi &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkViterbi &backing);
};

#endif /* ifndef __mkViterbi_h__ */
