# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Counter.srcs/sources_1/new/count.vhd" \
"../../../../Counter.srcs/sources_1/new/Get_boolean_signal.vhd" \
"../../../../Counter.srcs/sources_1/new/Counter.vhd" \
"../../../../Counter.srcs/sim_1/new/test.vhd" \

# Do not sort compile order
nosort
