{
  "TIM12": [
    {
      "name": "CR1",
      "description": "control register 1",
      "offset": "0x00",
      "fields": [
        {
          "name": "UIFREMAP",
          "description": "UIF status bit remapping",
          "values": [
            ["0", "No remapping. UIF status bit is not copied to TIMx_CNT register bit 31."],
            ["1", "Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31."]
          ],
          "mask": "0b100000000000"
        },
        {
          "name": "ARPE",
          "description": "Auto-reload preload enable",
          "values": [
            ["0", "TIMx_ARR register is not buffered."],
            ["1", "TIMx_ARR register is buffered."]
          ],
          "mask": "0b10000000"
        },
        {
          "name": "OPM",
          "description": "One-pulse mode",
          "values": [
            ["0", "Counter is not stopped on the update event"],
            ["1", "Counter stops counting on the next update event (clearing the CEN bit)."]
          ],
          "mask": "0b1000"
        },
        {
          "name": "URS",
          "description": "Update request source This bit is set and cleared by software to select the UEV event sources.",
          "values": [
            ["0", "Any of the following events generates an update interrupt if enabled. These events can be: \u2013 Counter overflow\u2013 Setting the UG bit \u2013 Update generation through the slave mode controller"],
            ["1", "Only counter overflow generates an update interrupt if enabled."]
          ],
          "mask": "0b100"
        },
        {
          "name": "UDIS",
          "description": "Update disable This bit is set and cleared by software to enable/disable update event (UEV) generation.",
          "values": [
            ["0", "UEV enabled. An UEV is generated by one of the following events: \u2013 Counter overflow\u2013 Setting the UG bit Buffered registers are then loaded with their preload values."],
            ["1", "UEV disabled. No UEV is generated, shadow registers keep their value (ARR, PSC, CCRx). The counter and the prescaler are reinitialized if the UG bit is set."]
          ],
          "mask": "0b10"
        },
        {
          "name": "CEN",
          "description": "Counter enable External clock and gated mode can work only if the CEN bit has been previously set bysoftware. However trigger mode can set the CEN bit automatically by hardware.",
          "values": [
            ["0", "Counter disabled"],
            ["1", "Counter enabledCEN is cleared automatically in one-pu lse mode, when an update event occurs."]
          ],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b1111010001110000"
        }
      ]
    },
    {
      "name": "CR2",
      "description": "control register 2",
      "offset": "0x04",
      "fields": [
        {
          "name": "9",
          "description": "81 5 1 4 1 3 1 2 1 1 1 0 9876543210 Res. Res. Res. Res. Res. Res. Res. Res. TI1S MMS[2",
          "values": [["", "0] Res. Res. Res. Res. rw rw rw rw"]],
          "mask": "0b0"
        },
        {
          "name": "TI1S",
          "description": "TI1 selection",
          "values": [
            ["0", "The TIM12_CH1 pin is connected to TI1 input"],
            ["1", "The TIM12_CH1, CH2 pins are connected to the TI1 input (XOR combination)"]
          ],
          "mask": "0b10000000"
        },
        {
          "name": "MMS",
          "description": "Master mode selection These bits allow to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:",
          "values": [
            ["000", "Reset - the UG bit from the TIMx_EGR regi ster is used as trigger output (TRGO). If the reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on TRGO is delaye d compared to the actual reset."],
            ["001", "Enable - the Counter Enable signal CNT_EN is used as trigger output (TRGO). It is useful to start several timers at the same time or to control a window in which a slave timer is enable. The Counter Enable signal is generated by a logic AND between CEN control bit and the trigger input when co nfigured in gated mode. When the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MS M bit description in TIMx_SMCR register)."],
            ["010", "Update - The update event is selected as trigger output (TRGO). For instance a master timer can then be used as a prescaler for a slave timer."],
            ["011", "Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred. (TRGO)."],
            ["100", "Compare - OC1REFC signal is used as trigger output (TRGO)."],
            ["101", "Compare - OC2REFC signal is used as trigger output (TRGO)."]
          ],
          "mask": "0b1110000"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b1111"
        }
      ]
    },
    {
      "name": "SMCR",
      "description": "slave mode control register",
      "offset": "0x08",
      "fields": [
        {
          "name": "MSM",
          "description": "Master/Slave mode",
          "values": [
            ["0", "No action"],
            ["1", "The effect of an event on the trigger i nput (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful in order to synchronize several timers on a single external event."]
          ],
          "mask": "0b10000000"
        },
        {
          "name": "TS",
          "description": "Trigger selection This TS[4:0] bitfield selects the trigger input to be used to synchronize the counter. These bits must be changed only when t hey are not used (e.g. when SMS=\u2019000\u2019) to avoid wrong edge detections at the transition.",
          "values": [
            ["00000", "Internal Trigger 0 (ITR0)"],
            ["00001", "Internal Trigger 1 (ITR1)"],
            ["00010", "Internal Trigger 2 (ITR2)"],
            ["00011", "Internal Trigger 3 (ITR3)"],
            ["00100", "TI1 Edge Detector (TI1F_ED)"],
            ["00101", "Filtered Timer Input 1 (TI1FP1)"],
            ["00110", "Filtered Timer Input 2 (TI2FP2)"],
            ["Others", "ReservedSee Table 341: TIMx internal trigger connection on page 1736 for more details on the meaning of ITRx for each timer."]
          ],
          "mask": "0b1100000000000001110000"
        },
        {
          "name": "SMS",
          "description": "Slave mode selection When external signals are selected the active edg e of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description. The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=\u201900100\u2019). Indeed, TI1F_ED outputs 1 pu lse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal. The clock of the slave timer must be enabl ed prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer.Table 341. TIMx internal trigger connection Slave TIM ITR0 (TS = \u201800000\u2019) ITR1 (TS = \u2018 00001\u2019) ITR2 (TS = \u201800010\u2019) ITR3 (TS = \u201800011\u2019)TIM12 TIM4 TIM5 TIM13 OC1 TIM14 OC1",
          "values": [
            ["0000", "Slave mode disabled - if CEN = \u20181\u2019 then the prescaler is clocked directly by the internal clock."],
            ["0001", "Reserved"],
            ["0010", "Reserved"],
            ["0011", "Reserved"],
            ["0100", "Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers."],
            ["0101", "Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled."],
            ["0110", "Trigger Mode - The counter starts at a risi ng edge of the trigger TRGI (but it is not reset). Only the start of the counter is controlled."],
            ["0111", "External Clock Mode 1 - Rising edges of th e selected trigger (TRG I) clock the counter."],
            ["1000", "Combined reset + trigger mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter, generates an updat e of the registers and starts the counter. Other codes: reserved."]
          ],
          "mask": "0b10000000000000111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111110011111111111000001000"
        }
      ]
    },
    {
      "name": "DIER",
      "description": "Interrupt enable register",
      "offset": "0x0C",
      "fields": [
        {
          "name": "TIE",
          "description": "Trigger interrupt enable",
          "values": [
            ["0", "Trigger interrupt disabled."],
            ["1", "Trigger interrupt enabled."]
          ],
          "mask": "0b1000000"
        },
        {
          "name": "CC2IE",
          "description": "Capture/Compare 2 interrupt enable",
          "values": [
            ["0", "CC2 interrupt disabled."],
            ["1", "CC2 interrupt enabled."]
          ],
          "mask": "0b100"
        },
        {
          "name": "CC1IE",
          "description": "Capture/Compare 1 interrupt enable",
          "values": [
            ["0", "CC1 interrupt disabled."],
            ["1", "CC1 interrupt enabled."]
          ],
          "mask": "0b10"
        },
        {
          "name": "UIE",
          "description": "Update interrupt enable",
          "values": [
            ["0", "Update interrupt disabled."],
            ["1", "Update interrupt enabled."]
          ],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b1111111110111000"
        }
      ]
    },
    {
      "name": "SR",
      "description": "status register",
      "offset": "0x10",
      "fields": [
        {
          "name": "CC2OF",
          "description": "Capture/compare 2 overcapture flag refer to CC1OF description",
          "values": [],
          "mask": "0b10000000000"
        },
        {
          "name": "CC1OF",
          "description": "Capture/Compare 1 overcapture flag This flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to \u20180\u2019.",
          "values": [
            ["0", "No overcapture has been detected."],
            ["1", "The counter value has bee n captured in TIMx_CCR1 register while CC1IF flag was already set"]
          ],
          "mask": "0b1000000000"
        },
        {
          "name": "CC2IF",
          "description": "Capture/Compare 2 interrupt flag refer to CC1IF description",
          "values": [],
          "mask": "0b100"
        },
        {
          "name": "CC1IF",
          "description": "Capture/compare 1 interrupt flag This flag is set by hardware. It is cleared by software (input captur e or output compare mode) or by reading the TIMx_CCR1 regi ster (input capture mode only).",
          "values": [
            ["0", "No compare match / No input capture occurred"],
            ["1", "A compare match or an input capture occurred.If channel CC1 is configured as output : this flag is set when he content of the counter TIMx_CNT matches the content of the TI Mx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1 IF bit goes high on the counter overflow (in up-counting and up/dow n-counting modes) or underflow (in down- counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 r egister for the full description.If channel CC1 is configured as input : this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)."]
          ],
          "mask": "0b10"
        },
        {
          "name": "UIF",
          "description": "Update interrupt flag This bit is set by hardware on an updat e event. It is cleared by software.",
          "values": [
            ["0", "No update occurred."],
            ["1", "Update interrupt pending. This bit is set by hardware when the registers are updated: \u2013 At overflow and if UDIS=\u20190\u2019 in the TIMx_CR1 register. \u2013 When CNT is reinitialized by software using t he UG bit in TIMx_EGR register, if URS=\u20190\u2019 and UDIS=\u20190\u2019 in the TIMx_CR1 register. \u2013 When CNT is reinitialized by a trigger ev ent (refer to the synchro control register description), if URS=\u20190\u2019 and UDIS= \u20190\u2019 in the TIMx_CR1 register."]
          ],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b1111100110111000"
        }
      ]
    },
    {
      "name": "EGR",
      "description": "event generation register",
      "offset": "0x14",
      "fields": [
        {
          "name": "TG",
          "description": "Trigger generation This bit is set by software in order to gene rate an event, it is automatically cleared by hardware.",
          "values": [
            ["0", "No action"],
            ["1", "The TIF flag is set in the TIMx_SR register. Related interrupt can occur if enabled"]
          ],
          "mask": "0b1000000"
        },
        {
          "name": "CC1G",
          "description": "Capture/compare 1 generation This bit is set by software to generate an even t, it is automatically cleared by hardware.",
          "values": [
            ["0", "No action"],
            ["1", "A capture/compare event is generated on channel"],
            ["1", "If channel CC1 is configured as output:the CC1IF flag is set, the corresponding interrupt is sent if enabled.If channel CC1 is configured as input:The current counter value is ca ptured in the TIMx_CCR1 register . The CC1IF flag is set, the corresponding interrupt is sent if enabled. Th e CC1OF flag is set if the CC1IF flag was already high."]
          ],
          "mask": "0b10"
        },
        {
          "name": "UG",
          "description": "Update generation This bit can be set by software, it is automatically cleared by hardware.",
          "values": [
            ["0", "No action"],
            ["1", "Re-initializes the co unter and generates an update of th e registers. The prescaler counter is also cleared and the prescaler ratio is not affected. The counter is cleared."]
          ],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b1111111110111000"
        }
      ]
    },
    {
      "name": "CCMR1",
      "description": "capture/compare mode register 1",
      "offset": "0x18",
      "fields": [
        {
          "name": "IC2F",
          "description": "Input capture 2 filter",
          "values": [],
          "mask": "0b1111000000000000"
        },
        {
          "name": "IC2PSC",
          "description": "Input capture 2 prescaler",
          "values": [],
          "mask": "0b110000000000"
        },
        {
          "name": "CC2S",
          "description": "Capture/compare 2 selection This bitfield defines the direction of the chan nel (input/output) as well as the used input. The CC2S bits are writable only when the channel is OFF (CC2E = 0 in TIMx_CCER). IC1F[3:0] : Input capture 1 filter This bitfield defines the frequency used to sample the TI1 input and the length of the digital filter applied to TI1. The digital filter is ma de of an event counter in which N consecutive events are needed to validate a transition on the output: 00",
          "values": [
            ["00", "CC2 channel is configured as output"],
            ["01", "CC2 channel is configured as input, IC2 is mapped on TI2"],
            ["10", "CC2 channel is configured as input, IC2 is mapped on TI1"],
            ["11", "CC2 channel is configured as input, IC2 is mapped on TRC. This mode works only if an internal trigger input is selected through the TS bit (TIMx_SMCR register)"],
            ["00", "No filter, sampling is done at fDTS 00"],
            ["01", "fSAMPLING =fCK_INT , N=2 00"],
            ["10", "fSAMPLING =fCK_INT , N=4 00"],
            ["11", "fSAMPLING =fCK_INT , N=8 01"],
            ["00", "fSAMPLING =fDTS/2, N=6 01"],
            ["01", "fSAMPLING =fDTS/2, N=8 01"],
            ["10", "fSAMPLING =fDTS/4, N=6 01"],
            ["11", "fSAMPLING =fDTS/4, N=8 10"],
            ["00", "fSAMPLING =fDTS/8, N=6 10"],
            ["01", "fSAMPLING =fDTS/8, N=8 10"],
            ["10", "fSAMPLING =fDTS/16, N=5 10"],
            ["11", "fSAMPLING =fDTS/16, N=6 11"],
            ["00", "fSAMPLING =fDTS/16, N=8 11"],
            ["01", "fSAMPLING =fDTS/32, N=5 11"],
            ["10", "fSAMPLING =fDTS/32, N=6 11"],
            ["11", "fSAMPLING =fDTS/32, N=8"]
          ],
          "mask": "0b1100000000"
        },
        {
          "name": "IC1PSC",
          "description": "Input capture 1 prescaler This bitfield defines the ratio of the prescaler acting on the CC1 input (IC1).The prescaler is reset as soon as CC1E=\u20190\u2019 (TIMx_CCER register).",
          "values": [
            ["00", "no prescaler, capture is done each time an edge is detected on the capture input"],
            ["01", "capture is done once every 2 events"],
            ["10", "capture is done once every 4 events"],
            ["11", "capture is done once every 8 events"]
          ],
          "mask": "0b1100"
        },
        {
          "name": "CC1S",
          "description": "Capture/Compare 1 selection This bitfield defines the direction of the chan nel (input/output) as well as the used input. The CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER).",
          "values": [
            ["00", "CC1 channel is configured as output"],
            ["01", "CC1 channel is configured as input, IC1 is mapped on TI1"],
            ["10", "CC1 channel is configured as input, IC1 is mapped on TI2"],
            ["11", "CC1 channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is select ed through TS bit (TIMx_SMCR register)"]
          ],
          "mask": "0b11"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111111111111110000000000000000"
        }
      ]
    },
    {
      "name": "CCMR1",
      "description": "capture/compare mode register 1 [alternate]",
      "offset": "0x18",
      "fields": [
        {
          "name": "7",
          "description": "4corresponding CCxS bits. All the other bits in this register have different functions in input and output modes.Output compare mode",
          "values": [
            ["", "31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Res. Res. Res. Res. Res. Res. Res.OC2M [3]Res. Res. Res. Res. Res. Res. Res.OC1M [3] rw rw 1 5 1 4 1 3 1 2 1 1 1 0 9876543210 Res. OC2M[2"],
            ["", "0] OC2PE OC2FE CC2S[1"],
            ["", "0] Res. OC1M[2"],
            ["", "0] OC1PE OC1FE CC1S[1"],
            ["", "0] rw rw rw rw rw rw rw rw rw rw rw rw rw rw"]
          ],
          "mask": "0b0"
        },
        {
          "name": "OC2M",
          "description": "Output compare 2 mode Refer to OC1M[3:0] for bit description.",
          "values": [],
          "mask": "0b1000000000111000000000000"
        },
        {
          "name": "OC2PE",
          "description": "Output compare 2 preload enable",
          "values": [],
          "mask": "0b100000000000"
        },
        {
          "name": "OC2FE",
          "description": "Output compare 2 fast enable",
          "values": [],
          "mask": "0b10000000000"
        },
        {
          "name": "CC2S",
          "description": "Capture/Compare 2 selection This bitfield defines the direction of the chan nel (input/output) as well as the used input. The CC2S bits are writable only when the channel is OFF (CC2E = 0 in TIMx_CCER).",
          "values": [
            ["00", "CC2 channel is configured as output"],
            ["01", "CC2 channel is configured as input, IC2 is mapped on TI2"],
            ["10", "CC2 channel is configured as input, IC2 is mapped on TI1"],
            ["11", "CC2 channel is configured as input, IC2 is mapped on TRC. This mode works only if an internal trigger input is selected through the TS bit (TIMx_SMCR register"]
          ],
          "mask": "0b1100000000"
        },
        {
          "name": "OC1M",
          "description": "Output compare 1 mode (ref er to bit 16 for OC1M[3]) These bits define the behavior of the output re ference signal OC1REF from which OC1 is derived. OC1REF is active high whereas the active level of OC1 depends on the CC1P. In PWM mode 1 or 2, the OCREF level cha nges only when the result of the comparison changes or when the output compare mode switches from \u201cfrozen\u201d mode to \u201cPWM\u201d mode. The OC1M[3] bit is not co ntiguous, located in bit 16. OC1PE : Output compare 1 preload enable 0: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the new value is taken into account immediately 1: Preload register on TIMx_CCR1 enabled. Read/Write operations access the preload register. TIMx_CCR1 preload value is loaded in to the active register at each update event",
          "values": [
            ["0000", "Frozen - The comparison between the ou tput compare regist er TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs. This mode can be used when the timer serves as a software timebase. When the frozen mode is enabled during timer operation, the output keeps the state (act ive or inactive) it had before entering the frozen state."],
            ["0001", "Set channel 1 to active level on match. The OC1REF signal is forced high when the TIMx_CNT counter matches the capture/compare register 1 (TIMx_CCR1)."],
            ["0010", "Set channel 1 to inactive level on match. The OC1REF signal is forced low when the TIMx_CNT counter matches the capture/compare register 1 (TIMx_CCR1)."],
            ["0011", "Toggle - OC1REF toggles when TIMx_CNT=TIMx_CCR1"],
            ["0100", "Force inactive level - OC1REF is forced low"],
            ["0101", "Force active level - OC1REF is forced high"],
            ["0110", "PWM mode 1 - channel 1 is active as long as TIMx_CNT<TIMx_CCR1 else it is inactive"],
            ["0111", "PWM mode 2 - channel 1 is inactive as long as TIMx_CNT<TIMx_CCR1 else it is active"],
            ["1000", "Retrigerrable OPM mode 1 - The channel is active until a trigger event is detected (on TRGI signal). Then, a comparison is performed as in PWM mode 1 and the channels becomes active again at the next update."],
            ["1001", "Retrigerrable OPM mode 2 - The channel is inactive until a trigger event is detected (on TRGI signal). Then, a comparison is performed as in PWM mode 2 and the channels becomes inactive again at the next update."],
            ["1010", "Reserved,"],
            ["1011", "Reserved,"],
            ["1100", "Combined PWM mode 1 - OC1REF has the same behavior as in PWM mode 1. OC1REFC is the logical OR between OC1REF and OC2REF."],
            ["1101", "Combined PWM mode 2 - OC1REF has the same behavior as in PWM mode 2. OC1REFC is the logical AND between OC1REF and OC2REF."],
            ["1110", "Reserved,"],
            ["1111", "Reserved"]
          ],
          "mask": "0b10000000001110000"
        },
        {
          "name": "OC1FE",
          "description": "Output compare 1 fast enable This bit decreases the latency between a trigger event and a transition on the timer output. It must be used in one-pulse mode (OPM bit set in TIMx_CR1 register), to have the output pulse starting as soon as possi ble after the starting trigger.",
          "values": [
            ["0", "CC1 behaves normally depending on the counter and CCR1 values even when the trigger is ON. The minimum delay to activate the CC1 output when an edge occurs on the trigger input is 5 clock cycles"],
            ["1", "An active edge on the trigger input acts like a compare match on the CC1 output. Then, OC is set to the compare level independently of the result of the comparison. Delay to sample the trigger input and to activate CC1 output is r educed to 3 clock cycles. OC1FE acts only if the channel is configured in PWM1 or PWM2 mode."]
          ],
          "mask": "0b100"
        },
        {
          "name": "CC1S",
          "description": "Capture/Compare 1 selection This bitfield defines the direction of the chan nel (input/output) as well as the used input. The CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER).",
          "values": [
            ["00", "CC1 channel is configured as output"],
            ["01", "CC1 channel is configured as input, IC1 is mapped on TI1"],
            ["10", "CC1 channel is configured as input, IC1 is mapped on TI2"],
            ["11", "CC1 channel is configured as input, IC1 is mapped on TRC. This mode works only if an internal trigger input is selected through the TS bit (TIMx_SMCR register)"]
          ],
          "mask": "0b11"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b11111110111111101000000010000000"
        }
      ]
    },
    {
      "name": "CCER",
      "description": "capture/compare enable register",
      "offset": "0x20",
      "fields": [
        {
          "name": "CC2NP",
          "description": "Capture/Compare 2 output Polarity Refer to CC1NP description",
          "values": [],
          "mask": "0b10000000"
        },
        {
          "name": "CC2P",
          "description": "Capture/Compare 2 output Polarity Refer to CC1P description",
          "values": [],
          "mask": "0b100000"
        },
        {
          "name": "CC2E",
          "description": "Capture/Compare 2 output enable Refer to CC1E description",
          "values": [],
          "mask": "0b10000"
        },
        {
          "name": "CC1NP",
          "description": "Capture/Compare 1 comp lementary output Polarity CC1 channel configured as output: CC1NP must be kept cleared CC1 channel configured as input: CC1NP is used in conjunction with CC1P to define TI1FP1/TI2FP1 polarity (refer to CC1P description). The states of the external I/O pins connec ted to the standard OCx channels depend on the state of the OCx channel and on the GPIO registers.",
          "values": [],
          "mask": "0b1000"
        },
        {
          "name": "CC1P",
          "description": "Capture/Compare 1 output Polarity .",
          "values": [
            ["0", "OC1 active high (output mode) / Edge s ensitivity selection (i nput mode, see below)"],
            ["1", "OC1 active low (output mode) / Edge se nsitivity selection (input mode, see below)When CC1 channel is configured as input , both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations. CC1NP=0, CC1P="],
            ["0", "non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in rese t, external clock or trigger mode), TIxFP1 is not inverted (trigger oper ation in gated mode or encoder mode). CC1NP=0, CC1P="],
            ["1", "inverted/falling edge. The circ uit is sensitive to TIxFP1 falling edge (capture or trigger operations in rese t, external clock or trigger mode), TIxFP1 is inverted (trigger operat ion in gated mode or encoder mode). CC1NP=1, CC1P="],
            ["1", "non-inverted/both edges/ The ci rcuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger o perations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode. CC1NP=1, CC1P="],
            ["0", "This configuration is reserved, it must not be used."]
          ],
          "mask": "0b10"
        },
        {
          "name": "CC1E",
          "description": "Capture/Compare 1 output enable .",
          "values": [
            ["0", "Capture mode disabled / OC1 is not active"],
            ["1", "Capture mode enabled / OC1 signal is output on the corresponding output pinTable 342. Output control bit for standard OCx channels CCxE bit OCx output state0 Output disabled (not driven by the timer: Hi-Z) 1 Output enabled (tim_ocx = tim_ocxref + Polarity)\u2019"]
          ],
          "mask": "0b1"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b1111111101000000"
        }
      ]
    },
    {
      "name": "CNT",
      "description": "counter",
      "offset": "0x24",
      "fields": [
        {
          "name": "UIFCPY",
          "description": "UIF Copy This bit is a read-only copy of t he UIF bit in the TIMx_ISR register.",
          "values": [],
          "mask": "0b10000000000000000000000000000000"
        },
        {
          "name": "CNT",
          "description": "Counter value",
          "values": [],
          "mask": "0b1111111111111111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b1111111111111110000000000000100"
        }
      ]
    },
    {
      "name": "PSC",
      "description": "prescaler",
      "offset": "0x28",
      "fields": [
        {
          "name": "PSC",
          "description": "Prescaler value The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1). PSC contains the value to be loaded into the ac tive prescaler register at each update event. (including when the counter is cleared through UG bit of TIMx_EGR register or through trigger controller when co nfigured in \u201creset mode\u201d).",
          "values": [],
          "mask": "0b1111111111111111"
        }
      ]
    },
    {
      "name": "ARR",
      "description": "auto-reload register",
      "offset": "0x2C",
      "fields": [
        {
          "name": "ARR",
          "description": "Auto-reload value ARR is the value to be loaded into the actual auto-reload register. Refer to the Section 40.3.1: Time-base unit on page 1711 for more details about ARR update and behavior. The counter is blocked while the auto-reload value is null.",
          "values": [],
          "mask": "0b1111111111111111"
        }
      ]
    },
    {
      "name": "CCR1",
      "description": "capture/compare register 1",
      "offset": "0x34",
      "fields": [
        {
          "name": "CCR1",
          "description": "Capture/Compare 1 valueIf channel CC1 is configured as output :CCR1 is the value to be loaded into the actual capture/compare 1 register (preload value). It is loaded permanently if the preload featur e is not selected in the TIMx_CCMR1 register (OC1PE bit). Else the preload value is copied into the active capture/compare 1 register when an update event occurs. The active capture/compare register contains the value to be compared to the TIMx_CNT counter and signaled on the OC1 output.If channel CC1is configured as input :CCR1 is the counter value transferred by the last input capture 1 event (IC1).",
          "values": [],
          "mask": "0b1111111111111111"
        }
      ]
    },
    {
      "name": "CCR2",
      "description": "capture/compare register 2",
      "offset": "0x38",
      "fields": [
        {
          "name": "CCR2",
          "description": "Capture/Compare 2 valueIf channel CC2 is configured as output:CCR2 is the value to be loaded into the actual capture/compare 2 register (preload value). It is loaded permanently if the preload featur e is not selected in the TIMx_CCMR2 register (OC2PE bit). Else the preload value is copied into the active capture/compare 2 register when an update event occurs. The active capture/compare register contains the value to be compared to the TIMx_CNT counter and signalled on the OC2 output.If channel CC2 is configured as input:CCR2 is the counter value transferred by the last input capture 2 event (IC2).",
          "values": [],
          "mask": "0b1111111111111111"
        }
      ]
    },
    {
      "name": "TISEL",
      "description": "timer input selection register",
      "offset": "0x68",
      "fields": [
        {
          "name": "TI2SEL",
          "description": "selects TI2[0] to TI2[15] input",
          "values": [
            ["0000", "TIM12_CH2 input"],
            ["Other", "Reserved"]
          ],
          "mask": "0b111100000000"
        },
        {
          "name": "TI1SEL",
          "description": "selects TI1[0] to TI1[15] input",
          "values": [
            ["0000", "TIM12_CH1 input"],
            ["0001", "spdifrx_frame_sync"],
            ["Other", "Reserved"]
          ],
          "mask": "0b1111"
        },
        {
          "name": "Reserved",
          "description": "must be kept at reset value.",
          "values": [],
          "mask": "0b1111000011110000"
        }
      ]
    }
  ]
}
