{"Source Block": ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_wr.v@117:127@HdlIdDef", "  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg                                       dma_rst_m1 = 1'b0;\n  reg                                       dma_rst_m2 = 1'b0;\n  reg     [ 2:0]                            dma_mem_last_read_toggle_m = 3'b0;\n  reg                                       dma_xfer_req_d = 1'b0;\n\n  reg     [ 4:0]                            axi_xfer_req_m = 3'b0;\n  reg     [ 4:0]                            axi_xfer_last_m = 3'b0;\n\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr_m1 = 'b0;\n"], "Clone Blocks": [["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_wr.v@119:129", "  reg                                       dma_rst_m1 = 1'b0;\n  reg                                       dma_rst_m2 = 1'b0;\n  reg     [ 2:0]                            dma_mem_last_read_toggle_m = 3'b0;\n  reg                                       dma_xfer_req_d = 1'b0;\n\n  reg     [ 4:0]                            axi_xfer_req_m = 3'b0;\n  reg     [ 4:0]                            axi_xfer_last_m = 3'b0;\n\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr_m1 = 'b0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr_m2 = 'b0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr = 'b0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_wr.v@122:132", "  reg                                       dma_xfer_req_d = 1'b0;\n\n  reg     [ 4:0]                            axi_xfer_req_m = 3'b0;\n  reg     [ 4:0]                            axi_xfer_last_m = 3'b0;\n\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr_m1 = 'b0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr_m2 = 'b0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr = 'b0;\n  reg                                       axi_mem_rvalid = 1'b0;\n  reg                                       axi_mem_rvalid_d = 1'b0;\n  reg                                       axi_mem_last = 1'b0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_wr.v@120:130", "  reg                                       dma_rst_m2 = 1'b0;\n  reg     [ 2:0]                            dma_mem_last_read_toggle_m = 3'b0;\n  reg                                       dma_xfer_req_d = 1'b0;\n\n  reg     [ 4:0]                            axi_xfer_req_m = 3'b0;\n  reg     [ 4:0]                            axi_xfer_last_m = 3'b0;\n\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr_m1 = 'b0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr_m2 = 'b0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     axi_mem_waddr = 'b0;\n  reg                                       axi_mem_rvalid = 1'b0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_wr.v@113:123", "  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     dma_mem_waddr = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     dma_mem_waddr_g = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     dma_mem_addr_diff = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg                                       dma_rst_m1 = 1'b0;\n  reg                                       dma_rst_m2 = 1'b0;\n  reg     [ 2:0]                            dma_mem_last_read_toggle_m = 3'b0;\n  reg                                       dma_xfer_req_d = 1'b0;\n\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_wr.v@111:121", "  // registers\n\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     dma_mem_waddr = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     dma_mem_waddr_g = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     dma_mem_addr_diff = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg                                       dma_rst_m1 = 1'b0;\n  reg                                       dma_rst_m2 = 1'b0;\n  reg     [ 2:0]                            dma_mem_last_read_toggle_m = 3'b0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_wr.v@114:124", "  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     dma_mem_waddr_g = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     dma_mem_addr_diff = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg                                       dma_rst_m1 = 1'b0;\n  reg                                       dma_rst_m2 = 1'b0;\n  reg     [ 2:0]                            dma_mem_last_read_toggle_m = 3'b0;\n  reg                                       dma_xfer_req_d = 1'b0;\n\n  reg     [ 4:0]                            axi_xfer_req_m = 3'b0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_wr.v@112:122", "\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     dma_mem_waddr = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     dma_mem_waddr_g = 'd0;\n  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     dma_mem_addr_diff = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg                                       dma_rst_m1 = 1'b0;\n  reg                                       dma_rst_m2 = 1'b0;\n  reg     [ 2:0]                            dma_mem_last_read_toggle_m = 3'b0;\n  reg                                       dma_xfer_req_d = 1'b0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_wr.v@115:125", "  reg     [(DMA_MEM_ADDRESS_WIDTH-1):0]     dma_mem_addr_diff = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg                                       dma_rst_m1 = 1'b0;\n  reg                                       dma_rst_m2 = 1'b0;\n  reg     [ 2:0]                            dma_mem_last_read_toggle_m = 3'b0;\n  reg                                       dma_xfer_req_d = 1'b0;\n\n  reg     [ 4:0]                            axi_xfer_req_m = 3'b0;\n  reg     [ 4:0]                            axi_xfer_last_m = 3'b0;\n"], ["hdl/library/xilinx/axi_dacfifo/axi_dacfifo_wr.v@116:126", "  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m1 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr_m2 = 'd0;\n  reg     [(AXI_MEM_ADDRESS_WIDTH-1):0]     dma_mem_raddr = 'd0;\n  reg                                       dma_rst_m1 = 1'b0;\n  reg                                       dma_rst_m2 = 1'b0;\n  reg     [ 2:0]                            dma_mem_last_read_toggle_m = 3'b0;\n  reg                                       dma_xfer_req_d = 1'b0;\n\n  reg     [ 4:0]                            axi_xfer_req_m = 3'b0;\n  reg     [ 4:0]                            axi_xfer_last_m = 3'b0;\n\n"]], "Diff Content": {"Delete": [[122, "  reg                                       dma_xfer_req_d = 1'b0;\n"]], "Add": [[122, "  reg     [ 1:0]                            dma_xfer_req_d = 2'b0;\n"]]}}