{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426581390497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426581390497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 17 16:36:29 2015 " "Processing started: Tue Mar 17 16:36:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426581390497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426581390497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA2AR9331 -c FPGA2AR9331 --generate_symbol=E:/WORKSPACE/FPGA/FPGA2AR9331/FPGA2AR9331.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA2AR9331 -c FPGA2AR9331 --generate_symbol=E:/WORKSPACE/FPGA/FPGA2AR9331/FPGA2AR9331.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426581390498 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_n fpga2ar9331.v(20) " "Verilog HDL Implicit Net warning at fpga2ar9331.v(20): created implicit net for \"clk_n\"" {  } { { "fpga2ar9331.v" "" { Text "E:/WORKSPACE/FPGA/FPGA2AR9331/fpga2ar9331.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426581391193 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 fpga2ar9331.v(12) " "Verilog HDL Assignment information at fpga2ar9331.v(12): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "fpga2ar9331.v" "" { Text "E:/WORKSPACE/FPGA/FPGA2AR9331/fpga2ar9331.v" 12 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 1 0 "Quartus II" 0 -1 1426581391195 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 5 fpga2ar9331.v(13) " "Verilog HDL Assignment information at fpga2ar9331.v(13): truncated unsized constant literal with size 32 to size 5 with no loss of information" {  } { { "fpga2ar9331.v" "" { Text "E:/WORKSPACE/FPGA/FPGA2AR9331/fpga2ar9331.v" 13 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 1 0 "Quartus II" 0 -1 1426581391195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Create Symbol File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426581391204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 17 16:36:31 2015 " "Processing ended: Tue Mar 17 16:36:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426581391204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426581391204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426581391204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426581391204 ""}
