<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: TCC_DRVCTRL_Type Union Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<div class="title">TCC_DRVCTRL_Type Union Reference<div class="ingroups"><a class="el" href="group___s_a_m_r21___t_c_c.html">Timer Counter Control</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="TCC_DRVCTRL_Type" -->
<p><a href="union_t_c_c___d_r_v_c_t_r_l___type-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#ab84534a435d999e0e197f18af30250b7">NRE0</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a234ebd19a2b68b8b4386f4b3524c4ceb">NRE1</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#ac3dd3aed1a46778072dbd6ceabae18fd">NRE2</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a52c3aa6ca5542de33374b36a41d5e94c">NRE3</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a098156b8bcb9b82f1ef09539fe9e4742">NRE4</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a0200b3e1d7c9da1fcb0a94798bf04989">NRE5</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#af73130b3fe993cf341baebeb3f3ed75b">NRE6</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a45f21c7019abe55e4e8940381aff88b2">NRE7</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#ad10cf3934dc81802e587c63c6d77abeb">NRV0</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a906ac2487eaaf0612a7cbacd851fe006">NRV1</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a68ed1eace2e3d3d5bfde44907f23e83a">NRV2</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a7abbad94a2b1842a49217596e3c971d7">NRV3</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#af7d2a07faf073db98185b669159823f5">NRV4</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a5c638d16d3d67601e767af16d0dc8090">NRV5</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a0bc3ddcfe4e33b63250f2e50de24640c">NRV6</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#ab390b588352e0a9966b5bbc448c03731">NRV7</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a267ecbbc0b6ee54c09edbcbb95f3a70d">INVEN0</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a2a8e0e45019db019e6e5b65c9291bd04">INVEN1</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#abaa21a6887bf43e9eaf52778feb50d00">INVEN2</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#af190b09921001915895490ce58ce03c6">INVEN3</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a0fffb8ca7f2388bbd1296f3fe5c5f66c">INVEN4</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a5c0949b079e7d9eed5625af66727284c">INVEN5</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a45623b1a58b52989f23ad8108f2bdae9">INVEN6</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a1159efccd374d6b8b8b19654664c35d2">INVEN7</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a76c04940ef7235e890e57cd6b956953c">FILTERVAL0</a>:4</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#af45629ce31a538d5fbacd0be87490a7e">FILTERVAL1</a>:4</td></tr>
<tr><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#ae1ea138dea343d4e67f65af2e58d050c">bit</a></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a006e93a72ddb57ed133776a414c9ed25">NRE</a>:8</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#af169ee6466c287f8f8e993281ea83cfd">NRV</a>:8</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#ac563f81b8ebd773dd12e1d4f6dcc4ec0">INVEN</a>:8</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a46f79d8e155b6c532a472453d47bc426">__pad0__</a>:8</td></tr>
<tr><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a0a6f60e3ef2829a32e7af47719ffd2e4">vec</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a879355b04856f5d91b3e8b4cf6ea4196">reg</a></td></tr>
</table>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a46f79d8e155b6c532a472453d47bc426"></a><!-- doxytag: member="TCC_DRVCTRL_Type::__pad0__" ref="a46f79d8e155b6c532a472453d47bc426" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a46f79d8e155b6c532a472453d47bc426">TCC_DRVCTRL_Type::__pad0__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 24..31 Reserved </p>

</div>
</div>
<a class="anchor" id="ae1ea138dea343d4e67f65af2e58d050c"></a><!-- doxytag: member="TCC_DRVCTRL_Type::bit" ref="ae1ea138dea343d4e67f65af2e58d050c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#ae1ea138dea343d4e67f65af2e58d050c">TCC_DRVCTRL_Type::bit</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Structure used for bit access </p>

</div>
</div>
<a class="anchor" id="a76c04940ef7235e890e57cd6b956953c"></a><!-- doxytag: member="TCC_DRVCTRL_Type::FILTERVAL0" ref="a76c04940ef7235e890e57cd6b956953c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a76c04940ef7235e890e57cd6b956953c">TCC_DRVCTRL_Type::FILTERVAL0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 24..27 Non-Recoverable Fault Input 0 Filter Value </p>

</div>
</div>
<a class="anchor" id="af45629ce31a538d5fbacd0be87490a7e"></a><!-- doxytag: member="TCC_DRVCTRL_Type::FILTERVAL1" ref="af45629ce31a538d5fbacd0be87490a7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#af45629ce31a538d5fbacd0be87490a7e">TCC_DRVCTRL_Type::FILTERVAL1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 28..31 Non-Recoverable Fault Input 1 Filter Value </p>

</div>
</div>
<a class="anchor" id="ac563f81b8ebd773dd12e1d4f6dcc4ec0"></a><!-- doxytag: member="TCC_DRVCTRL_Type::INVEN" ref="ac563f81b8ebd773dd12e1d4f6dcc4ec0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#ac563f81b8ebd773dd12e1d4f6dcc4ec0">TCC_DRVCTRL_Type::INVEN</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 16..23 Output Waveform x Inversion </p>

</div>
</div>
<a class="anchor" id="a267ecbbc0b6ee54c09edbcbb95f3a70d"></a><!-- doxytag: member="TCC_DRVCTRL_Type::INVEN0" ref="a267ecbbc0b6ee54c09edbcbb95f3a70d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a267ecbbc0b6ee54c09edbcbb95f3a70d">TCC_DRVCTRL_Type::INVEN0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 16 Output Waveform 0 Inversion </p>

</div>
</div>
<a class="anchor" id="a2a8e0e45019db019e6e5b65c9291bd04"></a><!-- doxytag: member="TCC_DRVCTRL_Type::INVEN1" ref="a2a8e0e45019db019e6e5b65c9291bd04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a2a8e0e45019db019e6e5b65c9291bd04">TCC_DRVCTRL_Type::INVEN1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 17 Output Waveform 1 Inversion </p>

</div>
</div>
<a class="anchor" id="abaa21a6887bf43e9eaf52778feb50d00"></a><!-- doxytag: member="TCC_DRVCTRL_Type::INVEN2" ref="abaa21a6887bf43e9eaf52778feb50d00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#abaa21a6887bf43e9eaf52778feb50d00">TCC_DRVCTRL_Type::INVEN2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 18 Output Waveform 2 Inversion </p>

</div>
</div>
<a class="anchor" id="af190b09921001915895490ce58ce03c6"></a><!-- doxytag: member="TCC_DRVCTRL_Type::INVEN3" ref="af190b09921001915895490ce58ce03c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#af190b09921001915895490ce58ce03c6">TCC_DRVCTRL_Type::INVEN3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 19 Output Waveform 3 Inversion </p>

</div>
</div>
<a class="anchor" id="a0fffb8ca7f2388bbd1296f3fe5c5f66c"></a><!-- doxytag: member="TCC_DRVCTRL_Type::INVEN4" ref="a0fffb8ca7f2388bbd1296f3fe5c5f66c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a0fffb8ca7f2388bbd1296f3fe5c5f66c">TCC_DRVCTRL_Type::INVEN4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 20 Output Waveform 4 Inversion </p>

</div>
</div>
<a class="anchor" id="a5c0949b079e7d9eed5625af66727284c"></a><!-- doxytag: member="TCC_DRVCTRL_Type::INVEN5" ref="a5c0949b079e7d9eed5625af66727284c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a5c0949b079e7d9eed5625af66727284c">TCC_DRVCTRL_Type::INVEN5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 21 Output Waveform 5 Inversion </p>

</div>
</div>
<a class="anchor" id="a45623b1a58b52989f23ad8108f2bdae9"></a><!-- doxytag: member="TCC_DRVCTRL_Type::INVEN6" ref="a45623b1a58b52989f23ad8108f2bdae9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a45623b1a58b52989f23ad8108f2bdae9">TCC_DRVCTRL_Type::INVEN6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 22 Output Waveform 6 Inversion </p>

</div>
</div>
<a class="anchor" id="a1159efccd374d6b8b8b19654664c35d2"></a><!-- doxytag: member="TCC_DRVCTRL_Type::INVEN7" ref="a1159efccd374d6b8b8b19654664c35d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a1159efccd374d6b8b8b19654664c35d2">TCC_DRVCTRL_Type::INVEN7</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 23 Output Waveform 7 Inversion </p>

</div>
</div>
<a class="anchor" id="a006e93a72ddb57ed133776a414c9ed25"></a><!-- doxytag: member="TCC_DRVCTRL_Type::NRE" ref="a006e93a72ddb57ed133776a414c9ed25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a006e93a72ddb57ed133776a414c9ed25">TCC_DRVCTRL_Type::NRE</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 0.. 7 Non-Recoverable State x Output Enable </p>

</div>
</div>
<a class="anchor" id="ab84534a435d999e0e197f18af30250b7"></a><!-- doxytag: member="TCC_DRVCTRL_Type::NRE0" ref="ab84534a435d999e0e197f18af30250b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#ab84534a435d999e0e197f18af30250b7">TCC_DRVCTRL_Type::NRE0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 0 Non-Recoverable State 0 Output Enable </p>

</div>
</div>
<a class="anchor" id="a234ebd19a2b68b8b4386f4b3524c4ceb"></a><!-- doxytag: member="TCC_DRVCTRL_Type::NRE1" ref="a234ebd19a2b68b8b4386f4b3524c4ceb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a234ebd19a2b68b8b4386f4b3524c4ceb">TCC_DRVCTRL_Type::NRE1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 1 Non-Recoverable State 1 Output Enable </p>

</div>
</div>
<a class="anchor" id="ac3dd3aed1a46778072dbd6ceabae18fd"></a><!-- doxytag: member="TCC_DRVCTRL_Type::NRE2" ref="ac3dd3aed1a46778072dbd6ceabae18fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#ac3dd3aed1a46778072dbd6ceabae18fd">TCC_DRVCTRL_Type::NRE2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 2 Non-Recoverable State 2 Output Enable </p>

</div>
</div>
<a class="anchor" id="a52c3aa6ca5542de33374b36a41d5e94c"></a><!-- doxytag: member="TCC_DRVCTRL_Type::NRE3" ref="a52c3aa6ca5542de33374b36a41d5e94c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a52c3aa6ca5542de33374b36a41d5e94c">TCC_DRVCTRL_Type::NRE3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 3 Non-Recoverable State 3 Output Enable </p>

</div>
</div>
<a class="anchor" id="a098156b8bcb9b82f1ef09539fe9e4742"></a><!-- doxytag: member="TCC_DRVCTRL_Type::NRE4" ref="a098156b8bcb9b82f1ef09539fe9e4742" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a098156b8bcb9b82f1ef09539fe9e4742">TCC_DRVCTRL_Type::NRE4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 4 Non-Recoverable State 4 Output Enable </p>

</div>
</div>
<a class="anchor" id="a0200b3e1d7c9da1fcb0a94798bf04989"></a><!-- doxytag: member="TCC_DRVCTRL_Type::NRE5" ref="a0200b3e1d7c9da1fcb0a94798bf04989" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a0200b3e1d7c9da1fcb0a94798bf04989">TCC_DRVCTRL_Type::NRE5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 5 Non-Recoverable State 5 Output Enable </p>

</div>
</div>
<a class="anchor" id="af73130b3fe993cf341baebeb3f3ed75b"></a><!-- doxytag: member="TCC_DRVCTRL_Type::NRE6" ref="af73130b3fe993cf341baebeb3f3ed75b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#af73130b3fe993cf341baebeb3f3ed75b">TCC_DRVCTRL_Type::NRE6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 6 Non-Recoverable State 6 Output Enable </p>

</div>
</div>
<a class="anchor" id="a45f21c7019abe55e4e8940381aff88b2"></a><!-- doxytag: member="TCC_DRVCTRL_Type::NRE7" ref="a45f21c7019abe55e4e8940381aff88b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a45f21c7019abe55e4e8940381aff88b2">TCC_DRVCTRL_Type::NRE7</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 7 Non-Recoverable State 7 Output Enable </p>

</div>
</div>
<a class="anchor" id="af169ee6466c287f8f8e993281ea83cfd"></a><!-- doxytag: member="TCC_DRVCTRL_Type::NRV" ref="af169ee6466c287f8f8e993281ea83cfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#af169ee6466c287f8f8e993281ea83cfd">TCC_DRVCTRL_Type::NRV</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 8..15 Non-Recoverable State x Output Value </p>

</div>
</div>
<a class="anchor" id="ad10cf3934dc81802e587c63c6d77abeb"></a><!-- doxytag: member="TCC_DRVCTRL_Type::NRV0" ref="ad10cf3934dc81802e587c63c6d77abeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#ad10cf3934dc81802e587c63c6d77abeb">TCC_DRVCTRL_Type::NRV0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 8 Non-Recoverable State 0 Output Value </p>

</div>
</div>
<a class="anchor" id="a906ac2487eaaf0612a7cbacd851fe006"></a><!-- doxytag: member="TCC_DRVCTRL_Type::NRV1" ref="a906ac2487eaaf0612a7cbacd851fe006" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a906ac2487eaaf0612a7cbacd851fe006">TCC_DRVCTRL_Type::NRV1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 9 Non-Recoverable State 1 Output Value </p>

</div>
</div>
<a class="anchor" id="a68ed1eace2e3d3d5bfde44907f23e83a"></a><!-- doxytag: member="TCC_DRVCTRL_Type::NRV2" ref="a68ed1eace2e3d3d5bfde44907f23e83a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a68ed1eace2e3d3d5bfde44907f23e83a">TCC_DRVCTRL_Type::NRV2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 10 Non-Recoverable State 2 Output Value </p>

</div>
</div>
<a class="anchor" id="a7abbad94a2b1842a49217596e3c971d7"></a><!-- doxytag: member="TCC_DRVCTRL_Type::NRV3" ref="a7abbad94a2b1842a49217596e3c971d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a7abbad94a2b1842a49217596e3c971d7">TCC_DRVCTRL_Type::NRV3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 11 Non-Recoverable State 3 Output Value </p>

</div>
</div>
<a class="anchor" id="af7d2a07faf073db98185b669159823f5"></a><!-- doxytag: member="TCC_DRVCTRL_Type::NRV4" ref="af7d2a07faf073db98185b669159823f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#af7d2a07faf073db98185b669159823f5">TCC_DRVCTRL_Type::NRV4</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 12 Non-Recoverable State 4 Output Value </p>

</div>
</div>
<a class="anchor" id="a5c638d16d3d67601e767af16d0dc8090"></a><!-- doxytag: member="TCC_DRVCTRL_Type::NRV5" ref="a5c638d16d3d67601e767af16d0dc8090" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a5c638d16d3d67601e767af16d0dc8090">TCC_DRVCTRL_Type::NRV5</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 13 Non-Recoverable State 5 Output Value </p>

</div>
</div>
<a class="anchor" id="a0bc3ddcfe4e33b63250f2e50de24640c"></a><!-- doxytag: member="TCC_DRVCTRL_Type::NRV6" ref="a0bc3ddcfe4e33b63250f2e50de24640c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a0bc3ddcfe4e33b63250f2e50de24640c">TCC_DRVCTRL_Type::NRV6</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 14 Non-Recoverable State 6 Output Value </p>

</div>
</div>
<a class="anchor" id="ab390b588352e0a9966b5bbc448c03731"></a><!-- doxytag: member="TCC_DRVCTRL_Type::NRV7" ref="ab390b588352e0a9966b5bbc448c03731" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#ab390b588352e0a9966b5bbc448c03731">TCC_DRVCTRL_Type::NRV7</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 15 Non-Recoverable State 7 Output Value </p>

</div>
</div>
<a class="anchor" id="a879355b04856f5d91b3e8b4cf6ea4196"></a><!-- doxytag: member="TCC_DRVCTRL_Type::reg" ref="a879355b04856f5d91b3e8b4cf6ea4196" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a879355b04856f5d91b3e8b4cf6ea4196">TCC_DRVCTRL_Type::reg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Type used for register access </p>

</div>
</div>
<a class="anchor" id="a0a6f60e3ef2829a32e7af47719ffd2e4"></a><!-- doxytag: member="TCC_DRVCTRL_Type::vec" ref="a0a6f60e3ef2829a32e7af47719ffd2e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="union_t_c_c___d_r_v_c_t_r_l___type.html#a0a6f60e3ef2829a32e7af47719ffd2e4">TCC_DRVCTRL_Type::vec</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Structure used for vec access </p>

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="comp__tcc_8h_source.html">comp_tcc.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:19 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
