{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643771057552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643771057552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 01 22:04:17 2022 " "Processing started: Tue Feb 01 22:04:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643771057552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643771057552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pedals -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pedals -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643771057552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643771057964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643771057964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zzuo1/documents/school/build18 2022/fpga-pedal/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/zzuo1/documents/school/build18 2022/fpga-pedal/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "../Top.sv" "" { Text "C:/Users/zzuo1/Documents/School/Build18 2022/fpga-pedal/Top.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643771065310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643771065310 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 distortion_lib.sv(63) " "Verilog HDL Expression warning at distortion_lib.sv(63): truncated literal to match 4 bits" {  } { { "../distortion_lib.sv" "" { Text "C:/Users/zzuo1/Documents/School/Build18 2022/fpga-pedal/distortion_lib.sv" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1643771065314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zzuo1/documents/school/build18 2022/fpga-pedal/distortion_lib.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/zzuo1/documents/school/build18 2022/fpga-pedal/distortion_lib.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Distortion_Hard_Clip " "Found entity 1: Distortion_Hard_Clip" {  } { { "../distortion_lib.sv" "" { Text "C:/Users/zzuo1/Documents/School/Build18 2022/fpga-pedal/distortion_lib.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643771065314 ""} { "Info" "ISGN_ENTITY_NAME" "2 Distortion_Soft_Clip " "Found entity 2: Distortion_Soft_Clip" {  } { { "../distortion_lib.sv" "" { Text "C:/Users/zzuo1/Documents/School/Build18 2022/fpga-pedal/distortion_lib.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643771065314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643771065314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zzuo1/documents/school/build18 2022/fpga-pedal/delay.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/zzuo1/documents/school/build18 2022/fpga-pedal/delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "../delay.sv" "" { Text "C:/Users/zzuo1/Documents/School/Build18 2022/fpga-pedal/delay.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643771065314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643771065314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zzuo1/documents/school/build18 2022/fpga-pedal/convolve.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/zzuo1/documents/school/build18 2022/fpga-pedal/convolve.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Convolve " "Found entity 1: Convolve" {  } { { "../convolve.sv" "" { Text "C:/Users/zzuo1/Documents/School/Build18 2022/fpga-pedal/convolve.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643771065314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643771065314 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643771065370 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adc adc_1_channel " "Node instance \"adc\" instantiates undefined entity \"adc_1_channel\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../Top.sv" "adc" { Text "C:/Users/zzuo1/Documents/School/Build18 2022/fpga-pedal/Top.sv" 27 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1643771065402 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643771065482 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 01 22:04:25 2022 " "Processing ended: Tue Feb 01 22:04:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643771065482 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643771065482 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643771065482 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643771065482 ""}
