{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1471024030859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1471024030859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 12 19:47:10 2016 " "Processing started: Fri Aug 12 19:47:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1471024030859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1471024030859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VLSI_Projekat -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off VLSI_Projekat -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1471024030859 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1471024031562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_BLOCK-rtl " "Found design unit 1: MEM_BLOCK-rtl" {  } { { "MEM_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/MEM_BLOCK.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471024032687 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_BLOCK " "Found entity 1: MEM_BLOCK" {  } { { "MEM_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/MEM_BLOCK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471024032687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471024032687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-rtl " "Found design unit 1: CPU-rtl" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471024032687 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471024032687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471024032687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_BLOCK-rtl " "Found design unit 1: IF_BLOCK-rtl" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471024032703 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_BLOCK " "Found entity 1: IF_BLOCK" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471024032703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471024032703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTR_CACHE-RTL " "Found design unit 1: INSTR_CACHE-RTL" {  } { { "INSTR_CACHE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/INSTR_CACHE.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471024032703 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTR_CACHE " "Found entity 1: INSTR_CACHE" {  } { { "INSTR_CACHE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/INSTR_CACHE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471024032703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471024032703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_BLOCK-rtl " "Found design unit 1: ID_BLOCK-rtl" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471024032718 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_BLOCK " "Found entity 1: ID_BLOCK" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471024032718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471024032718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_BLOCK-rtl " "Found design unit 1: EX_BLOCK-rtl" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471024032718 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_BLOCK " "Found entity 1: EX_BLOCK" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471024032718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471024032718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_FILE-rtl " "Found design unit 1: REG_FILE-rtl" {  } { { "REG_FILE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/REG_FILE.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471024032718 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "REG_FILE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/REG_FILE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471024032718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471024032718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_CACHE-rtl " "Found design unit 1: DATA_CACHE-rtl" {  } { { "DATA_CACHE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/DATA_CACHE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471024032734 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_CACHE " "Found entity 1: DATA_CACHE" {  } { { "DATA_CACHE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/DATA_CACHE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471024032734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471024032734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WB_BLOCK-rtl " "Found design unit 1: WB_BLOCK-rtl" {  } { { "WB_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/WB_BLOCK.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471024032734 ""} { "Info" "ISGN_ENTITY_NAME" "1 WB_BLOCK " "Found entity 1: WB_BLOCK" {  } { { "WB_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/WB_BLOCK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471024032734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471024032734 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1471024032812 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "predicted_pc_id_ex CPU.vhd(90) " "Verilog HDL or VHDL warning at CPU.vhd(90): object \"predicted_pc_id_ex\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471024032828 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_predicted_id_ex CPU.vhd(91) " "Verilog HDL or VHDL warning at CPU.vhd(91): object \"jump_predicted_id_ex\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471024032828 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "predicted_pc_ex_if CPU.vhd(92) " "VHDL Signal Declaration warning at CPU.vhd(92): used implicit default value for signal \"predicted_pc_ex_if\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 92 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1471024032828 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "jump_predicted_ex_if CPU.vhd(93) " "VHDL Signal Declaration warning at CPU.vhd(93): used implicit default value for signal \"jump_predicted_ex_if\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1471024032828 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_BLOCK IF_BLOCK:IF_BLOCK " "Elaborating entity \"IF_BLOCK\" for hierarchy \"IF_BLOCK:IF_BLOCK\"" {  } { { "CPU.vhd" "IF_BLOCK" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471024032906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_BLOCK ID_BLOCK:ID_BLOCK " "Elaborating entity \"ID_BLOCK\" for hierarchy \"ID_BLOCK:ID_BLOCK\"" {  } { { "CPU.vhd" "ID_BLOCK" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471024032922 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "predicted_pc_out ID_BLOCK.vhd(62) " "VHDL Signal Declaration warning at ID_BLOCK.vhd(62): used implicit default value for signal \"predicted_pc_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1471024032922 "|CPU|ID_BLOCK:ID_BLOCK"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "jump_predicted_out ID_BLOCK.vhd(64) " "VHDL Signal Declaration warning at ID_BLOCK.vhd(64): used implicit default value for signal \"jump_predicted_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1471024032922 "|CPU|ID_BLOCK:ID_BLOCK"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "idle_self_out ID_BLOCK.vhd(70) " "VHDL Signal Declaration warning at ID_BLOCK.vhd(70): used implicit default value for signal \"idle_self_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1471024032922 "|CPU|ID_BLOCK:ID_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_BLOCK EX_BLOCK:EX_BLOCK " "Elaborating entity \"EX_BLOCK\" for hierarchy \"EX_BLOCK:EX_BLOCK\"" {  } { { "CPU.vhd" "EX_BLOCK" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471024032937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_BLOCK MEM_BLOCK:MEM_BLOCK " "Elaborating entity \"MEM_BLOCK\" for hierarchy \"MEM_BLOCK:MEM_BLOCK\"" {  } { { "CPU.vhd" "MEM_BLOCK" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471024033640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_BLOCK WB_BLOCK:WB_BLOCK " "Elaborating entity \"WB_BLOCK\" for hierarchy \"WB_BLOCK:WB_BLOCK\"" {  } { { "CPU.vhd" "WB_BLOCK" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471024033656 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_pom WB_BLOCK.vhd(26) " "Verilog HDL or VHDL warning at WB_BLOCK.vhd(26): object \"ALU_pom\" assigned a value but never read" {  } { { "WB_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/WB_BLOCK.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471024033656 "|CPU|WB_BLOCK:WB_BLOCK"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reg_pom WB_BLOCK.vhd(27) " "Verilog HDL or VHDL warning at WB_BLOCK.vhd(27): object \"Reg_pom\" assigned a value but never read" {  } { { "WB_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/WB_BLOCK.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471024033656 "|CPU|WB_BLOCK:WB_BLOCK"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[7\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[7\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[6\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[6\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[5\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[5\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[4\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[4\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[3\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[3\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[2\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[2\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[1\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[1\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|was_load_out " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|was_load_out\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 68 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[0\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[0\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[8\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[8\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[9\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[9\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[10\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[10\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[11\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[11\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[12\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[12\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[13\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[13\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[14\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[14\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[15\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[15\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[16\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[16\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[17\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[17\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[18\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[18\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[19\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[19\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[20\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[20\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[21\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[21\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[22\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[22\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[23\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[23\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[24\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[24\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[25\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[25\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[26\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[26\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[27\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[27\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[28\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[28\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[29\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[29\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[30\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[30\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[31\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|reg_data_ex_fwd_out\[31\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|store_out " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|store_out\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 53 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|load_out " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|load_out\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 52 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[0\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[0\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[1\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[1\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[2\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[2\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[3\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[3\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[4\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[4\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[5\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[5\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[6\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[6\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[7\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[7\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[8\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[8\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[9\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[9\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[10\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[10\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[11\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[11\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[12\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[12\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[13\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[13\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[14\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[14\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[15\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[15\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[16\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[16\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[17\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[17\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[18\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[18\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[19\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[19\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[20\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[20\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[21\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[21\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[22\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[22\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[23\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[23\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[24\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[24\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[25\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[25\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[26\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[26\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[27\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[27\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[28\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[28\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[29\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[29\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[30\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[30\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|B_out\[31\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|B_out\[31\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[0\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[0\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[1\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[1\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[2\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[2\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[3\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[3\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[4\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[4\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[5\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[5\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[6\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[6\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[7\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[7\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[8\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[8\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[9\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[9\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[10\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[10\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[11\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[11\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[12\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[12\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[13\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[13\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[14\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[14\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[15\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[15\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[16\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[16\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[17\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[17\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[18\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[18\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[19\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[19\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[20\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[20\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[21\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[21\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[22\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[22\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[23\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[23\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[24\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[24\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[25\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[25\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[26\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[26\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[27\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[27\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[28\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[28\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[29\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[29\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[30\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[30\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|ALU_out\[31\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|ALU_out\[31\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|Reg_out\[0\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|Reg_out\[0\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|Reg_out\[1\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|Reg_out\[1\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|Reg_out\[2\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|Reg_out\[2\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|Reg_out\[3\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|Reg_out\[3\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EX_BLOCK:EX_BLOCK\|Reg_out\[4\] " "Converted tri-state buffer \"EX_BLOCK:EX_BLOCK\|Reg_out\[4\]\" feeding internal logic into a wire" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 213 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[12\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[12\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[11\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[11\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[10\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[10\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[9\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[9\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[8\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[8\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[7\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[7\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[6\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[6\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[5\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[5\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[13\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[13\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[14\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[14\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[15\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[15\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[16\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[16\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[17\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[17\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[18\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[18\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[19\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[19\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[20\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[20\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[21\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[21\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[22\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[22\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[23\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[23\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[24\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[24\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[25\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[25\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[26\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[26\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[27\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[27\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[28\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[28\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[29\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[29\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[30\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[30\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|new_pc_out\[31\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|new_pc_out\[31\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_no_fwd_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_no_fwd_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_no_fwd_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_no_fwd_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_no_fwd_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_no_fwd_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_no_fwd_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_no_fwd_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_no_fwd_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_no_fwd_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_no_fwd_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_no_fwd_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_no_fwd_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_no_fwd_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_no_fwd_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_no_fwd_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_no_fwd_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_no_fwd_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_no_fwd_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_no_fwd_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rd_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rd_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rd_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rd_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rd_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rd_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rd_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rd_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|Rd_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|Rd_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[5\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[5\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[6\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[6\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[7\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[7\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[8\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[8\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[9\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[9\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[10\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[10\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[11\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[11\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[12\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[12\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[13\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[13\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[14\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[14\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[15\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[15\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[16\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[16\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[17\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[17\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[18\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[18\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[19\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[19\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[20\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[20\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[21\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[21\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[22\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[22\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[23\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[23\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[24\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[24\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[25\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[25\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[26\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[26\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[27\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[27\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[28\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[28\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[29\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[29\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[30\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[30\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg2_data_out\[31\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg2_data_out\[31\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[5\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[5\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[6\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[6\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[7\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[7\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[8\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[8\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[9\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[9\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[10\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[10\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[11\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[11\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[12\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[12\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[13\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[13\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[14\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[14\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[15\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[15\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[16\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[16\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[17\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[17\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[18\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[18\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[19\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[19\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[20\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[20\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[21\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[21\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[22\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[22\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[23\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[23\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[24\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[24\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[25\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[25\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[26\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[26\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[27\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[27\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[28\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[28\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[29\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[29\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[30\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[30\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|reg1_data_out\[31\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|reg1_data_out\[31\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 406 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[0\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[0\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[1\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[1\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[2\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[2\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[3\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[3\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[4\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[4\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[5\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[5\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[6\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[6\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[7\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[7\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[8\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[8\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[9\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[9\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[10\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[10\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[11\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[11\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[12\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[12\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[13\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[13\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[14\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[14\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|imm_out\[15\] " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|imm_out\[15\]\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 56 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|idle~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|idle~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 126 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BLE_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BLE_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 121 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BGE_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BGE_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 120 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BLT_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BLT_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 119 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BGT_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BGT_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 118 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BNQ_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BNQ_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 117 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|BEQ_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|BEQ_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 116 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|POP_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|POP_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 115 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|PUSH_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|PUSH_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|JSR_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|JSR_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 112 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|JMP_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|JMP_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 111 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|ROR_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|ROR_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 110 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|ROL_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|ROL_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 109 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SAR_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SAR_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SHL_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SHL_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 107 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SHR_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SHR_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 106 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|NOT_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|NOT_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 105 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|XOR_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|XOR_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 104 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|OR_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|OR_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 103 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|AND_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|AND_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 102 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SUBI_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SUBI_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 101 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|ADDI_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|ADDI_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 100 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|SUB_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|SUB_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 99 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|ADD_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|ADD_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 98 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|MOVI_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|MOVI_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 97 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|MOV_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|MOV_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 96 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|STORE_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|STORE_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 95 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ID_BLOCK:ID_BLOCK\|LOAD_pom~0 " "Converted tri-state buffer \"ID_BLOCK:ID_BLOCK\|LOAD_pom~0\" feeding internal logic into a wire" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 94 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[31\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[31\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[30\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[30\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[29\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[29\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[28\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[28\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[27\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[27\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[26\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[26\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[25\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[25\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[24\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[24\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[23\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[23\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[22\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[22\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[21\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[21\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[20\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[20\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[19\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[19\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[18\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[18\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[17\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[17\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[16\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[16\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[15\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[15\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[14\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[14\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[13\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[13\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[12\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[12\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[11\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[11\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[10\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[10\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[9\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[9\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[8\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[8\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[7\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[7\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[6\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[6\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[5\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[5\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[4\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[4\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[3\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[3\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[2\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[2\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[1\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[1\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|predicted_pc_out\[0\] " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|predicted_pc_out\[0\]\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 54 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IF_BLOCK:IF_BLOCK\|jump_predicted_out " "Converted tri-state buffer \"IF_BLOCK:IF_BLOCK\|jump_predicted_out\" feeding internal logic into a wire" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1471024034328 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1471024034328 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ID_BLOCK:ID_BLOCK\|rdReg1_out " "Node \"ID_BLOCK:ID_BLOCK\|rdReg1_out\"" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024035422 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ID_BLOCK:ID_BLOCK\|rdReg2_out " "Node \"ID_BLOCK:ID_BLOCK\|rdReg2_out\"" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024035422 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MEM_BLOCK:MEM_BLOCK\|wr_out " "Node \"MEM_BLOCK:MEM_BLOCK\|wr_out\"" {  } { { "MEM_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/MEM_BLOCK.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024035422 ""} { "Warning" "WMLS_MLS_NODE_NAME" "WB_BLOCK:WB_BLOCK\|wr_out " "Node \"WB_BLOCK:WB_BLOCK\|wr_out\"" {  } { { "WB_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/WB_BLOCK.vhd" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024035422 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1471024035422 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "reg1_no_id_reg\[0\] GND " "Pin \"reg1_no_id_reg\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|reg1_no_id_reg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg1_no_id_reg\[1\] GND " "Pin \"reg1_no_id_reg\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|reg1_no_id_reg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg1_no_id_reg\[2\] GND " "Pin \"reg1_no_id_reg\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|reg1_no_id_reg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg1_no_id_reg\[3\] GND " "Pin \"reg1_no_id_reg\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|reg1_no_id_reg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg1_no_id_reg\[4\] GND " "Pin \"reg1_no_id_reg\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|reg1_no_id_reg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg2_no_id_reg\[0\] GND " "Pin \"reg2_no_id_reg\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|reg2_no_id_reg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg2_no_id_reg\[1\] GND " "Pin \"reg2_no_id_reg\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|reg2_no_id_reg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg2_no_id_reg\[2\] GND " "Pin \"reg2_no_id_reg\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|reg2_no_id_reg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg2_no_id_reg\[3\] GND " "Pin \"reg2_no_id_reg\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|reg2_no_id_reg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg2_no_id_reg\[4\] GND " "Pin \"reg2_no_id_reg\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|reg2_no_id_reg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[0\] GND " "Pin \"data_mem_datacache\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[1\] GND " "Pin \"data_mem_datacache\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[2\] GND " "Pin \"data_mem_datacache\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[3\] GND " "Pin \"data_mem_datacache\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[4\] GND " "Pin \"data_mem_datacache\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[5\] GND " "Pin \"data_mem_datacache\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[6\] GND " "Pin \"data_mem_datacache\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[7\] GND " "Pin \"data_mem_datacache\[7\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[8\] GND " "Pin \"data_mem_datacache\[8\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[9\] GND " "Pin \"data_mem_datacache\[9\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[10\] GND " "Pin \"data_mem_datacache\[10\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[11\] GND " "Pin \"data_mem_datacache\[11\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[12\] GND " "Pin \"data_mem_datacache\[12\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[13\] GND " "Pin \"data_mem_datacache\[13\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[14\] GND " "Pin \"data_mem_datacache\[14\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[15\] GND " "Pin \"data_mem_datacache\[15\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[16\] GND " "Pin \"data_mem_datacache\[16\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[17\] GND " "Pin \"data_mem_datacache\[17\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[18\] GND " "Pin \"data_mem_datacache\[18\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[19\] GND " "Pin \"data_mem_datacache\[19\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[20\] GND " "Pin \"data_mem_datacache\[20\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[21\] GND " "Pin \"data_mem_datacache\[21\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[22\] GND " "Pin \"data_mem_datacache\[22\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[23\] GND " "Pin \"data_mem_datacache\[23\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[24\] GND " "Pin \"data_mem_datacache\[24\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[25\] GND " "Pin \"data_mem_datacache\[25\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[26\] GND " "Pin \"data_mem_datacache\[26\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[27\] GND " "Pin \"data_mem_datacache\[27\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[28\] GND " "Pin \"data_mem_datacache\[28\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[29\] GND " "Pin \"data_mem_datacache\[29\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[30\] GND " "Pin \"data_mem_datacache\[30\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_mem_datacache\[31\] GND " "Pin \"data_mem_datacache\[31\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_mem_datacache[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg_wb_reg\[0\] GND " "Pin \"Reg_wb_reg\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|Reg_wb_reg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg_wb_reg\[1\] GND " "Pin \"Reg_wb_reg\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|Reg_wb_reg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg_wb_reg\[2\] GND " "Pin \"Reg_wb_reg\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|Reg_wb_reg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg_wb_reg\[3\] GND " "Pin \"Reg_wb_reg\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|Reg_wb_reg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Reg_wb_reg\[4\] GND " "Pin \"Reg_wb_reg\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|Reg_wb_reg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[0\] GND " "Pin \"data_wb_reg\[0\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[1\] GND " "Pin \"data_wb_reg\[1\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[2\] GND " "Pin \"data_wb_reg\[2\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[3\] GND " "Pin \"data_wb_reg\[3\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[4\] GND " "Pin \"data_wb_reg\[4\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[5\] GND " "Pin \"data_wb_reg\[5\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[6\] GND " "Pin \"data_wb_reg\[6\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[7\] GND " "Pin \"data_wb_reg\[7\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[8\] GND " "Pin \"data_wb_reg\[8\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[9\] GND " "Pin \"data_wb_reg\[9\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[10\] GND " "Pin \"data_wb_reg\[10\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[11\] GND " "Pin \"data_wb_reg\[11\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[12\] GND " "Pin \"data_wb_reg\[12\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[13\] GND " "Pin \"data_wb_reg\[13\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[14\] GND " "Pin \"data_wb_reg\[14\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[15\] GND " "Pin \"data_wb_reg\[15\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[16\] GND " "Pin \"data_wb_reg\[16\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[17\] GND " "Pin \"data_wb_reg\[17\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[18\] GND " "Pin \"data_wb_reg\[18\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[19\] GND " "Pin \"data_wb_reg\[19\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[20\] GND " "Pin \"data_wb_reg\[20\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[21\] GND " "Pin \"data_wb_reg\[21\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[22\] GND " "Pin \"data_wb_reg\[22\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[23\] GND " "Pin \"data_wb_reg\[23\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[24\] GND " "Pin \"data_wb_reg\[24\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[25\] GND " "Pin \"data_wb_reg\[25\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[26\] GND " "Pin \"data_wb_reg\[26\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[27\] GND " "Pin \"data_wb_reg\[27\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[28\] GND " "Pin \"data_wb_reg\[28\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[29\] GND " "Pin \"data_wb_reg\[29\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[30\] GND " "Pin \"data_wb_reg\[30\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_wb_reg\[31\] GND " "Pin \"data_wb_reg\[31\]\" is stuck at GND" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471024035422 "|CPU|data_wb_reg[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1471024035422 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "718 " "718 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1471024035588 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1471024035943 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024035943 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "33 " "Design contains 33 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[0\] " "No output dependent on input pin \"data_datacache_mem\[0\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[1\] " "No output dependent on input pin \"data_datacache_mem\[1\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[2\] " "No output dependent on input pin \"data_datacache_mem\[2\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[3\] " "No output dependent on input pin \"data_datacache_mem\[3\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[4\] " "No output dependent on input pin \"data_datacache_mem\[4\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[5\] " "No output dependent on input pin \"data_datacache_mem\[5\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[6\] " "No output dependent on input pin \"data_datacache_mem\[6\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[7\] " "No output dependent on input pin \"data_datacache_mem\[7\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[8\] " "No output dependent on input pin \"data_datacache_mem\[8\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[9\] " "No output dependent on input pin \"data_datacache_mem\[9\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[10\] " "No output dependent on input pin \"data_datacache_mem\[10\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[11\] " "No output dependent on input pin \"data_datacache_mem\[11\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[12\] " "No output dependent on input pin \"data_datacache_mem\[12\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[13\] " "No output dependent on input pin \"data_datacache_mem\[13\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[14\] " "No output dependent on input pin \"data_datacache_mem\[14\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[15\] " "No output dependent on input pin \"data_datacache_mem\[15\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[16\] " "No output dependent on input pin \"data_datacache_mem\[16\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[17\] " "No output dependent on input pin \"data_datacache_mem\[17\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[18\] " "No output dependent on input pin \"data_datacache_mem\[18\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[19\] " "No output dependent on input pin \"data_datacache_mem\[19\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[20\] " "No output dependent on input pin \"data_datacache_mem\[20\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[21\] " "No output dependent on input pin \"data_datacache_mem\[21\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[22\] " "No output dependent on input pin \"data_datacache_mem\[22\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[23\] " "No output dependent on input pin \"data_datacache_mem\[23\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[24\] " "No output dependent on input pin \"data_datacache_mem\[24\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[25\] " "No output dependent on input pin \"data_datacache_mem\[25\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[26\] " "No output dependent on input pin \"data_datacache_mem\[26\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[27\] " "No output dependent on input pin \"data_datacache_mem\[27\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[28\] " "No output dependent on input pin \"data_datacache_mem\[28\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[29\] " "No output dependent on input pin \"data_datacache_mem\[29\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[30\] " "No output dependent on input pin \"data_datacache_mem\[30\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_datacache_mem\[31\] " "No output dependent on input pin \"data_datacache_mem\[31\]\"" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471024036131 "|CPU|data_datacache_mem[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1471024036131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "662 " "Implemented 662 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "130 " "Implemented 130 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1471024036131 ""} { "Info" "ICUT_CUT_TM_OPINS" "148 " "Implemented 148 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1471024036131 ""} { "Info" "ICUT_CUT_TM_LCELLS" "384 " "Implemented 384 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1471024036131 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1471024036131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 422 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 422 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1471024036209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 12 19:47:16 2016 " "Processing ended: Fri Aug 12 19:47:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1471024036209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1471024036209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1471024036209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1471024036209 ""}
