-- Project:   Design01
-- Generated: 11/26/2017 23:29:04
-- PSoC Creator  4.1 Update 1

ENTITY Design01 IS
    PORT(
        Right_Eyebrow_Inner(0)_PAD : OUT std_ulogic;
        Right_Eyebrow_Outer(0)_PAD : OUT std_ulogic;
        Left_Eyebrow_Inner(0)_PAD : OUT std_ulogic;
        Left_Eyebrow_Outer(0)_PAD : OUT std_ulogic;
        RightEyeball_Vertical(0)_PAD : OUT std_ulogic;
        LeftEyeball_Vertical(0)_PAD : OUT std_ulogic;
        RightEyeball_Horizontal(0)_PAD : OUT std_ulogic;
        LeftEyeball_Horizontal(0)_PAD : OUT std_ulogic;
        EyelidVertical(0)_PAD : OUT std_ulogic;
        Eyelid_Open_Close(0)_PAD : OUT std_ulogic;
        Base(0)_PAD : OUT std_ulogic;
        Jaw(0)_PAD : OUT std_ulogic;
        RightLip(0)_PAD : OUT std_ulogic;
        LeftLip(0)_PAD : OUT std_ulogic;
        RightNeck(0)_PAD : OUT std_ulogic;
        LeftNeck(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Design01;

ARCHITECTURE __DEFAULT__ OF Design01 IS
    SIGNAL Base(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL EyelidVertical(0)__PA : bit;
    SIGNAL Eyelid_Open_Close(0)__PA : bit;
    SIGNAL Jaw(0)__PA : bit;
    SIGNAL LeftEyeball_Horizontal(0)__PA : bit;
    SIGNAL LeftEyeball_Vertical(0)__PA : bit;
    SIGNAL LeftLip(0)__PA : bit;
    SIGNAL LeftNeck(0)__PA : bit;
    SIGNAL Left_Eyebrow_Inner(0)__PA : bit;
    SIGNAL Left_Eyebrow_Outer(0)__PA : bit;
    SIGNAL Net_115 : bit;
    ATTRIBUTE udbclken_assigned OF Net_115 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_115 : SIGNAL IS true;
    SIGNAL Net_115_local : bit;
    SIGNAL Net_175 : bit;
    SIGNAL Net_187 : bit;
    SIGNAL Net_350 : bit;
    ATTRIBUTE udbclken_assigned OF Net_350 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_350 : SIGNAL IS true;
    SIGNAL Net_350_local : bit;
    SIGNAL Net_352 : bit;
    SIGNAL Net_353 : bit;
    SIGNAL Net_382 : bit;
    ATTRIBUTE udbclken_assigned OF Net_382 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_382 : SIGNAL IS true;
    SIGNAL Net_382_local : bit;
    SIGNAL Net_384 : bit;
    SIGNAL Net_385 : bit;
    SIGNAL Net_412 : bit;
    ATTRIBUTE udbclken_assigned OF Net_412 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_412 : SIGNAL IS true;
    SIGNAL Net_412_local : bit;
    SIGNAL Net_414 : bit;
    SIGNAL Net_415 : bit;
    SIGNAL Net_442 : bit;
    ATTRIBUTE udbclken_assigned OF Net_442 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_442 : SIGNAL IS true;
    SIGNAL Net_442_local : bit;
    SIGNAL Net_444 : bit;
    SIGNAL Net_445 : bit;
    SIGNAL Net_45 : bit;
    ATTRIBUTE udbclken_assigned OF Net_45 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_45 : SIGNAL IS true;
    SIGNAL Net_45_local : bit;
    SIGNAL Net_472 : bit;
    ATTRIBUTE udbclken_assigned OF Net_472 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_472 : SIGNAL IS true;
    SIGNAL Net_472_local : bit;
    SIGNAL Net_474 : bit;
    SIGNAL Net_475 : bit;
    SIGNAL Net_504 : bit;
    ATTRIBUTE udbclken_assigned OF Net_504 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_504 : SIGNAL IS true;
    SIGNAL Net_504_local : bit;
    SIGNAL Net_506 : bit;
    SIGNAL Net_507 : bit;
    SIGNAL Net_60 : bit;
    SIGNAL Net_61 : bit;
    SIGNAL RightEyeball_Horizontal(0)__PA : bit;
    SIGNAL RightEyeball_Vertical(0)__PA : bit;
    SIGNAL RightLip(0)__PA : bit;
    SIGNAL RightNeck(0)__PA : bit;
    SIGNAL Right_Eyebrow_Inner(0)__PA : bit;
    SIGNAL Right_Eyebrow_Outer(0)__PA : bit;
    SIGNAL \BaseAndJaw:PWMUDB:cmp1_less\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:cmp2_less\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:control_0\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:control_1\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:control_2\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:control_3\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:control_4\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:control_5\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:control_6\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:control_7\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:prevCompare1\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:prevCompare2\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:runmode_enable\ : bit;
    SIGNAL \Lips:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:status_0\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:status_1\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:status_2\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:status_3\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:tc_i\ : bit;
    SIGNAL \Eyelid:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Eyelid:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Eyelid:PWMUDB:control_0\ : bit;
    SIGNAL \Eyelid:PWMUDB:control_1\ : bit;
    SIGNAL \Eyelid:PWMUDB:control_2\ : bit;
    SIGNAL \Eyelid:PWMUDB:control_3\ : bit;
    SIGNAL \Eyelid:PWMUDB:control_4\ : bit;
    SIGNAL \Eyelid:PWMUDB:control_5\ : bit;
    SIGNAL \Eyelid:PWMUDB:control_6\ : bit;
    SIGNAL \Eyelid:PWMUDB:control_7\ : bit;
    SIGNAL \Eyelid:PWMUDB:prevCompare1\ : bit;
    SIGNAL \Eyelid:PWMUDB:prevCompare2\ : bit;
    SIGNAL \Eyelid:PWMUDB:runmode_enable\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Eyelid:PWMUDB:status_0\ : bit;
    SIGNAL \Eyelid:PWMUDB:status_1\ : bit;
    SIGNAL \Eyelid:PWMUDB:status_2\ : bit;
    SIGNAL \Eyelid:PWMUDB:status_3\ : bit;
    SIGNAL \Eyelid:PWMUDB:tc_i\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:control_0\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:control_1\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:control_2\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:control_3\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:control_4\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:control_5\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:control_6\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:control_7\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:prevCompare1\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:prevCompare2\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:runmode_enable\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:status_0\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:status_1\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:status_2\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:status_3\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:tc_i\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:control_0\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:control_1\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:control_2\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:control_3\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:control_4\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:control_5\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:control_6\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:control_7\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:prevCompare1\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:prevCompare2\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:runmode_enable\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:status_0\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:status_1\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:status_2\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:status_3\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:tc_i\ : bit;
    SIGNAL \Lips:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Lips:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Lips:PWMUDB:control_0\ : bit;
    SIGNAL \Lips:PWMUDB:control_1\ : bit;
    SIGNAL \Lips:PWMUDB:control_2\ : bit;
    SIGNAL \Lips:PWMUDB:control_3\ : bit;
    SIGNAL \Lips:PWMUDB:control_4\ : bit;
    SIGNAL \Lips:PWMUDB:control_5\ : bit;
    SIGNAL \Lips:PWMUDB:control_6\ : bit;
    SIGNAL \Lips:PWMUDB:control_7\ : bit;
    SIGNAL \Lips:PWMUDB:prevCompare1\ : bit;
    SIGNAL \Lips:PWMUDB:prevCompare2\ : bit;
    SIGNAL \Lips:PWMUDB:runmode_enable\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Lips:PWMUDB:status_0\ : bit;
    SIGNAL \Lips:PWMUDB:status_1\ : bit;
    SIGNAL \Lips:PWMUDB:status_2\ : bit;
    SIGNAL \Lips:PWMUDB:status_3\ : bit;
    SIGNAL \Lips:PWMUDB:tc_i\ : bit;
    SIGNAL \Neck:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Neck:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Neck:PWMUDB:control_0\ : bit;
    SIGNAL \Neck:PWMUDB:control_1\ : bit;
    SIGNAL \Neck:PWMUDB:control_2\ : bit;
    SIGNAL \Neck:PWMUDB:control_3\ : bit;
    SIGNAL \Neck:PWMUDB:control_4\ : bit;
    SIGNAL \Neck:PWMUDB:control_5\ : bit;
    SIGNAL \Neck:PWMUDB:control_6\ : bit;
    SIGNAL \Neck:PWMUDB:control_7\ : bit;
    SIGNAL \Neck:PWMUDB:prevCompare1\ : bit;
    SIGNAL \Neck:PWMUDB:prevCompare2\ : bit;
    SIGNAL \Neck:PWMUDB:runmode_enable\ : bit;
    SIGNAL \Neck:PWMUDB:status_0\ : bit;
    SIGNAL \Neck:PWMUDB:status_1\ : bit;
    SIGNAL \Neck:PWMUDB:status_2\ : bit;
    SIGNAL \Neck:PWMUDB:status_3\ : bit;
    SIGNAL \Neck:PWMUDB:tc_i\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:control_0\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:control_1\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:control_2\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:control_3\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:control_4\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:control_5\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:control_6\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:control_7\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:prevCompare1\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:prevCompare2\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:runmode_enable\ : bit;
    SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:status_0\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:status_1\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:status_2\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:status_3\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:tc_i\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:cmp1_less\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:cmp2_less\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:control_0\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:control_1\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:control_2\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:control_3\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:control_4\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:control_5\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:control_6\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:control_7\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:prevCompare1\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:prevCompare2\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:runmode_enable\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:status_0\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:status_1\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:status_2\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:status_3\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:tc_i\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce0__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Left_Eyeball:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Right_Eyeball:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Eyelid:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \BaseAndJaw:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Lips:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Lips:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Lips:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Lips:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Lips:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Lips:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Lips:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Lips:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Lips:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Lips:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Lips:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Lips:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.cl0__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.z0__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.ff0__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.ce1__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.cl1__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.z1__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.ff1__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.co_msb__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u0.cfbo__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u1.sor__sig\ : bit;
    SIGNAL \Neck:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF Right_Eyebrow_Inner(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Right_Eyebrow_Inner(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF Right_Eyebrow_Outer(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Right_Eyebrow_Outer(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF Left_Eyebrow_Inner(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Left_Eyebrow_Inner(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF Left_Eyebrow_Outer(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Left_Eyebrow_Outer(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF RightEyeball_Vertical(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF RightEyeball_Vertical(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF LeftEyeball_Vertical(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF LeftEyeball_Vertical(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF RightEyeball_Horizontal(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF RightEyeball_Horizontal(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF LeftEyeball_Horizontal(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF LeftEyeball_Horizontal(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF Eyelid_Open_Close(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Eyelid_Open_Close(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF Base(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Base(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF Jaw(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Jaw(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF RightLip(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF RightLip(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF LeftLip(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF LeftLip(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF LeftNeck(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF LeftNeck(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF \Right_Eyebrow:PWMUDB:status_2\ : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF \Left_Eyebrow:PWMUDB:status_2\ : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF \Left_Eyeball:PWMUDB:status_2\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \Right_Eyeball:PWMUDB:status_2\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF \Eyelid:PWMUDB:status_2\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \BaseAndJaw:PWMUDB:status_2\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF \Lips:PWMUDB:status_2\ : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \Neck:PWMUDB:status_2\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF \Right_Eyebrow:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \Right_Eyebrow:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \Left_Eyebrow:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \Left_Eyebrow:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \Left_Eyeball:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \Left_Eyeball:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \Left_Eyeball:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \Right_Eyeball:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE lib_model OF \Right_Eyeball:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \Right_Eyeball:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \Eyelid:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE lib_model OF \Eyelid:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \Eyelid:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE lib_model OF \Eyelid:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell10";
    ATTRIBUTE lib_model OF \BaseAndJaw:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE lib_model OF \BaseAndJaw:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE lib_model OF \BaseAndJaw:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE lib_model OF \BaseAndJaw:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell12";
    ATTRIBUTE lib_model OF \Lips:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell7";
    ATTRIBUTE lib_model OF \Lips:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE lib_model OF \Lips:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE lib_model OF \Lips:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell14";
    ATTRIBUTE lib_model OF \Neck:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell8";
    ATTRIBUTE lib_model OF \Neck:PWMUDB:genblk8:stsreg\ : LABEL IS "statusicell8";
    ATTRIBUTE lib_model OF \Neck:PWMUDB:sP16:pwmdp:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE lib_model OF \Neck:PWMUDB:sP16:pwmdp:u1\ : LABEL IS "datapathcell16";
    ATTRIBUTE lib_model OF \Right_Eyebrow:PWMUDB:runmode_enable\ : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF \Right_Eyebrow:PWMUDB:prevCompare1\ : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \Right_Eyebrow:PWMUDB:prevCompare2\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \Right_Eyebrow:PWMUDB:status_0\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \Right_Eyebrow:PWMUDB:status_1\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF Net_60 : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF Net_61 : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF \Left_Eyebrow:PWMUDB:runmode_enable\ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF \Left_Eyebrow:PWMUDB:prevCompare1\ : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF \Left_Eyebrow:PWMUDB:prevCompare2\ : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \Left_Eyebrow:PWMUDB:status_0\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \Left_Eyebrow:PWMUDB:status_1\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF Net_175 : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF Net_187 : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \Left_Eyeball:PWMUDB:runmode_enable\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \Left_Eyeball:PWMUDB:prevCompare1\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \Left_Eyeball:PWMUDB:prevCompare2\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \Left_Eyeball:PWMUDB:status_0\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF \Left_Eyeball:PWMUDB:status_1\ : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF Net_352 : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF Net_353 : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \Right_Eyeball:PWMUDB:runmode_enable\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \Right_Eyeball:PWMUDB:prevCompare1\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \Right_Eyeball:PWMUDB:prevCompare2\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \Right_Eyeball:PWMUDB:status_0\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \Right_Eyeball:PWMUDB:status_1\ : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF Net_384 : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF Net_385 : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \Eyelid:PWMUDB:runmode_enable\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF \Eyelid:PWMUDB:prevCompare1\ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \Eyelid:PWMUDB:prevCompare2\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \Eyelid:PWMUDB:status_0\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF \Eyelid:PWMUDB:status_1\ : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF Net_414 : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF Net_415 : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \BaseAndJaw:PWMUDB:runmode_enable\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \BaseAndJaw:PWMUDB:prevCompare1\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF \BaseAndJaw:PWMUDB:prevCompare2\ : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF \BaseAndJaw:PWMUDB:status_0\ : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \BaseAndJaw:PWMUDB:status_1\ : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF Net_444 : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF Net_445 : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \Lips:PWMUDB:runmode_enable\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \Lips:PWMUDB:prevCompare1\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF \Lips:PWMUDB:prevCompare2\ : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF \Lips:PWMUDB:status_0\ : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF \Lips:PWMUDB:status_1\ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF Net_474 : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF Net_475 : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF \Neck:PWMUDB:runmode_enable\ : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF \Neck:PWMUDB:prevCompare1\ : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF \Neck:PWMUDB:prevCompare2\ : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF \Neck:PWMUDB:status_0\ : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF \Neck:PWMUDB:status_1\ : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF Net_506 : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF Net_507 : LABEL IS "macrocell64";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_115,
            dclk_0 => Net_115_local,
            dclk_glb_1 => Net_472,
            dclk_1 => Net_472_local,
            dclk_glb_2 => Net_382,
            dclk_2 => Net_382_local,
            dclk_glb_3 => Net_504,
            dclk_3 => Net_504_local,
            dclk_glb_4 => Net_412,
            dclk_4 => Net_412_local,
            dclk_glb_5 => Net_45,
            dclk_5 => Net_45_local,
            dclk_glb_6 => Net_350,
            dclk_6 => Net_350_local,
            dclk_glb_7 => Net_442,
            dclk_7 => Net_442_local);

    Right_Eyebrow_Inner:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Right_Eyebrow_Inner(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Right_Eyebrow_Inner",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Right_Eyebrow_Inner(0)__PA,
            oe => open,
            pin_input => Net_60,
            pad_out => Right_Eyebrow_Inner(0)_PAD,
            pad_in => Right_Eyebrow_Inner(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Right_Eyebrow_Outer:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2ae58ec3-59bc-414f-bf76-be3ef194024d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Right_Eyebrow_Outer(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Right_Eyebrow_Outer",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Right_Eyebrow_Outer(0)__PA,
            oe => open,
            pin_input => Net_61,
            pad_out => Right_Eyebrow_Outer(0)_PAD,
            pad_in => Right_Eyebrow_Outer(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Left_Eyebrow_Inner:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "67c63031-31df-4504-bf2b-73040068c27f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Left_Eyebrow_Inner(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Left_Eyebrow_Inner",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Left_Eyebrow_Inner(0)__PA,
            oe => open,
            pin_input => Net_175,
            pad_out => Left_Eyebrow_Inner(0)_PAD,
            pad_in => Left_Eyebrow_Inner(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Left_Eyebrow_Outer:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ae7b2eeb-2747-4ef3-b39b-8951daec4b5f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Left_Eyebrow_Outer(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Left_Eyebrow_Outer",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Left_Eyebrow_Outer(0)__PA,
            oe => open,
            pin_input => Net_187,
            pad_out => Left_Eyebrow_Outer(0)_PAD,
            pad_in => Left_Eyebrow_Outer(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RightEyeball_Vertical:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "18940816-6323-414f-91b6-6fe913dad8f0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RightEyeball_Vertical(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RightEyeball_Vertical",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RightEyeball_Vertical(0)__PA,
            oe => open,
            pin_input => Net_352,
            pad_out => RightEyeball_Vertical(0)_PAD,
            pad_in => RightEyeball_Vertical(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LeftEyeball_Vertical:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "47c0e41d-49d4-4410-aeb6-6a20c50ef885",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LeftEyeball_Vertical(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LeftEyeball_Vertical",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LeftEyeball_Vertical(0)__PA,
            oe => open,
            pin_input => Net_353,
            pad_out => LeftEyeball_Vertical(0)_PAD,
            pad_in => LeftEyeball_Vertical(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RightEyeball_Horizontal:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b3e12775-c31f-448d-b161-c4a9326ff2c5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RightEyeball_Horizontal(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RightEyeball_Horizontal",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RightEyeball_Horizontal(0)__PA,
            oe => open,
            pin_input => Net_384,
            pad_out => RightEyeball_Horizontal(0)_PAD,
            pad_in => RightEyeball_Horizontal(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LeftEyeball_Horizontal:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ca5a238b-7ad0-4a0e-a3c8-e0edbf6a62b2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LeftEyeball_Horizontal(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LeftEyeball_Horizontal",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LeftEyeball_Horizontal(0)__PA,
            oe => open,
            pin_input => Net_385,
            pad_out => LeftEyeball_Horizontal(0)_PAD,
            pad_in => LeftEyeball_Horizontal(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EyelidVertical:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "932d82b6-f942-4341-82ce-0628c3495ded",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EyelidVertical(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EyelidVertical",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => EyelidVertical(0)__PA,
            oe => open,
            pin_input => Net_414,
            pad_out => EyelidVertical(0)_PAD,
            pad_in => EyelidVertical(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Eyelid_Open_Close:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5402dc47-bc60-4f92-a7a7-c394eae20498",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Eyelid_Open_Close(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Eyelid_Open_Close",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Eyelid_Open_Close(0)__PA,
            oe => open,
            pin_input => Net_415,
            pad_out => Eyelid_Open_Close(0)_PAD,
            pad_in => Eyelid_Open_Close(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Base:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "367b0165-c49f-4d98-a8e3-b5c6ee2bc6a6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Base(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Base",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Base(0)__PA,
            oe => open,
            pin_input => Net_444,
            pad_out => Base(0)_PAD,
            pad_in => Base(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Jaw:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6dbab78e-7f7d-4656-9024-9a8544b7918e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Jaw(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Jaw",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Jaw(0)__PA,
            oe => open,
            pin_input => Net_445,
            pad_out => Jaw(0)_PAD,
            pad_in => Jaw(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RightLip:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ad2ad237-4338-452f-b660-26b8caf55d2f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RightLip(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RightLip",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RightLip(0)__PA,
            oe => open,
            pin_input => Net_474,
            pad_out => RightLip(0)_PAD,
            pad_in => RightLip(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LeftLip:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1d2eac09-7e35-4fbb-86ab-afbc740b9209",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LeftLip(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LeftLip",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LeftLip(0)__PA,
            oe => open,
            pin_input => Net_475,
            pad_out => LeftLip(0)_PAD,
            pad_in => LeftLip(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RightNeck:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6b8099f3-f09e-4851-84c2-5052d30aa170",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RightNeck(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RightNeck",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RightNeck(0)__PA,
            oe => open,
            pin_input => Net_506,
            pad_out => RightNeck(0)_PAD,
            pad_in => RightNeck(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LeftNeck:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0305086e-03f5-4599-b7a2-2033bda08471",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LeftNeck(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LeftNeck",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LeftNeck(0)__PA,
            oe => open,
            pin_input => Net_507,
            pad_out => LeftNeck(0)_PAD,
            pad_in => LeftNeck(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \Right_Eyebrow:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyebrow:PWMUDB:status_2\,
            main_0 => \Right_Eyebrow:PWMUDB:runmode_enable\,
            main_1 => \Right_Eyebrow:PWMUDB:tc_i\);

    \Left_Eyebrow:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyebrow:PWMUDB:status_2\,
            main_0 => \Left_Eyebrow:PWMUDB:runmode_enable\,
            main_1 => \Left_Eyebrow:PWMUDB:tc_i\);

    \Left_Eyeball:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyeball:PWMUDB:status_2\,
            main_0 => \Left_Eyeball:PWMUDB:runmode_enable\,
            main_1 => \Left_Eyeball:PWMUDB:tc_i\);

    \Right_Eyeball:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyeball:PWMUDB:status_2\,
            main_0 => \Right_Eyeball:PWMUDB:runmode_enable\,
            main_1 => \Right_Eyeball:PWMUDB:tc_i\);

    \Eyelid:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Eyelid:PWMUDB:status_2\,
            main_0 => \Eyelid:PWMUDB:runmode_enable\,
            main_1 => \Eyelid:PWMUDB:tc_i\);

    \BaseAndJaw:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \BaseAndJaw:PWMUDB:status_2\,
            main_0 => \BaseAndJaw:PWMUDB:runmode_enable\,
            main_1 => \BaseAndJaw:PWMUDB:tc_i\);

    \Lips:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Lips:PWMUDB:status_2\,
            main_0 => \Lips:PWMUDB:runmode_enable\,
            main_1 => \Lips:PWMUDB:tc_i\);

    \Neck:PWMUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Neck:PWMUDB:status_2\,
            main_0 => \Neck:PWMUDB:runmode_enable\,
            main_1 => \Neck:PWMUDB:tc_i\);

    \Right_Eyebrow:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_45,
            control_7 => \Right_Eyebrow:PWMUDB:control_7\,
            control_6 => \Right_Eyebrow:PWMUDB:control_6\,
            control_5 => \Right_Eyebrow:PWMUDB:control_5\,
            control_4 => \Right_Eyebrow:PWMUDB:control_4\,
            control_3 => \Right_Eyebrow:PWMUDB:control_3\,
            control_2 => \Right_Eyebrow:PWMUDB:control_2\,
            control_1 => \Right_Eyebrow:PWMUDB:control_1\,
            control_0 => \Right_Eyebrow:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Right_Eyebrow:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_45,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Right_Eyebrow:PWMUDB:status_3\,
            status_2 => \Right_Eyebrow:PWMUDB:status_2\,
            status_1 => \Right_Eyebrow:PWMUDB:status_1\,
            status_0 => \Right_Eyebrow:PWMUDB:status_0\);

    \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_45,
            cs_addr_2 => \Right_Eyebrow:PWMUDB:tc_i\,
            cs_addr_1 => \Right_Eyebrow:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_45,
            cs_addr_2 => \Right_Eyebrow:PWMUDB:tc_i\,
            cs_addr_1 => \Right_Eyebrow:PWMUDB:runmode_enable\,
            cl0_comb => \Right_Eyebrow:PWMUDB:cmp1_less\,
            z0_comb => \Right_Eyebrow:PWMUDB:tc_i\,
            cl1_comb => \Right_Eyebrow:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Right_Eyebrow:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Left_Eyebrow:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_115,
            control_7 => \Left_Eyebrow:PWMUDB:control_7\,
            control_6 => \Left_Eyebrow:PWMUDB:control_6\,
            control_5 => \Left_Eyebrow:PWMUDB:control_5\,
            control_4 => \Left_Eyebrow:PWMUDB:control_4\,
            control_3 => \Left_Eyebrow:PWMUDB:control_3\,
            control_2 => \Left_Eyebrow:PWMUDB:control_2\,
            control_1 => \Left_Eyebrow:PWMUDB:control_1\,
            control_0 => \Left_Eyebrow:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Left_Eyebrow:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_115,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Left_Eyebrow:PWMUDB:status_3\,
            status_2 => \Left_Eyebrow:PWMUDB:status_2\,
            status_1 => \Left_Eyebrow:PWMUDB:status_1\,
            status_0 => \Left_Eyebrow:PWMUDB:status_0\);

    \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_115,
            cs_addr_2 => \Left_Eyebrow:PWMUDB:tc_i\,
            cs_addr_1 => \Left_Eyebrow:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_115,
            cs_addr_2 => \Left_Eyebrow:PWMUDB:tc_i\,
            cs_addr_1 => \Left_Eyebrow:PWMUDB:runmode_enable\,
            cl0_comb => \Left_Eyebrow:PWMUDB:cmp1_less\,
            z0_comb => \Left_Eyebrow:PWMUDB:tc_i\,
            cl1_comb => \Left_Eyebrow:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Left_Eyebrow:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Left_Eyeball:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_350,
            control_7 => \Left_Eyeball:PWMUDB:control_7\,
            control_6 => \Left_Eyeball:PWMUDB:control_6\,
            control_5 => \Left_Eyeball:PWMUDB:control_5\,
            control_4 => \Left_Eyeball:PWMUDB:control_4\,
            control_3 => \Left_Eyeball:PWMUDB:control_3\,
            control_2 => \Left_Eyeball:PWMUDB:control_2\,
            control_1 => \Left_Eyeball:PWMUDB:control_1\,
            control_0 => \Left_Eyeball:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Left_Eyeball:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_350,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Left_Eyeball:PWMUDB:status_3\,
            status_2 => \Left_Eyeball:PWMUDB:status_2\,
            status_1 => \Left_Eyeball:PWMUDB:status_1\,
            status_0 => \Left_Eyeball:PWMUDB:status_0\);

    \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_350,
            cs_addr_2 => \Left_Eyeball:PWMUDB:tc_i\,
            cs_addr_1 => \Left_Eyeball:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Left_Eyeball:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Left_Eyeball:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Left_Eyeball:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_350,
            cs_addr_2 => \Left_Eyeball:PWMUDB:tc_i\,
            cs_addr_1 => \Left_Eyeball:PWMUDB:runmode_enable\,
            cl0_comb => \Left_Eyeball:PWMUDB:cmp1_less\,
            z0_comb => \Left_Eyeball:PWMUDB:tc_i\,
            cl1_comb => \Left_Eyeball:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Left_Eyeball:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Left_Eyeball:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Left_Eyeball:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Left_Eyeball:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Right_Eyeball:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_382,
            control_7 => \Right_Eyeball:PWMUDB:control_7\,
            control_6 => \Right_Eyeball:PWMUDB:control_6\,
            control_5 => \Right_Eyeball:PWMUDB:control_5\,
            control_4 => \Right_Eyeball:PWMUDB:control_4\,
            control_3 => \Right_Eyeball:PWMUDB:control_3\,
            control_2 => \Right_Eyeball:PWMUDB:control_2\,
            control_1 => \Right_Eyeball:PWMUDB:control_1\,
            control_0 => \Right_Eyeball:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Right_Eyeball:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_382,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Right_Eyeball:PWMUDB:status_3\,
            status_2 => \Right_Eyeball:PWMUDB:status_2\,
            status_1 => \Right_Eyeball:PWMUDB:status_1\,
            status_0 => \Right_Eyeball:PWMUDB:status_0\);

    \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_382,
            cs_addr_2 => \Right_Eyeball:PWMUDB:tc_i\,
            cs_addr_1 => \Right_Eyeball:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Right_Eyeball:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Right_Eyeball:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Right_Eyeball:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_382,
            cs_addr_2 => \Right_Eyeball:PWMUDB:tc_i\,
            cs_addr_1 => \Right_Eyeball:PWMUDB:runmode_enable\,
            cl0_comb => \Right_Eyeball:PWMUDB:cmp1_less\,
            z0_comb => \Right_Eyeball:PWMUDB:tc_i\,
            cl1_comb => \Right_Eyeball:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Right_Eyeball:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Right_Eyeball:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Right_Eyeball:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Right_Eyeball:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Eyelid:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_412,
            control_7 => \Eyelid:PWMUDB:control_7\,
            control_6 => \Eyelid:PWMUDB:control_6\,
            control_5 => \Eyelid:PWMUDB:control_5\,
            control_4 => \Eyelid:PWMUDB:control_4\,
            control_3 => \Eyelid:PWMUDB:control_3\,
            control_2 => \Eyelid:PWMUDB:control_2\,
            control_1 => \Eyelid:PWMUDB:control_1\,
            control_0 => \Eyelid:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Eyelid:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_412,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Eyelid:PWMUDB:status_3\,
            status_2 => \Eyelid:PWMUDB:status_2\,
            status_1 => \Eyelid:PWMUDB:status_1\,
            status_0 => \Eyelid:PWMUDB:status_0\);

    \Eyelid:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_412,
            cs_addr_2 => \Eyelid:PWMUDB:tc_i\,
            cs_addr_1 => \Eyelid:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Eyelid:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Eyelid:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Eyelid:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Eyelid:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Eyelid:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Eyelid:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Eyelid:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Eyelid:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Eyelid:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Eyelid:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Eyelid:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Eyelid:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Eyelid:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Eyelid:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_412,
            cs_addr_2 => \Eyelid:PWMUDB:tc_i\,
            cs_addr_1 => \Eyelid:PWMUDB:runmode_enable\,
            cl0_comb => \Eyelid:PWMUDB:cmp1_less\,
            z0_comb => \Eyelid:PWMUDB:tc_i\,
            cl1_comb => \Eyelid:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Eyelid:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Eyelid:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Eyelid:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Eyelid:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Eyelid:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Eyelid:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Eyelid:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Eyelid:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Eyelid:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Eyelid:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Eyelid:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Eyelid:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Eyelid:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Eyelid:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \BaseAndJaw:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_442,
            control_7 => \BaseAndJaw:PWMUDB:control_7\,
            control_6 => \BaseAndJaw:PWMUDB:control_6\,
            control_5 => \BaseAndJaw:PWMUDB:control_5\,
            control_4 => \BaseAndJaw:PWMUDB:control_4\,
            control_3 => \BaseAndJaw:PWMUDB:control_3\,
            control_2 => \BaseAndJaw:PWMUDB:control_2\,
            control_1 => \BaseAndJaw:PWMUDB:control_1\,
            control_0 => \BaseAndJaw:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \BaseAndJaw:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_442,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \BaseAndJaw:PWMUDB:status_3\,
            status_2 => \BaseAndJaw:PWMUDB:status_2\,
            status_1 => \BaseAndJaw:PWMUDB:status_1\,
            status_0 => \BaseAndJaw:PWMUDB:status_0\);

    \BaseAndJaw:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_442,
            cs_addr_2 => \BaseAndJaw:PWMUDB:tc_i\,
            cs_addr_1 => \BaseAndJaw:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \BaseAndJaw:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \BaseAndJaw:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \BaseAndJaw:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_442,
            cs_addr_2 => \BaseAndJaw:PWMUDB:tc_i\,
            cs_addr_1 => \BaseAndJaw:PWMUDB:runmode_enable\,
            cl0_comb => \BaseAndJaw:PWMUDB:cmp1_less\,
            z0_comb => \BaseAndJaw:PWMUDB:tc_i\,
            cl1_comb => \BaseAndJaw:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \BaseAndJaw:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \BaseAndJaw:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \BaseAndJaw:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \BaseAndJaw:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Lips:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_472,
            control_7 => \Lips:PWMUDB:control_7\,
            control_6 => \Lips:PWMUDB:control_6\,
            control_5 => \Lips:PWMUDB:control_5\,
            control_4 => \Lips:PWMUDB:control_4\,
            control_3 => \Lips:PWMUDB:control_3\,
            control_2 => \Lips:PWMUDB:control_2\,
            control_1 => \Lips:PWMUDB:control_1\,
            control_0 => \Lips:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Lips:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_472,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Lips:PWMUDB:status_3\,
            status_2 => \Lips:PWMUDB:status_2\,
            status_1 => \Lips:PWMUDB:status_1\,
            status_0 => \Lips:PWMUDB:status_0\);

    \Lips:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_472,
            cs_addr_2 => \Lips:PWMUDB:tc_i\,
            cs_addr_1 => \Lips:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Lips:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Lips:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Lips:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Lips:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Lips:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Lips:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Lips:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Lips:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Lips:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Lips:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Lips:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Lips:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Lips:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Lips:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_472,
            cs_addr_2 => \Lips:PWMUDB:tc_i\,
            cs_addr_1 => \Lips:PWMUDB:runmode_enable\,
            cl0_comb => \Lips:PWMUDB:cmp1_less\,
            z0_comb => \Lips:PWMUDB:tc_i\,
            cl1_comb => \Lips:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Lips:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Lips:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Lips:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Lips:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Lips:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Lips:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Lips:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Lips:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Lips:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Lips:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Lips:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Lips:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Lips:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Lips:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Neck:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_504,
            control_7 => \Neck:PWMUDB:control_7\,
            control_6 => \Neck:PWMUDB:control_6\,
            control_5 => \Neck:PWMUDB:control_5\,
            control_4 => \Neck:PWMUDB:control_4\,
            control_3 => \Neck:PWMUDB:control_3\,
            control_2 => \Neck:PWMUDB:control_2\,
            control_1 => \Neck:PWMUDB:control_1\,
            control_0 => \Neck:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Neck:PWMUDB:genblk8:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_504,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Neck:PWMUDB:status_3\,
            status_2 => \Neck:PWMUDB:status_2\,
            status_1 => \Neck:PWMUDB:status_1\,
            status_0 => \Neck:PWMUDB:status_0\);

    \Neck:PWMUDB:sP16:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_504,
            cs_addr_2 => \Neck:PWMUDB:tc_i\,
            cs_addr_1 => \Neck:PWMUDB:runmode_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Neck:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0 => \Neck:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0 => \Neck:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0 => \Neck:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1 => \Neck:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1 => \Neck:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1 => \Neck:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1 => \Neck:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            co_msb => \Neck:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sol_msb => \Neck:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbo => \Neck:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sil => \Neck:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbi => \Neck:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Neck:PWMUDB:sP16:pwmdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_504,
            cs_addr_2 => \Neck:PWMUDB:tc_i\,
            cs_addr_1 => \Neck:PWMUDB:runmode_enable\,
            cl0_comb => \Neck:PWMUDB:cmp1_less\,
            z0_comb => \Neck:PWMUDB:tc_i\,
            cl1_comb => \Neck:PWMUDB:cmp2_less\,
            f1_blk_stat_comb => \Neck:PWMUDB:status_3\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Neck:PWMUDB:sP16:pwmdp:u0.ce0__sig\,
            cl0i => \Neck:PWMUDB:sP16:pwmdp:u0.cl0__sig\,
            z0i => \Neck:PWMUDB:sP16:pwmdp:u0.z0__sig\,
            ff0i => \Neck:PWMUDB:sP16:pwmdp:u0.ff0__sig\,
            ce1i => \Neck:PWMUDB:sP16:pwmdp:u0.ce1__sig\,
            cl1i => \Neck:PWMUDB:sP16:pwmdp:u0.cl1__sig\,
            z1i => \Neck:PWMUDB:sP16:pwmdp:u0.z1__sig\,
            ff1i => \Neck:PWMUDB:sP16:pwmdp:u0.ff1__sig\,
            ci => \Neck:PWMUDB:sP16:pwmdp:u0.co_msb__sig\,
            sir => \Neck:PWMUDB:sP16:pwmdp:u0.sol_msb__sig\,
            cfbi => \Neck:PWMUDB:sP16:pwmdp:u0.cfbo__sig\,
            sor => \Neck:PWMUDB:sP16:pwmdp:u1.sor__sig\,
            cmsbo => \Neck:PWMUDB:sP16:pwmdp:u1.cmsbo__sig\);

    \Right_Eyebrow:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyebrow:PWMUDB:runmode_enable\,
            clock_0 => Net_45,
            main_0 => \Right_Eyebrow:PWMUDB:control_7\);

    \Right_Eyebrow:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyebrow:PWMUDB:prevCompare1\,
            clock_0 => Net_45,
            main_0 => \Right_Eyebrow:PWMUDB:cmp1_less\);

    \Right_Eyebrow:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyebrow:PWMUDB:prevCompare2\,
            clock_0 => Net_45,
            main_0 => \Right_Eyebrow:PWMUDB:cmp2_less\);

    \Right_Eyebrow:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyebrow:PWMUDB:status_0\,
            clock_0 => Net_45,
            main_0 => \Right_Eyebrow:PWMUDB:prevCompare1\,
            main_1 => \Right_Eyebrow:PWMUDB:cmp1_less\);

    \Right_Eyebrow:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyebrow:PWMUDB:status_1\,
            clock_0 => Net_45,
            main_0 => \Right_Eyebrow:PWMUDB:prevCompare2\,
            main_1 => \Right_Eyebrow:PWMUDB:cmp2_less\);

    Net_60:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_60,
            clock_0 => Net_45,
            main_0 => \Right_Eyebrow:PWMUDB:runmode_enable\,
            main_1 => \Right_Eyebrow:PWMUDB:cmp1_less\);

    Net_61:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_61,
            clock_0 => Net_45,
            main_0 => \Right_Eyebrow:PWMUDB:runmode_enable\,
            main_1 => \Right_Eyebrow:PWMUDB:cmp2_less\);

    \Left_Eyebrow:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyebrow:PWMUDB:runmode_enable\,
            clock_0 => Net_115,
            main_0 => \Left_Eyebrow:PWMUDB:control_7\);

    \Left_Eyebrow:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyebrow:PWMUDB:prevCompare1\,
            clock_0 => Net_115,
            main_0 => \Left_Eyebrow:PWMUDB:cmp1_less\);

    \Left_Eyebrow:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyebrow:PWMUDB:prevCompare2\,
            clock_0 => Net_115,
            main_0 => \Left_Eyebrow:PWMUDB:cmp2_less\);

    \Left_Eyebrow:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyebrow:PWMUDB:status_0\,
            clock_0 => Net_115,
            main_0 => \Left_Eyebrow:PWMUDB:prevCompare1\,
            main_1 => \Left_Eyebrow:PWMUDB:cmp1_less\);

    \Left_Eyebrow:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyebrow:PWMUDB:status_1\,
            clock_0 => Net_115,
            main_0 => \Left_Eyebrow:PWMUDB:prevCompare2\,
            main_1 => \Left_Eyebrow:PWMUDB:cmp2_less\);

    Net_175:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_175,
            clock_0 => Net_115,
            main_0 => \Left_Eyebrow:PWMUDB:runmode_enable\,
            main_1 => \Left_Eyebrow:PWMUDB:cmp1_less\);

    Net_187:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_187,
            clock_0 => Net_115,
            main_0 => \Left_Eyebrow:PWMUDB:runmode_enable\,
            main_1 => \Left_Eyebrow:PWMUDB:cmp2_less\);

    \Left_Eyeball:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyeball:PWMUDB:runmode_enable\,
            clock_0 => Net_350,
            main_0 => \Left_Eyeball:PWMUDB:control_7\);

    \Left_Eyeball:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyeball:PWMUDB:prevCompare1\,
            clock_0 => Net_350,
            main_0 => \Left_Eyeball:PWMUDB:cmp1_less\);

    \Left_Eyeball:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyeball:PWMUDB:prevCompare2\,
            clock_0 => Net_350,
            main_0 => \Left_Eyeball:PWMUDB:cmp2_less\);

    \Left_Eyeball:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyeball:PWMUDB:status_0\,
            clock_0 => Net_350,
            main_0 => \Left_Eyeball:PWMUDB:prevCompare1\,
            main_1 => \Left_Eyeball:PWMUDB:cmp1_less\);

    \Left_Eyeball:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Eyeball:PWMUDB:status_1\,
            clock_0 => Net_350,
            main_0 => \Left_Eyeball:PWMUDB:prevCompare2\,
            main_1 => \Left_Eyeball:PWMUDB:cmp2_less\);

    Net_352:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_352,
            clock_0 => Net_350,
            main_0 => \Left_Eyeball:PWMUDB:runmode_enable\,
            main_1 => \Left_Eyeball:PWMUDB:cmp1_less\);

    Net_353:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_353,
            clock_0 => Net_350,
            main_0 => \Left_Eyeball:PWMUDB:runmode_enable\,
            main_1 => \Left_Eyeball:PWMUDB:cmp2_less\);

    \Right_Eyeball:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyeball:PWMUDB:runmode_enable\,
            clock_0 => Net_382,
            main_0 => \Right_Eyeball:PWMUDB:control_7\);

    \Right_Eyeball:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyeball:PWMUDB:prevCompare1\,
            clock_0 => Net_382,
            main_0 => \Right_Eyeball:PWMUDB:cmp1_less\);

    \Right_Eyeball:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyeball:PWMUDB:prevCompare2\,
            clock_0 => Net_382,
            main_0 => \Right_Eyeball:PWMUDB:cmp2_less\);

    \Right_Eyeball:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyeball:PWMUDB:status_0\,
            clock_0 => Net_382,
            main_0 => \Right_Eyeball:PWMUDB:prevCompare1\,
            main_1 => \Right_Eyeball:PWMUDB:cmp1_less\);

    \Right_Eyeball:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Eyeball:PWMUDB:status_1\,
            clock_0 => Net_382,
            main_0 => \Right_Eyeball:PWMUDB:prevCompare2\,
            main_1 => \Right_Eyeball:PWMUDB:cmp2_less\);

    Net_384:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_384,
            clock_0 => Net_382,
            main_0 => \Right_Eyeball:PWMUDB:runmode_enable\,
            main_1 => \Right_Eyeball:PWMUDB:cmp1_less\);

    Net_385:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_385,
            clock_0 => Net_382,
            main_0 => \Right_Eyeball:PWMUDB:runmode_enable\,
            main_1 => \Right_Eyeball:PWMUDB:cmp2_less\);

    \Eyelid:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Eyelid:PWMUDB:runmode_enable\,
            clock_0 => Net_412,
            main_0 => \Eyelid:PWMUDB:control_7\);

    \Eyelid:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Eyelid:PWMUDB:prevCompare1\,
            clock_0 => Net_412,
            main_0 => \Eyelid:PWMUDB:cmp1_less\);

    \Eyelid:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Eyelid:PWMUDB:prevCompare2\,
            clock_0 => Net_412,
            main_0 => \Eyelid:PWMUDB:cmp2_less\);

    \Eyelid:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Eyelid:PWMUDB:status_0\,
            clock_0 => Net_412,
            main_0 => \Eyelid:PWMUDB:prevCompare1\,
            main_1 => \Eyelid:PWMUDB:cmp1_less\);

    \Eyelid:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Eyelid:PWMUDB:status_1\,
            clock_0 => Net_412,
            main_0 => \Eyelid:PWMUDB:prevCompare2\,
            main_1 => \Eyelid:PWMUDB:cmp2_less\);

    Net_414:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_414,
            clock_0 => Net_412,
            main_0 => \Eyelid:PWMUDB:runmode_enable\,
            main_1 => \Eyelid:PWMUDB:cmp1_less\);

    Net_415:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_415,
            clock_0 => Net_412,
            main_0 => \Eyelid:PWMUDB:runmode_enable\,
            main_1 => \Eyelid:PWMUDB:cmp2_less\);

    \BaseAndJaw:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \BaseAndJaw:PWMUDB:runmode_enable\,
            clock_0 => Net_442,
            main_0 => \BaseAndJaw:PWMUDB:control_7\);

    \BaseAndJaw:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \BaseAndJaw:PWMUDB:prevCompare1\,
            clock_0 => Net_442,
            main_0 => \BaseAndJaw:PWMUDB:cmp1_less\);

    \BaseAndJaw:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \BaseAndJaw:PWMUDB:prevCompare2\,
            clock_0 => Net_442,
            main_0 => \BaseAndJaw:PWMUDB:cmp2_less\);

    \BaseAndJaw:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \BaseAndJaw:PWMUDB:status_0\,
            clock_0 => Net_442,
            main_0 => \BaseAndJaw:PWMUDB:prevCompare1\,
            main_1 => \BaseAndJaw:PWMUDB:cmp1_less\);

    \BaseAndJaw:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \BaseAndJaw:PWMUDB:status_1\,
            clock_0 => Net_442,
            main_0 => \BaseAndJaw:PWMUDB:prevCompare2\,
            main_1 => \BaseAndJaw:PWMUDB:cmp2_less\);

    Net_444:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_444,
            clock_0 => Net_442,
            main_0 => \BaseAndJaw:PWMUDB:runmode_enable\,
            main_1 => \BaseAndJaw:PWMUDB:cmp1_less\);

    Net_445:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_445,
            clock_0 => Net_442,
            main_0 => \BaseAndJaw:PWMUDB:runmode_enable\,
            main_1 => \BaseAndJaw:PWMUDB:cmp2_less\);

    \Lips:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Lips:PWMUDB:runmode_enable\,
            clock_0 => Net_472,
            main_0 => \Lips:PWMUDB:control_7\);

    \Lips:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Lips:PWMUDB:prevCompare1\,
            clock_0 => Net_472,
            main_0 => \Lips:PWMUDB:cmp1_less\);

    \Lips:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Lips:PWMUDB:prevCompare2\,
            clock_0 => Net_472,
            main_0 => \Lips:PWMUDB:cmp2_less\);

    \Lips:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Lips:PWMUDB:status_0\,
            clock_0 => Net_472,
            main_0 => \Lips:PWMUDB:prevCompare1\,
            main_1 => \Lips:PWMUDB:cmp1_less\);

    \Lips:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Lips:PWMUDB:status_1\,
            clock_0 => Net_472,
            main_0 => \Lips:PWMUDB:prevCompare2\,
            main_1 => \Lips:PWMUDB:cmp2_less\);

    Net_474:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_474,
            clock_0 => Net_472,
            main_0 => \Lips:PWMUDB:runmode_enable\,
            main_1 => \Lips:PWMUDB:cmp1_less\);

    Net_475:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_475,
            clock_0 => Net_472,
            main_0 => \Lips:PWMUDB:runmode_enable\,
            main_1 => \Lips:PWMUDB:cmp2_less\);

    \Neck:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Neck:PWMUDB:runmode_enable\,
            clock_0 => Net_504,
            main_0 => \Neck:PWMUDB:control_7\);

    \Neck:PWMUDB:prevCompare1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Neck:PWMUDB:prevCompare1\,
            clock_0 => Net_504,
            main_0 => \Neck:PWMUDB:cmp1_less\);

    \Neck:PWMUDB:prevCompare2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Neck:PWMUDB:prevCompare2\,
            clock_0 => Net_504,
            main_0 => \Neck:PWMUDB:cmp2_less\);

    \Neck:PWMUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Neck:PWMUDB:status_0\,
            clock_0 => Net_504,
            main_0 => \Neck:PWMUDB:prevCompare1\,
            main_1 => \Neck:PWMUDB:cmp1_less\);

    \Neck:PWMUDB:status_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Neck:PWMUDB:status_1\,
            clock_0 => Net_504,
            main_0 => \Neck:PWMUDB:prevCompare2\,
            main_1 => \Neck:PWMUDB:cmp2_less\);

    Net_506:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_506,
            clock_0 => Net_504,
            main_0 => \Neck:PWMUDB:runmode_enable\,
            main_1 => \Neck:PWMUDB:cmp1_less\);

    Net_507:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_507,
            clock_0 => Net_504,
            main_0 => \Neck:PWMUDB:runmode_enable\,
            main_1 => \Neck:PWMUDB:cmp2_less\);

END __DEFAULT__;
