{"Source Block": ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@411:450@HdlStmIf", "  wire [127:0] rx_data_s;\n  wire [127:0] tx_data_s;\n  wire rx_bitslip_s;\n\n  generate\n    if (LINK_MODE[1]) begin\n\n      reg [3:0] rx_bitslip_d = 'h0;\n      reg rx_bitslip_req_s_d = 1'b0;\n      always @(posedge rx_clk) begin\n         rx_bitslip_d <= {rx_bitslip_d,rx_bitslip_s};\n         rx_bitslip_req_s_d <= rx_bitslip_req_s;\n      end\n      assign rx_bitslip_s = rx_bitslip_req_s & ~rx_bitslip_req_s_d;\n\n      // Sync header alignment\n      sync_header_align i_sync_header_align (\n        .clk(rx_clk),\n        .reset(~rx_rst_done_s),\n        .i_data({rx_header_s,rx_data_s[63:0]}),\n        .i_slip(rx_bitslip_req_s),\n        .i_slip_done(rx_bitslip_d[3]),\n        .o_data(rx_data),\n        .o_header(rx_header),\n        .o_block_sync(rx_block_sync)\n      );\n      assign tx_data_s = {64'd0, tx_data};\n\n    end else begin\n\n      assign {rx_data_open_s, rx_data} = rx_data_s;\n      assign rx_bitslip_s = 1'b0;\n      assign tx_data_s = {96'd0, tx_data};\n\n    end\n\n  endgenerate\n\n  // instantiations\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[437, "      assign rx_usrclk = (XCVR_TYPE==GTHE3_TRANSCEIVERS) ||\n"], [437, "                         (XCVR_TYPE==GTHE4_TRANSCEIVERS) ? rx_clk_2x : rx_clk;\n"], [437, "      assign tx_usrclk = (XCVR_TYPE==GTHE3_TRANSCEIVERS) ||\n"], [437, "                         (XCVR_TYPE==GTHE4_TRANSCEIVERS) ? tx_clk_2x : tx_clk;\n"], [443, "      assign rx_usrclk = rx_clk;\n"], [443, "      assign tx_usrclk = tx_clk;\n"]]}}