// Seed: 1224026340
module module_0 (
    input wor id_0,
    output reg id_1,
    output logic id_2,
    output id_3,
    input id_4,
    input logic id_5,
    input id_6,
    output wor id_7
);
  initial begin
    if (1) id_1 <= {1, id_0[1]};
    else begin
      id_7 = id_0;
    end
  end
endmodule
