<profile>

<section name = "Vitis HLS Report for 'lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate'" level="0">
<item name = "Date">Sat Oct  4 18:24:27 2025
</item>
<item name = "Version">2024.2.2 (Build 6049644 on Mar  5 2025)</item>
<item name = "Project">snn_n-mnist_resource_opt</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku035-fbva676-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.50 ns, 1.738 ns, 0.68 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 259, 12.500 ns, 0.647 us, 2, 256, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- integrate">3, 257, 4, 2, 1, 0 ~ 128, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 236, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">10, -, 0, 0, -</column>
<column name="Multiplexer">-, -, 0, 140, -</column>
<column name="Register">-, -, 298, -, -</column>
<specialColumn name="Available">1080, 1700, 406256, 203128, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="weights_1_0_U">lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_0_cfu, 1, 0, 0, 0, 128, 12, 1, 1536</column>
<column name="weights_1_1_U">lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_1_cgu, 1, 0, 0, 0, 128, 12, 1, 1536</column>
<column name="weights_1_2_U">lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_2_chv, 1, 0, 0, 0, 128, 12, 1, 1536</column>
<column name="weights_1_3_U">lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_3_civ, 1, 0, 0, 0, 128, 12, 1, 1536</column>
<column name="weights_1_4_U">lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_4_cjv, 1, 0, 0, 0, 128, 12, 1, 1536</column>
<column name="weights_1_5_U">lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_5_ckv, 1, 0, 0, 0, 128, 12, 1, 1536</column>
<column name="weights_1_6_U">lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_6_clv, 1, 0, 0, 0, 128, 12, 1, 1536</column>
<column name="weights_1_7_U">lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_7_cmv, 1, 0, 0, 0, 128, 12, 1, 1536</column>
<column name="weights_1_8_U">lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_8_cnw, 1, 0, 0, 0, 128, 12, 1, 1536</column>
<column name="weights_1_9_U">lif_layer_10_128_stream_stream_ap_uint_10_0_1_Pipeline_integrate_weights_1_9_cow, 1, 0, 0, 0, 128, 12, 1, 1536</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln74_128_fu_556_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln74_129_fu_566_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln74_130_fu_576_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln74_131_fu_586_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln74_132_fu_596_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln74_133_fu_606_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln74_134_fu_616_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln74_135_fu_626_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln74_136_fu_636_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln74_fu_546_p2">+, 0, 0, 23, 16, 16</column>
<column name="ap_block_pp0_stage0_11001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="tmp_s_nbreadreq_fu_202_p3">and, 0, 0, 2, 1, 0</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="conv_i_i185_fu_96">9, 2, 16, 32</column>
<column name="conv_i_i18_17_fu_100">9, 2, 16, 32</column>
<column name="conv_i_i18_29_fu_104">9, 2, 16, 32</column>
<column name="conv_i_i18_311_fu_108">9, 2, 16, 32</column>
<column name="conv_i_i18_413_fu_112">9, 2, 16, 32</column>
<column name="conv_i_i18_515_fu_116">9, 2, 16, 32</column>
<column name="conv_i_i18_617_fu_120">9, 2, 16, 32</column>
<column name="conv_i_i18_719_fu_124">9, 2, 16, 32</column>
<column name="conv_i_i18_821_fu_128">9, 2, 16, 32</column>
<column name="conv_i_i18_923_fu_132">9, 2, 16, 32</column>
<column name="out1_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="conv_i_i185_fu_96">16, 0, 16, 0</column>
<column name="conv_i_i18_17_fu_100">16, 0, 16, 0</column>
<column name="conv_i_i18_29_fu_104">16, 0, 16, 0</column>
<column name="conv_i_i18_311_fu_108">16, 0, 16, 0</column>
<column name="conv_i_i18_413_fu_112">16, 0, 16, 0</column>
<column name="conv_i_i18_515_fu_116">16, 0, 16, 0</column>
<column name="conv_i_i18_617_fu_120">16, 0, 16, 0</column>
<column name="conv_i_i18_719_fu_124">16, 0, 16, 0</column>
<column name="conv_i_i18_821_fu_128">16, 0, 16, 0</column>
<column name="conv_i_i18_923_fu_132">16, 0, 16, 0</column>
<column name="out1_read_reg_763">10, 0, 10, 0</column>
<column name="tmp_s_reg_818">1, 0, 1, 0</column>
<column name="weights_1_0_load_reg_822">12, 0, 12, 0</column>
<column name="weights_1_1_load_reg_827">12, 0, 12, 0</column>
<column name="weights_1_2_load_reg_832">12, 0, 12, 0</column>
<column name="weights_1_3_load_reg_837">12, 0, 12, 0</column>
<column name="weights_1_4_load_reg_842">12, 0, 12, 0</column>
<column name="weights_1_5_load_reg_847">12, 0, 12, 0</column>
<column name="weights_1_6_load_reg_852">12, 0, 12, 0</column>
<column name="weights_1_7_load_reg_857">12, 0, 12, 0</column>
<column name="weights_1_8_load_reg_862">12, 0, 12, 0</column>
<column name="weights_1_9_load_reg_867">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, lif_layer&lt;10,128,stream,stream&lt;ap_uint&lt;10&gt;,0&gt;,1&gt;_Pipeline_integrate, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, lif_layer&lt;10,128,stream,stream&lt;ap_uint&lt;10&gt;,0&gt;,1&gt;_Pipeline_integrate, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, lif_layer&lt;10,128,stream,stream&lt;ap_uint&lt;10&gt;,0&gt;,1&gt;_Pipeline_integrate, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, lif_layer&lt;10,128,stream,stream&lt;ap_uint&lt;10&gt;,0&gt;,1&gt;_Pipeline_integrate, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, lif_layer&lt;10,128,stream,stream&lt;ap_uint&lt;10&gt;,0&gt;,1&gt;_Pipeline_integrate, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, lif_layer&lt;10,128,stream,stream&lt;ap_uint&lt;10&gt;,0&gt;,1&gt;_Pipeline_integrate, return value</column>
<column name="p_promoted22">in, 9, ap_none, p_promoted22, scalar</column>
<column name="p_promoted20">in, 9, ap_none, p_promoted20, scalar</column>
<column name="p_promoted18">in, 9, ap_none, p_promoted18, scalar</column>
<column name="p_promoted16">in, 9, ap_none, p_promoted16, scalar</column>
<column name="p_promoted14">in, 9, ap_none, p_promoted14, scalar</column>
<column name="p_promoted12">in, 9, ap_none, p_promoted12, scalar</column>
<column name="p_promoted10">in, 9, ap_none, p_promoted10, scalar</column>
<column name="p_promoted8">in, 9, ap_none, p_promoted8, scalar</column>
<column name="p_promoted6">in, 9, ap_none, p_promoted6, scalar</column>
<column name="p_promoted">in, 9, ap_none, p_promoted, scalar</column>
<column name="out1_dout">in, 10, ap_fifo, out1, pointer</column>
<column name="out1_empty_n">in, 1, ap_fifo, out1, pointer</column>
<column name="out1_read">out, 1, ap_fifo, out1, pointer</column>
<column name="add_ln74_out">out, 16, ap_vld, add_ln74_out, pointer</column>
<column name="add_ln74_out_ap_vld">out, 1, ap_vld, add_ln74_out, pointer</column>
<column name="add_ln74_128_out">out, 16, ap_vld, add_ln74_128_out, pointer</column>
<column name="add_ln74_128_out_ap_vld">out, 1, ap_vld, add_ln74_128_out, pointer</column>
<column name="add_ln74_129_out">out, 16, ap_vld, add_ln74_129_out, pointer</column>
<column name="add_ln74_129_out_ap_vld">out, 1, ap_vld, add_ln74_129_out, pointer</column>
<column name="add_ln74_130_out">out, 16, ap_vld, add_ln74_130_out, pointer</column>
<column name="add_ln74_130_out_ap_vld">out, 1, ap_vld, add_ln74_130_out, pointer</column>
<column name="add_ln74_131_out">out, 16, ap_vld, add_ln74_131_out, pointer</column>
<column name="add_ln74_131_out_ap_vld">out, 1, ap_vld, add_ln74_131_out, pointer</column>
<column name="add_ln74_132_out">out, 16, ap_vld, add_ln74_132_out, pointer</column>
<column name="add_ln74_132_out_ap_vld">out, 1, ap_vld, add_ln74_132_out, pointer</column>
<column name="add_ln74_133_out">out, 16, ap_vld, add_ln74_133_out, pointer</column>
<column name="add_ln74_133_out_ap_vld">out, 1, ap_vld, add_ln74_133_out, pointer</column>
<column name="add_ln74_134_out">out, 16, ap_vld, add_ln74_134_out, pointer</column>
<column name="add_ln74_134_out_ap_vld">out, 1, ap_vld, add_ln74_134_out, pointer</column>
<column name="add_ln74_135_out">out, 16, ap_vld, add_ln74_135_out, pointer</column>
<column name="add_ln74_135_out_ap_vld">out, 1, ap_vld, add_ln74_135_out, pointer</column>
<column name="add_ln74_136_out">out, 16, ap_vld, add_ln74_136_out, pointer</column>
<column name="add_ln74_136_out_ap_vld">out, 1, ap_vld, add_ln74_136_out, pointer</column>
</table>
</item>
</section>
</profile>
