verilog work "ModuloInOut.v"
verilog work "MEMORIA.v"
verilog work "SIMULACION_MEM_MODULOINOUT.v"
