

module SM1(clk, rst, x, y, state);

input clk, rst, x;
output reg [1:0] state;
output reg y;

always @(negedge  rst or posedge  clk) begin 
    if(!rst) state <= 2'b11; 
    else begin
        case(state)
            2'b00: {state,y} <= x ? 3'b010 : 3'b000;
            2'b01: {state,y} <= x ? 3'b110 : 3'b001;
            2'b10: {state,y} <= x ? 3'b100 : 3'b001;
            2'b11: {state,y} <= x ? 3'b100 : 3'b001;
        endcase
    end
end         
        
endmodule
