
LAB1_Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007dac  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08007fac  08007fac  00008fac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008098  08008098  0000a068  2**0
                  CONTENTS
  4 .ARM          00000008  08008098  08008098  00009098  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080080a0  080080a0  0000a068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080a0  080080a0  000090a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080080a4  080080a4  000090a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080080a8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000738  20000068  08008110  0000a068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007a0  08008110  0000a7a0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001633a  00000000  00000000  0000a096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a49  00000000  00000000  000203d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001488  00000000  00000000  00022e20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001028  00000000  00000000  000242a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a578  00000000  00000000  000252d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019d98  00000000  00000000  0004f848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001071e2  00000000  00000000  000695e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001707c2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f5c  00000000  00000000  00170808  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  00176764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000068 	.word	0x20000068
 800021c:	00000000 	.word	0x00000000
 8000220:	08007f94 	.word	0x08007f94

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	2000006c 	.word	0x2000006c
 800023c:	08007f94 	.word	0x08007f94

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b96a 	b.w	80005cc <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	460c      	mov	r4, r1
 8000318:	2b00      	cmp	r3, #0
 800031a:	d14e      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031c:	4694      	mov	ip, r2
 800031e:	458c      	cmp	ip, r1
 8000320:	4686      	mov	lr, r0
 8000322:	fab2 f282 	clz	r2, r2
 8000326:	d962      	bls.n	80003ee <__udivmoddi4+0xde>
 8000328:	b14a      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032a:	f1c2 0320 	rsb	r3, r2, #32
 800032e:	4091      	lsls	r1, r2
 8000330:	fa20 f303 	lsr.w	r3, r0, r3
 8000334:	fa0c fc02 	lsl.w	ip, ip, r2
 8000338:	4319      	orrs	r1, r3
 800033a:	fa00 fe02 	lsl.w	lr, r0, r2
 800033e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000342:	fa1f f68c 	uxth.w	r6, ip
 8000346:	fbb1 f4f7 	udiv	r4, r1, r7
 800034a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800034e:	fb07 1114 	mls	r1, r7, r4, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb04 f106 	mul.w	r1, r4, r6
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f104 30ff 	add.w	r0, r4, #4294967295
 8000366:	f080 8112 	bcs.w	800058e <__udivmoddi4+0x27e>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 810f 	bls.w	800058e <__udivmoddi4+0x27e>
 8000370:	3c02      	subs	r4, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a59      	subs	r1, r3, r1
 8000376:	fa1f f38e 	uxth.w	r3, lr
 800037a:	fbb1 f0f7 	udiv	r0, r1, r7
 800037e:	fb07 1110 	mls	r1, r7, r0, r1
 8000382:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000386:	fb00 f606 	mul.w	r6, r0, r6
 800038a:	429e      	cmp	r6, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x94>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f100 31ff 	add.w	r1, r0, #4294967295
 8000396:	f080 80fc 	bcs.w	8000592 <__udivmoddi4+0x282>
 800039a:	429e      	cmp	r6, r3
 800039c:	f240 80f9 	bls.w	8000592 <__udivmoddi4+0x282>
 80003a0:	4463      	add	r3, ip
 80003a2:	3802      	subs	r0, #2
 80003a4:	1b9b      	subs	r3, r3, r6
 80003a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003aa:	2100      	movs	r1, #0
 80003ac:	b11d      	cbz	r5, 80003b6 <__udivmoddi4+0xa6>
 80003ae:	40d3      	lsrs	r3, r2
 80003b0:	2200      	movs	r2, #0
 80003b2:	e9c5 3200 	strd	r3, r2, [r5]
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d905      	bls.n	80003ca <__udivmoddi4+0xba>
 80003be:	b10d      	cbz	r5, 80003c4 <__udivmoddi4+0xb4>
 80003c0:	e9c5 0100 	strd	r0, r1, [r5]
 80003c4:	2100      	movs	r1, #0
 80003c6:	4608      	mov	r0, r1
 80003c8:	e7f5      	b.n	80003b6 <__udivmoddi4+0xa6>
 80003ca:	fab3 f183 	clz	r1, r3
 80003ce:	2900      	cmp	r1, #0
 80003d0:	d146      	bne.n	8000460 <__udivmoddi4+0x150>
 80003d2:	42a3      	cmp	r3, r4
 80003d4:	d302      	bcc.n	80003dc <__udivmoddi4+0xcc>
 80003d6:	4290      	cmp	r0, r2
 80003d8:	f0c0 80f0 	bcc.w	80005bc <__udivmoddi4+0x2ac>
 80003dc:	1a86      	subs	r6, r0, r2
 80003de:	eb64 0303 	sbc.w	r3, r4, r3
 80003e2:	2001      	movs	r0, #1
 80003e4:	2d00      	cmp	r5, #0
 80003e6:	d0e6      	beq.n	80003b6 <__udivmoddi4+0xa6>
 80003e8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ec:	e7e3      	b.n	80003b6 <__udivmoddi4+0xa6>
 80003ee:	2a00      	cmp	r2, #0
 80003f0:	f040 8090 	bne.w	8000514 <__udivmoddi4+0x204>
 80003f4:	eba1 040c 	sub.w	r4, r1, ip
 80003f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003fc:	fa1f f78c 	uxth.w	r7, ip
 8000400:	2101      	movs	r1, #1
 8000402:	fbb4 f6f8 	udiv	r6, r4, r8
 8000406:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800040a:	fb08 4416 	mls	r4, r8, r6, r4
 800040e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000412:	fb07 f006 	mul.w	r0, r7, r6
 8000416:	4298      	cmp	r0, r3
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x11c>
 800041a:	eb1c 0303 	adds.w	r3, ip, r3
 800041e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x11a>
 8000424:	4298      	cmp	r0, r3
 8000426:	f200 80cd 	bhi.w	80005c4 <__udivmoddi4+0x2b4>
 800042a:	4626      	mov	r6, r4
 800042c:	1a1c      	subs	r4, r3, r0
 800042e:	fa1f f38e 	uxth.w	r3, lr
 8000432:	fbb4 f0f8 	udiv	r0, r4, r8
 8000436:	fb08 4410 	mls	r4, r8, r0, r4
 800043a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800043e:	fb00 f707 	mul.w	r7, r0, r7
 8000442:	429f      	cmp	r7, r3
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x148>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 34ff 	add.w	r4, r0, #4294967295
 800044e:	d202      	bcs.n	8000456 <__udivmoddi4+0x146>
 8000450:	429f      	cmp	r7, r3
 8000452:	f200 80b0 	bhi.w	80005b6 <__udivmoddi4+0x2a6>
 8000456:	4620      	mov	r0, r4
 8000458:	1bdb      	subs	r3, r3, r7
 800045a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800045e:	e7a5      	b.n	80003ac <__udivmoddi4+0x9c>
 8000460:	f1c1 0620 	rsb	r6, r1, #32
 8000464:	408b      	lsls	r3, r1
 8000466:	fa22 f706 	lsr.w	r7, r2, r6
 800046a:	431f      	orrs	r7, r3
 800046c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000470:	fa04 f301 	lsl.w	r3, r4, r1
 8000474:	ea43 030c 	orr.w	r3, r3, ip
 8000478:	40f4      	lsrs	r4, r6
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	0c38      	lsrs	r0, r7, #16
 8000480:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000484:	fbb4 fef0 	udiv	lr, r4, r0
 8000488:	fa1f fc87 	uxth.w	ip, r7
 800048c:	fb00 441e 	mls	r4, r0, lr, r4
 8000490:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000494:	fb0e f90c 	mul.w	r9, lr, ip
 8000498:	45a1      	cmp	r9, r4
 800049a:	fa02 f201 	lsl.w	r2, r2, r1
 800049e:	d90a      	bls.n	80004b6 <__udivmoddi4+0x1a6>
 80004a0:	193c      	adds	r4, r7, r4
 80004a2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004a6:	f080 8084 	bcs.w	80005b2 <__udivmoddi4+0x2a2>
 80004aa:	45a1      	cmp	r9, r4
 80004ac:	f240 8081 	bls.w	80005b2 <__udivmoddi4+0x2a2>
 80004b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004b4:	443c      	add	r4, r7
 80004b6:	eba4 0409 	sub.w	r4, r4, r9
 80004ba:	fa1f f983 	uxth.w	r9, r3
 80004be:	fbb4 f3f0 	udiv	r3, r4, r0
 80004c2:	fb00 4413 	mls	r4, r0, r3, r4
 80004c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d907      	bls.n	80004e2 <__udivmoddi4+0x1d2>
 80004d2:	193c      	adds	r4, r7, r4
 80004d4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004d8:	d267      	bcs.n	80005aa <__udivmoddi4+0x29a>
 80004da:	45a4      	cmp	ip, r4
 80004dc:	d965      	bls.n	80005aa <__udivmoddi4+0x29a>
 80004de:	3b02      	subs	r3, #2
 80004e0:	443c      	add	r4, r7
 80004e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004e6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ea:	eba4 040c 	sub.w	r4, r4, ip
 80004ee:	429c      	cmp	r4, r3
 80004f0:	46ce      	mov	lr, r9
 80004f2:	469c      	mov	ip, r3
 80004f4:	d351      	bcc.n	800059a <__udivmoddi4+0x28a>
 80004f6:	d04e      	beq.n	8000596 <__udivmoddi4+0x286>
 80004f8:	b155      	cbz	r5, 8000510 <__udivmoddi4+0x200>
 80004fa:	ebb8 030e 	subs.w	r3, r8, lr
 80004fe:	eb64 040c 	sbc.w	r4, r4, ip
 8000502:	fa04 f606 	lsl.w	r6, r4, r6
 8000506:	40cb      	lsrs	r3, r1
 8000508:	431e      	orrs	r6, r3
 800050a:	40cc      	lsrs	r4, r1
 800050c:	e9c5 6400 	strd	r6, r4, [r5]
 8000510:	2100      	movs	r1, #0
 8000512:	e750      	b.n	80003b6 <__udivmoddi4+0xa6>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f103 	lsr.w	r1, r0, r3
 800051c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000520:	fa24 f303 	lsr.w	r3, r4, r3
 8000524:	4094      	lsls	r4, r2
 8000526:	430c      	orrs	r4, r1
 8000528:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800052c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000530:	fa1f f78c 	uxth.w	r7, ip
 8000534:	fbb3 f0f8 	udiv	r0, r3, r8
 8000538:	fb08 3110 	mls	r1, r8, r0, r3
 800053c:	0c23      	lsrs	r3, r4, #16
 800053e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000542:	fb00 f107 	mul.w	r1, r0, r7
 8000546:	4299      	cmp	r1, r3
 8000548:	d908      	bls.n	800055c <__udivmoddi4+0x24c>
 800054a:	eb1c 0303 	adds.w	r3, ip, r3
 800054e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000552:	d22c      	bcs.n	80005ae <__udivmoddi4+0x29e>
 8000554:	4299      	cmp	r1, r3
 8000556:	d92a      	bls.n	80005ae <__udivmoddi4+0x29e>
 8000558:	3802      	subs	r0, #2
 800055a:	4463      	add	r3, ip
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b2a4      	uxth	r4, r4
 8000560:	fbb3 f1f8 	udiv	r1, r3, r8
 8000564:	fb08 3311 	mls	r3, r8, r1, r3
 8000568:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800056c:	fb01 f307 	mul.w	r3, r1, r7
 8000570:	42a3      	cmp	r3, r4
 8000572:	d908      	bls.n	8000586 <__udivmoddi4+0x276>
 8000574:	eb1c 0404 	adds.w	r4, ip, r4
 8000578:	f101 36ff 	add.w	r6, r1, #4294967295
 800057c:	d213      	bcs.n	80005a6 <__udivmoddi4+0x296>
 800057e:	42a3      	cmp	r3, r4
 8000580:	d911      	bls.n	80005a6 <__udivmoddi4+0x296>
 8000582:	3902      	subs	r1, #2
 8000584:	4464      	add	r4, ip
 8000586:	1ae4      	subs	r4, r4, r3
 8000588:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800058c:	e739      	b.n	8000402 <__udivmoddi4+0xf2>
 800058e:	4604      	mov	r4, r0
 8000590:	e6f0      	b.n	8000374 <__udivmoddi4+0x64>
 8000592:	4608      	mov	r0, r1
 8000594:	e706      	b.n	80003a4 <__udivmoddi4+0x94>
 8000596:	45c8      	cmp	r8, r9
 8000598:	d2ae      	bcs.n	80004f8 <__udivmoddi4+0x1e8>
 800059a:	ebb9 0e02 	subs.w	lr, r9, r2
 800059e:	eb63 0c07 	sbc.w	ip, r3, r7
 80005a2:	3801      	subs	r0, #1
 80005a4:	e7a8      	b.n	80004f8 <__udivmoddi4+0x1e8>
 80005a6:	4631      	mov	r1, r6
 80005a8:	e7ed      	b.n	8000586 <__udivmoddi4+0x276>
 80005aa:	4603      	mov	r3, r0
 80005ac:	e799      	b.n	80004e2 <__udivmoddi4+0x1d2>
 80005ae:	4630      	mov	r0, r6
 80005b0:	e7d4      	b.n	800055c <__udivmoddi4+0x24c>
 80005b2:	46d6      	mov	lr, sl
 80005b4:	e77f      	b.n	80004b6 <__udivmoddi4+0x1a6>
 80005b6:	4463      	add	r3, ip
 80005b8:	3802      	subs	r0, #2
 80005ba:	e74d      	b.n	8000458 <__udivmoddi4+0x148>
 80005bc:	4606      	mov	r6, r0
 80005be:	4623      	mov	r3, r4
 80005c0:	4608      	mov	r0, r1
 80005c2:	e70f      	b.n	80003e4 <__udivmoddi4+0xd4>
 80005c4:	3e02      	subs	r6, #2
 80005c6:	4463      	add	r3, ip
 80005c8:	e730      	b.n	800042c <__udivmoddi4+0x11c>
 80005ca:	bf00      	nop

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005d8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005dc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005e0:	f003 0301 	and.w	r3, r3, #1
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d013      	beq.n	8000610 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005e8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005ec:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005f0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d00b      	beq.n	8000610 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005f8:	e000      	b.n	80005fc <ITM_SendChar+0x2c>
    {
      __NOP();
 80005fa:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005fc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d0f9      	beq.n	80005fa <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000606:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800060a:	687a      	ldr	r2, [r7, #4]
 800060c:	b2d2      	uxtb	r2, r2
 800060e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000610:	687b      	ldr	r3, [r7, #4]
}
 8000612:	4618      	mov	r0, r3
 8000614:	370c      	adds	r7, #12
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr

0800061e <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len)
{
 800061e:	b580      	push	{r7, lr}
 8000620:	b086      	sub	sp, #24
 8000622:	af00      	add	r7, sp, #0
 8000624:	60f8      	str	r0, [r7, #12]
 8000626:	60b9      	str	r1, [r7, #8]
 8000628:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800062a:	2300      	movs	r3, #0
 800062c:	617b      	str	r3, [r7, #20]
 800062e:	e009      	b.n	8000644 <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 8000630:	68bb      	ldr	r3, [r7, #8]
 8000632:	1c5a      	adds	r2, r3, #1
 8000634:	60ba      	str	r2, [r7, #8]
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	4618      	mov	r0, r3
 800063a:	f7ff ffc9 	bl	80005d0 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800063e:	697b      	ldr	r3, [r7, #20]
 8000640:	3301      	adds	r3, #1
 8000642:	617b      	str	r3, [r7, #20]
 8000644:	697a      	ldr	r2, [r7, #20]
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	429a      	cmp	r2, r3
 800064a:	dbf1      	blt.n	8000630 <_write+0x12>
	}
	return len;
 800064c:	687b      	ldr	r3, [r7, #4]
}
 800064e:	4618      	mov	r0, r3
 8000650:	3718      	adds	r7, #24
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}

08000656 <findPressedBit>:

int findPressedBit(uint8_t reg) {
 8000656:	b480      	push	{r7}
 8000658:	b085      	sub	sp, #20
 800065a:	af00      	add	r7, sp, #0
 800065c:	4603      	mov	r3, r0
 800065e:	71fb      	strb	r3, [r7, #7]
	reg = reg & 0x0F;
 8000660:	79fb      	ldrb	r3, [r7, #7]
 8000662:	f003 030f 	and.w	r3, r3, #15
 8000666:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 4; i++) {
 8000668:	2300      	movs	r3, #0
 800066a:	60fb      	str	r3, [r7, #12]
 800066c:	e00c      	b.n	8000688 <findPressedBit+0x32>
        if (!(reg & (1 << i))) { // bitmask i-th bit is one; bitwise AND to see the value
 800066e:	79fa      	ldrb	r2, [r7, #7]
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	fa42 f303 	asr.w	r3, r2, r3
 8000676:	f003 0301 	and.w	r3, r3, #1
 800067a:	2b00      	cmp	r3, #0
 800067c:	d101      	bne.n	8000682 <findPressedBit+0x2c>
            return i; // stops as soon as a 0 is found
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	e007      	b.n	8000692 <findPressedBit+0x3c>
    for (int i = 0; i < 4; i++) {
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	3301      	adds	r3, #1
 8000686:	60fb      	str	r3, [r7, #12]
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	2b03      	cmp	r3, #3
 800068c:	ddef      	ble.n	800066e <findPressedBit+0x18>
        }
    }
    return -1; // No key pressed
 800068e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000692:	4618      	mov	r0, r3
 8000694:	3714      	adds	r7, #20
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr
	...

080006a0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b08a      	sub	sp, #40	@ 0x28
 80006a4:	af04      	add	r7, sp, #16
 80006a6:	4603      	mov	r3, r0
 80006a8:	80fb      	strh	r3, [r7, #6]
    printf("Interrupt on pin (%d).\n", GPIO_Pin);
 80006aa:	88fb      	ldrh	r3, [r7, #6]
 80006ac:	4619      	mov	r1, r3
 80006ae:	483c      	ldr	r0, [pc, #240]	@ (80007a0 <HAL_GPIO_EXTI_Callback+0x100>)
 80006b0:	f006 fda4 	bl	80071fc <iprintf>

    uint8_t keypad_data[2];
    HAL_StatusTypeDef status;

    status =  HAL_I2C_Mem_Read(
 80006b4:	23c8      	movs	r3, #200	@ 0xc8
 80006b6:	9302      	str	r3, [sp, #8]
 80006b8:	2301      	movs	r3, #1
 80006ba:	9301      	str	r3, [sp, #4]
 80006bc:	f107 0308 	add.w	r3, r7, #8
 80006c0:	9300      	str	r3, [sp, #0]
 80006c2:	2301      	movs	r3, #1
 80006c4:	2227      	movs	r2, #39	@ 0x27
 80006c6:	217e      	movs	r1, #126	@ 0x7e
 80006c8:	4836      	ldr	r0, [pc, #216]	@ (80007a4 <HAL_GPIO_EXTI_Callback+0x104>)
 80006ca:	f002 ff79 	bl	80035c0 <HAL_I2C_Mem_Read>
 80006ce:	4603      	mov	r3, r0
 80006d0:	75fb      	strb	r3, [r7, #23]
      	       REG_KEY_DATA_1, // register for column
			   1, // Memory address size
			   &keypad_data[0], // where save the data
      		   1, // number of byte read
      		   I2C_TIMEOUT); // timeout
    if (status != HAL_OK)
 80006d2:	7dfb      	ldrb	r3, [r7, #23]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d004      	beq.n	80006e2 <HAL_GPIO_EXTI_Callback+0x42>
        printf("I2C communication error (%X).\n", status);
 80006d8:	7dfb      	ldrb	r3, [r7, #23]
 80006da:	4619      	mov	r1, r3
 80006dc:	4832      	ldr	r0, [pc, #200]	@ (80007a8 <HAL_GPIO_EXTI_Callback+0x108>)
 80006de:	f006 fd8d 	bl	80071fc <iprintf>

    status =  HAL_I2C_Mem_Read(
 80006e2:	23c8      	movs	r3, #200	@ 0xc8
 80006e4:	9302      	str	r3, [sp, #8]
 80006e6:	2301      	movs	r3, #1
 80006e8:	9301      	str	r3, [sp, #4]
 80006ea:	f107 0308 	add.w	r3, r7, #8
 80006ee:	3301      	adds	r3, #1
 80006f0:	9300      	str	r3, [sp, #0]
 80006f2:	2301      	movs	r3, #1
 80006f4:	2228      	movs	r2, #40	@ 0x28
 80006f6:	217e      	movs	r1, #126	@ 0x7e
 80006f8:	482a      	ldr	r0, [pc, #168]	@ (80007a4 <HAL_GPIO_EXTI_Callback+0x104>)
 80006fa:	f002 ff61 	bl	80035c0 <HAL_I2C_Mem_Read>
 80006fe:	4603      	mov	r3, r0
 8000700:	75fb      	strb	r3, [r7, #23]
				REG_KEY_DATA_2, // row
				1,
				&keypad_data[1],
				1,
				I2C_TIMEOUT);
     if (status != HAL_OK)
 8000702:	7dfb      	ldrb	r3, [r7, #23]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d004      	beq.n	8000712 <HAL_GPIO_EXTI_Callback+0x72>
        printf("I2C communication error (%X).\n", status);
 8000708:	7dfb      	ldrb	r3, [r7, #23]
 800070a:	4619      	mov	r1, r3
 800070c:	4826      	ldr	r0, [pc, #152]	@ (80007a8 <HAL_GPIO_EXTI_Callback+0x108>)
 800070e:	f006 fd75 	bl	80071fc <iprintf>

     int col = findPressedBit(keypad_data[0]);
 8000712:	7a3b      	ldrb	r3, [r7, #8]
 8000714:	4618      	mov	r0, r3
 8000716:	f7ff ff9e 	bl	8000656 <findPressedBit>
 800071a:	6138      	str	r0, [r7, #16]
     int row = findPressedBit(keypad_data[1]);
 800071c:	7a7b      	ldrb	r3, [r7, #9]
 800071e:	4618      	mov	r0, r3
 8000720:	f7ff ff99 	bl	8000656 <findPressedBit>
 8000724:	60f8      	str	r0, [r7, #12]
//
//     for (int32_t i = 0; i < 4; i++){
//    	 uint8_t colbit = (keypad_data[0] >> i)
//     }
//
     if (row == -1 || col == -1){
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800072c:	d003      	beq.n	8000736 <HAL_GPIO_EXTI_Callback+0x96>
 800072e:	693b      	ldr	r3, [r7, #16]
 8000730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000734:	d102      	bne.n	800073c <HAL_GPIO_EXTI_Callback+0x9c>
    	 printf("No key pressed");
 8000736:	481d      	ldr	r0, [pc, #116]	@ (80007ac <HAL_GPIO_EXTI_Callback+0x10c>)
 8000738:	f006 fd60 	bl	80071fc <iprintf>
     }
     printf("Keypad button: (%c).\n",keypadLayout[col][row]);
 800073c:	4a1c      	ldr	r2, [pc, #112]	@ (80007b0 <HAL_GPIO_EXTI_Callback+0x110>)
 800073e:	693b      	ldr	r3, [r7, #16]
 8000740:	009b      	lsls	r3, r3, #2
 8000742:	441a      	add	r2, r3
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	4413      	add	r3, r2
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	4619      	mov	r1, r3
 800074c:	4819      	ldr	r0, [pc, #100]	@ (80007b4 <HAL_GPIO_EXTI_Callback+0x114>)
 800074e:	f006 fd55 	bl	80071fc <iprintf>
     printf("col: (%d) (%d).\n",col, keypad_data[0]);
 8000752:	7a3b      	ldrb	r3, [r7, #8]
 8000754:	461a      	mov	r2, r3
 8000756:	6939      	ldr	r1, [r7, #16]
 8000758:	4817      	ldr	r0, [pc, #92]	@ (80007b8 <HAL_GPIO_EXTI_Callback+0x118>)
 800075a:	f006 fd4f 	bl	80071fc <iprintf>
     printf("row: (%d) (%d).\n",row, keypad_data[1]);
 800075e:	7a7b      	ldrb	r3, [r7, #9]
 8000760:	461a      	mov	r2, r3
 8000762:	68f9      	ldr	r1, [r7, #12]
 8000764:	4815      	ldr	r0, [pc, #84]	@ (80007bc <HAL_GPIO_EXTI_Callback+0x11c>)
 8000766:	f006 fd49 	bl	80071fc <iprintf>

     uint8_t digit = (uint8_t)(keypadLayout[col][row] - '0');
 800076a:	4a11      	ldr	r2, [pc, #68]	@ (80007b0 <HAL_GPIO_EXTI_Callback+0x110>)
 800076c:	693b      	ldr	r3, [r7, #16]
 800076e:	009b      	lsls	r3, r3, #2
 8000770:	441a      	add	r2, r3
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	4413      	add	r3, r2
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	3b30      	subs	r3, #48	@ 0x30
 800077a:	72fb      	strb	r3, [r7, #11]
     if (digit > 0 && digit <= 9)
 800077c:	7afb      	ldrb	r3, [r7, #11]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d00a      	beq.n	8000798 <HAL_GPIO_EXTI_Callback+0xf8>
 8000782:	7afb      	ldrb	r3, [r7, #11]
 8000784:	2b09      	cmp	r3, #9
 8000786:	d807      	bhi.n	8000798 <HAL_GPIO_EXTI_Callback+0xf8>
    	 blinkertimer = 1000/digit;
 8000788:	7afb      	ldrb	r3, [r7, #11]
 800078a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800078e:	fb92 f3f3 	sdiv	r3, r2, r3
 8000792:	461a      	mov	r2, r3
 8000794:	4b0a      	ldr	r3, [pc, #40]	@ (80007c0 <HAL_GPIO_EXTI_Callback+0x120>)
 8000796:	601a      	str	r2, [r3, #0]

}
 8000798:	bf00      	nop
 800079a:	3718      	adds	r7, #24
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	08007fac 	.word	0x08007fac
 80007a4:	200000d0 	.word	0x200000d0
 80007a8:	08007fc4 	.word	0x08007fc4
 80007ac:	08007fe4 	.word	0x08007fe4
 80007b0:	0800803c 	.word	0x0800803c
 80007b4:	08007ff4 	.word	0x08007ff4
 80007b8:	0800800c 	.word	0x0800800c
 80007bc:	08008020 	.word	0x08008020
 80007c0:	20000084 	.word	0x20000084

080007c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b086      	sub	sp, #24
 80007c8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007ca:	f001 ff12 	bl	80025f2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ce:	f000 fa1b 	bl	8000c08 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007d2:	f000 ffeb 	bl	80017ac <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80007d6:	f000 ffb9 	bl	800174c <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80007da:	f000 fa87 	bl	8000cec <MX_ADC1_Init>
  MX_I2C1_Init();
 80007de:	f000 fad7 	bl	8000d90 <MX_I2C1_Init>
  MX_I2C2_Init();
 80007e2:	f000 fb15 	bl	8000e10 <MX_I2C2_Init>
  MX_SPI1_Init();
 80007e6:	f000 fb53 	bl	8000e90 <MX_SPI1_Init>
  MX_TIM1_Init();
 80007ea:	f000 fb8f 	bl	8000f0c <MX_TIM1_Init>
  MX_TIM2_Init();
 80007ee:	f000 fc5d 	bl	80010ac <MX_TIM2_Init>
  MX_TIM3_Init();
 80007f2:	f000 fcf5 	bl	80011e0 <MX_TIM3_Init>
  MX_TIM4_Init();
 80007f6:	f000 fd49 	bl	800128c <MX_TIM4_Init>
  MX_TIM5_Init();
 80007fa:	f000 fd9d 	bl	8001338 <MX_TIM5_Init>
  MX_TIM8_Init();
 80007fe:	f000 fe13 	bl	8001428 <MX_TIM8_Init>
  MX_UART4_Init();
 8000802:	f000 fee3 	bl	80015cc <MX_UART4_Init>
  MX_UART5_Init();
 8000806:	f000 ff11 	bl	800162c <MX_UART5_Init>
  MX_USART1_UART_Init();
 800080a:	f000 ff3f 	bl	800168c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800080e:	f000 ff6d 	bl	80016ec <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* Disable LCD SPI SS */
  HAL_GPIO_WritePin(GPIO_OUT_SPI_CS_LCD_GPIO_Port, GPIO_OUT_SPI_CS_LCD_Pin, GPIO_PIN_SET);
 8000812:	2201      	movs	r2, #1
 8000814:	2110      	movs	r1, #16
 8000816:	48bc      	ldr	r0, [pc, #752]	@ (8000b08 <main+0x344>)
 8000818:	f002 fcf0 	bl	80031fc <HAL_GPIO_WritePin>

  /* Disable EXTI4_IRQ during SX1509 initialization */
  HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 800081c:	200a      	movs	r0, #10
 800081e:	f002 fb26 	bl	8002e6e <HAL_NVIC_DisableIRQ>

  ITM_SendChar('h');
 8000822:	2068      	movs	r0, #104	@ 0x68
 8000824:	f7ff fed4 	bl	80005d0 <ITM_SendChar>

  /* Software reset */
  data = 0x12;
 8000828:	2312      	movs	r3, #18
 800082a:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_RESET, 1, &data, 1, I2C_TIMEOUT);
 800082c:	23c8      	movs	r3, #200	@ 0xc8
 800082e:	9302      	str	r3, [sp, #8]
 8000830:	2301      	movs	r3, #1
 8000832:	9301      	str	r3, [sp, #4]
 8000834:	1dbb      	adds	r3, r7, #6
 8000836:	9300      	str	r3, [sp, #0]
 8000838:	2301      	movs	r3, #1
 800083a:	227d      	movs	r2, #125	@ 0x7d
 800083c:	217e      	movs	r1, #126	@ 0x7e
 800083e:	48b3      	ldr	r0, [pc, #716]	@ (8000b0c <main+0x348>)
 8000840:	f002 fdaa 	bl	8003398 <HAL_I2C_Mem_Write>
 8000844:	4603      	mov	r3, r0
 8000846:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000848:	79fb      	ldrb	r3, [r7, #7]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d004      	beq.n	8000858 <main+0x94>
    printf("I2C communication error (%X).\n", status);
 800084e:	79fb      	ldrb	r3, [r7, #7]
 8000850:	4619      	mov	r1, r3
 8000852:	48af      	ldr	r0, [pc, #700]	@ (8000b10 <main+0x34c>)
 8000854:	f006 fcd2 	bl	80071fc <iprintf>

  data = 0x34;
 8000858:	2334      	movs	r3, #52	@ 0x34
 800085a:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_RESET, 1, &data, 1, I2C_TIMEOUT);
 800085c:	23c8      	movs	r3, #200	@ 0xc8
 800085e:	9302      	str	r3, [sp, #8]
 8000860:	2301      	movs	r3, #1
 8000862:	9301      	str	r3, [sp, #4]
 8000864:	1dbb      	adds	r3, r7, #6
 8000866:	9300      	str	r3, [sp, #0]
 8000868:	2301      	movs	r3, #1
 800086a:	227d      	movs	r2, #125	@ 0x7d
 800086c:	217e      	movs	r1, #126	@ 0x7e
 800086e:	48a7      	ldr	r0, [pc, #668]	@ (8000b0c <main+0x348>)
 8000870:	f002 fd92 	bl	8003398 <HAL_I2C_Mem_Write>
 8000874:	4603      	mov	r3, r0
 8000876:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000878:	79fb      	ldrb	r3, [r7, #7]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d004      	beq.n	8000888 <main+0xc4>
    printf("I2C communication error (%X).\n", status);
 800087e:	79fb      	ldrb	r3, [r7, #7]
 8000880:	4619      	mov	r1, r3
 8000882:	48a3      	ldr	r0, [pc, #652]	@ (8000b10 <main+0x34c>)
 8000884:	f006 fcba 	bl	80071fc <iprintf>

  HAL_Delay(100);
 8000888:	2064      	movs	r0, #100	@ 0x64
 800088a:	f001 ff0f 	bl	80026ac <HAL_Delay>

  /* Set KeyPad scanning engine */

  /* Set RegClock to 0x40 (enable internal oscillator; 2MHz freq) */
  data = 0x40;
 800088e:	2340      	movs	r3, #64	@ 0x40
 8000890:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_CLOCK, 1, &data, 1, I2C_TIMEOUT);
 8000892:	23c8      	movs	r3, #200	@ 0xc8
 8000894:	9302      	str	r3, [sp, #8]
 8000896:	2301      	movs	r3, #1
 8000898:	9301      	str	r3, [sp, #4]
 800089a:	1dbb      	adds	r3, r7, #6
 800089c:	9300      	str	r3, [sp, #0]
 800089e:	2301      	movs	r3, #1
 80008a0:	221e      	movs	r2, #30
 80008a2:	217e      	movs	r1, #126	@ 0x7e
 80008a4:	4899      	ldr	r0, [pc, #612]	@ (8000b0c <main+0x348>)
 80008a6:	f002 fd77 	bl	8003398 <HAL_I2C_Mem_Write>
 80008aa:	4603      	mov	r3, r0
 80008ac:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 80008ae:	79fb      	ldrb	r3, [r7, #7]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d004      	beq.n	80008be <main+0xfa>
    printf("I2C communication error (%X).\n", status);
 80008b4:	79fb      	ldrb	r3, [r7, #7]
 80008b6:	4619      	mov	r1, r3
 80008b8:	4895      	ldr	r0, [pc, #596]	@ (8000b10 <main+0x34c>)
 80008ba:	f006 fc9f 	bl	80071fc <iprintf>

  /* Set Bank A RegDir to 0xF0 (IO[0:3] as out) */
  data = 0xF0;
 80008be:	23f0      	movs	r3, #240	@ 0xf0
 80008c0:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_DIR_A, 1, &data, 1, I2C_TIMEOUT);
 80008c2:	23c8      	movs	r3, #200	@ 0xc8
 80008c4:	9302      	str	r3, [sp, #8]
 80008c6:	2301      	movs	r3, #1
 80008c8:	9301      	str	r3, [sp, #4]
 80008ca:	1dbb      	adds	r3, r7, #6
 80008cc:	9300      	str	r3, [sp, #0]
 80008ce:	2301      	movs	r3, #1
 80008d0:	220f      	movs	r2, #15
 80008d2:	217e      	movs	r1, #126	@ 0x7e
 80008d4:	488d      	ldr	r0, [pc, #564]	@ (8000b0c <main+0x348>)
 80008d6:	f002 fd5f 	bl	8003398 <HAL_I2C_Mem_Write>
 80008da:	4603      	mov	r3, r0
 80008dc:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 80008de:	79fb      	ldrb	r3, [r7, #7]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d004      	beq.n	80008ee <main+0x12a>
    printf("I2C communication error (%X).\n", status);
 80008e4:	79fb      	ldrb	r3, [r7, #7]
 80008e6:	4619      	mov	r1, r3
 80008e8:	4889      	ldr	r0, [pc, #548]	@ (8000b10 <main+0x34c>)
 80008ea:	f006 fc87 	bl	80071fc <iprintf>

  /* Set Bank B RegDir to 0x0F (IO[8:11] as in) */
  data = 0x0F;
 80008ee:	230f      	movs	r3, #15
 80008f0:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_DIR_B, 1, &data, 1, I2C_TIMEOUT);
 80008f2:	23c8      	movs	r3, #200	@ 0xc8
 80008f4:	9302      	str	r3, [sp, #8]
 80008f6:	2301      	movs	r3, #1
 80008f8:	9301      	str	r3, [sp, #4]
 80008fa:	1dbb      	adds	r3, r7, #6
 80008fc:	9300      	str	r3, [sp, #0]
 80008fe:	2301      	movs	r3, #1
 8000900:	220e      	movs	r2, #14
 8000902:	217e      	movs	r1, #126	@ 0x7e
 8000904:	4881      	ldr	r0, [pc, #516]	@ (8000b0c <main+0x348>)
 8000906:	f002 fd47 	bl	8003398 <HAL_I2C_Mem_Write>
 800090a:	4603      	mov	r3, r0
 800090c:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 800090e:	79fb      	ldrb	r3, [r7, #7]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d004      	beq.n	800091e <main+0x15a>
    printf("I2C communication error (%X).\n", status);
 8000914:	79fb      	ldrb	r3, [r7, #7]
 8000916:	4619      	mov	r1, r3
 8000918:	487d      	ldr	r0, [pc, #500]	@ (8000b10 <main+0x34c>)
 800091a:	f006 fc6f 	bl	80071fc <iprintf>

  /* Set Bank A RegOpenDrain to 0x0F (IO[0:3] as open-drain outputs) */
  data = 0x0F;
 800091e:	230f      	movs	r3, #15
 8000920:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_OPEN_DRAIN_A, 1, &data, 1, I2C_TIMEOUT);
 8000922:	23c8      	movs	r3, #200	@ 0xc8
 8000924:	9302      	str	r3, [sp, #8]
 8000926:	2301      	movs	r3, #1
 8000928:	9301      	str	r3, [sp, #4]
 800092a:	1dbb      	adds	r3, r7, #6
 800092c:	9300      	str	r3, [sp, #0]
 800092e:	2301      	movs	r3, #1
 8000930:	220b      	movs	r2, #11
 8000932:	217e      	movs	r1, #126	@ 0x7e
 8000934:	4875      	ldr	r0, [pc, #468]	@ (8000b0c <main+0x348>)
 8000936:	f002 fd2f 	bl	8003398 <HAL_I2C_Mem_Write>
 800093a:	4603      	mov	r3, r0
 800093c:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 800093e:	79fb      	ldrb	r3, [r7, #7]
 8000940:	2b00      	cmp	r3, #0
 8000942:	d004      	beq.n	800094e <main+0x18a>
    printf("I2C communication error (%X).\n", status);
 8000944:	79fb      	ldrb	r3, [r7, #7]
 8000946:	4619      	mov	r1, r3
 8000948:	4871      	ldr	r0, [pc, #452]	@ (8000b10 <main+0x34c>)
 800094a:	f006 fc57 	bl	80071fc <iprintf>

  /* Set Bank B RegPullup to 0x0F (pull-ups enabled on inputs IO[8:11]) */
  data = 0x0F;
 800094e:	230f      	movs	r3, #15
 8000950:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_PULL_UP_B, 1, &data, 1, I2C_TIMEOUT);
 8000952:	23c8      	movs	r3, #200	@ 0xc8
 8000954:	9302      	str	r3, [sp, #8]
 8000956:	2301      	movs	r3, #1
 8000958:	9301      	str	r3, [sp, #4]
 800095a:	1dbb      	adds	r3, r7, #6
 800095c:	9300      	str	r3, [sp, #0]
 800095e:	2301      	movs	r3, #1
 8000960:	2206      	movs	r2, #6
 8000962:	217e      	movs	r1, #126	@ 0x7e
 8000964:	4869      	ldr	r0, [pc, #420]	@ (8000b0c <main+0x348>)
 8000966:	f002 fd17 	bl	8003398 <HAL_I2C_Mem_Write>
 800096a:	4603      	mov	r3, r0
 800096c:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 800096e:	79fb      	ldrb	r3, [r7, #7]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d004      	beq.n	800097e <main+0x1ba>
    printf("I2C communication error (%X).\n", status);
 8000974:	79fb      	ldrb	r3, [r7, #7]
 8000976:	4619      	mov	r1, r3
 8000978:	4865      	ldr	r0, [pc, #404]	@ (8000b10 <main+0x34c>)
 800097a:	f006 fc3f 	bl	80071fc <iprintf>

  /* Set Bank B RegDebounceEnable to 0x0F (enable debouncing on IO[8:11]) */
  data = 0x0F;
 800097e:	230f      	movs	r3, #15
 8000980:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_DEBOUNCE_ENABLE_B, 1, &data, 1, I2C_TIMEOUT);
 8000982:	23c8      	movs	r3, #200	@ 0xc8
 8000984:	9302      	str	r3, [sp, #8]
 8000986:	2301      	movs	r3, #1
 8000988:	9301      	str	r3, [sp, #4]
 800098a:	1dbb      	adds	r3, r7, #6
 800098c:	9300      	str	r3, [sp, #0]
 800098e:	2301      	movs	r3, #1
 8000990:	2223      	movs	r2, #35	@ 0x23
 8000992:	217e      	movs	r1, #126	@ 0x7e
 8000994:	485d      	ldr	r0, [pc, #372]	@ (8000b0c <main+0x348>)
 8000996:	f002 fcff 	bl	8003398 <HAL_I2C_Mem_Write>
 800099a:	4603      	mov	r3, r0
 800099c:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 800099e:	79fb      	ldrb	r3, [r7, #7]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d004      	beq.n	80009ae <main+0x1ea>
    printf("I2C communication error (%X).\n", status);
 80009a4:	79fb      	ldrb	r3, [r7, #7]
 80009a6:	4619      	mov	r1, r3
 80009a8:	4859      	ldr	r0, [pc, #356]	@ (8000b10 <main+0x34c>)
 80009aa:	f006 fc27 	bl	80071fc <iprintf>

  /* Set RegDebounceConfig to 0x05 (16ms debounce time) */
  data = 0x05;
 80009ae:	2305      	movs	r3, #5
 80009b0:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_DEBOUNCE_CONFIG, 1, &data, 1, I2C_TIMEOUT);
 80009b2:	23c8      	movs	r3, #200	@ 0xc8
 80009b4:	9302      	str	r3, [sp, #8]
 80009b6:	2301      	movs	r3, #1
 80009b8:	9301      	str	r3, [sp, #4]
 80009ba:	1dbb      	adds	r3, r7, #6
 80009bc:	9300      	str	r3, [sp, #0]
 80009be:	2301      	movs	r3, #1
 80009c0:	2222      	movs	r2, #34	@ 0x22
 80009c2:	217e      	movs	r1, #126	@ 0x7e
 80009c4:	4851      	ldr	r0, [pc, #324]	@ (8000b0c <main+0x348>)
 80009c6:	f002 fce7 	bl	8003398 <HAL_I2C_Mem_Write>
 80009ca:	4603      	mov	r3, r0
 80009cc:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 80009ce:	79fb      	ldrb	r3, [r7, #7]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d004      	beq.n	80009de <main+0x21a>
    printf("I2C communication error (%X).\n", status);
 80009d4:	79fb      	ldrb	r3, [r7, #7]
 80009d6:	4619      	mov	r1, r3
 80009d8:	484d      	ldr	r0, [pc, #308]	@ (8000b10 <main+0x34c>)
 80009da:	f006 fc0f 	bl	80071fc <iprintf>

  /* Set RegKeyConfig1 to 0x7D (8s auto-sleep; 32ms scan time per row) */
  data = 0x7D;
 80009de:	237d      	movs	r3, #125	@ 0x7d
 80009e0:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_KEY_CONFIG_1, 1, &data, 1, I2C_TIMEOUT);
 80009e2:	23c8      	movs	r3, #200	@ 0xc8
 80009e4:	9302      	str	r3, [sp, #8]
 80009e6:	2301      	movs	r3, #1
 80009e8:	9301      	str	r3, [sp, #4]
 80009ea:	1dbb      	adds	r3, r7, #6
 80009ec:	9300      	str	r3, [sp, #0]
 80009ee:	2301      	movs	r3, #1
 80009f0:	2225      	movs	r2, #37	@ 0x25
 80009f2:	217e      	movs	r1, #126	@ 0x7e
 80009f4:	4845      	ldr	r0, [pc, #276]	@ (8000b0c <main+0x348>)
 80009f6:	f002 fccf 	bl	8003398 <HAL_I2C_Mem_Write>
 80009fa:	4603      	mov	r3, r0
 80009fc:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 80009fe:	79fb      	ldrb	r3, [r7, #7]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d004      	beq.n	8000a0e <main+0x24a>
    printf("I2C communication error (%X).\n", status);
 8000a04:	79fb      	ldrb	r3, [r7, #7]
 8000a06:	4619      	mov	r1, r3
 8000a08:	4841      	ldr	r0, [pc, #260]	@ (8000b10 <main+0x34c>)
 8000a0a:	f006 fbf7 	bl	80071fc <iprintf>

  /* Set RegKeyConfig2 to 0x1B (4 rows; 4 columns) */
  data = 0x1B;
 8000a0e:	231b      	movs	r3, #27
 8000a10:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_KEY_CONFIG_2, 1, &data, 1, I2C_TIMEOUT);
 8000a12:	23c8      	movs	r3, #200	@ 0xc8
 8000a14:	9302      	str	r3, [sp, #8]
 8000a16:	2301      	movs	r3, #1
 8000a18:	9301      	str	r3, [sp, #4]
 8000a1a:	1dbb      	adds	r3, r7, #6
 8000a1c:	9300      	str	r3, [sp, #0]
 8000a1e:	2301      	movs	r3, #1
 8000a20:	2226      	movs	r2, #38	@ 0x26
 8000a22:	217e      	movs	r1, #126	@ 0x7e
 8000a24:	4839      	ldr	r0, [pc, #228]	@ (8000b0c <main+0x348>)
 8000a26:	f002 fcb7 	bl	8003398 <HAL_I2C_Mem_Write>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d004      	beq.n	8000a3e <main+0x27a>
    printf("I2C communication error (%X).\n", status);
 8000a34:	79fb      	ldrb	r3, [r7, #7]
 8000a36:	4619      	mov	r1, r3
 8000a38:	4835      	ldr	r0, [pc, #212]	@ (8000b10 <main+0x34c>)
 8000a3a:	f006 fbdf 	bl	80071fc <iprintf>

  /* Enable EXTI4_IRQ after SX1509 initialization */
  HAL_Delay(100);
 8000a3e:	2064      	movs	r0, #100	@ 0x64
 8000a40:	f001 fe34 	bl	80026ac <HAL_Delay>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000a44:	200a      	movs	r0, #10
 8000a46:	f002 fa04 	bl	8002e52 <HAL_NVIC_EnableIRQ>

  /* Disable EXTI2_IRQ during SX1509 initialization */
  HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8000a4a:	2008      	movs	r0, #8
 8000a4c:	f002 fa0f 	bl	8002e6e <HAL_NVIC_DisableIRQ>

  /* Software reset */
  data = 0x12;
 8000a50:	2312      	movs	r3, #18
 8000a52:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_RESET, 1, &data, 1, I2C_TIMEOUT);
 8000a54:	23c8      	movs	r3, #200	@ 0xc8
 8000a56:	9302      	str	r3, [sp, #8]
 8000a58:	2301      	movs	r3, #1
 8000a5a:	9301      	str	r3, [sp, #4]
 8000a5c:	1dbb      	adds	r3, r7, #6
 8000a5e:	9300      	str	r3, [sp, #0]
 8000a60:	2301      	movs	r3, #1
 8000a62:	227d      	movs	r2, #125	@ 0x7d
 8000a64:	217c      	movs	r1, #124	@ 0x7c
 8000a66:	4829      	ldr	r0, [pc, #164]	@ (8000b0c <main+0x348>)
 8000a68:	f002 fc96 	bl	8003398 <HAL_I2C_Mem_Write>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000a70:	79fb      	ldrb	r3, [r7, #7]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d004      	beq.n	8000a80 <main+0x2bc>
    printf("I2C communication error (%X).\n", status);
 8000a76:	79fb      	ldrb	r3, [r7, #7]
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4825      	ldr	r0, [pc, #148]	@ (8000b10 <main+0x34c>)
 8000a7c:	f006 fbbe 	bl	80071fc <iprintf>

  data = 0x34;
 8000a80:	2334      	movs	r3, #52	@ 0x34
 8000a82:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_RESET, 1, &data, 1, I2C_TIMEOUT);
 8000a84:	23c8      	movs	r3, #200	@ 0xc8
 8000a86:	9302      	str	r3, [sp, #8]
 8000a88:	2301      	movs	r3, #1
 8000a8a:	9301      	str	r3, [sp, #4]
 8000a8c:	1dbb      	adds	r3, r7, #6
 8000a8e:	9300      	str	r3, [sp, #0]
 8000a90:	2301      	movs	r3, #1
 8000a92:	227d      	movs	r2, #125	@ 0x7d
 8000a94:	217c      	movs	r1, #124	@ 0x7c
 8000a96:	481d      	ldr	r0, [pc, #116]	@ (8000b0c <main+0x348>)
 8000a98:	f002 fc7e 	bl	8003398 <HAL_I2C_Mem_Write>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000aa0:	79fb      	ldrb	r3, [r7, #7]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d004      	beq.n	8000ab0 <main+0x2ec>
    printf("I2C communication error (%X).\n", status);
 8000aa6:	79fb      	ldrb	r3, [r7, #7]
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4819      	ldr	r0, [pc, #100]	@ (8000b10 <main+0x34c>)
 8000aac:	f006 fba6 	bl	80071fc <iprintf>

  HAL_Delay(100);
 8000ab0:	2064      	movs	r0, #100	@ 0x64
 8000ab2:	f001 fdfb 	bl	80026ac <HAL_Delay>

  /* Set RegDirA to 0xFF (all IO of Bank A configured as inputs) */
  data = 0xFF; // 0 = out; 1 = in
 8000ab6:	23ff      	movs	r3, #255	@ 0xff
 8000ab8:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_DIR_A, 1, &data, 1, I2C_TIMEOUT);
 8000aba:	23c8      	movs	r3, #200	@ 0xc8
 8000abc:	9302      	str	r3, [sp, #8]
 8000abe:	2301      	movs	r3, #1
 8000ac0:	9301      	str	r3, [sp, #4]
 8000ac2:	1dbb      	adds	r3, r7, #6
 8000ac4:	9300      	str	r3, [sp, #0]
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	220f      	movs	r2, #15
 8000aca:	217c      	movs	r1, #124	@ 0x7c
 8000acc:	480f      	ldr	r0, [pc, #60]	@ (8000b0c <main+0x348>)
 8000ace:	f002 fc63 	bl	8003398 <HAL_I2C_Mem_Write>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000ad6:	79fb      	ldrb	r3, [r7, #7]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d004      	beq.n	8000ae6 <main+0x322>
    printf("I2C communication error (%X).\n", status);
 8000adc:	79fb      	ldrb	r3, [r7, #7]
 8000ade:	4619      	mov	r1, r3
 8000ae0:	480b      	ldr	r0, [pc, #44]	@ (8000b10 <main+0x34c>)
 8000ae2:	f006 fb8b 	bl	80071fc <iprintf>

  /* Set RegDirB to 0xFF (all IO of Bank B configured as inputs) */
  data = 0xFF; // 0 = out; 1 = in
 8000ae6:	23ff      	movs	r3, #255	@ 0xff
 8000ae8:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_DIR_B, 1, &data, 1, I2C_TIMEOUT);
 8000aea:	23c8      	movs	r3, #200	@ 0xc8
 8000aec:	9302      	str	r3, [sp, #8]
 8000aee:	2301      	movs	r3, #1
 8000af0:	9301      	str	r3, [sp, #4]
 8000af2:	1dbb      	adds	r3, r7, #6
 8000af4:	9300      	str	r3, [sp, #0]
 8000af6:	2301      	movs	r3, #1
 8000af8:	220e      	movs	r2, #14
 8000afa:	217c      	movs	r1, #124	@ 0x7c
 8000afc:	4803      	ldr	r0, [pc, #12]	@ (8000b0c <main+0x348>)
 8000afe:	f002 fc4b 	bl	8003398 <HAL_I2C_Mem_Write>
 8000b02:	4603      	mov	r3, r0
 8000b04:	71fb      	strb	r3, [r7, #7]
 8000b06:	e005      	b.n	8000b14 <main+0x350>
 8000b08:	40021000 	.word	0x40021000
 8000b0c:	200000d0 	.word	0x200000d0
 8000b10:	08007fc4 	.word	0x08007fc4
  if (status != HAL_OK)
 8000b14:	79fb      	ldrb	r3, [r7, #7]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d004      	beq.n	8000b24 <main+0x360>
    printf("I2C communication error (%X).\n", status);
 8000b1a:	79fb      	ldrb	r3, [r7, #7]
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4835      	ldr	r0, [pc, #212]	@ (8000bf4 <main+0x430>)
 8000b20:	f006 fb6c 	bl	80071fc <iprintf>

  /* Set RegInterruptMaskA to 0x00 (all IO of Bank A will trigger an interrupt) */
  data = 0x00;
 8000b24:	2300      	movs	r3, #0
 8000b26:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_INTERRUPT_MASK_A, 1, &data, 1, I2C_TIMEOUT);
 8000b28:	23c8      	movs	r3, #200	@ 0xc8
 8000b2a:	9302      	str	r3, [sp, #8]
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	9301      	str	r3, [sp, #4]
 8000b30:	1dbb      	adds	r3, r7, #6
 8000b32:	9300      	str	r3, [sp, #0]
 8000b34:	2301      	movs	r3, #1
 8000b36:	2213      	movs	r2, #19
 8000b38:	217c      	movs	r1, #124	@ 0x7c
 8000b3a:	482f      	ldr	r0, [pc, #188]	@ (8000bf8 <main+0x434>)
 8000b3c:	f002 fc2c 	bl	8003398 <HAL_I2C_Mem_Write>
 8000b40:	4603      	mov	r3, r0
 8000b42:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000b44:	79fb      	ldrb	r3, [r7, #7]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d004      	beq.n	8000b54 <main+0x390>
    printf("I2C communication error (%X).\n", status);
 8000b4a:	79fb      	ldrb	r3, [r7, #7]
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	4829      	ldr	r0, [pc, #164]	@ (8000bf4 <main+0x430>)
 8000b50:	f006 fb54 	bl	80071fc <iprintf>

  /* Set RegSenseHighA to 0xAA (IO[7:4] of Bank A will trigger an interrupt on falling edge) */
  data = 0xAA;
 8000b54:	23aa      	movs	r3, #170	@ 0xaa
 8000b56:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_SENSE_HIGH_A, 1, &data, 1, I2C_TIMEOUT);
 8000b58:	23c8      	movs	r3, #200	@ 0xc8
 8000b5a:	9302      	str	r3, [sp, #8]
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	9301      	str	r3, [sp, #4]
 8000b60:	1dbb      	adds	r3, r7, #6
 8000b62:	9300      	str	r3, [sp, #0]
 8000b64:	2301      	movs	r3, #1
 8000b66:	2216      	movs	r2, #22
 8000b68:	217c      	movs	r1, #124	@ 0x7c
 8000b6a:	4823      	ldr	r0, [pc, #140]	@ (8000bf8 <main+0x434>)
 8000b6c:	f002 fc14 	bl	8003398 <HAL_I2C_Mem_Write>
 8000b70:	4603      	mov	r3, r0
 8000b72:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000b74:	79fb      	ldrb	r3, [r7, #7]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d004      	beq.n	8000b84 <main+0x3c0>
    printf("I2C communication error (%X).\n", status);
 8000b7a:	79fb      	ldrb	r3, [r7, #7]
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	481d      	ldr	r0, [pc, #116]	@ (8000bf4 <main+0x430>)
 8000b80:	f006 fb3c 	bl	80071fc <iprintf>

  /* Set RegSenseLowA to 0xAA (IO[3:0] of Bank A will trigger an interrupt on falling edge) */
  data = 0xAA;
 8000b84:	23aa      	movs	r3, #170	@ 0xaa
 8000b86:	71bb      	strb	r3, [r7, #6]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_SENSE_LOW_A, 1, &data, 1, I2C_TIMEOUT);
 8000b88:	23c8      	movs	r3, #200	@ 0xc8
 8000b8a:	9302      	str	r3, [sp, #8]
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	9301      	str	r3, [sp, #4]
 8000b90:	1dbb      	adds	r3, r7, #6
 8000b92:	9300      	str	r3, [sp, #0]
 8000b94:	2301      	movs	r3, #1
 8000b96:	2217      	movs	r2, #23
 8000b98:	217c      	movs	r1, #124	@ 0x7c
 8000b9a:	4817      	ldr	r0, [pc, #92]	@ (8000bf8 <main+0x434>)
 8000b9c:	f002 fbfc 	bl	8003398 <HAL_I2C_Mem_Write>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000ba4:	79fb      	ldrb	r3, [r7, #7]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d004      	beq.n	8000bb4 <main+0x3f0>
    printf("I2C communication error (%X).\n", status);
 8000baa:	79fb      	ldrb	r3, [r7, #7]
 8000bac:	4619      	mov	r1, r3
 8000bae:	4811      	ldr	r0, [pc, #68]	@ (8000bf4 <main+0x430>)
 8000bb0:	f006 fb24 	bl	80071fc <iprintf>

  /* Enable EXTI2_IRQ after SX1509 initialization */
  HAL_Delay(100);
 8000bb4:	2064      	movs	r0, #100	@ 0x64
 8000bb6:	f001 fd79 	bl	80026ac <HAL_Delay>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000bba:	2008      	movs	r0, #8
 8000bbc:	f002 f949 	bl	8002e52 <HAL_NVIC_EnableIRQ>


  printf("Ready\n");
 8000bc0:	480e      	ldr	r0, [pc, #56]	@ (8000bfc <main+0x438>)
 8000bc2:	f006 fb83 	bl	80072cc <puts>
//	  if (status != HAL_OK)
//		  printf("I2C communication error (%X).\n", status);
//	  printf("Line Sensor Data: 0x%02X\n", sensor_data);
//	  HAL_Delay(200);

	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, 1);
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	2120      	movs	r1, #32
 8000bca:	480d      	ldr	r0, [pc, #52]	@ (8000c00 <main+0x43c>)
 8000bcc:	f002 fb16 	bl	80031fc <HAL_GPIO_WritePin>
	  HAL_Delay(blinkertimer);
 8000bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8000c04 <main+0x440>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f001 fd69 	bl	80026ac <HAL_Delay>

	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, 0);
 8000bda:	2200      	movs	r2, #0
 8000bdc:	2120      	movs	r1, #32
 8000bde:	4808      	ldr	r0, [pc, #32]	@ (8000c00 <main+0x43c>)
 8000be0:	f002 fb0c 	bl	80031fc <HAL_GPIO_WritePin>
	  HAL_Delay(blinkertimer);
 8000be4:	4b07      	ldr	r3, [pc, #28]	@ (8000c04 <main+0x440>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4618      	mov	r0, r3
 8000bea:	f001 fd5f 	bl	80026ac <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, 1);
 8000bee:	bf00      	nop
 8000bf0:	e7e9      	b.n	8000bc6 <main+0x402>
 8000bf2:	bf00      	nop
 8000bf4:	08007fc4 	.word	0x08007fc4
 8000bf8:	200000d0 	.word	0x200000d0
 8000bfc:	08008034 	.word	0x08008034
 8000c00:	40021000 	.word	0x40021000
 8000c04:	20000084 	.word	0x20000084

08000c08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b094      	sub	sp, #80	@ 0x50
 8000c0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c0e:	f107 031c 	add.w	r3, r7, #28
 8000c12:	2234      	movs	r2, #52	@ 0x34
 8000c14:	2100      	movs	r1, #0
 8000c16:	4618      	mov	r0, r3
 8000c18:	f006 fc38 	bl	800748c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c1c:	f107 0308 	add.w	r3, r7, #8
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]
 8000c24:	605a      	str	r2, [r3, #4]
 8000c26:	609a      	str	r2, [r3, #8]
 8000c28:	60da      	str	r2, [r3, #12]
 8000c2a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000c2c:	f003 f93c 	bl	8003ea8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c30:	4b2c      	ldr	r3, [pc, #176]	@ (8000ce4 <SystemClock_Config+0xdc>)
 8000c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c34:	4a2b      	ldr	r2, [pc, #172]	@ (8000ce4 <SystemClock_Config+0xdc>)
 8000c36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c3c:	4b29      	ldr	r3, [pc, #164]	@ (8000ce4 <SystemClock_Config+0xdc>)
 8000c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c44:	607b      	str	r3, [r7, #4]
 8000c46:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000c48:	4b27      	ldr	r3, [pc, #156]	@ (8000ce8 <SystemClock_Config+0xe0>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000c50:	4a25      	ldr	r2, [pc, #148]	@ (8000ce8 <SystemClock_Config+0xe0>)
 8000c52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c56:	6013      	str	r3, [r2, #0]
 8000c58:	4b23      	ldr	r3, [pc, #140]	@ (8000ce8 <SystemClock_Config+0xe0>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c60:	603b      	str	r3, [r7, #0]
 8000c62:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c64:	2301      	movs	r3, #1
 8000c66:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000c68:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000c6c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c72:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000c76:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000c78:	2304      	movs	r3, #4
 8000c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000c7c:	2360      	movs	r3, #96	@ 0x60
 8000c7e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c80:	2302      	movs	r3, #2
 8000c82:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c84:	2304      	movs	r3, #4
 8000c86:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c88:	2302      	movs	r3, #2
 8000c8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c8c:	f107 031c 	add.w	r3, r7, #28
 8000c90:	4618      	mov	r0, r3
 8000c92:	f003 f969 	bl	8003f68 <HAL_RCC_OscConfig>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000c9c:	f000 fece 	bl	8001a3c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000ca0:	f003 f912 	bl	8003ec8 <HAL_PWREx_EnableOverDrive>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000caa:	f000 fec7 	bl	8001a3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cae:	230f      	movs	r3, #15
 8000cb0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cbe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000cc4:	f107 0308 	add.w	r3, r7, #8
 8000cc8:	2103      	movs	r1, #3
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f003 fbfa 	bl	80044c4 <HAL_RCC_ClockConfig>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d001      	beq.n	8000cda <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000cd6:	f000 feb1 	bl	8001a3c <Error_Handler>
  }
}
 8000cda:	bf00      	nop
 8000cdc:	3750      	adds	r7, #80	@ 0x50
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	40023800 	.word	0x40023800
 8000ce8:	40007000 	.word	0x40007000

08000cec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b084      	sub	sp, #16
 8000cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000cf2:	463b      	mov	r3, r7
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	601a      	str	r2, [r3, #0]
 8000cf8:	605a      	str	r2, [r3, #4]
 8000cfa:	609a      	str	r2, [r3, #8]
 8000cfc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000cfe:	4b21      	ldr	r3, [pc, #132]	@ (8000d84 <MX_ADC1_Init+0x98>)
 8000d00:	4a21      	ldr	r2, [pc, #132]	@ (8000d88 <MX_ADC1_Init+0x9c>)
 8000d02:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d04:	4b1f      	ldr	r3, [pc, #124]	@ (8000d84 <MX_ADC1_Init+0x98>)
 8000d06:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000d0a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8000d84 <MX_ADC1_Init+0x98>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d12:	4b1c      	ldr	r3, [pc, #112]	@ (8000d84 <MX_ADC1_Init+0x98>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d18:	4b1a      	ldr	r3, [pc, #104]	@ (8000d84 <MX_ADC1_Init+0x98>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d1e:	4b19      	ldr	r3, [pc, #100]	@ (8000d84 <MX_ADC1_Init+0x98>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d26:	4b17      	ldr	r3, [pc, #92]	@ (8000d84 <MX_ADC1_Init+0x98>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d2c:	4b15      	ldr	r3, [pc, #84]	@ (8000d84 <MX_ADC1_Init+0x98>)
 8000d2e:	4a17      	ldr	r2, [pc, #92]	@ (8000d8c <MX_ADC1_Init+0xa0>)
 8000d30:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d32:	4b14      	ldr	r3, [pc, #80]	@ (8000d84 <MX_ADC1_Init+0x98>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000d38:	4b12      	ldr	r3, [pc, #72]	@ (8000d84 <MX_ADC1_Init+0x98>)
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d3e:	4b11      	ldr	r3, [pc, #68]	@ (8000d84 <MX_ADC1_Init+0x98>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d46:	4b0f      	ldr	r3, [pc, #60]	@ (8000d84 <MX_ADC1_Init+0x98>)
 8000d48:	2201      	movs	r2, #1
 8000d4a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d4c:	480d      	ldr	r0, [pc, #52]	@ (8000d84 <MX_ADC1_Init+0x98>)
 8000d4e:	f001 fcd1 	bl	80026f4 <HAL_ADC_Init>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000d58:	f000 fe70 	bl	8001a3c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000d5c:	2303      	movs	r3, #3
 8000d5e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d60:	2301      	movs	r3, #1
 8000d62:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000d64:	2300      	movs	r3, #0
 8000d66:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d68:	463b      	mov	r3, r7
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	4805      	ldr	r0, [pc, #20]	@ (8000d84 <MX_ADC1_Init+0x98>)
 8000d6e:	f001 fd05 	bl	800277c <HAL_ADC_ConfigChannel>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000d78:	f000 fe60 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d7c:	bf00      	nop
 8000d7e:	3710      	adds	r7, #16
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	20000088 	.word	0x20000088
 8000d88:	40012000 	.word	0x40012000
 8000d8c:	0f000001 	.word	0x0f000001

08000d90 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d94:	4b1b      	ldr	r3, [pc, #108]	@ (8000e04 <MX_I2C1_Init+0x74>)
 8000d96:	4a1c      	ldr	r2, [pc, #112]	@ (8000e08 <MX_I2C1_Init+0x78>)
 8000d98:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 8000d9a:	4b1a      	ldr	r3, [pc, #104]	@ (8000e04 <MX_I2C1_Init+0x74>)
 8000d9c:	4a1b      	ldr	r2, [pc, #108]	@ (8000e0c <MX_I2C1_Init+0x7c>)
 8000d9e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000da0:	4b18      	ldr	r3, [pc, #96]	@ (8000e04 <MX_I2C1_Init+0x74>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000da6:	4b17      	ldr	r3, [pc, #92]	@ (8000e04 <MX_I2C1_Init+0x74>)
 8000da8:	2201      	movs	r2, #1
 8000daa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000dac:	4b15      	ldr	r3, [pc, #84]	@ (8000e04 <MX_I2C1_Init+0x74>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000db2:	4b14      	ldr	r3, [pc, #80]	@ (8000e04 <MX_I2C1_Init+0x74>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000db8:	4b12      	ldr	r3, [pc, #72]	@ (8000e04 <MX_I2C1_Init+0x74>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000dbe:	4b11      	ldr	r3, [pc, #68]	@ (8000e04 <MX_I2C1_Init+0x74>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dc4:	4b0f      	ldr	r3, [pc, #60]	@ (8000e04 <MX_I2C1_Init+0x74>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000dca:	480e      	ldr	r0, [pc, #56]	@ (8000e04 <MX_I2C1_Init+0x74>)
 8000dcc:	f002 fa48 	bl	8003260 <HAL_I2C_Init>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000dd6:	f000 fe31 	bl	8001a3c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000dda:	2100      	movs	r1, #0
 8000ddc:	4809      	ldr	r0, [pc, #36]	@ (8000e04 <MX_I2C1_Init+0x74>)
 8000dde:	f002 ffcb 	bl	8003d78 <HAL_I2CEx_ConfigAnalogFilter>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000de8:	f000 fe28 	bl	8001a3c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000dec:	2100      	movs	r1, #0
 8000dee:	4805      	ldr	r0, [pc, #20]	@ (8000e04 <MX_I2C1_Init+0x74>)
 8000df0:	f003 f80d 	bl	8003e0e <HAL_I2CEx_ConfigDigitalFilter>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000dfa:	f000 fe1f 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	200000d0 	.word	0x200000d0
 8000e08:	40005400 	.word	0x40005400
 8000e0c:	20303e5d 	.word	0x20303e5d

08000e10 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000e14:	4b1b      	ldr	r3, [pc, #108]	@ (8000e84 <MX_I2C2_Init+0x74>)
 8000e16:	4a1c      	ldr	r2, [pc, #112]	@ (8000e88 <MX_I2C2_Init+0x78>)
 8000e18:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 8000e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8000e84 <MX_I2C2_Init+0x74>)
 8000e1c:	4a1b      	ldr	r2, [pc, #108]	@ (8000e8c <MX_I2C2_Init+0x7c>)
 8000e1e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000e20:	4b18      	ldr	r3, [pc, #96]	@ (8000e84 <MX_I2C2_Init+0x74>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e26:	4b17      	ldr	r3, [pc, #92]	@ (8000e84 <MX_I2C2_Init+0x74>)
 8000e28:	2201      	movs	r2, #1
 8000e2a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e2c:	4b15      	ldr	r3, [pc, #84]	@ (8000e84 <MX_I2C2_Init+0x74>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000e32:	4b14      	ldr	r3, [pc, #80]	@ (8000e84 <MX_I2C2_Init+0x74>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e38:	4b12      	ldr	r3, [pc, #72]	@ (8000e84 <MX_I2C2_Init+0x74>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e3e:	4b11      	ldr	r3, [pc, #68]	@ (8000e84 <MX_I2C2_Init+0x74>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e44:	4b0f      	ldr	r3, [pc, #60]	@ (8000e84 <MX_I2C2_Init+0x74>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000e4a:	480e      	ldr	r0, [pc, #56]	@ (8000e84 <MX_I2C2_Init+0x74>)
 8000e4c:	f002 fa08 	bl	8003260 <HAL_I2C_Init>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000e56:	f000 fdf1 	bl	8001a3c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	4809      	ldr	r0, [pc, #36]	@ (8000e84 <MX_I2C2_Init+0x74>)
 8000e5e:	f002 ff8b 	bl	8003d78 <HAL_I2CEx_ConfigAnalogFilter>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000e68:	f000 fde8 	bl	8001a3c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	4805      	ldr	r0, [pc, #20]	@ (8000e84 <MX_I2C2_Init+0x74>)
 8000e70:	f002 ffcd 	bl	8003e0e <HAL_I2CEx_ConfigDigitalFilter>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000e7a:	f000 fddf 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000e7e:	bf00      	nop
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	20000124 	.word	0x20000124
 8000e88:	40005800 	.word	0x40005800
 8000e8c:	20303e5d 	.word	0x20303e5d

08000e90 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e94:	4b1b      	ldr	r3, [pc, #108]	@ (8000f04 <MX_SPI1_Init+0x74>)
 8000e96:	4a1c      	ldr	r2, [pc, #112]	@ (8000f08 <MX_SPI1_Init+0x78>)
 8000e98:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e9a:	4b1a      	ldr	r3, [pc, #104]	@ (8000f04 <MX_SPI1_Init+0x74>)
 8000e9c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ea0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ea2:	4b18      	ldr	r3, [pc, #96]	@ (8000f04 <MX_SPI1_Init+0x74>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000ea8:	4b16      	ldr	r3, [pc, #88]	@ (8000f04 <MX_SPI1_Init+0x74>)
 8000eaa:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000eae:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000eb0:	4b14      	ldr	r3, [pc, #80]	@ (8000f04 <MX_SPI1_Init+0x74>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000eb6:	4b13      	ldr	r3, [pc, #76]	@ (8000f04 <MX_SPI1_Init+0x74>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ebc:	4b11      	ldr	r3, [pc, #68]	@ (8000f04 <MX_SPI1_Init+0x74>)
 8000ebe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ec2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000ec4:	4b0f      	ldr	r3, [pc, #60]	@ (8000f04 <MX_SPI1_Init+0x74>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000eca:	4b0e      	ldr	r3, [pc, #56]	@ (8000f04 <MX_SPI1_Init+0x74>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ed0:	4b0c      	ldr	r3, [pc, #48]	@ (8000f04 <MX_SPI1_Init+0x74>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8000f04 <MX_SPI1_Init+0x74>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000edc:	4b09      	ldr	r3, [pc, #36]	@ (8000f04 <MX_SPI1_Init+0x74>)
 8000ede:	2207      	movs	r2, #7
 8000ee0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000ee2:	4b08      	ldr	r3, [pc, #32]	@ (8000f04 <MX_SPI1_Init+0x74>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ee8:	4b06      	ldr	r3, [pc, #24]	@ (8000f04 <MX_SPI1_Init+0x74>)
 8000eea:	2208      	movs	r2, #8
 8000eec:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000eee:	4805      	ldr	r0, [pc, #20]	@ (8000f04 <MX_SPI1_Init+0x74>)
 8000ef0:	f004 f936 	bl	8005160 <HAL_SPI_Init>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000efa:	f000 fd9f 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000efe:	bf00      	nop
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	20000178 	.word	0x20000178
 8000f08:	40013000 	.word	0x40013000

08000f0c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b09a      	sub	sp, #104	@ 0x68
 8000f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f12:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000f16:	2200      	movs	r2, #0
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	605a      	str	r2, [r3, #4]
 8000f1c:	609a      	str	r2, [r3, #8]
 8000f1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f20:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]
 8000f28:	605a      	str	r2, [r3, #4]
 8000f2a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f2c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	605a      	str	r2, [r3, #4]
 8000f36:	609a      	str	r2, [r3, #8]
 8000f38:	60da      	str	r2, [r3, #12]
 8000f3a:	611a      	str	r2, [r3, #16]
 8000f3c:	615a      	str	r2, [r3, #20]
 8000f3e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f40:	1d3b      	adds	r3, r7, #4
 8000f42:	222c      	movs	r2, #44	@ 0x2c
 8000f44:	2100      	movs	r1, #0
 8000f46:	4618      	mov	r0, r3
 8000f48:	f006 faa0 	bl	800748c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000f4c:	4b55      	ldr	r3, [pc, #340]	@ (80010a4 <MX_TIM1_Init+0x198>)
 8000f4e:	4a56      	ldr	r2, [pc, #344]	@ (80010a8 <MX_TIM1_Init+0x19c>)
 8000f50:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = TIM1_PSC_VALUE;
 8000f52:	4b54      	ldr	r3, [pc, #336]	@ (80010a4 <MX_TIM1_Init+0x198>)
 8000f54:	f240 32bf 	movw	r2, #959	@ 0x3bf
 8000f58:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f5a:	4b52      	ldr	r3, [pc, #328]	@ (80010a4 <MX_TIM1_Init+0x198>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = TIM1_ARR_VALUE;
 8000f60:	4b50      	ldr	r3, [pc, #320]	@ (80010a4 <MX_TIM1_Init+0x198>)
 8000f62:	22c8      	movs	r2, #200	@ 0xc8
 8000f64:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f66:	4b4f      	ldr	r3, [pc, #316]	@ (80010a4 <MX_TIM1_Init+0x198>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000f6c:	4b4d      	ldr	r3, [pc, #308]	@ (80010a4 <MX_TIM1_Init+0x198>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f72:	4b4c      	ldr	r3, [pc, #304]	@ (80010a4 <MX_TIM1_Init+0x198>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000f78:	484a      	ldr	r0, [pc, #296]	@ (80010a4 <MX_TIM1_Init+0x198>)
 8000f7a:	f004 f99c 	bl	80052b6 <HAL_TIM_Base_Init>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000f84:	f000 fd5a 	bl	8001a3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f8c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000f8e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000f92:	4619      	mov	r1, r3
 8000f94:	4843      	ldr	r0, [pc, #268]	@ (80010a4 <MX_TIM1_Init+0x198>)
 8000f96:	f004 fcfd 	bl	8005994 <HAL_TIM_ConfigClockSource>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000fa0:	f000 fd4c 	bl	8001a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000fa4:	483f      	ldr	r0, [pc, #252]	@ (80010a4 <MX_TIM1_Init+0x198>)
 8000fa6:	f004 f9dd 	bl	8005364 <HAL_TIM_PWM_Init>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000fb0:	f000 fd44 	bl	8001a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000fc0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	4837      	ldr	r0, [pc, #220]	@ (80010a4 <MX_TIM1_Init+0x198>)
 8000fc8:	f005 fa7c 	bl	80064c4 <HAL_TIMEx_MasterConfigSynchronization>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000fd2:	f000 fd33 	bl	8001a3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fd6:	2360      	movs	r3, #96	@ 0x60
 8000fd8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000fea:	2300      	movs	r3, #0
 8000fec:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ff2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	482a      	ldr	r0, [pc, #168]	@ (80010a4 <MX_TIM1_Init+0x198>)
 8000ffc:	f004 fbb6 	bl	800576c <HAL_TIM_PWM_ConfigChannel>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001006:	f000 fd19 	bl	8001a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800100a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800100e:	2204      	movs	r2, #4
 8001010:	4619      	mov	r1, r3
 8001012:	4824      	ldr	r0, [pc, #144]	@ (80010a4 <MX_TIM1_Init+0x198>)
 8001014:	f004 fbaa 	bl	800576c <HAL_TIM_PWM_ConfigChannel>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800101e:	f000 fd0d 	bl	8001a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001022:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001026:	2208      	movs	r2, #8
 8001028:	4619      	mov	r1, r3
 800102a:	481e      	ldr	r0, [pc, #120]	@ (80010a4 <MX_TIM1_Init+0x198>)
 800102c:	f004 fb9e 	bl	800576c <HAL_TIM_PWM_ConfigChannel>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8001036:	f000 fd01 	bl	8001a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800103a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800103e:	220c      	movs	r2, #12
 8001040:	4619      	mov	r1, r3
 8001042:	4818      	ldr	r0, [pc, #96]	@ (80010a4 <MX_TIM1_Init+0x198>)
 8001044:	f004 fb92 	bl	800576c <HAL_TIM_PWM_ConfigChannel>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 800104e:	f000 fcf5 	bl	8001a3c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001052:	2300      	movs	r3, #0
 8001054:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001056:	2300      	movs	r3, #0
 8001058:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800105a:	2300      	movs	r3, #0
 800105c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800105e:	2300      	movs	r3, #0
 8001060:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001062:	2300      	movs	r3, #0
 8001064:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001066:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800106a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800106c:	2300      	movs	r3, #0
 800106e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001070:	2300      	movs	r3, #0
 8001072:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001074:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001078:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800107a:	2300      	movs	r3, #0
 800107c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800107e:	2300      	movs	r3, #0
 8001080:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001082:	1d3b      	adds	r3, r7, #4
 8001084:	4619      	mov	r1, r3
 8001086:	4807      	ldr	r0, [pc, #28]	@ (80010a4 <MX_TIM1_Init+0x198>)
 8001088:	f005 faaa 	bl	80065e0 <HAL_TIMEx_ConfigBreakDeadTime>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <MX_TIM1_Init+0x18a>
  {
    Error_Handler();
 8001092:	f000 fcd3 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001096:	4803      	ldr	r0, [pc, #12]	@ (80010a4 <MX_TIM1_Init+0x198>)
 8001098:	f000 ff56 	bl	8001f48 <HAL_TIM_MspPostInit>

}
 800109c:	bf00      	nop
 800109e:	3768      	adds	r7, #104	@ 0x68
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	200001dc 	.word	0x200001dc
 80010a8:	40010000 	.word	0x40010000

080010ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b092      	sub	sp, #72	@ 0x48
 80010b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010b2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010b6:	2200      	movs	r2, #0
 80010b8:	601a      	str	r2, [r3, #0]
 80010ba:	605a      	str	r2, [r3, #4]
 80010bc:	609a      	str	r2, [r3, #8]
 80010be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010c0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	605a      	str	r2, [r3, #4]
 80010ca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010cc:	f107 0310 	add.w	r3, r7, #16
 80010d0:	2200      	movs	r2, #0
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	605a      	str	r2, [r3, #4]
 80010d6:	609a      	str	r2, [r3, #8]
 80010d8:	60da      	str	r2, [r3, #12]
 80010da:	611a      	str	r2, [r3, #16]
 80010dc:	615a      	str	r2, [r3, #20]
 80010de:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80010e0:	463b      	mov	r3, r7
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	605a      	str	r2, [r3, #4]
 80010e8:	609a      	str	r2, [r3, #8]
 80010ea:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010ec:	4b3b      	ldr	r3, [pc, #236]	@ (80011dc <MX_TIM2_Init+0x130>)
 80010ee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80010f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80010f4:	4b39      	ldr	r3, [pc, #228]	@ (80011dc <MX_TIM2_Init+0x130>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010fa:	4b38      	ldr	r3, [pc, #224]	@ (80011dc <MX_TIM2_Init+0x130>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001100:	4b36      	ldr	r3, [pc, #216]	@ (80011dc <MX_TIM2_Init+0x130>)
 8001102:	f04f 32ff 	mov.w	r2, #4294967295
 8001106:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001108:	4b34      	ldr	r3, [pc, #208]	@ (80011dc <MX_TIM2_Init+0x130>)
 800110a:	2200      	movs	r2, #0
 800110c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800110e:	4b33      	ldr	r3, [pc, #204]	@ (80011dc <MX_TIM2_Init+0x130>)
 8001110:	2200      	movs	r2, #0
 8001112:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001114:	4831      	ldr	r0, [pc, #196]	@ (80011dc <MX_TIM2_Init+0x130>)
 8001116:	f004 f8ce 	bl	80052b6 <HAL_TIM_Base_Init>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001120:	f000 fc8c 	bl	8001a3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001124:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001128:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800112a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800112e:	4619      	mov	r1, r3
 8001130:	482a      	ldr	r0, [pc, #168]	@ (80011dc <MX_TIM2_Init+0x130>)
 8001132:	f004 fc2f 	bl	8005994 <HAL_TIM_ConfigClockSource>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800113c:	f000 fc7e 	bl	8001a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001140:	4826      	ldr	r0, [pc, #152]	@ (80011dc <MX_TIM2_Init+0x130>)
 8001142:	f004 f90f 	bl	8005364 <HAL_TIM_PWM_Init>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <MX_TIM2_Init+0xa4>
  {
    Error_Handler();
 800114c:	f000 fc76 	bl	8001a3c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001150:	4822      	ldr	r0, [pc, #136]	@ (80011dc <MX_TIM2_Init+0x130>)
 8001152:	f004 f968 	bl	8005426 <HAL_TIM_IC_Init>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800115c:	f000 fc6e 	bl	8001a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001160:	2300      	movs	r3, #0
 8001162:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001164:	2300      	movs	r3, #0
 8001166:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001168:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800116c:	4619      	mov	r1, r3
 800116e:	481b      	ldr	r0, [pc, #108]	@ (80011dc <MX_TIM2_Init+0x130>)
 8001170:	f005 f9a8 	bl	80064c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800117a:	f000 fc5f 	bl	8001a3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800117e:	2360      	movs	r3, #96	@ 0x60
 8001180:	613b      	str	r3, [r7, #16]
  sConfigOC.Pulse = 0;
 8001182:	2300      	movs	r3, #0
 8001184:	617b      	str	r3, [r7, #20]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001186:	2300      	movs	r3, #0
 8001188:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800118a:	2300      	movs	r3, #0
 800118c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800118e:	f107 0310 	add.w	r3, r7, #16
 8001192:	2200      	movs	r2, #0
 8001194:	4619      	mov	r1, r3
 8001196:	4811      	ldr	r0, [pc, #68]	@ (80011dc <MX_TIM2_Init+0x130>)
 8001198:	f004 fae8 	bl	800576c <HAL_TIM_PWM_ConfigChannel>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_TIM2_Init+0xfa>
  {
    Error_Handler();
 80011a2:	f000 fc4b 	bl	8001a3c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80011a6:	2300      	movs	r3, #0
 80011a8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80011aa:	2301      	movs	r3, #1
 80011ac:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80011ae:	2300      	movs	r3, #0
 80011b0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80011b6:	463b      	mov	r3, r7
 80011b8:	2208      	movs	r2, #8
 80011ba:	4619      	mov	r1, r3
 80011bc:	4807      	ldr	r0, [pc, #28]	@ (80011dc <MX_TIM2_Init+0x130>)
 80011be:	f004 fa39 	bl	8005634 <HAL_TIM_IC_ConfigChannel>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <MX_TIM2_Init+0x120>
  {
    Error_Handler();
 80011c8:	f000 fc38 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80011cc:	4803      	ldr	r0, [pc, #12]	@ (80011dc <MX_TIM2_Init+0x130>)
 80011ce:	f000 febb 	bl	8001f48 <HAL_TIM_MspPostInit>

}
 80011d2:	bf00      	nop
 80011d4:	3748      	adds	r7, #72	@ 0x48
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	20000228 	.word	0x20000228

080011e0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b08c      	sub	sp, #48	@ 0x30
 80011e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80011e6:	f107 030c 	add.w	r3, r7, #12
 80011ea:	2224      	movs	r2, #36	@ 0x24
 80011ec:	2100      	movs	r1, #0
 80011ee:	4618      	mov	r0, r3
 80011f0:	f006 f94c 	bl	800748c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011f4:	463b      	mov	r3, r7
 80011f6:	2200      	movs	r2, #0
 80011f8:	601a      	str	r2, [r3, #0]
 80011fa:	605a      	str	r2, [r3, #4]
 80011fc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80011fe:	4b21      	ldr	r3, [pc, #132]	@ (8001284 <MX_TIM3_Init+0xa4>)
 8001200:	4a21      	ldr	r2, [pc, #132]	@ (8001288 <MX_TIM3_Init+0xa8>)
 8001202:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001204:	4b1f      	ldr	r3, [pc, #124]	@ (8001284 <MX_TIM3_Init+0xa4>)
 8001206:	2200      	movs	r2, #0
 8001208:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800120a:	4b1e      	ldr	r3, [pc, #120]	@ (8001284 <MX_TIM3_Init+0xa4>)
 800120c:	2200      	movs	r2, #0
 800120e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001210:	4b1c      	ldr	r3, [pc, #112]	@ (8001284 <MX_TIM3_Init+0xa4>)
 8001212:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001216:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001218:	4b1a      	ldr	r3, [pc, #104]	@ (8001284 <MX_TIM3_Init+0xa4>)
 800121a:	2200      	movs	r2, #0
 800121c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800121e:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <MX_TIM3_Init+0xa4>)
 8001220:	2200      	movs	r2, #0
 8001222:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001224:	2301      	movs	r3, #1
 8001226:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001228:	2300      	movs	r3, #0
 800122a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800122c:	2301      	movs	r3, #1
 800122e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001230:	2300      	movs	r3, #0
 8001232:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001234:	2300      	movs	r3, #0
 8001236:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001238:	2300      	movs	r3, #0
 800123a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800123c:	2301      	movs	r3, #1
 800123e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001240:	2300      	movs	r3, #0
 8001242:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001244:	2300      	movs	r3, #0
 8001246:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001248:	f107 030c 	add.w	r3, r7, #12
 800124c:	4619      	mov	r1, r3
 800124e:	480d      	ldr	r0, [pc, #52]	@ (8001284 <MX_TIM3_Init+0xa4>)
 8001250:	f004 f94a 	bl	80054e8 <HAL_TIM_Encoder_Init>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800125a:	f000 fbef 	bl	8001a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800125e:	2300      	movs	r3, #0
 8001260:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001262:	2300      	movs	r3, #0
 8001264:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001266:	463b      	mov	r3, r7
 8001268:	4619      	mov	r1, r3
 800126a:	4806      	ldr	r0, [pc, #24]	@ (8001284 <MX_TIM3_Init+0xa4>)
 800126c:	f005 f92a 	bl	80064c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001276:	f000 fbe1 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800127a:	bf00      	nop
 800127c:	3730      	adds	r7, #48	@ 0x30
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	20000274 	.word	0x20000274
 8001288:	40000400 	.word	0x40000400

0800128c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b08c      	sub	sp, #48	@ 0x30
 8001290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001292:	f107 030c 	add.w	r3, r7, #12
 8001296:	2224      	movs	r2, #36	@ 0x24
 8001298:	2100      	movs	r1, #0
 800129a:	4618      	mov	r0, r3
 800129c:	f006 f8f6 	bl	800748c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012a0:	463b      	mov	r3, r7
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	605a      	str	r2, [r3, #4]
 80012a8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80012aa:	4b21      	ldr	r3, [pc, #132]	@ (8001330 <MX_TIM4_Init+0xa4>)
 80012ac:	4a21      	ldr	r2, [pc, #132]	@ (8001334 <MX_TIM4_Init+0xa8>)
 80012ae:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80012b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001330 <MX_TIM4_Init+0xa4>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001330 <MX_TIM4_Init+0xa4>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80012bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001330 <MX_TIM4_Init+0xa4>)
 80012be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012c2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001330 <MX_TIM4_Init+0xa4>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012ca:	4b19      	ldr	r3, [pc, #100]	@ (8001330 <MX_TIM4_Init+0xa4>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80012d0:	2301      	movs	r3, #1
 80012d2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80012d4:	2300      	movs	r3, #0
 80012d6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80012d8:	2301      	movs	r3, #1
 80012da:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80012dc:	2300      	movs	r3, #0
 80012de:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80012e0:	2300      	movs	r3, #0
 80012e2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80012e4:	2300      	movs	r3, #0
 80012e6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80012e8:	2301      	movs	r3, #1
 80012ea:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80012ec:	2300      	movs	r3, #0
 80012ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80012f0:	2300      	movs	r3, #0
 80012f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80012f4:	f107 030c 	add.w	r3, r7, #12
 80012f8:	4619      	mov	r1, r3
 80012fa:	480d      	ldr	r0, [pc, #52]	@ (8001330 <MX_TIM4_Init+0xa4>)
 80012fc:	f004 f8f4 	bl	80054e8 <HAL_TIM_Encoder_Init>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d001      	beq.n	800130a <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001306:	f000 fb99 	bl	8001a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800130a:	2300      	movs	r3, #0
 800130c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001312:	463b      	mov	r3, r7
 8001314:	4619      	mov	r1, r3
 8001316:	4806      	ldr	r0, [pc, #24]	@ (8001330 <MX_TIM4_Init+0xa4>)
 8001318:	f005 f8d4 	bl	80064c4 <HAL_TIMEx_MasterConfigSynchronization>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001322:	f000 fb8b 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001326:	bf00      	nop
 8001328:	3730      	adds	r7, #48	@ 0x30
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	200002c0 	.word	0x200002c0
 8001334:	40000800 	.word	0x40000800

08001338 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b08e      	sub	sp, #56	@ 0x38
 800133c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800133e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	605a      	str	r2, [r3, #4]
 8001348:	609a      	str	r2, [r3, #8]
 800134a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800134c:	f107 031c 	add.w	r3, r7, #28
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001358:	463b      	mov	r3, r7
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	605a      	str	r2, [r3, #4]
 8001360:	609a      	str	r2, [r3, #8]
 8001362:	60da      	str	r2, [r3, #12]
 8001364:	611a      	str	r2, [r3, #16]
 8001366:	615a      	str	r2, [r3, #20]
 8001368:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800136a:	4b2d      	ldr	r3, [pc, #180]	@ (8001420 <MX_TIM5_Init+0xe8>)
 800136c:	4a2d      	ldr	r2, [pc, #180]	@ (8001424 <MX_TIM5_Init+0xec>)
 800136e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001370:	4b2b      	ldr	r3, [pc, #172]	@ (8001420 <MX_TIM5_Init+0xe8>)
 8001372:	2200      	movs	r2, #0
 8001374:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001376:	4b2a      	ldr	r3, [pc, #168]	@ (8001420 <MX_TIM5_Init+0xe8>)
 8001378:	2200      	movs	r2, #0
 800137a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800137c:	4b28      	ldr	r3, [pc, #160]	@ (8001420 <MX_TIM5_Init+0xe8>)
 800137e:	f04f 32ff 	mov.w	r2, #4294967295
 8001382:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001384:	4b26      	ldr	r3, [pc, #152]	@ (8001420 <MX_TIM5_Init+0xe8>)
 8001386:	2200      	movs	r2, #0
 8001388:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800138a:	4b25      	ldr	r3, [pc, #148]	@ (8001420 <MX_TIM5_Init+0xe8>)
 800138c:	2200      	movs	r2, #0
 800138e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001390:	4823      	ldr	r0, [pc, #140]	@ (8001420 <MX_TIM5_Init+0xe8>)
 8001392:	f003 ff90 	bl	80052b6 <HAL_TIM_Base_Init>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 800139c:	f000 fb4e 	bl	8001a3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80013a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013aa:	4619      	mov	r1, r3
 80013ac:	481c      	ldr	r0, [pc, #112]	@ (8001420 <MX_TIM5_Init+0xe8>)
 80013ae:	f004 faf1 	bl	8005994 <HAL_TIM_ConfigClockSource>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 80013b8:	f000 fb40 	bl	8001a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80013bc:	4818      	ldr	r0, [pc, #96]	@ (8001420 <MX_TIM5_Init+0xe8>)
 80013be:	f003 ffd1 	bl	8005364 <HAL_TIM_PWM_Init>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 80013c8:	f000 fb38 	bl	8001a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013cc:	2300      	movs	r3, #0
 80013ce:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013d0:	2300      	movs	r3, #0
 80013d2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80013d4:	f107 031c 	add.w	r3, r7, #28
 80013d8:	4619      	mov	r1, r3
 80013da:	4811      	ldr	r0, [pc, #68]	@ (8001420 <MX_TIM5_Init+0xe8>)
 80013dc:	f005 f872 	bl	80064c4 <HAL_TIMEx_MasterConfigSynchronization>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 80013e6:	f000 fb29 	bl	8001a3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013ea:	2360      	movs	r3, #96	@ 0x60
 80013ec:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80013ee:	2300      	movs	r3, #0
 80013f0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013f2:	2300      	movs	r3, #0
 80013f4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013f6:	2300      	movs	r3, #0
 80013f8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013fa:	463b      	mov	r3, r7
 80013fc:	2200      	movs	r2, #0
 80013fe:	4619      	mov	r1, r3
 8001400:	4807      	ldr	r0, [pc, #28]	@ (8001420 <MX_TIM5_Init+0xe8>)
 8001402:	f004 f9b3 	bl	800576c <HAL_TIM_PWM_ConfigChannel>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 800140c:	f000 fb16 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001410:	4803      	ldr	r0, [pc, #12]	@ (8001420 <MX_TIM5_Init+0xe8>)
 8001412:	f000 fd99 	bl	8001f48 <HAL_TIM_MspPostInit>

}
 8001416:	bf00      	nop
 8001418:	3738      	adds	r7, #56	@ 0x38
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	2000030c 	.word	0x2000030c
 8001424:	40000c00 	.word	0x40000c00

08001428 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b09a      	sub	sp, #104	@ 0x68
 800142c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800142e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001432:	2200      	movs	r2, #0
 8001434:	601a      	str	r2, [r3, #0]
 8001436:	605a      	str	r2, [r3, #4]
 8001438:	609a      	str	r2, [r3, #8]
 800143a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800143c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]
 8001444:	605a      	str	r2, [r3, #4]
 8001446:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001448:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
 8001456:	611a      	str	r2, [r3, #16]
 8001458:	615a      	str	r2, [r3, #20]
 800145a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	222c      	movs	r2, #44	@ 0x2c
 8001460:	2100      	movs	r1, #0
 8001462:	4618      	mov	r0, r3
 8001464:	f006 f812 	bl	800748c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001468:	4b56      	ldr	r3, [pc, #344]	@ (80015c4 <MX_TIM8_Init+0x19c>)
 800146a:	4a57      	ldr	r2, [pc, #348]	@ (80015c8 <MX_TIM8_Init+0x1a0>)
 800146c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = TIM8_PSC_VALUE;
 800146e:	4b55      	ldr	r3, [pc, #340]	@ (80015c4 <MX_TIM8_Init+0x19c>)
 8001470:	f240 32bf 	movw	r2, #959	@ 0x3bf
 8001474:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001476:	4b53      	ldr	r3, [pc, #332]	@ (80015c4 <MX_TIM8_Init+0x19c>)
 8001478:	2200      	movs	r2, #0
 800147a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = TIM8_ARR_VALUE;
 800147c:	4b51      	ldr	r3, [pc, #324]	@ (80015c4 <MX_TIM8_Init+0x19c>)
 800147e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001482:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001484:	4b4f      	ldr	r3, [pc, #316]	@ (80015c4 <MX_TIM8_Init+0x19c>)
 8001486:	2200      	movs	r2, #0
 8001488:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800148a:	4b4e      	ldr	r3, [pc, #312]	@ (80015c4 <MX_TIM8_Init+0x19c>)
 800148c:	2200      	movs	r2, #0
 800148e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001490:	4b4c      	ldr	r3, [pc, #304]	@ (80015c4 <MX_TIM8_Init+0x19c>)
 8001492:	2200      	movs	r2, #0
 8001494:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001496:	484b      	ldr	r0, [pc, #300]	@ (80015c4 <MX_TIM8_Init+0x19c>)
 8001498:	f003 ff0d 	bl	80052b6 <HAL_TIM_Base_Init>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_TIM8_Init+0x7e>
  {
    Error_Handler();
 80014a2:	f000 facb 	bl	8001a3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014aa:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80014ac:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80014b0:	4619      	mov	r1, r3
 80014b2:	4844      	ldr	r0, [pc, #272]	@ (80015c4 <MX_TIM8_Init+0x19c>)
 80014b4:	f004 fa6e 	bl	8005994 <HAL_TIM_ConfigClockSource>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_TIM8_Init+0x9a>
  {
    Error_Handler();
 80014be:	f000 fabd 	bl	8001a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80014c2:	4840      	ldr	r0, [pc, #256]	@ (80015c4 <MX_TIM8_Init+0x19c>)
 80014c4:	f003 ff4e 	bl	8005364 <HAL_TIM_PWM_Init>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_TIM8_Init+0xaa>
  {
    Error_Handler();
 80014ce:	f000 fab5 	bl	8001a3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014d2:	2300      	movs	r3, #0
 80014d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80014d6:	2300      	movs	r3, #0
 80014d8:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014da:	2300      	movs	r3, #0
 80014dc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80014de:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80014e2:	4619      	mov	r1, r3
 80014e4:	4837      	ldr	r0, [pc, #220]	@ (80015c4 <MX_TIM8_Init+0x19c>)
 80014e6:	f004 ffed 	bl	80064c4 <HAL_TIMEx_MasterConfigSynchronization>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <MX_TIM8_Init+0xcc>
  {
    Error_Handler();
 80014f0:	f000 faa4 	bl	8001a3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014f4:	2360      	movs	r3, #96	@ 0x60
 80014f6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80014f8:	2300      	movs	r3, #0
 80014fa:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014fc:	2300      	movs	r3, #0
 80014fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001500:	2300      	movs	r3, #0
 8001502:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001504:	2300      	movs	r3, #0
 8001506:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001508:	2300      	movs	r3, #0
 800150a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800150c:	2300      	movs	r3, #0
 800150e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001510:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001514:	2200      	movs	r2, #0
 8001516:	4619      	mov	r1, r3
 8001518:	482a      	ldr	r0, [pc, #168]	@ (80015c4 <MX_TIM8_Init+0x19c>)
 800151a:	f004 f927 	bl	800576c <HAL_TIM_PWM_ConfigChannel>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_TIM8_Init+0x100>
  {
    Error_Handler();
 8001524:	f000 fa8a 	bl	8001a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001528:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800152c:	2204      	movs	r2, #4
 800152e:	4619      	mov	r1, r3
 8001530:	4824      	ldr	r0, [pc, #144]	@ (80015c4 <MX_TIM8_Init+0x19c>)
 8001532:	f004 f91b 	bl	800576c <HAL_TIM_PWM_ConfigChannel>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 800153c:	f000 fa7e 	bl	8001a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001540:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001544:	2208      	movs	r2, #8
 8001546:	4619      	mov	r1, r3
 8001548:	481e      	ldr	r0, [pc, #120]	@ (80015c4 <MX_TIM8_Init+0x19c>)
 800154a:	f004 f90f 	bl	800576c <HAL_TIM_PWM_ConfigChannel>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_TIM8_Init+0x130>
  {
    Error_Handler();
 8001554:	f000 fa72 	bl	8001a3c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001558:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800155c:	220c      	movs	r2, #12
 800155e:	4619      	mov	r1, r3
 8001560:	4818      	ldr	r0, [pc, #96]	@ (80015c4 <MX_TIM8_Init+0x19c>)
 8001562:	f004 f903 	bl	800576c <HAL_TIM_PWM_ConfigChannel>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_TIM8_Init+0x148>
  {
    Error_Handler();
 800156c:	f000 fa66 	bl	8001a3c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001570:	2300      	movs	r3, #0
 8001572:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001574:	2300      	movs	r3, #0
 8001576:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001578:	2300      	movs	r3, #0
 800157a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800157c:	2300      	movs	r3, #0
 800157e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001580:	2300      	movs	r3, #0
 8001582:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001584:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001588:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800158a:	2300      	movs	r3, #0
 800158c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800158e:	2300      	movs	r3, #0
 8001590:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001592:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001596:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001598:	2300      	movs	r3, #0
 800159a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800159c:	2300      	movs	r3, #0
 800159e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80015a0:	1d3b      	adds	r3, r7, #4
 80015a2:	4619      	mov	r1, r3
 80015a4:	4807      	ldr	r0, [pc, #28]	@ (80015c4 <MX_TIM8_Init+0x19c>)
 80015a6:	f005 f81b 	bl	80065e0 <HAL_TIMEx_ConfigBreakDeadTime>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_TIM8_Init+0x18c>
  {
    Error_Handler();
 80015b0:	f000 fa44 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80015b4:	4803      	ldr	r0, [pc, #12]	@ (80015c4 <MX_TIM8_Init+0x19c>)
 80015b6:	f000 fcc7 	bl	8001f48 <HAL_TIM_MspPostInit>

}
 80015ba:	bf00      	nop
 80015bc:	3768      	adds	r7, #104	@ 0x68
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	20000358 	.word	0x20000358
 80015c8:	40010400 	.word	0x40010400

080015cc <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80015d0:	4b14      	ldr	r3, [pc, #80]	@ (8001624 <MX_UART4_Init+0x58>)
 80015d2:	4a15      	ldr	r2, [pc, #84]	@ (8001628 <MX_UART4_Init+0x5c>)
 80015d4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 80015d6:	4b13      	ldr	r3, [pc, #76]	@ (8001624 <MX_UART4_Init+0x58>)
 80015d8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80015dc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80015de:	4b11      	ldr	r3, [pc, #68]	@ (8001624 <MX_UART4_Init+0x58>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80015e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001624 <MX_UART4_Init+0x58>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80015ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001624 <MX_UART4_Init+0x58>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80015f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001624 <MX_UART4_Init+0x58>)
 80015f2:	220c      	movs	r2, #12
 80015f4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001624 <MX_UART4_Init+0x58>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80015fc:	4b09      	ldr	r3, [pc, #36]	@ (8001624 <MX_UART4_Init+0x58>)
 80015fe:	2200      	movs	r2, #0
 8001600:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001602:	4b08      	ldr	r3, [pc, #32]	@ (8001624 <MX_UART4_Init+0x58>)
 8001604:	2200      	movs	r2, #0
 8001606:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001608:	4b06      	ldr	r3, [pc, #24]	@ (8001624 <MX_UART4_Init+0x58>)
 800160a:	2200      	movs	r2, #0
 800160c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800160e:	4805      	ldr	r0, [pc, #20]	@ (8001624 <MX_UART4_Init+0x58>)
 8001610:	f005 f864 	bl	80066dc <HAL_UART_Init>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <MX_UART4_Init+0x52>
  {
    Error_Handler();
 800161a:	f000 fa0f 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800161e:	bf00      	nop
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	200003a4 	.word	0x200003a4
 8001628:	40004c00 	.word	0x40004c00

0800162c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001630:	4b14      	ldr	r3, [pc, #80]	@ (8001684 <MX_UART5_Init+0x58>)
 8001632:	4a15      	ldr	r2, [pc, #84]	@ (8001688 <MX_UART5_Init+0x5c>)
 8001634:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001636:	4b13      	ldr	r3, [pc, #76]	@ (8001684 <MX_UART5_Init+0x58>)
 8001638:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800163c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800163e:	4b11      	ldr	r3, [pc, #68]	@ (8001684 <MX_UART5_Init+0x58>)
 8001640:	2200      	movs	r2, #0
 8001642:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001644:	4b0f      	ldr	r3, [pc, #60]	@ (8001684 <MX_UART5_Init+0x58>)
 8001646:	2200      	movs	r2, #0
 8001648:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800164a:	4b0e      	ldr	r3, [pc, #56]	@ (8001684 <MX_UART5_Init+0x58>)
 800164c:	2200      	movs	r2, #0
 800164e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001650:	4b0c      	ldr	r3, [pc, #48]	@ (8001684 <MX_UART5_Init+0x58>)
 8001652:	220c      	movs	r2, #12
 8001654:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001656:	4b0b      	ldr	r3, [pc, #44]	@ (8001684 <MX_UART5_Init+0x58>)
 8001658:	2200      	movs	r2, #0
 800165a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800165c:	4b09      	ldr	r3, [pc, #36]	@ (8001684 <MX_UART5_Init+0x58>)
 800165e:	2200      	movs	r2, #0
 8001660:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001662:	4b08      	ldr	r3, [pc, #32]	@ (8001684 <MX_UART5_Init+0x58>)
 8001664:	2200      	movs	r2, #0
 8001666:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001668:	4b06      	ldr	r3, [pc, #24]	@ (8001684 <MX_UART5_Init+0x58>)
 800166a:	2200      	movs	r2, #0
 800166c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800166e:	4805      	ldr	r0, [pc, #20]	@ (8001684 <MX_UART5_Init+0x58>)
 8001670:	f005 f834 	bl	80066dc <HAL_UART_Init>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <MX_UART5_Init+0x52>
  {
    Error_Handler();
 800167a:	f000 f9df 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	2000042c 	.word	0x2000042c
 8001688:	40005000 	.word	0x40005000

0800168c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001690:	4b14      	ldr	r3, [pc, #80]	@ (80016e4 <MX_USART1_UART_Init+0x58>)
 8001692:	4a15      	ldr	r2, [pc, #84]	@ (80016e8 <MX_USART1_UART_Init+0x5c>)
 8001694:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001696:	4b13      	ldr	r3, [pc, #76]	@ (80016e4 <MX_USART1_UART_Init+0x58>)
 8001698:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800169c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800169e:	4b11      	ldr	r3, [pc, #68]	@ (80016e4 <MX_USART1_UART_Init+0x58>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016a4:	4b0f      	ldr	r3, [pc, #60]	@ (80016e4 <MX_USART1_UART_Init+0x58>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016aa:	4b0e      	ldr	r3, [pc, #56]	@ (80016e4 <MX_USART1_UART_Init+0x58>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016b0:	4b0c      	ldr	r3, [pc, #48]	@ (80016e4 <MX_USART1_UART_Init+0x58>)
 80016b2:	220c      	movs	r2, #12
 80016b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016b6:	4b0b      	ldr	r3, [pc, #44]	@ (80016e4 <MX_USART1_UART_Init+0x58>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016bc:	4b09      	ldr	r3, [pc, #36]	@ (80016e4 <MX_USART1_UART_Init+0x58>)
 80016be:	2200      	movs	r2, #0
 80016c0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016c2:	4b08      	ldr	r3, [pc, #32]	@ (80016e4 <MX_USART1_UART_Init+0x58>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016c8:	4b06      	ldr	r3, [pc, #24]	@ (80016e4 <MX_USART1_UART_Init+0x58>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016ce:	4805      	ldr	r0, [pc, #20]	@ (80016e4 <MX_USART1_UART_Init+0x58>)
 80016d0:	f005 f804 	bl	80066dc <HAL_UART_Init>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80016da:	f000 f9af 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	200004b4 	.word	0x200004b4
 80016e8:	40011000 	.word	0x40011000

080016ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016f0:	4b14      	ldr	r3, [pc, #80]	@ (8001744 <MX_USART2_UART_Init+0x58>)
 80016f2:	4a15      	ldr	r2, [pc, #84]	@ (8001748 <MX_USART2_UART_Init+0x5c>)
 80016f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016f6:	4b13      	ldr	r3, [pc, #76]	@ (8001744 <MX_USART2_UART_Init+0x58>)
 80016f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016fe:	4b11      	ldr	r3, [pc, #68]	@ (8001744 <MX_USART2_UART_Init+0x58>)
 8001700:	2200      	movs	r2, #0
 8001702:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001704:	4b0f      	ldr	r3, [pc, #60]	@ (8001744 <MX_USART2_UART_Init+0x58>)
 8001706:	2200      	movs	r2, #0
 8001708:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800170a:	4b0e      	ldr	r3, [pc, #56]	@ (8001744 <MX_USART2_UART_Init+0x58>)
 800170c:	2200      	movs	r2, #0
 800170e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001710:	4b0c      	ldr	r3, [pc, #48]	@ (8001744 <MX_USART2_UART_Init+0x58>)
 8001712:	220c      	movs	r2, #12
 8001714:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001716:	4b0b      	ldr	r3, [pc, #44]	@ (8001744 <MX_USART2_UART_Init+0x58>)
 8001718:	2200      	movs	r2, #0
 800171a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800171c:	4b09      	ldr	r3, [pc, #36]	@ (8001744 <MX_USART2_UART_Init+0x58>)
 800171e:	2200      	movs	r2, #0
 8001720:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001722:	4b08      	ldr	r3, [pc, #32]	@ (8001744 <MX_USART2_UART_Init+0x58>)
 8001724:	2200      	movs	r2, #0
 8001726:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001728:	4b06      	ldr	r3, [pc, #24]	@ (8001744 <MX_USART2_UART_Init+0x58>)
 800172a:	2200      	movs	r2, #0
 800172c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800172e:	4805      	ldr	r0, [pc, #20]	@ (8001744 <MX_USART2_UART_Init+0x58>)
 8001730:	f004 ffd4 	bl	80066dc <HAL_UART_Init>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800173a:	f000 f97f 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	2000053c 	.word	0x2000053c
 8001748:	40004400 	.word	0x40004400

0800174c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001750:	4b14      	ldr	r3, [pc, #80]	@ (80017a4 <MX_USART3_UART_Init+0x58>)
 8001752:	4a15      	ldr	r2, [pc, #84]	@ (80017a8 <MX_USART3_UART_Init+0x5c>)
 8001754:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001756:	4b13      	ldr	r3, [pc, #76]	@ (80017a4 <MX_USART3_UART_Init+0x58>)
 8001758:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800175c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800175e:	4b11      	ldr	r3, [pc, #68]	@ (80017a4 <MX_USART3_UART_Init+0x58>)
 8001760:	2200      	movs	r2, #0
 8001762:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001764:	4b0f      	ldr	r3, [pc, #60]	@ (80017a4 <MX_USART3_UART_Init+0x58>)
 8001766:	2200      	movs	r2, #0
 8001768:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800176a:	4b0e      	ldr	r3, [pc, #56]	@ (80017a4 <MX_USART3_UART_Init+0x58>)
 800176c:	2200      	movs	r2, #0
 800176e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001770:	4b0c      	ldr	r3, [pc, #48]	@ (80017a4 <MX_USART3_UART_Init+0x58>)
 8001772:	220c      	movs	r2, #12
 8001774:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001776:	4b0b      	ldr	r3, [pc, #44]	@ (80017a4 <MX_USART3_UART_Init+0x58>)
 8001778:	2200      	movs	r2, #0
 800177a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800177c:	4b09      	ldr	r3, [pc, #36]	@ (80017a4 <MX_USART3_UART_Init+0x58>)
 800177e:	2200      	movs	r2, #0
 8001780:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001782:	4b08      	ldr	r3, [pc, #32]	@ (80017a4 <MX_USART3_UART_Init+0x58>)
 8001784:	2200      	movs	r2, #0
 8001786:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001788:	4b06      	ldr	r3, [pc, #24]	@ (80017a4 <MX_USART3_UART_Init+0x58>)
 800178a:	2200      	movs	r2, #0
 800178c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800178e:	4805      	ldr	r0, [pc, #20]	@ (80017a4 <MX_USART3_UART_Init+0x58>)
 8001790:	f004 ffa4 	bl	80066dc <HAL_UART_Init>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800179a:	f000 f94f 	bl	8001a3c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	200005c4 	.word	0x200005c4
 80017a8:	40004800 	.word	0x40004800

080017ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b08e      	sub	sp, #56	@ 0x38
 80017b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017b6:	2200      	movs	r2, #0
 80017b8:	601a      	str	r2, [r3, #0]
 80017ba:	605a      	str	r2, [r3, #4]
 80017bc:	609a      	str	r2, [r3, #8]
 80017be:	60da      	str	r2, [r3, #12]
 80017c0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017c2:	4b97      	ldr	r3, [pc, #604]	@ (8001a20 <MX_GPIO_Init+0x274>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	4a96      	ldr	r2, [pc, #600]	@ (8001a20 <MX_GPIO_Init+0x274>)
 80017c8:	f043 0310 	orr.w	r3, r3, #16
 80017cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ce:	4b94      	ldr	r3, [pc, #592]	@ (8001a20 <MX_GPIO_Init+0x274>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d2:	f003 0310 	and.w	r3, r3, #16
 80017d6:	623b      	str	r3, [r7, #32]
 80017d8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017da:	4b91      	ldr	r3, [pc, #580]	@ (8001a20 <MX_GPIO_Init+0x274>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017de:	4a90      	ldr	r2, [pc, #576]	@ (8001a20 <MX_GPIO_Init+0x274>)
 80017e0:	f043 0304 	orr.w	r3, r3, #4
 80017e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017e6:	4b8e      	ldr	r3, [pc, #568]	@ (8001a20 <MX_GPIO_Init+0x274>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ea:	f003 0304 	and.w	r3, r3, #4
 80017ee:	61fb      	str	r3, [r7, #28]
 80017f0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017f2:	4b8b      	ldr	r3, [pc, #556]	@ (8001a20 <MX_GPIO_Init+0x274>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f6:	4a8a      	ldr	r2, [pc, #552]	@ (8001a20 <MX_GPIO_Init+0x274>)
 80017f8:	f043 0320 	orr.w	r3, r3, #32
 80017fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017fe:	4b88      	ldr	r3, [pc, #544]	@ (8001a20 <MX_GPIO_Init+0x274>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001802:	f003 0320 	and.w	r3, r3, #32
 8001806:	61bb      	str	r3, [r7, #24]
 8001808:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800180a:	4b85      	ldr	r3, [pc, #532]	@ (8001a20 <MX_GPIO_Init+0x274>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180e:	4a84      	ldr	r2, [pc, #528]	@ (8001a20 <MX_GPIO_Init+0x274>)
 8001810:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001814:	6313      	str	r3, [r2, #48]	@ 0x30
 8001816:	4b82      	ldr	r3, [pc, #520]	@ (8001a20 <MX_GPIO_Init+0x274>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800181e:	617b      	str	r3, [r7, #20]
 8001820:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001822:	4b7f      	ldr	r3, [pc, #508]	@ (8001a20 <MX_GPIO_Init+0x274>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	4a7e      	ldr	r2, [pc, #504]	@ (8001a20 <MX_GPIO_Init+0x274>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	6313      	str	r3, [r2, #48]	@ 0x30
 800182e:	4b7c      	ldr	r3, [pc, #496]	@ (8001a20 <MX_GPIO_Init+0x274>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	613b      	str	r3, [r7, #16]
 8001838:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800183a:	4b79      	ldr	r3, [pc, #484]	@ (8001a20 <MX_GPIO_Init+0x274>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183e:	4a78      	ldr	r2, [pc, #480]	@ (8001a20 <MX_GPIO_Init+0x274>)
 8001840:	f043 0302 	orr.w	r3, r3, #2
 8001844:	6313      	str	r3, [r2, #48]	@ 0x30
 8001846:	4b76      	ldr	r3, [pc, #472]	@ (8001a20 <MX_GPIO_Init+0x274>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184a:	f003 0302 	and.w	r3, r3, #2
 800184e:	60fb      	str	r3, [r7, #12]
 8001850:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001852:	4b73      	ldr	r3, [pc, #460]	@ (8001a20 <MX_GPIO_Init+0x274>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001856:	4a72      	ldr	r2, [pc, #456]	@ (8001a20 <MX_GPIO_Init+0x274>)
 8001858:	f043 0308 	orr.w	r3, r3, #8
 800185c:	6313      	str	r3, [r2, #48]	@ 0x30
 800185e:	4b70      	ldr	r3, [pc, #448]	@ (8001a20 <MX_GPIO_Init+0x274>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001862:	f003 0308 	and.w	r3, r3, #8
 8001866:	60bb      	str	r3, [r7, #8]
 8001868:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800186a:	4b6d      	ldr	r3, [pc, #436]	@ (8001a20 <MX_GPIO_Init+0x274>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186e:	4a6c      	ldr	r2, [pc, #432]	@ (8001a20 <MX_GPIO_Init+0x274>)
 8001870:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001874:	6313      	str	r3, [r2, #48]	@ 0x30
 8001876:	4b6a      	ldr	r3, [pc, #424]	@ (8001a20 <MX_GPIO_Init+0x274>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800187e:	607b      	str	r3, [r7, #4]
 8001880:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_OUT_SPI_CS_SDCARD_Pin|GPIO_OUT_SPI_CS_LCD_Pin|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8001882:	2200      	movs	r2, #0
 8001884:	2178      	movs	r1, #120	@ 0x78
 8001886:	4867      	ldr	r0, [pc, #412]	@ (8001a24 <MX_GPIO_Init+0x278>)
 8001888:	f001 fcb8 	bl	80031fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800188c:	2200      	movs	r2, #0
 800188e:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001892:	4865      	ldr	r0, [pc, #404]	@ (8001a28 <MX_GPIO_Init+0x27c>)
 8001894:	f001 fcb2 	bl	80031fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8001898:	2200      	movs	r2, #0
 800189a:	2140      	movs	r1, #64	@ 0x40
 800189c:	4863      	ldr	r0, [pc, #396]	@ (8001a2c <MX_GPIO_Init+0x280>)
 800189e:	f001 fcad 	bl	80031fc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GPIO_OUT_SPI_CS_SDCARD_Pin GPIO_OUT_SPI_CS_LCD_Pin PE5 PE6 */
  GPIO_InitStruct.Pin = GPIO_OUT_SPI_CS_SDCARD_Pin|GPIO_OUT_SPI_CS_LCD_Pin|GPIO_PIN_5|GPIO_PIN_6;
 80018a2:	2378      	movs	r3, #120	@ 0x78
 80018a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a6:	2301      	movs	r3, #1
 80018a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018aa:	2300      	movs	r3, #0
 80018ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ae:	2300      	movs	r3, #0
 80018b0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018b6:	4619      	mov	r1, r3
 80018b8:	485a      	ldr	r0, [pc, #360]	@ (8001a24 <MX_GPIO_Init+0x278>)
 80018ba:	f001 faf3 	bl	8002ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_EXTI3_IMU_IRQ_Pin GPIO_EXTI8_USER_BUT1_IRQ_Pin GPIO_EXTI9_USER_BUT2_IRQ_Pin GPIO_EXTI10_BUMP1_IRQ_Pin
                           GPIO_EXTI11_BUMP2_IRQ_Pin GPIO_EXTI12_BUMP3_IRQ_Pin GPIO_EXTI13_BUMP4_IRQ_Pin */
  GPIO_InitStruct.Pin = GPIO_EXTI3_IMU_IRQ_Pin|GPIO_EXTI8_USER_BUT1_IRQ_Pin|GPIO_EXTI9_USER_BUT2_IRQ_Pin|GPIO_EXTI10_BUMP1_IRQ_Pin
 80018be:	f643 7308 	movw	r3, #16136	@ 0x3f08
 80018c2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_EXTI11_BUMP2_IRQ_Pin|GPIO_EXTI12_BUMP3_IRQ_Pin|GPIO_EXTI13_BUMP4_IRQ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018c4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80018c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ca:	2300      	movs	r3, #0
 80018cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018d2:	4619      	mov	r1, r3
 80018d4:	4856      	ldr	r0, [pc, #344]	@ (8001a30 <MX_GPIO_Init+0x284>)
 80018d6:	f001 fae5 	bl	8002ea4 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_EXTI4_KPAD_IRQ_Pin */
  GPIO_InitStruct.Pin = GPIO_EXTI4_KPAD_IRQ_Pin;
 80018da:	2310      	movs	r3, #16
 80018dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018de:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80018e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e4:	2300      	movs	r3, #0
 80018e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIO_EXTI4_KPAD_IRQ_GPIO_Port, &GPIO_InitStruct);
 80018e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018ec:	4619      	mov	r1, r3
 80018ee:	4850      	ldr	r0, [pc, #320]	@ (8001a30 <MX_GPIO_Init+0x284>)
 80018f0:	f001 fad8 	bl	8002ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80018f4:	2332      	movs	r3, #50	@ 0x32
 80018f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f8:	2302      	movs	r3, #2
 80018fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fc:	2300      	movs	r3, #0
 80018fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001900:	2303      	movs	r3, #3
 8001902:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001904:	230b      	movs	r3, #11
 8001906:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001908:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800190c:	4619      	mov	r1, r3
 800190e:	4849      	ldr	r0, [pc, #292]	@ (8001a34 <MX_GPIO_Init+0x288>)
 8001910:	f001 fac8 	bl	8002ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001914:	2386      	movs	r3, #134	@ 0x86
 8001916:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001918:	2302      	movs	r3, #2
 800191a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001920:	2303      	movs	r3, #3
 8001922:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001924:	230b      	movs	r3, #11
 8001926:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001928:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800192c:	4619      	mov	r1, r3
 800192e:	4842      	ldr	r0, [pc, #264]	@ (8001a38 <MX_GPIO_Init+0x28c>)
 8001930:	f001 fab8 	bl	8002ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001934:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001938:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800193a:	2301      	movs	r3, #1
 800193c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193e:	2300      	movs	r3, #0
 8001940:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001942:	2300      	movs	r3, #0
 8001944:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001946:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800194a:	4619      	mov	r1, r3
 800194c:	4836      	ldr	r0, [pc, #216]	@ (8001a28 <MX_GPIO_Init+0x27c>)
 800194e:	f001 faa9 	bl	8002ea4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001952:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001956:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001958:	2302      	movs	r3, #2
 800195a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195c:	2300      	movs	r3, #0
 800195e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001960:	2303      	movs	r3, #3
 8001962:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001964:	230b      	movs	r3, #11
 8001966:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001968:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800196c:	4619      	mov	r1, r3
 800196e:	482e      	ldr	r0, [pc, #184]	@ (8001a28 <MX_GPIO_Init+0x27c>)
 8001970:	f001 fa98 	bl	8002ea4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001974:	2340      	movs	r3, #64	@ 0x40
 8001976:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001978:	2301      	movs	r3, #1
 800197a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001980:	2300      	movs	r3, #0
 8001982:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001984:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001988:	4619      	mov	r1, r3
 800198a:	4828      	ldr	r0, [pc, #160]	@ (8001a2c <MX_GPIO_Init+0x280>)
 800198c:	f001 fa8a 	bl	8002ea4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001990:	2380      	movs	r3, #128	@ 0x80
 8001992:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001994:	2300      	movs	r3, #0
 8001996:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001998:	2300      	movs	r3, #0
 800199a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800199c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019a0:	4619      	mov	r1, r3
 80019a2:	4822      	ldr	r0, [pc, #136]	@ (8001a2c <MX_GPIO_Init+0x280>)
 80019a4:	f001 fa7e 	bl	8002ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80019a8:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80019ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ae:	2302      	movs	r3, #2
 80019b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b2:	2300      	movs	r3, #0
 80019b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b6:	2303      	movs	r3, #3
 80019b8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80019ba:	230a      	movs	r3, #10
 80019bc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019c2:	4619      	mov	r1, r3
 80019c4:	481c      	ldr	r0, [pc, #112]	@ (8001a38 <MX_GPIO_Init+0x28c>)
 80019c6:	f001 fa6d 	bl	8002ea4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80019ca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80019ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019d0:	2300      	movs	r3, #0
 80019d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d4:	2300      	movs	r3, #0
 80019d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80019d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019dc:	4619      	mov	r1, r3
 80019de:	4816      	ldr	r0, [pc, #88]	@ (8001a38 <MX_GPIO_Init+0x28c>)
 80019e0:	f001 fa60 	bl	8002ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80019e4:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80019e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ea:	2302      	movs	r3, #2
 80019ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ee:	2300      	movs	r3, #0
 80019f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f2:	2303      	movs	r3, #3
 80019f4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80019f6:	230b      	movs	r3, #11
 80019f8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80019fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019fe:	4619      	mov	r1, r3
 8001a00:	480a      	ldr	r0, [pc, #40]	@ (8001a2c <MX_GPIO_Init+0x280>)
 8001a02:	f001 fa4f 	bl	8002ea4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 1, 0);
 8001a06:	2200      	movs	r2, #0
 8001a08:	2101      	movs	r1, #1
 8001a0a:	200a      	movs	r0, #10
 8001a0c:	f001 fa05 	bl	8002e1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001a10:	200a      	movs	r0, #10
 8001a12:	f001 fa1e 	bl	8002e52 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001a16:	bf00      	nop
 8001a18:	3738      	adds	r7, #56	@ 0x38
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	40023800 	.word	0x40023800
 8001a24:	40021000 	.word	0x40021000
 8001a28:	40020400 	.word	0x40020400
 8001a2c:	40021800 	.word	0x40021800
 8001a30:	40021400 	.word	0x40021400
 8001a34:	40020800 	.word	0x40020800
 8001a38:	40020000 	.word	0x40020000

08001a3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a40:	b672      	cpsid	i
}
 8001a42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a44:	bf00      	nop
 8001a46:	e7fd      	b.n	8001a44 <Error_Handler+0x8>

08001a48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001a4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a8c <HAL_MspInit+0x44>)
 8001a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a52:	4a0e      	ldr	r2, [pc, #56]	@ (8001a8c <HAL_MspInit+0x44>)
 8001a54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a8c <HAL_MspInit+0x44>)
 8001a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a62:	607b      	str	r3, [r7, #4]
 8001a64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a66:	4b09      	ldr	r3, [pc, #36]	@ (8001a8c <HAL_MspInit+0x44>)
 8001a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a6a:	4a08      	ldr	r2, [pc, #32]	@ (8001a8c <HAL_MspInit+0x44>)
 8001a6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a70:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a72:	4b06      	ldr	r3, [pc, #24]	@ (8001a8c <HAL_MspInit+0x44>)
 8001a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a7a:	603b      	str	r3, [r7, #0]
 8001a7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	370c      	adds	r7, #12
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	40023800 	.word	0x40023800

08001a90 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b08a      	sub	sp, #40	@ 0x28
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a98:	f107 0314 	add.w	r3, r7, #20
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]
 8001aa4:	60da      	str	r2, [r3, #12]
 8001aa6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a15      	ldr	r2, [pc, #84]	@ (8001b04 <HAL_ADC_MspInit+0x74>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d123      	bne.n	8001afa <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ab2:	4b15      	ldr	r3, [pc, #84]	@ (8001b08 <HAL_ADC_MspInit+0x78>)
 8001ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ab6:	4a14      	ldr	r2, [pc, #80]	@ (8001b08 <HAL_ADC_MspInit+0x78>)
 8001ab8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001abc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001abe:	4b12      	ldr	r3, [pc, #72]	@ (8001b08 <HAL_ADC_MspInit+0x78>)
 8001ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ac2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ac6:	613b      	str	r3, [r7, #16]
 8001ac8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aca:	4b0f      	ldr	r3, [pc, #60]	@ (8001b08 <HAL_ADC_MspInit+0x78>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ace:	4a0e      	ldr	r2, [pc, #56]	@ (8001b08 <HAL_ADC_MspInit+0x78>)
 8001ad0:	f043 0301 	orr.w	r3, r3, #1
 8001ad4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ad6:	4b0c      	ldr	r3, [pc, #48]	@ (8001b08 <HAL_ADC_MspInit+0x78>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ada:	f003 0301 	and.w	r3, r3, #1
 8001ade:	60fb      	str	r3, [r7, #12]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = ADC1_IN3_IR_DIST_SENS_Pin;
 8001ae2:	2308      	movs	r3, #8
 8001ae4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aea:	2300      	movs	r3, #0
 8001aec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN3_IR_DIST_SENS_GPIO_Port, &GPIO_InitStruct);
 8001aee:	f107 0314 	add.w	r3, r7, #20
 8001af2:	4619      	mov	r1, r3
 8001af4:	4805      	ldr	r0, [pc, #20]	@ (8001b0c <HAL_ADC_MspInit+0x7c>)
 8001af6:	f001 f9d5 	bl	8002ea4 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001afa:	bf00      	nop
 8001afc:	3728      	adds	r7, #40	@ 0x28
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40012000 	.word	0x40012000
 8001b08:	40023800 	.word	0x40023800
 8001b0c:	40020000 	.word	0x40020000

08001b10 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b0b0      	sub	sp, #192	@ 0xc0
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b18:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	605a      	str	r2, [r3, #4]
 8001b22:	609a      	str	r2, [r3, #8]
 8001b24:	60da      	str	r2, [r3, #12]
 8001b26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b28:	f107 031c 	add.w	r3, r7, #28
 8001b2c:	2290      	movs	r2, #144	@ 0x90
 8001b2e:	2100      	movs	r1, #0
 8001b30:	4618      	mov	r0, r3
 8001b32:	f005 fcab 	bl	800748c <memset>
  if(hi2c->Instance==I2C1)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a44      	ldr	r2, [pc, #272]	@ (8001c4c <HAL_I2C_MspInit+0x13c>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d13e      	bne.n	8001bbe <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001b40:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001b44:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001b46:	2300      	movs	r3, #0
 8001b48:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b4c:	f107 031c 	add.w	r3, r7, #28
 8001b50:	4618      	mov	r0, r3
 8001b52:	f002 fedd 	bl	8004910 <HAL_RCCEx_PeriphCLKConfig>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8001b5c:	f7ff ff6e 	bl	8001a3c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b60:	4b3b      	ldr	r3, [pc, #236]	@ (8001c50 <HAL_I2C_MspInit+0x140>)
 8001b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b64:	4a3a      	ldr	r2, [pc, #232]	@ (8001c50 <HAL_I2C_MspInit+0x140>)
 8001b66:	f043 0302 	orr.w	r3, r3, #2
 8001b6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b6c:	4b38      	ldr	r3, [pc, #224]	@ (8001c50 <HAL_I2C_MspInit+0x140>)
 8001b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b70:	f003 0302 	and.w	r3, r3, #2
 8001b74:	61bb      	str	r3, [r7, #24]
 8001b76:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b78:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b7c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b80:	2312      	movs	r3, #18
 8001b82:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b86:	2301      	movs	r3, #1
 8001b88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b92:	2304      	movs	r3, #4
 8001b94:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b98:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	482d      	ldr	r0, [pc, #180]	@ (8001c54 <HAL_I2C_MspInit+0x144>)
 8001ba0:	f001 f980 	bl	8002ea4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ba4:	4b2a      	ldr	r3, [pc, #168]	@ (8001c50 <HAL_I2C_MspInit+0x140>)
 8001ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba8:	4a29      	ldr	r2, [pc, #164]	@ (8001c50 <HAL_I2C_MspInit+0x140>)
 8001baa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001bae:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bb0:	4b27      	ldr	r3, [pc, #156]	@ (8001c50 <HAL_I2C_MspInit+0x140>)
 8001bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bb8:	617b      	str	r3, [r7, #20]
 8001bba:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001bbc:	e041      	b.n	8001c42 <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C2)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a25      	ldr	r2, [pc, #148]	@ (8001c58 <HAL_I2C_MspInit+0x148>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d13c      	bne.n	8001c42 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001bc8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001bcc:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bd4:	f107 031c 	add.w	r3, r7, #28
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f002 fe99 	bl	8004910 <HAL_RCCEx_PeriphCLKConfig>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <HAL_I2C_MspInit+0xd8>
      Error_Handler();
 8001be4:	f7ff ff2a 	bl	8001a3c <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001be8:	4b19      	ldr	r3, [pc, #100]	@ (8001c50 <HAL_I2C_MspInit+0x140>)
 8001bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bec:	4a18      	ldr	r2, [pc, #96]	@ (8001c50 <HAL_I2C_MspInit+0x140>)
 8001bee:	f043 0320 	orr.w	r3, r3, #32
 8001bf2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bf4:	4b16      	ldr	r3, [pc, #88]	@ (8001c50 <HAL_I2C_MspInit+0x140>)
 8001bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf8:	f003 0320 	and.w	r3, r3, #32
 8001bfc:	613b      	str	r3, [r7, #16]
 8001bfe:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c00:	2303      	movs	r3, #3
 8001c02:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c06:	2312      	movs	r3, #18
 8001c08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c12:	2303      	movs	r3, #3
 8001c14:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c18:	2304      	movs	r3, #4
 8001c1a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001c1e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001c22:	4619      	mov	r1, r3
 8001c24:	480d      	ldr	r0, [pc, #52]	@ (8001c5c <HAL_I2C_MspInit+0x14c>)
 8001c26:	f001 f93d 	bl	8002ea4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001c2a:	4b09      	ldr	r3, [pc, #36]	@ (8001c50 <HAL_I2C_MspInit+0x140>)
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2e:	4a08      	ldr	r2, [pc, #32]	@ (8001c50 <HAL_I2C_MspInit+0x140>)
 8001c30:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001c34:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c36:	4b06      	ldr	r3, [pc, #24]	@ (8001c50 <HAL_I2C_MspInit+0x140>)
 8001c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c3e:	60fb      	str	r3, [r7, #12]
 8001c40:	68fb      	ldr	r3, [r7, #12]
}
 8001c42:	bf00      	nop
 8001c44:	37c0      	adds	r7, #192	@ 0xc0
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	40005400 	.word	0x40005400
 8001c50:	40023800 	.word	0x40023800
 8001c54:	40020400 	.word	0x40020400
 8001c58:	40005800 	.word	0x40005800
 8001c5c:	40021400 	.word	0x40021400

08001c60 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b08c      	sub	sp, #48	@ 0x30
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c68:	f107 031c 	add.w	r3, r7, #28
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	605a      	str	r2, [r3, #4]
 8001c72:	609a      	str	r2, [r3, #8]
 8001c74:	60da      	str	r2, [r3, #12]
 8001c76:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a33      	ldr	r2, [pc, #204]	@ (8001d4c <HAL_SPI_MspInit+0xec>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d160      	bne.n	8001d44 <HAL_SPI_MspInit+0xe4>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c82:	4b33      	ldr	r3, [pc, #204]	@ (8001d50 <HAL_SPI_MspInit+0xf0>)
 8001c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c86:	4a32      	ldr	r2, [pc, #200]	@ (8001d50 <HAL_SPI_MspInit+0xf0>)
 8001c88:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c8e:	4b30      	ldr	r3, [pc, #192]	@ (8001d50 <HAL_SPI_MspInit+0xf0>)
 8001c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c92:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c96:	61bb      	str	r3, [r7, #24]
 8001c98:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c9a:	4b2d      	ldr	r3, [pc, #180]	@ (8001d50 <HAL_SPI_MspInit+0xf0>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9e:	4a2c      	ldr	r2, [pc, #176]	@ (8001d50 <HAL_SPI_MspInit+0xf0>)
 8001ca0:	f043 0301 	orr.w	r3, r3, #1
 8001ca4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ca6:	4b2a      	ldr	r3, [pc, #168]	@ (8001d50 <HAL_SPI_MspInit+0xf0>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	617b      	str	r3, [r7, #20]
 8001cb0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cb2:	4b27      	ldr	r3, [pc, #156]	@ (8001d50 <HAL_SPI_MspInit+0xf0>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb6:	4a26      	ldr	r2, [pc, #152]	@ (8001d50 <HAL_SPI_MspInit+0xf0>)
 8001cb8:	f043 0308 	orr.w	r3, r3, #8
 8001cbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cbe:	4b24      	ldr	r3, [pc, #144]	@ (8001d50 <HAL_SPI_MspInit+0xf0>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc2:	f003 0308 	and.w	r3, r3, #8
 8001cc6:	613b      	str	r3, [r7, #16]
 8001cc8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001cca:	4b21      	ldr	r3, [pc, #132]	@ (8001d50 <HAL_SPI_MspInit+0xf0>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cce:	4a20      	ldr	r2, [pc, #128]	@ (8001d50 <HAL_SPI_MspInit+0xf0>)
 8001cd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001cd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cd6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d50 <HAL_SPI_MspInit+0xf0>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cde:	60fb      	str	r3, [r7, #12]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PD7     ------> SPI1_MOSI
    PG9     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001ce2:	2320      	movs	r3, #32
 8001ce4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cea:	2300      	movs	r3, #0
 8001cec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001cf2:	2305      	movs	r3, #5
 8001cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cf6:	f107 031c 	add.w	r3, r7, #28
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	4815      	ldr	r0, [pc, #84]	@ (8001d54 <HAL_SPI_MspInit+0xf4>)
 8001cfe:	f001 f8d1 	bl	8002ea4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d02:	2380      	movs	r3, #128	@ 0x80
 8001d04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d06:	2302      	movs	r3, #2
 8001d08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d0e:	2303      	movs	r3, #3
 8001d10:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d12:	2305      	movs	r3, #5
 8001d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d16:	f107 031c 	add.w	r3, r7, #28
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	480e      	ldr	r0, [pc, #56]	@ (8001d58 <HAL_SPI_MspInit+0xf8>)
 8001d1e:	f001 f8c1 	bl	8002ea4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d22:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d28:	2302      	movs	r3, #2
 8001d2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d30:	2303      	movs	r3, #3
 8001d32:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d34:	2305      	movs	r3, #5
 8001d36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001d38:	f107 031c 	add.w	r3, r7, #28
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	4807      	ldr	r0, [pc, #28]	@ (8001d5c <HAL_SPI_MspInit+0xfc>)
 8001d40:	f001 f8b0 	bl	8002ea4 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001d44:	bf00      	nop
 8001d46:	3730      	adds	r7, #48	@ 0x30
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	40013000 	.word	0x40013000
 8001d50:	40023800 	.word	0x40023800
 8001d54:	40020000 	.word	0x40020000
 8001d58:	40020c00 	.word	0x40020c00
 8001d5c:	40021800 	.word	0x40021800

08001d60 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b08c      	sub	sp, #48	@ 0x30
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d68:	f107 031c 	add.w	r3, r7, #28
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]
 8001d76:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a32      	ldr	r2, [pc, #200]	@ (8001e48 <HAL_TIM_Base_MspInit+0xe8>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d10c      	bne.n	8001d9c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d82:	4b32      	ldr	r3, [pc, #200]	@ (8001e4c <HAL_TIM_Base_MspInit+0xec>)
 8001d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d86:	4a31      	ldr	r2, [pc, #196]	@ (8001e4c <HAL_TIM_Base_MspInit+0xec>)
 8001d88:	f043 0301 	orr.w	r3, r3, #1
 8001d8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d8e:	4b2f      	ldr	r3, [pc, #188]	@ (8001e4c <HAL_TIM_Base_MspInit+0xec>)
 8001d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	61bb      	str	r3, [r7, #24]
 8001d98:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001d9a:	e051      	b.n	8001e40 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM2)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001da4:	d129      	bne.n	8001dfa <HAL_TIM_Base_MspInit+0x9a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001da6:	4b29      	ldr	r3, [pc, #164]	@ (8001e4c <HAL_TIM_Base_MspInit+0xec>)
 8001da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001daa:	4a28      	ldr	r2, [pc, #160]	@ (8001e4c <HAL_TIM_Base_MspInit+0xec>)
 8001dac:	f043 0301 	orr.w	r3, r3, #1
 8001db0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001db2:	4b26      	ldr	r3, [pc, #152]	@ (8001e4c <HAL_TIM_Base_MspInit+0xec>)
 8001db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db6:	f003 0301 	and.w	r3, r3, #1
 8001dba:	617b      	str	r3, [r7, #20]
 8001dbc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dbe:	4b23      	ldr	r3, [pc, #140]	@ (8001e4c <HAL_TIM_Base_MspInit+0xec>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc2:	4a22      	ldr	r2, [pc, #136]	@ (8001e4c <HAL_TIM_Base_MspInit+0xec>)
 8001dc4:	f043 0302 	orr.w	r3, r3, #2
 8001dc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dca:	4b20      	ldr	r3, [pc, #128]	@ (8001e4c <HAL_TIM_Base_MspInit+0xec>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	613b      	str	r3, [r7, #16]
 8001dd4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = TIM2_CH3_HCSR04_ECHO_Pin;
 8001dd6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001dda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ddc:	2302      	movs	r3, #2
 8001dde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de0:	2300      	movs	r3, #0
 8001de2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de4:	2300      	movs	r3, #0
 8001de6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001de8:	2301      	movs	r3, #1
 8001dea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(TIM2_CH3_HCSR04_ECHO_GPIO_Port, &GPIO_InitStruct);
 8001dec:	f107 031c 	add.w	r3, r7, #28
 8001df0:	4619      	mov	r1, r3
 8001df2:	4817      	ldr	r0, [pc, #92]	@ (8001e50 <HAL_TIM_Base_MspInit+0xf0>)
 8001df4:	f001 f856 	bl	8002ea4 <HAL_GPIO_Init>
}
 8001df8:	e022      	b.n	8001e40 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM5)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a15      	ldr	r2, [pc, #84]	@ (8001e54 <HAL_TIM_Base_MspInit+0xf4>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d10c      	bne.n	8001e1e <HAL_TIM_Base_MspInit+0xbe>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001e04:	4b11      	ldr	r3, [pc, #68]	@ (8001e4c <HAL_TIM_Base_MspInit+0xec>)
 8001e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e08:	4a10      	ldr	r2, [pc, #64]	@ (8001e4c <HAL_TIM_Base_MspInit+0xec>)
 8001e0a:	f043 0308 	orr.w	r3, r3, #8
 8001e0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e10:	4b0e      	ldr	r3, [pc, #56]	@ (8001e4c <HAL_TIM_Base_MspInit+0xec>)
 8001e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e14:	f003 0308 	and.w	r3, r3, #8
 8001e18:	60fb      	str	r3, [r7, #12]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
}
 8001e1c:	e010      	b.n	8001e40 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM8)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a0d      	ldr	r2, [pc, #52]	@ (8001e58 <HAL_TIM_Base_MspInit+0xf8>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d10b      	bne.n	8001e40 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001e28:	4b08      	ldr	r3, [pc, #32]	@ (8001e4c <HAL_TIM_Base_MspInit+0xec>)
 8001e2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e2c:	4a07      	ldr	r2, [pc, #28]	@ (8001e4c <HAL_TIM_Base_MspInit+0xec>)
 8001e2e:	f043 0302 	orr.w	r3, r3, #2
 8001e32:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e34:	4b05      	ldr	r3, [pc, #20]	@ (8001e4c <HAL_TIM_Base_MspInit+0xec>)
 8001e36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e38:	f003 0302 	and.w	r3, r3, #2
 8001e3c:	60bb      	str	r3, [r7, #8]
 8001e3e:	68bb      	ldr	r3, [r7, #8]
}
 8001e40:	bf00      	nop
 8001e42:	3730      	adds	r7, #48	@ 0x30
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	40010000 	.word	0x40010000
 8001e4c:	40023800 	.word	0x40023800
 8001e50:	40020400 	.word	0x40020400
 8001e54:	40000c00 	.word	0x40000c00
 8001e58:	40010400 	.word	0x40010400

08001e5c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b08c      	sub	sp, #48	@ 0x30
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e64:	f107 031c 	add.w	r3, r7, #28
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	605a      	str	r2, [r3, #4]
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	60da      	str	r2, [r3, #12]
 8001e72:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a2e      	ldr	r2, [pc, #184]	@ (8001f34 <HAL_TIM_Encoder_MspInit+0xd8>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d128      	bne.n	8001ed0 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e7e:	4b2e      	ldr	r3, [pc, #184]	@ (8001f38 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e82:	4a2d      	ldr	r2, [pc, #180]	@ (8001f38 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001e84:	f043 0302 	orr.w	r3, r3, #2
 8001e88:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e8a:	4b2b      	ldr	r3, [pc, #172]	@ (8001f38 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e8e:	f003 0302 	and.w	r3, r3, #2
 8001e92:	61bb      	str	r3, [r7, #24]
 8001e94:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e96:	4b28      	ldr	r3, [pc, #160]	@ (8001f38 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9a:	4a27      	ldr	r2, [pc, #156]	@ (8001f38 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001e9c:	f043 0302 	orr.w	r3, r3, #2
 8001ea0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ea2:	4b25      	ldr	r3, [pc, #148]	@ (8001f38 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	617b      	str	r3, [r7, #20]
 8001eac:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = TIM3_CH1_ENC1A_Pin|TIM3_CH2_ENC1B_Pin;
 8001eae:	2330      	movs	r3, #48	@ 0x30
 8001eb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ebe:	2302      	movs	r3, #2
 8001ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ec2:	f107 031c 	add.w	r3, r7, #28
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	481c      	ldr	r0, [pc, #112]	@ (8001f3c <HAL_TIM_Encoder_MspInit+0xe0>)
 8001eca:	f000 ffeb 	bl	8002ea4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001ece:	e02d      	b.n	8001f2c <HAL_TIM_Encoder_MspInit+0xd0>
  else if(htim_encoder->Instance==TIM4)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a1a      	ldr	r2, [pc, #104]	@ (8001f40 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d128      	bne.n	8001f2c <HAL_TIM_Encoder_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001eda:	4b17      	ldr	r3, [pc, #92]	@ (8001f38 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ede:	4a16      	ldr	r2, [pc, #88]	@ (8001f38 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001ee0:	f043 0304 	orr.w	r3, r3, #4
 8001ee4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ee6:	4b14      	ldr	r3, [pc, #80]	@ (8001f38 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eea:	f003 0304 	and.w	r3, r3, #4
 8001eee:	613b      	str	r3, [r7, #16]
 8001ef0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ef2:	4b11      	ldr	r3, [pc, #68]	@ (8001f38 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef6:	4a10      	ldr	r2, [pc, #64]	@ (8001f38 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001ef8:	f043 0308 	orr.w	r3, r3, #8
 8001efc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001efe:	4b0e      	ldr	r3, [pc, #56]	@ (8001f38 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f02:	f003 0308 	and.w	r3, r3, #8
 8001f06:	60fb      	str	r3, [r7, #12]
 8001f08:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM4_CH1_ENC2A_Pin|TIM4_CH2_ENC2B_Pin;
 8001f0a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001f0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f10:	2302      	movs	r3, #2
 8001f12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f14:	2300      	movs	r3, #0
 8001f16:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f20:	f107 031c 	add.w	r3, r7, #28
 8001f24:	4619      	mov	r1, r3
 8001f26:	4807      	ldr	r0, [pc, #28]	@ (8001f44 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001f28:	f000 ffbc 	bl	8002ea4 <HAL_GPIO_Init>
}
 8001f2c:	bf00      	nop
 8001f2e:	3730      	adds	r7, #48	@ 0x30
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	40000400 	.word	0x40000400
 8001f38:	40023800 	.word	0x40023800
 8001f3c:	40020400 	.word	0x40020400
 8001f40:	40000800 	.word	0x40000800
 8001f44:	40020c00 	.word	0x40020c00

08001f48 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b08c      	sub	sp, #48	@ 0x30
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f50:	f107 031c 	add.w	r3, r7, #28
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	605a      	str	r2, [r3, #4]
 8001f5a:	609a      	str	r2, [r3, #8]
 8001f5c:	60da      	str	r2, [r3, #12]
 8001f5e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a45      	ldr	r2, [pc, #276]	@ (800207c <HAL_TIM_MspPostInit+0x134>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d11d      	bne.n	8001fa6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f6a:	4b45      	ldr	r3, [pc, #276]	@ (8002080 <HAL_TIM_MspPostInit+0x138>)
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f6e:	4a44      	ldr	r2, [pc, #272]	@ (8002080 <HAL_TIM_MspPostInit+0x138>)
 8001f70:	f043 0310 	orr.w	r3, r3, #16
 8001f74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f76:	4b42      	ldr	r3, [pc, #264]	@ (8002080 <HAL_TIM_MspPostInit+0x138>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7a:	f003 0310 	and.w	r3, r3, #16
 8001f7e:	61bb      	str	r3, [r7, #24]
 8001f80:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = TIM1_CH1_SERVO1_Pin|TIM1_CH2_SERVO2_Pin|TIM1_CH3_SERVO3_Pin|TIM1_CH4_SERVO4_Pin;
 8001f82:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8001f86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f88:	2302      	movs	r3, #2
 8001f8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f90:	2300      	movs	r3, #0
 8001f92:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001f94:	2301      	movs	r3, #1
 8001f96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f98:	f107 031c 	add.w	r3, r7, #28
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	4839      	ldr	r0, [pc, #228]	@ (8002084 <HAL_TIM_MspPostInit+0x13c>)
 8001fa0:	f000 ff80 	bl	8002ea4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001fa4:	e066      	b.n	8002074 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM2)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fae:	d11d      	bne.n	8001fec <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fb0:	4b33      	ldr	r3, [pc, #204]	@ (8002080 <HAL_TIM_MspPostInit+0x138>)
 8001fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb4:	4a32      	ldr	r2, [pc, #200]	@ (8002080 <HAL_TIM_MspPostInit+0x138>)
 8001fb6:	f043 0301 	orr.w	r3, r3, #1
 8001fba:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fbc:	4b30      	ldr	r3, [pc, #192]	@ (8002080 <HAL_TIM_MspPostInit+0x138>)
 8001fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc0:	f003 0301 	and.w	r3, r3, #1
 8001fc4:	617b      	str	r3, [r7, #20]
 8001fc6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = TIM2_CH1_HCSR04_TRIG_Pin;
 8001fc8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001fcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fce:	2302      	movs	r3, #2
 8001fd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(TIM2_CH1_HCSR04_TRIG_GPIO_Port, &GPIO_InitStruct);
 8001fde:	f107 031c 	add.w	r3, r7, #28
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	4828      	ldr	r0, [pc, #160]	@ (8002088 <HAL_TIM_MspPostInit+0x140>)
 8001fe6:	f000 ff5d 	bl	8002ea4 <HAL_GPIO_Init>
}
 8001fea:	e043      	b.n	8002074 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM5)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a26      	ldr	r2, [pc, #152]	@ (800208c <HAL_TIM_MspPostInit+0x144>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d11c      	bne.n	8002030 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ff6:	4b22      	ldr	r3, [pc, #136]	@ (8002080 <HAL_TIM_MspPostInit+0x138>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffa:	4a21      	ldr	r2, [pc, #132]	@ (8002080 <HAL_TIM_MspPostInit+0x138>)
 8001ffc:	f043 0301 	orr.w	r3, r3, #1
 8002000:	6313      	str	r3, [r2, #48]	@ 0x30
 8002002:	4b1f      	ldr	r3, [pc, #124]	@ (8002080 <HAL_TIM_MspPostInit+0x138>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002006:	f003 0301 	and.w	r3, r3, #1
 800200a:	613b      	str	r3, [r7, #16]
 800200c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = TIM5_CH1_BUZZ_Pin;
 800200e:	2301      	movs	r3, #1
 8002010:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002012:	2302      	movs	r3, #2
 8002014:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002016:	2300      	movs	r3, #0
 8002018:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201a:	2300      	movs	r3, #0
 800201c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800201e:	2302      	movs	r3, #2
 8002020:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(TIM5_CH1_BUZZ_GPIO_Port, &GPIO_InitStruct);
 8002022:	f107 031c 	add.w	r3, r7, #28
 8002026:	4619      	mov	r1, r3
 8002028:	4817      	ldr	r0, [pc, #92]	@ (8002088 <HAL_TIM_MspPostInit+0x140>)
 800202a:	f000 ff3b 	bl	8002ea4 <HAL_GPIO_Init>
}
 800202e:	e021      	b.n	8002074 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM8)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a16      	ldr	r2, [pc, #88]	@ (8002090 <HAL_TIM_MspPostInit+0x148>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d11c      	bne.n	8002074 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800203a:	4b11      	ldr	r3, [pc, #68]	@ (8002080 <HAL_TIM_MspPostInit+0x138>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203e:	4a10      	ldr	r2, [pc, #64]	@ (8002080 <HAL_TIM_MspPostInit+0x138>)
 8002040:	f043 0304 	orr.w	r3, r3, #4
 8002044:	6313      	str	r3, [r2, #48]	@ 0x30
 8002046:	4b0e      	ldr	r3, [pc, #56]	@ (8002080 <HAL_TIM_MspPostInit+0x138>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800204a:	f003 0304 	and.w	r3, r3, #4
 800204e:	60fb      	str	r3, [r7, #12]
 8002050:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM8_CH1_MOT1A_Pin|TIM8_CH2_MOT1B_Pin|TIM8_CH3_MOT2A_Pin|TIM8_CH4_MOT2B_Pin;
 8002052:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002056:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002058:	2302      	movs	r3, #2
 800205a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205c:	2300      	movs	r3, #0
 800205e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002060:	2300      	movs	r3, #0
 8002062:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002064:	2303      	movs	r3, #3
 8002066:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002068:	f107 031c 	add.w	r3, r7, #28
 800206c:	4619      	mov	r1, r3
 800206e:	4809      	ldr	r0, [pc, #36]	@ (8002094 <HAL_TIM_MspPostInit+0x14c>)
 8002070:	f000 ff18 	bl	8002ea4 <HAL_GPIO_Init>
}
 8002074:	bf00      	nop
 8002076:	3730      	adds	r7, #48	@ 0x30
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	40010000 	.word	0x40010000
 8002080:	40023800 	.word	0x40023800
 8002084:	40021000 	.word	0x40021000
 8002088:	40020000 	.word	0x40020000
 800208c:	40000c00 	.word	0x40000c00
 8002090:	40010400 	.word	0x40010400
 8002094:	40020800 	.word	0x40020800

08002098 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b0b6      	sub	sp, #216	@ 0xd8
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a0:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80020a4:	2200      	movs	r2, #0
 80020a6:	601a      	str	r2, [r3, #0]
 80020a8:	605a      	str	r2, [r3, #4]
 80020aa:	609a      	str	r2, [r3, #8]
 80020ac:	60da      	str	r2, [r3, #12]
 80020ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80020b0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80020b4:	2290      	movs	r2, #144	@ 0x90
 80020b6:	2100      	movs	r1, #0
 80020b8:	4618      	mov	r0, r3
 80020ba:	f005 f9e7 	bl	800748c <memset>
  if(huart->Instance==UART4)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4aa0      	ldr	r2, [pc, #640]	@ (8002344 <HAL_UART_MspInit+0x2ac>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d13e      	bne.n	8002146 <HAL_UART_MspInit+0xae>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80020c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020cc:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80020ce:	2300      	movs	r3, #0
 80020d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020d4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80020d8:	4618      	mov	r0, r3
 80020da:	f002 fc19 	bl	8004910 <HAL_RCCEx_PeriphCLKConfig>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 80020e4:	f7ff fcaa 	bl	8001a3c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80020e8:	4b97      	ldr	r3, [pc, #604]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 80020ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ec:	4a96      	ldr	r2, [pc, #600]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 80020ee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80020f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80020f4:	4b94      	ldr	r3, [pc, #592]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 80020f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80020fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80020fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002100:	4b91      	ldr	r3, [pc, #580]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 8002102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002104:	4a90      	ldr	r2, [pc, #576]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 8002106:	f043 0304 	orr.w	r3, r3, #4
 800210a:	6313      	str	r3, [r2, #48]	@ 0x30
 800210c:	4b8e      	ldr	r3, [pc, #568]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 800210e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002110:	f003 0304 	and.w	r3, r3, #4
 8002114:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = UART4_TX_LCD_Pin|UART4_RX_LCD_Pin;
 8002118:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800211c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002120:	2302      	movs	r3, #2
 8002122:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002126:	2300      	movs	r3, #0
 8002128:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800212c:	2303      	movs	r3, #3
 800212e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002132:	2308      	movs	r3, #8
 8002134:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002138:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 800213c:	4619      	mov	r1, r3
 800213e:	4883      	ldr	r0, [pc, #524]	@ (800234c <HAL_UART_MspInit+0x2b4>)
 8002140:	f000 feb0 	bl	8002ea4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002144:	e151      	b.n	80023ea <HAL_UART_MspInit+0x352>
  else if(huart->Instance==UART5)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a81      	ldr	r2, [pc, #516]	@ (8002350 <HAL_UART_MspInit+0x2b8>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d160      	bne.n	8002212 <HAL_UART_MspInit+0x17a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8002150:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002154:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8002156:	2300      	movs	r3, #0
 8002158:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800215c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002160:	4618      	mov	r0, r3
 8002162:	f002 fbd5 	bl	8004910 <HAL_RCCEx_PeriphCLKConfig>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <HAL_UART_MspInit+0xd8>
      Error_Handler();
 800216c:	f7ff fc66 	bl	8001a3c <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002170:	4b75      	ldr	r3, [pc, #468]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 8002172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002174:	4a74      	ldr	r2, [pc, #464]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 8002176:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800217a:	6413      	str	r3, [r2, #64]	@ 0x40
 800217c:	4b72      	ldr	r3, [pc, #456]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 800217e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002180:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002184:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002188:	4b6f      	ldr	r3, [pc, #444]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 800218a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218c:	4a6e      	ldr	r2, [pc, #440]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 800218e:	f043 0302 	orr.w	r3, r3, #2
 8002192:	6313      	str	r3, [r2, #48]	@ 0x30
 8002194:	4b6c      	ldr	r3, [pc, #432]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 8002196:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002198:	f003 0302 	and.w	r3, r3, #2
 800219c:	627b      	str	r3, [r7, #36]	@ 0x24
 800219e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021a0:	4b69      	ldr	r3, [pc, #420]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 80021a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a4:	4a68      	ldr	r2, [pc, #416]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 80021a6:	f043 0304 	orr.w	r3, r3, #4
 80021aa:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ac:	4b66      	ldr	r3, [pc, #408]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 80021ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b0:	f003 0304 	and.w	r3, r3, #4
 80021b4:	623b      	str	r3, [r7, #32]
 80021b6:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80021b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c0:	2302      	movs	r3, #2
 80021c2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c6:	2300      	movs	r3, #0
 80021c8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021cc:	2303      	movs	r3, #3
 80021ce:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80021d2:	2308      	movs	r3, #8
 80021d4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021d8:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80021dc:	4619      	mov	r1, r3
 80021de:	485d      	ldr	r0, [pc, #372]	@ (8002354 <HAL_UART_MspInit+0x2bc>)
 80021e0:	f000 fe60 	bl	8002ea4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80021e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021e8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ec:	2302      	movs	r3, #2
 80021ee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f2:	2300      	movs	r3, #0
 80021f4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021f8:	2303      	movs	r3, #3
 80021fa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80021fe:	2308      	movs	r3, #8
 8002200:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002204:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8002208:	4619      	mov	r1, r3
 800220a:	4850      	ldr	r0, [pc, #320]	@ (800234c <HAL_UART_MspInit+0x2b4>)
 800220c:	f000 fe4a 	bl	8002ea4 <HAL_GPIO_Init>
}
 8002210:	e0eb      	b.n	80023ea <HAL_UART_MspInit+0x352>
  else if(huart->Instance==USART1)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a50      	ldr	r2, [pc, #320]	@ (8002358 <HAL_UART_MspInit+0x2c0>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d151      	bne.n	80022c0 <HAL_UART_MspInit+0x228>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800221c:	2340      	movs	r3, #64	@ 0x40
 800221e:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002220:	2300      	movs	r3, #0
 8002222:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002224:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002228:	4618      	mov	r0, r3
 800222a:	f002 fb71 	bl	8004910 <HAL_RCCEx_PeriphCLKConfig>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <HAL_UART_MspInit+0x1a0>
      Error_Handler();
 8002234:	f7ff fc02 	bl	8001a3c <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002238:	4b43      	ldr	r3, [pc, #268]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 800223a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800223c:	4a42      	ldr	r2, [pc, #264]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 800223e:	f043 0310 	orr.w	r3, r3, #16
 8002242:	6453      	str	r3, [r2, #68]	@ 0x44
 8002244:	4b40      	ldr	r3, [pc, #256]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 8002246:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002248:	f003 0310 	and.w	r3, r3, #16
 800224c:	61fb      	str	r3, [r7, #28]
 800224e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002250:	4b3d      	ldr	r3, [pc, #244]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 8002252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002254:	4a3c      	ldr	r2, [pc, #240]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 8002256:	f043 0302 	orr.w	r3, r3, #2
 800225a:	6313      	str	r3, [r2, #48]	@ 0x30
 800225c:	4b3a      	ldr	r3, [pc, #232]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 800225e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002260:	f003 0302 	and.w	r3, r3, #2
 8002264:	61bb      	str	r3, [r7, #24]
 8002266:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002268:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800226c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002270:	2302      	movs	r3, #2
 8002272:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002276:	2300      	movs	r3, #0
 8002278:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800227c:	2303      	movs	r3, #3
 800227e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002282:	2304      	movs	r3, #4
 8002284:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002288:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 800228c:	4619      	mov	r1, r3
 800228e:	4831      	ldr	r0, [pc, #196]	@ (8002354 <HAL_UART_MspInit+0x2bc>)
 8002290:	f000 fe08 	bl	8002ea4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002294:	2340      	movs	r3, #64	@ 0x40
 8002296:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229a:	2302      	movs	r3, #2
 800229c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a0:	2300      	movs	r3, #0
 80022a2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022a6:	2303      	movs	r3, #3
 80022a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80022ac:	2307      	movs	r3, #7
 80022ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022b2:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80022b6:	4619      	mov	r1, r3
 80022b8:	4826      	ldr	r0, [pc, #152]	@ (8002354 <HAL_UART_MspInit+0x2bc>)
 80022ba:	f000 fdf3 	bl	8002ea4 <HAL_GPIO_Init>
}
 80022be:	e094      	b.n	80023ea <HAL_UART_MspInit+0x352>
  else if(huart->Instance==USART2)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a25      	ldr	r2, [pc, #148]	@ (800235c <HAL_UART_MspInit+0x2c4>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d14c      	bne.n	8002364 <HAL_UART_MspInit+0x2cc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80022ca:	2380      	movs	r3, #128	@ 0x80
 80022cc:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80022ce:	2300      	movs	r3, #0
 80022d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022d2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80022d6:	4618      	mov	r0, r3
 80022d8:	f002 fb1a 	bl	8004910 <HAL_RCCEx_PeriphCLKConfig>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <HAL_UART_MspInit+0x24e>
      Error_Handler();
 80022e2:	f7ff fbab 	bl	8001a3c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80022e6:	4b18      	ldr	r3, [pc, #96]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 80022e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ea:	4a17      	ldr	r2, [pc, #92]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 80022ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80022f2:	4b15      	ldr	r3, [pc, #84]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 80022f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022fa:	617b      	str	r3, [r7, #20]
 80022fc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022fe:	4b12      	ldr	r3, [pc, #72]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 8002300:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002302:	4a11      	ldr	r2, [pc, #68]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 8002304:	f043 0308 	orr.w	r3, r3, #8
 8002308:	6313      	str	r3, [r2, #48]	@ 0x30
 800230a:	4b0f      	ldr	r3, [pc, #60]	@ (8002348 <HAL_UART_MspInit+0x2b0>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230e:	f003 0308 	and.w	r3, r3, #8
 8002312:	613b      	str	r3, [r7, #16]
 8002314:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002316:	2360      	movs	r3, #96	@ 0x60
 8002318:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231c:	2302      	movs	r3, #2
 800231e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002322:	2300      	movs	r3, #0
 8002324:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002328:	2303      	movs	r3, #3
 800232a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800232e:	2307      	movs	r3, #7
 8002330:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002334:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8002338:	4619      	mov	r1, r3
 800233a:	4809      	ldr	r0, [pc, #36]	@ (8002360 <HAL_UART_MspInit+0x2c8>)
 800233c:	f000 fdb2 	bl	8002ea4 <HAL_GPIO_Init>
}
 8002340:	e053      	b.n	80023ea <HAL_UART_MspInit+0x352>
 8002342:	bf00      	nop
 8002344:	40004c00 	.word	0x40004c00
 8002348:	40023800 	.word	0x40023800
 800234c:	40020800 	.word	0x40020800
 8002350:	40005000 	.word	0x40005000
 8002354:	40020400 	.word	0x40020400
 8002358:	40011000 	.word	0x40011000
 800235c:	40004400 	.word	0x40004400
 8002360:	40020c00 	.word	0x40020c00
  else if(huart->Instance==USART3)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a22      	ldr	r2, [pc, #136]	@ (80023f4 <HAL_UART_MspInit+0x35c>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d13d      	bne.n	80023ea <HAL_UART_MspInit+0x352>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800236e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002372:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002374:	2300      	movs	r3, #0
 8002376:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800237a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800237e:	4618      	mov	r0, r3
 8002380:	f002 fac6 	bl	8004910 <HAL_RCCEx_PeriphCLKConfig>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <HAL_UART_MspInit+0x2f6>
      Error_Handler();
 800238a:	f7ff fb57 	bl	8001a3c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800238e:	4b1a      	ldr	r3, [pc, #104]	@ (80023f8 <HAL_UART_MspInit+0x360>)
 8002390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002392:	4a19      	ldr	r2, [pc, #100]	@ (80023f8 <HAL_UART_MspInit+0x360>)
 8002394:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002398:	6413      	str	r3, [r2, #64]	@ 0x40
 800239a:	4b17      	ldr	r3, [pc, #92]	@ (80023f8 <HAL_UART_MspInit+0x360>)
 800239c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023a2:	60fb      	str	r3, [r7, #12]
 80023a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80023a6:	4b14      	ldr	r3, [pc, #80]	@ (80023f8 <HAL_UART_MspInit+0x360>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023aa:	4a13      	ldr	r2, [pc, #76]	@ (80023f8 <HAL_UART_MspInit+0x360>)
 80023ac:	f043 0308 	orr.w	r3, r3, #8
 80023b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80023b2:	4b11      	ldr	r3, [pc, #68]	@ (80023f8 <HAL_UART_MspInit+0x360>)
 80023b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b6:	f003 0308 	and.w	r3, r3, #8
 80023ba:	60bb      	str	r3, [r7, #8]
 80023bc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80023be:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80023c2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c6:	2302      	movs	r3, #2
 80023c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023cc:	2300      	movs	r3, #0
 80023ce:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023d2:	2303      	movs	r3, #3
 80023d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80023d8:	2307      	movs	r3, #7
 80023da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023de:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80023e2:	4619      	mov	r1, r3
 80023e4:	4805      	ldr	r0, [pc, #20]	@ (80023fc <HAL_UART_MspInit+0x364>)
 80023e6:	f000 fd5d 	bl	8002ea4 <HAL_GPIO_Init>
}
 80023ea:	bf00      	nop
 80023ec:	37d8      	adds	r7, #216	@ 0xd8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	40004800 	.word	0x40004800
 80023f8:	40023800 	.word	0x40023800
 80023fc:	40020c00 	.word	0x40020c00

08002400 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002404:	bf00      	nop
 8002406:	e7fd      	b.n	8002404 <NMI_Handler+0x4>

08002408 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800240c:	bf00      	nop
 800240e:	e7fd      	b.n	800240c <HardFault_Handler+0x4>

08002410 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002414:	bf00      	nop
 8002416:	e7fd      	b.n	8002414 <MemManage_Handler+0x4>

08002418 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800241c:	bf00      	nop
 800241e:	e7fd      	b.n	800241c <BusFault_Handler+0x4>

08002420 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002424:	bf00      	nop
 8002426:	e7fd      	b.n	8002424 <UsageFault_Handler+0x4>

08002428 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800242c:	bf00      	nop
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr

08002436 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002436:	b480      	push	{r7}
 8002438:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800243a:	bf00      	nop
 800243c:	46bd      	mov	sp, r7
 800243e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002442:	4770      	bx	lr

08002444 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002448:	bf00      	nop
 800244a:	46bd      	mov	sp, r7
 800244c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002450:	4770      	bx	lr

08002452 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002452:	b580      	push	{r7, lr}
 8002454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002456:	f000 f909 	bl	800266c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}

0800245e <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800245e:	b580      	push	{r7, lr}
 8002460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_EXTI4_KPAD_IRQ_Pin);
 8002462:	2010      	movs	r0, #16
 8002464:	f000 fee4 	bl	8003230 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002468:	bf00      	nop
 800246a:	bd80      	pop	{r7, pc}

0800246c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b086      	sub	sp, #24
 8002470:	af00      	add	r7, sp, #0
 8002472:	60f8      	str	r0, [r7, #12]
 8002474:	60b9      	str	r1, [r7, #8]
 8002476:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002478:	2300      	movs	r3, #0
 800247a:	617b      	str	r3, [r7, #20]
 800247c:	e00a      	b.n	8002494 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800247e:	f3af 8000 	nop.w
 8002482:	4601      	mov	r1, r0
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	1c5a      	adds	r2, r3, #1
 8002488:	60ba      	str	r2, [r7, #8]
 800248a:	b2ca      	uxtb	r2, r1
 800248c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	3301      	adds	r3, #1
 8002492:	617b      	str	r3, [r7, #20]
 8002494:	697a      	ldr	r2, [r7, #20]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	429a      	cmp	r2, r3
 800249a:	dbf0      	blt.n	800247e <_read+0x12>
  }

  return len;
 800249c:	687b      	ldr	r3, [r7, #4]
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3718      	adds	r7, #24
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}

080024a6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80024a6:	b480      	push	{r7}
 80024a8:	b083      	sub	sp, #12
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	370c      	adds	r7, #12
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr

080024be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024be:	b480      	push	{r7}
 80024c0:	b083      	sub	sp, #12
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
 80024c6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024ce:	605a      	str	r2, [r3, #4]
  return 0;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	370c      	adds	r7, #12
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr

080024de <_isatty>:

int _isatty(int file)
{
 80024de:	b480      	push	{r7}
 80024e0:	b083      	sub	sp, #12
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024e6:	2301      	movs	r3, #1
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr

080024f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b085      	sub	sp, #20
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	60f8      	str	r0, [r7, #12]
 80024fc:	60b9      	str	r1, [r7, #8]
 80024fe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002500:	2300      	movs	r3, #0
}
 8002502:	4618      	mov	r0, r3
 8002504:	3714      	adds	r7, #20
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
	...

08002510 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b086      	sub	sp, #24
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002518:	4a14      	ldr	r2, [pc, #80]	@ (800256c <_sbrk+0x5c>)
 800251a:	4b15      	ldr	r3, [pc, #84]	@ (8002570 <_sbrk+0x60>)
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002524:	4b13      	ldr	r3, [pc, #76]	@ (8002574 <_sbrk+0x64>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d102      	bne.n	8002532 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800252c:	4b11      	ldr	r3, [pc, #68]	@ (8002574 <_sbrk+0x64>)
 800252e:	4a12      	ldr	r2, [pc, #72]	@ (8002578 <_sbrk+0x68>)
 8002530:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002532:	4b10      	ldr	r3, [pc, #64]	@ (8002574 <_sbrk+0x64>)
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4413      	add	r3, r2
 800253a:	693a      	ldr	r2, [r7, #16]
 800253c:	429a      	cmp	r2, r3
 800253e:	d207      	bcs.n	8002550 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002540:	f004 fff2 	bl	8007528 <__errno>
 8002544:	4603      	mov	r3, r0
 8002546:	220c      	movs	r2, #12
 8002548:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800254a:	f04f 33ff 	mov.w	r3, #4294967295
 800254e:	e009      	b.n	8002564 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002550:	4b08      	ldr	r3, [pc, #32]	@ (8002574 <_sbrk+0x64>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002556:	4b07      	ldr	r3, [pc, #28]	@ (8002574 <_sbrk+0x64>)
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4413      	add	r3, r2
 800255e:	4a05      	ldr	r2, [pc, #20]	@ (8002574 <_sbrk+0x64>)
 8002560:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002562:	68fb      	ldr	r3, [r7, #12]
}
 8002564:	4618      	mov	r0, r3
 8002566:	3718      	adds	r7, #24
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	20080000 	.word	0x20080000
 8002570:	00000400 	.word	0x00000400
 8002574:	2000064c 	.word	0x2000064c
 8002578:	200007a0 	.word	0x200007a0

0800257c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002580:	4b06      	ldr	r3, [pc, #24]	@ (800259c <SystemInit+0x20>)
 8002582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002586:	4a05      	ldr	r2, [pc, #20]	@ (800259c <SystemInit+0x20>)
 8002588:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800258c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002590:	bf00      	nop
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	e000ed00 	.word	0xe000ed00

080025a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80025a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80025d8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025a4:	480d      	ldr	r0, [pc, #52]	@ (80025dc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80025a6:	490e      	ldr	r1, [pc, #56]	@ (80025e0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80025a8:	4a0e      	ldr	r2, [pc, #56]	@ (80025e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025ac:	e002      	b.n	80025b4 <LoopCopyDataInit>

080025ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025b2:	3304      	adds	r3, #4

080025b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025b8:	d3f9      	bcc.n	80025ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ba:	4a0b      	ldr	r2, [pc, #44]	@ (80025e8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80025bc:	4c0b      	ldr	r4, [pc, #44]	@ (80025ec <LoopFillZerobss+0x26>)
  movs r3, #0
 80025be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025c0:	e001      	b.n	80025c6 <LoopFillZerobss>

080025c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025c4:	3204      	adds	r2, #4

080025c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025c8:	d3fb      	bcc.n	80025c2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80025ca:	f7ff ffd7 	bl	800257c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025ce:	f004 ffb1 	bl	8007534 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025d2:	f7fe f8f7 	bl	80007c4 <main>
  bx  lr    
 80025d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80025d8:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80025dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025e0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80025e4:	080080a8 	.word	0x080080a8
  ldr r2, =_sbss
 80025e8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80025ec:	200007a0 	.word	0x200007a0

080025f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025f0:	e7fe      	b.n	80025f0 <ADC_IRQHandler>

080025f2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025f6:	2003      	movs	r0, #3
 80025f8:	f000 fc04 	bl	8002e04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025fc:	2000      	movs	r0, #0
 80025fe:	f000 f805 	bl	800260c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002602:	f7ff fa21 	bl	8001a48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002606:	2300      	movs	r3, #0
}
 8002608:	4618      	mov	r0, r3
 800260a:	bd80      	pop	{r7, pc}

0800260c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002614:	4b12      	ldr	r3, [pc, #72]	@ (8002660 <HAL_InitTick+0x54>)
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	4b12      	ldr	r3, [pc, #72]	@ (8002664 <HAL_InitTick+0x58>)
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	4619      	mov	r1, r3
 800261e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002622:	fbb3 f3f1 	udiv	r3, r3, r1
 8002626:	fbb2 f3f3 	udiv	r3, r2, r3
 800262a:	4618      	mov	r0, r3
 800262c:	f000 fc2d 	bl	8002e8a <HAL_SYSTICK_Config>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e00e      	b.n	8002658 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2b0f      	cmp	r3, #15
 800263e:	d80a      	bhi.n	8002656 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002640:	2200      	movs	r2, #0
 8002642:	6879      	ldr	r1, [r7, #4]
 8002644:	f04f 30ff 	mov.w	r0, #4294967295
 8002648:	f000 fbe7 	bl	8002e1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800264c:	4a06      	ldr	r2, [pc, #24]	@ (8002668 <HAL_InitTick+0x5c>)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002652:	2300      	movs	r3, #0
 8002654:	e000      	b.n	8002658 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
}
 8002658:	4618      	mov	r0, r3
 800265a:	3708      	adds	r7, #8
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	20000000 	.word	0x20000000
 8002664:	20000008 	.word	0x20000008
 8002668:	20000004 	.word	0x20000004

0800266c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002670:	4b06      	ldr	r3, [pc, #24]	@ (800268c <HAL_IncTick+0x20>)
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	461a      	mov	r2, r3
 8002676:	4b06      	ldr	r3, [pc, #24]	@ (8002690 <HAL_IncTick+0x24>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4413      	add	r3, r2
 800267c:	4a04      	ldr	r2, [pc, #16]	@ (8002690 <HAL_IncTick+0x24>)
 800267e:	6013      	str	r3, [r2, #0]
}
 8002680:	bf00      	nop
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	20000008 	.word	0x20000008
 8002690:	20000650 	.word	0x20000650

08002694 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  return uwTick;
 8002698:	4b03      	ldr	r3, [pc, #12]	@ (80026a8 <HAL_GetTick+0x14>)
 800269a:	681b      	ldr	r3, [r3, #0]
}
 800269c:	4618      	mov	r0, r3
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	20000650 	.word	0x20000650

080026ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b084      	sub	sp, #16
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026b4:	f7ff ffee 	bl	8002694 <HAL_GetTick>
 80026b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026c4:	d005      	beq.n	80026d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026c6:	4b0a      	ldr	r3, [pc, #40]	@ (80026f0 <HAL_Delay+0x44>)
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	461a      	mov	r2, r3
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	4413      	add	r3, r2
 80026d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026d2:	bf00      	nop
 80026d4:	f7ff ffde 	bl	8002694 <HAL_GetTick>
 80026d8:	4602      	mov	r2, r0
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	68fa      	ldr	r2, [r7, #12]
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d8f7      	bhi.n	80026d4 <HAL_Delay+0x28>
  {
  }
}
 80026e4:	bf00      	nop
 80026e6:	bf00      	nop
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	20000008 	.word	0x20000008

080026f4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026fc:	2300      	movs	r3, #0
 80026fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d101      	bne.n	800270a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e031      	b.n	800276e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270e:	2b00      	cmp	r3, #0
 8002710:	d109      	bne.n	8002726 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f7ff f9bc 	bl	8001a90 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2200      	movs	r2, #0
 800271c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272a:	f003 0310 	and.w	r3, r3, #16
 800272e:	2b00      	cmp	r3, #0
 8002730:	d116      	bne.n	8002760 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002736:	4b10      	ldr	r3, [pc, #64]	@ (8002778 <HAL_ADC_Init+0x84>)
 8002738:	4013      	ands	r3, r2
 800273a:	f043 0202 	orr.w	r2, r3, #2
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f000 f970 	bl	8002a28 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002752:	f023 0303 	bic.w	r3, r3, #3
 8002756:	f043 0201 	orr.w	r2, r3, #1
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	641a      	str	r2, [r3, #64]	@ 0x40
 800275e:	e001      	b.n	8002764 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2200      	movs	r2, #0
 8002768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800276c:	7bfb      	ldrb	r3, [r7, #15]
}
 800276e:	4618      	mov	r0, r3
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	ffffeefd 	.word	0xffffeefd

0800277c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800277c:	b480      	push	{r7}
 800277e:	b085      	sub	sp, #20
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002786:	2300      	movs	r3, #0
 8002788:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002790:	2b01      	cmp	r3, #1
 8002792:	d101      	bne.n	8002798 <HAL_ADC_ConfigChannel+0x1c>
 8002794:	2302      	movs	r3, #2
 8002796:	e136      	b.n	8002a06 <HAL_ADC_ConfigChannel+0x28a>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2201      	movs	r2, #1
 800279c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	2b09      	cmp	r3, #9
 80027a6:	d93a      	bls.n	800281e <HAL_ADC_ConfigChannel+0xa2>
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80027b0:	d035      	beq.n	800281e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	68d9      	ldr	r1, [r3, #12]
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	b29b      	uxth	r3, r3
 80027be:	461a      	mov	r2, r3
 80027c0:	4613      	mov	r3, r2
 80027c2:	005b      	lsls	r3, r3, #1
 80027c4:	4413      	add	r3, r2
 80027c6:	3b1e      	subs	r3, #30
 80027c8:	2207      	movs	r2, #7
 80027ca:	fa02 f303 	lsl.w	r3, r2, r3
 80027ce:	43da      	mvns	r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	400a      	ands	r2, r1
 80027d6:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a8d      	ldr	r2, [pc, #564]	@ (8002a14 <HAL_ADC_ConfigChannel+0x298>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d10a      	bne.n	80027f8 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	68d9      	ldr	r1, [r3, #12]
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	061a      	lsls	r2, r3, #24
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	430a      	orrs	r2, r1
 80027f4:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027f6:	e035      	b.n	8002864 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	68d9      	ldr	r1, [r3, #12]
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	689a      	ldr	r2, [r3, #8]
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	b29b      	uxth	r3, r3
 8002808:	4618      	mov	r0, r3
 800280a:	4603      	mov	r3, r0
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	4403      	add	r3, r0
 8002810:	3b1e      	subs	r3, #30
 8002812:	409a      	lsls	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	430a      	orrs	r2, r1
 800281a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800281c:	e022      	b.n	8002864 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	6919      	ldr	r1, [r3, #16]
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	b29b      	uxth	r3, r3
 800282a:	461a      	mov	r2, r3
 800282c:	4613      	mov	r3, r2
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	4413      	add	r3, r2
 8002832:	2207      	movs	r2, #7
 8002834:	fa02 f303 	lsl.w	r3, r2, r3
 8002838:	43da      	mvns	r2, r3
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	400a      	ands	r2, r1
 8002840:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	6919      	ldr	r1, [r3, #16]
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	b29b      	uxth	r3, r3
 8002852:	4618      	mov	r0, r3
 8002854:	4603      	mov	r3, r0
 8002856:	005b      	lsls	r3, r3, #1
 8002858:	4403      	add	r3, r0
 800285a:	409a      	lsls	r2, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	430a      	orrs	r2, r1
 8002862:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	2b06      	cmp	r3, #6
 800286a:	d824      	bhi.n	80028b6 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685a      	ldr	r2, [r3, #4]
 8002876:	4613      	mov	r3, r2
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	4413      	add	r3, r2
 800287c:	3b05      	subs	r3, #5
 800287e:	221f      	movs	r2, #31
 8002880:	fa02 f303 	lsl.w	r3, r2, r3
 8002884:	43da      	mvns	r2, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	400a      	ands	r2, r1
 800288c:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	b29b      	uxth	r3, r3
 800289a:	4618      	mov	r0, r3
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	685a      	ldr	r2, [r3, #4]
 80028a0:	4613      	mov	r3, r2
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	4413      	add	r3, r2
 80028a6:	3b05      	subs	r3, #5
 80028a8:	fa00 f203 	lsl.w	r2, r0, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	430a      	orrs	r2, r1
 80028b2:	635a      	str	r2, [r3, #52]	@ 0x34
 80028b4:	e04c      	b.n	8002950 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	2b0c      	cmp	r3, #12
 80028bc:	d824      	bhi.n	8002908 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685a      	ldr	r2, [r3, #4]
 80028c8:	4613      	mov	r3, r2
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	4413      	add	r3, r2
 80028ce:	3b23      	subs	r3, #35	@ 0x23
 80028d0:	221f      	movs	r2, #31
 80028d2:	fa02 f303 	lsl.w	r3, r2, r3
 80028d6:	43da      	mvns	r2, r3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	400a      	ands	r2, r1
 80028de:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	b29b      	uxth	r3, r3
 80028ec:	4618      	mov	r0, r3
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	685a      	ldr	r2, [r3, #4]
 80028f2:	4613      	mov	r3, r2
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	4413      	add	r3, r2
 80028f8:	3b23      	subs	r3, #35	@ 0x23
 80028fa:	fa00 f203 	lsl.w	r2, r0, r3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	430a      	orrs	r2, r1
 8002904:	631a      	str	r2, [r3, #48]	@ 0x30
 8002906:	e023      	b.n	8002950 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	685a      	ldr	r2, [r3, #4]
 8002912:	4613      	mov	r3, r2
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	4413      	add	r3, r2
 8002918:	3b41      	subs	r3, #65	@ 0x41
 800291a:	221f      	movs	r2, #31
 800291c:	fa02 f303 	lsl.w	r3, r2, r3
 8002920:	43da      	mvns	r2, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	400a      	ands	r2, r1
 8002928:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	b29b      	uxth	r3, r3
 8002936:	4618      	mov	r0, r3
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	685a      	ldr	r2, [r3, #4]
 800293c:	4613      	mov	r3, r2
 800293e:	009b      	lsls	r3, r3, #2
 8002940:	4413      	add	r3, r2
 8002942:	3b41      	subs	r3, #65	@ 0x41
 8002944:	fa00 f203 	lsl.w	r2, r0, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	430a      	orrs	r2, r1
 800294e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a30      	ldr	r2, [pc, #192]	@ (8002a18 <HAL_ADC_ConfigChannel+0x29c>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d10a      	bne.n	8002970 <HAL_ADC_ConfigChannel+0x1f4>
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002962:	d105      	bne.n	8002970 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002964:	4b2d      	ldr	r3, [pc, #180]	@ (8002a1c <HAL_ADC_ConfigChannel+0x2a0>)
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	4a2c      	ldr	r2, [pc, #176]	@ (8002a1c <HAL_ADC_ConfigChannel+0x2a0>)
 800296a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800296e:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a28      	ldr	r2, [pc, #160]	@ (8002a18 <HAL_ADC_ConfigChannel+0x29c>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d10f      	bne.n	800299a <HAL_ADC_ConfigChannel+0x21e>
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2b12      	cmp	r3, #18
 8002980:	d10b      	bne.n	800299a <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002982:	4b26      	ldr	r3, [pc, #152]	@ (8002a1c <HAL_ADC_ConfigChannel+0x2a0>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	4a25      	ldr	r2, [pc, #148]	@ (8002a1c <HAL_ADC_ConfigChannel+0x2a0>)
 8002988:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800298c:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800298e:	4b23      	ldr	r3, [pc, #140]	@ (8002a1c <HAL_ADC_ConfigChannel+0x2a0>)
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	4a22      	ldr	r2, [pc, #136]	@ (8002a1c <HAL_ADC_ConfigChannel+0x2a0>)
 8002994:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002998:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a1e      	ldr	r2, [pc, #120]	@ (8002a18 <HAL_ADC_ConfigChannel+0x29c>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d12b      	bne.n	80029fc <HAL_ADC_ConfigChannel+0x280>
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a1a      	ldr	r2, [pc, #104]	@ (8002a14 <HAL_ADC_ConfigChannel+0x298>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d003      	beq.n	80029b6 <HAL_ADC_ConfigChannel+0x23a>
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	2b11      	cmp	r3, #17
 80029b4:	d122      	bne.n	80029fc <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80029b6:	4b19      	ldr	r3, [pc, #100]	@ (8002a1c <HAL_ADC_ConfigChannel+0x2a0>)
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	4a18      	ldr	r2, [pc, #96]	@ (8002a1c <HAL_ADC_ConfigChannel+0x2a0>)
 80029bc:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80029c0:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80029c2:	4b16      	ldr	r3, [pc, #88]	@ (8002a1c <HAL_ADC_ConfigChannel+0x2a0>)
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	4a15      	ldr	r2, [pc, #84]	@ (8002a1c <HAL_ADC_ConfigChannel+0x2a0>)
 80029c8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80029cc:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a10      	ldr	r2, [pc, #64]	@ (8002a14 <HAL_ADC_ConfigChannel+0x298>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d111      	bne.n	80029fc <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80029d8:	4b11      	ldr	r3, [pc, #68]	@ (8002a20 <HAL_ADC_ConfigChannel+0x2a4>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a11      	ldr	r2, [pc, #68]	@ (8002a24 <HAL_ADC_ConfigChannel+0x2a8>)
 80029de:	fba2 2303 	umull	r2, r3, r2, r3
 80029e2:	0c9a      	lsrs	r2, r3, #18
 80029e4:	4613      	mov	r3, r2
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	4413      	add	r3, r2
 80029ea:	005b      	lsls	r3, r3, #1
 80029ec:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80029ee:	e002      	b.n	80029f6 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	3b01      	subs	r3, #1
 80029f4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d1f9      	bne.n	80029f0 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2200      	movs	r2, #0
 8002a00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3714      	adds	r7, #20
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	10000012 	.word	0x10000012
 8002a18:	40012000 	.word	0x40012000
 8002a1c:	40012300 	.word	0x40012300
 8002a20:	20000000 	.word	0x20000000
 8002a24:	431bde83 	.word	0x431bde83

08002a28 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002a30:	4b78      	ldr	r3, [pc, #480]	@ (8002c14 <ADC_Init+0x1ec>)
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	4a77      	ldr	r2, [pc, #476]	@ (8002c14 <ADC_Init+0x1ec>)
 8002a36:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002a3a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002a3c:	4b75      	ldr	r3, [pc, #468]	@ (8002c14 <ADC_Init+0x1ec>)
 8002a3e:	685a      	ldr	r2, [r3, #4]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	4973      	ldr	r1, [pc, #460]	@ (8002c14 <ADC_Init+0x1ec>)
 8002a46:	4313      	orrs	r3, r2
 8002a48:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	685a      	ldr	r2, [r3, #4]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a58:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	6859      	ldr	r1, [r3, #4]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	691b      	ldr	r3, [r3, #16]
 8002a64:	021a      	lsls	r2, r3, #8
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	685a      	ldr	r2, [r3, #4]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002a7c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	6859      	ldr	r1, [r3, #4]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	689a      	ldr	r2, [r3, #8]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	430a      	orrs	r2, r1
 8002a8e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	689a      	ldr	r2, [r3, #8]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a9e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	6899      	ldr	r1, [r3, #8]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	68da      	ldr	r2, [r3, #12]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	430a      	orrs	r2, r1
 8002ab0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ab6:	4a58      	ldr	r2, [pc, #352]	@ (8002c18 <ADC_Init+0x1f0>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d022      	beq.n	8002b02 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	689a      	ldr	r2, [r3, #8]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002aca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	6899      	ldr	r1, [r3, #8]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	430a      	orrs	r2, r1
 8002adc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	689a      	ldr	r2, [r3, #8]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002aec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	6899      	ldr	r1, [r3, #8]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	430a      	orrs	r2, r1
 8002afe:	609a      	str	r2, [r3, #8]
 8002b00:	e00f      	b.n	8002b22 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	689a      	ldr	r2, [r3, #8]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b10:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	689a      	ldr	r2, [r3, #8]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002b20:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	689a      	ldr	r2, [r3, #8]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f022 0202 	bic.w	r2, r2, #2
 8002b30:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	6899      	ldr	r1, [r3, #8]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	699b      	ldr	r3, [r3, #24]
 8002b3c:	005a      	lsls	r2, r3, #1
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	430a      	orrs	r2, r1
 8002b44:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d01b      	beq.n	8002b88 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	685a      	ldr	r2, [r3, #4]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b5e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	685a      	ldr	r2, [r3, #4]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002b6e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	6859      	ldr	r1, [r3, #4]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b7a:	3b01      	subs	r3, #1
 8002b7c:	035a      	lsls	r2, r3, #13
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	430a      	orrs	r2, r1
 8002b84:	605a      	str	r2, [r3, #4]
 8002b86:	e007      	b.n	8002b98 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	685a      	ldr	r2, [r3, #4]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b96:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002ba6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	69db      	ldr	r3, [r3, #28]
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	051a      	lsls	r2, r3, #20
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	430a      	orrs	r2, r1
 8002bbc:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	689a      	ldr	r2, [r3, #8]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002bcc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	6899      	ldr	r1, [r3, #8]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002bda:	025a      	lsls	r2, r3, #9
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	430a      	orrs	r2, r1
 8002be2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	689a      	ldr	r2, [r3, #8]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002bf2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	6899      	ldr	r1, [r3, #8]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	695b      	ldr	r3, [r3, #20]
 8002bfe:	029a      	lsls	r2, r3, #10
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	430a      	orrs	r2, r1
 8002c06:	609a      	str	r2, [r3, #8]
}
 8002c08:	bf00      	nop
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr
 8002c14:	40012300 	.word	0x40012300
 8002c18:	0f000001 	.word	0x0f000001

08002c1c <__NVIC_SetPriorityGrouping>:
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b085      	sub	sp, #20
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f003 0307 	and.w	r3, r3, #7
 8002c2a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8002c5c <__NVIC_SetPriorityGrouping+0x40>)
 8002c2e:	68db      	ldr	r3, [r3, #12]
 8002c30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c32:	68ba      	ldr	r2, [r7, #8]
 8002c34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c38:	4013      	ands	r3, r2
 8002c3a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002c44:	4b06      	ldr	r3, [pc, #24]	@ (8002c60 <__NVIC_SetPriorityGrouping+0x44>)
 8002c46:	4313      	orrs	r3, r2
 8002c48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c4a:	4a04      	ldr	r2, [pc, #16]	@ (8002c5c <__NVIC_SetPriorityGrouping+0x40>)
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	60d3      	str	r3, [r2, #12]
}
 8002c50:	bf00      	nop
 8002c52:	3714      	adds	r7, #20
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr
 8002c5c:	e000ed00 	.word	0xe000ed00
 8002c60:	05fa0000 	.word	0x05fa0000

08002c64 <__NVIC_GetPriorityGrouping>:
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c68:	4b04      	ldr	r3, [pc, #16]	@ (8002c7c <__NVIC_GetPriorityGrouping+0x18>)
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	0a1b      	lsrs	r3, r3, #8
 8002c6e:	f003 0307 	and.w	r3, r3, #7
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr
 8002c7c:	e000ed00 	.word	0xe000ed00

08002c80 <__NVIC_EnableIRQ>:
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	db0b      	blt.n	8002caa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c92:	79fb      	ldrb	r3, [r7, #7]
 8002c94:	f003 021f 	and.w	r2, r3, #31
 8002c98:	4907      	ldr	r1, [pc, #28]	@ (8002cb8 <__NVIC_EnableIRQ+0x38>)
 8002c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9e:	095b      	lsrs	r3, r3, #5
 8002ca0:	2001      	movs	r0, #1
 8002ca2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002caa:	bf00      	nop
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	e000e100 	.word	0xe000e100

08002cbc <__NVIC_DisableIRQ>:
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	db12      	blt.n	8002cf4 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cce:	79fb      	ldrb	r3, [r7, #7]
 8002cd0:	f003 021f 	and.w	r2, r3, #31
 8002cd4:	490a      	ldr	r1, [pc, #40]	@ (8002d00 <__NVIC_DisableIRQ+0x44>)
 8002cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cda:	095b      	lsrs	r3, r3, #5
 8002cdc:	2001      	movs	r0, #1
 8002cde:	fa00 f202 	lsl.w	r2, r0, r2
 8002ce2:	3320      	adds	r3, #32
 8002ce4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002ce8:	f3bf 8f4f 	dsb	sy
}
 8002cec:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002cee:	f3bf 8f6f 	isb	sy
}
 8002cf2:	bf00      	nop
}
 8002cf4:	bf00      	nop
 8002cf6:	370c      	adds	r7, #12
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr
 8002d00:	e000e100 	.word	0xe000e100

08002d04 <__NVIC_SetPriority>:
{
 8002d04:	b480      	push	{r7}
 8002d06:	b083      	sub	sp, #12
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	6039      	str	r1, [r7, #0]
 8002d0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	db0a      	blt.n	8002d2e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	b2da      	uxtb	r2, r3
 8002d1c:	490c      	ldr	r1, [pc, #48]	@ (8002d50 <__NVIC_SetPriority+0x4c>)
 8002d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d22:	0112      	lsls	r2, r2, #4
 8002d24:	b2d2      	uxtb	r2, r2
 8002d26:	440b      	add	r3, r1
 8002d28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002d2c:	e00a      	b.n	8002d44 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	b2da      	uxtb	r2, r3
 8002d32:	4908      	ldr	r1, [pc, #32]	@ (8002d54 <__NVIC_SetPriority+0x50>)
 8002d34:	79fb      	ldrb	r3, [r7, #7]
 8002d36:	f003 030f 	and.w	r3, r3, #15
 8002d3a:	3b04      	subs	r3, #4
 8002d3c:	0112      	lsls	r2, r2, #4
 8002d3e:	b2d2      	uxtb	r2, r2
 8002d40:	440b      	add	r3, r1
 8002d42:	761a      	strb	r2, [r3, #24]
}
 8002d44:	bf00      	nop
 8002d46:	370c      	adds	r7, #12
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr
 8002d50:	e000e100 	.word	0xe000e100
 8002d54:	e000ed00 	.word	0xe000ed00

08002d58 <NVIC_EncodePriority>:
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b089      	sub	sp, #36	@ 0x24
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	60b9      	str	r1, [r7, #8]
 8002d62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	f003 0307 	and.w	r3, r3, #7
 8002d6a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	f1c3 0307 	rsb	r3, r3, #7
 8002d72:	2b04      	cmp	r3, #4
 8002d74:	bf28      	it	cs
 8002d76:	2304      	movcs	r3, #4
 8002d78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	3304      	adds	r3, #4
 8002d7e:	2b06      	cmp	r3, #6
 8002d80:	d902      	bls.n	8002d88 <NVIC_EncodePriority+0x30>
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	3b03      	subs	r3, #3
 8002d86:	e000      	b.n	8002d8a <NVIC_EncodePriority+0x32>
 8002d88:	2300      	movs	r3, #0
 8002d8a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	fa02 f303 	lsl.w	r3, r2, r3
 8002d96:	43da      	mvns	r2, r3
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	401a      	ands	r2, r3
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002da0:	f04f 31ff 	mov.w	r1, #4294967295
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	fa01 f303 	lsl.w	r3, r1, r3
 8002daa:	43d9      	mvns	r1, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002db0:	4313      	orrs	r3, r2
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3724      	adds	r7, #36	@ 0x24
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
	...

08002dc0 <SysTick_Config>:
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002dd0:	d301      	bcc.n	8002dd6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e00f      	b.n	8002df6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dd6:	4a0a      	ldr	r2, [pc, #40]	@ (8002e00 <SysTick_Config+0x40>)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002dde:	210f      	movs	r1, #15
 8002de0:	f04f 30ff 	mov.w	r0, #4294967295
 8002de4:	f7ff ff8e 	bl	8002d04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002de8:	4b05      	ldr	r3, [pc, #20]	@ (8002e00 <SysTick_Config+0x40>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002dee:	4b04      	ldr	r3, [pc, #16]	@ (8002e00 <SysTick_Config+0x40>)
 8002df0:	2207      	movs	r2, #7
 8002df2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002df4:	2300      	movs	r3, #0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3708      	adds	r7, #8
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	e000e010 	.word	0xe000e010

08002e04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b082      	sub	sp, #8
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	f7ff ff05 	bl	8002c1c <__NVIC_SetPriorityGrouping>
}
 8002e12:	bf00      	nop
 8002e14:	3708      	adds	r7, #8
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}

08002e1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e1a:	b580      	push	{r7, lr}
 8002e1c:	b086      	sub	sp, #24
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	4603      	mov	r3, r0
 8002e22:	60b9      	str	r1, [r7, #8]
 8002e24:	607a      	str	r2, [r7, #4]
 8002e26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e2c:	f7ff ff1a 	bl	8002c64 <__NVIC_GetPriorityGrouping>
 8002e30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	68b9      	ldr	r1, [r7, #8]
 8002e36:	6978      	ldr	r0, [r7, #20]
 8002e38:	f7ff ff8e 	bl	8002d58 <NVIC_EncodePriority>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e42:	4611      	mov	r1, r2
 8002e44:	4618      	mov	r0, r3
 8002e46:	f7ff ff5d 	bl	8002d04 <__NVIC_SetPriority>
}
 8002e4a:	bf00      	nop
 8002e4c:	3718      	adds	r7, #24
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}

08002e52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e52:	b580      	push	{r7, lr}
 8002e54:	b082      	sub	sp, #8
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	4603      	mov	r3, r0
 8002e5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7ff ff0d 	bl	8002c80 <__NVIC_EnableIRQ>
}
 8002e66:	bf00      	nop
 8002e68:	3708      	adds	r7, #8
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}

08002e6e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002e6e:	b580      	push	{r7, lr}
 8002e70:	b082      	sub	sp, #8
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	4603      	mov	r3, r0
 8002e76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002e78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7ff ff1d 	bl	8002cbc <__NVIC_DisableIRQ>
}
 8002e82:	bf00      	nop
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}

08002e8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b082      	sub	sp, #8
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f7ff ff94 	bl	8002dc0 <SysTick_Config>
 8002e98:	4603      	mov	r3, r0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3708      	adds	r7, #8
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
	...

08002ea4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b089      	sub	sp, #36	@ 0x24
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	61fb      	str	r3, [r7, #28]
 8002ec2:	e175      	b.n	80031b0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	697a      	ldr	r2, [r7, #20]
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002ed8:	693a      	ldr	r2, [r7, #16]
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	429a      	cmp	r2, r3
 8002ede:	f040 8164 	bne.w	80031aa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f003 0303 	and.w	r3, r3, #3
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d005      	beq.n	8002efa <HAL_GPIO_Init+0x56>
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f003 0303 	and.w	r3, r3, #3
 8002ef6:	2b02      	cmp	r3, #2
 8002ef8:	d130      	bne.n	8002f5c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	005b      	lsls	r3, r3, #1
 8002f04:	2203      	movs	r2, #3
 8002f06:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0a:	43db      	mvns	r3, r3
 8002f0c:	69ba      	ldr	r2, [r7, #24]
 8002f0e:	4013      	ands	r3, r2
 8002f10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	68da      	ldr	r2, [r3, #12]
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1e:	69ba      	ldr	r2, [r7, #24]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	69ba      	ldr	r2, [r7, #24]
 8002f28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f30:	2201      	movs	r2, #1
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	fa02 f303 	lsl.w	r3, r2, r3
 8002f38:	43db      	mvns	r3, r3
 8002f3a:	69ba      	ldr	r2, [r7, #24]
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	091b      	lsrs	r3, r3, #4
 8002f46:	f003 0201 	and.w	r2, r3, #1
 8002f4a:	69fb      	ldr	r3, [r7, #28]
 8002f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	69ba      	ldr	r2, [r7, #24]
 8002f5a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f003 0303 	and.w	r3, r3, #3
 8002f64:	2b03      	cmp	r3, #3
 8002f66:	d017      	beq.n	8002f98 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	005b      	lsls	r3, r3, #1
 8002f72:	2203      	movs	r2, #3
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	43db      	mvns	r3, r3
 8002f7a:	69ba      	ldr	r2, [r7, #24]
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	689a      	ldr	r2, [r3, #8]
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8c:	69ba      	ldr	r2, [r7, #24]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	69ba      	ldr	r2, [r7, #24]
 8002f96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f003 0303 	and.w	r3, r3, #3
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d123      	bne.n	8002fec <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	08da      	lsrs	r2, r3, #3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	3208      	adds	r2, #8
 8002fac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	f003 0307 	and.w	r3, r3, #7
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	220f      	movs	r2, #15
 8002fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc0:	43db      	mvns	r3, r3
 8002fc2:	69ba      	ldr	r2, [r7, #24]
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	691a      	ldr	r2, [r3, #16]
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	f003 0307 	and.w	r3, r3, #7
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	08da      	lsrs	r2, r3, #3
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	3208      	adds	r2, #8
 8002fe6:	69b9      	ldr	r1, [r7, #24]
 8002fe8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002ff2:	69fb      	ldr	r3, [r7, #28]
 8002ff4:	005b      	lsls	r3, r3, #1
 8002ff6:	2203      	movs	r2, #3
 8002ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffc:	43db      	mvns	r3, r3
 8002ffe:	69ba      	ldr	r2, [r7, #24]
 8003000:	4013      	ands	r3, r2
 8003002:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f003 0203 	and.w	r2, r3, #3
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	fa02 f303 	lsl.w	r3, r2, r3
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	4313      	orrs	r3, r2
 8003018:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003028:	2b00      	cmp	r3, #0
 800302a:	f000 80be 	beq.w	80031aa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800302e:	4b66      	ldr	r3, [pc, #408]	@ (80031c8 <HAL_GPIO_Init+0x324>)
 8003030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003032:	4a65      	ldr	r2, [pc, #404]	@ (80031c8 <HAL_GPIO_Init+0x324>)
 8003034:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003038:	6453      	str	r3, [r2, #68]	@ 0x44
 800303a:	4b63      	ldr	r3, [pc, #396]	@ (80031c8 <HAL_GPIO_Init+0x324>)
 800303c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800303e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003042:	60fb      	str	r3, [r7, #12]
 8003044:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003046:	4a61      	ldr	r2, [pc, #388]	@ (80031cc <HAL_GPIO_Init+0x328>)
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	089b      	lsrs	r3, r3, #2
 800304c:	3302      	adds	r3, #2
 800304e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003052:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	f003 0303 	and.w	r3, r3, #3
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	220f      	movs	r2, #15
 800305e:	fa02 f303 	lsl.w	r3, r2, r3
 8003062:	43db      	mvns	r3, r3
 8003064:	69ba      	ldr	r2, [r7, #24]
 8003066:	4013      	ands	r3, r2
 8003068:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a58      	ldr	r2, [pc, #352]	@ (80031d0 <HAL_GPIO_Init+0x32c>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d037      	beq.n	80030e2 <HAL_GPIO_Init+0x23e>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a57      	ldr	r2, [pc, #348]	@ (80031d4 <HAL_GPIO_Init+0x330>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d031      	beq.n	80030de <HAL_GPIO_Init+0x23a>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	4a56      	ldr	r2, [pc, #344]	@ (80031d8 <HAL_GPIO_Init+0x334>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d02b      	beq.n	80030da <HAL_GPIO_Init+0x236>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	4a55      	ldr	r2, [pc, #340]	@ (80031dc <HAL_GPIO_Init+0x338>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d025      	beq.n	80030d6 <HAL_GPIO_Init+0x232>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4a54      	ldr	r2, [pc, #336]	@ (80031e0 <HAL_GPIO_Init+0x33c>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d01f      	beq.n	80030d2 <HAL_GPIO_Init+0x22e>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a53      	ldr	r2, [pc, #332]	@ (80031e4 <HAL_GPIO_Init+0x340>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d019      	beq.n	80030ce <HAL_GPIO_Init+0x22a>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a52      	ldr	r2, [pc, #328]	@ (80031e8 <HAL_GPIO_Init+0x344>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d013      	beq.n	80030ca <HAL_GPIO_Init+0x226>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4a51      	ldr	r2, [pc, #324]	@ (80031ec <HAL_GPIO_Init+0x348>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d00d      	beq.n	80030c6 <HAL_GPIO_Init+0x222>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a50      	ldr	r2, [pc, #320]	@ (80031f0 <HAL_GPIO_Init+0x34c>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d007      	beq.n	80030c2 <HAL_GPIO_Init+0x21e>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4a4f      	ldr	r2, [pc, #316]	@ (80031f4 <HAL_GPIO_Init+0x350>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d101      	bne.n	80030be <HAL_GPIO_Init+0x21a>
 80030ba:	2309      	movs	r3, #9
 80030bc:	e012      	b.n	80030e4 <HAL_GPIO_Init+0x240>
 80030be:	230a      	movs	r3, #10
 80030c0:	e010      	b.n	80030e4 <HAL_GPIO_Init+0x240>
 80030c2:	2308      	movs	r3, #8
 80030c4:	e00e      	b.n	80030e4 <HAL_GPIO_Init+0x240>
 80030c6:	2307      	movs	r3, #7
 80030c8:	e00c      	b.n	80030e4 <HAL_GPIO_Init+0x240>
 80030ca:	2306      	movs	r3, #6
 80030cc:	e00a      	b.n	80030e4 <HAL_GPIO_Init+0x240>
 80030ce:	2305      	movs	r3, #5
 80030d0:	e008      	b.n	80030e4 <HAL_GPIO_Init+0x240>
 80030d2:	2304      	movs	r3, #4
 80030d4:	e006      	b.n	80030e4 <HAL_GPIO_Init+0x240>
 80030d6:	2303      	movs	r3, #3
 80030d8:	e004      	b.n	80030e4 <HAL_GPIO_Init+0x240>
 80030da:	2302      	movs	r3, #2
 80030dc:	e002      	b.n	80030e4 <HAL_GPIO_Init+0x240>
 80030de:	2301      	movs	r3, #1
 80030e0:	e000      	b.n	80030e4 <HAL_GPIO_Init+0x240>
 80030e2:	2300      	movs	r3, #0
 80030e4:	69fa      	ldr	r2, [r7, #28]
 80030e6:	f002 0203 	and.w	r2, r2, #3
 80030ea:	0092      	lsls	r2, r2, #2
 80030ec:	4093      	lsls	r3, r2
 80030ee:	69ba      	ldr	r2, [r7, #24]
 80030f0:	4313      	orrs	r3, r2
 80030f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80030f4:	4935      	ldr	r1, [pc, #212]	@ (80031cc <HAL_GPIO_Init+0x328>)
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	089b      	lsrs	r3, r3, #2
 80030fa:	3302      	adds	r3, #2
 80030fc:	69ba      	ldr	r2, [r7, #24]
 80030fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003102:	4b3d      	ldr	r3, [pc, #244]	@ (80031f8 <HAL_GPIO_Init+0x354>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	43db      	mvns	r3, r3
 800310c:	69ba      	ldr	r2, [r7, #24]
 800310e:	4013      	ands	r3, r2
 8003110:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d003      	beq.n	8003126 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800311e:	69ba      	ldr	r2, [r7, #24]
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	4313      	orrs	r3, r2
 8003124:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003126:	4a34      	ldr	r2, [pc, #208]	@ (80031f8 <HAL_GPIO_Init+0x354>)
 8003128:	69bb      	ldr	r3, [r7, #24]
 800312a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800312c:	4b32      	ldr	r3, [pc, #200]	@ (80031f8 <HAL_GPIO_Init+0x354>)
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	43db      	mvns	r3, r3
 8003136:	69ba      	ldr	r2, [r7, #24]
 8003138:	4013      	ands	r3, r2
 800313a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003144:	2b00      	cmp	r3, #0
 8003146:	d003      	beq.n	8003150 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003148:	69ba      	ldr	r2, [r7, #24]
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	4313      	orrs	r3, r2
 800314e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003150:	4a29      	ldr	r2, [pc, #164]	@ (80031f8 <HAL_GPIO_Init+0x354>)
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003156:	4b28      	ldr	r3, [pc, #160]	@ (80031f8 <HAL_GPIO_Init+0x354>)
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	43db      	mvns	r3, r3
 8003160:	69ba      	ldr	r2, [r7, #24]
 8003162:	4013      	ands	r3, r2
 8003164:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d003      	beq.n	800317a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003172:	69ba      	ldr	r2, [r7, #24]
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	4313      	orrs	r3, r2
 8003178:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800317a:	4a1f      	ldr	r2, [pc, #124]	@ (80031f8 <HAL_GPIO_Init+0x354>)
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003180:	4b1d      	ldr	r3, [pc, #116]	@ (80031f8 <HAL_GPIO_Init+0x354>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	43db      	mvns	r3, r3
 800318a:	69ba      	ldr	r2, [r7, #24]
 800318c:	4013      	ands	r3, r2
 800318e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d003      	beq.n	80031a4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800319c:	69ba      	ldr	r2, [r7, #24]
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	4313      	orrs	r3, r2
 80031a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031a4:	4a14      	ldr	r2, [pc, #80]	@ (80031f8 <HAL_GPIO_Init+0x354>)
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80031aa:	69fb      	ldr	r3, [r7, #28]
 80031ac:	3301      	adds	r3, #1
 80031ae:	61fb      	str	r3, [r7, #28]
 80031b0:	69fb      	ldr	r3, [r7, #28]
 80031b2:	2b0f      	cmp	r3, #15
 80031b4:	f67f ae86 	bls.w	8002ec4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80031b8:	bf00      	nop
 80031ba:	bf00      	nop
 80031bc:	3724      	adds	r7, #36	@ 0x24
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	40023800 	.word	0x40023800
 80031cc:	40013800 	.word	0x40013800
 80031d0:	40020000 	.word	0x40020000
 80031d4:	40020400 	.word	0x40020400
 80031d8:	40020800 	.word	0x40020800
 80031dc:	40020c00 	.word	0x40020c00
 80031e0:	40021000 	.word	0x40021000
 80031e4:	40021400 	.word	0x40021400
 80031e8:	40021800 	.word	0x40021800
 80031ec:	40021c00 	.word	0x40021c00
 80031f0:	40022000 	.word	0x40022000
 80031f4:	40022400 	.word	0x40022400
 80031f8:	40013c00 	.word	0x40013c00

080031fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	460b      	mov	r3, r1
 8003206:	807b      	strh	r3, [r7, #2]
 8003208:	4613      	mov	r3, r2
 800320a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800320c:	787b      	ldrb	r3, [r7, #1]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d003      	beq.n	800321a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003212:	887a      	ldrh	r2, [r7, #2]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003218:	e003      	b.n	8003222 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800321a:	887b      	ldrh	r3, [r7, #2]
 800321c:	041a      	lsls	r2, r3, #16
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	619a      	str	r2, [r3, #24]
}
 8003222:	bf00      	nop
 8003224:	370c      	adds	r7, #12
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr
	...

08003230 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	4603      	mov	r3, r0
 8003238:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800323a:	4b08      	ldr	r3, [pc, #32]	@ (800325c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800323c:	695a      	ldr	r2, [r3, #20]
 800323e:	88fb      	ldrh	r3, [r7, #6]
 8003240:	4013      	ands	r3, r2
 8003242:	2b00      	cmp	r3, #0
 8003244:	d006      	beq.n	8003254 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003246:	4a05      	ldr	r2, [pc, #20]	@ (800325c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003248:	88fb      	ldrh	r3, [r7, #6]
 800324a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800324c:	88fb      	ldrh	r3, [r7, #6]
 800324e:	4618      	mov	r0, r3
 8003250:	f7fd fa26 	bl	80006a0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003254:	bf00      	nop
 8003256:	3708      	adds	r7, #8
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	40013c00 	.word	0x40013c00

08003260 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e08b      	b.n	800338a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003278:	b2db      	uxtb	r3, r3
 800327a:	2b00      	cmp	r3, #0
 800327c:	d106      	bne.n	800328c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f7fe fc42 	bl	8001b10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2224      	movs	r2, #36	@ 0x24
 8003290:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f022 0201 	bic.w	r2, r2, #1
 80032a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685a      	ldr	r2, [r3, #4]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80032b0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	689a      	ldr	r2, [r3, #8]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80032c0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d107      	bne.n	80032da <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	689a      	ldr	r2, [r3, #8]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80032d6:	609a      	str	r2, [r3, #8]
 80032d8:	e006      	b.n	80032e8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	689a      	ldr	r2, [r3, #8]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80032e6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d108      	bne.n	8003302 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	685a      	ldr	r2, [r3, #4]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80032fe:	605a      	str	r2, [r3, #4]
 8003300:	e007      	b.n	8003312 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	685a      	ldr	r2, [r3, #4]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003310:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	6859      	ldr	r1, [r3, #4]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	4b1d      	ldr	r3, [pc, #116]	@ (8003394 <HAL_I2C_Init+0x134>)
 800331e:	430b      	orrs	r3, r1
 8003320:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	68da      	ldr	r2, [r3, #12]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003330:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	691a      	ldr	r2, [r3, #16]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	695b      	ldr	r3, [r3, #20]
 800333a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	430a      	orrs	r2, r1
 800334a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	69d9      	ldr	r1, [r3, #28]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a1a      	ldr	r2, [r3, #32]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	430a      	orrs	r2, r1
 800335a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f042 0201 	orr.w	r2, r2, #1
 800336a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2220      	movs	r2, #32
 8003376:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2200      	movs	r2, #0
 8003384:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003388:	2300      	movs	r3, #0
}
 800338a:	4618      	mov	r0, r3
 800338c:	3708      	adds	r7, #8
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	02008000 	.word	0x02008000

08003398 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b088      	sub	sp, #32
 800339c:	af02      	add	r7, sp, #8
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	4608      	mov	r0, r1
 80033a2:	4611      	mov	r1, r2
 80033a4:	461a      	mov	r2, r3
 80033a6:	4603      	mov	r3, r0
 80033a8:	817b      	strh	r3, [r7, #10]
 80033aa:	460b      	mov	r3, r1
 80033ac:	813b      	strh	r3, [r7, #8]
 80033ae:	4613      	mov	r3, r2
 80033b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	2b20      	cmp	r3, #32
 80033bc:	f040 80f9 	bne.w	80035b2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80033c0:	6a3b      	ldr	r3, [r7, #32]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d002      	beq.n	80033cc <HAL_I2C_Mem_Write+0x34>
 80033c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d105      	bne.n	80033d8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033d2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e0ed      	b.n	80035b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d101      	bne.n	80033e6 <HAL_I2C_Mem_Write+0x4e>
 80033e2:	2302      	movs	r3, #2
 80033e4:	e0e6      	b.n	80035b4 <HAL_I2C_Mem_Write+0x21c>
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2201      	movs	r2, #1
 80033ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80033ee:	f7ff f951 	bl	8002694 <HAL_GetTick>
 80033f2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	9300      	str	r3, [sp, #0]
 80033f8:	2319      	movs	r3, #25
 80033fa:	2201      	movs	r2, #1
 80033fc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003400:	68f8      	ldr	r0, [r7, #12]
 8003402:	f000 fac3 	bl	800398c <I2C_WaitOnFlagUntilTimeout>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d001      	beq.n	8003410 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e0d1      	b.n	80035b4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2221      	movs	r2, #33	@ 0x21
 8003414:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2240      	movs	r2, #64	@ 0x40
 800341c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2200      	movs	r2, #0
 8003424:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	6a3a      	ldr	r2, [r7, #32]
 800342a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003430:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2200      	movs	r2, #0
 8003436:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003438:	88f8      	ldrh	r0, [r7, #6]
 800343a:	893a      	ldrh	r2, [r7, #8]
 800343c:	8979      	ldrh	r1, [r7, #10]
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	9301      	str	r3, [sp, #4]
 8003442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003444:	9300      	str	r3, [sp, #0]
 8003446:	4603      	mov	r3, r0
 8003448:	68f8      	ldr	r0, [r7, #12]
 800344a:	f000 f9d3 	bl	80037f4 <I2C_RequestMemoryWrite>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d005      	beq.n	8003460 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e0a9      	b.n	80035b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003464:	b29b      	uxth	r3, r3
 8003466:	2bff      	cmp	r3, #255	@ 0xff
 8003468:	d90e      	bls.n	8003488 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	22ff      	movs	r2, #255	@ 0xff
 800346e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003474:	b2da      	uxtb	r2, r3
 8003476:	8979      	ldrh	r1, [r7, #10]
 8003478:	2300      	movs	r3, #0
 800347a:	9300      	str	r3, [sp, #0]
 800347c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003480:	68f8      	ldr	r0, [r7, #12]
 8003482:	f000 fc47 	bl	8003d14 <I2C_TransferConfig>
 8003486:	e00f      	b.n	80034a8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800348c:	b29a      	uxth	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003496:	b2da      	uxtb	r2, r3
 8003498:	8979      	ldrh	r1, [r7, #10]
 800349a:	2300      	movs	r3, #0
 800349c:	9300      	str	r3, [sp, #0]
 800349e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80034a2:	68f8      	ldr	r0, [r7, #12]
 80034a4:	f000 fc36 	bl	8003d14 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034a8:	697a      	ldr	r2, [r7, #20]
 80034aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80034ac:	68f8      	ldr	r0, [r7, #12]
 80034ae:	f000 fac6 	bl	8003a3e <I2C_WaitOnTXISFlagUntilTimeout>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d001      	beq.n	80034bc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e07b      	b.n	80035b4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c0:	781a      	ldrb	r2, [r3, #0]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034cc:	1c5a      	adds	r2, r3, #1
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034d6:	b29b      	uxth	r3, r3
 80034d8:	3b01      	subs	r3, #1
 80034da:	b29a      	uxth	r2, r3
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034e4:	3b01      	subs	r3, #1
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d034      	beq.n	8003560 <HAL_I2C_Mem_Write+0x1c8>
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d130      	bne.n	8003560 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	9300      	str	r3, [sp, #0]
 8003502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003504:	2200      	movs	r2, #0
 8003506:	2180      	movs	r1, #128	@ 0x80
 8003508:	68f8      	ldr	r0, [r7, #12]
 800350a:	f000 fa3f 	bl	800398c <I2C_WaitOnFlagUntilTimeout>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	d001      	beq.n	8003518 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e04d      	b.n	80035b4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800351c:	b29b      	uxth	r3, r3
 800351e:	2bff      	cmp	r3, #255	@ 0xff
 8003520:	d90e      	bls.n	8003540 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	22ff      	movs	r2, #255	@ 0xff
 8003526:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800352c:	b2da      	uxtb	r2, r3
 800352e:	8979      	ldrh	r1, [r7, #10]
 8003530:	2300      	movs	r3, #0
 8003532:	9300      	str	r3, [sp, #0]
 8003534:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003538:	68f8      	ldr	r0, [r7, #12]
 800353a:	f000 fbeb 	bl	8003d14 <I2C_TransferConfig>
 800353e:	e00f      	b.n	8003560 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003544:	b29a      	uxth	r2, r3
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800354e:	b2da      	uxtb	r2, r3
 8003550:	8979      	ldrh	r1, [r7, #10]
 8003552:	2300      	movs	r3, #0
 8003554:	9300      	str	r3, [sp, #0]
 8003556:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800355a:	68f8      	ldr	r0, [r7, #12]
 800355c:	f000 fbda 	bl	8003d14 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003564:	b29b      	uxth	r3, r3
 8003566:	2b00      	cmp	r3, #0
 8003568:	d19e      	bne.n	80034a8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800356a:	697a      	ldr	r2, [r7, #20]
 800356c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800356e:	68f8      	ldr	r0, [r7, #12]
 8003570:	f000 faac 	bl	8003acc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e01a      	b.n	80035b4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	2220      	movs	r2, #32
 8003584:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	6859      	ldr	r1, [r3, #4]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	4b0a      	ldr	r3, [pc, #40]	@ (80035bc <HAL_I2C_Mem_Write+0x224>)
 8003592:	400b      	ands	r3, r1
 8003594:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2220      	movs	r2, #32
 800359a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2200      	movs	r2, #0
 80035a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2200      	movs	r2, #0
 80035aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80035ae:	2300      	movs	r3, #0
 80035b0:	e000      	b.n	80035b4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80035b2:	2302      	movs	r3, #2
  }
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3718      	adds	r7, #24
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}
 80035bc:	fe00e800 	.word	0xfe00e800

080035c0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b088      	sub	sp, #32
 80035c4:	af02      	add	r7, sp, #8
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	4608      	mov	r0, r1
 80035ca:	4611      	mov	r1, r2
 80035cc:	461a      	mov	r2, r3
 80035ce:	4603      	mov	r3, r0
 80035d0:	817b      	strh	r3, [r7, #10]
 80035d2:	460b      	mov	r3, r1
 80035d4:	813b      	strh	r3, [r7, #8]
 80035d6:	4613      	mov	r3, r2
 80035d8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	2b20      	cmp	r3, #32
 80035e4:	f040 80fd 	bne.w	80037e2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80035e8:	6a3b      	ldr	r3, [r7, #32]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d002      	beq.n	80035f4 <HAL_I2C_Mem_Read+0x34>
 80035ee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d105      	bne.n	8003600 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035fa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e0f1      	b.n	80037e4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003606:	2b01      	cmp	r3, #1
 8003608:	d101      	bne.n	800360e <HAL_I2C_Mem_Read+0x4e>
 800360a:	2302      	movs	r3, #2
 800360c:	e0ea      	b.n	80037e4 <HAL_I2C_Mem_Read+0x224>
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2201      	movs	r2, #1
 8003612:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003616:	f7ff f83d 	bl	8002694 <HAL_GetTick>
 800361a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	9300      	str	r3, [sp, #0]
 8003620:	2319      	movs	r3, #25
 8003622:	2201      	movs	r2, #1
 8003624:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003628:	68f8      	ldr	r0, [r7, #12]
 800362a:	f000 f9af 	bl	800398c <I2C_WaitOnFlagUntilTimeout>
 800362e:	4603      	mov	r3, r0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d001      	beq.n	8003638 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e0d5      	b.n	80037e4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2222      	movs	r2, #34	@ 0x22
 800363c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2240      	movs	r2, #64	@ 0x40
 8003644:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2200      	movs	r2, #0
 800364c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6a3a      	ldr	r2, [r7, #32]
 8003652:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003658:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2200      	movs	r2, #0
 800365e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003660:	88f8      	ldrh	r0, [r7, #6]
 8003662:	893a      	ldrh	r2, [r7, #8]
 8003664:	8979      	ldrh	r1, [r7, #10]
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	9301      	str	r3, [sp, #4]
 800366a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800366c:	9300      	str	r3, [sp, #0]
 800366e:	4603      	mov	r3, r0
 8003670:	68f8      	ldr	r0, [r7, #12]
 8003672:	f000 f913 	bl	800389c <I2C_RequestMemoryRead>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d005      	beq.n	8003688 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e0ad      	b.n	80037e4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800368c:	b29b      	uxth	r3, r3
 800368e:	2bff      	cmp	r3, #255	@ 0xff
 8003690:	d90e      	bls.n	80036b0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2201      	movs	r2, #1
 8003696:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800369c:	b2da      	uxtb	r2, r3
 800369e:	8979      	ldrh	r1, [r7, #10]
 80036a0:	4b52      	ldr	r3, [pc, #328]	@ (80037ec <HAL_I2C_Mem_Read+0x22c>)
 80036a2:	9300      	str	r3, [sp, #0]
 80036a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80036a8:	68f8      	ldr	r0, [r7, #12]
 80036aa:	f000 fb33 	bl	8003d14 <I2C_TransferConfig>
 80036ae:	e00f      	b.n	80036d0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036b4:	b29a      	uxth	r2, r3
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036be:	b2da      	uxtb	r2, r3
 80036c0:	8979      	ldrh	r1, [r7, #10]
 80036c2:	4b4a      	ldr	r3, [pc, #296]	@ (80037ec <HAL_I2C_Mem_Read+0x22c>)
 80036c4:	9300      	str	r3, [sp, #0]
 80036c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80036ca:	68f8      	ldr	r0, [r7, #12]
 80036cc:	f000 fb22 	bl	8003d14 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	9300      	str	r3, [sp, #0]
 80036d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036d6:	2200      	movs	r2, #0
 80036d8:	2104      	movs	r1, #4
 80036da:	68f8      	ldr	r0, [r7, #12]
 80036dc:	f000 f956 	bl	800398c <I2C_WaitOnFlagUntilTimeout>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d001      	beq.n	80036ea <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e07c      	b.n	80037e4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f4:	b2d2      	uxtb	r2, r2
 80036f6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036fc:	1c5a      	adds	r2, r3, #1
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003706:	3b01      	subs	r3, #1
 8003708:	b29a      	uxth	r2, r3
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003712:	b29b      	uxth	r3, r3
 8003714:	3b01      	subs	r3, #1
 8003716:	b29a      	uxth	r2, r3
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003720:	b29b      	uxth	r3, r3
 8003722:	2b00      	cmp	r3, #0
 8003724:	d034      	beq.n	8003790 <HAL_I2C_Mem_Read+0x1d0>
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800372a:	2b00      	cmp	r3, #0
 800372c:	d130      	bne.n	8003790 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	9300      	str	r3, [sp, #0]
 8003732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003734:	2200      	movs	r2, #0
 8003736:	2180      	movs	r1, #128	@ 0x80
 8003738:	68f8      	ldr	r0, [r7, #12]
 800373a:	f000 f927 	bl	800398c <I2C_WaitOnFlagUntilTimeout>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d001      	beq.n	8003748 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e04d      	b.n	80037e4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800374c:	b29b      	uxth	r3, r3
 800374e:	2bff      	cmp	r3, #255	@ 0xff
 8003750:	d90e      	bls.n	8003770 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2201      	movs	r2, #1
 8003756:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800375c:	b2da      	uxtb	r2, r3
 800375e:	8979      	ldrh	r1, [r7, #10]
 8003760:	2300      	movs	r3, #0
 8003762:	9300      	str	r3, [sp, #0]
 8003764:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003768:	68f8      	ldr	r0, [r7, #12]
 800376a:	f000 fad3 	bl	8003d14 <I2C_TransferConfig>
 800376e:	e00f      	b.n	8003790 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003774:	b29a      	uxth	r2, r3
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800377e:	b2da      	uxtb	r2, r3
 8003780:	8979      	ldrh	r1, [r7, #10]
 8003782:	2300      	movs	r3, #0
 8003784:	9300      	str	r3, [sp, #0]
 8003786:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800378a:	68f8      	ldr	r0, [r7, #12]
 800378c:	f000 fac2 	bl	8003d14 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003794:	b29b      	uxth	r3, r3
 8003796:	2b00      	cmp	r3, #0
 8003798:	d19a      	bne.n	80036d0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800379a:	697a      	ldr	r2, [r7, #20]
 800379c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800379e:	68f8      	ldr	r0, [r7, #12]
 80037a0:	f000 f994 	bl	8003acc <I2C_WaitOnSTOPFlagUntilTimeout>
 80037a4:	4603      	mov	r3, r0
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d001      	beq.n	80037ae <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e01a      	b.n	80037e4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	2220      	movs	r2, #32
 80037b4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	6859      	ldr	r1, [r3, #4]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	4b0b      	ldr	r3, [pc, #44]	@ (80037f0 <HAL_I2C_Mem_Read+0x230>)
 80037c2:	400b      	ands	r3, r1
 80037c4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2220      	movs	r2, #32
 80037ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2200      	movs	r2, #0
 80037da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80037de:	2300      	movs	r3, #0
 80037e0:	e000      	b.n	80037e4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80037e2:	2302      	movs	r3, #2
  }
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3718      	adds	r7, #24
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	80002400 	.word	0x80002400
 80037f0:	fe00e800 	.word	0xfe00e800

080037f4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b086      	sub	sp, #24
 80037f8:	af02      	add	r7, sp, #8
 80037fa:	60f8      	str	r0, [r7, #12]
 80037fc:	4608      	mov	r0, r1
 80037fe:	4611      	mov	r1, r2
 8003800:	461a      	mov	r2, r3
 8003802:	4603      	mov	r3, r0
 8003804:	817b      	strh	r3, [r7, #10]
 8003806:	460b      	mov	r3, r1
 8003808:	813b      	strh	r3, [r7, #8]
 800380a:	4613      	mov	r3, r2
 800380c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800380e:	88fb      	ldrh	r3, [r7, #6]
 8003810:	b2da      	uxtb	r2, r3
 8003812:	8979      	ldrh	r1, [r7, #10]
 8003814:	4b20      	ldr	r3, [pc, #128]	@ (8003898 <I2C_RequestMemoryWrite+0xa4>)
 8003816:	9300      	str	r3, [sp, #0]
 8003818:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800381c:	68f8      	ldr	r0, [r7, #12]
 800381e:	f000 fa79 	bl	8003d14 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003822:	69fa      	ldr	r2, [r7, #28]
 8003824:	69b9      	ldr	r1, [r7, #24]
 8003826:	68f8      	ldr	r0, [r7, #12]
 8003828:	f000 f909 	bl	8003a3e <I2C_WaitOnTXISFlagUntilTimeout>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	d001      	beq.n	8003836 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e02c      	b.n	8003890 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003836:	88fb      	ldrh	r3, [r7, #6]
 8003838:	2b01      	cmp	r3, #1
 800383a:	d105      	bne.n	8003848 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800383c:	893b      	ldrh	r3, [r7, #8]
 800383e:	b2da      	uxtb	r2, r3
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	629a      	str	r2, [r3, #40]	@ 0x28
 8003846:	e015      	b.n	8003874 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003848:	893b      	ldrh	r3, [r7, #8]
 800384a:	0a1b      	lsrs	r3, r3, #8
 800384c:	b29b      	uxth	r3, r3
 800384e:	b2da      	uxtb	r2, r3
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003856:	69fa      	ldr	r2, [r7, #28]
 8003858:	69b9      	ldr	r1, [r7, #24]
 800385a:	68f8      	ldr	r0, [r7, #12]
 800385c:	f000 f8ef 	bl	8003a3e <I2C_WaitOnTXISFlagUntilTimeout>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d001      	beq.n	800386a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e012      	b.n	8003890 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800386a:	893b      	ldrh	r3, [r7, #8]
 800386c:	b2da      	uxtb	r2, r3
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	9300      	str	r3, [sp, #0]
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	2200      	movs	r2, #0
 800387c:	2180      	movs	r1, #128	@ 0x80
 800387e:	68f8      	ldr	r0, [r7, #12]
 8003880:	f000 f884 	bl	800398c <I2C_WaitOnFlagUntilTimeout>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d001      	beq.n	800388e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e000      	b.n	8003890 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3710      	adds	r7, #16
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	80002000 	.word	0x80002000

0800389c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b086      	sub	sp, #24
 80038a0:	af02      	add	r7, sp, #8
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	4608      	mov	r0, r1
 80038a6:	4611      	mov	r1, r2
 80038a8:	461a      	mov	r2, r3
 80038aa:	4603      	mov	r3, r0
 80038ac:	817b      	strh	r3, [r7, #10]
 80038ae:	460b      	mov	r3, r1
 80038b0:	813b      	strh	r3, [r7, #8]
 80038b2:	4613      	mov	r3, r2
 80038b4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80038b6:	88fb      	ldrh	r3, [r7, #6]
 80038b8:	b2da      	uxtb	r2, r3
 80038ba:	8979      	ldrh	r1, [r7, #10]
 80038bc:	4b20      	ldr	r3, [pc, #128]	@ (8003940 <I2C_RequestMemoryRead+0xa4>)
 80038be:	9300      	str	r3, [sp, #0]
 80038c0:	2300      	movs	r3, #0
 80038c2:	68f8      	ldr	r0, [r7, #12]
 80038c4:	f000 fa26 	bl	8003d14 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038c8:	69fa      	ldr	r2, [r7, #28]
 80038ca:	69b9      	ldr	r1, [r7, #24]
 80038cc:	68f8      	ldr	r0, [r7, #12]
 80038ce:	f000 f8b6 	bl	8003a3e <I2C_WaitOnTXISFlagUntilTimeout>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d001      	beq.n	80038dc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e02c      	b.n	8003936 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80038dc:	88fb      	ldrh	r3, [r7, #6]
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d105      	bne.n	80038ee <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80038e2:	893b      	ldrh	r3, [r7, #8]
 80038e4:	b2da      	uxtb	r2, r3
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	629a      	str	r2, [r3, #40]	@ 0x28
 80038ec:	e015      	b.n	800391a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80038ee:	893b      	ldrh	r3, [r7, #8]
 80038f0:	0a1b      	lsrs	r3, r3, #8
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	b2da      	uxtb	r2, r3
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038fc:	69fa      	ldr	r2, [r7, #28]
 80038fe:	69b9      	ldr	r1, [r7, #24]
 8003900:	68f8      	ldr	r0, [r7, #12]
 8003902:	f000 f89c 	bl	8003a3e <I2C_WaitOnTXISFlagUntilTimeout>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d001      	beq.n	8003910 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	e012      	b.n	8003936 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003910:	893b      	ldrh	r3, [r7, #8]
 8003912:	b2da      	uxtb	r2, r3
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	9300      	str	r3, [sp, #0]
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	2200      	movs	r2, #0
 8003922:	2140      	movs	r1, #64	@ 0x40
 8003924:	68f8      	ldr	r0, [r7, #12]
 8003926:	f000 f831 	bl	800398c <I2C_WaitOnFlagUntilTimeout>
 800392a:	4603      	mov	r3, r0
 800392c:	2b00      	cmp	r3, #0
 800392e:	d001      	beq.n	8003934 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e000      	b.n	8003936 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003934:	2300      	movs	r3, #0
}
 8003936:	4618      	mov	r0, r3
 8003938:	3710      	adds	r7, #16
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	80002000 	.word	0x80002000

08003944 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003944:	b480      	push	{r7}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	699b      	ldr	r3, [r3, #24]
 8003952:	f003 0302 	and.w	r3, r3, #2
 8003956:	2b02      	cmp	r3, #2
 8003958:	d103      	bne.n	8003962 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	2200      	movs	r2, #0
 8003960:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	699b      	ldr	r3, [r3, #24]
 8003968:	f003 0301 	and.w	r3, r3, #1
 800396c:	2b01      	cmp	r3, #1
 800396e:	d007      	beq.n	8003980 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	699a      	ldr	r2, [r3, #24]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f042 0201 	orr.w	r2, r2, #1
 800397e:	619a      	str	r2, [r3, #24]
  }
}
 8003980:	bf00      	nop
 8003982:	370c      	adds	r7, #12
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr

0800398c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b084      	sub	sp, #16
 8003990:	af00      	add	r7, sp, #0
 8003992:	60f8      	str	r0, [r7, #12]
 8003994:	60b9      	str	r1, [r7, #8]
 8003996:	603b      	str	r3, [r7, #0]
 8003998:	4613      	mov	r3, r2
 800399a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800399c:	e03b      	b.n	8003a16 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	6839      	ldr	r1, [r7, #0]
 80039a2:	68f8      	ldr	r0, [r7, #12]
 80039a4:	f000 f8d6 	bl	8003b54 <I2C_IsErrorOccurred>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d001      	beq.n	80039b2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e041      	b.n	8003a36 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039b8:	d02d      	beq.n	8003a16 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039ba:	f7fe fe6b 	bl	8002694 <HAL_GetTick>
 80039be:	4602      	mov	r2, r0
 80039c0:	69bb      	ldr	r3, [r7, #24]
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	683a      	ldr	r2, [r7, #0]
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d302      	bcc.n	80039d0 <I2C_WaitOnFlagUntilTimeout+0x44>
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d122      	bne.n	8003a16 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	699a      	ldr	r2, [r3, #24]
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	4013      	ands	r3, r2
 80039da:	68ba      	ldr	r2, [r7, #8]
 80039dc:	429a      	cmp	r2, r3
 80039de:	bf0c      	ite	eq
 80039e0:	2301      	moveq	r3, #1
 80039e2:	2300      	movne	r3, #0
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	461a      	mov	r2, r3
 80039e8:	79fb      	ldrb	r3, [r7, #7]
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d113      	bne.n	8003a16 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039f2:	f043 0220 	orr.w	r2, r3, #32
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2220      	movs	r2, #32
 80039fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e00f      	b.n	8003a36 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	699a      	ldr	r2, [r3, #24]
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	4013      	ands	r3, r2
 8003a20:	68ba      	ldr	r2, [r7, #8]
 8003a22:	429a      	cmp	r2, r3
 8003a24:	bf0c      	ite	eq
 8003a26:	2301      	moveq	r3, #1
 8003a28:	2300      	movne	r3, #0
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	79fb      	ldrb	r3, [r7, #7]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d0b4      	beq.n	800399e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a34:	2300      	movs	r3, #0
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3710      	adds	r7, #16
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}

08003a3e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003a3e:	b580      	push	{r7, lr}
 8003a40:	b084      	sub	sp, #16
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	60f8      	str	r0, [r7, #12]
 8003a46:	60b9      	str	r1, [r7, #8]
 8003a48:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003a4a:	e033      	b.n	8003ab4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a4c:	687a      	ldr	r2, [r7, #4]
 8003a4e:	68b9      	ldr	r1, [r7, #8]
 8003a50:	68f8      	ldr	r0, [r7, #12]
 8003a52:	f000 f87f 	bl	8003b54 <I2C_IsErrorOccurred>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e031      	b.n	8003ac4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a66:	d025      	beq.n	8003ab4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a68:	f7fe fe14 	bl	8002694 <HAL_GetTick>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	1ad3      	subs	r3, r2, r3
 8003a72:	68ba      	ldr	r2, [r7, #8]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d302      	bcc.n	8003a7e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d11a      	bne.n	8003ab4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	f003 0302 	and.w	r3, r3, #2
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d013      	beq.n	8003ab4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a90:	f043 0220 	orr.w	r2, r3, #32
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2220      	movs	r2, #32
 8003a9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e007      	b.n	8003ac4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	699b      	ldr	r3, [r3, #24]
 8003aba:	f003 0302 	and.w	r3, r3, #2
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d1c4      	bne.n	8003a4c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3710      	adds	r7, #16
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ad8:	e02f      	b.n	8003b3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	68b9      	ldr	r1, [r7, #8]
 8003ade:	68f8      	ldr	r0, [r7, #12]
 8003ae0:	f000 f838 	bl	8003b54 <I2C_IsErrorOccurred>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d001      	beq.n	8003aee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e02d      	b.n	8003b4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aee:	f7fe fdd1 	bl	8002694 <HAL_GetTick>
 8003af2:	4602      	mov	r2, r0
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	68ba      	ldr	r2, [r7, #8]
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d302      	bcc.n	8003b04 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d11a      	bne.n	8003b3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	699b      	ldr	r3, [r3, #24]
 8003b0a:	f003 0320 	and.w	r3, r3, #32
 8003b0e:	2b20      	cmp	r3, #32
 8003b10:	d013      	beq.n	8003b3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b16:	f043 0220 	orr.w	r2, r3, #32
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2220      	movs	r2, #32
 8003b22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e007      	b.n	8003b4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	699b      	ldr	r3, [r3, #24]
 8003b40:	f003 0320 	and.w	r3, r3, #32
 8003b44:	2b20      	cmp	r3, #32
 8003b46:	d1c8      	bne.n	8003ada <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b48:	2300      	movs	r3, #0
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3710      	adds	r7, #16
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
	...

08003b54 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b08a      	sub	sp, #40	@ 0x28
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b60:	2300      	movs	r3, #0
 8003b62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	699b      	ldr	r3, [r3, #24]
 8003b6c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	f003 0310 	and.w	r3, r3, #16
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d068      	beq.n	8003c52 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	2210      	movs	r2, #16
 8003b86:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003b88:	e049      	b.n	8003c1e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b90:	d045      	beq.n	8003c1e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003b92:	f7fe fd7f 	bl	8002694 <HAL_GetTick>
 8003b96:	4602      	mov	r2, r0
 8003b98:	69fb      	ldr	r3, [r7, #28]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	68ba      	ldr	r2, [r7, #8]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d302      	bcc.n	8003ba8 <I2C_IsErrorOccurred+0x54>
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d13a      	bne.n	8003c1e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003bb2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003bba:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	699b      	ldr	r3, [r3, #24]
 8003bc2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003bc6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003bca:	d121      	bne.n	8003c10 <I2C_IsErrorOccurred+0xbc>
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003bd2:	d01d      	beq.n	8003c10 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003bd4:	7cfb      	ldrb	r3, [r7, #19]
 8003bd6:	2b20      	cmp	r3, #32
 8003bd8:	d01a      	beq.n	8003c10 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	685a      	ldr	r2, [r3, #4]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003be8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003bea:	f7fe fd53 	bl	8002694 <HAL_GetTick>
 8003bee:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003bf0:	e00e      	b.n	8003c10 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003bf2:	f7fe fd4f 	bl	8002694 <HAL_GetTick>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	1ad3      	subs	r3, r2, r3
 8003bfc:	2b19      	cmp	r3, #25
 8003bfe:	d907      	bls.n	8003c10 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003c00:	6a3b      	ldr	r3, [r7, #32]
 8003c02:	f043 0320 	orr.w	r3, r3, #32
 8003c06:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003c0e:	e006      	b.n	8003c1e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	699b      	ldr	r3, [r3, #24]
 8003c16:	f003 0320 	and.w	r3, r3, #32
 8003c1a:	2b20      	cmp	r3, #32
 8003c1c:	d1e9      	bne.n	8003bf2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	699b      	ldr	r3, [r3, #24]
 8003c24:	f003 0320 	and.w	r3, r3, #32
 8003c28:	2b20      	cmp	r3, #32
 8003c2a:	d003      	beq.n	8003c34 <I2C_IsErrorOccurred+0xe0>
 8003c2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d0aa      	beq.n	8003b8a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003c34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d103      	bne.n	8003c44 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	2220      	movs	r2, #32
 8003c42:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003c44:	6a3b      	ldr	r3, [r7, #32]
 8003c46:	f043 0304 	orr.w	r3, r3, #4
 8003c4a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	699b      	ldr	r3, [r3, #24]
 8003c58:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d00b      	beq.n	8003c7c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003c64:	6a3b      	ldr	r3, [r7, #32]
 8003c66:	f043 0301 	orr.w	r3, r3, #1
 8003c6a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c74:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d00b      	beq.n	8003c9e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003c86:	6a3b      	ldr	r3, [r7, #32]
 8003c88:	f043 0308 	orr.w	r3, r3, #8
 8003c8c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c96:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d00b      	beq.n	8003cc0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003ca8:	6a3b      	ldr	r3, [r7, #32]
 8003caa:	f043 0302 	orr.w	r3, r3, #2
 8003cae:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cb8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003cc0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d01c      	beq.n	8003d02 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003cc8:	68f8      	ldr	r0, [r7, #12]
 8003cca:	f7ff fe3b 	bl	8003944 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	6859      	ldr	r1, [r3, #4]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	4b0d      	ldr	r3, [pc, #52]	@ (8003d10 <I2C_IsErrorOccurred+0x1bc>)
 8003cda:	400b      	ands	r3, r1
 8003cdc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ce2:	6a3b      	ldr	r3, [r7, #32]
 8003ce4:	431a      	orrs	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2220      	movs	r2, #32
 8003cee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003d02:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3728      	adds	r7, #40	@ 0x28
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	fe00e800 	.word	0xfe00e800

08003d14 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b087      	sub	sp, #28
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	607b      	str	r3, [r7, #4]
 8003d1e:	460b      	mov	r3, r1
 8003d20:	817b      	strh	r3, [r7, #10]
 8003d22:	4613      	mov	r3, r2
 8003d24:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003d26:	897b      	ldrh	r3, [r7, #10]
 8003d28:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003d2c:	7a7b      	ldrb	r3, [r7, #9]
 8003d2e:	041b      	lsls	r3, r3, #16
 8003d30:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003d34:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003d3a:	6a3b      	ldr	r3, [r7, #32]
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003d42:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	685a      	ldr	r2, [r3, #4]
 8003d4a:	6a3b      	ldr	r3, [r7, #32]
 8003d4c:	0d5b      	lsrs	r3, r3, #21
 8003d4e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003d52:	4b08      	ldr	r3, [pc, #32]	@ (8003d74 <I2C_TransferConfig+0x60>)
 8003d54:	430b      	orrs	r3, r1
 8003d56:	43db      	mvns	r3, r3
 8003d58:	ea02 0103 	and.w	r1, r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	697a      	ldr	r2, [r7, #20]
 8003d62:	430a      	orrs	r2, r1
 8003d64:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003d66:	bf00      	nop
 8003d68:	371c      	adds	r7, #28
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop
 8003d74:	03ff63ff 	.word	0x03ff63ff

08003d78 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b20      	cmp	r3, #32
 8003d8c:	d138      	bne.n	8003e00 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	d101      	bne.n	8003d9c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d98:	2302      	movs	r3, #2
 8003d9a:	e032      	b.n	8003e02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2224      	movs	r2, #36	@ 0x24
 8003da8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f022 0201 	bic.w	r2, r2, #1
 8003dba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003dca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	6819      	ldr	r1, [r3, #0]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	683a      	ldr	r2, [r7, #0]
 8003dd8:	430a      	orrs	r2, r1
 8003dda:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f042 0201 	orr.w	r2, r2, #1
 8003dea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2220      	movs	r2, #32
 8003df0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	e000      	b.n	8003e02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003e00:	2302      	movs	r3, #2
  }
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	370c      	adds	r7, #12
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr

08003e0e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003e0e:	b480      	push	{r7}
 8003e10:	b085      	sub	sp, #20
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	6078      	str	r0, [r7, #4]
 8003e16:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	2b20      	cmp	r3, #32
 8003e22:	d139      	bne.n	8003e98 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d101      	bne.n	8003e32 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003e2e:	2302      	movs	r3, #2
 8003e30:	e033      	b.n	8003e9a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2201      	movs	r2, #1
 8003e36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2224      	movs	r2, #36	@ 0x24
 8003e3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f022 0201 	bic.w	r2, r2, #1
 8003e50:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003e60:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	021b      	lsls	r3, r3, #8
 8003e66:	68fa      	ldr	r2, [r7, #12]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	68fa      	ldr	r2, [r7, #12]
 8003e72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f042 0201 	orr.w	r2, r2, #1
 8003e82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2220      	movs	r2, #32
 8003e88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003e94:	2300      	movs	r3, #0
 8003e96:	e000      	b.n	8003e9a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e98:	2302      	movs	r3, #2
  }
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3714      	adds	r7, #20
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr
	...

08003ea8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003eac:	4b05      	ldr	r3, [pc, #20]	@ (8003ec4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a04      	ldr	r2, [pc, #16]	@ (8003ec4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003eb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003eb6:	6013      	str	r3, [r2, #0]
}
 8003eb8:	bf00      	nop
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	40007000 	.word	0x40007000

08003ec8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b082      	sub	sp, #8
 8003ecc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003ed2:	4b23      	ldr	r3, [pc, #140]	@ (8003f60 <HAL_PWREx_EnableOverDrive+0x98>)
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed6:	4a22      	ldr	r2, [pc, #136]	@ (8003f60 <HAL_PWREx_EnableOverDrive+0x98>)
 8003ed8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003edc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ede:	4b20      	ldr	r3, [pc, #128]	@ (8003f60 <HAL_PWREx_EnableOverDrive+0x98>)
 8003ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ee6:	603b      	str	r3, [r7, #0]
 8003ee8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003eea:	4b1e      	ldr	r3, [pc, #120]	@ (8003f64 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a1d      	ldr	r2, [pc, #116]	@ (8003f64 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003ef0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ef4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ef6:	f7fe fbcd 	bl	8002694 <HAL_GetTick>
 8003efa:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003efc:	e009      	b.n	8003f12 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003efe:	f7fe fbc9 	bl	8002694 <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003f0c:	d901      	bls.n	8003f12 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003f0e:	2303      	movs	r3, #3
 8003f10:	e022      	b.n	8003f58 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003f12:	4b14      	ldr	r3, [pc, #80]	@ (8003f64 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f1e:	d1ee      	bne.n	8003efe <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003f20:	4b10      	ldr	r3, [pc, #64]	@ (8003f64 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a0f      	ldr	r2, [pc, #60]	@ (8003f64 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003f26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f2a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003f2c:	f7fe fbb2 	bl	8002694 <HAL_GetTick>
 8003f30:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003f32:	e009      	b.n	8003f48 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003f34:	f7fe fbae 	bl	8002694 <HAL_GetTick>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	1ad3      	subs	r3, r2, r3
 8003f3e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003f42:	d901      	bls.n	8003f48 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003f44:	2303      	movs	r3, #3
 8003f46:	e007      	b.n	8003f58 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003f48:	4b06      	ldr	r3, [pc, #24]	@ (8003f64 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f50:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f54:	d1ee      	bne.n	8003f34 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003f56:	2300      	movs	r3, #0
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3708      	adds	r7, #8
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	40023800 	.word	0x40023800
 8003f64:	40007000 	.word	0x40007000

08003f68 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b086      	sub	sp, #24
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003f70:	2300      	movs	r3, #0
 8003f72:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e29b      	b.n	80044b6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0301 	and.w	r3, r3, #1
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	f000 8087 	beq.w	800409a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f8c:	4b96      	ldr	r3, [pc, #600]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f003 030c 	and.w	r3, r3, #12
 8003f94:	2b04      	cmp	r3, #4
 8003f96:	d00c      	beq.n	8003fb2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f98:	4b93      	ldr	r3, [pc, #588]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	f003 030c 	and.w	r3, r3, #12
 8003fa0:	2b08      	cmp	r3, #8
 8003fa2:	d112      	bne.n	8003fca <HAL_RCC_OscConfig+0x62>
 8003fa4:	4b90      	ldr	r3, [pc, #576]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fb0:	d10b      	bne.n	8003fca <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fb2:	4b8d      	ldr	r3, [pc, #564]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d06c      	beq.n	8004098 <HAL_RCC_OscConfig+0x130>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d168      	bne.n	8004098 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e275      	b.n	80044b6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fd2:	d106      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x7a>
 8003fd4:	4b84      	ldr	r3, [pc, #528]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a83      	ldr	r2, [pc, #524]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8003fda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fde:	6013      	str	r3, [r2, #0]
 8003fe0:	e02e      	b.n	8004040 <HAL_RCC_OscConfig+0xd8>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d10c      	bne.n	8004004 <HAL_RCC_OscConfig+0x9c>
 8003fea:	4b7f      	ldr	r3, [pc, #508]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a7e      	ldr	r2, [pc, #504]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8003ff0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ff4:	6013      	str	r3, [r2, #0]
 8003ff6:	4b7c      	ldr	r3, [pc, #496]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a7b      	ldr	r2, [pc, #492]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8003ffc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004000:	6013      	str	r3, [r2, #0]
 8004002:	e01d      	b.n	8004040 <HAL_RCC_OscConfig+0xd8>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800400c:	d10c      	bne.n	8004028 <HAL_RCC_OscConfig+0xc0>
 800400e:	4b76      	ldr	r3, [pc, #472]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a75      	ldr	r2, [pc, #468]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8004014:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004018:	6013      	str	r3, [r2, #0]
 800401a:	4b73      	ldr	r3, [pc, #460]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a72      	ldr	r2, [pc, #456]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8004020:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004024:	6013      	str	r3, [r2, #0]
 8004026:	e00b      	b.n	8004040 <HAL_RCC_OscConfig+0xd8>
 8004028:	4b6f      	ldr	r3, [pc, #444]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a6e      	ldr	r2, [pc, #440]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 800402e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004032:	6013      	str	r3, [r2, #0]
 8004034:	4b6c      	ldr	r3, [pc, #432]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a6b      	ldr	r2, [pc, #428]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 800403a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800403e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d013      	beq.n	8004070 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004048:	f7fe fb24 	bl	8002694 <HAL_GetTick>
 800404c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800404e:	e008      	b.n	8004062 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004050:	f7fe fb20 	bl	8002694 <HAL_GetTick>
 8004054:	4602      	mov	r2, r0
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	2b64      	cmp	r3, #100	@ 0x64
 800405c:	d901      	bls.n	8004062 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e229      	b.n	80044b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004062:	4b61      	ldr	r3, [pc, #388]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d0f0      	beq.n	8004050 <HAL_RCC_OscConfig+0xe8>
 800406e:	e014      	b.n	800409a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004070:	f7fe fb10 	bl	8002694 <HAL_GetTick>
 8004074:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004076:	e008      	b.n	800408a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004078:	f7fe fb0c 	bl	8002694 <HAL_GetTick>
 800407c:	4602      	mov	r2, r0
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	1ad3      	subs	r3, r2, r3
 8004082:	2b64      	cmp	r3, #100	@ 0x64
 8004084:	d901      	bls.n	800408a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	e215      	b.n	80044b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800408a:	4b57      	ldr	r3, [pc, #348]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d1f0      	bne.n	8004078 <HAL_RCC_OscConfig+0x110>
 8004096:	e000      	b.n	800409a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004098:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0302 	and.w	r3, r3, #2
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d069      	beq.n	800417a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80040a6:	4b50      	ldr	r3, [pc, #320]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	f003 030c 	and.w	r3, r3, #12
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d00b      	beq.n	80040ca <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80040b2:	4b4d      	ldr	r3, [pc, #308]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	f003 030c 	and.w	r3, r3, #12
 80040ba:	2b08      	cmp	r3, #8
 80040bc:	d11c      	bne.n	80040f8 <HAL_RCC_OscConfig+0x190>
 80040be:	4b4a      	ldr	r3, [pc, #296]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d116      	bne.n	80040f8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040ca:	4b47      	ldr	r3, [pc, #284]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 0302 	and.w	r3, r3, #2
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d005      	beq.n	80040e2 <HAL_RCC_OscConfig+0x17a>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	68db      	ldr	r3, [r3, #12]
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d001      	beq.n	80040e2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e1e9      	b.n	80044b6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040e2:	4b41      	ldr	r3, [pc, #260]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	691b      	ldr	r3, [r3, #16]
 80040ee:	00db      	lsls	r3, r3, #3
 80040f0:	493d      	ldr	r1, [pc, #244]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 80040f2:	4313      	orrs	r3, r2
 80040f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040f6:	e040      	b.n	800417a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d023      	beq.n	8004148 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004100:	4b39      	ldr	r3, [pc, #228]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a38      	ldr	r2, [pc, #224]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8004106:	f043 0301 	orr.w	r3, r3, #1
 800410a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800410c:	f7fe fac2 	bl	8002694 <HAL_GetTick>
 8004110:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004112:	e008      	b.n	8004126 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004114:	f7fe fabe 	bl	8002694 <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	2b02      	cmp	r3, #2
 8004120:	d901      	bls.n	8004126 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004122:	2303      	movs	r3, #3
 8004124:	e1c7      	b.n	80044b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004126:	4b30      	ldr	r3, [pc, #192]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d0f0      	beq.n	8004114 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004132:	4b2d      	ldr	r3, [pc, #180]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	691b      	ldr	r3, [r3, #16]
 800413e:	00db      	lsls	r3, r3, #3
 8004140:	4929      	ldr	r1, [pc, #164]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8004142:	4313      	orrs	r3, r2
 8004144:	600b      	str	r3, [r1, #0]
 8004146:	e018      	b.n	800417a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004148:	4b27      	ldr	r3, [pc, #156]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a26      	ldr	r2, [pc, #152]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 800414e:	f023 0301 	bic.w	r3, r3, #1
 8004152:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004154:	f7fe fa9e 	bl	8002694 <HAL_GetTick>
 8004158:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800415a:	e008      	b.n	800416e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800415c:	f7fe fa9a 	bl	8002694 <HAL_GetTick>
 8004160:	4602      	mov	r2, r0
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	1ad3      	subs	r3, r2, r3
 8004166:	2b02      	cmp	r3, #2
 8004168:	d901      	bls.n	800416e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e1a3      	b.n	80044b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800416e:	4b1e      	ldr	r3, [pc, #120]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	2b00      	cmp	r3, #0
 8004178:	d1f0      	bne.n	800415c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 0308 	and.w	r3, r3, #8
 8004182:	2b00      	cmp	r3, #0
 8004184:	d038      	beq.n	80041f8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	695b      	ldr	r3, [r3, #20]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d019      	beq.n	80041c2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800418e:	4b16      	ldr	r3, [pc, #88]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8004190:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004192:	4a15      	ldr	r2, [pc, #84]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 8004194:	f043 0301 	orr.w	r3, r3, #1
 8004198:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800419a:	f7fe fa7b 	bl	8002694 <HAL_GetTick>
 800419e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041a0:	e008      	b.n	80041b4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041a2:	f7fe fa77 	bl	8002694 <HAL_GetTick>
 80041a6:	4602      	mov	r2, r0
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d901      	bls.n	80041b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e180      	b.n	80044b6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041b4:	4b0c      	ldr	r3, [pc, #48]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 80041b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041b8:	f003 0302 	and.w	r3, r3, #2
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d0f0      	beq.n	80041a2 <HAL_RCC_OscConfig+0x23a>
 80041c0:	e01a      	b.n	80041f8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041c2:	4b09      	ldr	r3, [pc, #36]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 80041c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041c6:	4a08      	ldr	r2, [pc, #32]	@ (80041e8 <HAL_RCC_OscConfig+0x280>)
 80041c8:	f023 0301 	bic.w	r3, r3, #1
 80041cc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041ce:	f7fe fa61 	bl	8002694 <HAL_GetTick>
 80041d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041d4:	e00a      	b.n	80041ec <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041d6:	f7fe fa5d 	bl	8002694 <HAL_GetTick>
 80041da:	4602      	mov	r2, r0
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	1ad3      	subs	r3, r2, r3
 80041e0:	2b02      	cmp	r3, #2
 80041e2:	d903      	bls.n	80041ec <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80041e4:	2303      	movs	r3, #3
 80041e6:	e166      	b.n	80044b6 <HAL_RCC_OscConfig+0x54e>
 80041e8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041ec:	4b92      	ldr	r3, [pc, #584]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 80041ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041f0:	f003 0302 	and.w	r3, r3, #2
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d1ee      	bne.n	80041d6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 0304 	and.w	r3, r3, #4
 8004200:	2b00      	cmp	r3, #0
 8004202:	f000 80a4 	beq.w	800434e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004206:	4b8c      	ldr	r3, [pc, #560]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 8004208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800420a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d10d      	bne.n	800422e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004212:	4b89      	ldr	r3, [pc, #548]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 8004214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004216:	4a88      	ldr	r2, [pc, #544]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 8004218:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800421c:	6413      	str	r3, [r2, #64]	@ 0x40
 800421e:	4b86      	ldr	r3, [pc, #536]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 8004220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004222:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004226:	60bb      	str	r3, [r7, #8]
 8004228:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800422a:	2301      	movs	r3, #1
 800422c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800422e:	4b83      	ldr	r3, [pc, #524]	@ (800443c <HAL_RCC_OscConfig+0x4d4>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004236:	2b00      	cmp	r3, #0
 8004238:	d118      	bne.n	800426c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800423a:	4b80      	ldr	r3, [pc, #512]	@ (800443c <HAL_RCC_OscConfig+0x4d4>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a7f      	ldr	r2, [pc, #508]	@ (800443c <HAL_RCC_OscConfig+0x4d4>)
 8004240:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004244:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004246:	f7fe fa25 	bl	8002694 <HAL_GetTick>
 800424a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800424c:	e008      	b.n	8004260 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800424e:	f7fe fa21 	bl	8002694 <HAL_GetTick>
 8004252:	4602      	mov	r2, r0
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	1ad3      	subs	r3, r2, r3
 8004258:	2b64      	cmp	r3, #100	@ 0x64
 800425a:	d901      	bls.n	8004260 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800425c:	2303      	movs	r3, #3
 800425e:	e12a      	b.n	80044b6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004260:	4b76      	ldr	r3, [pc, #472]	@ (800443c <HAL_RCC_OscConfig+0x4d4>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004268:	2b00      	cmp	r3, #0
 800426a:	d0f0      	beq.n	800424e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	2b01      	cmp	r3, #1
 8004272:	d106      	bne.n	8004282 <HAL_RCC_OscConfig+0x31a>
 8004274:	4b70      	ldr	r3, [pc, #448]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 8004276:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004278:	4a6f      	ldr	r2, [pc, #444]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 800427a:	f043 0301 	orr.w	r3, r3, #1
 800427e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004280:	e02d      	b.n	80042de <HAL_RCC_OscConfig+0x376>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d10c      	bne.n	80042a4 <HAL_RCC_OscConfig+0x33c>
 800428a:	4b6b      	ldr	r3, [pc, #428]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 800428c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800428e:	4a6a      	ldr	r2, [pc, #424]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 8004290:	f023 0301 	bic.w	r3, r3, #1
 8004294:	6713      	str	r3, [r2, #112]	@ 0x70
 8004296:	4b68      	ldr	r3, [pc, #416]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 8004298:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800429a:	4a67      	ldr	r2, [pc, #412]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 800429c:	f023 0304 	bic.w	r3, r3, #4
 80042a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80042a2:	e01c      	b.n	80042de <HAL_RCC_OscConfig+0x376>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	2b05      	cmp	r3, #5
 80042aa:	d10c      	bne.n	80042c6 <HAL_RCC_OscConfig+0x35e>
 80042ac:	4b62      	ldr	r3, [pc, #392]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 80042ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042b0:	4a61      	ldr	r2, [pc, #388]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 80042b2:	f043 0304 	orr.w	r3, r3, #4
 80042b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80042b8:	4b5f      	ldr	r3, [pc, #380]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 80042ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042bc:	4a5e      	ldr	r2, [pc, #376]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 80042be:	f043 0301 	orr.w	r3, r3, #1
 80042c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80042c4:	e00b      	b.n	80042de <HAL_RCC_OscConfig+0x376>
 80042c6:	4b5c      	ldr	r3, [pc, #368]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 80042c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042ca:	4a5b      	ldr	r2, [pc, #364]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 80042cc:	f023 0301 	bic.w	r3, r3, #1
 80042d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80042d2:	4b59      	ldr	r3, [pc, #356]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 80042d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042d6:	4a58      	ldr	r2, [pc, #352]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 80042d8:	f023 0304 	bic.w	r3, r3, #4
 80042dc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d015      	beq.n	8004312 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042e6:	f7fe f9d5 	bl	8002694 <HAL_GetTick>
 80042ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042ec:	e00a      	b.n	8004304 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042ee:	f7fe f9d1 	bl	8002694 <HAL_GetTick>
 80042f2:	4602      	mov	r2, r0
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	1ad3      	subs	r3, r2, r3
 80042f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d901      	bls.n	8004304 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e0d8      	b.n	80044b6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004304:	4b4c      	ldr	r3, [pc, #304]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 8004306:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004308:	f003 0302 	and.w	r3, r3, #2
 800430c:	2b00      	cmp	r3, #0
 800430e:	d0ee      	beq.n	80042ee <HAL_RCC_OscConfig+0x386>
 8004310:	e014      	b.n	800433c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004312:	f7fe f9bf 	bl	8002694 <HAL_GetTick>
 8004316:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004318:	e00a      	b.n	8004330 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800431a:	f7fe f9bb 	bl	8002694 <HAL_GetTick>
 800431e:	4602      	mov	r2, r0
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004328:	4293      	cmp	r3, r2
 800432a:	d901      	bls.n	8004330 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800432c:	2303      	movs	r3, #3
 800432e:	e0c2      	b.n	80044b6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004330:	4b41      	ldr	r3, [pc, #260]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 8004332:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004334:	f003 0302 	and.w	r3, r3, #2
 8004338:	2b00      	cmp	r3, #0
 800433a:	d1ee      	bne.n	800431a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800433c:	7dfb      	ldrb	r3, [r7, #23]
 800433e:	2b01      	cmp	r3, #1
 8004340:	d105      	bne.n	800434e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004342:	4b3d      	ldr	r3, [pc, #244]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 8004344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004346:	4a3c      	ldr	r2, [pc, #240]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 8004348:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800434c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	699b      	ldr	r3, [r3, #24]
 8004352:	2b00      	cmp	r3, #0
 8004354:	f000 80ae 	beq.w	80044b4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004358:	4b37      	ldr	r3, [pc, #220]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	f003 030c 	and.w	r3, r3, #12
 8004360:	2b08      	cmp	r3, #8
 8004362:	d06d      	beq.n	8004440 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	699b      	ldr	r3, [r3, #24]
 8004368:	2b02      	cmp	r3, #2
 800436a:	d14b      	bne.n	8004404 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800436c:	4b32      	ldr	r3, [pc, #200]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a31      	ldr	r2, [pc, #196]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 8004372:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004376:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004378:	f7fe f98c 	bl	8002694 <HAL_GetTick>
 800437c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800437e:	e008      	b.n	8004392 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004380:	f7fe f988 	bl	8002694 <HAL_GetTick>
 8004384:	4602      	mov	r2, r0
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	2b02      	cmp	r3, #2
 800438c:	d901      	bls.n	8004392 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800438e:	2303      	movs	r3, #3
 8004390:	e091      	b.n	80044b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004392:	4b29      	ldr	r3, [pc, #164]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800439a:	2b00      	cmp	r3, #0
 800439c:	d1f0      	bne.n	8004380 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	69da      	ldr	r2, [r3, #28]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6a1b      	ldr	r3, [r3, #32]
 80043a6:	431a      	orrs	r2, r3
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ac:	019b      	lsls	r3, r3, #6
 80043ae:	431a      	orrs	r2, r3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043b4:	085b      	lsrs	r3, r3, #1
 80043b6:	3b01      	subs	r3, #1
 80043b8:	041b      	lsls	r3, r3, #16
 80043ba:	431a      	orrs	r2, r3
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c0:	061b      	lsls	r3, r3, #24
 80043c2:	431a      	orrs	r2, r3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043c8:	071b      	lsls	r3, r3, #28
 80043ca:	491b      	ldr	r1, [pc, #108]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 80043cc:	4313      	orrs	r3, r2
 80043ce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043d0:	4b19      	ldr	r3, [pc, #100]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a18      	ldr	r2, [pc, #96]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 80043d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043dc:	f7fe f95a 	bl	8002694 <HAL_GetTick>
 80043e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043e2:	e008      	b.n	80043f6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043e4:	f7fe f956 	bl	8002694 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	2b02      	cmp	r3, #2
 80043f0:	d901      	bls.n	80043f6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	e05f      	b.n	80044b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043f6:	4b10      	ldr	r3, [pc, #64]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d0f0      	beq.n	80043e4 <HAL_RCC_OscConfig+0x47c>
 8004402:	e057      	b.n	80044b4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004404:	4b0c      	ldr	r3, [pc, #48]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a0b      	ldr	r2, [pc, #44]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 800440a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800440e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004410:	f7fe f940 	bl	8002694 <HAL_GetTick>
 8004414:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004416:	e008      	b.n	800442a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004418:	f7fe f93c 	bl	8002694 <HAL_GetTick>
 800441c:	4602      	mov	r2, r0
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	2b02      	cmp	r3, #2
 8004424:	d901      	bls.n	800442a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e045      	b.n	80044b6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800442a:	4b03      	ldr	r3, [pc, #12]	@ (8004438 <HAL_RCC_OscConfig+0x4d0>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d1f0      	bne.n	8004418 <HAL_RCC_OscConfig+0x4b0>
 8004436:	e03d      	b.n	80044b4 <HAL_RCC_OscConfig+0x54c>
 8004438:	40023800 	.word	0x40023800
 800443c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004440:	4b1f      	ldr	r3, [pc, #124]	@ (80044c0 <HAL_RCC_OscConfig+0x558>)
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	2b01      	cmp	r3, #1
 800444c:	d030      	beq.n	80044b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004458:	429a      	cmp	r2, r3
 800445a:	d129      	bne.n	80044b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004466:	429a      	cmp	r2, r3
 8004468:	d122      	bne.n	80044b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800446a:	68fa      	ldr	r2, [r7, #12]
 800446c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004470:	4013      	ands	r3, r2
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004476:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004478:	4293      	cmp	r3, r2
 800447a:	d119      	bne.n	80044b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004486:	085b      	lsrs	r3, r3, #1
 8004488:	3b01      	subs	r3, #1
 800448a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800448c:	429a      	cmp	r2, r3
 800448e:	d10f      	bne.n	80044b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800449a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800449c:	429a      	cmp	r2, r3
 800449e:	d107      	bne.n	80044b0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044aa:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d001      	beq.n	80044b4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	e000      	b.n	80044b6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3718      	adds	r7, #24
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	40023800 	.word	0x40023800

080044c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
 80044cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80044ce:	2300      	movs	r3, #0
 80044d0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d101      	bne.n	80044dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	e0d0      	b.n	800467e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80044dc:	4b6a      	ldr	r3, [pc, #424]	@ (8004688 <HAL_RCC_ClockConfig+0x1c4>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 030f 	and.w	r3, r3, #15
 80044e4:	683a      	ldr	r2, [r7, #0]
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d910      	bls.n	800450c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044ea:	4b67      	ldr	r3, [pc, #412]	@ (8004688 <HAL_RCC_ClockConfig+0x1c4>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f023 020f 	bic.w	r2, r3, #15
 80044f2:	4965      	ldr	r1, [pc, #404]	@ (8004688 <HAL_RCC_ClockConfig+0x1c4>)
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044fa:	4b63      	ldr	r3, [pc, #396]	@ (8004688 <HAL_RCC_ClockConfig+0x1c4>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 030f 	and.w	r3, r3, #15
 8004502:	683a      	ldr	r2, [r7, #0]
 8004504:	429a      	cmp	r2, r3
 8004506:	d001      	beq.n	800450c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e0b8      	b.n	800467e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f003 0302 	and.w	r3, r3, #2
 8004514:	2b00      	cmp	r3, #0
 8004516:	d020      	beq.n	800455a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0304 	and.w	r3, r3, #4
 8004520:	2b00      	cmp	r3, #0
 8004522:	d005      	beq.n	8004530 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004524:	4b59      	ldr	r3, [pc, #356]	@ (800468c <HAL_RCC_ClockConfig+0x1c8>)
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	4a58      	ldr	r2, [pc, #352]	@ (800468c <HAL_RCC_ClockConfig+0x1c8>)
 800452a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800452e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 0308 	and.w	r3, r3, #8
 8004538:	2b00      	cmp	r3, #0
 800453a:	d005      	beq.n	8004548 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800453c:	4b53      	ldr	r3, [pc, #332]	@ (800468c <HAL_RCC_ClockConfig+0x1c8>)
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	4a52      	ldr	r2, [pc, #328]	@ (800468c <HAL_RCC_ClockConfig+0x1c8>)
 8004542:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004546:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004548:	4b50      	ldr	r3, [pc, #320]	@ (800468c <HAL_RCC_ClockConfig+0x1c8>)
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	494d      	ldr	r1, [pc, #308]	@ (800468c <HAL_RCC_ClockConfig+0x1c8>)
 8004556:	4313      	orrs	r3, r2
 8004558:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0301 	and.w	r3, r3, #1
 8004562:	2b00      	cmp	r3, #0
 8004564:	d040      	beq.n	80045e8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	2b01      	cmp	r3, #1
 800456c:	d107      	bne.n	800457e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800456e:	4b47      	ldr	r3, [pc, #284]	@ (800468c <HAL_RCC_ClockConfig+0x1c8>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004576:	2b00      	cmp	r3, #0
 8004578:	d115      	bne.n	80045a6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e07f      	b.n	800467e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	2b02      	cmp	r3, #2
 8004584:	d107      	bne.n	8004596 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004586:	4b41      	ldr	r3, [pc, #260]	@ (800468c <HAL_RCC_ClockConfig+0x1c8>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800458e:	2b00      	cmp	r3, #0
 8004590:	d109      	bne.n	80045a6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e073      	b.n	800467e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004596:	4b3d      	ldr	r3, [pc, #244]	@ (800468c <HAL_RCC_ClockConfig+0x1c8>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0302 	and.w	r3, r3, #2
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d101      	bne.n	80045a6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e06b      	b.n	800467e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045a6:	4b39      	ldr	r3, [pc, #228]	@ (800468c <HAL_RCC_ClockConfig+0x1c8>)
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	f023 0203 	bic.w	r2, r3, #3
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	4936      	ldr	r1, [pc, #216]	@ (800468c <HAL_RCC_ClockConfig+0x1c8>)
 80045b4:	4313      	orrs	r3, r2
 80045b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045b8:	f7fe f86c 	bl	8002694 <HAL_GetTick>
 80045bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045be:	e00a      	b.n	80045d6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045c0:	f7fe f868 	bl	8002694 <HAL_GetTick>
 80045c4:	4602      	mov	r2, r0
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	1ad3      	subs	r3, r2, r3
 80045ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d901      	bls.n	80045d6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80045d2:	2303      	movs	r3, #3
 80045d4:	e053      	b.n	800467e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045d6:	4b2d      	ldr	r3, [pc, #180]	@ (800468c <HAL_RCC_ClockConfig+0x1c8>)
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	f003 020c 	and.w	r2, r3, #12
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d1eb      	bne.n	80045c0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045e8:	4b27      	ldr	r3, [pc, #156]	@ (8004688 <HAL_RCC_ClockConfig+0x1c4>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f003 030f 	and.w	r3, r3, #15
 80045f0:	683a      	ldr	r2, [r7, #0]
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d210      	bcs.n	8004618 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045f6:	4b24      	ldr	r3, [pc, #144]	@ (8004688 <HAL_RCC_ClockConfig+0x1c4>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f023 020f 	bic.w	r2, r3, #15
 80045fe:	4922      	ldr	r1, [pc, #136]	@ (8004688 <HAL_RCC_ClockConfig+0x1c4>)
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	4313      	orrs	r3, r2
 8004604:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004606:	4b20      	ldr	r3, [pc, #128]	@ (8004688 <HAL_RCC_ClockConfig+0x1c4>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f003 030f 	and.w	r3, r3, #15
 800460e:	683a      	ldr	r2, [r7, #0]
 8004610:	429a      	cmp	r2, r3
 8004612:	d001      	beq.n	8004618 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	e032      	b.n	800467e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 0304 	and.w	r3, r3, #4
 8004620:	2b00      	cmp	r3, #0
 8004622:	d008      	beq.n	8004636 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004624:	4b19      	ldr	r3, [pc, #100]	@ (800468c <HAL_RCC_ClockConfig+0x1c8>)
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	4916      	ldr	r1, [pc, #88]	@ (800468c <HAL_RCC_ClockConfig+0x1c8>)
 8004632:	4313      	orrs	r3, r2
 8004634:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 0308 	and.w	r3, r3, #8
 800463e:	2b00      	cmp	r3, #0
 8004640:	d009      	beq.n	8004656 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004642:	4b12      	ldr	r3, [pc, #72]	@ (800468c <HAL_RCC_ClockConfig+0x1c8>)
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	691b      	ldr	r3, [r3, #16]
 800464e:	00db      	lsls	r3, r3, #3
 8004650:	490e      	ldr	r1, [pc, #56]	@ (800468c <HAL_RCC_ClockConfig+0x1c8>)
 8004652:	4313      	orrs	r3, r2
 8004654:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004656:	f000 f821 	bl	800469c <HAL_RCC_GetSysClockFreq>
 800465a:	4602      	mov	r2, r0
 800465c:	4b0b      	ldr	r3, [pc, #44]	@ (800468c <HAL_RCC_ClockConfig+0x1c8>)
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	091b      	lsrs	r3, r3, #4
 8004662:	f003 030f 	and.w	r3, r3, #15
 8004666:	490a      	ldr	r1, [pc, #40]	@ (8004690 <HAL_RCC_ClockConfig+0x1cc>)
 8004668:	5ccb      	ldrb	r3, [r1, r3]
 800466a:	fa22 f303 	lsr.w	r3, r2, r3
 800466e:	4a09      	ldr	r2, [pc, #36]	@ (8004694 <HAL_RCC_ClockConfig+0x1d0>)
 8004670:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004672:	4b09      	ldr	r3, [pc, #36]	@ (8004698 <HAL_RCC_ClockConfig+0x1d4>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4618      	mov	r0, r3
 8004678:	f7fd ffc8 	bl	800260c <HAL_InitTick>

  return HAL_OK;
 800467c:	2300      	movs	r3, #0
}
 800467e:	4618      	mov	r0, r3
 8004680:	3710      	adds	r7, #16
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}
 8004686:	bf00      	nop
 8004688:	40023c00 	.word	0x40023c00
 800468c:	40023800 	.word	0x40023800
 8004690:	0800804c 	.word	0x0800804c
 8004694:	20000000 	.word	0x20000000
 8004698:	20000004 	.word	0x20000004

0800469c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800469c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046a0:	b094      	sub	sp, #80	@ 0x50
 80046a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80046a4:	2300      	movs	r3, #0
 80046a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80046a8:	2300      	movs	r3, #0
 80046aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046ac:	2300      	movs	r3, #0
 80046ae:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80046b0:	2300      	movs	r3, #0
 80046b2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046b4:	4b79      	ldr	r3, [pc, #484]	@ (800489c <HAL_RCC_GetSysClockFreq+0x200>)
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	f003 030c 	and.w	r3, r3, #12
 80046bc:	2b08      	cmp	r3, #8
 80046be:	d00d      	beq.n	80046dc <HAL_RCC_GetSysClockFreq+0x40>
 80046c0:	2b08      	cmp	r3, #8
 80046c2:	f200 80e1 	bhi.w	8004888 <HAL_RCC_GetSysClockFreq+0x1ec>
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d002      	beq.n	80046d0 <HAL_RCC_GetSysClockFreq+0x34>
 80046ca:	2b04      	cmp	r3, #4
 80046cc:	d003      	beq.n	80046d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80046ce:	e0db      	b.n	8004888 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80046d0:	4b73      	ldr	r3, [pc, #460]	@ (80048a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80046d2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80046d4:	e0db      	b.n	800488e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80046d6:	4b73      	ldr	r3, [pc, #460]	@ (80048a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80046d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80046da:	e0d8      	b.n	800488e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80046dc:	4b6f      	ldr	r3, [pc, #444]	@ (800489c <HAL_RCC_GetSysClockFreq+0x200>)
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80046e4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80046e6:	4b6d      	ldr	r3, [pc, #436]	@ (800489c <HAL_RCC_GetSysClockFreq+0x200>)
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d063      	beq.n	80047ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046f2:	4b6a      	ldr	r3, [pc, #424]	@ (800489c <HAL_RCC_GetSysClockFreq+0x200>)
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	099b      	lsrs	r3, r3, #6
 80046f8:	2200      	movs	r2, #0
 80046fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80046fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80046fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004700:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004704:	633b      	str	r3, [r7, #48]	@ 0x30
 8004706:	2300      	movs	r3, #0
 8004708:	637b      	str	r3, [r7, #52]	@ 0x34
 800470a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800470e:	4622      	mov	r2, r4
 8004710:	462b      	mov	r3, r5
 8004712:	f04f 0000 	mov.w	r0, #0
 8004716:	f04f 0100 	mov.w	r1, #0
 800471a:	0159      	lsls	r1, r3, #5
 800471c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004720:	0150      	lsls	r0, r2, #5
 8004722:	4602      	mov	r2, r0
 8004724:	460b      	mov	r3, r1
 8004726:	4621      	mov	r1, r4
 8004728:	1a51      	subs	r1, r2, r1
 800472a:	6139      	str	r1, [r7, #16]
 800472c:	4629      	mov	r1, r5
 800472e:	eb63 0301 	sbc.w	r3, r3, r1
 8004732:	617b      	str	r3, [r7, #20]
 8004734:	f04f 0200 	mov.w	r2, #0
 8004738:	f04f 0300 	mov.w	r3, #0
 800473c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004740:	4659      	mov	r1, fp
 8004742:	018b      	lsls	r3, r1, #6
 8004744:	4651      	mov	r1, sl
 8004746:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800474a:	4651      	mov	r1, sl
 800474c:	018a      	lsls	r2, r1, #6
 800474e:	4651      	mov	r1, sl
 8004750:	ebb2 0801 	subs.w	r8, r2, r1
 8004754:	4659      	mov	r1, fp
 8004756:	eb63 0901 	sbc.w	r9, r3, r1
 800475a:	f04f 0200 	mov.w	r2, #0
 800475e:	f04f 0300 	mov.w	r3, #0
 8004762:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004766:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800476a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800476e:	4690      	mov	r8, r2
 8004770:	4699      	mov	r9, r3
 8004772:	4623      	mov	r3, r4
 8004774:	eb18 0303 	adds.w	r3, r8, r3
 8004778:	60bb      	str	r3, [r7, #8]
 800477a:	462b      	mov	r3, r5
 800477c:	eb49 0303 	adc.w	r3, r9, r3
 8004780:	60fb      	str	r3, [r7, #12]
 8004782:	f04f 0200 	mov.w	r2, #0
 8004786:	f04f 0300 	mov.w	r3, #0
 800478a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800478e:	4629      	mov	r1, r5
 8004790:	024b      	lsls	r3, r1, #9
 8004792:	4621      	mov	r1, r4
 8004794:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004798:	4621      	mov	r1, r4
 800479a:	024a      	lsls	r2, r1, #9
 800479c:	4610      	mov	r0, r2
 800479e:	4619      	mov	r1, r3
 80047a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047a2:	2200      	movs	r2, #0
 80047a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80047a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80047a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80047ac:	f7fb fd98 	bl	80002e0 <__aeabi_uldivmod>
 80047b0:	4602      	mov	r2, r0
 80047b2:	460b      	mov	r3, r1
 80047b4:	4613      	mov	r3, r2
 80047b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80047b8:	e058      	b.n	800486c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047ba:	4b38      	ldr	r3, [pc, #224]	@ (800489c <HAL_RCC_GetSysClockFreq+0x200>)
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	099b      	lsrs	r3, r3, #6
 80047c0:	2200      	movs	r2, #0
 80047c2:	4618      	mov	r0, r3
 80047c4:	4611      	mov	r1, r2
 80047c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80047ca:	623b      	str	r3, [r7, #32]
 80047cc:	2300      	movs	r3, #0
 80047ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80047d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80047d4:	4642      	mov	r2, r8
 80047d6:	464b      	mov	r3, r9
 80047d8:	f04f 0000 	mov.w	r0, #0
 80047dc:	f04f 0100 	mov.w	r1, #0
 80047e0:	0159      	lsls	r1, r3, #5
 80047e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047e6:	0150      	lsls	r0, r2, #5
 80047e8:	4602      	mov	r2, r0
 80047ea:	460b      	mov	r3, r1
 80047ec:	4641      	mov	r1, r8
 80047ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80047f2:	4649      	mov	r1, r9
 80047f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80047f8:	f04f 0200 	mov.w	r2, #0
 80047fc:	f04f 0300 	mov.w	r3, #0
 8004800:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004804:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004808:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800480c:	ebb2 040a 	subs.w	r4, r2, sl
 8004810:	eb63 050b 	sbc.w	r5, r3, fp
 8004814:	f04f 0200 	mov.w	r2, #0
 8004818:	f04f 0300 	mov.w	r3, #0
 800481c:	00eb      	lsls	r3, r5, #3
 800481e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004822:	00e2      	lsls	r2, r4, #3
 8004824:	4614      	mov	r4, r2
 8004826:	461d      	mov	r5, r3
 8004828:	4643      	mov	r3, r8
 800482a:	18e3      	adds	r3, r4, r3
 800482c:	603b      	str	r3, [r7, #0]
 800482e:	464b      	mov	r3, r9
 8004830:	eb45 0303 	adc.w	r3, r5, r3
 8004834:	607b      	str	r3, [r7, #4]
 8004836:	f04f 0200 	mov.w	r2, #0
 800483a:	f04f 0300 	mov.w	r3, #0
 800483e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004842:	4629      	mov	r1, r5
 8004844:	028b      	lsls	r3, r1, #10
 8004846:	4621      	mov	r1, r4
 8004848:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800484c:	4621      	mov	r1, r4
 800484e:	028a      	lsls	r2, r1, #10
 8004850:	4610      	mov	r0, r2
 8004852:	4619      	mov	r1, r3
 8004854:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004856:	2200      	movs	r2, #0
 8004858:	61bb      	str	r3, [r7, #24]
 800485a:	61fa      	str	r2, [r7, #28]
 800485c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004860:	f7fb fd3e 	bl	80002e0 <__aeabi_uldivmod>
 8004864:	4602      	mov	r2, r0
 8004866:	460b      	mov	r3, r1
 8004868:	4613      	mov	r3, r2
 800486a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800486c:	4b0b      	ldr	r3, [pc, #44]	@ (800489c <HAL_RCC_GetSysClockFreq+0x200>)
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	0c1b      	lsrs	r3, r3, #16
 8004872:	f003 0303 	and.w	r3, r3, #3
 8004876:	3301      	adds	r3, #1
 8004878:	005b      	lsls	r3, r3, #1
 800487a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800487c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800487e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004880:	fbb2 f3f3 	udiv	r3, r2, r3
 8004884:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004886:	e002      	b.n	800488e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004888:	4b05      	ldr	r3, [pc, #20]	@ (80048a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800488a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800488c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800488e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004890:	4618      	mov	r0, r3
 8004892:	3750      	adds	r7, #80	@ 0x50
 8004894:	46bd      	mov	sp, r7
 8004896:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800489a:	bf00      	nop
 800489c:	40023800 	.word	0x40023800
 80048a0:	00f42400 	.word	0x00f42400
 80048a4:	007a1200 	.word	0x007a1200

080048a8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048a8:	b480      	push	{r7}
 80048aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048ac:	4b03      	ldr	r3, [pc, #12]	@ (80048bc <HAL_RCC_GetHCLKFreq+0x14>)
 80048ae:	681b      	ldr	r3, [r3, #0]
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr
 80048ba:	bf00      	nop
 80048bc:	20000000 	.word	0x20000000

080048c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80048c4:	f7ff fff0 	bl	80048a8 <HAL_RCC_GetHCLKFreq>
 80048c8:	4602      	mov	r2, r0
 80048ca:	4b05      	ldr	r3, [pc, #20]	@ (80048e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	0a9b      	lsrs	r3, r3, #10
 80048d0:	f003 0307 	and.w	r3, r3, #7
 80048d4:	4903      	ldr	r1, [pc, #12]	@ (80048e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80048d6:	5ccb      	ldrb	r3, [r1, r3]
 80048d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048dc:	4618      	mov	r0, r3
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	40023800 	.word	0x40023800
 80048e4:	0800805c 	.word	0x0800805c

080048e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80048ec:	f7ff ffdc 	bl	80048a8 <HAL_RCC_GetHCLKFreq>
 80048f0:	4602      	mov	r2, r0
 80048f2:	4b05      	ldr	r3, [pc, #20]	@ (8004908 <HAL_RCC_GetPCLK2Freq+0x20>)
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	0b5b      	lsrs	r3, r3, #13
 80048f8:	f003 0307 	and.w	r3, r3, #7
 80048fc:	4903      	ldr	r1, [pc, #12]	@ (800490c <HAL_RCC_GetPCLK2Freq+0x24>)
 80048fe:	5ccb      	ldrb	r3, [r1, r3]
 8004900:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004904:	4618      	mov	r0, r3
 8004906:	bd80      	pop	{r7, pc}
 8004908:	40023800 	.word	0x40023800
 800490c:	0800805c 	.word	0x0800805c

08004910 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b088      	sub	sp, #32
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004918:	2300      	movs	r3, #0
 800491a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800491c:	2300      	movs	r3, #0
 800491e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004920:	2300      	movs	r3, #0
 8004922:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004924:	2300      	movs	r3, #0
 8004926:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004928:	2300      	movs	r3, #0
 800492a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f003 0301 	and.w	r3, r3, #1
 8004934:	2b00      	cmp	r3, #0
 8004936:	d012      	beq.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004938:	4b69      	ldr	r3, [pc, #420]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	4a68      	ldr	r2, [pc, #416]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800493e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004942:	6093      	str	r3, [r2, #8]
 8004944:	4b66      	ldr	r3, [pc, #408]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004946:	689a      	ldr	r2, [r3, #8]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800494c:	4964      	ldr	r1, [pc, #400]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800494e:	4313      	orrs	r3, r2
 8004950:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004956:	2b00      	cmp	r3, #0
 8004958:	d101      	bne.n	800495e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800495a:	2301      	movs	r3, #1
 800495c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d017      	beq.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800496a:	4b5d      	ldr	r3, [pc, #372]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800496c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004970:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004978:	4959      	ldr	r1, [pc, #356]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800497a:	4313      	orrs	r3, r2
 800497c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004984:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004988:	d101      	bne.n	800498e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800498a:	2301      	movs	r3, #1
 800498c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004992:	2b00      	cmp	r3, #0
 8004994:	d101      	bne.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004996:	2301      	movs	r3, #1
 8004998:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d017      	beq.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80049a6:	4b4e      	ldr	r3, [pc, #312]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80049ac:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b4:	494a      	ldr	r1, [pc, #296]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049b6:	4313      	orrs	r3, r2
 80049b8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80049c4:	d101      	bne.n	80049ca <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80049c6:	2301      	movs	r3, #1
 80049c8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80049d2:	2301      	movs	r3, #1
 80049d4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d001      	beq.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80049e2:	2301      	movs	r3, #1
 80049e4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 0320 	and.w	r3, r3, #32
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	f000 808b 	beq.w	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80049f4:	4b3a      	ldr	r3, [pc, #232]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f8:	4a39      	ldr	r2, [pc, #228]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a00:	4b37      	ldr	r3, [pc, #220]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a08:	60bb      	str	r3, [r7, #8]
 8004a0a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004a0c:	4b35      	ldr	r3, [pc, #212]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a34      	ldr	r2, [pc, #208]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004a12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a16:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a18:	f7fd fe3c 	bl	8002694 <HAL_GetTick>
 8004a1c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004a1e:	e008      	b.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a20:	f7fd fe38 	bl	8002694 <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	2b64      	cmp	r3, #100	@ 0x64
 8004a2c:	d901      	bls.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e38f      	b.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004a32:	4b2c      	ldr	r3, [pc, #176]	@ (8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d0f0      	beq.n	8004a20 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004a3e:	4b28      	ldr	r3, [pc, #160]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a46:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d035      	beq.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a56:	693a      	ldr	r2, [r7, #16]
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d02e      	beq.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004a5c:	4b20      	ldr	r3, [pc, #128]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a64:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004a66:	4b1e      	ldr	r3, [pc, #120]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a6a:	4a1d      	ldr	r2, [pc, #116]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a70:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004a72:	4b1b      	ldr	r3, [pc, #108]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a76:	4a1a      	ldr	r2, [pc, #104]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a7c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004a7e:	4a18      	ldr	r2, [pc, #96]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004a84:	4b16      	ldr	r3, [pc, #88]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004a86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a88:	f003 0301 	and.w	r3, r3, #1
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d114      	bne.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a90:	f7fd fe00 	bl	8002694 <HAL_GetTick>
 8004a94:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a96:	e00a      	b.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a98:	f7fd fdfc 	bl	8002694 <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d901      	bls.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004aaa:	2303      	movs	r3, #3
 8004aac:	e351      	b.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004aae:	4b0c      	ldr	r3, [pc, #48]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ab0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ab2:	f003 0302 	and.w	r3, r3, #2
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d0ee      	beq.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004abe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ac2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ac6:	d111      	bne.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004ac8:	4b05      	ldr	r3, [pc, #20]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004ad4:	4b04      	ldr	r3, [pc, #16]	@ (8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004ad6:	400b      	ands	r3, r1
 8004ad8:	4901      	ldr	r1, [pc, #4]	@ (8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ada:	4313      	orrs	r3, r2
 8004adc:	608b      	str	r3, [r1, #8]
 8004ade:	e00b      	b.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004ae0:	40023800 	.word	0x40023800
 8004ae4:	40007000 	.word	0x40007000
 8004ae8:	0ffffcff 	.word	0x0ffffcff
 8004aec:	4bac      	ldr	r3, [pc, #688]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	4aab      	ldr	r2, [pc, #684]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004af2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004af6:	6093      	str	r3, [r2, #8]
 8004af8:	4ba9      	ldr	r3, [pc, #676]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004afa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b04:	49a6      	ldr	r1, [pc, #664]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b06:	4313      	orrs	r3, r2
 8004b08:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 0310 	and.w	r3, r3, #16
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d010      	beq.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004b16:	4ba2      	ldr	r3, [pc, #648]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b1c:	4aa0      	ldr	r2, [pc, #640]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b1e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b22:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004b26:	4b9e      	ldr	r3, [pc, #632]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b28:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b30:	499b      	ldr	r1, [pc, #620]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b32:	4313      	orrs	r3, r2
 8004b34:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d00a      	beq.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b44:	4b96      	ldr	r3, [pc, #600]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b4a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b52:	4993      	ldr	r1, [pc, #588]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b54:	4313      	orrs	r3, r2
 8004b56:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00a      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004b66:	4b8e      	ldr	r3, [pc, #568]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b6c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b74:	498a      	ldr	r1, [pc, #552]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b76:	4313      	orrs	r3, r2
 8004b78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d00a      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004b88:	4b85      	ldr	r3, [pc, #532]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b8e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b96:	4982      	ldr	r1, [pc, #520]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d00a      	beq.n	8004bc0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004baa:	4b7d      	ldr	r3, [pc, #500]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bb0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bb8:	4979      	ldr	r1, [pc, #484]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d00a      	beq.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004bcc:	4b74      	ldr	r3, [pc, #464]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bd2:	f023 0203 	bic.w	r2, r3, #3
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bda:	4971      	ldr	r1, [pc, #452]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00a      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004bee:	4b6c      	ldr	r3, [pc, #432]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bf4:	f023 020c 	bic.w	r2, r3, #12
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bfc:	4968      	ldr	r1, [pc, #416]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d00a      	beq.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004c10:	4b63      	ldr	r3, [pc, #396]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c16:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c1e:	4960      	ldr	r1, [pc, #384]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c20:	4313      	orrs	r3, r2
 8004c22:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d00a      	beq.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004c32:	4b5b      	ldr	r3, [pc, #364]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c38:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c40:	4957      	ldr	r1, [pc, #348]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c42:	4313      	orrs	r3, r2
 8004c44:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d00a      	beq.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004c54:	4b52      	ldr	r3, [pc, #328]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c5a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c62:	494f      	ldr	r1, [pc, #316]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c64:	4313      	orrs	r3, r2
 8004c66:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00a      	beq.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004c76:	4b4a      	ldr	r3, [pc, #296]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c7c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c84:	4946      	ldr	r1, [pc, #280]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c86:	4313      	orrs	r3, r2
 8004c88:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d00a      	beq.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004c98:	4b41      	ldr	r3, [pc, #260]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004c9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c9e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ca6:	493e      	ldr	r1, [pc, #248]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d00a      	beq.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004cba:	4b39      	ldr	r3, [pc, #228]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cc0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cc8:	4935      	ldr	r1, [pc, #212]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d00a      	beq.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004cdc:	4b30      	ldr	r3, [pc, #192]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ce2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004cea:	492d      	ldr	r1, [pc, #180]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004cec:	4313      	orrs	r3, r2
 8004cee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d011      	beq.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004cfe:	4b28      	ldr	r3, [pc, #160]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d04:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d0c:	4924      	ldr	r1, [pc, #144]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d18:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d1c:	d101      	bne.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 0308 	and.w	r3, r3, #8
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d001      	beq.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00a      	beq.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d3e:	4b18      	ldr	r3, [pc, #96]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d44:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d4c:	4914      	ldr	r1, [pc, #80]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00b      	beq.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004d60:	4b0f      	ldr	r3, [pc, #60]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d66:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d70:	490b      	ldr	r1, [pc, #44]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d00f      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004d84:	4b06      	ldr	r3, [pc, #24]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d8a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d94:	4902      	ldr	r1, [pc, #8]	@ (8004da0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004d96:	4313      	orrs	r3, r2
 8004d98:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004d9c:	e002      	b.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004d9e:	bf00      	nop
 8004da0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d00b      	beq.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004db0:	4b8a      	ldr	r3, [pc, #552]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004db2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004db6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dc0:	4986      	ldr	r1, [pc, #536]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d00b      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004dd4:	4b81      	ldr	r3, [pc, #516]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004dd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004dda:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004de4:	497d      	ldr	r1, [pc, #500]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004de6:	4313      	orrs	r3, r2
 8004de8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d006      	beq.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	f000 80d6 	beq.w	8004fac <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004e00:	4b76      	ldr	r3, [pc, #472]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a75      	ldr	r2, [pc, #468]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e06:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004e0a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e0c:	f7fd fc42 	bl	8002694 <HAL_GetTick>
 8004e10:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e12:	e008      	b.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e14:	f7fd fc3e 	bl	8002694 <HAL_GetTick>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	2b64      	cmp	r3, #100	@ 0x64
 8004e20:	d901      	bls.n	8004e26 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e22:	2303      	movs	r3, #3
 8004e24:	e195      	b.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e26:	4b6d      	ldr	r3, [pc, #436]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d1f0      	bne.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 0301 	and.w	r3, r3, #1
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d021      	beq.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d11d      	bne.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004e46:	4b65      	ldr	r3, [pc, #404]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e4c:	0c1b      	lsrs	r3, r3, #16
 8004e4e:	f003 0303 	and.w	r3, r3, #3
 8004e52:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004e54:	4b61      	ldr	r3, [pc, #388]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e5a:	0e1b      	lsrs	r3, r3, #24
 8004e5c:	f003 030f 	and.w	r3, r3, #15
 8004e60:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	019a      	lsls	r2, r3, #6
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	041b      	lsls	r3, r3, #16
 8004e6c:	431a      	orrs	r2, r3
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	061b      	lsls	r3, r3, #24
 8004e72:	431a      	orrs	r2, r3
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	071b      	lsls	r3, r3, #28
 8004e7a:	4958      	ldr	r1, [pc, #352]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d004      	beq.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e96:	d00a      	beq.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d02e      	beq.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004eac:	d129      	bne.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004eae:	4b4b      	ldr	r3, [pc, #300]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004eb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004eb4:	0c1b      	lsrs	r3, r3, #16
 8004eb6:	f003 0303 	and.w	r3, r3, #3
 8004eba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004ebc:	4b47      	ldr	r3, [pc, #284]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ebe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ec2:	0f1b      	lsrs	r3, r3, #28
 8004ec4:	f003 0307 	and.w	r3, r3, #7
 8004ec8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	019a      	lsls	r2, r3, #6
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	041b      	lsls	r3, r3, #16
 8004ed4:	431a      	orrs	r2, r3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	061b      	lsls	r3, r3, #24
 8004edc:	431a      	orrs	r2, r3
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	071b      	lsls	r3, r3, #28
 8004ee2:	493e      	ldr	r1, [pc, #248]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004eea:	4b3c      	ldr	r3, [pc, #240]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004eec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ef0:	f023 021f 	bic.w	r2, r3, #31
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef8:	3b01      	subs	r3, #1
 8004efa:	4938      	ldr	r1, [pc, #224]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004efc:	4313      	orrs	r3, r2
 8004efe:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d01d      	beq.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004f0e:	4b33      	ldr	r3, [pc, #204]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f14:	0e1b      	lsrs	r3, r3, #24
 8004f16:	f003 030f 	and.w	r3, r3, #15
 8004f1a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004f1c:	4b2f      	ldr	r3, [pc, #188]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f22:	0f1b      	lsrs	r3, r3, #28
 8004f24:	f003 0307 	and.w	r3, r3, #7
 8004f28:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	019a      	lsls	r2, r3, #6
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	691b      	ldr	r3, [r3, #16]
 8004f34:	041b      	lsls	r3, r3, #16
 8004f36:	431a      	orrs	r2, r3
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	061b      	lsls	r3, r3, #24
 8004f3c:	431a      	orrs	r2, r3
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	071b      	lsls	r3, r3, #28
 8004f42:	4926      	ldr	r1, [pc, #152]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f44:	4313      	orrs	r3, r2
 8004f46:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d011      	beq.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	019a      	lsls	r2, r3, #6
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	691b      	ldr	r3, [r3, #16]
 8004f60:	041b      	lsls	r3, r3, #16
 8004f62:	431a      	orrs	r2, r3
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	68db      	ldr	r3, [r3, #12]
 8004f68:	061b      	lsls	r3, r3, #24
 8004f6a:	431a      	orrs	r2, r3
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	071b      	lsls	r3, r3, #28
 8004f72:	491a      	ldr	r1, [pc, #104]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f74:	4313      	orrs	r3, r2
 8004f76:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004f7a:	4b18      	ldr	r3, [pc, #96]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a17      	ldr	r2, [pc, #92]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004f80:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004f84:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f86:	f7fd fb85 	bl	8002694 <HAL_GetTick>
 8004f8a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004f8c:	e008      	b.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004f8e:	f7fd fb81 	bl	8002694 <HAL_GetTick>
 8004f92:	4602      	mov	r2, r0
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	1ad3      	subs	r3, r2, r3
 8004f98:	2b64      	cmp	r3, #100	@ 0x64
 8004f9a:	d901      	bls.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f9c:	2303      	movs	r3, #3
 8004f9e:	e0d8      	b.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004fa0:	4b0e      	ldr	r3, [pc, #56]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d0f0      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004fac:	69bb      	ldr	r3, [r7, #24]
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	f040 80ce 	bne.w	8005150 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004fb4:	4b09      	ldr	r3, [pc, #36]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a08      	ldr	r2, [pc, #32]	@ (8004fdc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004fba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fc0:	f7fd fb68 	bl	8002694 <HAL_GetTick>
 8004fc4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004fc6:	e00b      	b.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004fc8:	f7fd fb64 	bl	8002694 <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	2b64      	cmp	r3, #100	@ 0x64
 8004fd4:	d904      	bls.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004fd6:	2303      	movs	r3, #3
 8004fd8:	e0bb      	b.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004fda:	bf00      	nop
 8004fdc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004fe0:	4b5e      	ldr	r3, [pc, #376]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004fe8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fec:	d0ec      	beq.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d003      	beq.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d009      	beq.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800500a:	2b00      	cmp	r3, #0
 800500c:	d02e      	beq.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005012:	2b00      	cmp	r3, #0
 8005014:	d12a      	bne.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005016:	4b51      	ldr	r3, [pc, #324]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005018:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800501c:	0c1b      	lsrs	r3, r3, #16
 800501e:	f003 0303 	and.w	r3, r3, #3
 8005022:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005024:	4b4d      	ldr	r3, [pc, #308]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800502a:	0f1b      	lsrs	r3, r3, #28
 800502c:	f003 0307 	and.w	r3, r3, #7
 8005030:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	695b      	ldr	r3, [r3, #20]
 8005036:	019a      	lsls	r2, r3, #6
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	041b      	lsls	r3, r3, #16
 800503c:	431a      	orrs	r2, r3
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	699b      	ldr	r3, [r3, #24]
 8005042:	061b      	lsls	r3, r3, #24
 8005044:	431a      	orrs	r2, r3
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	071b      	lsls	r3, r3, #28
 800504a:	4944      	ldr	r1, [pc, #272]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800504c:	4313      	orrs	r3, r2
 800504e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005052:	4b42      	ldr	r3, [pc, #264]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005054:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005058:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005060:	3b01      	subs	r3, #1
 8005062:	021b      	lsls	r3, r3, #8
 8005064:	493d      	ldr	r1, [pc, #244]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005066:	4313      	orrs	r3, r2
 8005068:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005074:	2b00      	cmp	r3, #0
 8005076:	d022      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800507c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005080:	d11d      	bne.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005082:	4b36      	ldr	r3, [pc, #216]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005084:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005088:	0e1b      	lsrs	r3, r3, #24
 800508a:	f003 030f 	and.w	r3, r3, #15
 800508e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005090:	4b32      	ldr	r3, [pc, #200]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005092:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005096:	0f1b      	lsrs	r3, r3, #28
 8005098:	f003 0307 	and.w	r3, r3, #7
 800509c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	695b      	ldr	r3, [r3, #20]
 80050a2:	019a      	lsls	r2, r3, #6
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6a1b      	ldr	r3, [r3, #32]
 80050a8:	041b      	lsls	r3, r3, #16
 80050aa:	431a      	orrs	r2, r3
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	061b      	lsls	r3, r3, #24
 80050b0:	431a      	orrs	r2, r3
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	071b      	lsls	r3, r3, #28
 80050b6:	4929      	ldr	r1, [pc, #164]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050b8:	4313      	orrs	r3, r2
 80050ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f003 0308 	and.w	r3, r3, #8
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d028      	beq.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80050ca:	4b24      	ldr	r3, [pc, #144]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050d0:	0e1b      	lsrs	r3, r3, #24
 80050d2:	f003 030f 	and.w	r3, r3, #15
 80050d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80050d8:	4b20      	ldr	r3, [pc, #128]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80050da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050de:	0c1b      	lsrs	r3, r3, #16
 80050e0:	f003 0303 	and.w	r3, r3, #3
 80050e4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	695b      	ldr	r3, [r3, #20]
 80050ea:	019a      	lsls	r2, r3, #6
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	041b      	lsls	r3, r3, #16
 80050f0:	431a      	orrs	r2, r3
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	061b      	lsls	r3, r3, #24
 80050f6:	431a      	orrs	r2, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	69db      	ldr	r3, [r3, #28]
 80050fc:	071b      	lsls	r3, r3, #28
 80050fe:	4917      	ldr	r1, [pc, #92]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005100:	4313      	orrs	r3, r2
 8005102:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005106:	4b15      	ldr	r3, [pc, #84]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005108:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800510c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005114:	4911      	ldr	r1, [pc, #68]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005116:	4313      	orrs	r3, r2
 8005118:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800511c:	4b0f      	ldr	r3, [pc, #60]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a0e      	ldr	r2, [pc, #56]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005122:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005126:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005128:	f7fd fab4 	bl	8002694 <HAL_GetTick>
 800512c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800512e:	e008      	b.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005130:	f7fd fab0 	bl	8002694 <HAL_GetTick>
 8005134:	4602      	mov	r2, r0
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	1ad3      	subs	r3, r2, r3
 800513a:	2b64      	cmp	r3, #100	@ 0x64
 800513c:	d901      	bls.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e007      	b.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005142:	4b06      	ldr	r3, [pc, #24]	@ (800515c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800514a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800514e:	d1ef      	bne.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005150:	2300      	movs	r3, #0
}
 8005152:	4618      	mov	r0, r3
 8005154:	3720      	adds	r7, #32
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	40023800 	.word	0x40023800

08005160 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b084      	sub	sp, #16
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d101      	bne.n	8005172 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	e09d      	b.n	80052ae <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005176:	2b00      	cmp	r3, #0
 8005178:	d108      	bne.n	800518c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005182:	d009      	beq.n	8005198 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2200      	movs	r2, #0
 8005188:	61da      	str	r2, [r3, #28]
 800518a:	e005      	b.n	8005198 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2200      	movs	r2, #0
 8005190:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d106      	bne.n	80051b8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f7fc fd54 	bl	8001c60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2202      	movs	r2, #2
 80051bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051ce:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80051d8:	d902      	bls.n	80051e0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80051da:	2300      	movs	r3, #0
 80051dc:	60fb      	str	r3, [r7, #12]
 80051de:	e002      	b.n	80051e6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80051e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80051e4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	68db      	ldr	r3, [r3, #12]
 80051ea:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80051ee:	d007      	beq.n	8005200 <HAL_SPI_Init+0xa0>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80051f8:	d002      	beq.n	8005200 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2200      	movs	r2, #0
 80051fe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005210:	431a      	orrs	r2, r3
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	691b      	ldr	r3, [r3, #16]
 8005216:	f003 0302 	and.w	r3, r3, #2
 800521a:	431a      	orrs	r2, r3
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	695b      	ldr	r3, [r3, #20]
 8005220:	f003 0301 	and.w	r3, r3, #1
 8005224:	431a      	orrs	r2, r3
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	699b      	ldr	r3, [r3, #24]
 800522a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800522e:	431a      	orrs	r2, r3
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	69db      	ldr	r3, [r3, #28]
 8005234:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005238:	431a      	orrs	r2, r3
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6a1b      	ldr	r3, [r3, #32]
 800523e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005242:	ea42 0103 	orr.w	r1, r2, r3
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800524a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	430a      	orrs	r2, r1
 8005254:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	699b      	ldr	r3, [r3, #24]
 800525a:	0c1b      	lsrs	r3, r3, #16
 800525c:	f003 0204 	and.w	r2, r3, #4
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005264:	f003 0310 	and.w	r3, r3, #16
 8005268:	431a      	orrs	r2, r3
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800526e:	f003 0308 	and.w	r3, r3, #8
 8005272:	431a      	orrs	r2, r3
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800527c:	ea42 0103 	orr.w	r1, r2, r3
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	430a      	orrs	r2, r1
 800528c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	69da      	ldr	r2, [r3, #28]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800529c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3710      	adds	r7, #16
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}

080052b6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052b6:	b580      	push	{r7, lr}
 80052b8:	b082      	sub	sp, #8
 80052ba:	af00      	add	r7, sp, #0
 80052bc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d101      	bne.n	80052c8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e049      	b.n	800535c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052ce:	b2db      	uxtb	r3, r3
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d106      	bne.n	80052e2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2200      	movs	r2, #0
 80052d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f7fc fd3f 	bl	8001d60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2202      	movs	r2, #2
 80052e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681a      	ldr	r2, [r3, #0]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	3304      	adds	r3, #4
 80052f2:	4619      	mov	r1, r3
 80052f4:	4610      	mov	r0, r2
 80052f6:	f000 fc17 	bl	8005b28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2201      	movs	r2, #1
 8005306:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2201      	movs	r2, #1
 800530e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2201      	movs	r2, #1
 8005316:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2201      	movs	r2, #1
 800531e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2201      	movs	r2, #1
 8005326:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2201      	movs	r2, #1
 800532e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2201      	movs	r2, #1
 8005336:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2201      	movs	r2, #1
 800533e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2201      	movs	r2, #1
 8005346:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2201      	movs	r2, #1
 800534e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2201      	movs	r2, #1
 8005356:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800535a:	2300      	movs	r3, #0
}
 800535c:	4618      	mov	r0, r3
 800535e:	3708      	adds	r7, #8
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}

08005364 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b082      	sub	sp, #8
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d101      	bne.n	8005376 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e049      	b.n	800540a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800537c:	b2db      	uxtb	r3, r3
 800537e:	2b00      	cmp	r3, #0
 8005380:	d106      	bne.n	8005390 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	f000 f841 	bl	8005412 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2202      	movs	r2, #2
 8005394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	3304      	adds	r3, #4
 80053a0:	4619      	mov	r1, r3
 80053a2:	4610      	mov	r0, r2
 80053a4:	f000 fbc0 	bl	8005b28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2201      	movs	r2, #1
 80053ac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2201      	movs	r2, #1
 80053cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2201      	movs	r2, #1
 80053d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2201      	movs	r2, #1
 80053e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2201      	movs	r2, #1
 80053ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005408:	2300      	movs	r3, #0
}
 800540a:	4618      	mov	r0, r3
 800540c:	3708      	adds	r7, #8
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}

08005412 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005412:	b480      	push	{r7}
 8005414:	b083      	sub	sp, #12
 8005416:	af00      	add	r7, sp, #0
 8005418:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800541a:	bf00      	nop
 800541c:	370c      	adds	r7, #12
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr

08005426 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005426:	b580      	push	{r7, lr}
 8005428:	b082      	sub	sp, #8
 800542a:	af00      	add	r7, sp, #0
 800542c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d101      	bne.n	8005438 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	e049      	b.n	80054cc <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800543e:	b2db      	uxtb	r3, r3
 8005440:	2b00      	cmp	r3, #0
 8005442:	d106      	bne.n	8005452 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	f000 f841 	bl	80054d4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2202      	movs	r2, #2
 8005456:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	3304      	adds	r3, #4
 8005462:	4619      	mov	r1, r3
 8005464:	4610      	mov	r0, r2
 8005466:	f000 fb5f 	bl	8005b28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2201      	movs	r2, #1
 800546e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2201      	movs	r2, #1
 8005476:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2201      	movs	r2, #1
 800547e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2201      	movs	r2, #1
 8005486:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2201      	movs	r2, #1
 800548e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2201      	movs	r2, #1
 8005496:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2201      	movs	r2, #1
 800549e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2201      	movs	r2, #1
 80054a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2201      	movs	r2, #1
 80054ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2201      	movs	r2, #1
 80054b6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2201      	movs	r2, #1
 80054be:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2201      	movs	r2, #1
 80054c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80054ca:	2300      	movs	r3, #0
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3708      	adds	r7, #8
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b083      	sub	sp, #12
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80054dc:	bf00      	nop
 80054de:	370c      	adds	r7, #12
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr

080054e8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b086      	sub	sp, #24
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d101      	bne.n	80054fc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80054f8:	2301      	movs	r3, #1
 80054fa:	e08f      	b.n	800561c <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005502:	b2db      	uxtb	r3, r3
 8005504:	2b00      	cmp	r3, #0
 8005506:	d106      	bne.n	8005516 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2200      	movs	r2, #0
 800550c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f7fc fca3 	bl	8001e5c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2202      	movs	r2, #2
 800551a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	6899      	ldr	r1, [r3, #8]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	4b3e      	ldr	r3, [pc, #248]	@ (8005624 <HAL_TIM_Encoder_Init+0x13c>)
 800552a:	400b      	ands	r3, r1
 800552c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	3304      	adds	r3, #4
 8005536:	4619      	mov	r1, r3
 8005538:	4610      	mov	r0, r2
 800553a:	f000 faf5 	bl	8005b28 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	699b      	ldr	r3, [r3, #24]
 800554c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	6a1b      	ldr	r3, [r3, #32]
 8005554:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	697a      	ldr	r2, [r7, #20]
 800555c:	4313      	orrs	r3, r2
 800555e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005560:	693a      	ldr	r2, [r7, #16]
 8005562:	4b31      	ldr	r3, [pc, #196]	@ (8005628 <HAL_TIM_Encoder_Init+0x140>)
 8005564:	4013      	ands	r3, r2
 8005566:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	689a      	ldr	r2, [r3, #8]
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	699b      	ldr	r3, [r3, #24]
 8005570:	021b      	lsls	r3, r3, #8
 8005572:	4313      	orrs	r3, r2
 8005574:	693a      	ldr	r2, [r7, #16]
 8005576:	4313      	orrs	r3, r2
 8005578:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800557a:	693a      	ldr	r2, [r7, #16]
 800557c:	4b2b      	ldr	r3, [pc, #172]	@ (800562c <HAL_TIM_Encoder_Init+0x144>)
 800557e:	4013      	ands	r3, r2
 8005580:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005582:	693a      	ldr	r2, [r7, #16]
 8005584:	4b2a      	ldr	r3, [pc, #168]	@ (8005630 <HAL_TIM_Encoder_Init+0x148>)
 8005586:	4013      	ands	r3, r2
 8005588:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	68da      	ldr	r2, [r3, #12]
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	69db      	ldr	r3, [r3, #28]
 8005592:	021b      	lsls	r3, r3, #8
 8005594:	4313      	orrs	r3, r2
 8005596:	693a      	ldr	r2, [r7, #16]
 8005598:	4313      	orrs	r3, r2
 800559a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	691b      	ldr	r3, [r3, #16]
 80055a0:	011a      	lsls	r2, r3, #4
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	6a1b      	ldr	r3, [r3, #32]
 80055a6:	031b      	lsls	r3, r3, #12
 80055a8:	4313      	orrs	r3, r2
 80055aa:	693a      	ldr	r2, [r7, #16]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80055b6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80055be:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	685a      	ldr	r2, [r3, #4]
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	695b      	ldr	r3, [r3, #20]
 80055c8:	011b      	lsls	r3, r3, #4
 80055ca:	4313      	orrs	r3, r2
 80055cc:	68fa      	ldr	r2, [r7, #12]
 80055ce:	4313      	orrs	r3, r2
 80055d0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	697a      	ldr	r2, [r7, #20]
 80055d8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	693a      	ldr	r2, [r7, #16]
 80055e0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	68fa      	ldr	r2, [r7, #12]
 80055e8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2201      	movs	r2, #1
 80055ee:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2201      	movs	r2, #1
 80055f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2201      	movs	r2, #1
 80055fe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2201      	movs	r2, #1
 8005606:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2201      	movs	r2, #1
 800560e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2201      	movs	r2, #1
 8005616:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800561a:	2300      	movs	r3, #0
}
 800561c:	4618      	mov	r0, r3
 800561e:	3718      	adds	r7, #24
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}
 8005624:	fffebff8 	.word	0xfffebff8
 8005628:	fffffcfc 	.word	0xfffffcfc
 800562c:	fffff3f3 	.word	0xfffff3f3
 8005630:	ffff0f0f 	.word	0xffff0f0f

08005634 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b086      	sub	sp, #24
 8005638:	af00      	add	r7, sp, #0
 800563a:	60f8      	str	r0, [r7, #12]
 800563c:	60b9      	str	r1, [r7, #8]
 800563e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005640:	2300      	movs	r3, #0
 8005642:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800564a:	2b01      	cmp	r3, #1
 800564c:	d101      	bne.n	8005652 <HAL_TIM_IC_ConfigChannel+0x1e>
 800564e:	2302      	movs	r3, #2
 8005650:	e088      	b.n	8005764 <HAL_TIM_IC_ConfigChannel+0x130>
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2201      	movs	r2, #1
 8005656:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d11b      	bne.n	8005698 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005670:	f000 fd64 	bl	800613c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	699a      	ldr	r2, [r3, #24]
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f022 020c 	bic.w	r2, r2, #12
 8005682:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	6999      	ldr	r1, [r3, #24]
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	689a      	ldr	r2, [r3, #8]
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	430a      	orrs	r2, r1
 8005694:	619a      	str	r2, [r3, #24]
 8005696:	e060      	b.n	800575a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2b04      	cmp	r3, #4
 800569c:	d11c      	bne.n	80056d8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80056ae:	f000 fde8 	bl	8006282 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	699a      	ldr	r2, [r3, #24]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80056c0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	6999      	ldr	r1, [r3, #24]
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	021a      	lsls	r2, r3, #8
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	430a      	orrs	r2, r1
 80056d4:	619a      	str	r2, [r3, #24]
 80056d6:	e040      	b.n	800575a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2b08      	cmp	r3, #8
 80056dc:	d11b      	bne.n	8005716 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80056ea:	68bb      	ldr	r3, [r7, #8]
 80056ec:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80056ee:	f000 fe35 	bl	800635c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	69da      	ldr	r2, [r3, #28]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f022 020c 	bic.w	r2, r2, #12
 8005700:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	69d9      	ldr	r1, [r3, #28]
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	689a      	ldr	r2, [r3, #8]
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	430a      	orrs	r2, r1
 8005712:	61da      	str	r2, [r3, #28]
 8005714:	e021      	b.n	800575a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2b0c      	cmp	r3, #12
 800571a:	d11c      	bne.n	8005756 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800572c:	f000 fe52 	bl	80063d4 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	69da      	ldr	r2, [r3, #28]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800573e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	69d9      	ldr	r1, [r3, #28]
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	689b      	ldr	r3, [r3, #8]
 800574a:	021a      	lsls	r2, r3, #8
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	430a      	orrs	r2, r1
 8005752:	61da      	str	r2, [r3, #28]
 8005754:	e001      	b.n	800575a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2200      	movs	r2, #0
 800575e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005762:	7dfb      	ldrb	r3, [r7, #23]
}
 8005764:	4618      	mov	r0, r3
 8005766:	3718      	adds	r7, #24
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}

0800576c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b086      	sub	sp, #24
 8005770:	af00      	add	r7, sp, #0
 8005772:	60f8      	str	r0, [r7, #12]
 8005774:	60b9      	str	r1, [r7, #8]
 8005776:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005778:	2300      	movs	r3, #0
 800577a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005782:	2b01      	cmp	r3, #1
 8005784:	d101      	bne.n	800578a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005786:	2302      	movs	r3, #2
 8005788:	e0ff      	b.n	800598a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2201      	movs	r2, #1
 800578e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2b14      	cmp	r3, #20
 8005796:	f200 80f0 	bhi.w	800597a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800579a:	a201      	add	r2, pc, #4	@ (adr r2, 80057a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800579c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057a0:	080057f5 	.word	0x080057f5
 80057a4:	0800597b 	.word	0x0800597b
 80057a8:	0800597b 	.word	0x0800597b
 80057ac:	0800597b 	.word	0x0800597b
 80057b0:	08005835 	.word	0x08005835
 80057b4:	0800597b 	.word	0x0800597b
 80057b8:	0800597b 	.word	0x0800597b
 80057bc:	0800597b 	.word	0x0800597b
 80057c0:	08005877 	.word	0x08005877
 80057c4:	0800597b 	.word	0x0800597b
 80057c8:	0800597b 	.word	0x0800597b
 80057cc:	0800597b 	.word	0x0800597b
 80057d0:	080058b7 	.word	0x080058b7
 80057d4:	0800597b 	.word	0x0800597b
 80057d8:	0800597b 	.word	0x0800597b
 80057dc:	0800597b 	.word	0x0800597b
 80057e0:	080058f9 	.word	0x080058f9
 80057e4:	0800597b 	.word	0x0800597b
 80057e8:	0800597b 	.word	0x0800597b
 80057ec:	0800597b 	.word	0x0800597b
 80057f0:	08005939 	.word	0x08005939
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	68b9      	ldr	r1, [r7, #8]
 80057fa:	4618      	mov	r0, r3
 80057fc:	f000 fa40 	bl	8005c80 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	699a      	ldr	r2, [r3, #24]
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f042 0208 	orr.w	r2, r2, #8
 800580e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	699a      	ldr	r2, [r3, #24]
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f022 0204 	bic.w	r2, r2, #4
 800581e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	6999      	ldr	r1, [r3, #24]
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	691a      	ldr	r2, [r3, #16]
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	430a      	orrs	r2, r1
 8005830:	619a      	str	r2, [r3, #24]
      break;
 8005832:	e0a5      	b.n	8005980 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	68b9      	ldr	r1, [r7, #8]
 800583a:	4618      	mov	r0, r3
 800583c:	f000 fa92 	bl	8005d64 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	699a      	ldr	r2, [r3, #24]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800584e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	699a      	ldr	r2, [r3, #24]
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800585e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	6999      	ldr	r1, [r3, #24]
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	691b      	ldr	r3, [r3, #16]
 800586a:	021a      	lsls	r2, r3, #8
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	430a      	orrs	r2, r1
 8005872:	619a      	str	r2, [r3, #24]
      break;
 8005874:	e084      	b.n	8005980 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	68b9      	ldr	r1, [r7, #8]
 800587c:	4618      	mov	r0, r3
 800587e:	f000 fae9 	bl	8005e54 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	69da      	ldr	r2, [r3, #28]
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f042 0208 	orr.w	r2, r2, #8
 8005890:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	69da      	ldr	r2, [r3, #28]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f022 0204 	bic.w	r2, r2, #4
 80058a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	69d9      	ldr	r1, [r3, #28]
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	691a      	ldr	r2, [r3, #16]
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	430a      	orrs	r2, r1
 80058b2:	61da      	str	r2, [r3, #28]
      break;
 80058b4:	e064      	b.n	8005980 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	68b9      	ldr	r1, [r7, #8]
 80058bc:	4618      	mov	r0, r3
 80058be:	f000 fb3f 	bl	8005f40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	69da      	ldr	r2, [r3, #28]
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	69da      	ldr	r2, [r3, #28]
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	69d9      	ldr	r1, [r3, #28]
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	691b      	ldr	r3, [r3, #16]
 80058ec:	021a      	lsls	r2, r3, #8
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	430a      	orrs	r2, r1
 80058f4:	61da      	str	r2, [r3, #28]
      break;
 80058f6:	e043      	b.n	8005980 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	68b9      	ldr	r1, [r7, #8]
 80058fe:	4618      	mov	r0, r3
 8005900:	f000 fb76 	bl	8005ff0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f042 0208 	orr.w	r2, r2, #8
 8005912:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f022 0204 	bic.w	r2, r2, #4
 8005922:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	691a      	ldr	r2, [r3, #16]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	430a      	orrs	r2, r1
 8005934:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005936:	e023      	b.n	8005980 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	68b9      	ldr	r1, [r7, #8]
 800593e:	4618      	mov	r0, r3
 8005940:	f000 fba8 	bl	8006094 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005952:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005962:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	691b      	ldr	r3, [r3, #16]
 800596e:	021a      	lsls	r2, r3, #8
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	430a      	orrs	r2, r1
 8005976:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005978:	e002      	b.n	8005980 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	75fb      	strb	r3, [r7, #23]
      break;
 800597e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2200      	movs	r2, #0
 8005984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005988:	7dfb      	ldrb	r3, [r7, #23]
}
 800598a:	4618      	mov	r0, r3
 800598c:	3718      	adds	r7, #24
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}
 8005992:	bf00      	nop

08005994 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b084      	sub	sp, #16
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
 800599c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800599e:	2300      	movs	r3, #0
 80059a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d101      	bne.n	80059b0 <HAL_TIM_ConfigClockSource+0x1c>
 80059ac:	2302      	movs	r3, #2
 80059ae:	e0b4      	b.n	8005b1a <HAL_TIM_ConfigClockSource+0x186>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2201      	movs	r2, #1
 80059b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2202      	movs	r2, #2
 80059bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80059c8:	68ba      	ldr	r2, [r7, #8]
 80059ca:	4b56      	ldr	r3, [pc, #344]	@ (8005b24 <HAL_TIM_ConfigClockSource+0x190>)
 80059cc:	4013      	ands	r3, r2
 80059ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80059d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	68ba      	ldr	r2, [r7, #8]
 80059de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059e8:	d03e      	beq.n	8005a68 <HAL_TIM_ConfigClockSource+0xd4>
 80059ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059ee:	f200 8087 	bhi.w	8005b00 <HAL_TIM_ConfigClockSource+0x16c>
 80059f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059f6:	f000 8086 	beq.w	8005b06 <HAL_TIM_ConfigClockSource+0x172>
 80059fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059fe:	d87f      	bhi.n	8005b00 <HAL_TIM_ConfigClockSource+0x16c>
 8005a00:	2b70      	cmp	r3, #112	@ 0x70
 8005a02:	d01a      	beq.n	8005a3a <HAL_TIM_ConfigClockSource+0xa6>
 8005a04:	2b70      	cmp	r3, #112	@ 0x70
 8005a06:	d87b      	bhi.n	8005b00 <HAL_TIM_ConfigClockSource+0x16c>
 8005a08:	2b60      	cmp	r3, #96	@ 0x60
 8005a0a:	d050      	beq.n	8005aae <HAL_TIM_ConfigClockSource+0x11a>
 8005a0c:	2b60      	cmp	r3, #96	@ 0x60
 8005a0e:	d877      	bhi.n	8005b00 <HAL_TIM_ConfigClockSource+0x16c>
 8005a10:	2b50      	cmp	r3, #80	@ 0x50
 8005a12:	d03c      	beq.n	8005a8e <HAL_TIM_ConfigClockSource+0xfa>
 8005a14:	2b50      	cmp	r3, #80	@ 0x50
 8005a16:	d873      	bhi.n	8005b00 <HAL_TIM_ConfigClockSource+0x16c>
 8005a18:	2b40      	cmp	r3, #64	@ 0x40
 8005a1a:	d058      	beq.n	8005ace <HAL_TIM_ConfigClockSource+0x13a>
 8005a1c:	2b40      	cmp	r3, #64	@ 0x40
 8005a1e:	d86f      	bhi.n	8005b00 <HAL_TIM_ConfigClockSource+0x16c>
 8005a20:	2b30      	cmp	r3, #48	@ 0x30
 8005a22:	d064      	beq.n	8005aee <HAL_TIM_ConfigClockSource+0x15a>
 8005a24:	2b30      	cmp	r3, #48	@ 0x30
 8005a26:	d86b      	bhi.n	8005b00 <HAL_TIM_ConfigClockSource+0x16c>
 8005a28:	2b20      	cmp	r3, #32
 8005a2a:	d060      	beq.n	8005aee <HAL_TIM_ConfigClockSource+0x15a>
 8005a2c:	2b20      	cmp	r3, #32
 8005a2e:	d867      	bhi.n	8005b00 <HAL_TIM_ConfigClockSource+0x16c>
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d05c      	beq.n	8005aee <HAL_TIM_ConfigClockSource+0x15a>
 8005a34:	2b10      	cmp	r3, #16
 8005a36:	d05a      	beq.n	8005aee <HAL_TIM_ConfigClockSource+0x15a>
 8005a38:	e062      	b.n	8005b00 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a4a:	f000 fd1b 	bl	8006484 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	689b      	ldr	r3, [r3, #8]
 8005a54:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005a5c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	68ba      	ldr	r2, [r7, #8]
 8005a64:	609a      	str	r2, [r3, #8]
      break;
 8005a66:	e04f      	b.n	8005b08 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005a78:	f000 fd04 	bl	8006484 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	689a      	ldr	r2, [r3, #8]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a8a:	609a      	str	r2, [r3, #8]
      break;
 8005a8c:	e03c      	b.n	8005b08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	f000 fbc2 	bl	8006224 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	2150      	movs	r1, #80	@ 0x50
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f000 fcd1 	bl	800644e <TIM_ITRx_SetConfig>
      break;
 8005aac:	e02c      	b.n	8005b08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005aba:	461a      	mov	r2, r3
 8005abc:	f000 fc1e 	bl	80062fc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	2160      	movs	r1, #96	@ 0x60
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	f000 fcc1 	bl	800644e <TIM_ITRx_SetConfig>
      break;
 8005acc:	e01c      	b.n	8005b08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ada:	461a      	mov	r2, r3
 8005adc:	f000 fba2 	bl	8006224 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	2140      	movs	r1, #64	@ 0x40
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f000 fcb1 	bl	800644e <TIM_ITRx_SetConfig>
      break;
 8005aec:	e00c      	b.n	8005b08 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4619      	mov	r1, r3
 8005af8:	4610      	mov	r0, r2
 8005afa:	f000 fca8 	bl	800644e <TIM_ITRx_SetConfig>
      break;
 8005afe:	e003      	b.n	8005b08 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	73fb      	strb	r3, [r7, #15]
      break;
 8005b04:	e000      	b.n	8005b08 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005b06:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2200      	movs	r2, #0
 8005b14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3710      	adds	r7, #16
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}
 8005b22:	bf00      	nop
 8005b24:	fffeff88 	.word	0xfffeff88

08005b28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b085      	sub	sp, #20
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
 8005b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	4a46      	ldr	r2, [pc, #280]	@ (8005c54 <TIM_Base_SetConfig+0x12c>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d013      	beq.n	8005b68 <TIM_Base_SetConfig+0x40>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b46:	d00f      	beq.n	8005b68 <TIM_Base_SetConfig+0x40>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	4a43      	ldr	r2, [pc, #268]	@ (8005c58 <TIM_Base_SetConfig+0x130>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d00b      	beq.n	8005b68 <TIM_Base_SetConfig+0x40>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	4a42      	ldr	r2, [pc, #264]	@ (8005c5c <TIM_Base_SetConfig+0x134>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d007      	beq.n	8005b68 <TIM_Base_SetConfig+0x40>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	4a41      	ldr	r2, [pc, #260]	@ (8005c60 <TIM_Base_SetConfig+0x138>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d003      	beq.n	8005b68 <TIM_Base_SetConfig+0x40>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	4a40      	ldr	r2, [pc, #256]	@ (8005c64 <TIM_Base_SetConfig+0x13c>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d108      	bne.n	8005b7a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	68fa      	ldr	r2, [r7, #12]
 8005b76:	4313      	orrs	r3, r2
 8005b78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	4a35      	ldr	r2, [pc, #212]	@ (8005c54 <TIM_Base_SetConfig+0x12c>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d02b      	beq.n	8005bda <TIM_Base_SetConfig+0xb2>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b88:	d027      	beq.n	8005bda <TIM_Base_SetConfig+0xb2>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4a32      	ldr	r2, [pc, #200]	@ (8005c58 <TIM_Base_SetConfig+0x130>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d023      	beq.n	8005bda <TIM_Base_SetConfig+0xb2>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a31      	ldr	r2, [pc, #196]	@ (8005c5c <TIM_Base_SetConfig+0x134>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d01f      	beq.n	8005bda <TIM_Base_SetConfig+0xb2>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	4a30      	ldr	r2, [pc, #192]	@ (8005c60 <TIM_Base_SetConfig+0x138>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d01b      	beq.n	8005bda <TIM_Base_SetConfig+0xb2>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4a2f      	ldr	r2, [pc, #188]	@ (8005c64 <TIM_Base_SetConfig+0x13c>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d017      	beq.n	8005bda <TIM_Base_SetConfig+0xb2>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4a2e      	ldr	r2, [pc, #184]	@ (8005c68 <TIM_Base_SetConfig+0x140>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d013      	beq.n	8005bda <TIM_Base_SetConfig+0xb2>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	4a2d      	ldr	r2, [pc, #180]	@ (8005c6c <TIM_Base_SetConfig+0x144>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d00f      	beq.n	8005bda <TIM_Base_SetConfig+0xb2>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4a2c      	ldr	r2, [pc, #176]	@ (8005c70 <TIM_Base_SetConfig+0x148>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d00b      	beq.n	8005bda <TIM_Base_SetConfig+0xb2>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a2b      	ldr	r2, [pc, #172]	@ (8005c74 <TIM_Base_SetConfig+0x14c>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d007      	beq.n	8005bda <TIM_Base_SetConfig+0xb2>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a2a      	ldr	r2, [pc, #168]	@ (8005c78 <TIM_Base_SetConfig+0x150>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d003      	beq.n	8005bda <TIM_Base_SetConfig+0xb2>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a29      	ldr	r2, [pc, #164]	@ (8005c7c <TIM_Base_SetConfig+0x154>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d108      	bne.n	8005bec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005be0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	68fa      	ldr	r2, [r7, #12]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	695b      	ldr	r3, [r3, #20]
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	68fa      	ldr	r2, [r7, #12]
 8005bfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	689a      	ldr	r2, [r3, #8]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	4a10      	ldr	r2, [pc, #64]	@ (8005c54 <TIM_Base_SetConfig+0x12c>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d003      	beq.n	8005c20 <TIM_Base_SetConfig+0xf8>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	4a12      	ldr	r2, [pc, #72]	@ (8005c64 <TIM_Base_SetConfig+0x13c>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d103      	bne.n	8005c28 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	691a      	ldr	r2, [r3, #16]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	f003 0301 	and.w	r3, r3, #1
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d105      	bne.n	8005c46 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	691b      	ldr	r3, [r3, #16]
 8005c3e:	f023 0201 	bic.w	r2, r3, #1
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	611a      	str	r2, [r3, #16]
  }
}
 8005c46:	bf00      	nop
 8005c48:	3714      	adds	r7, #20
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c50:	4770      	bx	lr
 8005c52:	bf00      	nop
 8005c54:	40010000 	.word	0x40010000
 8005c58:	40000400 	.word	0x40000400
 8005c5c:	40000800 	.word	0x40000800
 8005c60:	40000c00 	.word	0x40000c00
 8005c64:	40010400 	.word	0x40010400
 8005c68:	40014000 	.word	0x40014000
 8005c6c:	40014400 	.word	0x40014400
 8005c70:	40014800 	.word	0x40014800
 8005c74:	40001800 	.word	0x40001800
 8005c78:	40001c00 	.word	0x40001c00
 8005c7c:	40002000 	.word	0x40002000

08005c80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b087      	sub	sp, #28
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
 8005c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6a1b      	ldr	r3, [r3, #32]
 8005c8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6a1b      	ldr	r3, [r3, #32]
 8005c94:	f023 0201 	bic.w	r2, r3, #1
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	699b      	ldr	r3, [r3, #24]
 8005ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005ca8:	68fa      	ldr	r2, [r7, #12]
 8005caa:	4b2b      	ldr	r3, [pc, #172]	@ (8005d58 <TIM_OC1_SetConfig+0xd8>)
 8005cac:	4013      	ands	r3, r2
 8005cae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f023 0303 	bic.w	r3, r3, #3
 8005cb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	68fa      	ldr	r2, [r7, #12]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	f023 0302 	bic.w	r3, r3, #2
 8005cc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	697a      	ldr	r2, [r7, #20]
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4a21      	ldr	r2, [pc, #132]	@ (8005d5c <TIM_OC1_SetConfig+0xdc>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d003      	beq.n	8005ce4 <TIM_OC1_SetConfig+0x64>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	4a20      	ldr	r2, [pc, #128]	@ (8005d60 <TIM_OC1_SetConfig+0xe0>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d10c      	bne.n	8005cfe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	f023 0308 	bic.w	r3, r3, #8
 8005cea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	68db      	ldr	r3, [r3, #12]
 8005cf0:	697a      	ldr	r2, [r7, #20]
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	f023 0304 	bic.w	r3, r3, #4
 8005cfc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4a16      	ldr	r2, [pc, #88]	@ (8005d5c <TIM_OC1_SetConfig+0xdc>)
 8005d02:	4293      	cmp	r3, r2
 8005d04:	d003      	beq.n	8005d0e <TIM_OC1_SetConfig+0x8e>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	4a15      	ldr	r2, [pc, #84]	@ (8005d60 <TIM_OC1_SetConfig+0xe0>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d111      	bne.n	8005d32 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	695b      	ldr	r3, [r3, #20]
 8005d22:	693a      	ldr	r2, [r7, #16]
 8005d24:	4313      	orrs	r3, r2
 8005d26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	699b      	ldr	r3, [r3, #24]
 8005d2c:	693a      	ldr	r2, [r7, #16]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	693a      	ldr	r2, [r7, #16]
 8005d36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	685a      	ldr	r2, [r3, #4]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	697a      	ldr	r2, [r7, #20]
 8005d4a:	621a      	str	r2, [r3, #32]
}
 8005d4c:	bf00      	nop
 8005d4e:	371c      	adds	r7, #28
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr
 8005d58:	fffeff8f 	.word	0xfffeff8f
 8005d5c:	40010000 	.word	0x40010000
 8005d60:	40010400 	.word	0x40010400

08005d64 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b087      	sub	sp, #28
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
 8005d6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6a1b      	ldr	r3, [r3, #32]
 8005d72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6a1b      	ldr	r3, [r3, #32]
 8005d78:	f023 0210 	bic.w	r2, r3, #16
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	699b      	ldr	r3, [r3, #24]
 8005d8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d8c:	68fa      	ldr	r2, [r7, #12]
 8005d8e:	4b2e      	ldr	r3, [pc, #184]	@ (8005e48 <TIM_OC2_SetConfig+0xe4>)
 8005d90:	4013      	ands	r3, r2
 8005d92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	021b      	lsls	r3, r3, #8
 8005da2:	68fa      	ldr	r2, [r7, #12]
 8005da4:	4313      	orrs	r3, r2
 8005da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	f023 0320 	bic.w	r3, r3, #32
 8005dae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	011b      	lsls	r3, r3, #4
 8005db6:	697a      	ldr	r2, [r7, #20]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4a23      	ldr	r2, [pc, #140]	@ (8005e4c <TIM_OC2_SetConfig+0xe8>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d003      	beq.n	8005dcc <TIM_OC2_SetConfig+0x68>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a22      	ldr	r2, [pc, #136]	@ (8005e50 <TIM_OC2_SetConfig+0xec>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d10d      	bne.n	8005de8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005dd2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	68db      	ldr	r3, [r3, #12]
 8005dd8:	011b      	lsls	r3, r3, #4
 8005dda:	697a      	ldr	r2, [r7, #20]
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005de0:	697b      	ldr	r3, [r7, #20]
 8005de2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005de6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	4a18      	ldr	r2, [pc, #96]	@ (8005e4c <TIM_OC2_SetConfig+0xe8>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d003      	beq.n	8005df8 <TIM_OC2_SetConfig+0x94>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	4a17      	ldr	r2, [pc, #92]	@ (8005e50 <TIM_OC2_SetConfig+0xec>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d113      	bne.n	8005e20 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005dfe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005e06:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	695b      	ldr	r3, [r3, #20]
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	693a      	ldr	r2, [r7, #16]
 8005e10:	4313      	orrs	r3, r2
 8005e12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	699b      	ldr	r3, [r3, #24]
 8005e18:	009b      	lsls	r3, r3, #2
 8005e1a:	693a      	ldr	r2, [r7, #16]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	693a      	ldr	r2, [r7, #16]
 8005e24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	68fa      	ldr	r2, [r7, #12]
 8005e2a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	685a      	ldr	r2, [r3, #4]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	697a      	ldr	r2, [r7, #20]
 8005e38:	621a      	str	r2, [r3, #32]
}
 8005e3a:	bf00      	nop
 8005e3c:	371c      	adds	r7, #28
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr
 8005e46:	bf00      	nop
 8005e48:	feff8fff 	.word	0xfeff8fff
 8005e4c:	40010000 	.word	0x40010000
 8005e50:	40010400 	.word	0x40010400

08005e54 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b087      	sub	sp, #28
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
 8005e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6a1b      	ldr	r3, [r3, #32]
 8005e62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6a1b      	ldr	r3, [r3, #32]
 8005e68:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	69db      	ldr	r3, [r3, #28]
 8005e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e7c:	68fa      	ldr	r2, [r7, #12]
 8005e7e:	4b2d      	ldr	r3, [pc, #180]	@ (8005f34 <TIM_OC3_SetConfig+0xe0>)
 8005e80:	4013      	ands	r3, r2
 8005e82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f023 0303 	bic.w	r3, r3, #3
 8005e8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	68fa      	ldr	r2, [r7, #12]
 8005e92:	4313      	orrs	r3, r2
 8005e94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005e9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	689b      	ldr	r3, [r3, #8]
 8005ea2:	021b      	lsls	r3, r3, #8
 8005ea4:	697a      	ldr	r2, [r7, #20]
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	4a22      	ldr	r2, [pc, #136]	@ (8005f38 <TIM_OC3_SetConfig+0xe4>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d003      	beq.n	8005eba <TIM_OC3_SetConfig+0x66>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	4a21      	ldr	r2, [pc, #132]	@ (8005f3c <TIM_OC3_SetConfig+0xe8>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d10d      	bne.n	8005ed6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005ec0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	68db      	ldr	r3, [r3, #12]
 8005ec6:	021b      	lsls	r3, r3, #8
 8005ec8:	697a      	ldr	r2, [r7, #20]
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ed4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	4a17      	ldr	r2, [pc, #92]	@ (8005f38 <TIM_OC3_SetConfig+0xe4>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d003      	beq.n	8005ee6 <TIM_OC3_SetConfig+0x92>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	4a16      	ldr	r2, [pc, #88]	@ (8005f3c <TIM_OC3_SetConfig+0xe8>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d113      	bne.n	8005f0e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005eec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005eee:	693b      	ldr	r3, [r7, #16]
 8005ef0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ef4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	695b      	ldr	r3, [r3, #20]
 8005efa:	011b      	lsls	r3, r3, #4
 8005efc:	693a      	ldr	r2, [r7, #16]
 8005efe:	4313      	orrs	r3, r2
 8005f00:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	699b      	ldr	r3, [r3, #24]
 8005f06:	011b      	lsls	r3, r3, #4
 8005f08:	693a      	ldr	r2, [r7, #16]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	693a      	ldr	r2, [r7, #16]
 8005f12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	68fa      	ldr	r2, [r7, #12]
 8005f18:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	685a      	ldr	r2, [r3, #4]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	697a      	ldr	r2, [r7, #20]
 8005f26:	621a      	str	r2, [r3, #32]
}
 8005f28:	bf00      	nop
 8005f2a:	371c      	adds	r7, #28
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr
 8005f34:	fffeff8f 	.word	0xfffeff8f
 8005f38:	40010000 	.word	0x40010000
 8005f3c:	40010400 	.word	0x40010400

08005f40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b087      	sub	sp, #28
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6a1b      	ldr	r3, [r3, #32]
 8005f4e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6a1b      	ldr	r3, [r3, #32]
 8005f54:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	69db      	ldr	r3, [r3, #28]
 8005f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005f68:	68fa      	ldr	r2, [r7, #12]
 8005f6a:	4b1e      	ldr	r3, [pc, #120]	@ (8005fe4 <TIM_OC4_SetConfig+0xa4>)
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	021b      	lsls	r3, r3, #8
 8005f7e:	68fa      	ldr	r2, [r7, #12]
 8005f80:	4313      	orrs	r3, r2
 8005f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005f84:	693b      	ldr	r3, [r7, #16]
 8005f86:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005f8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	689b      	ldr	r3, [r3, #8]
 8005f90:	031b      	lsls	r3, r3, #12
 8005f92:	693a      	ldr	r2, [r7, #16]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	4a13      	ldr	r2, [pc, #76]	@ (8005fe8 <TIM_OC4_SetConfig+0xa8>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d003      	beq.n	8005fa8 <TIM_OC4_SetConfig+0x68>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	4a12      	ldr	r2, [pc, #72]	@ (8005fec <TIM_OC4_SetConfig+0xac>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d109      	bne.n	8005fbc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005fae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	695b      	ldr	r3, [r3, #20]
 8005fb4:	019b      	lsls	r3, r3, #6
 8005fb6:	697a      	ldr	r2, [r7, #20]
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	697a      	ldr	r2, [r7, #20]
 8005fc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	68fa      	ldr	r2, [r7, #12]
 8005fc6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	685a      	ldr	r2, [r3, #4]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	693a      	ldr	r2, [r7, #16]
 8005fd4:	621a      	str	r2, [r3, #32]
}
 8005fd6:	bf00      	nop
 8005fd8:	371c      	adds	r7, #28
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe0:	4770      	bx	lr
 8005fe2:	bf00      	nop
 8005fe4:	feff8fff 	.word	0xfeff8fff
 8005fe8:	40010000 	.word	0x40010000
 8005fec:	40010400 	.word	0x40010400

08005ff0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	b087      	sub	sp, #28
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
 8005ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6a1b      	ldr	r3, [r3, #32]
 8005ffe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6a1b      	ldr	r3, [r3, #32]
 8006004:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006018:	68fa      	ldr	r2, [r7, #12]
 800601a:	4b1b      	ldr	r3, [pc, #108]	@ (8006088 <TIM_OC5_SetConfig+0x98>)
 800601c:	4013      	ands	r3, r2
 800601e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	68fa      	ldr	r2, [r7, #12]
 8006026:	4313      	orrs	r3, r2
 8006028:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006030:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	689b      	ldr	r3, [r3, #8]
 8006036:	041b      	lsls	r3, r3, #16
 8006038:	693a      	ldr	r2, [r7, #16]
 800603a:	4313      	orrs	r3, r2
 800603c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a12      	ldr	r2, [pc, #72]	@ (800608c <TIM_OC5_SetConfig+0x9c>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d003      	beq.n	800604e <TIM_OC5_SetConfig+0x5e>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	4a11      	ldr	r2, [pc, #68]	@ (8006090 <TIM_OC5_SetConfig+0xa0>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d109      	bne.n	8006062 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006054:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	695b      	ldr	r3, [r3, #20]
 800605a:	021b      	lsls	r3, r3, #8
 800605c:	697a      	ldr	r2, [r7, #20]
 800605e:	4313      	orrs	r3, r2
 8006060:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	697a      	ldr	r2, [r7, #20]
 8006066:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	68fa      	ldr	r2, [r7, #12]
 800606c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	685a      	ldr	r2, [r3, #4]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	693a      	ldr	r2, [r7, #16]
 800607a:	621a      	str	r2, [r3, #32]
}
 800607c:	bf00      	nop
 800607e:	371c      	adds	r7, #28
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr
 8006088:	fffeff8f 	.word	0xfffeff8f
 800608c:	40010000 	.word	0x40010000
 8006090:	40010400 	.word	0x40010400

08006094 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006094:	b480      	push	{r7}
 8006096:	b087      	sub	sp, #28
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
 800609c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6a1b      	ldr	r3, [r3, #32]
 80060a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6a1b      	ldr	r3, [r3, #32]
 80060a8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80060bc:	68fa      	ldr	r2, [r7, #12]
 80060be:	4b1c      	ldr	r3, [pc, #112]	@ (8006130 <TIM_OC6_SetConfig+0x9c>)
 80060c0:	4013      	ands	r3, r2
 80060c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	021b      	lsls	r3, r3, #8
 80060ca:	68fa      	ldr	r2, [r7, #12]
 80060cc:	4313      	orrs	r3, r2
 80060ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80060d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	051b      	lsls	r3, r3, #20
 80060de:	693a      	ldr	r2, [r7, #16]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	4a13      	ldr	r2, [pc, #76]	@ (8006134 <TIM_OC6_SetConfig+0xa0>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d003      	beq.n	80060f4 <TIM_OC6_SetConfig+0x60>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	4a12      	ldr	r2, [pc, #72]	@ (8006138 <TIM_OC6_SetConfig+0xa4>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d109      	bne.n	8006108 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80060f4:	697b      	ldr	r3, [r7, #20]
 80060f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80060fa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	695b      	ldr	r3, [r3, #20]
 8006100:	029b      	lsls	r3, r3, #10
 8006102:	697a      	ldr	r2, [r7, #20]
 8006104:	4313      	orrs	r3, r2
 8006106:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	697a      	ldr	r2, [r7, #20]
 800610c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	68fa      	ldr	r2, [r7, #12]
 8006112:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	685a      	ldr	r2, [r3, #4]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	693a      	ldr	r2, [r7, #16]
 8006120:	621a      	str	r2, [r3, #32]
}
 8006122:	bf00      	nop
 8006124:	371c      	adds	r7, #28
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr
 800612e:	bf00      	nop
 8006130:	feff8fff 	.word	0xfeff8fff
 8006134:	40010000 	.word	0x40010000
 8006138:	40010400 	.word	0x40010400

0800613c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800613c:	b480      	push	{r7}
 800613e:	b087      	sub	sp, #28
 8006140:	af00      	add	r7, sp, #0
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	607a      	str	r2, [r7, #4]
 8006148:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	6a1b      	ldr	r3, [r3, #32]
 800614e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	6a1b      	ldr	r3, [r3, #32]
 8006154:	f023 0201 	bic.w	r2, r3, #1
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	699b      	ldr	r3, [r3, #24]
 8006160:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	4a28      	ldr	r2, [pc, #160]	@ (8006208 <TIM_TI1_SetConfig+0xcc>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d01b      	beq.n	80061a2 <TIM_TI1_SetConfig+0x66>
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006170:	d017      	beq.n	80061a2 <TIM_TI1_SetConfig+0x66>
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	4a25      	ldr	r2, [pc, #148]	@ (800620c <TIM_TI1_SetConfig+0xd0>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d013      	beq.n	80061a2 <TIM_TI1_SetConfig+0x66>
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	4a24      	ldr	r2, [pc, #144]	@ (8006210 <TIM_TI1_SetConfig+0xd4>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d00f      	beq.n	80061a2 <TIM_TI1_SetConfig+0x66>
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	4a23      	ldr	r2, [pc, #140]	@ (8006214 <TIM_TI1_SetConfig+0xd8>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d00b      	beq.n	80061a2 <TIM_TI1_SetConfig+0x66>
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	4a22      	ldr	r2, [pc, #136]	@ (8006218 <TIM_TI1_SetConfig+0xdc>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d007      	beq.n	80061a2 <TIM_TI1_SetConfig+0x66>
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	4a21      	ldr	r2, [pc, #132]	@ (800621c <TIM_TI1_SetConfig+0xe0>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d003      	beq.n	80061a2 <TIM_TI1_SetConfig+0x66>
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	4a20      	ldr	r2, [pc, #128]	@ (8006220 <TIM_TI1_SetConfig+0xe4>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d101      	bne.n	80061a6 <TIM_TI1_SetConfig+0x6a>
 80061a2:	2301      	movs	r3, #1
 80061a4:	e000      	b.n	80061a8 <TIM_TI1_SetConfig+0x6c>
 80061a6:	2300      	movs	r3, #0
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d008      	beq.n	80061be <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	f023 0303 	bic.w	r3, r3, #3
 80061b2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80061b4:	697a      	ldr	r2, [r7, #20]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	4313      	orrs	r3, r2
 80061ba:	617b      	str	r3, [r7, #20]
 80061bc:	e003      	b.n	80061c6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	f043 0301 	orr.w	r3, r3, #1
 80061c4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80061cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	011b      	lsls	r3, r3, #4
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	697a      	ldr	r2, [r7, #20]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	f023 030a 	bic.w	r3, r3, #10
 80061e0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	f003 030a 	and.w	r3, r3, #10
 80061e8:	693a      	ldr	r2, [r7, #16]
 80061ea:	4313      	orrs	r3, r2
 80061ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	697a      	ldr	r2, [r7, #20]
 80061f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	693a      	ldr	r2, [r7, #16]
 80061f8:	621a      	str	r2, [r3, #32]
}
 80061fa:	bf00      	nop
 80061fc:	371c      	adds	r7, #28
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr
 8006206:	bf00      	nop
 8006208:	40010000 	.word	0x40010000
 800620c:	40000400 	.word	0x40000400
 8006210:	40000800 	.word	0x40000800
 8006214:	40000c00 	.word	0x40000c00
 8006218:	40010400 	.word	0x40010400
 800621c:	40014000 	.word	0x40014000
 8006220:	40001800 	.word	0x40001800

08006224 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006224:	b480      	push	{r7}
 8006226:	b087      	sub	sp, #28
 8006228:	af00      	add	r7, sp, #0
 800622a:	60f8      	str	r0, [r7, #12]
 800622c:	60b9      	str	r1, [r7, #8]
 800622e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	6a1b      	ldr	r3, [r3, #32]
 8006234:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	6a1b      	ldr	r3, [r3, #32]
 800623a:	f023 0201 	bic.w	r2, r3, #1
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	699b      	ldr	r3, [r3, #24]
 8006246:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006248:	693b      	ldr	r3, [r7, #16]
 800624a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800624e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	011b      	lsls	r3, r3, #4
 8006254:	693a      	ldr	r2, [r7, #16]
 8006256:	4313      	orrs	r3, r2
 8006258:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	f023 030a 	bic.w	r3, r3, #10
 8006260:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006262:	697a      	ldr	r2, [r7, #20]
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	4313      	orrs	r3, r2
 8006268:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	693a      	ldr	r2, [r7, #16]
 800626e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	697a      	ldr	r2, [r7, #20]
 8006274:	621a      	str	r2, [r3, #32]
}
 8006276:	bf00      	nop
 8006278:	371c      	adds	r7, #28
 800627a:	46bd      	mov	sp, r7
 800627c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006280:	4770      	bx	lr

08006282 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006282:	b480      	push	{r7}
 8006284:	b087      	sub	sp, #28
 8006286:	af00      	add	r7, sp, #0
 8006288:	60f8      	str	r0, [r7, #12]
 800628a:	60b9      	str	r1, [r7, #8]
 800628c:	607a      	str	r2, [r7, #4]
 800628e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	6a1b      	ldr	r3, [r3, #32]
 8006294:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	6a1b      	ldr	r3, [r3, #32]
 800629a:	f023 0210 	bic.w	r2, r3, #16
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	699b      	ldr	r3, [r3, #24]
 80062a6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	021b      	lsls	r3, r3, #8
 80062b4:	693a      	ldr	r2, [r7, #16]
 80062b6:	4313      	orrs	r3, r2
 80062b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80062c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	031b      	lsls	r3, r3, #12
 80062c6:	b29b      	uxth	r3, r3
 80062c8:	693a      	ldr	r2, [r7, #16]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80062d4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	011b      	lsls	r3, r3, #4
 80062da:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80062de:	697a      	ldr	r2, [r7, #20]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	693a      	ldr	r2, [r7, #16]
 80062e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	697a      	ldr	r2, [r7, #20]
 80062ee:	621a      	str	r2, [r3, #32]
}
 80062f0:	bf00      	nop
 80062f2:	371c      	adds	r7, #28
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr

080062fc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062fc:	b480      	push	{r7}
 80062fe:	b087      	sub	sp, #28
 8006300:	af00      	add	r7, sp, #0
 8006302:	60f8      	str	r0, [r7, #12]
 8006304:	60b9      	str	r1, [r7, #8]
 8006306:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6a1b      	ldr	r3, [r3, #32]
 800630c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	6a1b      	ldr	r3, [r3, #32]
 8006312:	f023 0210 	bic.w	r2, r3, #16
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	699b      	ldr	r3, [r3, #24]
 800631e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006320:	693b      	ldr	r3, [r7, #16]
 8006322:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006326:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	031b      	lsls	r3, r3, #12
 800632c:	693a      	ldr	r2, [r7, #16]
 800632e:	4313      	orrs	r3, r2
 8006330:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006338:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	011b      	lsls	r3, r3, #4
 800633e:	697a      	ldr	r2, [r7, #20]
 8006340:	4313      	orrs	r3, r2
 8006342:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	693a      	ldr	r2, [r7, #16]
 8006348:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	697a      	ldr	r2, [r7, #20]
 800634e:	621a      	str	r2, [r3, #32]
}
 8006350:	bf00      	nop
 8006352:	371c      	adds	r7, #28
 8006354:	46bd      	mov	sp, r7
 8006356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635a:	4770      	bx	lr

0800635c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800635c:	b480      	push	{r7}
 800635e:	b087      	sub	sp, #28
 8006360:	af00      	add	r7, sp, #0
 8006362:	60f8      	str	r0, [r7, #12]
 8006364:	60b9      	str	r1, [r7, #8]
 8006366:	607a      	str	r2, [r7, #4]
 8006368:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	6a1b      	ldr	r3, [r3, #32]
 800636e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	6a1b      	ldr	r3, [r3, #32]
 8006374:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	69db      	ldr	r3, [r3, #28]
 8006380:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	f023 0303 	bic.w	r3, r3, #3
 8006388:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800638a:	693a      	ldr	r2, [r7, #16]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	4313      	orrs	r3, r2
 8006390:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006398:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	011b      	lsls	r3, r3, #4
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	693a      	ldr	r2, [r7, #16]
 80063a2:	4313      	orrs	r3, r2
 80063a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80063ac:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	021b      	lsls	r3, r3, #8
 80063b2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80063b6:	697a      	ldr	r2, [r7, #20]
 80063b8:	4313      	orrs	r3, r2
 80063ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	693a      	ldr	r2, [r7, #16]
 80063c0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	697a      	ldr	r2, [r7, #20]
 80063c6:	621a      	str	r2, [r3, #32]
}
 80063c8:	bf00      	nop
 80063ca:	371c      	adds	r7, #28
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr

080063d4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b087      	sub	sp, #28
 80063d8:	af00      	add	r7, sp, #0
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	60b9      	str	r1, [r7, #8]
 80063de:	607a      	str	r2, [r7, #4]
 80063e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	6a1b      	ldr	r3, [r3, #32]
 80063e6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	6a1b      	ldr	r3, [r3, #32]
 80063ec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	69db      	ldr	r3, [r3, #28]
 80063f8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006400:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	021b      	lsls	r3, r3, #8
 8006406:	693a      	ldr	r2, [r7, #16]
 8006408:	4313      	orrs	r3, r2
 800640a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006412:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	031b      	lsls	r3, r3, #12
 8006418:	b29b      	uxth	r3, r3
 800641a:	693a      	ldr	r2, [r7, #16]
 800641c:	4313      	orrs	r3, r2
 800641e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006426:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	031b      	lsls	r3, r3, #12
 800642c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8006430:	697a      	ldr	r2, [r7, #20]
 8006432:	4313      	orrs	r3, r2
 8006434:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	693a      	ldr	r2, [r7, #16]
 800643a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	697a      	ldr	r2, [r7, #20]
 8006440:	621a      	str	r2, [r3, #32]
}
 8006442:	bf00      	nop
 8006444:	371c      	adds	r7, #28
 8006446:	46bd      	mov	sp, r7
 8006448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644c:	4770      	bx	lr

0800644e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800644e:	b480      	push	{r7}
 8006450:	b085      	sub	sp, #20
 8006452:	af00      	add	r7, sp, #0
 8006454:	6078      	str	r0, [r7, #4]
 8006456:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006464:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006466:	683a      	ldr	r2, [r7, #0]
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	4313      	orrs	r3, r2
 800646c:	f043 0307 	orr.w	r3, r3, #7
 8006470:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	68fa      	ldr	r2, [r7, #12]
 8006476:	609a      	str	r2, [r3, #8]
}
 8006478:	bf00      	nop
 800647a:	3714      	adds	r7, #20
 800647c:	46bd      	mov	sp, r7
 800647e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006482:	4770      	bx	lr

08006484 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006484:	b480      	push	{r7}
 8006486:	b087      	sub	sp, #28
 8006488:	af00      	add	r7, sp, #0
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
 8006490:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	689b      	ldr	r3, [r3, #8]
 8006496:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800649e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	021a      	lsls	r2, r3, #8
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	431a      	orrs	r2, r3
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	697a      	ldr	r2, [r7, #20]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	697a      	ldr	r2, [r7, #20]
 80064b6:	609a      	str	r2, [r3, #8]
}
 80064b8:	bf00      	nop
 80064ba:	371c      	adds	r7, #28
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b085      	sub	sp, #20
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
 80064cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064d4:	2b01      	cmp	r3, #1
 80064d6:	d101      	bne.n	80064dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064d8:	2302      	movs	r3, #2
 80064da:	e06d      	b.n	80065b8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2201      	movs	r2, #1
 80064e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2202      	movs	r2, #2
 80064e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	689b      	ldr	r3, [r3, #8]
 80064fa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a30      	ldr	r2, [pc, #192]	@ (80065c4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d004      	beq.n	8006510 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a2f      	ldr	r2, [pc, #188]	@ (80065c8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d108      	bne.n	8006522 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006516:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	68fa      	ldr	r2, [r7, #12]
 800651e:	4313      	orrs	r3, r2
 8006520:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006528:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	68fa      	ldr	r2, [r7, #12]
 8006530:	4313      	orrs	r3, r2
 8006532:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	68fa      	ldr	r2, [r7, #12]
 800653a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a20      	ldr	r2, [pc, #128]	@ (80065c4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d022      	beq.n	800658c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800654e:	d01d      	beq.n	800658c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a1d      	ldr	r2, [pc, #116]	@ (80065cc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d018      	beq.n	800658c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a1c      	ldr	r2, [pc, #112]	@ (80065d0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d013      	beq.n	800658c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a1a      	ldr	r2, [pc, #104]	@ (80065d4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d00e      	beq.n	800658c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a15      	ldr	r2, [pc, #84]	@ (80065c8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d009      	beq.n	800658c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a16      	ldr	r2, [pc, #88]	@ (80065d8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d004      	beq.n	800658c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a15      	ldr	r2, [pc, #84]	@ (80065dc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d10c      	bne.n	80065a6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006592:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	68ba      	ldr	r2, [r7, #8]
 800659a:	4313      	orrs	r3, r2
 800659c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	68ba      	ldr	r2, [r7, #8]
 80065a4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2201      	movs	r2, #1
 80065aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2200      	movs	r2, #0
 80065b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80065b6:	2300      	movs	r3, #0
}
 80065b8:	4618      	mov	r0, r3
 80065ba:	3714      	adds	r7, #20
 80065bc:	46bd      	mov	sp, r7
 80065be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c2:	4770      	bx	lr
 80065c4:	40010000 	.word	0x40010000
 80065c8:	40010400 	.word	0x40010400
 80065cc:	40000400 	.word	0x40000400
 80065d0:	40000800 	.word	0x40000800
 80065d4:	40000c00 	.word	0x40000c00
 80065d8:	40014000 	.word	0x40014000
 80065dc:	40001800 	.word	0x40001800

080065e0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b085      	sub	sp, #20
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
 80065e8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80065ea:	2300      	movs	r3, #0
 80065ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	d101      	bne.n	80065fc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80065f8:	2302      	movs	r3, #2
 80065fa:	e065      	b.n	80066c8 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	4313      	orrs	r3, r2
 8006610:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	4313      	orrs	r3, r2
 800661e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	4313      	orrs	r3, r2
 800662c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4313      	orrs	r3, r2
 800663a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	691b      	ldr	r3, [r3, #16]
 8006646:	4313      	orrs	r3, r2
 8006648:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	695b      	ldr	r3, [r3, #20]
 8006654:	4313      	orrs	r3, r2
 8006656:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006662:	4313      	orrs	r3, r2
 8006664:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	699b      	ldr	r3, [r3, #24]
 8006670:	041b      	lsls	r3, r3, #16
 8006672:	4313      	orrs	r3, r2
 8006674:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a16      	ldr	r2, [pc, #88]	@ (80066d4 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d004      	beq.n	800668a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a14      	ldr	r2, [pc, #80]	@ (80066d8 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d115      	bne.n	80066b6 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006694:	051b      	lsls	r3, r3, #20
 8006696:	4313      	orrs	r3, r2
 8006698:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	69db      	ldr	r3, [r3, #28]
 80066a4:	4313      	orrs	r3, r2
 80066a6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	6a1b      	ldr	r3, [r3, #32]
 80066b2:	4313      	orrs	r3, r2
 80066b4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	68fa      	ldr	r2, [r7, #12]
 80066bc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2200      	movs	r2, #0
 80066c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80066c6:	2300      	movs	r3, #0
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	3714      	adds	r7, #20
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr
 80066d4:	40010000 	.word	0x40010000
 80066d8:	40010400 	.word	0x40010400

080066dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b082      	sub	sp, #8
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d101      	bne.n	80066ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80066ea:	2301      	movs	r3, #1
 80066ec:	e040      	b.n	8006770 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d106      	bne.n	8006704 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2200      	movs	r2, #0
 80066fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f7fb fcca 	bl	8002098 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2224      	movs	r2, #36	@ 0x24
 8006708:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	681a      	ldr	r2, [r3, #0]
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f022 0201 	bic.w	r2, r2, #1
 8006718:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800671e:	2b00      	cmp	r3, #0
 8006720:	d002      	beq.n	8006728 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f000 fa8c 	bl	8006c40 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	f000 f825 	bl	8006778 <UART_SetConfig>
 800672e:	4603      	mov	r3, r0
 8006730:	2b01      	cmp	r3, #1
 8006732:	d101      	bne.n	8006738 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006734:	2301      	movs	r3, #1
 8006736:	e01b      	b.n	8006770 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	685a      	ldr	r2, [r3, #4]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006746:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	689a      	ldr	r2, [r3, #8]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006756:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f042 0201 	orr.w	r2, r2, #1
 8006766:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f000 fb0b 	bl	8006d84 <UART_CheckIdleState>
 800676e:	4603      	mov	r3, r0
}
 8006770:	4618      	mov	r0, r3
 8006772:	3708      	adds	r7, #8
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}

08006778 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b088      	sub	sp, #32
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006780:	2300      	movs	r3, #0
 8006782:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	689a      	ldr	r2, [r3, #8]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	691b      	ldr	r3, [r3, #16]
 800678c:	431a      	orrs	r2, r3
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	695b      	ldr	r3, [r3, #20]
 8006792:	431a      	orrs	r2, r3
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	69db      	ldr	r3, [r3, #28]
 8006798:	4313      	orrs	r3, r2
 800679a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	681a      	ldr	r2, [r3, #0]
 80067a2:	4ba6      	ldr	r3, [pc, #664]	@ (8006a3c <UART_SetConfig+0x2c4>)
 80067a4:	4013      	ands	r3, r2
 80067a6:	687a      	ldr	r2, [r7, #4]
 80067a8:	6812      	ldr	r2, [r2, #0]
 80067aa:	6979      	ldr	r1, [r7, #20]
 80067ac:	430b      	orrs	r3, r1
 80067ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	68da      	ldr	r2, [r3, #12]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	430a      	orrs	r2, r1
 80067c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	699b      	ldr	r3, [r3, #24]
 80067ca:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6a1b      	ldr	r3, [r3, #32]
 80067d0:	697a      	ldr	r2, [r7, #20]
 80067d2:	4313      	orrs	r3, r2
 80067d4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	697a      	ldr	r2, [r7, #20]
 80067e6:	430a      	orrs	r2, r1
 80067e8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a94      	ldr	r2, [pc, #592]	@ (8006a40 <UART_SetConfig+0x2c8>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d120      	bne.n	8006836 <UART_SetConfig+0xbe>
 80067f4:	4b93      	ldr	r3, [pc, #588]	@ (8006a44 <UART_SetConfig+0x2cc>)
 80067f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067fa:	f003 0303 	and.w	r3, r3, #3
 80067fe:	2b03      	cmp	r3, #3
 8006800:	d816      	bhi.n	8006830 <UART_SetConfig+0xb8>
 8006802:	a201      	add	r2, pc, #4	@ (adr r2, 8006808 <UART_SetConfig+0x90>)
 8006804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006808:	08006819 	.word	0x08006819
 800680c:	08006825 	.word	0x08006825
 8006810:	0800681f 	.word	0x0800681f
 8006814:	0800682b 	.word	0x0800682b
 8006818:	2301      	movs	r3, #1
 800681a:	77fb      	strb	r3, [r7, #31]
 800681c:	e150      	b.n	8006ac0 <UART_SetConfig+0x348>
 800681e:	2302      	movs	r3, #2
 8006820:	77fb      	strb	r3, [r7, #31]
 8006822:	e14d      	b.n	8006ac0 <UART_SetConfig+0x348>
 8006824:	2304      	movs	r3, #4
 8006826:	77fb      	strb	r3, [r7, #31]
 8006828:	e14a      	b.n	8006ac0 <UART_SetConfig+0x348>
 800682a:	2308      	movs	r3, #8
 800682c:	77fb      	strb	r3, [r7, #31]
 800682e:	e147      	b.n	8006ac0 <UART_SetConfig+0x348>
 8006830:	2310      	movs	r3, #16
 8006832:	77fb      	strb	r3, [r7, #31]
 8006834:	e144      	b.n	8006ac0 <UART_SetConfig+0x348>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a83      	ldr	r2, [pc, #524]	@ (8006a48 <UART_SetConfig+0x2d0>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d132      	bne.n	80068a6 <UART_SetConfig+0x12e>
 8006840:	4b80      	ldr	r3, [pc, #512]	@ (8006a44 <UART_SetConfig+0x2cc>)
 8006842:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006846:	f003 030c 	and.w	r3, r3, #12
 800684a:	2b0c      	cmp	r3, #12
 800684c:	d828      	bhi.n	80068a0 <UART_SetConfig+0x128>
 800684e:	a201      	add	r2, pc, #4	@ (adr r2, 8006854 <UART_SetConfig+0xdc>)
 8006850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006854:	08006889 	.word	0x08006889
 8006858:	080068a1 	.word	0x080068a1
 800685c:	080068a1 	.word	0x080068a1
 8006860:	080068a1 	.word	0x080068a1
 8006864:	08006895 	.word	0x08006895
 8006868:	080068a1 	.word	0x080068a1
 800686c:	080068a1 	.word	0x080068a1
 8006870:	080068a1 	.word	0x080068a1
 8006874:	0800688f 	.word	0x0800688f
 8006878:	080068a1 	.word	0x080068a1
 800687c:	080068a1 	.word	0x080068a1
 8006880:	080068a1 	.word	0x080068a1
 8006884:	0800689b 	.word	0x0800689b
 8006888:	2300      	movs	r3, #0
 800688a:	77fb      	strb	r3, [r7, #31]
 800688c:	e118      	b.n	8006ac0 <UART_SetConfig+0x348>
 800688e:	2302      	movs	r3, #2
 8006890:	77fb      	strb	r3, [r7, #31]
 8006892:	e115      	b.n	8006ac0 <UART_SetConfig+0x348>
 8006894:	2304      	movs	r3, #4
 8006896:	77fb      	strb	r3, [r7, #31]
 8006898:	e112      	b.n	8006ac0 <UART_SetConfig+0x348>
 800689a:	2308      	movs	r3, #8
 800689c:	77fb      	strb	r3, [r7, #31]
 800689e:	e10f      	b.n	8006ac0 <UART_SetConfig+0x348>
 80068a0:	2310      	movs	r3, #16
 80068a2:	77fb      	strb	r3, [r7, #31]
 80068a4:	e10c      	b.n	8006ac0 <UART_SetConfig+0x348>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a68      	ldr	r2, [pc, #416]	@ (8006a4c <UART_SetConfig+0x2d4>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d120      	bne.n	80068f2 <UART_SetConfig+0x17a>
 80068b0:	4b64      	ldr	r3, [pc, #400]	@ (8006a44 <UART_SetConfig+0x2cc>)
 80068b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068b6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80068ba:	2b30      	cmp	r3, #48	@ 0x30
 80068bc:	d013      	beq.n	80068e6 <UART_SetConfig+0x16e>
 80068be:	2b30      	cmp	r3, #48	@ 0x30
 80068c0:	d814      	bhi.n	80068ec <UART_SetConfig+0x174>
 80068c2:	2b20      	cmp	r3, #32
 80068c4:	d009      	beq.n	80068da <UART_SetConfig+0x162>
 80068c6:	2b20      	cmp	r3, #32
 80068c8:	d810      	bhi.n	80068ec <UART_SetConfig+0x174>
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d002      	beq.n	80068d4 <UART_SetConfig+0x15c>
 80068ce:	2b10      	cmp	r3, #16
 80068d0:	d006      	beq.n	80068e0 <UART_SetConfig+0x168>
 80068d2:	e00b      	b.n	80068ec <UART_SetConfig+0x174>
 80068d4:	2300      	movs	r3, #0
 80068d6:	77fb      	strb	r3, [r7, #31]
 80068d8:	e0f2      	b.n	8006ac0 <UART_SetConfig+0x348>
 80068da:	2302      	movs	r3, #2
 80068dc:	77fb      	strb	r3, [r7, #31]
 80068de:	e0ef      	b.n	8006ac0 <UART_SetConfig+0x348>
 80068e0:	2304      	movs	r3, #4
 80068e2:	77fb      	strb	r3, [r7, #31]
 80068e4:	e0ec      	b.n	8006ac0 <UART_SetConfig+0x348>
 80068e6:	2308      	movs	r3, #8
 80068e8:	77fb      	strb	r3, [r7, #31]
 80068ea:	e0e9      	b.n	8006ac0 <UART_SetConfig+0x348>
 80068ec:	2310      	movs	r3, #16
 80068ee:	77fb      	strb	r3, [r7, #31]
 80068f0:	e0e6      	b.n	8006ac0 <UART_SetConfig+0x348>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a56      	ldr	r2, [pc, #344]	@ (8006a50 <UART_SetConfig+0x2d8>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d120      	bne.n	800693e <UART_SetConfig+0x1c6>
 80068fc:	4b51      	ldr	r3, [pc, #324]	@ (8006a44 <UART_SetConfig+0x2cc>)
 80068fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006902:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006906:	2bc0      	cmp	r3, #192	@ 0xc0
 8006908:	d013      	beq.n	8006932 <UART_SetConfig+0x1ba>
 800690a:	2bc0      	cmp	r3, #192	@ 0xc0
 800690c:	d814      	bhi.n	8006938 <UART_SetConfig+0x1c0>
 800690e:	2b80      	cmp	r3, #128	@ 0x80
 8006910:	d009      	beq.n	8006926 <UART_SetConfig+0x1ae>
 8006912:	2b80      	cmp	r3, #128	@ 0x80
 8006914:	d810      	bhi.n	8006938 <UART_SetConfig+0x1c0>
 8006916:	2b00      	cmp	r3, #0
 8006918:	d002      	beq.n	8006920 <UART_SetConfig+0x1a8>
 800691a:	2b40      	cmp	r3, #64	@ 0x40
 800691c:	d006      	beq.n	800692c <UART_SetConfig+0x1b4>
 800691e:	e00b      	b.n	8006938 <UART_SetConfig+0x1c0>
 8006920:	2300      	movs	r3, #0
 8006922:	77fb      	strb	r3, [r7, #31]
 8006924:	e0cc      	b.n	8006ac0 <UART_SetConfig+0x348>
 8006926:	2302      	movs	r3, #2
 8006928:	77fb      	strb	r3, [r7, #31]
 800692a:	e0c9      	b.n	8006ac0 <UART_SetConfig+0x348>
 800692c:	2304      	movs	r3, #4
 800692e:	77fb      	strb	r3, [r7, #31]
 8006930:	e0c6      	b.n	8006ac0 <UART_SetConfig+0x348>
 8006932:	2308      	movs	r3, #8
 8006934:	77fb      	strb	r3, [r7, #31]
 8006936:	e0c3      	b.n	8006ac0 <UART_SetConfig+0x348>
 8006938:	2310      	movs	r3, #16
 800693a:	77fb      	strb	r3, [r7, #31]
 800693c:	e0c0      	b.n	8006ac0 <UART_SetConfig+0x348>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a44      	ldr	r2, [pc, #272]	@ (8006a54 <UART_SetConfig+0x2dc>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d125      	bne.n	8006994 <UART_SetConfig+0x21c>
 8006948:	4b3e      	ldr	r3, [pc, #248]	@ (8006a44 <UART_SetConfig+0x2cc>)
 800694a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800694e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006952:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006956:	d017      	beq.n	8006988 <UART_SetConfig+0x210>
 8006958:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800695c:	d817      	bhi.n	800698e <UART_SetConfig+0x216>
 800695e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006962:	d00b      	beq.n	800697c <UART_SetConfig+0x204>
 8006964:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006968:	d811      	bhi.n	800698e <UART_SetConfig+0x216>
 800696a:	2b00      	cmp	r3, #0
 800696c:	d003      	beq.n	8006976 <UART_SetConfig+0x1fe>
 800696e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006972:	d006      	beq.n	8006982 <UART_SetConfig+0x20a>
 8006974:	e00b      	b.n	800698e <UART_SetConfig+0x216>
 8006976:	2300      	movs	r3, #0
 8006978:	77fb      	strb	r3, [r7, #31]
 800697a:	e0a1      	b.n	8006ac0 <UART_SetConfig+0x348>
 800697c:	2302      	movs	r3, #2
 800697e:	77fb      	strb	r3, [r7, #31]
 8006980:	e09e      	b.n	8006ac0 <UART_SetConfig+0x348>
 8006982:	2304      	movs	r3, #4
 8006984:	77fb      	strb	r3, [r7, #31]
 8006986:	e09b      	b.n	8006ac0 <UART_SetConfig+0x348>
 8006988:	2308      	movs	r3, #8
 800698a:	77fb      	strb	r3, [r7, #31]
 800698c:	e098      	b.n	8006ac0 <UART_SetConfig+0x348>
 800698e:	2310      	movs	r3, #16
 8006990:	77fb      	strb	r3, [r7, #31]
 8006992:	e095      	b.n	8006ac0 <UART_SetConfig+0x348>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4a2f      	ldr	r2, [pc, #188]	@ (8006a58 <UART_SetConfig+0x2e0>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d125      	bne.n	80069ea <UART_SetConfig+0x272>
 800699e:	4b29      	ldr	r3, [pc, #164]	@ (8006a44 <UART_SetConfig+0x2cc>)
 80069a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069a4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80069a8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80069ac:	d017      	beq.n	80069de <UART_SetConfig+0x266>
 80069ae:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80069b2:	d817      	bhi.n	80069e4 <UART_SetConfig+0x26c>
 80069b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069b8:	d00b      	beq.n	80069d2 <UART_SetConfig+0x25a>
 80069ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069be:	d811      	bhi.n	80069e4 <UART_SetConfig+0x26c>
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d003      	beq.n	80069cc <UART_SetConfig+0x254>
 80069c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069c8:	d006      	beq.n	80069d8 <UART_SetConfig+0x260>
 80069ca:	e00b      	b.n	80069e4 <UART_SetConfig+0x26c>
 80069cc:	2301      	movs	r3, #1
 80069ce:	77fb      	strb	r3, [r7, #31]
 80069d0:	e076      	b.n	8006ac0 <UART_SetConfig+0x348>
 80069d2:	2302      	movs	r3, #2
 80069d4:	77fb      	strb	r3, [r7, #31]
 80069d6:	e073      	b.n	8006ac0 <UART_SetConfig+0x348>
 80069d8:	2304      	movs	r3, #4
 80069da:	77fb      	strb	r3, [r7, #31]
 80069dc:	e070      	b.n	8006ac0 <UART_SetConfig+0x348>
 80069de:	2308      	movs	r3, #8
 80069e0:	77fb      	strb	r3, [r7, #31]
 80069e2:	e06d      	b.n	8006ac0 <UART_SetConfig+0x348>
 80069e4:	2310      	movs	r3, #16
 80069e6:	77fb      	strb	r3, [r7, #31]
 80069e8:	e06a      	b.n	8006ac0 <UART_SetConfig+0x348>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a1b      	ldr	r2, [pc, #108]	@ (8006a5c <UART_SetConfig+0x2e4>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d138      	bne.n	8006a66 <UART_SetConfig+0x2ee>
 80069f4:	4b13      	ldr	r3, [pc, #76]	@ (8006a44 <UART_SetConfig+0x2cc>)
 80069f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069fa:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80069fe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006a02:	d017      	beq.n	8006a34 <UART_SetConfig+0x2bc>
 8006a04:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006a08:	d82a      	bhi.n	8006a60 <UART_SetConfig+0x2e8>
 8006a0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a0e:	d00b      	beq.n	8006a28 <UART_SetConfig+0x2b0>
 8006a10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a14:	d824      	bhi.n	8006a60 <UART_SetConfig+0x2e8>
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d003      	beq.n	8006a22 <UART_SetConfig+0x2aa>
 8006a1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a1e:	d006      	beq.n	8006a2e <UART_SetConfig+0x2b6>
 8006a20:	e01e      	b.n	8006a60 <UART_SetConfig+0x2e8>
 8006a22:	2300      	movs	r3, #0
 8006a24:	77fb      	strb	r3, [r7, #31]
 8006a26:	e04b      	b.n	8006ac0 <UART_SetConfig+0x348>
 8006a28:	2302      	movs	r3, #2
 8006a2a:	77fb      	strb	r3, [r7, #31]
 8006a2c:	e048      	b.n	8006ac0 <UART_SetConfig+0x348>
 8006a2e:	2304      	movs	r3, #4
 8006a30:	77fb      	strb	r3, [r7, #31]
 8006a32:	e045      	b.n	8006ac0 <UART_SetConfig+0x348>
 8006a34:	2308      	movs	r3, #8
 8006a36:	77fb      	strb	r3, [r7, #31]
 8006a38:	e042      	b.n	8006ac0 <UART_SetConfig+0x348>
 8006a3a:	bf00      	nop
 8006a3c:	efff69f3 	.word	0xefff69f3
 8006a40:	40011000 	.word	0x40011000
 8006a44:	40023800 	.word	0x40023800
 8006a48:	40004400 	.word	0x40004400
 8006a4c:	40004800 	.word	0x40004800
 8006a50:	40004c00 	.word	0x40004c00
 8006a54:	40005000 	.word	0x40005000
 8006a58:	40011400 	.word	0x40011400
 8006a5c:	40007800 	.word	0x40007800
 8006a60:	2310      	movs	r3, #16
 8006a62:	77fb      	strb	r3, [r7, #31]
 8006a64:	e02c      	b.n	8006ac0 <UART_SetConfig+0x348>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4a72      	ldr	r2, [pc, #456]	@ (8006c34 <UART_SetConfig+0x4bc>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d125      	bne.n	8006abc <UART_SetConfig+0x344>
 8006a70:	4b71      	ldr	r3, [pc, #452]	@ (8006c38 <UART_SetConfig+0x4c0>)
 8006a72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a76:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006a7a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006a7e:	d017      	beq.n	8006ab0 <UART_SetConfig+0x338>
 8006a80:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006a84:	d817      	bhi.n	8006ab6 <UART_SetConfig+0x33e>
 8006a86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a8a:	d00b      	beq.n	8006aa4 <UART_SetConfig+0x32c>
 8006a8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a90:	d811      	bhi.n	8006ab6 <UART_SetConfig+0x33e>
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d003      	beq.n	8006a9e <UART_SetConfig+0x326>
 8006a96:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a9a:	d006      	beq.n	8006aaa <UART_SetConfig+0x332>
 8006a9c:	e00b      	b.n	8006ab6 <UART_SetConfig+0x33e>
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	77fb      	strb	r3, [r7, #31]
 8006aa2:	e00d      	b.n	8006ac0 <UART_SetConfig+0x348>
 8006aa4:	2302      	movs	r3, #2
 8006aa6:	77fb      	strb	r3, [r7, #31]
 8006aa8:	e00a      	b.n	8006ac0 <UART_SetConfig+0x348>
 8006aaa:	2304      	movs	r3, #4
 8006aac:	77fb      	strb	r3, [r7, #31]
 8006aae:	e007      	b.n	8006ac0 <UART_SetConfig+0x348>
 8006ab0:	2308      	movs	r3, #8
 8006ab2:	77fb      	strb	r3, [r7, #31]
 8006ab4:	e004      	b.n	8006ac0 <UART_SetConfig+0x348>
 8006ab6:	2310      	movs	r3, #16
 8006ab8:	77fb      	strb	r3, [r7, #31]
 8006aba:	e001      	b.n	8006ac0 <UART_SetConfig+0x348>
 8006abc:	2310      	movs	r3, #16
 8006abe:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	69db      	ldr	r3, [r3, #28]
 8006ac4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ac8:	d15b      	bne.n	8006b82 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006aca:	7ffb      	ldrb	r3, [r7, #31]
 8006acc:	2b08      	cmp	r3, #8
 8006ace:	d828      	bhi.n	8006b22 <UART_SetConfig+0x3aa>
 8006ad0:	a201      	add	r2, pc, #4	@ (adr r2, 8006ad8 <UART_SetConfig+0x360>)
 8006ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ad6:	bf00      	nop
 8006ad8:	08006afd 	.word	0x08006afd
 8006adc:	08006b05 	.word	0x08006b05
 8006ae0:	08006b0d 	.word	0x08006b0d
 8006ae4:	08006b23 	.word	0x08006b23
 8006ae8:	08006b13 	.word	0x08006b13
 8006aec:	08006b23 	.word	0x08006b23
 8006af0:	08006b23 	.word	0x08006b23
 8006af4:	08006b23 	.word	0x08006b23
 8006af8:	08006b1b 	.word	0x08006b1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006afc:	f7fd fee0 	bl	80048c0 <HAL_RCC_GetPCLK1Freq>
 8006b00:	61b8      	str	r0, [r7, #24]
        break;
 8006b02:	e013      	b.n	8006b2c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b04:	f7fd fef0 	bl	80048e8 <HAL_RCC_GetPCLK2Freq>
 8006b08:	61b8      	str	r0, [r7, #24]
        break;
 8006b0a:	e00f      	b.n	8006b2c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b0c:	4b4b      	ldr	r3, [pc, #300]	@ (8006c3c <UART_SetConfig+0x4c4>)
 8006b0e:	61bb      	str	r3, [r7, #24]
        break;
 8006b10:	e00c      	b.n	8006b2c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b12:	f7fd fdc3 	bl	800469c <HAL_RCC_GetSysClockFreq>
 8006b16:	61b8      	str	r0, [r7, #24]
        break;
 8006b18:	e008      	b.n	8006b2c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b1e:	61bb      	str	r3, [r7, #24]
        break;
 8006b20:	e004      	b.n	8006b2c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006b22:	2300      	movs	r3, #0
 8006b24:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006b26:	2301      	movs	r3, #1
 8006b28:	77bb      	strb	r3, [r7, #30]
        break;
 8006b2a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006b2c:	69bb      	ldr	r3, [r7, #24]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d074      	beq.n	8006c1c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006b32:	69bb      	ldr	r3, [r7, #24]
 8006b34:	005a      	lsls	r2, r3, #1
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	085b      	lsrs	r3, r3, #1
 8006b3c:	441a      	add	r2, r3
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	685b      	ldr	r3, [r3, #4]
 8006b42:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b46:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b48:	693b      	ldr	r3, [r7, #16]
 8006b4a:	2b0f      	cmp	r3, #15
 8006b4c:	d916      	bls.n	8006b7c <UART_SetConfig+0x404>
 8006b4e:	693b      	ldr	r3, [r7, #16]
 8006b50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b54:	d212      	bcs.n	8006b7c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	b29b      	uxth	r3, r3
 8006b5a:	f023 030f 	bic.w	r3, r3, #15
 8006b5e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b60:	693b      	ldr	r3, [r7, #16]
 8006b62:	085b      	lsrs	r3, r3, #1
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	f003 0307 	and.w	r3, r3, #7
 8006b6a:	b29a      	uxth	r2, r3
 8006b6c:	89fb      	ldrh	r3, [r7, #14]
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	89fa      	ldrh	r2, [r7, #14]
 8006b78:	60da      	str	r2, [r3, #12]
 8006b7a:	e04f      	b.n	8006c1c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	77bb      	strb	r3, [r7, #30]
 8006b80:	e04c      	b.n	8006c1c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b82:	7ffb      	ldrb	r3, [r7, #31]
 8006b84:	2b08      	cmp	r3, #8
 8006b86:	d828      	bhi.n	8006bda <UART_SetConfig+0x462>
 8006b88:	a201      	add	r2, pc, #4	@ (adr r2, 8006b90 <UART_SetConfig+0x418>)
 8006b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b8e:	bf00      	nop
 8006b90:	08006bb5 	.word	0x08006bb5
 8006b94:	08006bbd 	.word	0x08006bbd
 8006b98:	08006bc5 	.word	0x08006bc5
 8006b9c:	08006bdb 	.word	0x08006bdb
 8006ba0:	08006bcb 	.word	0x08006bcb
 8006ba4:	08006bdb 	.word	0x08006bdb
 8006ba8:	08006bdb 	.word	0x08006bdb
 8006bac:	08006bdb 	.word	0x08006bdb
 8006bb0:	08006bd3 	.word	0x08006bd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006bb4:	f7fd fe84 	bl	80048c0 <HAL_RCC_GetPCLK1Freq>
 8006bb8:	61b8      	str	r0, [r7, #24]
        break;
 8006bba:	e013      	b.n	8006be4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006bbc:	f7fd fe94 	bl	80048e8 <HAL_RCC_GetPCLK2Freq>
 8006bc0:	61b8      	str	r0, [r7, #24]
        break;
 8006bc2:	e00f      	b.n	8006be4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006bc4:	4b1d      	ldr	r3, [pc, #116]	@ (8006c3c <UART_SetConfig+0x4c4>)
 8006bc6:	61bb      	str	r3, [r7, #24]
        break;
 8006bc8:	e00c      	b.n	8006be4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006bca:	f7fd fd67 	bl	800469c <HAL_RCC_GetSysClockFreq>
 8006bce:	61b8      	str	r0, [r7, #24]
        break;
 8006bd0:	e008      	b.n	8006be4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006bd2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006bd6:	61bb      	str	r3, [r7, #24]
        break;
 8006bd8:	e004      	b.n	8006be4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006bda:	2300      	movs	r3, #0
 8006bdc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	77bb      	strb	r3, [r7, #30]
        break;
 8006be2:	bf00      	nop
    }

    if (pclk != 0U)
 8006be4:	69bb      	ldr	r3, [r7, #24]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d018      	beq.n	8006c1c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	085a      	lsrs	r2, r3, #1
 8006bf0:	69bb      	ldr	r3, [r7, #24]
 8006bf2:	441a      	add	r2, r3
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bfc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	2b0f      	cmp	r3, #15
 8006c02:	d909      	bls.n	8006c18 <UART_SetConfig+0x4a0>
 8006c04:	693b      	ldr	r3, [r7, #16]
 8006c06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c0a:	d205      	bcs.n	8006c18 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006c0c:	693b      	ldr	r3, [r7, #16]
 8006c0e:	b29a      	uxth	r2, r3
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	60da      	str	r2, [r3, #12]
 8006c16:	e001      	b.n	8006c1c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2200      	movs	r2, #0
 8006c26:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006c28:	7fbb      	ldrb	r3, [r7, #30]
}
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	3720      	adds	r7, #32
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	bf00      	nop
 8006c34:	40007c00 	.word	0x40007c00
 8006c38:	40023800 	.word	0x40023800
 8006c3c:	00f42400 	.word	0x00f42400

08006c40 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b083      	sub	sp, #12
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c4c:	f003 0308 	and.w	r3, r3, #8
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d00a      	beq.n	8006c6a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	430a      	orrs	r2, r1
 8006c68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c6e:	f003 0301 	and.w	r3, r3, #1
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d00a      	beq.n	8006c8c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	430a      	orrs	r2, r1
 8006c8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c90:	f003 0302 	and.w	r3, r3, #2
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d00a      	beq.n	8006cae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	430a      	orrs	r2, r1
 8006cac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cb2:	f003 0304 	and.w	r3, r3, #4
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d00a      	beq.n	8006cd0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	430a      	orrs	r2, r1
 8006cce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cd4:	f003 0310 	and.w	r3, r3, #16
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d00a      	beq.n	8006cf2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	430a      	orrs	r2, r1
 8006cf0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cf6:	f003 0320 	and.w	r3, r3, #32
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d00a      	beq.n	8006d14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	430a      	orrs	r2, r1
 8006d12:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d01a      	beq.n	8006d56 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	430a      	orrs	r2, r1
 8006d34:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d3e:	d10a      	bne.n	8006d56 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	685b      	ldr	r3, [r3, #4]
 8006d46:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	430a      	orrs	r2, r1
 8006d54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d00a      	beq.n	8006d78 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	430a      	orrs	r2, r1
 8006d76:	605a      	str	r2, [r3, #4]
  }
}
 8006d78:	bf00      	nop
 8006d7a:	370c      	adds	r7, #12
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d82:	4770      	bx	lr

08006d84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b098      	sub	sp, #96	@ 0x60
 8006d88:	af02      	add	r7, sp, #8
 8006d8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006d94:	f7fb fc7e 	bl	8002694 <HAL_GetTick>
 8006d98:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f003 0308 	and.w	r3, r3, #8
 8006da4:	2b08      	cmp	r3, #8
 8006da6:	d12e      	bne.n	8006e06 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006da8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006dac:	9300      	str	r3, [sp, #0]
 8006dae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006db0:	2200      	movs	r2, #0
 8006db2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f000 f88c 	bl	8006ed4 <UART_WaitOnFlagUntilTimeout>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d021      	beq.n	8006e06 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dca:	e853 3f00 	ldrex	r3, [r3]
 8006dce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006dd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006dd6:	653b      	str	r3, [r7, #80]	@ 0x50
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	461a      	mov	r2, r3
 8006dde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006de0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006de2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006de6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006de8:	e841 2300 	strex	r3, r2, [r1]
 8006dec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006dee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d1e6      	bne.n	8006dc2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2220      	movs	r2, #32
 8006df8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e02:	2303      	movs	r3, #3
 8006e04:	e062      	b.n	8006ecc <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f003 0304 	and.w	r3, r3, #4
 8006e10:	2b04      	cmp	r3, #4
 8006e12:	d149      	bne.n	8006ea8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e14:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006e18:	9300      	str	r3, [sp, #0]
 8006e1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f000 f856 	bl	8006ed4 <UART_WaitOnFlagUntilTimeout>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d03c      	beq.n	8006ea8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e36:	e853 3f00 	ldrex	r3, [r3]
 8006e3a:	623b      	str	r3, [r7, #32]
   return(result);
 8006e3c:	6a3b      	ldr	r3, [r7, #32]
 8006e3e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	461a      	mov	r2, r3
 8006e4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e4c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e4e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e50:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e54:	e841 2300 	strex	r3, r2, [r1]
 8006e58:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d1e6      	bne.n	8006e2e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	3308      	adds	r3, #8
 8006e66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	e853 3f00 	ldrex	r3, [r3]
 8006e6e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f023 0301 	bic.w	r3, r3, #1
 8006e76:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	3308      	adds	r3, #8
 8006e7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e80:	61fa      	str	r2, [r7, #28]
 8006e82:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e84:	69b9      	ldr	r1, [r7, #24]
 8006e86:	69fa      	ldr	r2, [r7, #28]
 8006e88:	e841 2300 	strex	r3, r2, [r1]
 8006e8c:	617b      	str	r3, [r7, #20]
   return(result);
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d1e5      	bne.n	8006e60 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2220      	movs	r2, #32
 8006e98:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ea4:	2303      	movs	r3, #3
 8006ea6:	e011      	b.n	8006ecc <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2220      	movs	r2, #32
 8006eac:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2220      	movs	r2, #32
 8006eb2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006eca:	2300      	movs	r3, #0
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	3758      	adds	r7, #88	@ 0x58
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	bd80      	pop	{r7, pc}

08006ed4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b084      	sub	sp, #16
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	60f8      	str	r0, [r7, #12]
 8006edc:	60b9      	str	r1, [r7, #8]
 8006ede:	603b      	str	r3, [r7, #0]
 8006ee0:	4613      	mov	r3, r2
 8006ee2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ee4:	e04f      	b.n	8006f86 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ee6:	69bb      	ldr	r3, [r7, #24]
 8006ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eec:	d04b      	beq.n	8006f86 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006eee:	f7fb fbd1 	bl	8002694 <HAL_GetTick>
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	1ad3      	subs	r3, r2, r3
 8006ef8:	69ba      	ldr	r2, [r7, #24]
 8006efa:	429a      	cmp	r2, r3
 8006efc:	d302      	bcc.n	8006f04 <UART_WaitOnFlagUntilTimeout+0x30>
 8006efe:	69bb      	ldr	r3, [r7, #24]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d101      	bne.n	8006f08 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006f04:	2303      	movs	r3, #3
 8006f06:	e04e      	b.n	8006fa6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f003 0304 	and.w	r3, r3, #4
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d037      	beq.n	8006f86 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	2b80      	cmp	r3, #128	@ 0x80
 8006f1a:	d034      	beq.n	8006f86 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	2b40      	cmp	r3, #64	@ 0x40
 8006f20:	d031      	beq.n	8006f86 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	69db      	ldr	r3, [r3, #28]
 8006f28:	f003 0308 	and.w	r3, r3, #8
 8006f2c:	2b08      	cmp	r3, #8
 8006f2e:	d110      	bne.n	8006f52 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	2208      	movs	r2, #8
 8006f36:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f38:	68f8      	ldr	r0, [r7, #12]
 8006f3a:	f000 f838 	bl	8006fae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2208      	movs	r2, #8
 8006f42:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006f4e:	2301      	movs	r3, #1
 8006f50:	e029      	b.n	8006fa6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	69db      	ldr	r3, [r3, #28]
 8006f58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f60:	d111      	bne.n	8006f86 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f6a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f6c:	68f8      	ldr	r0, [r7, #12]
 8006f6e:	f000 f81e 	bl	8006fae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2220      	movs	r2, #32
 8006f76:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006f82:	2303      	movs	r3, #3
 8006f84:	e00f      	b.n	8006fa6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	69da      	ldr	r2, [r3, #28]
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	4013      	ands	r3, r2
 8006f90:	68ba      	ldr	r2, [r7, #8]
 8006f92:	429a      	cmp	r2, r3
 8006f94:	bf0c      	ite	eq
 8006f96:	2301      	moveq	r3, #1
 8006f98:	2300      	movne	r3, #0
 8006f9a:	b2db      	uxtb	r3, r3
 8006f9c:	461a      	mov	r2, r3
 8006f9e:	79fb      	ldrb	r3, [r7, #7]
 8006fa0:	429a      	cmp	r2, r3
 8006fa2:	d0a0      	beq.n	8006ee6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006fa4:	2300      	movs	r3, #0
}
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	3710      	adds	r7, #16
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bd80      	pop	{r7, pc}

08006fae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006fae:	b480      	push	{r7}
 8006fb0:	b095      	sub	sp, #84	@ 0x54
 8006fb2:	af00      	add	r7, sp, #0
 8006fb4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fbe:	e853 3f00 	ldrex	r3, [r3]
 8006fc2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fc6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006fca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fd4:	643b      	str	r3, [r7, #64]	@ 0x40
 8006fd6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006fda:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006fdc:	e841 2300 	strex	r3, r2, [r1]
 8006fe0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006fe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d1e6      	bne.n	8006fb6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	3308      	adds	r3, #8
 8006fee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ff0:	6a3b      	ldr	r3, [r7, #32]
 8006ff2:	e853 3f00 	ldrex	r3, [r3]
 8006ff6:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ff8:	69fb      	ldr	r3, [r7, #28]
 8006ffa:	f023 0301 	bic.w	r3, r3, #1
 8006ffe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	3308      	adds	r3, #8
 8007006:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007008:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800700a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800700c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800700e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007010:	e841 2300 	strex	r3, r2, [r1]
 8007014:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007018:	2b00      	cmp	r3, #0
 800701a:	d1e5      	bne.n	8006fe8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007020:	2b01      	cmp	r3, #1
 8007022:	d118      	bne.n	8007056 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	e853 3f00 	ldrex	r3, [r3]
 8007030:	60bb      	str	r3, [r7, #8]
   return(result);
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	f023 0310 	bic.w	r3, r3, #16
 8007038:	647b      	str	r3, [r7, #68]	@ 0x44
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	461a      	mov	r2, r3
 8007040:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007042:	61bb      	str	r3, [r7, #24]
 8007044:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007046:	6979      	ldr	r1, [r7, #20]
 8007048:	69ba      	ldr	r2, [r7, #24]
 800704a:	e841 2300 	strex	r3, r2, [r1]
 800704e:	613b      	str	r3, [r7, #16]
   return(result);
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d1e6      	bne.n	8007024 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2220      	movs	r2, #32
 800705a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2200      	movs	r2, #0
 8007062:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2200      	movs	r2, #0
 8007068:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800706a:	bf00      	nop
 800706c:	3754      	adds	r7, #84	@ 0x54
 800706e:	46bd      	mov	sp, r7
 8007070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007074:	4770      	bx	lr
	...

08007078 <std>:
 8007078:	2300      	movs	r3, #0
 800707a:	b510      	push	{r4, lr}
 800707c:	4604      	mov	r4, r0
 800707e:	e9c0 3300 	strd	r3, r3, [r0]
 8007082:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007086:	6083      	str	r3, [r0, #8]
 8007088:	8181      	strh	r1, [r0, #12]
 800708a:	6643      	str	r3, [r0, #100]	@ 0x64
 800708c:	81c2      	strh	r2, [r0, #14]
 800708e:	6183      	str	r3, [r0, #24]
 8007090:	4619      	mov	r1, r3
 8007092:	2208      	movs	r2, #8
 8007094:	305c      	adds	r0, #92	@ 0x5c
 8007096:	f000 f9f9 	bl	800748c <memset>
 800709a:	4b0d      	ldr	r3, [pc, #52]	@ (80070d0 <std+0x58>)
 800709c:	6263      	str	r3, [r4, #36]	@ 0x24
 800709e:	4b0d      	ldr	r3, [pc, #52]	@ (80070d4 <std+0x5c>)
 80070a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80070a2:	4b0d      	ldr	r3, [pc, #52]	@ (80070d8 <std+0x60>)
 80070a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80070a6:	4b0d      	ldr	r3, [pc, #52]	@ (80070dc <std+0x64>)
 80070a8:	6323      	str	r3, [r4, #48]	@ 0x30
 80070aa:	4b0d      	ldr	r3, [pc, #52]	@ (80070e0 <std+0x68>)
 80070ac:	6224      	str	r4, [r4, #32]
 80070ae:	429c      	cmp	r4, r3
 80070b0:	d006      	beq.n	80070c0 <std+0x48>
 80070b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80070b6:	4294      	cmp	r4, r2
 80070b8:	d002      	beq.n	80070c0 <std+0x48>
 80070ba:	33d0      	adds	r3, #208	@ 0xd0
 80070bc:	429c      	cmp	r4, r3
 80070be:	d105      	bne.n	80070cc <std+0x54>
 80070c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80070c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070c8:	f000 ba58 	b.w	800757c <__retarget_lock_init_recursive>
 80070cc:	bd10      	pop	{r4, pc}
 80070ce:	bf00      	nop
 80070d0:	080072dd 	.word	0x080072dd
 80070d4:	080072ff 	.word	0x080072ff
 80070d8:	08007337 	.word	0x08007337
 80070dc:	0800735b 	.word	0x0800735b
 80070e0:	20000654 	.word	0x20000654

080070e4 <stdio_exit_handler>:
 80070e4:	4a02      	ldr	r2, [pc, #8]	@ (80070f0 <stdio_exit_handler+0xc>)
 80070e6:	4903      	ldr	r1, [pc, #12]	@ (80070f4 <stdio_exit_handler+0x10>)
 80070e8:	4803      	ldr	r0, [pc, #12]	@ (80070f8 <stdio_exit_handler+0x14>)
 80070ea:	f000 b869 	b.w	80071c0 <_fwalk_sglue>
 80070ee:	bf00      	nop
 80070f0:	2000000c 	.word	0x2000000c
 80070f4:	08007e1d 	.word	0x08007e1d
 80070f8:	2000001c 	.word	0x2000001c

080070fc <cleanup_stdio>:
 80070fc:	6841      	ldr	r1, [r0, #4]
 80070fe:	4b0c      	ldr	r3, [pc, #48]	@ (8007130 <cleanup_stdio+0x34>)
 8007100:	4299      	cmp	r1, r3
 8007102:	b510      	push	{r4, lr}
 8007104:	4604      	mov	r4, r0
 8007106:	d001      	beq.n	800710c <cleanup_stdio+0x10>
 8007108:	f000 fe88 	bl	8007e1c <_fflush_r>
 800710c:	68a1      	ldr	r1, [r4, #8]
 800710e:	4b09      	ldr	r3, [pc, #36]	@ (8007134 <cleanup_stdio+0x38>)
 8007110:	4299      	cmp	r1, r3
 8007112:	d002      	beq.n	800711a <cleanup_stdio+0x1e>
 8007114:	4620      	mov	r0, r4
 8007116:	f000 fe81 	bl	8007e1c <_fflush_r>
 800711a:	68e1      	ldr	r1, [r4, #12]
 800711c:	4b06      	ldr	r3, [pc, #24]	@ (8007138 <cleanup_stdio+0x3c>)
 800711e:	4299      	cmp	r1, r3
 8007120:	d004      	beq.n	800712c <cleanup_stdio+0x30>
 8007122:	4620      	mov	r0, r4
 8007124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007128:	f000 be78 	b.w	8007e1c <_fflush_r>
 800712c:	bd10      	pop	{r4, pc}
 800712e:	bf00      	nop
 8007130:	20000654 	.word	0x20000654
 8007134:	200006bc 	.word	0x200006bc
 8007138:	20000724 	.word	0x20000724

0800713c <global_stdio_init.part.0>:
 800713c:	b510      	push	{r4, lr}
 800713e:	4b0b      	ldr	r3, [pc, #44]	@ (800716c <global_stdio_init.part.0+0x30>)
 8007140:	4c0b      	ldr	r4, [pc, #44]	@ (8007170 <global_stdio_init.part.0+0x34>)
 8007142:	4a0c      	ldr	r2, [pc, #48]	@ (8007174 <global_stdio_init.part.0+0x38>)
 8007144:	601a      	str	r2, [r3, #0]
 8007146:	4620      	mov	r0, r4
 8007148:	2200      	movs	r2, #0
 800714a:	2104      	movs	r1, #4
 800714c:	f7ff ff94 	bl	8007078 <std>
 8007150:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007154:	2201      	movs	r2, #1
 8007156:	2109      	movs	r1, #9
 8007158:	f7ff ff8e 	bl	8007078 <std>
 800715c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007160:	2202      	movs	r2, #2
 8007162:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007166:	2112      	movs	r1, #18
 8007168:	f7ff bf86 	b.w	8007078 <std>
 800716c:	2000078c 	.word	0x2000078c
 8007170:	20000654 	.word	0x20000654
 8007174:	080070e5 	.word	0x080070e5

08007178 <__sfp_lock_acquire>:
 8007178:	4801      	ldr	r0, [pc, #4]	@ (8007180 <__sfp_lock_acquire+0x8>)
 800717a:	f000 ba00 	b.w	800757e <__retarget_lock_acquire_recursive>
 800717e:	bf00      	nop
 8007180:	20000795 	.word	0x20000795

08007184 <__sfp_lock_release>:
 8007184:	4801      	ldr	r0, [pc, #4]	@ (800718c <__sfp_lock_release+0x8>)
 8007186:	f000 b9fb 	b.w	8007580 <__retarget_lock_release_recursive>
 800718a:	bf00      	nop
 800718c:	20000795 	.word	0x20000795

08007190 <__sinit>:
 8007190:	b510      	push	{r4, lr}
 8007192:	4604      	mov	r4, r0
 8007194:	f7ff fff0 	bl	8007178 <__sfp_lock_acquire>
 8007198:	6a23      	ldr	r3, [r4, #32]
 800719a:	b11b      	cbz	r3, 80071a4 <__sinit+0x14>
 800719c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071a0:	f7ff bff0 	b.w	8007184 <__sfp_lock_release>
 80071a4:	4b04      	ldr	r3, [pc, #16]	@ (80071b8 <__sinit+0x28>)
 80071a6:	6223      	str	r3, [r4, #32]
 80071a8:	4b04      	ldr	r3, [pc, #16]	@ (80071bc <__sinit+0x2c>)
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d1f5      	bne.n	800719c <__sinit+0xc>
 80071b0:	f7ff ffc4 	bl	800713c <global_stdio_init.part.0>
 80071b4:	e7f2      	b.n	800719c <__sinit+0xc>
 80071b6:	bf00      	nop
 80071b8:	080070fd 	.word	0x080070fd
 80071bc:	2000078c 	.word	0x2000078c

080071c0 <_fwalk_sglue>:
 80071c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071c4:	4607      	mov	r7, r0
 80071c6:	4688      	mov	r8, r1
 80071c8:	4614      	mov	r4, r2
 80071ca:	2600      	movs	r6, #0
 80071cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80071d0:	f1b9 0901 	subs.w	r9, r9, #1
 80071d4:	d505      	bpl.n	80071e2 <_fwalk_sglue+0x22>
 80071d6:	6824      	ldr	r4, [r4, #0]
 80071d8:	2c00      	cmp	r4, #0
 80071da:	d1f7      	bne.n	80071cc <_fwalk_sglue+0xc>
 80071dc:	4630      	mov	r0, r6
 80071de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071e2:	89ab      	ldrh	r3, [r5, #12]
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	d907      	bls.n	80071f8 <_fwalk_sglue+0x38>
 80071e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80071ec:	3301      	adds	r3, #1
 80071ee:	d003      	beq.n	80071f8 <_fwalk_sglue+0x38>
 80071f0:	4629      	mov	r1, r5
 80071f2:	4638      	mov	r0, r7
 80071f4:	47c0      	blx	r8
 80071f6:	4306      	orrs	r6, r0
 80071f8:	3568      	adds	r5, #104	@ 0x68
 80071fa:	e7e9      	b.n	80071d0 <_fwalk_sglue+0x10>

080071fc <iprintf>:
 80071fc:	b40f      	push	{r0, r1, r2, r3}
 80071fe:	b507      	push	{r0, r1, r2, lr}
 8007200:	4906      	ldr	r1, [pc, #24]	@ (800721c <iprintf+0x20>)
 8007202:	ab04      	add	r3, sp, #16
 8007204:	6808      	ldr	r0, [r1, #0]
 8007206:	f853 2b04 	ldr.w	r2, [r3], #4
 800720a:	6881      	ldr	r1, [r0, #8]
 800720c:	9301      	str	r3, [sp, #4]
 800720e:	f000 fadb 	bl	80077c8 <_vfiprintf_r>
 8007212:	b003      	add	sp, #12
 8007214:	f85d eb04 	ldr.w	lr, [sp], #4
 8007218:	b004      	add	sp, #16
 800721a:	4770      	bx	lr
 800721c:	20000018 	.word	0x20000018

08007220 <_puts_r>:
 8007220:	6a03      	ldr	r3, [r0, #32]
 8007222:	b570      	push	{r4, r5, r6, lr}
 8007224:	6884      	ldr	r4, [r0, #8]
 8007226:	4605      	mov	r5, r0
 8007228:	460e      	mov	r6, r1
 800722a:	b90b      	cbnz	r3, 8007230 <_puts_r+0x10>
 800722c:	f7ff ffb0 	bl	8007190 <__sinit>
 8007230:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007232:	07db      	lsls	r3, r3, #31
 8007234:	d405      	bmi.n	8007242 <_puts_r+0x22>
 8007236:	89a3      	ldrh	r3, [r4, #12]
 8007238:	0598      	lsls	r0, r3, #22
 800723a:	d402      	bmi.n	8007242 <_puts_r+0x22>
 800723c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800723e:	f000 f99e 	bl	800757e <__retarget_lock_acquire_recursive>
 8007242:	89a3      	ldrh	r3, [r4, #12]
 8007244:	0719      	lsls	r1, r3, #28
 8007246:	d502      	bpl.n	800724e <_puts_r+0x2e>
 8007248:	6923      	ldr	r3, [r4, #16]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d135      	bne.n	80072ba <_puts_r+0x9a>
 800724e:	4621      	mov	r1, r4
 8007250:	4628      	mov	r0, r5
 8007252:	f000 f8c5 	bl	80073e0 <__swsetup_r>
 8007256:	b380      	cbz	r0, 80072ba <_puts_r+0x9a>
 8007258:	f04f 35ff 	mov.w	r5, #4294967295
 800725c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800725e:	07da      	lsls	r2, r3, #31
 8007260:	d405      	bmi.n	800726e <_puts_r+0x4e>
 8007262:	89a3      	ldrh	r3, [r4, #12]
 8007264:	059b      	lsls	r3, r3, #22
 8007266:	d402      	bmi.n	800726e <_puts_r+0x4e>
 8007268:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800726a:	f000 f989 	bl	8007580 <__retarget_lock_release_recursive>
 800726e:	4628      	mov	r0, r5
 8007270:	bd70      	pop	{r4, r5, r6, pc}
 8007272:	2b00      	cmp	r3, #0
 8007274:	da04      	bge.n	8007280 <_puts_r+0x60>
 8007276:	69a2      	ldr	r2, [r4, #24]
 8007278:	429a      	cmp	r2, r3
 800727a:	dc17      	bgt.n	80072ac <_puts_r+0x8c>
 800727c:	290a      	cmp	r1, #10
 800727e:	d015      	beq.n	80072ac <_puts_r+0x8c>
 8007280:	6823      	ldr	r3, [r4, #0]
 8007282:	1c5a      	adds	r2, r3, #1
 8007284:	6022      	str	r2, [r4, #0]
 8007286:	7019      	strb	r1, [r3, #0]
 8007288:	68a3      	ldr	r3, [r4, #8]
 800728a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800728e:	3b01      	subs	r3, #1
 8007290:	60a3      	str	r3, [r4, #8]
 8007292:	2900      	cmp	r1, #0
 8007294:	d1ed      	bne.n	8007272 <_puts_r+0x52>
 8007296:	2b00      	cmp	r3, #0
 8007298:	da11      	bge.n	80072be <_puts_r+0x9e>
 800729a:	4622      	mov	r2, r4
 800729c:	210a      	movs	r1, #10
 800729e:	4628      	mov	r0, r5
 80072a0:	f000 f85f 	bl	8007362 <__swbuf_r>
 80072a4:	3001      	adds	r0, #1
 80072a6:	d0d7      	beq.n	8007258 <_puts_r+0x38>
 80072a8:	250a      	movs	r5, #10
 80072aa:	e7d7      	b.n	800725c <_puts_r+0x3c>
 80072ac:	4622      	mov	r2, r4
 80072ae:	4628      	mov	r0, r5
 80072b0:	f000 f857 	bl	8007362 <__swbuf_r>
 80072b4:	3001      	adds	r0, #1
 80072b6:	d1e7      	bne.n	8007288 <_puts_r+0x68>
 80072b8:	e7ce      	b.n	8007258 <_puts_r+0x38>
 80072ba:	3e01      	subs	r6, #1
 80072bc:	e7e4      	b.n	8007288 <_puts_r+0x68>
 80072be:	6823      	ldr	r3, [r4, #0]
 80072c0:	1c5a      	adds	r2, r3, #1
 80072c2:	6022      	str	r2, [r4, #0]
 80072c4:	220a      	movs	r2, #10
 80072c6:	701a      	strb	r2, [r3, #0]
 80072c8:	e7ee      	b.n	80072a8 <_puts_r+0x88>
	...

080072cc <puts>:
 80072cc:	4b02      	ldr	r3, [pc, #8]	@ (80072d8 <puts+0xc>)
 80072ce:	4601      	mov	r1, r0
 80072d0:	6818      	ldr	r0, [r3, #0]
 80072d2:	f7ff bfa5 	b.w	8007220 <_puts_r>
 80072d6:	bf00      	nop
 80072d8:	20000018 	.word	0x20000018

080072dc <__sread>:
 80072dc:	b510      	push	{r4, lr}
 80072de:	460c      	mov	r4, r1
 80072e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072e4:	f000 f8fc 	bl	80074e0 <_read_r>
 80072e8:	2800      	cmp	r0, #0
 80072ea:	bfab      	itete	ge
 80072ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80072ee:	89a3      	ldrhlt	r3, [r4, #12]
 80072f0:	181b      	addge	r3, r3, r0
 80072f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80072f6:	bfac      	ite	ge
 80072f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80072fa:	81a3      	strhlt	r3, [r4, #12]
 80072fc:	bd10      	pop	{r4, pc}

080072fe <__swrite>:
 80072fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007302:	461f      	mov	r7, r3
 8007304:	898b      	ldrh	r3, [r1, #12]
 8007306:	05db      	lsls	r3, r3, #23
 8007308:	4605      	mov	r5, r0
 800730a:	460c      	mov	r4, r1
 800730c:	4616      	mov	r6, r2
 800730e:	d505      	bpl.n	800731c <__swrite+0x1e>
 8007310:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007314:	2302      	movs	r3, #2
 8007316:	2200      	movs	r2, #0
 8007318:	f000 f8d0 	bl	80074bc <_lseek_r>
 800731c:	89a3      	ldrh	r3, [r4, #12]
 800731e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007322:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007326:	81a3      	strh	r3, [r4, #12]
 8007328:	4632      	mov	r2, r6
 800732a:	463b      	mov	r3, r7
 800732c:	4628      	mov	r0, r5
 800732e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007332:	f000 b8e7 	b.w	8007504 <_write_r>

08007336 <__sseek>:
 8007336:	b510      	push	{r4, lr}
 8007338:	460c      	mov	r4, r1
 800733a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800733e:	f000 f8bd 	bl	80074bc <_lseek_r>
 8007342:	1c43      	adds	r3, r0, #1
 8007344:	89a3      	ldrh	r3, [r4, #12]
 8007346:	bf15      	itete	ne
 8007348:	6560      	strne	r0, [r4, #84]	@ 0x54
 800734a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800734e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007352:	81a3      	strheq	r3, [r4, #12]
 8007354:	bf18      	it	ne
 8007356:	81a3      	strhne	r3, [r4, #12]
 8007358:	bd10      	pop	{r4, pc}

0800735a <__sclose>:
 800735a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800735e:	f000 b89d 	b.w	800749c <_close_r>

08007362 <__swbuf_r>:
 8007362:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007364:	460e      	mov	r6, r1
 8007366:	4614      	mov	r4, r2
 8007368:	4605      	mov	r5, r0
 800736a:	b118      	cbz	r0, 8007374 <__swbuf_r+0x12>
 800736c:	6a03      	ldr	r3, [r0, #32]
 800736e:	b90b      	cbnz	r3, 8007374 <__swbuf_r+0x12>
 8007370:	f7ff ff0e 	bl	8007190 <__sinit>
 8007374:	69a3      	ldr	r3, [r4, #24]
 8007376:	60a3      	str	r3, [r4, #8]
 8007378:	89a3      	ldrh	r3, [r4, #12]
 800737a:	071a      	lsls	r2, r3, #28
 800737c:	d501      	bpl.n	8007382 <__swbuf_r+0x20>
 800737e:	6923      	ldr	r3, [r4, #16]
 8007380:	b943      	cbnz	r3, 8007394 <__swbuf_r+0x32>
 8007382:	4621      	mov	r1, r4
 8007384:	4628      	mov	r0, r5
 8007386:	f000 f82b 	bl	80073e0 <__swsetup_r>
 800738a:	b118      	cbz	r0, 8007394 <__swbuf_r+0x32>
 800738c:	f04f 37ff 	mov.w	r7, #4294967295
 8007390:	4638      	mov	r0, r7
 8007392:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007394:	6823      	ldr	r3, [r4, #0]
 8007396:	6922      	ldr	r2, [r4, #16]
 8007398:	1a98      	subs	r0, r3, r2
 800739a:	6963      	ldr	r3, [r4, #20]
 800739c:	b2f6      	uxtb	r6, r6
 800739e:	4283      	cmp	r3, r0
 80073a0:	4637      	mov	r7, r6
 80073a2:	dc05      	bgt.n	80073b0 <__swbuf_r+0x4e>
 80073a4:	4621      	mov	r1, r4
 80073a6:	4628      	mov	r0, r5
 80073a8:	f000 fd38 	bl	8007e1c <_fflush_r>
 80073ac:	2800      	cmp	r0, #0
 80073ae:	d1ed      	bne.n	800738c <__swbuf_r+0x2a>
 80073b0:	68a3      	ldr	r3, [r4, #8]
 80073b2:	3b01      	subs	r3, #1
 80073b4:	60a3      	str	r3, [r4, #8]
 80073b6:	6823      	ldr	r3, [r4, #0]
 80073b8:	1c5a      	adds	r2, r3, #1
 80073ba:	6022      	str	r2, [r4, #0]
 80073bc:	701e      	strb	r6, [r3, #0]
 80073be:	6962      	ldr	r2, [r4, #20]
 80073c0:	1c43      	adds	r3, r0, #1
 80073c2:	429a      	cmp	r2, r3
 80073c4:	d004      	beq.n	80073d0 <__swbuf_r+0x6e>
 80073c6:	89a3      	ldrh	r3, [r4, #12]
 80073c8:	07db      	lsls	r3, r3, #31
 80073ca:	d5e1      	bpl.n	8007390 <__swbuf_r+0x2e>
 80073cc:	2e0a      	cmp	r6, #10
 80073ce:	d1df      	bne.n	8007390 <__swbuf_r+0x2e>
 80073d0:	4621      	mov	r1, r4
 80073d2:	4628      	mov	r0, r5
 80073d4:	f000 fd22 	bl	8007e1c <_fflush_r>
 80073d8:	2800      	cmp	r0, #0
 80073da:	d0d9      	beq.n	8007390 <__swbuf_r+0x2e>
 80073dc:	e7d6      	b.n	800738c <__swbuf_r+0x2a>
	...

080073e0 <__swsetup_r>:
 80073e0:	b538      	push	{r3, r4, r5, lr}
 80073e2:	4b29      	ldr	r3, [pc, #164]	@ (8007488 <__swsetup_r+0xa8>)
 80073e4:	4605      	mov	r5, r0
 80073e6:	6818      	ldr	r0, [r3, #0]
 80073e8:	460c      	mov	r4, r1
 80073ea:	b118      	cbz	r0, 80073f4 <__swsetup_r+0x14>
 80073ec:	6a03      	ldr	r3, [r0, #32]
 80073ee:	b90b      	cbnz	r3, 80073f4 <__swsetup_r+0x14>
 80073f0:	f7ff fece 	bl	8007190 <__sinit>
 80073f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073f8:	0719      	lsls	r1, r3, #28
 80073fa:	d422      	bmi.n	8007442 <__swsetup_r+0x62>
 80073fc:	06da      	lsls	r2, r3, #27
 80073fe:	d407      	bmi.n	8007410 <__swsetup_r+0x30>
 8007400:	2209      	movs	r2, #9
 8007402:	602a      	str	r2, [r5, #0]
 8007404:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007408:	81a3      	strh	r3, [r4, #12]
 800740a:	f04f 30ff 	mov.w	r0, #4294967295
 800740e:	e033      	b.n	8007478 <__swsetup_r+0x98>
 8007410:	0758      	lsls	r0, r3, #29
 8007412:	d512      	bpl.n	800743a <__swsetup_r+0x5a>
 8007414:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007416:	b141      	cbz	r1, 800742a <__swsetup_r+0x4a>
 8007418:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800741c:	4299      	cmp	r1, r3
 800741e:	d002      	beq.n	8007426 <__swsetup_r+0x46>
 8007420:	4628      	mov	r0, r5
 8007422:	f000 f8af 	bl	8007584 <_free_r>
 8007426:	2300      	movs	r3, #0
 8007428:	6363      	str	r3, [r4, #52]	@ 0x34
 800742a:	89a3      	ldrh	r3, [r4, #12]
 800742c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007430:	81a3      	strh	r3, [r4, #12]
 8007432:	2300      	movs	r3, #0
 8007434:	6063      	str	r3, [r4, #4]
 8007436:	6923      	ldr	r3, [r4, #16]
 8007438:	6023      	str	r3, [r4, #0]
 800743a:	89a3      	ldrh	r3, [r4, #12]
 800743c:	f043 0308 	orr.w	r3, r3, #8
 8007440:	81a3      	strh	r3, [r4, #12]
 8007442:	6923      	ldr	r3, [r4, #16]
 8007444:	b94b      	cbnz	r3, 800745a <__swsetup_r+0x7a>
 8007446:	89a3      	ldrh	r3, [r4, #12]
 8007448:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800744c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007450:	d003      	beq.n	800745a <__swsetup_r+0x7a>
 8007452:	4621      	mov	r1, r4
 8007454:	4628      	mov	r0, r5
 8007456:	f000 fd2f 	bl	8007eb8 <__smakebuf_r>
 800745a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800745e:	f013 0201 	ands.w	r2, r3, #1
 8007462:	d00a      	beq.n	800747a <__swsetup_r+0x9a>
 8007464:	2200      	movs	r2, #0
 8007466:	60a2      	str	r2, [r4, #8]
 8007468:	6962      	ldr	r2, [r4, #20]
 800746a:	4252      	negs	r2, r2
 800746c:	61a2      	str	r2, [r4, #24]
 800746e:	6922      	ldr	r2, [r4, #16]
 8007470:	b942      	cbnz	r2, 8007484 <__swsetup_r+0xa4>
 8007472:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007476:	d1c5      	bne.n	8007404 <__swsetup_r+0x24>
 8007478:	bd38      	pop	{r3, r4, r5, pc}
 800747a:	0799      	lsls	r1, r3, #30
 800747c:	bf58      	it	pl
 800747e:	6962      	ldrpl	r2, [r4, #20]
 8007480:	60a2      	str	r2, [r4, #8]
 8007482:	e7f4      	b.n	800746e <__swsetup_r+0x8e>
 8007484:	2000      	movs	r0, #0
 8007486:	e7f7      	b.n	8007478 <__swsetup_r+0x98>
 8007488:	20000018 	.word	0x20000018

0800748c <memset>:
 800748c:	4402      	add	r2, r0
 800748e:	4603      	mov	r3, r0
 8007490:	4293      	cmp	r3, r2
 8007492:	d100      	bne.n	8007496 <memset+0xa>
 8007494:	4770      	bx	lr
 8007496:	f803 1b01 	strb.w	r1, [r3], #1
 800749a:	e7f9      	b.n	8007490 <memset+0x4>

0800749c <_close_r>:
 800749c:	b538      	push	{r3, r4, r5, lr}
 800749e:	4d06      	ldr	r5, [pc, #24]	@ (80074b8 <_close_r+0x1c>)
 80074a0:	2300      	movs	r3, #0
 80074a2:	4604      	mov	r4, r0
 80074a4:	4608      	mov	r0, r1
 80074a6:	602b      	str	r3, [r5, #0]
 80074a8:	f7fa fffd 	bl	80024a6 <_close>
 80074ac:	1c43      	adds	r3, r0, #1
 80074ae:	d102      	bne.n	80074b6 <_close_r+0x1a>
 80074b0:	682b      	ldr	r3, [r5, #0]
 80074b2:	b103      	cbz	r3, 80074b6 <_close_r+0x1a>
 80074b4:	6023      	str	r3, [r4, #0]
 80074b6:	bd38      	pop	{r3, r4, r5, pc}
 80074b8:	20000790 	.word	0x20000790

080074bc <_lseek_r>:
 80074bc:	b538      	push	{r3, r4, r5, lr}
 80074be:	4d07      	ldr	r5, [pc, #28]	@ (80074dc <_lseek_r+0x20>)
 80074c0:	4604      	mov	r4, r0
 80074c2:	4608      	mov	r0, r1
 80074c4:	4611      	mov	r1, r2
 80074c6:	2200      	movs	r2, #0
 80074c8:	602a      	str	r2, [r5, #0]
 80074ca:	461a      	mov	r2, r3
 80074cc:	f7fb f812 	bl	80024f4 <_lseek>
 80074d0:	1c43      	adds	r3, r0, #1
 80074d2:	d102      	bne.n	80074da <_lseek_r+0x1e>
 80074d4:	682b      	ldr	r3, [r5, #0]
 80074d6:	b103      	cbz	r3, 80074da <_lseek_r+0x1e>
 80074d8:	6023      	str	r3, [r4, #0]
 80074da:	bd38      	pop	{r3, r4, r5, pc}
 80074dc:	20000790 	.word	0x20000790

080074e0 <_read_r>:
 80074e0:	b538      	push	{r3, r4, r5, lr}
 80074e2:	4d07      	ldr	r5, [pc, #28]	@ (8007500 <_read_r+0x20>)
 80074e4:	4604      	mov	r4, r0
 80074e6:	4608      	mov	r0, r1
 80074e8:	4611      	mov	r1, r2
 80074ea:	2200      	movs	r2, #0
 80074ec:	602a      	str	r2, [r5, #0]
 80074ee:	461a      	mov	r2, r3
 80074f0:	f7fa ffbc 	bl	800246c <_read>
 80074f4:	1c43      	adds	r3, r0, #1
 80074f6:	d102      	bne.n	80074fe <_read_r+0x1e>
 80074f8:	682b      	ldr	r3, [r5, #0]
 80074fa:	b103      	cbz	r3, 80074fe <_read_r+0x1e>
 80074fc:	6023      	str	r3, [r4, #0]
 80074fe:	bd38      	pop	{r3, r4, r5, pc}
 8007500:	20000790 	.word	0x20000790

08007504 <_write_r>:
 8007504:	b538      	push	{r3, r4, r5, lr}
 8007506:	4d07      	ldr	r5, [pc, #28]	@ (8007524 <_write_r+0x20>)
 8007508:	4604      	mov	r4, r0
 800750a:	4608      	mov	r0, r1
 800750c:	4611      	mov	r1, r2
 800750e:	2200      	movs	r2, #0
 8007510:	602a      	str	r2, [r5, #0]
 8007512:	461a      	mov	r2, r3
 8007514:	f7f9 f883 	bl	800061e <_write>
 8007518:	1c43      	adds	r3, r0, #1
 800751a:	d102      	bne.n	8007522 <_write_r+0x1e>
 800751c:	682b      	ldr	r3, [r5, #0]
 800751e:	b103      	cbz	r3, 8007522 <_write_r+0x1e>
 8007520:	6023      	str	r3, [r4, #0]
 8007522:	bd38      	pop	{r3, r4, r5, pc}
 8007524:	20000790 	.word	0x20000790

08007528 <__errno>:
 8007528:	4b01      	ldr	r3, [pc, #4]	@ (8007530 <__errno+0x8>)
 800752a:	6818      	ldr	r0, [r3, #0]
 800752c:	4770      	bx	lr
 800752e:	bf00      	nop
 8007530:	20000018 	.word	0x20000018

08007534 <__libc_init_array>:
 8007534:	b570      	push	{r4, r5, r6, lr}
 8007536:	4d0d      	ldr	r5, [pc, #52]	@ (800756c <__libc_init_array+0x38>)
 8007538:	4c0d      	ldr	r4, [pc, #52]	@ (8007570 <__libc_init_array+0x3c>)
 800753a:	1b64      	subs	r4, r4, r5
 800753c:	10a4      	asrs	r4, r4, #2
 800753e:	2600      	movs	r6, #0
 8007540:	42a6      	cmp	r6, r4
 8007542:	d109      	bne.n	8007558 <__libc_init_array+0x24>
 8007544:	4d0b      	ldr	r5, [pc, #44]	@ (8007574 <__libc_init_array+0x40>)
 8007546:	4c0c      	ldr	r4, [pc, #48]	@ (8007578 <__libc_init_array+0x44>)
 8007548:	f000 fd24 	bl	8007f94 <_init>
 800754c:	1b64      	subs	r4, r4, r5
 800754e:	10a4      	asrs	r4, r4, #2
 8007550:	2600      	movs	r6, #0
 8007552:	42a6      	cmp	r6, r4
 8007554:	d105      	bne.n	8007562 <__libc_init_array+0x2e>
 8007556:	bd70      	pop	{r4, r5, r6, pc}
 8007558:	f855 3b04 	ldr.w	r3, [r5], #4
 800755c:	4798      	blx	r3
 800755e:	3601      	adds	r6, #1
 8007560:	e7ee      	b.n	8007540 <__libc_init_array+0xc>
 8007562:	f855 3b04 	ldr.w	r3, [r5], #4
 8007566:	4798      	blx	r3
 8007568:	3601      	adds	r6, #1
 800756a:	e7f2      	b.n	8007552 <__libc_init_array+0x1e>
 800756c:	080080a0 	.word	0x080080a0
 8007570:	080080a0 	.word	0x080080a0
 8007574:	080080a0 	.word	0x080080a0
 8007578:	080080a4 	.word	0x080080a4

0800757c <__retarget_lock_init_recursive>:
 800757c:	4770      	bx	lr

0800757e <__retarget_lock_acquire_recursive>:
 800757e:	4770      	bx	lr

08007580 <__retarget_lock_release_recursive>:
 8007580:	4770      	bx	lr
	...

08007584 <_free_r>:
 8007584:	b538      	push	{r3, r4, r5, lr}
 8007586:	4605      	mov	r5, r0
 8007588:	2900      	cmp	r1, #0
 800758a:	d041      	beq.n	8007610 <_free_r+0x8c>
 800758c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007590:	1f0c      	subs	r4, r1, #4
 8007592:	2b00      	cmp	r3, #0
 8007594:	bfb8      	it	lt
 8007596:	18e4      	addlt	r4, r4, r3
 8007598:	f000 f8e0 	bl	800775c <__malloc_lock>
 800759c:	4a1d      	ldr	r2, [pc, #116]	@ (8007614 <_free_r+0x90>)
 800759e:	6813      	ldr	r3, [r2, #0]
 80075a0:	b933      	cbnz	r3, 80075b0 <_free_r+0x2c>
 80075a2:	6063      	str	r3, [r4, #4]
 80075a4:	6014      	str	r4, [r2, #0]
 80075a6:	4628      	mov	r0, r5
 80075a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075ac:	f000 b8dc 	b.w	8007768 <__malloc_unlock>
 80075b0:	42a3      	cmp	r3, r4
 80075b2:	d908      	bls.n	80075c6 <_free_r+0x42>
 80075b4:	6820      	ldr	r0, [r4, #0]
 80075b6:	1821      	adds	r1, r4, r0
 80075b8:	428b      	cmp	r3, r1
 80075ba:	bf01      	itttt	eq
 80075bc:	6819      	ldreq	r1, [r3, #0]
 80075be:	685b      	ldreq	r3, [r3, #4]
 80075c0:	1809      	addeq	r1, r1, r0
 80075c2:	6021      	streq	r1, [r4, #0]
 80075c4:	e7ed      	b.n	80075a2 <_free_r+0x1e>
 80075c6:	461a      	mov	r2, r3
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	b10b      	cbz	r3, 80075d0 <_free_r+0x4c>
 80075cc:	42a3      	cmp	r3, r4
 80075ce:	d9fa      	bls.n	80075c6 <_free_r+0x42>
 80075d0:	6811      	ldr	r1, [r2, #0]
 80075d2:	1850      	adds	r0, r2, r1
 80075d4:	42a0      	cmp	r0, r4
 80075d6:	d10b      	bne.n	80075f0 <_free_r+0x6c>
 80075d8:	6820      	ldr	r0, [r4, #0]
 80075da:	4401      	add	r1, r0
 80075dc:	1850      	adds	r0, r2, r1
 80075de:	4283      	cmp	r3, r0
 80075e0:	6011      	str	r1, [r2, #0]
 80075e2:	d1e0      	bne.n	80075a6 <_free_r+0x22>
 80075e4:	6818      	ldr	r0, [r3, #0]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	6053      	str	r3, [r2, #4]
 80075ea:	4408      	add	r0, r1
 80075ec:	6010      	str	r0, [r2, #0]
 80075ee:	e7da      	b.n	80075a6 <_free_r+0x22>
 80075f0:	d902      	bls.n	80075f8 <_free_r+0x74>
 80075f2:	230c      	movs	r3, #12
 80075f4:	602b      	str	r3, [r5, #0]
 80075f6:	e7d6      	b.n	80075a6 <_free_r+0x22>
 80075f8:	6820      	ldr	r0, [r4, #0]
 80075fa:	1821      	adds	r1, r4, r0
 80075fc:	428b      	cmp	r3, r1
 80075fe:	bf04      	itt	eq
 8007600:	6819      	ldreq	r1, [r3, #0]
 8007602:	685b      	ldreq	r3, [r3, #4]
 8007604:	6063      	str	r3, [r4, #4]
 8007606:	bf04      	itt	eq
 8007608:	1809      	addeq	r1, r1, r0
 800760a:	6021      	streq	r1, [r4, #0]
 800760c:	6054      	str	r4, [r2, #4]
 800760e:	e7ca      	b.n	80075a6 <_free_r+0x22>
 8007610:	bd38      	pop	{r3, r4, r5, pc}
 8007612:	bf00      	nop
 8007614:	2000079c 	.word	0x2000079c

08007618 <sbrk_aligned>:
 8007618:	b570      	push	{r4, r5, r6, lr}
 800761a:	4e0f      	ldr	r6, [pc, #60]	@ (8007658 <sbrk_aligned+0x40>)
 800761c:	460c      	mov	r4, r1
 800761e:	6831      	ldr	r1, [r6, #0]
 8007620:	4605      	mov	r5, r0
 8007622:	b911      	cbnz	r1, 800762a <sbrk_aligned+0x12>
 8007624:	f000 fca6 	bl	8007f74 <_sbrk_r>
 8007628:	6030      	str	r0, [r6, #0]
 800762a:	4621      	mov	r1, r4
 800762c:	4628      	mov	r0, r5
 800762e:	f000 fca1 	bl	8007f74 <_sbrk_r>
 8007632:	1c43      	adds	r3, r0, #1
 8007634:	d103      	bne.n	800763e <sbrk_aligned+0x26>
 8007636:	f04f 34ff 	mov.w	r4, #4294967295
 800763a:	4620      	mov	r0, r4
 800763c:	bd70      	pop	{r4, r5, r6, pc}
 800763e:	1cc4      	adds	r4, r0, #3
 8007640:	f024 0403 	bic.w	r4, r4, #3
 8007644:	42a0      	cmp	r0, r4
 8007646:	d0f8      	beq.n	800763a <sbrk_aligned+0x22>
 8007648:	1a21      	subs	r1, r4, r0
 800764a:	4628      	mov	r0, r5
 800764c:	f000 fc92 	bl	8007f74 <_sbrk_r>
 8007650:	3001      	adds	r0, #1
 8007652:	d1f2      	bne.n	800763a <sbrk_aligned+0x22>
 8007654:	e7ef      	b.n	8007636 <sbrk_aligned+0x1e>
 8007656:	bf00      	nop
 8007658:	20000798 	.word	0x20000798

0800765c <_malloc_r>:
 800765c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007660:	1ccd      	adds	r5, r1, #3
 8007662:	f025 0503 	bic.w	r5, r5, #3
 8007666:	3508      	adds	r5, #8
 8007668:	2d0c      	cmp	r5, #12
 800766a:	bf38      	it	cc
 800766c:	250c      	movcc	r5, #12
 800766e:	2d00      	cmp	r5, #0
 8007670:	4606      	mov	r6, r0
 8007672:	db01      	blt.n	8007678 <_malloc_r+0x1c>
 8007674:	42a9      	cmp	r1, r5
 8007676:	d904      	bls.n	8007682 <_malloc_r+0x26>
 8007678:	230c      	movs	r3, #12
 800767a:	6033      	str	r3, [r6, #0]
 800767c:	2000      	movs	r0, #0
 800767e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007682:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007758 <_malloc_r+0xfc>
 8007686:	f000 f869 	bl	800775c <__malloc_lock>
 800768a:	f8d8 3000 	ldr.w	r3, [r8]
 800768e:	461c      	mov	r4, r3
 8007690:	bb44      	cbnz	r4, 80076e4 <_malloc_r+0x88>
 8007692:	4629      	mov	r1, r5
 8007694:	4630      	mov	r0, r6
 8007696:	f7ff ffbf 	bl	8007618 <sbrk_aligned>
 800769a:	1c43      	adds	r3, r0, #1
 800769c:	4604      	mov	r4, r0
 800769e:	d158      	bne.n	8007752 <_malloc_r+0xf6>
 80076a0:	f8d8 4000 	ldr.w	r4, [r8]
 80076a4:	4627      	mov	r7, r4
 80076a6:	2f00      	cmp	r7, #0
 80076a8:	d143      	bne.n	8007732 <_malloc_r+0xd6>
 80076aa:	2c00      	cmp	r4, #0
 80076ac:	d04b      	beq.n	8007746 <_malloc_r+0xea>
 80076ae:	6823      	ldr	r3, [r4, #0]
 80076b0:	4639      	mov	r1, r7
 80076b2:	4630      	mov	r0, r6
 80076b4:	eb04 0903 	add.w	r9, r4, r3
 80076b8:	f000 fc5c 	bl	8007f74 <_sbrk_r>
 80076bc:	4581      	cmp	r9, r0
 80076be:	d142      	bne.n	8007746 <_malloc_r+0xea>
 80076c0:	6821      	ldr	r1, [r4, #0]
 80076c2:	1a6d      	subs	r5, r5, r1
 80076c4:	4629      	mov	r1, r5
 80076c6:	4630      	mov	r0, r6
 80076c8:	f7ff ffa6 	bl	8007618 <sbrk_aligned>
 80076cc:	3001      	adds	r0, #1
 80076ce:	d03a      	beq.n	8007746 <_malloc_r+0xea>
 80076d0:	6823      	ldr	r3, [r4, #0]
 80076d2:	442b      	add	r3, r5
 80076d4:	6023      	str	r3, [r4, #0]
 80076d6:	f8d8 3000 	ldr.w	r3, [r8]
 80076da:	685a      	ldr	r2, [r3, #4]
 80076dc:	bb62      	cbnz	r2, 8007738 <_malloc_r+0xdc>
 80076de:	f8c8 7000 	str.w	r7, [r8]
 80076e2:	e00f      	b.n	8007704 <_malloc_r+0xa8>
 80076e4:	6822      	ldr	r2, [r4, #0]
 80076e6:	1b52      	subs	r2, r2, r5
 80076e8:	d420      	bmi.n	800772c <_malloc_r+0xd0>
 80076ea:	2a0b      	cmp	r2, #11
 80076ec:	d917      	bls.n	800771e <_malloc_r+0xc2>
 80076ee:	1961      	adds	r1, r4, r5
 80076f0:	42a3      	cmp	r3, r4
 80076f2:	6025      	str	r5, [r4, #0]
 80076f4:	bf18      	it	ne
 80076f6:	6059      	strne	r1, [r3, #4]
 80076f8:	6863      	ldr	r3, [r4, #4]
 80076fa:	bf08      	it	eq
 80076fc:	f8c8 1000 	streq.w	r1, [r8]
 8007700:	5162      	str	r2, [r4, r5]
 8007702:	604b      	str	r3, [r1, #4]
 8007704:	4630      	mov	r0, r6
 8007706:	f000 f82f 	bl	8007768 <__malloc_unlock>
 800770a:	f104 000b 	add.w	r0, r4, #11
 800770e:	1d23      	adds	r3, r4, #4
 8007710:	f020 0007 	bic.w	r0, r0, #7
 8007714:	1ac2      	subs	r2, r0, r3
 8007716:	bf1c      	itt	ne
 8007718:	1a1b      	subne	r3, r3, r0
 800771a:	50a3      	strne	r3, [r4, r2]
 800771c:	e7af      	b.n	800767e <_malloc_r+0x22>
 800771e:	6862      	ldr	r2, [r4, #4]
 8007720:	42a3      	cmp	r3, r4
 8007722:	bf0c      	ite	eq
 8007724:	f8c8 2000 	streq.w	r2, [r8]
 8007728:	605a      	strne	r2, [r3, #4]
 800772a:	e7eb      	b.n	8007704 <_malloc_r+0xa8>
 800772c:	4623      	mov	r3, r4
 800772e:	6864      	ldr	r4, [r4, #4]
 8007730:	e7ae      	b.n	8007690 <_malloc_r+0x34>
 8007732:	463c      	mov	r4, r7
 8007734:	687f      	ldr	r7, [r7, #4]
 8007736:	e7b6      	b.n	80076a6 <_malloc_r+0x4a>
 8007738:	461a      	mov	r2, r3
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	42a3      	cmp	r3, r4
 800773e:	d1fb      	bne.n	8007738 <_malloc_r+0xdc>
 8007740:	2300      	movs	r3, #0
 8007742:	6053      	str	r3, [r2, #4]
 8007744:	e7de      	b.n	8007704 <_malloc_r+0xa8>
 8007746:	230c      	movs	r3, #12
 8007748:	6033      	str	r3, [r6, #0]
 800774a:	4630      	mov	r0, r6
 800774c:	f000 f80c 	bl	8007768 <__malloc_unlock>
 8007750:	e794      	b.n	800767c <_malloc_r+0x20>
 8007752:	6005      	str	r5, [r0, #0]
 8007754:	e7d6      	b.n	8007704 <_malloc_r+0xa8>
 8007756:	bf00      	nop
 8007758:	2000079c 	.word	0x2000079c

0800775c <__malloc_lock>:
 800775c:	4801      	ldr	r0, [pc, #4]	@ (8007764 <__malloc_lock+0x8>)
 800775e:	f7ff bf0e 	b.w	800757e <__retarget_lock_acquire_recursive>
 8007762:	bf00      	nop
 8007764:	20000794 	.word	0x20000794

08007768 <__malloc_unlock>:
 8007768:	4801      	ldr	r0, [pc, #4]	@ (8007770 <__malloc_unlock+0x8>)
 800776a:	f7ff bf09 	b.w	8007580 <__retarget_lock_release_recursive>
 800776e:	bf00      	nop
 8007770:	20000794 	.word	0x20000794

08007774 <__sfputc_r>:
 8007774:	6893      	ldr	r3, [r2, #8]
 8007776:	3b01      	subs	r3, #1
 8007778:	2b00      	cmp	r3, #0
 800777a:	b410      	push	{r4}
 800777c:	6093      	str	r3, [r2, #8]
 800777e:	da08      	bge.n	8007792 <__sfputc_r+0x1e>
 8007780:	6994      	ldr	r4, [r2, #24]
 8007782:	42a3      	cmp	r3, r4
 8007784:	db01      	blt.n	800778a <__sfputc_r+0x16>
 8007786:	290a      	cmp	r1, #10
 8007788:	d103      	bne.n	8007792 <__sfputc_r+0x1e>
 800778a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800778e:	f7ff bde8 	b.w	8007362 <__swbuf_r>
 8007792:	6813      	ldr	r3, [r2, #0]
 8007794:	1c58      	adds	r0, r3, #1
 8007796:	6010      	str	r0, [r2, #0]
 8007798:	7019      	strb	r1, [r3, #0]
 800779a:	4608      	mov	r0, r1
 800779c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80077a0:	4770      	bx	lr

080077a2 <__sfputs_r>:
 80077a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077a4:	4606      	mov	r6, r0
 80077a6:	460f      	mov	r7, r1
 80077a8:	4614      	mov	r4, r2
 80077aa:	18d5      	adds	r5, r2, r3
 80077ac:	42ac      	cmp	r4, r5
 80077ae:	d101      	bne.n	80077b4 <__sfputs_r+0x12>
 80077b0:	2000      	movs	r0, #0
 80077b2:	e007      	b.n	80077c4 <__sfputs_r+0x22>
 80077b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077b8:	463a      	mov	r2, r7
 80077ba:	4630      	mov	r0, r6
 80077bc:	f7ff ffda 	bl	8007774 <__sfputc_r>
 80077c0:	1c43      	adds	r3, r0, #1
 80077c2:	d1f3      	bne.n	80077ac <__sfputs_r+0xa>
 80077c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080077c8 <_vfiprintf_r>:
 80077c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077cc:	460d      	mov	r5, r1
 80077ce:	b09d      	sub	sp, #116	@ 0x74
 80077d0:	4614      	mov	r4, r2
 80077d2:	4698      	mov	r8, r3
 80077d4:	4606      	mov	r6, r0
 80077d6:	b118      	cbz	r0, 80077e0 <_vfiprintf_r+0x18>
 80077d8:	6a03      	ldr	r3, [r0, #32]
 80077da:	b90b      	cbnz	r3, 80077e0 <_vfiprintf_r+0x18>
 80077dc:	f7ff fcd8 	bl	8007190 <__sinit>
 80077e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077e2:	07d9      	lsls	r1, r3, #31
 80077e4:	d405      	bmi.n	80077f2 <_vfiprintf_r+0x2a>
 80077e6:	89ab      	ldrh	r3, [r5, #12]
 80077e8:	059a      	lsls	r2, r3, #22
 80077ea:	d402      	bmi.n	80077f2 <_vfiprintf_r+0x2a>
 80077ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80077ee:	f7ff fec6 	bl	800757e <__retarget_lock_acquire_recursive>
 80077f2:	89ab      	ldrh	r3, [r5, #12]
 80077f4:	071b      	lsls	r3, r3, #28
 80077f6:	d501      	bpl.n	80077fc <_vfiprintf_r+0x34>
 80077f8:	692b      	ldr	r3, [r5, #16]
 80077fa:	b99b      	cbnz	r3, 8007824 <_vfiprintf_r+0x5c>
 80077fc:	4629      	mov	r1, r5
 80077fe:	4630      	mov	r0, r6
 8007800:	f7ff fdee 	bl	80073e0 <__swsetup_r>
 8007804:	b170      	cbz	r0, 8007824 <_vfiprintf_r+0x5c>
 8007806:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007808:	07dc      	lsls	r4, r3, #31
 800780a:	d504      	bpl.n	8007816 <_vfiprintf_r+0x4e>
 800780c:	f04f 30ff 	mov.w	r0, #4294967295
 8007810:	b01d      	add	sp, #116	@ 0x74
 8007812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007816:	89ab      	ldrh	r3, [r5, #12]
 8007818:	0598      	lsls	r0, r3, #22
 800781a:	d4f7      	bmi.n	800780c <_vfiprintf_r+0x44>
 800781c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800781e:	f7ff feaf 	bl	8007580 <__retarget_lock_release_recursive>
 8007822:	e7f3      	b.n	800780c <_vfiprintf_r+0x44>
 8007824:	2300      	movs	r3, #0
 8007826:	9309      	str	r3, [sp, #36]	@ 0x24
 8007828:	2320      	movs	r3, #32
 800782a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800782e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007832:	2330      	movs	r3, #48	@ 0x30
 8007834:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80079e4 <_vfiprintf_r+0x21c>
 8007838:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800783c:	f04f 0901 	mov.w	r9, #1
 8007840:	4623      	mov	r3, r4
 8007842:	469a      	mov	sl, r3
 8007844:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007848:	b10a      	cbz	r2, 800784e <_vfiprintf_r+0x86>
 800784a:	2a25      	cmp	r2, #37	@ 0x25
 800784c:	d1f9      	bne.n	8007842 <_vfiprintf_r+0x7a>
 800784e:	ebba 0b04 	subs.w	fp, sl, r4
 8007852:	d00b      	beq.n	800786c <_vfiprintf_r+0xa4>
 8007854:	465b      	mov	r3, fp
 8007856:	4622      	mov	r2, r4
 8007858:	4629      	mov	r1, r5
 800785a:	4630      	mov	r0, r6
 800785c:	f7ff ffa1 	bl	80077a2 <__sfputs_r>
 8007860:	3001      	adds	r0, #1
 8007862:	f000 80a7 	beq.w	80079b4 <_vfiprintf_r+0x1ec>
 8007866:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007868:	445a      	add	r2, fp
 800786a:	9209      	str	r2, [sp, #36]	@ 0x24
 800786c:	f89a 3000 	ldrb.w	r3, [sl]
 8007870:	2b00      	cmp	r3, #0
 8007872:	f000 809f 	beq.w	80079b4 <_vfiprintf_r+0x1ec>
 8007876:	2300      	movs	r3, #0
 8007878:	f04f 32ff 	mov.w	r2, #4294967295
 800787c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007880:	f10a 0a01 	add.w	sl, sl, #1
 8007884:	9304      	str	r3, [sp, #16]
 8007886:	9307      	str	r3, [sp, #28]
 8007888:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800788c:	931a      	str	r3, [sp, #104]	@ 0x68
 800788e:	4654      	mov	r4, sl
 8007890:	2205      	movs	r2, #5
 8007892:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007896:	4853      	ldr	r0, [pc, #332]	@ (80079e4 <_vfiprintf_r+0x21c>)
 8007898:	f7f8 fcd2 	bl	8000240 <memchr>
 800789c:	9a04      	ldr	r2, [sp, #16]
 800789e:	b9d8      	cbnz	r0, 80078d8 <_vfiprintf_r+0x110>
 80078a0:	06d1      	lsls	r1, r2, #27
 80078a2:	bf44      	itt	mi
 80078a4:	2320      	movmi	r3, #32
 80078a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078aa:	0713      	lsls	r3, r2, #28
 80078ac:	bf44      	itt	mi
 80078ae:	232b      	movmi	r3, #43	@ 0x2b
 80078b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078b4:	f89a 3000 	ldrb.w	r3, [sl]
 80078b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80078ba:	d015      	beq.n	80078e8 <_vfiprintf_r+0x120>
 80078bc:	9a07      	ldr	r2, [sp, #28]
 80078be:	4654      	mov	r4, sl
 80078c0:	2000      	movs	r0, #0
 80078c2:	f04f 0c0a 	mov.w	ip, #10
 80078c6:	4621      	mov	r1, r4
 80078c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078cc:	3b30      	subs	r3, #48	@ 0x30
 80078ce:	2b09      	cmp	r3, #9
 80078d0:	d94b      	bls.n	800796a <_vfiprintf_r+0x1a2>
 80078d2:	b1b0      	cbz	r0, 8007902 <_vfiprintf_r+0x13a>
 80078d4:	9207      	str	r2, [sp, #28]
 80078d6:	e014      	b.n	8007902 <_vfiprintf_r+0x13a>
 80078d8:	eba0 0308 	sub.w	r3, r0, r8
 80078dc:	fa09 f303 	lsl.w	r3, r9, r3
 80078e0:	4313      	orrs	r3, r2
 80078e2:	9304      	str	r3, [sp, #16]
 80078e4:	46a2      	mov	sl, r4
 80078e6:	e7d2      	b.n	800788e <_vfiprintf_r+0xc6>
 80078e8:	9b03      	ldr	r3, [sp, #12]
 80078ea:	1d19      	adds	r1, r3, #4
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	9103      	str	r1, [sp, #12]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	bfbb      	ittet	lt
 80078f4:	425b      	neglt	r3, r3
 80078f6:	f042 0202 	orrlt.w	r2, r2, #2
 80078fa:	9307      	strge	r3, [sp, #28]
 80078fc:	9307      	strlt	r3, [sp, #28]
 80078fe:	bfb8      	it	lt
 8007900:	9204      	strlt	r2, [sp, #16]
 8007902:	7823      	ldrb	r3, [r4, #0]
 8007904:	2b2e      	cmp	r3, #46	@ 0x2e
 8007906:	d10a      	bne.n	800791e <_vfiprintf_r+0x156>
 8007908:	7863      	ldrb	r3, [r4, #1]
 800790a:	2b2a      	cmp	r3, #42	@ 0x2a
 800790c:	d132      	bne.n	8007974 <_vfiprintf_r+0x1ac>
 800790e:	9b03      	ldr	r3, [sp, #12]
 8007910:	1d1a      	adds	r2, r3, #4
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	9203      	str	r2, [sp, #12]
 8007916:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800791a:	3402      	adds	r4, #2
 800791c:	9305      	str	r3, [sp, #20]
 800791e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80079f4 <_vfiprintf_r+0x22c>
 8007922:	7821      	ldrb	r1, [r4, #0]
 8007924:	2203      	movs	r2, #3
 8007926:	4650      	mov	r0, sl
 8007928:	f7f8 fc8a 	bl	8000240 <memchr>
 800792c:	b138      	cbz	r0, 800793e <_vfiprintf_r+0x176>
 800792e:	9b04      	ldr	r3, [sp, #16]
 8007930:	eba0 000a 	sub.w	r0, r0, sl
 8007934:	2240      	movs	r2, #64	@ 0x40
 8007936:	4082      	lsls	r2, r0
 8007938:	4313      	orrs	r3, r2
 800793a:	3401      	adds	r4, #1
 800793c:	9304      	str	r3, [sp, #16]
 800793e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007942:	4829      	ldr	r0, [pc, #164]	@ (80079e8 <_vfiprintf_r+0x220>)
 8007944:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007948:	2206      	movs	r2, #6
 800794a:	f7f8 fc79 	bl	8000240 <memchr>
 800794e:	2800      	cmp	r0, #0
 8007950:	d03f      	beq.n	80079d2 <_vfiprintf_r+0x20a>
 8007952:	4b26      	ldr	r3, [pc, #152]	@ (80079ec <_vfiprintf_r+0x224>)
 8007954:	bb1b      	cbnz	r3, 800799e <_vfiprintf_r+0x1d6>
 8007956:	9b03      	ldr	r3, [sp, #12]
 8007958:	3307      	adds	r3, #7
 800795a:	f023 0307 	bic.w	r3, r3, #7
 800795e:	3308      	adds	r3, #8
 8007960:	9303      	str	r3, [sp, #12]
 8007962:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007964:	443b      	add	r3, r7
 8007966:	9309      	str	r3, [sp, #36]	@ 0x24
 8007968:	e76a      	b.n	8007840 <_vfiprintf_r+0x78>
 800796a:	fb0c 3202 	mla	r2, ip, r2, r3
 800796e:	460c      	mov	r4, r1
 8007970:	2001      	movs	r0, #1
 8007972:	e7a8      	b.n	80078c6 <_vfiprintf_r+0xfe>
 8007974:	2300      	movs	r3, #0
 8007976:	3401      	adds	r4, #1
 8007978:	9305      	str	r3, [sp, #20]
 800797a:	4619      	mov	r1, r3
 800797c:	f04f 0c0a 	mov.w	ip, #10
 8007980:	4620      	mov	r0, r4
 8007982:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007986:	3a30      	subs	r2, #48	@ 0x30
 8007988:	2a09      	cmp	r2, #9
 800798a:	d903      	bls.n	8007994 <_vfiprintf_r+0x1cc>
 800798c:	2b00      	cmp	r3, #0
 800798e:	d0c6      	beq.n	800791e <_vfiprintf_r+0x156>
 8007990:	9105      	str	r1, [sp, #20]
 8007992:	e7c4      	b.n	800791e <_vfiprintf_r+0x156>
 8007994:	fb0c 2101 	mla	r1, ip, r1, r2
 8007998:	4604      	mov	r4, r0
 800799a:	2301      	movs	r3, #1
 800799c:	e7f0      	b.n	8007980 <_vfiprintf_r+0x1b8>
 800799e:	ab03      	add	r3, sp, #12
 80079a0:	9300      	str	r3, [sp, #0]
 80079a2:	462a      	mov	r2, r5
 80079a4:	4b12      	ldr	r3, [pc, #72]	@ (80079f0 <_vfiprintf_r+0x228>)
 80079a6:	a904      	add	r1, sp, #16
 80079a8:	4630      	mov	r0, r6
 80079aa:	f3af 8000 	nop.w
 80079ae:	4607      	mov	r7, r0
 80079b0:	1c78      	adds	r0, r7, #1
 80079b2:	d1d6      	bne.n	8007962 <_vfiprintf_r+0x19a>
 80079b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80079b6:	07d9      	lsls	r1, r3, #31
 80079b8:	d405      	bmi.n	80079c6 <_vfiprintf_r+0x1fe>
 80079ba:	89ab      	ldrh	r3, [r5, #12]
 80079bc:	059a      	lsls	r2, r3, #22
 80079be:	d402      	bmi.n	80079c6 <_vfiprintf_r+0x1fe>
 80079c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079c2:	f7ff fddd 	bl	8007580 <__retarget_lock_release_recursive>
 80079c6:	89ab      	ldrh	r3, [r5, #12]
 80079c8:	065b      	lsls	r3, r3, #25
 80079ca:	f53f af1f 	bmi.w	800780c <_vfiprintf_r+0x44>
 80079ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80079d0:	e71e      	b.n	8007810 <_vfiprintf_r+0x48>
 80079d2:	ab03      	add	r3, sp, #12
 80079d4:	9300      	str	r3, [sp, #0]
 80079d6:	462a      	mov	r2, r5
 80079d8:	4b05      	ldr	r3, [pc, #20]	@ (80079f0 <_vfiprintf_r+0x228>)
 80079da:	a904      	add	r1, sp, #16
 80079dc:	4630      	mov	r0, r6
 80079de:	f000 f879 	bl	8007ad4 <_printf_i>
 80079e2:	e7e4      	b.n	80079ae <_vfiprintf_r+0x1e6>
 80079e4:	08008064 	.word	0x08008064
 80079e8:	0800806e 	.word	0x0800806e
 80079ec:	00000000 	.word	0x00000000
 80079f0:	080077a3 	.word	0x080077a3
 80079f4:	0800806a 	.word	0x0800806a

080079f8 <_printf_common>:
 80079f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079fc:	4616      	mov	r6, r2
 80079fe:	4698      	mov	r8, r3
 8007a00:	688a      	ldr	r2, [r1, #8]
 8007a02:	690b      	ldr	r3, [r1, #16]
 8007a04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	bfb8      	it	lt
 8007a0c:	4613      	movlt	r3, r2
 8007a0e:	6033      	str	r3, [r6, #0]
 8007a10:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007a14:	4607      	mov	r7, r0
 8007a16:	460c      	mov	r4, r1
 8007a18:	b10a      	cbz	r2, 8007a1e <_printf_common+0x26>
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	6033      	str	r3, [r6, #0]
 8007a1e:	6823      	ldr	r3, [r4, #0]
 8007a20:	0699      	lsls	r1, r3, #26
 8007a22:	bf42      	ittt	mi
 8007a24:	6833      	ldrmi	r3, [r6, #0]
 8007a26:	3302      	addmi	r3, #2
 8007a28:	6033      	strmi	r3, [r6, #0]
 8007a2a:	6825      	ldr	r5, [r4, #0]
 8007a2c:	f015 0506 	ands.w	r5, r5, #6
 8007a30:	d106      	bne.n	8007a40 <_printf_common+0x48>
 8007a32:	f104 0a19 	add.w	sl, r4, #25
 8007a36:	68e3      	ldr	r3, [r4, #12]
 8007a38:	6832      	ldr	r2, [r6, #0]
 8007a3a:	1a9b      	subs	r3, r3, r2
 8007a3c:	42ab      	cmp	r3, r5
 8007a3e:	dc26      	bgt.n	8007a8e <_printf_common+0x96>
 8007a40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007a44:	6822      	ldr	r2, [r4, #0]
 8007a46:	3b00      	subs	r3, #0
 8007a48:	bf18      	it	ne
 8007a4a:	2301      	movne	r3, #1
 8007a4c:	0692      	lsls	r2, r2, #26
 8007a4e:	d42b      	bmi.n	8007aa8 <_printf_common+0xb0>
 8007a50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007a54:	4641      	mov	r1, r8
 8007a56:	4638      	mov	r0, r7
 8007a58:	47c8      	blx	r9
 8007a5a:	3001      	adds	r0, #1
 8007a5c:	d01e      	beq.n	8007a9c <_printf_common+0xa4>
 8007a5e:	6823      	ldr	r3, [r4, #0]
 8007a60:	6922      	ldr	r2, [r4, #16]
 8007a62:	f003 0306 	and.w	r3, r3, #6
 8007a66:	2b04      	cmp	r3, #4
 8007a68:	bf02      	ittt	eq
 8007a6a:	68e5      	ldreq	r5, [r4, #12]
 8007a6c:	6833      	ldreq	r3, [r6, #0]
 8007a6e:	1aed      	subeq	r5, r5, r3
 8007a70:	68a3      	ldr	r3, [r4, #8]
 8007a72:	bf0c      	ite	eq
 8007a74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007a78:	2500      	movne	r5, #0
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	bfc4      	itt	gt
 8007a7e:	1a9b      	subgt	r3, r3, r2
 8007a80:	18ed      	addgt	r5, r5, r3
 8007a82:	2600      	movs	r6, #0
 8007a84:	341a      	adds	r4, #26
 8007a86:	42b5      	cmp	r5, r6
 8007a88:	d11a      	bne.n	8007ac0 <_printf_common+0xc8>
 8007a8a:	2000      	movs	r0, #0
 8007a8c:	e008      	b.n	8007aa0 <_printf_common+0xa8>
 8007a8e:	2301      	movs	r3, #1
 8007a90:	4652      	mov	r2, sl
 8007a92:	4641      	mov	r1, r8
 8007a94:	4638      	mov	r0, r7
 8007a96:	47c8      	blx	r9
 8007a98:	3001      	adds	r0, #1
 8007a9a:	d103      	bne.n	8007aa4 <_printf_common+0xac>
 8007a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8007aa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007aa4:	3501      	adds	r5, #1
 8007aa6:	e7c6      	b.n	8007a36 <_printf_common+0x3e>
 8007aa8:	18e1      	adds	r1, r4, r3
 8007aaa:	1c5a      	adds	r2, r3, #1
 8007aac:	2030      	movs	r0, #48	@ 0x30
 8007aae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007ab2:	4422      	add	r2, r4
 8007ab4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007ab8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007abc:	3302      	adds	r3, #2
 8007abe:	e7c7      	b.n	8007a50 <_printf_common+0x58>
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	4622      	mov	r2, r4
 8007ac4:	4641      	mov	r1, r8
 8007ac6:	4638      	mov	r0, r7
 8007ac8:	47c8      	blx	r9
 8007aca:	3001      	adds	r0, #1
 8007acc:	d0e6      	beq.n	8007a9c <_printf_common+0xa4>
 8007ace:	3601      	adds	r6, #1
 8007ad0:	e7d9      	b.n	8007a86 <_printf_common+0x8e>
	...

08007ad4 <_printf_i>:
 8007ad4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ad8:	7e0f      	ldrb	r7, [r1, #24]
 8007ada:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007adc:	2f78      	cmp	r7, #120	@ 0x78
 8007ade:	4691      	mov	r9, r2
 8007ae0:	4680      	mov	r8, r0
 8007ae2:	460c      	mov	r4, r1
 8007ae4:	469a      	mov	sl, r3
 8007ae6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007aea:	d807      	bhi.n	8007afc <_printf_i+0x28>
 8007aec:	2f62      	cmp	r7, #98	@ 0x62
 8007aee:	d80a      	bhi.n	8007b06 <_printf_i+0x32>
 8007af0:	2f00      	cmp	r7, #0
 8007af2:	f000 80d2 	beq.w	8007c9a <_printf_i+0x1c6>
 8007af6:	2f58      	cmp	r7, #88	@ 0x58
 8007af8:	f000 80b9 	beq.w	8007c6e <_printf_i+0x19a>
 8007afc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007b04:	e03a      	b.n	8007b7c <_printf_i+0xa8>
 8007b06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007b0a:	2b15      	cmp	r3, #21
 8007b0c:	d8f6      	bhi.n	8007afc <_printf_i+0x28>
 8007b0e:	a101      	add	r1, pc, #4	@ (adr r1, 8007b14 <_printf_i+0x40>)
 8007b10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b14:	08007b6d 	.word	0x08007b6d
 8007b18:	08007b81 	.word	0x08007b81
 8007b1c:	08007afd 	.word	0x08007afd
 8007b20:	08007afd 	.word	0x08007afd
 8007b24:	08007afd 	.word	0x08007afd
 8007b28:	08007afd 	.word	0x08007afd
 8007b2c:	08007b81 	.word	0x08007b81
 8007b30:	08007afd 	.word	0x08007afd
 8007b34:	08007afd 	.word	0x08007afd
 8007b38:	08007afd 	.word	0x08007afd
 8007b3c:	08007afd 	.word	0x08007afd
 8007b40:	08007c81 	.word	0x08007c81
 8007b44:	08007bab 	.word	0x08007bab
 8007b48:	08007c3b 	.word	0x08007c3b
 8007b4c:	08007afd 	.word	0x08007afd
 8007b50:	08007afd 	.word	0x08007afd
 8007b54:	08007ca3 	.word	0x08007ca3
 8007b58:	08007afd 	.word	0x08007afd
 8007b5c:	08007bab 	.word	0x08007bab
 8007b60:	08007afd 	.word	0x08007afd
 8007b64:	08007afd 	.word	0x08007afd
 8007b68:	08007c43 	.word	0x08007c43
 8007b6c:	6833      	ldr	r3, [r6, #0]
 8007b6e:	1d1a      	adds	r2, r3, #4
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	6032      	str	r2, [r6, #0]
 8007b74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	e09d      	b.n	8007cbc <_printf_i+0x1e8>
 8007b80:	6833      	ldr	r3, [r6, #0]
 8007b82:	6820      	ldr	r0, [r4, #0]
 8007b84:	1d19      	adds	r1, r3, #4
 8007b86:	6031      	str	r1, [r6, #0]
 8007b88:	0606      	lsls	r6, r0, #24
 8007b8a:	d501      	bpl.n	8007b90 <_printf_i+0xbc>
 8007b8c:	681d      	ldr	r5, [r3, #0]
 8007b8e:	e003      	b.n	8007b98 <_printf_i+0xc4>
 8007b90:	0645      	lsls	r5, r0, #25
 8007b92:	d5fb      	bpl.n	8007b8c <_printf_i+0xb8>
 8007b94:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007b98:	2d00      	cmp	r5, #0
 8007b9a:	da03      	bge.n	8007ba4 <_printf_i+0xd0>
 8007b9c:	232d      	movs	r3, #45	@ 0x2d
 8007b9e:	426d      	negs	r5, r5
 8007ba0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ba4:	4859      	ldr	r0, [pc, #356]	@ (8007d0c <_printf_i+0x238>)
 8007ba6:	230a      	movs	r3, #10
 8007ba8:	e011      	b.n	8007bce <_printf_i+0xfa>
 8007baa:	6821      	ldr	r1, [r4, #0]
 8007bac:	6833      	ldr	r3, [r6, #0]
 8007bae:	0608      	lsls	r0, r1, #24
 8007bb0:	f853 5b04 	ldr.w	r5, [r3], #4
 8007bb4:	d402      	bmi.n	8007bbc <_printf_i+0xe8>
 8007bb6:	0649      	lsls	r1, r1, #25
 8007bb8:	bf48      	it	mi
 8007bba:	b2ad      	uxthmi	r5, r5
 8007bbc:	2f6f      	cmp	r7, #111	@ 0x6f
 8007bbe:	4853      	ldr	r0, [pc, #332]	@ (8007d0c <_printf_i+0x238>)
 8007bc0:	6033      	str	r3, [r6, #0]
 8007bc2:	bf14      	ite	ne
 8007bc4:	230a      	movne	r3, #10
 8007bc6:	2308      	moveq	r3, #8
 8007bc8:	2100      	movs	r1, #0
 8007bca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007bce:	6866      	ldr	r6, [r4, #4]
 8007bd0:	60a6      	str	r6, [r4, #8]
 8007bd2:	2e00      	cmp	r6, #0
 8007bd4:	bfa2      	ittt	ge
 8007bd6:	6821      	ldrge	r1, [r4, #0]
 8007bd8:	f021 0104 	bicge.w	r1, r1, #4
 8007bdc:	6021      	strge	r1, [r4, #0]
 8007bde:	b90d      	cbnz	r5, 8007be4 <_printf_i+0x110>
 8007be0:	2e00      	cmp	r6, #0
 8007be2:	d04b      	beq.n	8007c7c <_printf_i+0x1a8>
 8007be4:	4616      	mov	r6, r2
 8007be6:	fbb5 f1f3 	udiv	r1, r5, r3
 8007bea:	fb03 5711 	mls	r7, r3, r1, r5
 8007bee:	5dc7      	ldrb	r7, [r0, r7]
 8007bf0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007bf4:	462f      	mov	r7, r5
 8007bf6:	42bb      	cmp	r3, r7
 8007bf8:	460d      	mov	r5, r1
 8007bfa:	d9f4      	bls.n	8007be6 <_printf_i+0x112>
 8007bfc:	2b08      	cmp	r3, #8
 8007bfe:	d10b      	bne.n	8007c18 <_printf_i+0x144>
 8007c00:	6823      	ldr	r3, [r4, #0]
 8007c02:	07df      	lsls	r7, r3, #31
 8007c04:	d508      	bpl.n	8007c18 <_printf_i+0x144>
 8007c06:	6923      	ldr	r3, [r4, #16]
 8007c08:	6861      	ldr	r1, [r4, #4]
 8007c0a:	4299      	cmp	r1, r3
 8007c0c:	bfde      	ittt	le
 8007c0e:	2330      	movle	r3, #48	@ 0x30
 8007c10:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007c14:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007c18:	1b92      	subs	r2, r2, r6
 8007c1a:	6122      	str	r2, [r4, #16]
 8007c1c:	f8cd a000 	str.w	sl, [sp]
 8007c20:	464b      	mov	r3, r9
 8007c22:	aa03      	add	r2, sp, #12
 8007c24:	4621      	mov	r1, r4
 8007c26:	4640      	mov	r0, r8
 8007c28:	f7ff fee6 	bl	80079f8 <_printf_common>
 8007c2c:	3001      	adds	r0, #1
 8007c2e:	d14a      	bne.n	8007cc6 <_printf_i+0x1f2>
 8007c30:	f04f 30ff 	mov.w	r0, #4294967295
 8007c34:	b004      	add	sp, #16
 8007c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c3a:	6823      	ldr	r3, [r4, #0]
 8007c3c:	f043 0320 	orr.w	r3, r3, #32
 8007c40:	6023      	str	r3, [r4, #0]
 8007c42:	4833      	ldr	r0, [pc, #204]	@ (8007d10 <_printf_i+0x23c>)
 8007c44:	2778      	movs	r7, #120	@ 0x78
 8007c46:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007c4a:	6823      	ldr	r3, [r4, #0]
 8007c4c:	6831      	ldr	r1, [r6, #0]
 8007c4e:	061f      	lsls	r7, r3, #24
 8007c50:	f851 5b04 	ldr.w	r5, [r1], #4
 8007c54:	d402      	bmi.n	8007c5c <_printf_i+0x188>
 8007c56:	065f      	lsls	r7, r3, #25
 8007c58:	bf48      	it	mi
 8007c5a:	b2ad      	uxthmi	r5, r5
 8007c5c:	6031      	str	r1, [r6, #0]
 8007c5e:	07d9      	lsls	r1, r3, #31
 8007c60:	bf44      	itt	mi
 8007c62:	f043 0320 	orrmi.w	r3, r3, #32
 8007c66:	6023      	strmi	r3, [r4, #0]
 8007c68:	b11d      	cbz	r5, 8007c72 <_printf_i+0x19e>
 8007c6a:	2310      	movs	r3, #16
 8007c6c:	e7ac      	b.n	8007bc8 <_printf_i+0xf4>
 8007c6e:	4827      	ldr	r0, [pc, #156]	@ (8007d0c <_printf_i+0x238>)
 8007c70:	e7e9      	b.n	8007c46 <_printf_i+0x172>
 8007c72:	6823      	ldr	r3, [r4, #0]
 8007c74:	f023 0320 	bic.w	r3, r3, #32
 8007c78:	6023      	str	r3, [r4, #0]
 8007c7a:	e7f6      	b.n	8007c6a <_printf_i+0x196>
 8007c7c:	4616      	mov	r6, r2
 8007c7e:	e7bd      	b.n	8007bfc <_printf_i+0x128>
 8007c80:	6833      	ldr	r3, [r6, #0]
 8007c82:	6825      	ldr	r5, [r4, #0]
 8007c84:	6961      	ldr	r1, [r4, #20]
 8007c86:	1d18      	adds	r0, r3, #4
 8007c88:	6030      	str	r0, [r6, #0]
 8007c8a:	062e      	lsls	r6, r5, #24
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	d501      	bpl.n	8007c94 <_printf_i+0x1c0>
 8007c90:	6019      	str	r1, [r3, #0]
 8007c92:	e002      	b.n	8007c9a <_printf_i+0x1c6>
 8007c94:	0668      	lsls	r0, r5, #25
 8007c96:	d5fb      	bpl.n	8007c90 <_printf_i+0x1bc>
 8007c98:	8019      	strh	r1, [r3, #0]
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	6123      	str	r3, [r4, #16]
 8007c9e:	4616      	mov	r6, r2
 8007ca0:	e7bc      	b.n	8007c1c <_printf_i+0x148>
 8007ca2:	6833      	ldr	r3, [r6, #0]
 8007ca4:	1d1a      	adds	r2, r3, #4
 8007ca6:	6032      	str	r2, [r6, #0]
 8007ca8:	681e      	ldr	r6, [r3, #0]
 8007caa:	6862      	ldr	r2, [r4, #4]
 8007cac:	2100      	movs	r1, #0
 8007cae:	4630      	mov	r0, r6
 8007cb0:	f7f8 fac6 	bl	8000240 <memchr>
 8007cb4:	b108      	cbz	r0, 8007cba <_printf_i+0x1e6>
 8007cb6:	1b80      	subs	r0, r0, r6
 8007cb8:	6060      	str	r0, [r4, #4]
 8007cba:	6863      	ldr	r3, [r4, #4]
 8007cbc:	6123      	str	r3, [r4, #16]
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007cc4:	e7aa      	b.n	8007c1c <_printf_i+0x148>
 8007cc6:	6923      	ldr	r3, [r4, #16]
 8007cc8:	4632      	mov	r2, r6
 8007cca:	4649      	mov	r1, r9
 8007ccc:	4640      	mov	r0, r8
 8007cce:	47d0      	blx	sl
 8007cd0:	3001      	adds	r0, #1
 8007cd2:	d0ad      	beq.n	8007c30 <_printf_i+0x15c>
 8007cd4:	6823      	ldr	r3, [r4, #0]
 8007cd6:	079b      	lsls	r3, r3, #30
 8007cd8:	d413      	bmi.n	8007d02 <_printf_i+0x22e>
 8007cda:	68e0      	ldr	r0, [r4, #12]
 8007cdc:	9b03      	ldr	r3, [sp, #12]
 8007cde:	4298      	cmp	r0, r3
 8007ce0:	bfb8      	it	lt
 8007ce2:	4618      	movlt	r0, r3
 8007ce4:	e7a6      	b.n	8007c34 <_printf_i+0x160>
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	4632      	mov	r2, r6
 8007cea:	4649      	mov	r1, r9
 8007cec:	4640      	mov	r0, r8
 8007cee:	47d0      	blx	sl
 8007cf0:	3001      	adds	r0, #1
 8007cf2:	d09d      	beq.n	8007c30 <_printf_i+0x15c>
 8007cf4:	3501      	adds	r5, #1
 8007cf6:	68e3      	ldr	r3, [r4, #12]
 8007cf8:	9903      	ldr	r1, [sp, #12]
 8007cfa:	1a5b      	subs	r3, r3, r1
 8007cfc:	42ab      	cmp	r3, r5
 8007cfe:	dcf2      	bgt.n	8007ce6 <_printf_i+0x212>
 8007d00:	e7eb      	b.n	8007cda <_printf_i+0x206>
 8007d02:	2500      	movs	r5, #0
 8007d04:	f104 0619 	add.w	r6, r4, #25
 8007d08:	e7f5      	b.n	8007cf6 <_printf_i+0x222>
 8007d0a:	bf00      	nop
 8007d0c:	08008075 	.word	0x08008075
 8007d10:	08008086 	.word	0x08008086

08007d14 <__sflush_r>:
 8007d14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d1c:	0716      	lsls	r6, r2, #28
 8007d1e:	4605      	mov	r5, r0
 8007d20:	460c      	mov	r4, r1
 8007d22:	d454      	bmi.n	8007dce <__sflush_r+0xba>
 8007d24:	684b      	ldr	r3, [r1, #4]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	dc02      	bgt.n	8007d30 <__sflush_r+0x1c>
 8007d2a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	dd48      	ble.n	8007dc2 <__sflush_r+0xae>
 8007d30:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007d32:	2e00      	cmp	r6, #0
 8007d34:	d045      	beq.n	8007dc2 <__sflush_r+0xae>
 8007d36:	2300      	movs	r3, #0
 8007d38:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007d3c:	682f      	ldr	r7, [r5, #0]
 8007d3e:	6a21      	ldr	r1, [r4, #32]
 8007d40:	602b      	str	r3, [r5, #0]
 8007d42:	d030      	beq.n	8007da6 <__sflush_r+0x92>
 8007d44:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007d46:	89a3      	ldrh	r3, [r4, #12]
 8007d48:	0759      	lsls	r1, r3, #29
 8007d4a:	d505      	bpl.n	8007d58 <__sflush_r+0x44>
 8007d4c:	6863      	ldr	r3, [r4, #4]
 8007d4e:	1ad2      	subs	r2, r2, r3
 8007d50:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007d52:	b10b      	cbz	r3, 8007d58 <__sflush_r+0x44>
 8007d54:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007d56:	1ad2      	subs	r2, r2, r3
 8007d58:	2300      	movs	r3, #0
 8007d5a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007d5c:	6a21      	ldr	r1, [r4, #32]
 8007d5e:	4628      	mov	r0, r5
 8007d60:	47b0      	blx	r6
 8007d62:	1c43      	adds	r3, r0, #1
 8007d64:	89a3      	ldrh	r3, [r4, #12]
 8007d66:	d106      	bne.n	8007d76 <__sflush_r+0x62>
 8007d68:	6829      	ldr	r1, [r5, #0]
 8007d6a:	291d      	cmp	r1, #29
 8007d6c:	d82b      	bhi.n	8007dc6 <__sflush_r+0xb2>
 8007d6e:	4a2a      	ldr	r2, [pc, #168]	@ (8007e18 <__sflush_r+0x104>)
 8007d70:	410a      	asrs	r2, r1
 8007d72:	07d6      	lsls	r6, r2, #31
 8007d74:	d427      	bmi.n	8007dc6 <__sflush_r+0xb2>
 8007d76:	2200      	movs	r2, #0
 8007d78:	6062      	str	r2, [r4, #4]
 8007d7a:	04d9      	lsls	r1, r3, #19
 8007d7c:	6922      	ldr	r2, [r4, #16]
 8007d7e:	6022      	str	r2, [r4, #0]
 8007d80:	d504      	bpl.n	8007d8c <__sflush_r+0x78>
 8007d82:	1c42      	adds	r2, r0, #1
 8007d84:	d101      	bne.n	8007d8a <__sflush_r+0x76>
 8007d86:	682b      	ldr	r3, [r5, #0]
 8007d88:	b903      	cbnz	r3, 8007d8c <__sflush_r+0x78>
 8007d8a:	6560      	str	r0, [r4, #84]	@ 0x54
 8007d8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007d8e:	602f      	str	r7, [r5, #0]
 8007d90:	b1b9      	cbz	r1, 8007dc2 <__sflush_r+0xae>
 8007d92:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007d96:	4299      	cmp	r1, r3
 8007d98:	d002      	beq.n	8007da0 <__sflush_r+0x8c>
 8007d9a:	4628      	mov	r0, r5
 8007d9c:	f7ff fbf2 	bl	8007584 <_free_r>
 8007da0:	2300      	movs	r3, #0
 8007da2:	6363      	str	r3, [r4, #52]	@ 0x34
 8007da4:	e00d      	b.n	8007dc2 <__sflush_r+0xae>
 8007da6:	2301      	movs	r3, #1
 8007da8:	4628      	mov	r0, r5
 8007daa:	47b0      	blx	r6
 8007dac:	4602      	mov	r2, r0
 8007dae:	1c50      	adds	r0, r2, #1
 8007db0:	d1c9      	bne.n	8007d46 <__sflush_r+0x32>
 8007db2:	682b      	ldr	r3, [r5, #0]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d0c6      	beq.n	8007d46 <__sflush_r+0x32>
 8007db8:	2b1d      	cmp	r3, #29
 8007dba:	d001      	beq.n	8007dc0 <__sflush_r+0xac>
 8007dbc:	2b16      	cmp	r3, #22
 8007dbe:	d11e      	bne.n	8007dfe <__sflush_r+0xea>
 8007dc0:	602f      	str	r7, [r5, #0]
 8007dc2:	2000      	movs	r0, #0
 8007dc4:	e022      	b.n	8007e0c <__sflush_r+0xf8>
 8007dc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007dca:	b21b      	sxth	r3, r3
 8007dcc:	e01b      	b.n	8007e06 <__sflush_r+0xf2>
 8007dce:	690f      	ldr	r7, [r1, #16]
 8007dd0:	2f00      	cmp	r7, #0
 8007dd2:	d0f6      	beq.n	8007dc2 <__sflush_r+0xae>
 8007dd4:	0793      	lsls	r3, r2, #30
 8007dd6:	680e      	ldr	r6, [r1, #0]
 8007dd8:	bf08      	it	eq
 8007dda:	694b      	ldreq	r3, [r1, #20]
 8007ddc:	600f      	str	r7, [r1, #0]
 8007dde:	bf18      	it	ne
 8007de0:	2300      	movne	r3, #0
 8007de2:	eba6 0807 	sub.w	r8, r6, r7
 8007de6:	608b      	str	r3, [r1, #8]
 8007de8:	f1b8 0f00 	cmp.w	r8, #0
 8007dec:	dde9      	ble.n	8007dc2 <__sflush_r+0xae>
 8007dee:	6a21      	ldr	r1, [r4, #32]
 8007df0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007df2:	4643      	mov	r3, r8
 8007df4:	463a      	mov	r2, r7
 8007df6:	4628      	mov	r0, r5
 8007df8:	47b0      	blx	r6
 8007dfa:	2800      	cmp	r0, #0
 8007dfc:	dc08      	bgt.n	8007e10 <__sflush_r+0xfc>
 8007dfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e06:	81a3      	strh	r3, [r4, #12]
 8007e08:	f04f 30ff 	mov.w	r0, #4294967295
 8007e0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e10:	4407      	add	r7, r0
 8007e12:	eba8 0800 	sub.w	r8, r8, r0
 8007e16:	e7e7      	b.n	8007de8 <__sflush_r+0xd4>
 8007e18:	dfbffffe 	.word	0xdfbffffe

08007e1c <_fflush_r>:
 8007e1c:	b538      	push	{r3, r4, r5, lr}
 8007e1e:	690b      	ldr	r3, [r1, #16]
 8007e20:	4605      	mov	r5, r0
 8007e22:	460c      	mov	r4, r1
 8007e24:	b913      	cbnz	r3, 8007e2c <_fflush_r+0x10>
 8007e26:	2500      	movs	r5, #0
 8007e28:	4628      	mov	r0, r5
 8007e2a:	bd38      	pop	{r3, r4, r5, pc}
 8007e2c:	b118      	cbz	r0, 8007e36 <_fflush_r+0x1a>
 8007e2e:	6a03      	ldr	r3, [r0, #32]
 8007e30:	b90b      	cbnz	r3, 8007e36 <_fflush_r+0x1a>
 8007e32:	f7ff f9ad 	bl	8007190 <__sinit>
 8007e36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d0f3      	beq.n	8007e26 <_fflush_r+0xa>
 8007e3e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007e40:	07d0      	lsls	r0, r2, #31
 8007e42:	d404      	bmi.n	8007e4e <_fflush_r+0x32>
 8007e44:	0599      	lsls	r1, r3, #22
 8007e46:	d402      	bmi.n	8007e4e <_fflush_r+0x32>
 8007e48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e4a:	f7ff fb98 	bl	800757e <__retarget_lock_acquire_recursive>
 8007e4e:	4628      	mov	r0, r5
 8007e50:	4621      	mov	r1, r4
 8007e52:	f7ff ff5f 	bl	8007d14 <__sflush_r>
 8007e56:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e58:	07da      	lsls	r2, r3, #31
 8007e5a:	4605      	mov	r5, r0
 8007e5c:	d4e4      	bmi.n	8007e28 <_fflush_r+0xc>
 8007e5e:	89a3      	ldrh	r3, [r4, #12]
 8007e60:	059b      	lsls	r3, r3, #22
 8007e62:	d4e1      	bmi.n	8007e28 <_fflush_r+0xc>
 8007e64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e66:	f7ff fb8b 	bl	8007580 <__retarget_lock_release_recursive>
 8007e6a:	e7dd      	b.n	8007e28 <_fflush_r+0xc>

08007e6c <__swhatbuf_r>:
 8007e6c:	b570      	push	{r4, r5, r6, lr}
 8007e6e:	460c      	mov	r4, r1
 8007e70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e74:	2900      	cmp	r1, #0
 8007e76:	b096      	sub	sp, #88	@ 0x58
 8007e78:	4615      	mov	r5, r2
 8007e7a:	461e      	mov	r6, r3
 8007e7c:	da0d      	bge.n	8007e9a <__swhatbuf_r+0x2e>
 8007e7e:	89a3      	ldrh	r3, [r4, #12]
 8007e80:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007e84:	f04f 0100 	mov.w	r1, #0
 8007e88:	bf14      	ite	ne
 8007e8a:	2340      	movne	r3, #64	@ 0x40
 8007e8c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007e90:	2000      	movs	r0, #0
 8007e92:	6031      	str	r1, [r6, #0]
 8007e94:	602b      	str	r3, [r5, #0]
 8007e96:	b016      	add	sp, #88	@ 0x58
 8007e98:	bd70      	pop	{r4, r5, r6, pc}
 8007e9a:	466a      	mov	r2, sp
 8007e9c:	f000 f848 	bl	8007f30 <_fstat_r>
 8007ea0:	2800      	cmp	r0, #0
 8007ea2:	dbec      	blt.n	8007e7e <__swhatbuf_r+0x12>
 8007ea4:	9901      	ldr	r1, [sp, #4]
 8007ea6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007eaa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007eae:	4259      	negs	r1, r3
 8007eb0:	4159      	adcs	r1, r3
 8007eb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007eb6:	e7eb      	b.n	8007e90 <__swhatbuf_r+0x24>

08007eb8 <__smakebuf_r>:
 8007eb8:	898b      	ldrh	r3, [r1, #12]
 8007eba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ebc:	079d      	lsls	r5, r3, #30
 8007ebe:	4606      	mov	r6, r0
 8007ec0:	460c      	mov	r4, r1
 8007ec2:	d507      	bpl.n	8007ed4 <__smakebuf_r+0x1c>
 8007ec4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007ec8:	6023      	str	r3, [r4, #0]
 8007eca:	6123      	str	r3, [r4, #16]
 8007ecc:	2301      	movs	r3, #1
 8007ece:	6163      	str	r3, [r4, #20]
 8007ed0:	b003      	add	sp, #12
 8007ed2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ed4:	ab01      	add	r3, sp, #4
 8007ed6:	466a      	mov	r2, sp
 8007ed8:	f7ff ffc8 	bl	8007e6c <__swhatbuf_r>
 8007edc:	9f00      	ldr	r7, [sp, #0]
 8007ede:	4605      	mov	r5, r0
 8007ee0:	4639      	mov	r1, r7
 8007ee2:	4630      	mov	r0, r6
 8007ee4:	f7ff fbba 	bl	800765c <_malloc_r>
 8007ee8:	b948      	cbnz	r0, 8007efe <__smakebuf_r+0x46>
 8007eea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007eee:	059a      	lsls	r2, r3, #22
 8007ef0:	d4ee      	bmi.n	8007ed0 <__smakebuf_r+0x18>
 8007ef2:	f023 0303 	bic.w	r3, r3, #3
 8007ef6:	f043 0302 	orr.w	r3, r3, #2
 8007efa:	81a3      	strh	r3, [r4, #12]
 8007efc:	e7e2      	b.n	8007ec4 <__smakebuf_r+0xc>
 8007efe:	89a3      	ldrh	r3, [r4, #12]
 8007f00:	6020      	str	r0, [r4, #0]
 8007f02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f06:	81a3      	strh	r3, [r4, #12]
 8007f08:	9b01      	ldr	r3, [sp, #4]
 8007f0a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007f0e:	b15b      	cbz	r3, 8007f28 <__smakebuf_r+0x70>
 8007f10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f14:	4630      	mov	r0, r6
 8007f16:	f000 f81d 	bl	8007f54 <_isatty_r>
 8007f1a:	b128      	cbz	r0, 8007f28 <__smakebuf_r+0x70>
 8007f1c:	89a3      	ldrh	r3, [r4, #12]
 8007f1e:	f023 0303 	bic.w	r3, r3, #3
 8007f22:	f043 0301 	orr.w	r3, r3, #1
 8007f26:	81a3      	strh	r3, [r4, #12]
 8007f28:	89a3      	ldrh	r3, [r4, #12]
 8007f2a:	431d      	orrs	r5, r3
 8007f2c:	81a5      	strh	r5, [r4, #12]
 8007f2e:	e7cf      	b.n	8007ed0 <__smakebuf_r+0x18>

08007f30 <_fstat_r>:
 8007f30:	b538      	push	{r3, r4, r5, lr}
 8007f32:	4d07      	ldr	r5, [pc, #28]	@ (8007f50 <_fstat_r+0x20>)
 8007f34:	2300      	movs	r3, #0
 8007f36:	4604      	mov	r4, r0
 8007f38:	4608      	mov	r0, r1
 8007f3a:	4611      	mov	r1, r2
 8007f3c:	602b      	str	r3, [r5, #0]
 8007f3e:	f7fa fabe 	bl	80024be <_fstat>
 8007f42:	1c43      	adds	r3, r0, #1
 8007f44:	d102      	bne.n	8007f4c <_fstat_r+0x1c>
 8007f46:	682b      	ldr	r3, [r5, #0]
 8007f48:	b103      	cbz	r3, 8007f4c <_fstat_r+0x1c>
 8007f4a:	6023      	str	r3, [r4, #0]
 8007f4c:	bd38      	pop	{r3, r4, r5, pc}
 8007f4e:	bf00      	nop
 8007f50:	20000790 	.word	0x20000790

08007f54 <_isatty_r>:
 8007f54:	b538      	push	{r3, r4, r5, lr}
 8007f56:	4d06      	ldr	r5, [pc, #24]	@ (8007f70 <_isatty_r+0x1c>)
 8007f58:	2300      	movs	r3, #0
 8007f5a:	4604      	mov	r4, r0
 8007f5c:	4608      	mov	r0, r1
 8007f5e:	602b      	str	r3, [r5, #0]
 8007f60:	f7fa fabd 	bl	80024de <_isatty>
 8007f64:	1c43      	adds	r3, r0, #1
 8007f66:	d102      	bne.n	8007f6e <_isatty_r+0x1a>
 8007f68:	682b      	ldr	r3, [r5, #0]
 8007f6a:	b103      	cbz	r3, 8007f6e <_isatty_r+0x1a>
 8007f6c:	6023      	str	r3, [r4, #0]
 8007f6e:	bd38      	pop	{r3, r4, r5, pc}
 8007f70:	20000790 	.word	0x20000790

08007f74 <_sbrk_r>:
 8007f74:	b538      	push	{r3, r4, r5, lr}
 8007f76:	4d06      	ldr	r5, [pc, #24]	@ (8007f90 <_sbrk_r+0x1c>)
 8007f78:	2300      	movs	r3, #0
 8007f7a:	4604      	mov	r4, r0
 8007f7c:	4608      	mov	r0, r1
 8007f7e:	602b      	str	r3, [r5, #0]
 8007f80:	f7fa fac6 	bl	8002510 <_sbrk>
 8007f84:	1c43      	adds	r3, r0, #1
 8007f86:	d102      	bne.n	8007f8e <_sbrk_r+0x1a>
 8007f88:	682b      	ldr	r3, [r5, #0]
 8007f8a:	b103      	cbz	r3, 8007f8e <_sbrk_r+0x1a>
 8007f8c:	6023      	str	r3, [r4, #0]
 8007f8e:	bd38      	pop	{r3, r4, r5, pc}
 8007f90:	20000790 	.word	0x20000790

08007f94 <_init>:
 8007f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f96:	bf00      	nop
 8007f98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f9a:	bc08      	pop	{r3}
 8007f9c:	469e      	mov	lr, r3
 8007f9e:	4770      	bx	lr

08007fa0 <_fini>:
 8007fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fa2:	bf00      	nop
 8007fa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007fa6:	bc08      	pop	{r3}
 8007fa8:	469e      	mov	lr, r3
 8007faa:	4770      	bx	lr
