

================================================================
== Vitis HLS Report for 'mm2_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_55_2'
================================================================
* Date:           Sat Mar  9 22:24:36 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_mm2_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     8221|     8221|  0.164 ms|  0.164 ms|  8221|  8221|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1_VITIS_LOOP_55_2  |     8219|     8219|        60|         32|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 60


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 60
* Pipeline : 1
  Pipeline-0 : II = 32, D = 60, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 63 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 64 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 65 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 256, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 67 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 68 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A"   --->   Operation 69 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 71 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 72 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_58_3"   --->   Operation 73 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i"   --->   Operation 74 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [mm2_no_taffo.c:53]   --->   Operation 75 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%empty = trunc i5 %i_2"   --->   Operation 77 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty, i6 0"   --->   Operation 78 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %tmp_3"   --->   Operation 79 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.81ns)   --->   "%empty_35 = add i64 %p_cast, i64 %A_read"   --->   Operation 80 'add' 'empty_35' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_35, i32 2, i32 63" [mm2_no_taffo.c:58]   --->   Operation 81 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 82 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.90ns)   --->   "%icmp_ln53 = icmp_eq  i9 %indvar_flatten_load, i9 256" [mm2_no_taffo.c:53]   --->   Operation 83 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (1.35ns)   --->   "%add_ln53 = add i9 %indvar_flatten_load, i9 1" [mm2_no_taffo.c:53]   --->   Operation 84 'add' 'add_ln53' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.inc25, void %VITIS_LOOP_70_6.preheader.exitStub" [mm2_no_taffo.c:53]   --->   Operation 85 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [mm2_no_taffo.c:55]   --->   Operation 86 'load' 'j_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.87ns)   --->   "%icmp_ln55 = icmp_eq  i5 %j_load, i5 16" [mm2_no_taffo.c:55]   --->   Operation 87 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (1.09ns)   --->   "%add_ln53_16 = add i5 %i_2, i5 1" [mm2_no_taffo.c:53]   --->   Operation 88 'add' 'add_ln53_16' <Predicate = (!icmp_ln53)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%empty_37 = trunc i5 %add_ln53_16" [mm2_no_taffo.c:53]   --->   Operation 89 'trunc' 'empty_37' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty_37, i6 0" [mm2_no_taffo.c:53]   --->   Operation 90 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_cast_mid1 = zext i10 %p_mid1" [mm2_no_taffo.c:53]   --->   Operation 91 'zext' 'p_cast_mid1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.81ns)   --->   "%p_mid169 = add i64 %p_cast_mid1, i64 %A_read" [mm2_no_taffo.c:53]   --->   Operation 92 'add' 'p_mid169' <Predicate = (!icmp_ln53)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.62ns)   --->   "%select_ln53_1 = select i1 %icmp_ln55, i5 %add_ln53_16, i5 %i_2" [mm2_no_taffo.c:53]   --->   Operation 93 'select' 'select_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i5 %select_ln53_1" [mm2_no_taffo.c:53]   --->   Operation 94 'trunc' 'trunc_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln58_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid169, i32 2, i32 63" [mm2_no_taffo.c:58]   --->   Operation 95 'partselect' 'trunc_ln58_mid1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.62ns)   --->   "%select_ln53_2 = select i1 %icmp_ln55, i62 %trunc_ln58_mid1, i62 %trunc_ln" [mm2_no_taffo.c:53]   --->   Operation 96 'select' 'select_ln53_2' <Predicate = (!icmp_ln53)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.84ns)   --->   "%store_ln55 = store i9 %add_ln53, i9 %indvar_flatten" [mm2_no_taffo.c:55]   --->   Operation 97 'store' 'store_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.84>
ST_1 : Operation 98 [1/1] (0.84ns)   --->   "%store_ln55 = store i5 %select_ln53_1, i5 %i" [mm2_no_taffo.c:55]   --->   Operation 98 'store' 'store_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i62 %select_ln53_2" [mm2_no_taffo.c:53]   --->   Operation 99 'sext' 'sext_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln53" [mm2_no_taffo.c:60]   --->   Operation 100 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 101 [7/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [mm2_no_taffo.c:53]   --->   Operation 101 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln53_16 = sext i62 %select_ln53_2" [mm2_no_taffo.c:53]   --->   Operation 102 'sext' 'sext_ln53_16' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.78ns)   --->   "%add_ln53_1 = add i63 %sext_ln53_16, i63 1" [mm2_no_taffo.c:53]   --->   Operation 103 'add' 'add_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i63 %add_ln53_1" [mm2_no_taffo.c:53]   --->   Operation 104 'sext' 'sext_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln53_1" [mm2_no_taffo.c:60]   --->   Operation 105 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 106 [6/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [mm2_no_taffo.c:53]   --->   Operation 106 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 107 [7/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [mm2_no_taffo.c:53]   --->   Operation 107 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 108 [1/1] (1.78ns)   --->   "%add_ln53_2 = add i63 %sext_ln53_16, i63 2" [mm2_no_taffo.c:53]   --->   Operation 108 'add' 'add_ln53_2' <Predicate = (!icmp_ln53)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln53_2 = sext i63 %add_ln53_2" [mm2_no_taffo.c:53]   --->   Operation 109 'sext' 'sext_ln53_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln53_2" [mm2_no_taffo.c:60]   --->   Operation 110 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 111 [5/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [mm2_no_taffo.c:53]   --->   Operation 111 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 112 [6/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [mm2_no_taffo.c:53]   --->   Operation 112 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 113 [7/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [mm2_no_taffo.c:53]   --->   Operation 113 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 114 [1/1] (1.78ns)   --->   "%add_ln53_3 = add i63 %sext_ln53_16, i63 3" [mm2_no_taffo.c:53]   --->   Operation 114 'add' 'add_ln53_3' <Predicate = (!icmp_ln53)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln53_3 = sext i63 %add_ln53_3" [mm2_no_taffo.c:53]   --->   Operation 115 'sext' 'sext_ln53_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln53_3" [mm2_no_taffo.c:60]   --->   Operation 116 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 117 [4/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [mm2_no_taffo.c:53]   --->   Operation 117 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 118 [5/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [mm2_no_taffo.c:53]   --->   Operation 118 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 119 [6/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [mm2_no_taffo.c:53]   --->   Operation 119 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 120 [7/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [mm2_no_taffo.c:53]   --->   Operation 120 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 121 [1/1] (1.78ns)   --->   "%add_ln53_4 = add i63 %sext_ln53_16, i63 4" [mm2_no_taffo.c:53]   --->   Operation 121 'add' 'add_ln53_4' <Predicate = (!icmp_ln53)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln53_4 = sext i63 %add_ln53_4" [mm2_no_taffo.c:53]   --->   Operation 122 'sext' 'sext_ln53_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln53_4" [mm2_no_taffo.c:60]   --->   Operation 123 'getelementptr' 'gmem_addr_9' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 124 [3/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [mm2_no_taffo.c:53]   --->   Operation 124 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 125 [4/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [mm2_no_taffo.c:53]   --->   Operation 125 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 126 [5/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [mm2_no_taffo.c:53]   --->   Operation 126 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 127 [6/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [mm2_no_taffo.c:53]   --->   Operation 127 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 128 [7/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [mm2_no_taffo.c:53]   --->   Operation 128 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 129 [1/1] (1.78ns)   --->   "%add_ln53_5 = add i63 %sext_ln53_16, i63 5" [mm2_no_taffo.c:53]   --->   Operation 129 'add' 'add_ln53_5' <Predicate = (!icmp_ln53)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln53_5 = sext i63 %add_ln53_5" [mm2_no_taffo.c:53]   --->   Operation 130 'sext' 'sext_ln53_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln53_5" [mm2_no_taffo.c:60]   --->   Operation 131 'getelementptr' 'gmem_addr_11' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 132 [2/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [mm2_no_taffo.c:53]   --->   Operation 132 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 133 [3/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [mm2_no_taffo.c:53]   --->   Operation 133 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 134 [4/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [mm2_no_taffo.c:53]   --->   Operation 134 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 135 [5/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [mm2_no_taffo.c:53]   --->   Operation 135 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 136 [6/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [mm2_no_taffo.c:53]   --->   Operation 136 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 137 [7/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [mm2_no_taffo.c:53]   --->   Operation 137 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 138 [1/1] (1.78ns)   --->   "%add_ln53_6 = add i63 %sext_ln53_16, i63 6" [mm2_no_taffo.c:53]   --->   Operation 138 'add' 'add_ln53_6' <Predicate = (!icmp_ln53)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln53_6 = sext i63 %add_ln53_6" [mm2_no_taffo.c:53]   --->   Operation 139 'sext' 'sext_ln53_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln53_6" [mm2_no_taffo.c:60]   --->   Operation 140 'getelementptr' 'gmem_addr_13' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 141 [1/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [mm2_no_taffo.c:53]   --->   Operation 141 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 142 [2/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [mm2_no_taffo.c:53]   --->   Operation 142 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 143 [3/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [mm2_no_taffo.c:53]   --->   Operation 143 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 144 [4/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [mm2_no_taffo.c:53]   --->   Operation 144 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 145 [5/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [mm2_no_taffo.c:53]   --->   Operation 145 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 146 [6/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [mm2_no_taffo.c:53]   --->   Operation 146 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 147 [7/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [mm2_no_taffo.c:53]   --->   Operation 147 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 148 [1/1] (1.78ns)   --->   "%add_ln53_7 = add i63 %sext_ln53_16, i63 7" [mm2_no_taffo.c:53]   --->   Operation 148 'add' 'add_ln53_7' <Predicate = (!icmp_ln53)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln53_7 = sext i63 %add_ln53_7" [mm2_no_taffo.c:53]   --->   Operation 149 'sext' 'sext_ln53_7' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln53_7" [mm2_no_taffo.c:60]   --->   Operation 150 'getelementptr' 'gmem_addr_15' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 151 [1/1] (14.6ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [mm2_no_taffo.c:53]   --->   Operation 151 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 152 [1/7] (14.6ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [mm2_no_taffo.c:53]   --->   Operation 152 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 153 [2/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [mm2_no_taffo.c:53]   --->   Operation 153 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 154 [3/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [mm2_no_taffo.c:53]   --->   Operation 154 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 155 [4/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [mm2_no_taffo.c:53]   --->   Operation 155 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 156 [5/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [mm2_no_taffo.c:53]   --->   Operation 156 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 157 [6/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [mm2_no_taffo.c:53]   --->   Operation 157 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 158 [7/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [mm2_no_taffo.c:53]   --->   Operation 158 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 159 [1/1] (1.78ns)   --->   "%add_ln53_8 = add i63 %sext_ln53_16, i63 8" [mm2_no_taffo.c:53]   --->   Operation 159 'add' 'add_ln53_8' <Predicate = (!icmp_ln53)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln53_8 = sext i63 %add_ln53_8" [mm2_no_taffo.c:53]   --->   Operation 160 'sext' 'sext_ln53_8' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln53_8" [mm2_no_taffo.c:60]   --->   Operation 161 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln53 = bitcast i32 %gmem_addr_1_read" [mm2_no_taffo.c:53]   --->   Operation 162 'bitcast' 'bitcast_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 163 [2/2] (8.46ns)   --->   "%mul1_mid2 = fmul i32 %bitcast_ln53, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 163 'fmul' 'mul1_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (14.6ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3" [mm2_no_taffo.c:53]   --->   Operation 164 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 165 [1/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [mm2_no_taffo.c:53]   --->   Operation 165 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 166 [2/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [mm2_no_taffo.c:53]   --->   Operation 166 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 167 [3/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [mm2_no_taffo.c:53]   --->   Operation 167 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 168 [4/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [mm2_no_taffo.c:53]   --->   Operation 168 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 169 [5/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [mm2_no_taffo.c:53]   --->   Operation 169 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 170 [6/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [mm2_no_taffo.c:53]   --->   Operation 170 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 171 [7/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm2_no_taffo.c:53]   --->   Operation 171 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 172 [1/1] (1.78ns)   --->   "%add_ln53_9 = add i63 %sext_ln53_16, i63 9" [mm2_no_taffo.c:53]   --->   Operation 172 'add' 'add_ln53_9' <Predicate = (!icmp_ln53)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln53_9 = sext i63 %add_ln53_9" [mm2_no_taffo.c:53]   --->   Operation 173 'sext' 'sext_ln53_9' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln53_9" [mm2_no_taffo.c:60]   --->   Operation 174 'getelementptr' 'gmem_addr_17' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 175 [1/2] (8.46ns)   --->   "%mul1_mid2 = fmul i32 %bitcast_ln53, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 175 'fmul' 'mul1_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln53_1 = bitcast i32 %gmem_addr_3_read" [mm2_no_taffo.c:53]   --->   Operation 176 'bitcast' 'bitcast_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 177 [2/2] (8.46ns)   --->   "%mul1_1_mid2 = fmul i32 %bitcast_ln53_1, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 177 'fmul' 'mul1_1_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (14.6ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5" [mm2_no_taffo.c:53]   --->   Operation 178 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 179 [1/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [mm2_no_taffo.c:53]   --->   Operation 179 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 180 [2/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [mm2_no_taffo.c:53]   --->   Operation 180 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 181 [3/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [mm2_no_taffo.c:53]   --->   Operation 181 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 182 [4/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [mm2_no_taffo.c:53]   --->   Operation 182 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 183 [5/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [mm2_no_taffo.c:53]   --->   Operation 183 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 184 [6/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm2_no_taffo.c:53]   --->   Operation 184 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 185 [7/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [mm2_no_taffo.c:53]   --->   Operation 185 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 186 [1/1] (1.78ns)   --->   "%add_ln53_10 = add i63 %sext_ln53_16, i63 10" [mm2_no_taffo.c:53]   --->   Operation 186 'add' 'add_ln53_10' <Predicate = (!icmp_ln53)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln53_10 = sext i63 %add_ln53_10" [mm2_no_taffo.c:53]   --->   Operation 187 'sext' 'sext_ln53_10' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%gmem_addr_19 = getelementptr i32 %gmem, i64 %sext_ln53_10" [mm2_no_taffo.c:60]   --->   Operation 188 'getelementptr' 'gmem_addr_19' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 189 [1/2] (8.46ns)   --->   "%mul1_1_mid2 = fmul i32 %bitcast_ln53_1, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 189 'fmul' 'mul1_1_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln53_2 = bitcast i32 %gmem_addr_5_read" [mm2_no_taffo.c:53]   --->   Operation 190 'bitcast' 'bitcast_ln53_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_12 : Operation 191 [2/2] (8.46ns)   --->   "%mul1_2_mid2 = fmul i32 %bitcast_ln53_2, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 191 'fmul' 'mul1_2_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (14.6ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7" [mm2_no_taffo.c:53]   --->   Operation 192 'read' 'gmem_addr_7_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 193 [1/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [mm2_no_taffo.c:53]   --->   Operation 193 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 194 [2/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [mm2_no_taffo.c:53]   --->   Operation 194 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 195 [3/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [mm2_no_taffo.c:53]   --->   Operation 195 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 196 [4/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [mm2_no_taffo.c:53]   --->   Operation 196 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 197 [5/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm2_no_taffo.c:53]   --->   Operation 197 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 198 [6/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [mm2_no_taffo.c:53]   --->   Operation 198 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 199 [7/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [mm2_no_taffo.c:53]   --->   Operation 199 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 200 [1/1] (1.78ns)   --->   "%add_ln53_11 = add i63 %sext_ln53_16, i63 11" [mm2_no_taffo.c:53]   --->   Operation 200 'add' 'add_ln53_11' <Predicate = (!icmp_ln53)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln53_11 = sext i63 %add_ln53_11" [mm2_no_taffo.c:53]   --->   Operation 201 'sext' 'sext_ln53_11' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%gmem_addr_21 = getelementptr i32 %gmem, i64 %sext_ln53_11" [mm2_no_taffo.c:60]   --->   Operation 202 'getelementptr' 'gmem_addr_21' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 203 [1/2] (8.46ns)   --->   "%mul1_2_mid2 = fmul i32 %bitcast_ln53_2, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 203 'fmul' 'mul1_2_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln53_3 = bitcast i32 %gmem_addr_7_read" [mm2_no_taffo.c:53]   --->   Operation 204 'bitcast' 'bitcast_ln53_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_13 : Operation 205 [2/2] (8.46ns)   --->   "%mul1_3_mid2 = fmul i32 %bitcast_ln53_3, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 205 'fmul' 'mul1_3_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (14.6ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9" [mm2_no_taffo.c:53]   --->   Operation 206 'read' 'gmem_addr_9_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 207 [1/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [mm2_no_taffo.c:53]   --->   Operation 207 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 208 [2/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [mm2_no_taffo.c:53]   --->   Operation 208 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 209 [3/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [mm2_no_taffo.c:53]   --->   Operation 209 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 210 [4/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm2_no_taffo.c:53]   --->   Operation 210 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 211 [5/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [mm2_no_taffo.c:53]   --->   Operation 211 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 212 [6/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [mm2_no_taffo.c:53]   --->   Operation 212 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 213 [7/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [mm2_no_taffo.c:53]   --->   Operation 213 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 214 [1/1] (1.78ns)   --->   "%add_ln53_12 = add i63 %sext_ln53_16, i63 12" [mm2_no_taffo.c:53]   --->   Operation 214 'add' 'add_ln53_12' <Predicate = (!icmp_ln53)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln53_12 = sext i63 %add_ln53_12" [mm2_no_taffo.c:53]   --->   Operation 215 'sext' 'sext_ln53_12' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%gmem_addr_23 = getelementptr i32 %gmem, i64 %sext_ln53_12" [mm2_no_taffo.c:60]   --->   Operation 216 'getelementptr' 'gmem_addr_23' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 217 [1/2] (8.46ns)   --->   "%mul1_3_mid2 = fmul i32 %bitcast_ln53_3, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 217 'fmul' 'mul1_3_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln53_4 = bitcast i32 %gmem_addr_9_read" [mm2_no_taffo.c:53]   --->   Operation 218 'bitcast' 'bitcast_ln53_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_14 : Operation 219 [2/2] (8.46ns)   --->   "%mul1_4_mid2 = fmul i32 %bitcast_ln53_4, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 219 'fmul' 'mul1_4_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [1/1] (14.6ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11" [mm2_no_taffo.c:53]   --->   Operation 220 'read' 'gmem_addr_11_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 221 [1/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [mm2_no_taffo.c:53]   --->   Operation 221 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 222 [2/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [mm2_no_taffo.c:53]   --->   Operation 222 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 223 [3/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm2_no_taffo.c:53]   --->   Operation 223 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 224 [4/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [mm2_no_taffo.c:53]   --->   Operation 224 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 225 [5/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [mm2_no_taffo.c:53]   --->   Operation 225 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 226 [6/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [mm2_no_taffo.c:53]   --->   Operation 226 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 227 [7/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [mm2_no_taffo.c:53]   --->   Operation 227 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 228 [1/1] (1.78ns)   --->   "%add_ln53_13 = add i63 %sext_ln53_16, i63 13" [mm2_no_taffo.c:53]   --->   Operation 228 'add' 'add_ln53_13' <Predicate = (!icmp_ln53)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln53_13 = sext i63 %add_ln53_13" [mm2_no_taffo.c:53]   --->   Operation 229 'sext' 'sext_ln53_13' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%gmem_addr_25 = getelementptr i32 %gmem, i64 %sext_ln53_13" [mm2_no_taffo.c:60]   --->   Operation 230 'getelementptr' 'gmem_addr_25' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 231 [1/2] (8.46ns)   --->   "%mul1_4_mid2 = fmul i32 %bitcast_ln53_4, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 231 'fmul' 'mul1_4_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln53_5 = bitcast i32 %gmem_addr_11_read" [mm2_no_taffo.c:53]   --->   Operation 232 'bitcast' 'bitcast_ln53_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_15 : Operation 233 [2/2] (8.46ns)   --->   "%mul1_5_mid2 = fmul i32 %bitcast_ln53_5, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 233 'fmul' 'mul1_5_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 234 [1/1] (14.6ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13" [mm2_no_taffo.c:53]   --->   Operation 234 'read' 'gmem_addr_13_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 235 [1/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [mm2_no_taffo.c:53]   --->   Operation 235 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 236 [2/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm2_no_taffo.c:53]   --->   Operation 236 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 237 [3/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [mm2_no_taffo.c:53]   --->   Operation 237 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 238 [4/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [mm2_no_taffo.c:53]   --->   Operation 238 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 239 [5/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [mm2_no_taffo.c:53]   --->   Operation 239 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 240 [6/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [mm2_no_taffo.c:53]   --->   Operation 240 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 241 [7/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [mm2_no_taffo.c:53]   --->   Operation 241 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 242 [1/1] (1.78ns)   --->   "%add_ln53_14 = add i63 %sext_ln53_16, i63 14" [mm2_no_taffo.c:53]   --->   Operation 242 'add' 'add_ln53_14' <Predicate = (!icmp_ln53)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln53_14 = sext i63 %add_ln53_14" [mm2_no_taffo.c:53]   --->   Operation 243 'sext' 'sext_ln53_14' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%gmem_addr_27 = getelementptr i32 %gmem, i64 %sext_ln53_14" [mm2_no_taffo.c:60]   --->   Operation 244 'getelementptr' 'gmem_addr_27' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (1.78ns)   --->   "%add_ln53_15 = add i63 %sext_ln53_16, i63 15" [mm2_no_taffo.c:53]   --->   Operation 245 'add' 'add_ln53_15' <Predicate = (!icmp_ln53)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln53_15 = sext i63 %add_ln53_15" [mm2_no_taffo.c:53]   --->   Operation 246 'sext' 'sext_ln53_15' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%gmem_addr_29 = getelementptr i32 %gmem, i64 %sext_ln53_15" [mm2_no_taffo.c:60]   --->   Operation 247 'getelementptr' 'gmem_addr_29' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 248 [1/2] (8.46ns)   --->   "%mul1_5_mid2 = fmul i32 %bitcast_ln53_5, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 248 'fmul' 'mul1_5_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%bitcast_ln53_6 = bitcast i32 %gmem_addr_13_read" [mm2_no_taffo.c:53]   --->   Operation 249 'bitcast' 'bitcast_ln53_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_16 : Operation 250 [2/2] (8.46ns)   --->   "%mul1_6_mid2 = fmul i32 %bitcast_ln53_6, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 250 'fmul' 'mul1_6_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 251 [1/1] (14.6ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15" [mm2_no_taffo.c:53]   --->   Operation 251 'read' 'gmem_addr_15_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 252 [1/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm2_no_taffo.c:53]   --->   Operation 252 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 253 [2/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [mm2_no_taffo.c:53]   --->   Operation 253 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 254 [3/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [mm2_no_taffo.c:53]   --->   Operation 254 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 255 [4/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [mm2_no_taffo.c:53]   --->   Operation 255 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 256 [5/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [mm2_no_taffo.c:53]   --->   Operation 256 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 257 [6/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [mm2_no_taffo.c:53]   --->   Operation 257 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 258 [7/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [mm2_no_taffo.c:53]   --->   Operation 258 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 259 [1/1] (0.62ns)   --->   "%select_ln53 = select i1 %icmp_ln55, i5 0, i5 %j_load" [mm2_no_taffo.c:53]   --->   Operation 259 'select' 'select_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 260 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln53, i4 0" [mm2_no_taffo.c:53]   --->   Operation 260 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_17 : Operation 261 [1/2] (8.46ns)   --->   "%mul1_6_mid2 = fmul i32 %bitcast_ln53_6, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 261 'fmul' 'mul1_6_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "%bitcast_ln53_7 = bitcast i32 %gmem_addr_15_read" [mm2_no_taffo.c:53]   --->   Operation 262 'bitcast' 'bitcast_ln53_7' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_17 : Operation 263 [2/2] (8.46ns)   --->   "%mul1_7_mid2 = fmul i32 %bitcast_ln53_7, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 263 'fmul' 'mul1_7_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 264 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [mm2_no_taffo.c:53]   --->   Operation 264 'read' 'gmem_addr_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 265 [1/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [mm2_no_taffo.c:53]   --->   Operation 265 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 266 [2/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [mm2_no_taffo.c:53]   --->   Operation 266 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 267 [3/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [mm2_no_taffo.c:53]   --->   Operation 267 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 268 [4/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [mm2_no_taffo.c:53]   --->   Operation 268 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 269 [5/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [mm2_no_taffo.c:53]   --->   Operation 269 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 270 [6/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [mm2_no_taffo.c:53]   --->   Operation 270 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 271 [7/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [mm2_no_taffo.c:53]   --->   Operation 271 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%j_cast = zext i5 %select_ln53" [mm2_no_taffo.c:53]   --->   Operation 272 'zext' 'j_cast' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (1.35ns)   --->   "%add_ln57 = add i8 %j_cast, i8 %p_mid" [mm2_no_taffo.c:57]   --->   Operation 273 'add' 'add_ln57' <Predicate = (!icmp_ln53)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i5 %select_ln53" [mm2_no_taffo.c:60]   --->   Operation 274 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln60, i2 0" [mm2_no_taffo.c:60]   --->   Operation 275 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i6 %shl_ln" [mm2_no_taffo.c:60]   --->   Operation 276 'zext' 'zext_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (1.81ns)   --->   "%add_ln60 = add i64 %zext_ln60, i64 %B_read" [mm2_no_taffo.c:60]   --->   Operation 277 'add' 'add_ln60' <Predicate = (!icmp_ln53)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60, i32 2, i32 63" [mm2_no_taffo.c:60]   --->   Operation 278 'partselect' 'trunc_ln60_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i62 %trunc_ln60_1" [mm2_no_taffo.c:60]   --->   Operation 279 'sext' 'sext_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln60" [mm2_no_taffo.c:60]   --->   Operation 280 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_17 : Operation 281 [1/1] (1.09ns)   --->   "%add_ln55 = add i5 %select_ln53, i5 1" [mm2_no_taffo.c:55]   --->   Operation 281 'add' 'add_ln55' <Predicate = (!icmp_ln53)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 282 [1/1] (0.84ns)   --->   "%store_ln55 = store i5 %add_ln55, i5 %j" [mm2_no_taffo.c:55]   --->   Operation 282 'store' 'store_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.84>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 283 [1/2] (8.46ns)   --->   "%mul1_7_mid2 = fmul i32 %bitcast_ln53_7, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 283 'fmul' 'mul1_7_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 284 [1/1] (0.00ns)   --->   "%bitcast_ln53_8 = bitcast i32 %gmem_addr_read" [mm2_no_taffo.c:53]   --->   Operation 284 'bitcast' 'bitcast_ln53_8' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_18 : Operation 285 [2/2] (8.46ns)   --->   "%mul1_8_mid2 = fmul i32 %bitcast_ln53_8, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 285 'fmul' 'mul1_8_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 286 [1/1] (14.6ns)   --->   "%gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17" [mm2_no_taffo.c:53]   --->   Operation 286 'read' 'gmem_addr_17_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 287 [1/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [mm2_no_taffo.c:53]   --->   Operation 287 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 288 [2/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [mm2_no_taffo.c:53]   --->   Operation 288 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 289 [3/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [mm2_no_taffo.c:53]   --->   Operation 289 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 290 [4/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [mm2_no_taffo.c:53]   --->   Operation 290 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 291 [5/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [mm2_no_taffo.c:53]   --->   Operation 291 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 292 [6/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [mm2_no_taffo.c:53]   --->   Operation 292 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 293 [7/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [mm2_no_taffo.c:60]   --->   Operation 293 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln60_1_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i4.i2, i1 1, i4 %trunc_ln60, i2 0" [mm2_no_taffo.c:60]   --->   Operation 294 'bitconcatenate' 'zext_ln60_1_cast' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i7 %zext_ln60_1_cast" [mm2_no_taffo.c:60]   --->   Operation 295 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (1.81ns)   --->   "%add_ln60_1 = add i64 %zext_ln60_1, i64 %B_read" [mm2_no_taffo.c:60]   --->   Operation 296 'add' 'add_ln60_1' <Predicate = (!icmp_ln53)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln60_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_1, i32 2, i32 63" [mm2_no_taffo.c:60]   --->   Operation 297 'partselect' 'trunc_ln60_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i62 %trunc_ln60_2" [mm2_no_taffo.c:60]   --->   Operation 298 'sext' 'sext_ln60_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln60_1" [mm2_no_taffo.c:60]   --->   Operation 299 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 300 [1/2] (8.46ns)   --->   "%mul1_8_mid2 = fmul i32 %bitcast_ln53_8, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 300 'fmul' 'mul1_8_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "%bitcast_ln53_9 = bitcast i32 %gmem_addr_17_read" [mm2_no_taffo.c:53]   --->   Operation 301 'bitcast' 'bitcast_ln53_9' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_19 : Operation 302 [2/2] (8.46ns)   --->   "%mul1_9_mid2 = fmul i32 %bitcast_ln53_9, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 302 'fmul' 'mul1_9_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 303 [1/1] (14.6ns)   --->   "%gmem_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_19" [mm2_no_taffo.c:53]   --->   Operation 303 'read' 'gmem_addr_19_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 304 [1/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_21, i32 1" [mm2_no_taffo.c:53]   --->   Operation 304 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 305 [2/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [mm2_no_taffo.c:53]   --->   Operation 305 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 306 [3/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [mm2_no_taffo.c:53]   --->   Operation 306 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 307 [4/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [mm2_no_taffo.c:53]   --->   Operation 307 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 308 [5/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [mm2_no_taffo.c:53]   --->   Operation 308 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 309 [6/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [mm2_no_taffo.c:60]   --->   Operation 309 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 310 [7/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [mm2_no_taffo.c:60]   --->   Operation 310 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln60_2_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i4.i2, i2 2, i4 %trunc_ln60, i2 0" [mm2_no_taffo.c:60]   --->   Operation 311 'bitconcatenate' 'zext_ln60_2_cast' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_19 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i8 %zext_ln60_2_cast" [mm2_no_taffo.c:60]   --->   Operation 312 'zext' 'zext_ln60_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_19 : Operation 313 [1/1] (1.81ns)   --->   "%add_ln60_2 = add i64 %zext_ln60_2, i64 %B_read" [mm2_no_taffo.c:60]   --->   Operation 313 'add' 'add_ln60_2' <Predicate = (!icmp_ln53)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln60_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_2, i32 2, i32 63" [mm2_no_taffo.c:60]   --->   Operation 314 'partselect' 'trunc_ln60_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_19 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i62 %trunc_ln60_3" [mm2_no_taffo.c:60]   --->   Operation 315 'sext' 'sext_ln60_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_19 : Operation 316 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln60_2" [mm2_no_taffo.c:60]   --->   Operation 316 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 317 [1/2] (8.46ns)   --->   "%mul1_9_mid2 = fmul i32 %bitcast_ln53_9, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 317 'fmul' 'mul1_9_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln53_10 = bitcast i32 %gmem_addr_19_read" [mm2_no_taffo.c:53]   --->   Operation 318 'bitcast' 'bitcast_ln53_10' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_20 : Operation 319 [2/2] (8.46ns)   --->   "%mul1_mid2_38 = fmul i32 %bitcast_ln53_10, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 319 'fmul' 'mul1_mid2_38' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 320 [1/1] (14.6ns)   --->   "%gmem_addr_21_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_21" [mm2_no_taffo.c:53]   --->   Operation 320 'read' 'gmem_addr_21_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 321 [1/7] (14.6ns)   --->   "%gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_23, i32 1" [mm2_no_taffo.c:53]   --->   Operation 321 'readreq' 'gmem_load_25_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 322 [2/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [mm2_no_taffo.c:53]   --->   Operation 322 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 323 [3/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [mm2_no_taffo.c:53]   --->   Operation 323 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 324 [4/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [mm2_no_taffo.c:53]   --->   Operation 324 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 325 [5/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [mm2_no_taffo.c:60]   --->   Operation 325 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 326 [6/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [mm2_no_taffo.c:60]   --->   Operation 326 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 327 [7/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [mm2_no_taffo.c:60]   --->   Operation 327 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln60_16 = sext i7 %zext_ln60_1_cast" [mm2_no_taffo.c:60]   --->   Operation 328 'sext' 'sext_ln60_16' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_20 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i8 %sext_ln60_16" [mm2_no_taffo.c:60]   --->   Operation 329 'zext' 'zext_ln60_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_20 : Operation 330 [1/1] (1.81ns)   --->   "%add_ln60_3 = add i64 %zext_ln60_3, i64 %B_read" [mm2_no_taffo.c:60]   --->   Operation 330 'add' 'add_ln60_3' <Predicate = (!icmp_ln53)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln60_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_3, i32 2, i32 63" [mm2_no_taffo.c:60]   --->   Operation 331 'partselect' 'trunc_ln60_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_20 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i62 %trunc_ln60_4" [mm2_no_taffo.c:60]   --->   Operation 332 'sext' 'sext_ln60_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_20 : Operation 333 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln60_3" [mm2_no_taffo.c:60]   --->   Operation 333 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 334 [1/2] (8.46ns)   --->   "%mul1_mid2_38 = fmul i32 %bitcast_ln53_10, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 334 'fmul' 'mul1_mid2_38' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln53_11 = bitcast i32 %gmem_addr_21_read" [mm2_no_taffo.c:53]   --->   Operation 335 'bitcast' 'bitcast_ln53_11' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_21 : Operation 336 [2/2] (8.46ns)   --->   "%mul1_10_mid2 = fmul i32 %bitcast_ln53_11, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 336 'fmul' 'mul1_10_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 337 [1/1] (14.6ns)   --->   "%gmem_addr_23_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_23" [mm2_no_taffo.c:53]   --->   Operation 337 'read' 'gmem_addr_23_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 338 [1/7] (14.6ns)   --->   "%gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_25, i32 1" [mm2_no_taffo.c:53]   --->   Operation 338 'readreq' 'gmem_load_27_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 339 [2/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [mm2_no_taffo.c:53]   --->   Operation 339 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 340 [3/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [mm2_no_taffo.c:53]   --->   Operation 340 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 341 [4/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [mm2_no_taffo.c:60]   --->   Operation 341 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 342 [5/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [mm2_no_taffo.c:60]   --->   Operation 342 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 343 [6/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [mm2_no_taffo.c:60]   --->   Operation 343 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 344 [7/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [mm2_no_taffo.c:60]   --->   Operation 344 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln60_4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 4, i4 %trunc_ln60, i2 0" [mm2_no_taffo.c:60]   --->   Operation 345 'bitconcatenate' 'zext_ln60_4_cast' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_21 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i9 %zext_ln60_4_cast" [mm2_no_taffo.c:60]   --->   Operation 346 'zext' 'zext_ln60_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_21 : Operation 347 [1/1] (1.81ns)   --->   "%add_ln60_4 = add i64 %zext_ln60_4, i64 %B_read" [mm2_no_taffo.c:60]   --->   Operation 347 'add' 'add_ln60_4' <Predicate = (!icmp_ln53)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln60_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_4, i32 2, i32 63" [mm2_no_taffo.c:60]   --->   Operation 348 'partselect' 'trunc_ln60_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_21 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i62 %trunc_ln60_5" [mm2_no_taffo.c:60]   --->   Operation 349 'sext' 'sext_ln60_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_21 : Operation 350 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln60_4" [mm2_no_taffo.c:60]   --->   Operation 350 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 351 [1/2] (8.46ns)   --->   "%mul1_10_mid2 = fmul i32 %bitcast_ln53_11, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 351 'fmul' 'mul1_10_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 352 [1/1] (0.00ns)   --->   "%bitcast_ln53_12 = bitcast i32 %gmem_addr_23_read" [mm2_no_taffo.c:53]   --->   Operation 352 'bitcast' 'bitcast_ln53_12' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 353 [2/2] (8.46ns)   --->   "%mul1_11_mid2 = fmul i32 %bitcast_ln53_12, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 353 'fmul' 'mul1_11_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 354 [1/1] (14.6ns)   --->   "%gmem_addr_25_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_25" [mm2_no_taffo.c:53]   --->   Operation 354 'read' 'gmem_addr_25_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 355 [1/7] (14.6ns)   --->   "%gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [mm2_no_taffo.c:53]   --->   Operation 355 'readreq' 'gmem_load_29_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 356 [2/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [mm2_no_taffo.c:53]   --->   Operation 356 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 357 [3/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [mm2_no_taffo.c:60]   --->   Operation 357 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 358 [4/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [mm2_no_taffo.c:60]   --->   Operation 358 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 359 [5/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [mm2_no_taffo.c:60]   --->   Operation 359 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 360 [6/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [mm2_no_taffo.c:60]   --->   Operation 360 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 361 [7/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [mm2_no_taffo.c:60]   --->   Operation 361 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln60_5_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 5, i4 %trunc_ln60, i2 0" [mm2_no_taffo.c:60]   --->   Operation 362 'bitconcatenate' 'zext_ln60_5_cast' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i9 %zext_ln60_5_cast" [mm2_no_taffo.c:60]   --->   Operation 363 'zext' 'zext_ln60_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 364 [1/1] (1.81ns)   --->   "%add_ln60_5 = add i64 %zext_ln60_5, i64 %B_read" [mm2_no_taffo.c:60]   --->   Operation 364 'add' 'add_ln60_5' <Predicate = (!icmp_ln53)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln60_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_5, i32 2, i32 63" [mm2_no_taffo.c:60]   --->   Operation 365 'partselect' 'trunc_ln60_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i62 %trunc_ln60_6" [mm2_no_taffo.c:60]   --->   Operation 366 'sext' 'sext_ln60_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_22 : Operation 367 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln60_5" [mm2_no_taffo.c:60]   --->   Operation 367 'getelementptr' 'gmem_addr_12' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 368 [1/2] (8.46ns)   --->   "%mul1_11_mid2 = fmul i32 %bitcast_ln53_12, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 368 'fmul' 'mul1_11_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 369 [1/1] (0.00ns)   --->   "%bitcast_ln53_13 = bitcast i32 %gmem_addr_25_read" [mm2_no_taffo.c:53]   --->   Operation 369 'bitcast' 'bitcast_ln53_13' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_23 : Operation 370 [2/2] (8.46ns)   --->   "%mul1_12_mid2 = fmul i32 %bitcast_ln53_13, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 370 'fmul' 'mul1_12_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 371 [1/1] (14.6ns)   --->   "%gmem_addr_27_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_27" [mm2_no_taffo.c:53]   --->   Operation 371 'read' 'gmem_addr_27_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 372 [1/7] (14.6ns)   --->   "%gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_29, i32 1" [mm2_no_taffo.c:53]   --->   Operation 372 'readreq' 'gmem_load_31_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 373 [2/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [mm2_no_taffo.c:60]   --->   Operation 373 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 374 [3/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [mm2_no_taffo.c:60]   --->   Operation 374 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 375 [4/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [mm2_no_taffo.c:60]   --->   Operation 375 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 376 [5/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [mm2_no_taffo.c:60]   --->   Operation 376 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 377 [6/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [mm2_no_taffo.c:60]   --->   Operation 377 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 378 [7/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [mm2_no_taffo.c:60]   --->   Operation 378 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln60_17 = sext i8 %zext_ln60_2_cast" [mm2_no_taffo.c:60]   --->   Operation 379 'sext' 'sext_ln60_17' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_23 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i9 %sext_ln60_17" [mm2_no_taffo.c:60]   --->   Operation 380 'zext' 'zext_ln60_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_23 : Operation 381 [1/1] (1.81ns)   --->   "%add_ln60_6 = add i64 %zext_ln60_6, i64 %B_read" [mm2_no_taffo.c:60]   --->   Operation 381 'add' 'add_ln60_6' <Predicate = (!icmp_ln53)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln60_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_6, i32 2, i32 63" [mm2_no_taffo.c:60]   --->   Operation 382 'partselect' 'trunc_ln60_7' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_23 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln60_6 = sext i62 %trunc_ln60_7" [mm2_no_taffo.c:60]   --->   Operation 383 'sext' 'sext_ln60_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_23 : Operation 384 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln60_6" [mm2_no_taffo.c:60]   --->   Operation 384 'getelementptr' 'gmem_addr_14' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 385 [1/2] (8.46ns)   --->   "%mul1_12_mid2 = fmul i32 %bitcast_ln53_13, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 385 'fmul' 'mul1_12_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 386 [1/1] (0.00ns)   --->   "%bitcast_ln53_14 = bitcast i32 %gmem_addr_27_read" [mm2_no_taffo.c:53]   --->   Operation 386 'bitcast' 'bitcast_ln53_14' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_24 : Operation 387 [2/2] (8.46ns)   --->   "%mul1_13_mid2 = fmul i32 %bitcast_ln53_14, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 387 'fmul' 'mul1_13_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 388 [1/1] (14.6ns)   --->   "%gmem_addr_29_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_29" [mm2_no_taffo.c:53]   --->   Operation 388 'read' 'gmem_addr_29_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 389 [1/7] (14.6ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [mm2_no_taffo.c:60]   --->   Operation 389 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 390 [2/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [mm2_no_taffo.c:60]   --->   Operation 390 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 391 [3/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [mm2_no_taffo.c:60]   --->   Operation 391 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 392 [4/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [mm2_no_taffo.c:60]   --->   Operation 392 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 393 [5/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [mm2_no_taffo.c:60]   --->   Operation 393 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 394 [6/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [mm2_no_taffo.c:60]   --->   Operation 394 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 395 [7/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [mm2_no_taffo.c:60]   --->   Operation 395 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln60_18 = sext i7 %zext_ln60_1_cast" [mm2_no_taffo.c:60]   --->   Operation 396 'sext' 'sext_ln60_18' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_24 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln60_7 = zext i9 %sext_ln60_18" [mm2_no_taffo.c:60]   --->   Operation 397 'zext' 'zext_ln60_7' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_24 : Operation 398 [1/1] (1.81ns)   --->   "%add_ln60_7 = add i64 %zext_ln60_7, i64 %B_read" [mm2_no_taffo.c:60]   --->   Operation 398 'add' 'add_ln60_7' <Predicate = (!icmp_ln53)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln60_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_7, i32 2, i32 63" [mm2_no_taffo.c:60]   --->   Operation 399 'partselect' 'trunc_ln60_8' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_24 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln60_7 = sext i62 %trunc_ln60_8" [mm2_no_taffo.c:60]   --->   Operation 400 'sext' 'sext_ln60_7' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_24 : Operation 401 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln60_7" [mm2_no_taffo.c:60]   --->   Operation 401 'getelementptr' 'gmem_addr_16' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 402 [1/2] (8.46ns)   --->   "%mul1_13_mid2 = fmul i32 %bitcast_ln53_14, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 402 'fmul' 'mul1_13_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 403 [1/1] (0.00ns)   --->   "%bitcast_ln53_15 = bitcast i32 %gmem_addr_29_read" [mm2_no_taffo.c:53]   --->   Operation 403 'bitcast' 'bitcast_ln53_15' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_25 : Operation 404 [2/2] (8.46ns)   --->   "%mul1_14_mid2 = fmul i32 %bitcast_ln53_15, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 404 'fmul' 'mul1_14_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 405 [1/1] (14.6ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [mm2_no_taffo.c:60]   --->   Operation 405 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 406 [1/7] (14.6ns)   --->   "%gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [mm2_no_taffo.c:60]   --->   Operation 406 'readreq' 'gmem_load_4_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 407 [2/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [mm2_no_taffo.c:60]   --->   Operation 407 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 408 [3/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [mm2_no_taffo.c:60]   --->   Operation 408 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 409 [4/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [mm2_no_taffo.c:60]   --->   Operation 409 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 410 [5/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [mm2_no_taffo.c:60]   --->   Operation 410 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 411 [6/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [mm2_no_taffo.c:60]   --->   Operation 411 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 412 [7/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [mm2_no_taffo.c:60]   --->   Operation 412 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln60_8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 8, i4 %trunc_ln60, i2 0" [mm2_no_taffo.c:60]   --->   Operation 413 'bitconcatenate' 'zext_ln60_8_cast' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_25 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln60_8 = zext i10 %zext_ln60_8_cast" [mm2_no_taffo.c:60]   --->   Operation 414 'zext' 'zext_ln60_8' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_25 : Operation 415 [1/1] (1.81ns)   --->   "%add_ln60_8 = add i64 %zext_ln60_8, i64 %B_read" [mm2_no_taffo.c:60]   --->   Operation 415 'add' 'add_ln60_8' <Predicate = (!icmp_ln53)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln60_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_8, i32 2, i32 63" [mm2_no_taffo.c:60]   --->   Operation 416 'partselect' 'trunc_ln60_9' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_25 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln60_8 = sext i62 %trunc_ln60_9" [mm2_no_taffo.c:60]   --->   Operation 417 'sext' 'sext_ln60_8' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_25 : Operation 418 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln60_8" [mm2_no_taffo.c:60]   --->   Operation 418 'getelementptr' 'gmem_addr_18' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 14.6>
ST_26 : Operation 419 [1/2] (8.46ns)   --->   "%mul1_14_mid2 = fmul i32 %bitcast_ln53_15, i32 %alpha_read" [mm2_no_taffo.c:53]   --->   Operation 419 'fmul' 'mul1_14_mid2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 420 [1/1] (0.00ns)   --->   "%bitcast_ln60 = bitcast i32 %gmem_addr_2_read" [mm2_no_taffo.c:60]   --->   Operation 420 'bitcast' 'bitcast_ln60' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_26 : Operation 421 [2/2] (8.46ns)   --->   "%mul2 = fmul i32 %mul1_mid2, i32 %bitcast_ln60" [mm2_no_taffo.c:60]   --->   Operation 421 'fmul' 'mul2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 422 [1/1] (14.6ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [mm2_no_taffo.c:60]   --->   Operation 422 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 423 [1/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [mm2_no_taffo.c:60]   --->   Operation 423 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 424 [2/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [mm2_no_taffo.c:60]   --->   Operation 424 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 425 [3/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [mm2_no_taffo.c:60]   --->   Operation 425 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 426 [4/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [mm2_no_taffo.c:60]   --->   Operation 426 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 427 [5/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [mm2_no_taffo.c:60]   --->   Operation 427 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 428 [6/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [mm2_no_taffo.c:60]   --->   Operation 428 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 429 [7/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [mm2_no_taffo.c:60]   --->   Operation 429 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln60_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 9, i4 %trunc_ln60, i2 0" [mm2_no_taffo.c:60]   --->   Operation 430 'bitconcatenate' 'zext_ln60_9_cast' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_26 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln60_9 = zext i10 %zext_ln60_9_cast" [mm2_no_taffo.c:60]   --->   Operation 431 'zext' 'zext_ln60_9' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_26 : Operation 432 [1/1] (1.81ns)   --->   "%add_ln60_9 = add i64 %zext_ln60_9, i64 %B_read" [mm2_no_taffo.c:60]   --->   Operation 432 'add' 'add_ln60_9' <Predicate = (!icmp_ln53)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln60_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_9, i32 2, i32 63" [mm2_no_taffo.c:60]   --->   Operation 433 'partselect' 'trunc_ln60_s' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_26 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln60_9 = sext i62 %trunc_ln60_s" [mm2_no_taffo.c:60]   --->   Operation 434 'sext' 'sext_ln60_9' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_26 : Operation 435 [1/1] (0.00ns)   --->   "%gmem_addr_20 = getelementptr i32 %gmem, i64 %sext_ln60_9" [mm2_no_taffo.c:60]   --->   Operation 435 'getelementptr' 'gmem_addr_20' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 14.6>
ST_27 : Operation 436 [1/2] (8.46ns)   --->   "%mul2 = fmul i32 %mul1_mid2, i32 %bitcast_ln60" [mm2_no_taffo.c:60]   --->   Operation 436 'fmul' 'mul2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 437 [1/1] (0.00ns)   --->   "%bitcast_ln60_1 = bitcast i32 %gmem_addr_4_read" [mm2_no_taffo.c:60]   --->   Operation 437 'bitcast' 'bitcast_ln60_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_27 : Operation 438 [2/2] (8.46ns)   --->   "%mul2_1 = fmul i32 %mul1_1_mid2, i32 %bitcast_ln60_1" [mm2_no_taffo.c:60]   --->   Operation 438 'fmul' 'mul2_1' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 439 [1/1] (14.6ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [mm2_no_taffo.c:60]   --->   Operation 439 'read' 'gmem_addr_6_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 440 [1/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [mm2_no_taffo.c:60]   --->   Operation 440 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 441 [2/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [mm2_no_taffo.c:60]   --->   Operation 441 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 442 [3/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [mm2_no_taffo.c:60]   --->   Operation 442 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 443 [4/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [mm2_no_taffo.c:60]   --->   Operation 443 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 444 [5/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [mm2_no_taffo.c:60]   --->   Operation 444 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 445 [6/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [mm2_no_taffo.c:60]   --->   Operation 445 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 446 [7/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [mm2_no_taffo.c:60]   --->   Operation 446 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln60_10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 10, i4 %trunc_ln60, i2 0" [mm2_no_taffo.c:60]   --->   Operation 447 'bitconcatenate' 'zext_ln60_10_cast' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_27 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln60_10 = zext i10 %zext_ln60_10_cast" [mm2_no_taffo.c:60]   --->   Operation 448 'zext' 'zext_ln60_10' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_27 : Operation 449 [1/1] (1.81ns)   --->   "%add_ln60_10 = add i64 %zext_ln60_10, i64 %B_read" [mm2_no_taffo.c:60]   --->   Operation 449 'add' 'add_ln60_10' <Predicate = (!icmp_ln53)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln60_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_10, i32 2, i32 63" [mm2_no_taffo.c:60]   --->   Operation 450 'partselect' 'trunc_ln60_10' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_27 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln60_10 = sext i62 %trunc_ln60_10" [mm2_no_taffo.c:60]   --->   Operation 451 'sext' 'sext_ln60_10' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_27 : Operation 452 [1/1] (0.00ns)   --->   "%gmem_addr_22 = getelementptr i32 %gmem, i64 %sext_ln60_10" [mm2_no_taffo.c:60]   --->   Operation 452 'getelementptr' 'gmem_addr_22' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 14.6>
ST_28 : Operation 453 [2/2] (13.1ns)   --->   "%add = fadd i32 %mul2, i32 0" [mm2_no_taffo.c:60]   --->   Operation 453 'fadd' 'add' <Predicate = (!icmp_ln53)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 454 [1/2] (8.46ns)   --->   "%mul2_1 = fmul i32 %mul1_1_mid2, i32 %bitcast_ln60_1" [mm2_no_taffo.c:60]   --->   Operation 454 'fmul' 'mul2_1' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln60_2 = bitcast i32 %gmem_addr_6_read" [mm2_no_taffo.c:60]   --->   Operation 455 'bitcast' 'bitcast_ln60_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_28 : Operation 456 [2/2] (8.46ns)   --->   "%mul2_2 = fmul i32 %mul1_2_mid2, i32 %bitcast_ln60_2" [mm2_no_taffo.c:60]   --->   Operation 456 'fmul' 'mul2_2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 457 [1/1] (14.6ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8" [mm2_no_taffo.c:60]   --->   Operation 457 'read' 'gmem_addr_8_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 458 [1/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [mm2_no_taffo.c:60]   --->   Operation 458 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 459 [2/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [mm2_no_taffo.c:60]   --->   Operation 459 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 460 [3/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [mm2_no_taffo.c:60]   --->   Operation 460 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 461 [4/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [mm2_no_taffo.c:60]   --->   Operation 461 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 462 [5/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [mm2_no_taffo.c:60]   --->   Operation 462 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 463 [6/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [mm2_no_taffo.c:60]   --->   Operation 463 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 464 [7/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [mm2_no_taffo.c:60]   --->   Operation 464 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln60_11_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 11, i4 %trunc_ln60, i2 0" [mm2_no_taffo.c:60]   --->   Operation 465 'bitconcatenate' 'zext_ln60_11_cast' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_28 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln60_11 = zext i10 %zext_ln60_11_cast" [mm2_no_taffo.c:60]   --->   Operation 466 'zext' 'zext_ln60_11' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_28 : Operation 467 [1/1] (1.81ns)   --->   "%add_ln60_11 = add i64 %zext_ln60_11, i64 %B_read" [mm2_no_taffo.c:60]   --->   Operation 467 'add' 'add_ln60_11' <Predicate = (!icmp_ln53)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln60_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_11, i32 2, i32 63" [mm2_no_taffo.c:60]   --->   Operation 468 'partselect' 'trunc_ln60_11' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_28 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln60_11 = sext i62 %trunc_ln60_11" [mm2_no_taffo.c:60]   --->   Operation 469 'sext' 'sext_ln60_11' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_28 : Operation 470 [1/1] (0.00ns)   --->   "%gmem_addr_24 = getelementptr i32 %gmem, i64 %sext_ln60_11" [mm2_no_taffo.c:60]   --->   Operation 470 'getelementptr' 'gmem_addr_24' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_28 : Operation 642 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 642 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 14.6>
ST_29 : Operation 471 [1/2] (13.1ns)   --->   "%add = fadd i32 %mul2, i32 0" [mm2_no_taffo.c:60]   --->   Operation 471 'fadd' 'add' <Predicate = (!icmp_ln53)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 472 [1/2] (8.46ns)   --->   "%mul2_2 = fmul i32 %mul1_2_mid2, i32 %bitcast_ln60_2" [mm2_no_taffo.c:60]   --->   Operation 472 'fmul' 'mul2_2' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 473 [1/1] (0.00ns)   --->   "%bitcast_ln60_3 = bitcast i32 %gmem_addr_8_read" [mm2_no_taffo.c:60]   --->   Operation 473 'bitcast' 'bitcast_ln60_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_29 : Operation 474 [2/2] (8.46ns)   --->   "%mul2_3 = fmul i32 %mul1_3_mid2, i32 %bitcast_ln60_3" [mm2_no_taffo.c:60]   --->   Operation 474 'fmul' 'mul2_3' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 475 [1/1] (14.6ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10" [mm2_no_taffo.c:60]   --->   Operation 475 'read' 'gmem_addr_10_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 476 [1/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [mm2_no_taffo.c:60]   --->   Operation 476 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 477 [2/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [mm2_no_taffo.c:60]   --->   Operation 477 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 478 [3/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [mm2_no_taffo.c:60]   --->   Operation 478 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 479 [4/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [mm2_no_taffo.c:60]   --->   Operation 479 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 480 [5/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [mm2_no_taffo.c:60]   --->   Operation 480 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 481 [6/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [mm2_no_taffo.c:60]   --->   Operation 481 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 482 [7/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [mm2_no_taffo.c:60]   --->   Operation 482 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln60_19 = sext i9 %zext_ln60_4_cast" [mm2_no_taffo.c:60]   --->   Operation 483 'sext' 'sext_ln60_19' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_29 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln60_12 = zext i10 %sext_ln60_19" [mm2_no_taffo.c:60]   --->   Operation 484 'zext' 'zext_ln60_12' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_29 : Operation 485 [1/1] (1.81ns)   --->   "%add_ln60_12 = add i64 %zext_ln60_12, i64 %B_read" [mm2_no_taffo.c:60]   --->   Operation 485 'add' 'add_ln60_12' <Predicate = (!icmp_ln53)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln60_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_12, i32 2, i32 63" [mm2_no_taffo.c:60]   --->   Operation 486 'partselect' 'trunc_ln60_12' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_29 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln60_12 = sext i62 %trunc_ln60_12" [mm2_no_taffo.c:60]   --->   Operation 487 'sext' 'sext_ln60_12' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_29 : Operation 488 [1/1] (0.00ns)   --->   "%gmem_addr_26 = getelementptr i32 %gmem, i64 %sext_ln60_12" [mm2_no_taffo.c:60]   --->   Operation 488 'getelementptr' 'gmem_addr_26' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 14.6>
ST_30 : Operation 489 [2/2] (13.1ns)   --->   "%add_1 = fadd i32 %add, i32 %mul2_1" [mm2_no_taffo.c:60]   --->   Operation 489 'fadd' 'add_1' <Predicate = (!icmp_ln53)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 490 [1/2] (8.46ns)   --->   "%mul2_3 = fmul i32 %mul1_3_mid2, i32 %bitcast_ln60_3" [mm2_no_taffo.c:60]   --->   Operation 490 'fmul' 'mul2_3' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 491 [1/1] (0.00ns)   --->   "%bitcast_ln60_4 = bitcast i32 %gmem_addr_10_read" [mm2_no_taffo.c:60]   --->   Operation 491 'bitcast' 'bitcast_ln60_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_30 : Operation 492 [2/2] (8.46ns)   --->   "%mul2_4 = fmul i32 %mul1_4_mid2, i32 %bitcast_ln60_4" [mm2_no_taffo.c:60]   --->   Operation 492 'fmul' 'mul2_4' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 493 [1/1] (14.6ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12" [mm2_no_taffo.c:60]   --->   Operation 493 'read' 'gmem_addr_12_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 494 [1/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [mm2_no_taffo.c:60]   --->   Operation 494 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 495 [2/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [mm2_no_taffo.c:60]   --->   Operation 495 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 496 [3/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [mm2_no_taffo.c:60]   --->   Operation 496 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 497 [4/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [mm2_no_taffo.c:60]   --->   Operation 497 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 498 [5/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [mm2_no_taffo.c:60]   --->   Operation 498 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 499 [6/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [mm2_no_taffo.c:60]   --->   Operation 499 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 500 [7/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [mm2_no_taffo.c:60]   --->   Operation 500 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln60_20 = sext i9 %zext_ln60_5_cast" [mm2_no_taffo.c:60]   --->   Operation 501 'sext' 'sext_ln60_20' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_30 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln60_13 = zext i10 %sext_ln60_20" [mm2_no_taffo.c:60]   --->   Operation 502 'zext' 'zext_ln60_13' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_30 : Operation 503 [1/1] (1.81ns)   --->   "%add_ln60_13 = add i64 %zext_ln60_13, i64 %B_read" [mm2_no_taffo.c:60]   --->   Operation 503 'add' 'add_ln60_13' <Predicate = (!icmp_ln53)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln60_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_13, i32 2, i32 63" [mm2_no_taffo.c:60]   --->   Operation 504 'partselect' 'trunc_ln60_13' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_30 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln60_13 = sext i62 %trunc_ln60_13" [mm2_no_taffo.c:60]   --->   Operation 505 'sext' 'sext_ln60_13' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_30 : Operation 506 [1/1] (0.00ns)   --->   "%gmem_addr_28 = getelementptr i32 %gmem, i64 %sext_ln60_13" [mm2_no_taffo.c:60]   --->   Operation 506 'getelementptr' 'gmem_addr_28' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 14.6>
ST_31 : Operation 507 [1/2] (13.1ns)   --->   "%add_1 = fadd i32 %add, i32 %mul2_1" [mm2_no_taffo.c:60]   --->   Operation 507 'fadd' 'add_1' <Predicate = (!icmp_ln53)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 508 [1/2] (8.46ns)   --->   "%mul2_4 = fmul i32 %mul1_4_mid2, i32 %bitcast_ln60_4" [mm2_no_taffo.c:60]   --->   Operation 508 'fmul' 'mul2_4' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 509 [1/1] (0.00ns)   --->   "%bitcast_ln60_5 = bitcast i32 %gmem_addr_12_read" [mm2_no_taffo.c:60]   --->   Operation 509 'bitcast' 'bitcast_ln60_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_31 : Operation 510 [2/2] (8.46ns)   --->   "%mul2_5 = fmul i32 %mul1_5_mid2, i32 %bitcast_ln60_5" [mm2_no_taffo.c:60]   --->   Operation 510 'fmul' 'mul2_5' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 511 [1/1] (14.6ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14" [mm2_no_taffo.c:60]   --->   Operation 511 'read' 'gmem_addr_14_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 512 [1/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [mm2_no_taffo.c:60]   --->   Operation 512 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 513 [2/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [mm2_no_taffo.c:60]   --->   Operation 513 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 514 [3/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [mm2_no_taffo.c:60]   --->   Operation 514 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 515 [4/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [mm2_no_taffo.c:60]   --->   Operation 515 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 516 [5/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [mm2_no_taffo.c:60]   --->   Operation 516 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 517 [6/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [mm2_no_taffo.c:60]   --->   Operation 517 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 518 [7/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [mm2_no_taffo.c:60]   --->   Operation 518 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln60_21 = sext i8 %zext_ln60_2_cast" [mm2_no_taffo.c:60]   --->   Operation 519 'sext' 'sext_ln60_21' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_31 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln60_14 = zext i10 %sext_ln60_21" [mm2_no_taffo.c:60]   --->   Operation 520 'zext' 'zext_ln60_14' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_31 : Operation 521 [1/1] (1.81ns)   --->   "%add_ln60_14 = add i64 %zext_ln60_14, i64 %B_read" [mm2_no_taffo.c:60]   --->   Operation 521 'add' 'add_ln60_14' <Predicate = (!icmp_ln53)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln60_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_14, i32 2, i32 63" [mm2_no_taffo.c:60]   --->   Operation 522 'partselect' 'trunc_ln60_14' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_31 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln60_14 = sext i62 %trunc_ln60_14" [mm2_no_taffo.c:60]   --->   Operation 523 'sext' 'sext_ln60_14' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_31 : Operation 524 [1/1] (0.00ns)   --->   "%gmem_addr_30 = getelementptr i32 %gmem, i64 %sext_ln60_14" [mm2_no_taffo.c:60]   --->   Operation 524 'getelementptr' 'gmem_addr_30' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_31 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln60_22 = sext i7 %zext_ln60_1_cast" [mm2_no_taffo.c:60]   --->   Operation 525 'sext' 'sext_ln60_22' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_31 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln60_15 = zext i10 %sext_ln60_22" [mm2_no_taffo.c:60]   --->   Operation 526 'zext' 'zext_ln60_15' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_31 : Operation 527 [1/1] (1.81ns)   --->   "%add_ln60_15 = add i64 %zext_ln60_15, i64 %B_read" [mm2_no_taffo.c:60]   --->   Operation 527 'add' 'add_ln60_15' <Predicate = (!icmp_ln53)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln60_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60_15, i32 2, i32 63" [mm2_no_taffo.c:60]   --->   Operation 528 'partselect' 'trunc_ln60_15' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_31 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln60_15 = sext i62 %trunc_ln60_15" [mm2_no_taffo.c:60]   --->   Operation 529 'sext' 'sext_ln60_15' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_31 : Operation 530 [1/1] (0.00ns)   --->   "%gmem_addr_31 = getelementptr i32 %gmem, i64 %sext_ln60_15" [mm2_no_taffo.c:60]   --->   Operation 530 'getelementptr' 'gmem_addr_31' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 14.6>
ST_32 : Operation 531 [2/2] (13.1ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul2_2" [mm2_no_taffo.c:60]   --->   Operation 531 'fadd' 'add_2' <Predicate = (!icmp_ln53)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 532 [1/2] (8.46ns)   --->   "%mul2_5 = fmul i32 %mul1_5_mid2, i32 %bitcast_ln60_5" [mm2_no_taffo.c:60]   --->   Operation 532 'fmul' 'mul2_5' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 533 [1/1] (0.00ns)   --->   "%bitcast_ln60_6 = bitcast i32 %gmem_addr_14_read" [mm2_no_taffo.c:60]   --->   Operation 533 'bitcast' 'bitcast_ln60_6' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_32 : Operation 534 [2/2] (8.46ns)   --->   "%mul2_6 = fmul i32 %mul1_6_mid2, i32 %bitcast_ln60_6" [mm2_no_taffo.c:60]   --->   Operation 534 'fmul' 'mul2_6' <Predicate = (!icmp_ln53)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 535 [1/1] (14.6ns)   --->   "%gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16" [mm2_no_taffo.c:60]   --->   Operation 535 'read' 'gmem_addr_16_read' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 536 [1/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_18, i32 1" [mm2_no_taffo.c:60]   --->   Operation 536 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 537 [2/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [mm2_no_taffo.c:60]   --->   Operation 537 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 538 [3/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [mm2_no_taffo.c:60]   --->   Operation 538 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 539 [4/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [mm2_no_taffo.c:60]   --->   Operation 539 'readreq' 'gmem_load_24_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 540 [5/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [mm2_no_taffo.c:60]   --->   Operation 540 'readreq' 'gmem_load_26_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 541 [6/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [mm2_no_taffo.c:60]   --->   Operation 541 'readreq' 'gmem_load_28_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 542 [7/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [mm2_no_taffo.c:60]   --->   Operation 542 'readreq' 'gmem_load_30_req' <Predicate = (!icmp_ln53)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 14.6>
ST_33 : Operation 543 [1/2] (13.1ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul2_2" [mm2_no_taffo.c:60]   --->   Operation 543 'fadd' 'add_2' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 544 [1/2] (8.46ns)   --->   "%mul2_6 = fmul i32 %mul1_6_mid2, i32 %bitcast_ln60_6" [mm2_no_taffo.c:60]   --->   Operation 544 'fmul' 'mul2_6' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 545 [1/1] (0.00ns)   --->   "%bitcast_ln60_7 = bitcast i32 %gmem_addr_16_read" [mm2_no_taffo.c:60]   --->   Operation 545 'bitcast' 'bitcast_ln60_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 546 [2/2] (8.46ns)   --->   "%mul2_7 = fmul i32 %mul1_7_mid2, i32 %bitcast_ln60_7" [mm2_no_taffo.c:60]   --->   Operation 546 'fmul' 'mul2_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 547 [1/1] (14.6ns)   --->   "%gmem_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_18" [mm2_no_taffo.c:60]   --->   Operation 547 'read' 'gmem_addr_18_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 548 [1/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [mm2_no_taffo.c:60]   --->   Operation 548 'readreq' 'gmem_load_20_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 549 [2/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [mm2_no_taffo.c:60]   --->   Operation 549 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 550 [3/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [mm2_no_taffo.c:60]   --->   Operation 550 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 551 [4/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [mm2_no_taffo.c:60]   --->   Operation 551 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 552 [5/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [mm2_no_taffo.c:60]   --->   Operation 552 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 553 [6/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [mm2_no_taffo.c:60]   --->   Operation 553 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 554 [7/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [mm2_no_taffo.c:60]   --->   Operation 554 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 14.6>
ST_34 : Operation 555 [2/2] (13.1ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul2_3" [mm2_no_taffo.c:60]   --->   Operation 555 'fadd' 'add_3' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 556 [1/2] (8.46ns)   --->   "%mul2_7 = fmul i32 %mul1_7_mid2, i32 %bitcast_ln60_7" [mm2_no_taffo.c:60]   --->   Operation 556 'fmul' 'mul2_7' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 557 [1/1] (0.00ns)   --->   "%bitcast_ln60_8 = bitcast i32 %gmem_addr_18_read" [mm2_no_taffo.c:60]   --->   Operation 557 'bitcast' 'bitcast_ln60_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 558 [2/2] (8.46ns)   --->   "%mul2_8 = fmul i32 %mul1_8_mid2, i32 %bitcast_ln60_8" [mm2_no_taffo.c:60]   --->   Operation 558 'fmul' 'mul2_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 559 [1/1] (14.6ns)   --->   "%gmem_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_20" [mm2_no_taffo.c:60]   --->   Operation 559 'read' 'gmem_addr_20_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 560 [1/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_22, i32 1" [mm2_no_taffo.c:60]   --->   Operation 560 'readreq' 'gmem_load_22_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 561 [2/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [mm2_no_taffo.c:60]   --->   Operation 561 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 562 [3/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [mm2_no_taffo.c:60]   --->   Operation 562 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 563 [4/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [mm2_no_taffo.c:60]   --->   Operation 563 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 564 [5/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [mm2_no_taffo.c:60]   --->   Operation 564 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 565 [6/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [mm2_no_taffo.c:60]   --->   Operation 565 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 14.6>
ST_35 : Operation 566 [1/2] (13.1ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul2_3" [mm2_no_taffo.c:60]   --->   Operation 566 'fadd' 'add_3' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 567 [1/2] (8.46ns)   --->   "%mul2_8 = fmul i32 %mul1_8_mid2, i32 %bitcast_ln60_8" [mm2_no_taffo.c:60]   --->   Operation 567 'fmul' 'mul2_8' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 568 [1/1] (0.00ns)   --->   "%bitcast_ln60_9 = bitcast i32 %gmem_addr_20_read" [mm2_no_taffo.c:60]   --->   Operation 568 'bitcast' 'bitcast_ln60_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 569 [2/2] (8.46ns)   --->   "%mul2_9 = fmul i32 %mul1_9_mid2, i32 %bitcast_ln60_9" [mm2_no_taffo.c:60]   --->   Operation 569 'fmul' 'mul2_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 570 [1/1] (14.6ns)   --->   "%gmem_addr_22_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_22" [mm2_no_taffo.c:60]   --->   Operation 570 'read' 'gmem_addr_22_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 571 [1/7] (14.6ns)   --->   "%gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_24, i32 1" [mm2_no_taffo.c:60]   --->   Operation 571 'readreq' 'gmem_load_24_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 572 [2/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [mm2_no_taffo.c:60]   --->   Operation 572 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 573 [3/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [mm2_no_taffo.c:60]   --->   Operation 573 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 574 [4/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [mm2_no_taffo.c:60]   --->   Operation 574 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 575 [5/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [mm2_no_taffo.c:60]   --->   Operation 575 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 14.6>
ST_36 : Operation 576 [2/2] (13.1ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul2_4" [mm2_no_taffo.c:60]   --->   Operation 576 'fadd' 'add_4' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 577 [1/2] (8.46ns)   --->   "%mul2_9 = fmul i32 %mul1_9_mid2, i32 %bitcast_ln60_9" [mm2_no_taffo.c:60]   --->   Operation 577 'fmul' 'mul2_9' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 578 [1/1] (0.00ns)   --->   "%bitcast_ln60_10 = bitcast i32 %gmem_addr_22_read" [mm2_no_taffo.c:60]   --->   Operation 578 'bitcast' 'bitcast_ln60_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 579 [2/2] (8.46ns)   --->   "%mul2_s = fmul i32 %mul1_mid2_38, i32 %bitcast_ln60_10" [mm2_no_taffo.c:60]   --->   Operation 579 'fmul' 'mul2_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 580 [1/1] (14.6ns)   --->   "%gmem_addr_24_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_24" [mm2_no_taffo.c:60]   --->   Operation 580 'read' 'gmem_addr_24_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 581 [1/7] (14.6ns)   --->   "%gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [mm2_no_taffo.c:60]   --->   Operation 581 'readreq' 'gmem_load_26_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 582 [2/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [mm2_no_taffo.c:60]   --->   Operation 582 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 583 [3/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [mm2_no_taffo.c:60]   --->   Operation 583 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 584 [4/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [mm2_no_taffo.c:60]   --->   Operation 584 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 14.6>
ST_37 : Operation 585 [1/2] (13.1ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul2_4" [mm2_no_taffo.c:60]   --->   Operation 585 'fadd' 'add_4' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 586 [1/2] (8.46ns)   --->   "%mul2_s = fmul i32 %mul1_mid2_38, i32 %bitcast_ln60_10" [mm2_no_taffo.c:60]   --->   Operation 586 'fmul' 'mul2_s' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 587 [1/1] (0.00ns)   --->   "%bitcast_ln60_11 = bitcast i32 %gmem_addr_24_read" [mm2_no_taffo.c:60]   --->   Operation 587 'bitcast' 'bitcast_ln60_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 588 [2/2] (8.46ns)   --->   "%mul2_10 = fmul i32 %mul1_10_mid2, i32 %bitcast_ln60_11" [mm2_no_taffo.c:60]   --->   Operation 588 'fmul' 'mul2_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 589 [1/1] (14.6ns)   --->   "%gmem_addr_26_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_26" [mm2_no_taffo.c:60]   --->   Operation 589 'read' 'gmem_addr_26_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 590 [1/7] (14.6ns)   --->   "%gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_28, i32 1" [mm2_no_taffo.c:60]   --->   Operation 590 'readreq' 'gmem_load_28_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 591 [2/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [mm2_no_taffo.c:60]   --->   Operation 591 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 592 [3/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [mm2_no_taffo.c:60]   --->   Operation 592 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 14.6>
ST_38 : Operation 593 [2/2] (13.1ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul2_5" [mm2_no_taffo.c:60]   --->   Operation 593 'fadd' 'add_5' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 594 [1/2] (8.46ns)   --->   "%mul2_10 = fmul i32 %mul1_10_mid2, i32 %bitcast_ln60_11" [mm2_no_taffo.c:60]   --->   Operation 594 'fmul' 'mul2_10' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 595 [1/1] (0.00ns)   --->   "%bitcast_ln60_12 = bitcast i32 %gmem_addr_26_read" [mm2_no_taffo.c:60]   --->   Operation 595 'bitcast' 'bitcast_ln60_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 596 [2/2] (8.46ns)   --->   "%mul2_11 = fmul i32 %mul1_11_mid2, i32 %bitcast_ln60_12" [mm2_no_taffo.c:60]   --->   Operation 596 'fmul' 'mul2_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 597 [1/1] (14.6ns)   --->   "%gmem_addr_28_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_28" [mm2_no_taffo.c:60]   --->   Operation 597 'read' 'gmem_addr_28_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 598 [1/7] (14.6ns)   --->   "%gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_30, i32 1" [mm2_no_taffo.c:60]   --->   Operation 598 'readreq' 'gmem_load_30_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 599 [2/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [mm2_no_taffo.c:60]   --->   Operation 599 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 14.6>
ST_39 : Operation 600 [1/2] (13.1ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul2_5" [mm2_no_taffo.c:60]   --->   Operation 600 'fadd' 'add_5' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 601 [1/2] (8.46ns)   --->   "%mul2_11 = fmul i32 %mul1_11_mid2, i32 %bitcast_ln60_12" [mm2_no_taffo.c:60]   --->   Operation 601 'fmul' 'mul2_11' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 602 [1/1] (0.00ns)   --->   "%bitcast_ln60_13 = bitcast i32 %gmem_addr_28_read" [mm2_no_taffo.c:60]   --->   Operation 602 'bitcast' 'bitcast_ln60_13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 603 [2/2] (8.46ns)   --->   "%mul2_12 = fmul i32 %mul1_12_mid2, i32 %bitcast_ln60_13" [mm2_no_taffo.c:60]   --->   Operation 603 'fmul' 'mul2_12' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 604 [1/1] (14.6ns)   --->   "%gmem_addr_30_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_30" [mm2_no_taffo.c:60]   --->   Operation 604 'read' 'gmem_addr_30_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 605 [1/7] (14.6ns)   --->   "%gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_31, i32 1" [mm2_no_taffo.c:60]   --->   Operation 605 'readreq' 'gmem_load_32_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 14.6>
ST_40 : Operation 606 [2/2] (13.1ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul2_6" [mm2_no_taffo.c:60]   --->   Operation 606 'fadd' 'add_6' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 607 [1/2] (8.46ns)   --->   "%mul2_12 = fmul i32 %mul1_12_mid2, i32 %bitcast_ln60_13" [mm2_no_taffo.c:60]   --->   Operation 607 'fmul' 'mul2_12' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 608 [1/1] (0.00ns)   --->   "%bitcast_ln60_14 = bitcast i32 %gmem_addr_30_read" [mm2_no_taffo.c:60]   --->   Operation 608 'bitcast' 'bitcast_ln60_14' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 609 [2/2] (8.46ns)   --->   "%mul2_13 = fmul i32 %mul1_13_mid2, i32 %bitcast_ln60_14" [mm2_no_taffo.c:60]   --->   Operation 609 'fmul' 'mul2_13' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 610 [1/1] (14.6ns)   --->   "%gmem_addr_31_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_31" [mm2_no_taffo.c:60]   --->   Operation 610 'read' 'gmem_addr_31_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 13.1>
ST_41 : Operation 611 [1/2] (13.1ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul2_6" [mm2_no_taffo.c:60]   --->   Operation 611 'fadd' 'add_6' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 612 [1/2] (8.46ns)   --->   "%mul2_13 = fmul i32 %mul1_13_mid2, i32 %bitcast_ln60_14" [mm2_no_taffo.c:60]   --->   Operation 612 'fmul' 'mul2_13' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 613 [1/1] (0.00ns)   --->   "%bitcast_ln60_15 = bitcast i32 %gmem_addr_31_read" [mm2_no_taffo.c:60]   --->   Operation 613 'bitcast' 'bitcast_ln60_15' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 614 [2/2] (8.46ns)   --->   "%mul2_14 = fmul i32 %mul1_14_mid2, i32 %bitcast_ln60_15" [mm2_no_taffo.c:60]   --->   Operation 614 'fmul' 'mul2_14' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 13.1>
ST_42 : Operation 615 [2/2] (13.1ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul2_7" [mm2_no_taffo.c:60]   --->   Operation 615 'fadd' 'add_7' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 616 [1/2] (8.46ns)   --->   "%mul2_14 = fmul i32 %mul1_14_mid2, i32 %bitcast_ln60_15" [mm2_no_taffo.c:60]   --->   Operation 616 'fmul' 'mul2_14' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 13.1>
ST_43 : Operation 617 [1/2] (13.1ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul2_7" [mm2_no_taffo.c:60]   --->   Operation 617 'fadd' 'add_7' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 13.1>
ST_44 : Operation 618 [2/2] (13.1ns)   --->   "%add_8 = fadd i32 %add_7, i32 %mul2_8" [mm2_no_taffo.c:60]   --->   Operation 618 'fadd' 'add_8' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 13.1>
ST_45 : Operation 619 [1/2] (13.1ns)   --->   "%add_8 = fadd i32 %add_7, i32 %mul2_8" [mm2_no_taffo.c:60]   --->   Operation 619 'fadd' 'add_8' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 13.1>
ST_46 : Operation 620 [2/2] (13.1ns)   --->   "%add_9 = fadd i32 %add_8, i32 %mul2_9" [mm2_no_taffo.c:60]   --->   Operation 620 'fadd' 'add_9' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 13.1>
ST_47 : Operation 621 [1/2] (13.1ns)   --->   "%add_9 = fadd i32 %add_8, i32 %mul2_9" [mm2_no_taffo.c:60]   --->   Operation 621 'fadd' 'add_9' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 13.1>
ST_48 : Operation 622 [2/2] (13.1ns)   --->   "%add_s = fadd i32 %add_9, i32 %mul2_s" [mm2_no_taffo.c:60]   --->   Operation 622 'fadd' 'add_s' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 13.1>
ST_49 : Operation 623 [1/2] (13.1ns)   --->   "%add_s = fadd i32 %add_9, i32 %mul2_s" [mm2_no_taffo.c:60]   --->   Operation 623 'fadd' 'add_s' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 13.1>
ST_50 : Operation 624 [2/2] (13.1ns)   --->   "%add_10 = fadd i32 %add_s, i32 %mul2_10" [mm2_no_taffo.c:60]   --->   Operation 624 'fadd' 'add_10' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 13.1>
ST_51 : Operation 625 [1/2] (13.1ns)   --->   "%add_10 = fadd i32 %add_s, i32 %mul2_10" [mm2_no_taffo.c:60]   --->   Operation 625 'fadd' 'add_10' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 13.1>
ST_52 : Operation 626 [2/2] (13.1ns)   --->   "%add_11 = fadd i32 %add_10, i32 %mul2_11" [mm2_no_taffo.c:60]   --->   Operation 626 'fadd' 'add_11' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 13.1>
ST_53 : Operation 627 [1/2] (13.1ns)   --->   "%add_11 = fadd i32 %add_10, i32 %mul2_11" [mm2_no_taffo.c:60]   --->   Operation 627 'fadd' 'add_11' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 13.1>
ST_54 : Operation 628 [2/2] (13.1ns)   --->   "%add_12 = fadd i32 %add_11, i32 %mul2_12" [mm2_no_taffo.c:60]   --->   Operation 628 'fadd' 'add_12' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 13.1>
ST_55 : Operation 629 [1/2] (13.1ns)   --->   "%add_12 = fadd i32 %add_11, i32 %mul2_12" [mm2_no_taffo.c:60]   --->   Operation 629 'fadd' 'add_12' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 13.1>
ST_56 : Operation 630 [2/2] (13.1ns)   --->   "%add_13 = fadd i32 %add_12, i32 %mul2_13" [mm2_no_taffo.c:60]   --->   Operation 630 'fadd' 'add_13' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 13.1>
ST_57 : Operation 631 [1/2] (13.1ns)   --->   "%add_13 = fadd i32 %add_12, i32 %mul2_13" [mm2_no_taffo.c:60]   --->   Operation 631 'fadd' 'add_13' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 13.1>
ST_58 : Operation 632 [2/2] (13.1ns)   --->   "%add_14 = fadd i32 %add_13, i32 %mul2_14" [mm2_no_taffo.c:60]   --->   Operation 632 'fadd' 'add_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 13.1>
ST_59 : Operation 633 [1/2] (13.1ns)   --->   "%add_14 = fadd i32 %add_13, i32 %mul2_14" [mm2_no_taffo.c:60]   --->   Operation 633 'fadd' 'add_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.26>
ST_60 : Operation 634 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_53_1_VITIS_LOOP_55_2_str"   --->   Operation 634 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 635 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 635 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 636 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 636 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 637 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [mm2_no_taffo.c:49]   --->   Operation 637 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i8 %add_ln57" [mm2_no_taffo.c:57]   --->   Operation 638 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i32 %tmp, i64 0, i64 %zext_ln57" [mm2_no_taffo.c:57]   --->   Operation 639 'getelementptr' 'tmp_addr' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 640 [1/1] (2.26ns)   --->   "%store_ln60 = store i32 %add_14, i8 %tmp_addr" [mm2_no_taffo.c:60]   --->   Operation 640 'store' 'store_ln60' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_60 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln55 = br void %VITIS_LOOP_58_3" [mm2_no_taffo.c:55]   --->   Operation 641 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 3.53ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'load' operation ('i') on local variable 'i' [18]  (0 ns)
	'add' operation ('add_ln53_16', mm2_no_taffo.c:53) [36]  (1.1 ns)
	'add' operation ('p_mid169', mm2_no_taffo.c:53) [40]  (1.81 ns)
	'select' operation ('select_ln53_2', mm2_no_taffo.c:53) [45]  (0.621 ns)

 <State 2>: 14.6ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', mm2_no_taffo.c:60) [47]  (0 ns)
	bus request operation ('gmem_load_1_req', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [48]  (14.6 ns)

 <State 3>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [48]  (14.6 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [48]  (14.6 ns)

 <State 5>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [48]  (14.6 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [48]  (14.6 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [48]  (14.6 ns)

 <State 8>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_1_req', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [48]  (14.6 ns)

 <State 9>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [49]  (14.6 ns)

 <State 10>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [57]  (14.6 ns)

 <State 11>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [64]  (14.6 ns)

 <State 12>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [71]  (14.6 ns)

 <State 13>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_9_read', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [78]  (14.6 ns)

 <State 14>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_11_read', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [85]  (14.6 ns)

 <State 15>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [92]  (14.6 ns)

 <State 16>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_15_read', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [99]  (14.6 ns)

 <State 17>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [106]  (14.6 ns)

 <State 18>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_17_read', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [113]  (14.6 ns)

 <State 19>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_19_read', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [120]  (14.6 ns)

 <State 20>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_21_read', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [127]  (14.6 ns)

 <State 21>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_23_read', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [134]  (14.6 ns)

 <State 22>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_25_read', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [141]  (14.6 ns)

 <State 23>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_27_read', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [148]  (14.6 ns)

 <State 24>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_29_read', mm2_no_taffo.c:53) on port 'gmem' (mm2_no_taffo.c:53) [155]  (14.6 ns)

 <State 25>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', mm2_no_taffo.c:60) on port 'gmem' (mm2_no_taffo.c:60) [172]  (14.6 ns)

 <State 26>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read', mm2_no_taffo.c:60) on port 'gmem' (mm2_no_taffo.c:60) [183]  (14.6 ns)

 <State 27>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read', mm2_no_taffo.c:60) on port 'gmem' (mm2_no_taffo.c:60) [194]  (14.6 ns)

 <State 28>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read', mm2_no_taffo.c:60) on port 'gmem' (mm2_no_taffo.c:60) [205]  (14.6 ns)

 <State 29>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_10_read', mm2_no_taffo.c:60) on port 'gmem' (mm2_no_taffo.c:60) [216]  (14.6 ns)

 <State 30>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_12_read', mm2_no_taffo.c:60) on port 'gmem' (mm2_no_taffo.c:60) [227]  (14.6 ns)

 <State 31>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read', mm2_no_taffo.c:60) on port 'gmem' (mm2_no_taffo.c:60) [238]  (14.6 ns)

 <State 32>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_16_read', mm2_no_taffo.c:60) on port 'gmem' (mm2_no_taffo.c:60) [249]  (14.6 ns)

 <State 33>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_18_read', mm2_no_taffo.c:60) on port 'gmem' (mm2_no_taffo.c:60) [260]  (14.6 ns)

 <State 34>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_20_read', mm2_no_taffo.c:60) on port 'gmem' (mm2_no_taffo.c:60) [271]  (14.6 ns)

 <State 35>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_22_read', mm2_no_taffo.c:60) on port 'gmem' (mm2_no_taffo.c:60) [282]  (14.6 ns)

 <State 36>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_24_read', mm2_no_taffo.c:60) on port 'gmem' (mm2_no_taffo.c:60) [293]  (14.6 ns)

 <State 37>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_26_read', mm2_no_taffo.c:60) on port 'gmem' (mm2_no_taffo.c:60) [304]  (14.6 ns)

 <State 38>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_28_read', mm2_no_taffo.c:60) on port 'gmem' (mm2_no_taffo.c:60) [315]  (14.6 ns)

 <State 39>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_30_read', mm2_no_taffo.c:60) on port 'gmem' (mm2_no_taffo.c:60) [326]  (14.6 ns)

 <State 40>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_31_read', mm2_no_taffo.c:60) on port 'gmem' (mm2_no_taffo.c:60) [337]  (14.6 ns)

 <State 41>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_6', mm2_no_taffo.c:60) [241]  (13.1 ns)

 <State 42>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_7', mm2_no_taffo.c:60) [252]  (13.1 ns)

 <State 43>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_7', mm2_no_taffo.c:60) [252]  (13.1 ns)

 <State 44>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_8', mm2_no_taffo.c:60) [263]  (13.1 ns)

 <State 45>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_8', mm2_no_taffo.c:60) [263]  (13.1 ns)

 <State 46>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_9', mm2_no_taffo.c:60) [274]  (13.1 ns)

 <State 47>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_9', mm2_no_taffo.c:60) [274]  (13.1 ns)

 <State 48>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_s', mm2_no_taffo.c:60) [285]  (13.1 ns)

 <State 49>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_s', mm2_no_taffo.c:60) [285]  (13.1 ns)

 <State 50>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_10', mm2_no_taffo.c:60) [296]  (13.1 ns)

 <State 51>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_10', mm2_no_taffo.c:60) [296]  (13.1 ns)

 <State 52>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_11', mm2_no_taffo.c:60) [307]  (13.1 ns)

 <State 53>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_11', mm2_no_taffo.c:60) [307]  (13.1 ns)

 <State 54>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_12', mm2_no_taffo.c:60) [318]  (13.1 ns)

 <State 55>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_12', mm2_no_taffo.c:60) [318]  (13.1 ns)

 <State 56>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_13', mm2_no_taffo.c:60) [329]  (13.1 ns)

 <State 57>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_13', mm2_no_taffo.c:60) [329]  (13.1 ns)

 <State 58>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_14', mm2_no_taffo.c:60) [340]  (13.1 ns)

 <State 59>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add_14', mm2_no_taffo.c:60) [340]  (13.1 ns)

 <State 60>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('tmp_addr', mm2_no_taffo.c:57) [163]  (0 ns)
	'store' operation ('store_ln60', mm2_no_taffo.c:60) of variable 'add_14', mm2_no_taffo.c:60 on array 'tmp' [341]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
