#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000027441d48d60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027441d4b4b0 .scope module, "posit_add_tb" "posit_add_tb" 3 3;
 .timescale -9 -12;
P_0000027441b697a0 .param/l "Bs" 0 3 18, C4<00000000000000000000000000000100>;
P_0000027441b697d8 .param/l "N" 0 3 17, +C4<00000000000000000000000000010000>;
P_0000027441b69810 .param/l "es" 0 3 19, +C4<00000000000000000000000000000010>;
v0000027441dfcd30_0 .net "done", 0 0, L_0000027441e582d0;  1 drivers
v0000027441dfbf70_0 .var "in1", 15 0;
v0000027441dfb6b0_0 .var "in2", 15 0;
v0000027441dfb570_0 .net "inf", 0 0, L_0000027441d469a0;  1 drivers
v0000027441dfd050_0 .net "out", 15 0, L_0000027441e69e50;  1 drivers
v0000027441dfc790_0 .var "start", 0 0;
v0000027441dfc150_0 .net "zero", 0 0, L_0000027441d46930;  1 drivers
S_0000027441d4b640 .scope function.vec4.s32, "log2" "log2" 3 7, 3 7 0, S_0000027441d4b4b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441d4b640
v0000027441d44b90_0 .var "value", 31 0;
TD_posit_add_tb.log2 ;
    %load/vec4 v0000027441d44b90_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441d44b90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0000027441d44b90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000027441d44b90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441d44b90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000027441b761c0 .scope module, "uut_posit_add" "posit_add" 3 36, 4 2 0, S_0000027441d4b4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0000027441b6b320 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000100>;
P_0000027441b6b358 .param/l "N" 0 4 13, +C4<00000000000000000000000000010000>;
P_0000027441b6b390 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0000027441d47730 .functor BUFZ 1, v0000027441dfc790_0, C4<0>, C4<0>, C4<0>;
L_0000027441d46770 .functor NOT 1, L_0000027441dfc1f0, C4<0>, C4<0>, C4<0>;
L_0000027441d47030 .functor AND 1, L_0000027441dfb390, L_0000027441d46770, C4<1>, C4<1>;
L_0000027441d46c40 .functor NOT 1, L_0000027441dfb930, C4<0>, C4<0>, C4<0>;
L_0000027441d477a0 .functor AND 1, L_0000027441dfc290, L_0000027441d46c40, C4<1>, C4<1>;
L_0000027441d46380 .functor OR 1, L_0000027441dfc650, L_0000027441dfc1f0, C4<0>, C4<0>;
L_0000027441d47810 .functor NOT 1, L_0000027441d46380, C4<0>, C4<0>, C4<0>;
L_0000027441d47d50 .functor OR 1, L_0000027441dfba70, L_0000027441dfb930, C4<0>, C4<0>;
L_0000027441d46fc0 .functor NOT 1, L_0000027441d47d50, C4<0>, C4<0>, C4<0>;
L_0000027441d469a0 .functor OR 1, L_0000027441d47030, L_0000027441d477a0, C4<0>, C4<0>;
L_0000027441d46930 .functor AND 1, L_0000027441d47810, L_0000027441d46fc0, C4<1>, C4<1>;
L_0000027441e590d0 .functor XNOR 1, L_0000027441dfa990, L_0000027441dfc3d0, C4<0>, C4<0>;
L_0000027441e59a00 .functor BUFZ 4, L_0000027441e6bc50, C4<0000>, C4<0000>, C4<0000>;
L_0000027441e58420 .functor OR 1, L_0000027441e6ac10, L_0000027441e6a990, C4<0>, C4<0>;
L_0000027441e58c70 .functor OR 1, L_0000027441e69a90, L_0000027441e6a030, C4<0>, C4<0>;
L_0000027441e59290 .functor AND 1, L_0000027441e69310, L_0000027441e58c70, C4<1>, C4<1>;
L_0000027441e59370 .functor AND 1, L_0000027441e6a530, L_0000027441e69310, C4<1>, C4<1>;
L_0000027441e58110 .functor OR 1, L_0000027441e69a90, L_0000027441e6a030, C4<0>, C4<0>;
L_0000027441e59450 .functor NOT 1, L_0000027441e58110, C4<0>, C4<0>, C4<0>;
L_0000027441e594c0 .functor AND 1, L_0000027441e59370, L_0000027441e59450, C4<1>, C4<1>;
L_0000027441e59680 .functor OR 1, L_0000027441e59290, L_0000027441e594c0, C4<0>, C4<0>;
L_0000027441e596f0 .functor OR 1, L_0000027441d469a0, L_0000027441d46930, C4<0>, C4<0>;
L_0000027441e581f0 .functor NOT 1, L_0000027441e69bd0, C4<0>, C4<0>, C4<0>;
L_0000027441e587a0 .functor OR 1, L_0000027441e596f0, L_0000027441e581f0, C4<0>, C4<0>;
L_0000027441e582d0 .functor BUFZ 1, L_0000027441d47730, C4<0>, C4<0>, C4<0>;
v0000027441de9740_0 .net "DSR_e_diff", 3 0, L_0000027441e59a00;  1 drivers
v0000027441de8e80_0 .net "DSR_left_out", 15 0, L_0000027441e6fe90;  1 drivers
v0000027441de8f20_0 .net "DSR_left_out_t", 15 0, L_0000027441e58b20;  1 drivers
v0000027441de88e0_0 .net "DSR_right_in", 15 0, L_0000027441dfb1b0;  1 drivers
v0000027441de9240_0 .net "DSR_right_out", 15 0, L_0000027441e59060;  1 drivers
v0000027441dea6e0_0 .net "G", 0 0, L_0000027441e69310;  1 drivers
v0000027441de82a0_0 .net "L", 0 0, L_0000027441e6a530;  1 drivers
v0000027441de8fc0_0 .net "LOD_in", 15 0, L_0000027441e6cf10;  1 drivers
v0000027441de9ce0_0 .net "R", 0 0, L_0000027441e69a90;  1 drivers
v0000027441de83e0_0 .net "St", 0 0, L_0000027441e6a030;  1 drivers
v0000027441de9b00_0 .net *"_ivl_10", 14 0, L_0000027441dfca10;  1 drivers
v0000027441de8160_0 .net *"_ivl_100", 0 0, L_0000027441e6c0b0;  1 drivers
L_0000027441e00cc0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000027441de8a20_0 .net/2u *"_ivl_101", 3 0, L_0000027441e00cc0;  1 drivers
v0000027441de91a0_0 .net *"_ivl_104", 3 0, L_0000027441e6c970;  1 drivers
v0000027441de9560_0 .net *"_ivl_112", 0 0, L_0000027441e6ac10;  1 drivers
v0000027441de9380_0 .net *"_ivl_114", 0 0, L_0000027441e6a990;  1 drivers
v0000027441dea280_0 .net *"_ivl_115", 0 0, L_0000027441e58420;  1 drivers
v0000027441de8340_0 .net *"_ivl_118", 14 0, L_0000027441e6cbf0;  1 drivers
v0000027441de9100_0 .net *"_ivl_124", 0 0, L_0000027441e6f8f0;  1 drivers
v0000027441de80c0_0 .net *"_ivl_126", 14 0, L_0000027441e6fdf0;  1 drivers
L_0000027441e01260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441de8200_0 .net/2u *"_ivl_127", 0 0, L_0000027441e01260;  1 drivers
v0000027441dea500_0 .net *"_ivl_129", 15 0, L_0000027441e6fcb0;  1 drivers
L_0000027441e01338 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000027441de97e0_0 .net/2u *"_ivl_135", 2 0, L_0000027441e01338;  1 drivers
v0000027441de9420_0 .net *"_ivl_14", 14 0, L_0000027441dfb7f0;  1 drivers
L_0000027441e01578 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027441de8980_0 .net/2u *"_ivl_143", 15 0, L_0000027441e01578;  1 drivers
v0000027441de8700_0 .net *"_ivl_154", 17 0, L_0000027441e680f0;  1 drivers
v0000027441de85c0_0 .net *"_ivl_157", 0 0, L_0000027441e58c70;  1 drivers
v0000027441de9d80_0 .net *"_ivl_159", 0 0, L_0000027441e59290;  1 drivers
v0000027441de8d40_0 .net *"_ivl_161", 0 0, L_0000027441e59370;  1 drivers
v0000027441de8b60_0 .net *"_ivl_163", 0 0, L_0000027441e58110;  1 drivers
v0000027441de8520_0 .net *"_ivl_165", 0 0, L_0000027441e59450;  1 drivers
v0000027441de8c00_0 .net *"_ivl_167", 0 0, L_0000027441e594c0;  1 drivers
L_0000027441e015c0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027441de9060_0 .net/2u *"_ivl_171", 14 0, L_0000027441e015c0;  1 drivers
v0000027441de8ac0_0 .net *"_ivl_177", 31 0, L_0000027441e69090;  1 drivers
v0000027441de92e0_0 .net *"_ivl_18", 0 0, L_0000027441dfb390;  1 drivers
L_0000027441e01698 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027441de8480_0 .net *"_ivl_180", 27 0, L_0000027441e01698;  1 drivers
L_0000027441e016e0 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0000027441de94c0_0 .net/2u *"_ivl_181", 31 0, L_0000027441e016e0;  1 drivers
v0000027441de9880_0 .net *"_ivl_183", 0 0, L_0000027441e68cd0;  1 drivers
v0000027441de8ca0_0 .net *"_ivl_186", 15 0, L_0000027441e69b30;  1 drivers
v0000027441dea5a0_0 .net *"_ivl_188", 15 0, L_0000027441e68af0;  1 drivers
v0000027441de87a0_0 .net *"_ivl_19", 0 0, L_0000027441d46770;  1 drivers
L_0000027441e01728 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027441de8de0_0 .net *"_ivl_191", 15 0, L_0000027441e01728;  1 drivers
v0000027441de9600_0 .net *"_ivl_194", 15 0, L_0000027441e687d0;  1 drivers
v0000027441dea640_0 .net *"_ivl_197", 0 0, L_0000027441e596f0;  1 drivers
v0000027441de8840_0 .net *"_ivl_200", 0 0, L_0000027441e69bd0;  1 drivers
v0000027441de9a60_0 .net *"_ivl_201", 0 0, L_0000027441e581f0;  1 drivers
v0000027441de96a0_0 .net *"_ivl_203", 0 0, L_0000027441e587a0;  1 drivers
L_0000027441e01770 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027441dea780_0 .net/2u *"_ivl_205", 14 0, L_0000027441e01770;  1 drivers
v0000027441dea000_0 .net *"_ivl_207", 15 0, L_0000027441e68d70;  1 drivers
v0000027441de9920_0 .net *"_ivl_210", 14 0, L_0000027441e69db0;  1 drivers
v0000027441de99c0_0 .net *"_ivl_211", 15 0, L_0000027441e68230;  1 drivers
v0000027441de9e20_0 .net *"_ivl_24", 0 0, L_0000027441dfc290;  1 drivers
v0000027441de9ec0_0 .net *"_ivl_25", 0 0, L_0000027441d46c40;  1 drivers
v0000027441de9f60_0 .net *"_ivl_30", 0 0, L_0000027441dfc650;  1 drivers
v0000027441dea0a0_0 .net *"_ivl_31", 0 0, L_0000027441d46380;  1 drivers
v0000027441dea140_0 .net *"_ivl_36", 0 0, L_0000027441dfba70;  1 drivers
v0000027441dea1e0_0 .net *"_ivl_37", 0 0, L_0000027441d47d50;  1 drivers
L_0000027441e00180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027441deb360_0 .net *"_ivl_45", 15 0, L_0000027441e00180;  1 drivers
v0000027441decee0_0 .net *"_ivl_48", 15 0, L_0000027441dfb2f0;  1 drivers
L_0000027441e001c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027441dec260_0 .net *"_ivl_51", 15 0, L_0000027441e001c8;  1 drivers
v0000027441deb180_0 .net *"_ivl_54", 15 0, L_0000027441dfcab0;  1 drivers
v0000027441dec440_0 .net *"_ivl_62", 14 0, L_0000027441e6aad0;  1 drivers
v0000027441dec4e0_0 .net *"_ivl_64", 14 0, L_0000027441e6af30;  1 drivers
v0000027441dec8a0_0 .net *"_ivl_65", 0 0, L_0000027441e6cd30;  1 drivers
L_0000027441e009f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027441deb220_0 .net/2u *"_ivl_67", 0 0, L_0000027441e009f0;  1 drivers
L_0000027441e00a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441deae60_0 .net/2u *"_ivl_69", 0 0, L_0000027441e00a38;  1 drivers
v0000027441deb5e0_0 .net *"_ivl_98", 2 0, L_0000027441e6ae90;  1 drivers
v0000027441dec1c0_0 .net "add_m", 16 0, L_0000027441e6cb50;  1 drivers
v0000027441dec940_0 .net "add_m_in1", 15 0, L_0000027441dfbd90;  1 drivers
v0000027441deb7c0_0 .net "diff", 7 0, L_0000027441e6c470;  1 drivers
v0000027441deb680_0 .net "done", 0 0, L_0000027441e582d0;  alias, 1 drivers
v0000027441decb20_0 .net "e1", 1 0, L_0000027441dfd190;  1 drivers
v0000027441decf80_0 .net "e2", 1 0, L_0000027441df8690;  1 drivers
v0000027441deb2c0_0 .net "e_o", 1 0, L_0000027441e69c70;  1 drivers
v0000027441deb900_0 .net "exp_diff", 3 0, L_0000027441e6bc50;  1 drivers
v0000027441deba40_0 .net "in1", 15 0, v0000027441dfbf70_0;  1 drivers
v0000027441debea0_0 .net "in1_gt_in2", 0 0, L_0000027441e6b070;  1 drivers
v0000027441deb400_0 .net "in2", 15 0, v0000027441dfb6b0_0;  1 drivers
v0000027441dec120_0 .net "inf", 0 0, L_0000027441d469a0;  alias, 1 drivers
v0000027441dec080_0 .net "inf1", 0 0, L_0000027441d47030;  1 drivers
v0000027441debcc0_0 .net "inf2", 0 0, L_0000027441d477a0;  1 drivers
v0000027441debc20_0 .net "le", 1 0, L_0000027441e6d050;  1 drivers
v0000027441deaf00_0 .net "le_o", 7 0, L_0000027441e69770;  1 drivers
v0000027441debae0_0 .net "le_o_tmp", 7 0, L_0000027441e696d0;  1 drivers
v0000027441deafa0_0 .net "left_shift", 3 0, L_0000027441e6f350;  1 drivers
v0000027441debfe0_0 .net "lm", 14 0, L_0000027441e6bbb0;  1 drivers
v0000027441debd60_0 .net "lr", 3 0, L_0000027441e6bb10;  1 drivers
v0000027441dec620_0 .net "lr_N", 4 0, L_0000027441e6cc90;  1 drivers
v0000027441deb0e0_0 .net "lrc", 0 0, L_0000027441e6b1b0;  1 drivers
v0000027441dec6c0_0 .net "ls", 0 0, L_0000027441e6b4d0;  1 drivers
v0000027441debe00_0 .net "m1", 14 0, L_0000027441df8870;  1 drivers
v0000027441decc60_0 .net "m2", 14 0, L_0000027441e6b930;  1 drivers
v0000027441debb80_0 .net "mant1", 13 0, L_0000027441dfed10;  1 drivers
v0000027441deb860_0 .net "mant2", 13 0, L_0000027441df8730;  1 drivers
v0000027441debf40_0 .net "mant_ovf", 1 0, L_0000027441e6b750;  1 drivers
v0000027441dec300_0 .net "op", 0 0, L_0000027441e590d0;  1 drivers
v0000027441decd00_0 .net "out", 15 0, L_0000027441e69e50;  alias, 1 drivers
v0000027441deb040_0 .net "r_o", 3 0, L_0000027441e6a350;  1 drivers
v0000027441ded020_0 .net "rc1", 0 0, L_0000027441dfc970;  1 drivers
v0000027441dec760_0 .net "rc2", 0 0, L_0000027441dfd370;  1 drivers
v0000027441dece40_0 .net "regime1", 3 0, L_0000027441dfdb90;  1 drivers
v0000027441dec3a0_0 .net "regime2", 3 0, L_0000027441df9270;  1 drivers
v0000027441deb4a0_0 .net "rnd_ulp", 15 0, L_0000027441e6a7b0;  1 drivers
v0000027441dec580_0 .net "s1", 0 0, L_0000027441dfa990;  1 drivers
v0000027441dec800_0 .net "s2", 0 0, L_0000027441dfc3d0;  1 drivers
v0000027441deb720_0 .net "se", 1 0, L_0000027441e6cdd0;  1 drivers
v0000027441deb540_0 .net "sm", 14 0, L_0000027441e6b570;  1 drivers
v0000027441dec9e0_0 .net "sr", 3 0, L_0000027441e6bed0;  1 drivers
v0000027441dea8c0_0 .net "sr_N", 4 0, L_0000027441e6be30;  1 drivers
v0000027441decda0_0 .net "src", 0 0, L_0000027441e6afd0;  1 drivers
v0000027441deadc0_0 .net "start", 0 0, v0000027441dfc790_0;  1 drivers
v0000027441deca80_0 .net "start0", 0 0, L_0000027441d47730;  1 drivers
v0000027441dea960_0 .net "tmp1_o", 50 0, L_0000027441e58b90;  1 drivers
v0000027441deb9a0_0 .net "tmp1_oN", 15 0, L_0000027441e68910;  1 drivers
v0000027441decbc0_0 .net "tmp1_o_rnd", 15 0, L_0000027441e69450;  1 drivers
v0000027441deaa00_0 .net "tmp1_o_rnd_ulp", 16 0, L_0000027441e69d10;  1 drivers
v0000027441deaaa0_0 .net "tmp_o", 34 0, L_0000027441dfb750;  1 drivers
v0000027441deab40_0 .net "ulp", 0 0, L_0000027441e59680;  1 drivers
v0000027441deabe0_0 .net "xin1", 15 0, L_0000027441dfbcf0;  1 drivers
v0000027441deac80_0 .net "xin2", 15 0, L_0000027441dfb430;  1 drivers
v0000027441dead20_0 .net "zero", 0 0, L_0000027441d46930;  alias, 1 drivers
v0000027441dfad50_0 .net "zero1", 0 0, L_0000027441d47810;  1 drivers
v0000027441dfcdd0_0 .net "zero2", 0 0, L_0000027441d46fc0;  1 drivers
v0000027441dfaad0_0 .net "zero_tmp1", 0 0, L_0000027441dfc1f0;  1 drivers
v0000027441dfacb0_0 .net "zero_tmp2", 0 0, L_0000027441dfb930;  1 drivers
L_0000027441dfcc90 .part L_0000027441e69770, 6, 1;
L_0000027441dfb250 .part L_0000027441e69770, 6, 1;
L_0000027441dfc5b0 .part L_0000027441e6fe90, 0, 15;
L_0000027441dfa990 .part v0000027441dfbf70_0, 15, 1;
L_0000027441dfc3d0 .part v0000027441dfb6b0_0, 15, 1;
L_0000027441dfca10 .part v0000027441dfbf70_0, 0, 15;
L_0000027441dfc1f0 .reduce/or L_0000027441dfca10;
L_0000027441dfb7f0 .part v0000027441dfb6b0_0, 0, 15;
L_0000027441dfb930 .reduce/or L_0000027441dfb7f0;
L_0000027441dfb390 .part v0000027441dfbf70_0, 15, 1;
L_0000027441dfc290 .part v0000027441dfb6b0_0, 15, 1;
L_0000027441dfc650 .part v0000027441dfbf70_0, 15, 1;
L_0000027441dfba70 .part v0000027441dfb6b0_0, 15, 1;
L_0000027441dfb2f0 .arith/sub 16, L_0000027441e00180, v0000027441dfbf70_0;
L_0000027441dfbcf0 .functor MUXZ 16, v0000027441dfbf70_0, L_0000027441dfb2f0, L_0000027441dfa990, C4<>;
L_0000027441dfcab0 .arith/sub 16, L_0000027441e001c8, v0000027441dfb6b0_0;
L_0000027441dfb430 .functor MUXZ 16, v0000027441dfb6b0_0, L_0000027441dfcab0, L_0000027441dfc3d0, C4<>;
L_0000027441df8870 .concat [ 14 1 0 0], L_0000027441dfed10, L_0000027441dfc1f0;
L_0000027441e6b930 .concat [ 14 1 0 0], L_0000027441df8730, L_0000027441dfb930;
L_0000027441e6aad0 .part L_0000027441dfbcf0, 0, 15;
L_0000027441e6af30 .part L_0000027441dfb430, 0, 15;
L_0000027441e6cd30 .cmp/ge 15, L_0000027441e6aad0, L_0000027441e6af30;
L_0000027441e6b070 .functor MUXZ 1, L_0000027441e00a38, L_0000027441e009f0, L_0000027441e6cd30, C4<>;
L_0000027441e6b4d0 .functor MUXZ 1, L_0000027441dfc3d0, L_0000027441dfa990, L_0000027441e6b070, C4<>;
L_0000027441e6b1b0 .functor MUXZ 1, L_0000027441dfd370, L_0000027441dfc970, L_0000027441e6b070, C4<>;
L_0000027441e6afd0 .functor MUXZ 1, L_0000027441dfc970, L_0000027441dfd370, L_0000027441e6b070, C4<>;
L_0000027441e6bb10 .functor MUXZ 4, L_0000027441df9270, L_0000027441dfdb90, L_0000027441e6b070, C4<>;
L_0000027441e6bed0 .functor MUXZ 4, L_0000027441dfdb90, L_0000027441df9270, L_0000027441e6b070, C4<>;
L_0000027441e6d050 .functor MUXZ 2, L_0000027441df8690, L_0000027441dfd190, L_0000027441e6b070, C4<>;
L_0000027441e6cdd0 .functor MUXZ 2, L_0000027441dfd190, L_0000027441df8690, L_0000027441e6b070, C4<>;
L_0000027441e6bbb0 .functor MUXZ 15, L_0000027441e6b930, L_0000027441df8870, L_0000027441e6b070, C4<>;
L_0000027441e6b570 .functor MUXZ 15, L_0000027441df8870, L_0000027441e6b930, L_0000027441e6b070, C4<>;
L_0000027441e6c510 .concat [ 2 5 0 0], L_0000027441e6d050, L_0000027441e6cc90;
L_0000027441e6c010 .concat [ 2 5 0 0], L_0000027441e6cdd0, L_0000027441e6be30;
L_0000027441e6ae90 .part L_0000027441e6c470, 4, 3;
L_0000027441e6c0b0 .reduce/or L_0000027441e6ae90;
L_0000027441e6c970 .part L_0000027441e6c470, 0, 4;
L_0000027441e6bc50 .functor MUXZ 4, L_0000027441e6c970, L_0000027441e00cc0, L_0000027441e6c0b0, C4<>;
L_0000027441e6b750 .part L_0000027441e6cb50, 15, 2;
L_0000027441e6ac10 .part L_0000027441e6cb50, 16, 1;
L_0000027441e6a990 .part L_0000027441e6cb50, 15, 1;
L_0000027441e6cbf0 .part L_0000027441e6cb50, 0, 15;
L_0000027441e6cf10 .concat [ 15 1 0 0], L_0000027441e6cbf0, L_0000027441e58420;
L_0000027441e6fa30 .part L_0000027441e6cb50, 1, 16;
L_0000027441e6f8f0 .part L_0000027441e58b20, 15, 1;
L_0000027441e6fdf0 .part L_0000027441e58b20, 0, 15;
L_0000027441e6fcb0 .concat [ 1 15 0 0], L_0000027441e01260, L_0000027441e6fdf0;
L_0000027441e6fe90 .functor MUXZ 16, L_0000027441e6fcb0, L_0000027441e58b20, L_0000027441e6f8f0, C4<>;
L_0000027441e6a2b0 .concat [ 2 5 0 0], L_0000027441e6d050, L_0000027441e6cc90;
L_0000027441e6a710 .concat [ 4 3 0 0], L_0000027441e6f350, L_0000027441e01338;
L_0000027441e68e10 .part L_0000027441e6b750, 1, 1;
L_0000027441e68a50 .part L_0000027441e69770, 0, 7;
L_0000027441e68730 .concat [ 16 35 0 0], L_0000027441e01578, L_0000027441dfb750;
L_0000027441e6a530 .part L_0000027441e58b90, 20, 1;
L_0000027441e69310 .part L_0000027441e58b90, 19, 1;
L_0000027441e69a90 .part L_0000027441e58b90, 18, 1;
L_0000027441e680f0 .part L_0000027441e58b90, 0, 18;
L_0000027441e6a030 .reduce/or L_0000027441e680f0;
L_0000027441e6a7b0 .concat [ 1 15 0 0], L_0000027441e59680, L_0000027441e015c0;
L_0000027441e68870 .part L_0000027441e58b90, 19, 16;
L_0000027441e69090 .concat [ 4 28 0 0], L_0000027441e6a350, L_0000027441e01698;
L_0000027441e68cd0 .cmp/gt 32, L_0000027441e016e0, L_0000027441e69090;
L_0000027441e69b30 .part L_0000027441e69d10, 0, 16;
L_0000027441e68af0 .part L_0000027441e58b90, 19, 16;
L_0000027441e69450 .functor MUXZ 16, L_0000027441e68af0, L_0000027441e69b30, L_0000027441e68cd0, C4<>;
L_0000027441e687d0 .arith/sub 16, L_0000027441e01728, L_0000027441e69450;
L_0000027441e68910 .functor MUXZ 16, L_0000027441e69450, L_0000027441e687d0, L_0000027441e6b4d0, C4<>;
L_0000027441e69bd0 .part L_0000027441e6fe90, 15, 1;
L_0000027441e68d70 .concat [ 15 1 0 0], L_0000027441e01770, L_0000027441d469a0;
L_0000027441e69db0 .part L_0000027441e68910, 1, 15;
L_0000027441e68230 .concat [ 15 1 0 0], L_0000027441e69db0, L_0000027441e6b4d0;
L_0000027441e69e50 .functor MUXZ 16, L_0000027441e68230, L_0000027441e68d70, L_0000027441e587a0, C4<>;
S_0000027441b76350 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0000027441b761c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0000027441bce980 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0000027441bce9b8 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0000027441e58b20 .functor BUFZ 16, L_0000027441e6fad0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000027441e01218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441d45c70_0 .net *"_ivl_10", 0 0, L_0000027441e01218;  1 drivers
v0000027441da5ae0_0 .net *"_ivl_5", 0 0, L_0000027441e6ffd0;  1 drivers
v0000027441da7700_0 .net *"_ivl_6", 15 0, L_0000027441e6fd50;  1 drivers
v0000027441da6e40_0 .net *"_ivl_8", 14 0, L_0000027441e6f990;  1 drivers
v0000027441da4fa0_0 .net "a", 15 0, L_0000027441e6fa30;  1 drivers
v0000027441da5f40_0 .net "b", 3 0, L_0000027441e6f350;  alias, 1 drivers
v0000027441da7020_0 .net "c", 15 0, L_0000027441e58b20;  alias, 1 drivers
v0000027441da63a0 .array "tmp", 0 3;
v0000027441da63a0_0 .net v0000027441da63a0 0, 15 0, L_0000027441e6fc10; 1 drivers
v0000027441da63a0_1 .net v0000027441da63a0 1, 15 0, L_0000027441e6f530; 1 drivers
v0000027441da63a0_2 .net v0000027441da63a0 2, 15 0, L_0000027441e6d2d0; 1 drivers
v0000027441da63a0_3 .net v0000027441da63a0 3, 15 0, L_0000027441e6fad0; 1 drivers
L_0000027441e6f3f0 .part L_0000027441e6f350, 1, 1;
L_0000027441e6d0f0 .part L_0000027441e6f350, 2, 1;
L_0000027441e6d410 .part L_0000027441e6f350, 3, 1;
L_0000027441e6ffd0 .part L_0000027441e6f350, 0, 1;
L_0000027441e6f990 .part L_0000027441e6fa30, 0, 15;
L_0000027441e6fd50 .concat [ 1 15 0 0], L_0000027441e01218, L_0000027441e6f990;
L_0000027441e6fc10 .functor MUXZ 16, L_0000027441e6fa30, L_0000027441e6fd50, L_0000027441e6ffd0, C4<>;
S_0000027441b83a30 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0000027441b76350;
 .timescale -9 -12;
P_0000027441d2b660 .param/l "i" 0 4 296, +C4<01>;
v0000027441d45310_0 .net *"_ivl_1", 0 0, L_0000027441e6f3f0;  1 drivers
v0000027441d453b0_0 .net *"_ivl_3", 15 0, L_0000027441e6f490;  1 drivers
v0000027441d44eb0_0 .net *"_ivl_5", 13 0, L_0000027441e6d7d0;  1 drivers
L_0000027441e01140 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027441d45450_0 .net *"_ivl_7", 1 0, L_0000027441e01140;  1 drivers
L_0000027441e6d7d0 .part L_0000027441e6fc10, 0, 14;
L_0000027441e6f490 .concat [ 2 14 0 0], L_0000027441e01140, L_0000027441e6d7d0;
L_0000027441e6f530 .functor MUXZ 16, L_0000027441e6fc10, L_0000027441e6f490, L_0000027441e6f3f0, C4<>;
S_0000027441b83bc0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0000027441b76350;
 .timescale -9 -12;
P_0000027441d2bce0 .param/l "i" 0 4 296, +C4<010>;
v0000027441d45630_0 .net *"_ivl_1", 0 0, L_0000027441e6d0f0;  1 drivers
v0000027441d45810_0 .net *"_ivl_3", 15 0, L_0000027441e6d870;  1 drivers
v0000027441d44e10_0 .net *"_ivl_5", 11 0, L_0000027441e6d230;  1 drivers
L_0000027441e01188 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000027441d458b0_0 .net *"_ivl_7", 3 0, L_0000027441e01188;  1 drivers
L_0000027441e6d230 .part L_0000027441e6f530, 0, 12;
L_0000027441e6d870 .concat [ 4 12 0 0], L_0000027441e01188, L_0000027441e6d230;
L_0000027441e6d2d0 .functor MUXZ 16, L_0000027441e6f530, L_0000027441e6d870, L_0000027441e6d0f0, C4<>;
S_0000027441b42cc0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0000027441b76350;
 .timescale -9 -12;
P_0000027441d2bd20 .param/l "i" 0 4 296, +C4<011>;
v0000027441d459f0_0 .net *"_ivl_1", 0 0, L_0000027441e6d410;  1 drivers
v0000027441d45a90_0 .net *"_ivl_3", 15 0, L_0000027441e6fb70;  1 drivers
v0000027441d45b30_0 .net *"_ivl_5", 7 0, L_0000027441e6d4b0;  1 drivers
L_0000027441e011d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000027441d45bd0_0 .net *"_ivl_7", 7 0, L_0000027441e011d0;  1 drivers
L_0000027441e6d4b0 .part L_0000027441e6d2d0, 0, 8;
L_0000027441e6fb70 .concat [ 8 8 0 0], L_0000027441e011d0, L_0000027441e6d4b0;
L_0000027441e6fad0 .functor MUXZ 16, L_0000027441e6d2d0, L_0000027441e6fb70, L_0000027441e6d410, C4<>;
S_0000027441b42e50 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0000027441b761c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0000027441bcf100 .param/l "N" 0 4 307, +C4<00000000000000000000000000010000>;
P_0000027441bcf138 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0000027441e59060 .functor BUFZ 16, L_0000027441e6c650, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000027441e00de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441da70c0_0 .net *"_ivl_10", 0 0, L_0000027441e00de0;  1 drivers
v0000027441da6620_0 .net *"_ivl_5", 0 0, L_0000027441e6b250;  1 drivers
v0000027441da5d60_0 .net *"_ivl_6", 15 0, L_0000027441e6c790;  1 drivers
v0000027441da5e00_0 .net *"_ivl_8", 14 0, L_0000027441e6b890;  1 drivers
v0000027441da6b20_0 .net "a", 15 0, L_0000027441dfb1b0;  alias, 1 drivers
v0000027441da6120_0 .net "b", 3 0, L_0000027441e59a00;  alias, 1 drivers
v0000027441da54a0_0 .net "c", 15 0, L_0000027441e59060;  alias, 1 drivers
v0000027441da5180 .array "tmp", 0 3;
v0000027441da5180_0 .net v0000027441da5180 0, 15 0, L_0000027441e6ce70; 1 drivers
v0000027441da5180_1 .net v0000027441da5180 1, 15 0, L_0000027441e6ad50; 1 drivers
v0000027441da5180_2 .net v0000027441da5180 2, 15 0, L_0000027441e6c1f0; 1 drivers
v0000027441da5180_3 .net v0000027441da5180 3, 15 0, L_0000027441e6c650; 1 drivers
L_0000027441e6bcf0 .part L_0000027441e59a00, 1, 1;
L_0000027441e6bd90 .part L_0000027441e59a00, 2, 1;
L_0000027441e6c6f0 .part L_0000027441e59a00, 3, 1;
L_0000027441e6b250 .part L_0000027441e59a00, 0, 1;
L_0000027441e6b890 .part L_0000027441dfb1b0, 1, 15;
L_0000027441e6c790 .concat [ 15 1 0 0], L_0000027441e6b890, L_0000027441e00de0;
L_0000027441e6ce70 .functor MUXZ 16, L_0000027441dfb1b0, L_0000027441e6c790, L_0000027441e6b250, C4<>;
S_0000027441b73fb0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0000027441b42e50;
 .timescale -9 -12;
P_0000027441d2bd60 .param/l "i" 0 4 317, +C4<01>;
v0000027441da6080_0 .net *"_ivl_1", 0 0, L_0000027441e6bcf0;  1 drivers
v0000027441da5360_0 .net *"_ivl_3", 15 0, L_0000027441e6b6b0;  1 drivers
v0000027441da69e0_0 .net *"_ivl_5", 13 0, L_0000027441e6c5b0;  1 drivers
L_0000027441e00d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027441da73e0_0 .net *"_ivl_7", 1 0, L_0000027441e00d08;  1 drivers
L_0000027441e6c5b0 .part L_0000027441e6ce70, 2, 14;
L_0000027441e6b6b0 .concat [ 14 2 0 0], L_0000027441e6c5b0, L_0000027441e00d08;
L_0000027441e6ad50 .functor MUXZ 16, L_0000027441e6ce70, L_0000027441e6b6b0, L_0000027441e6bcf0, C4<>;
S_0000027441b74140 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0000027441b42e50;
 .timescale -9 -12;
P_0000027441d2b720 .param/l "i" 0 4 317, +C4<010>;
v0000027441da7660_0 .net *"_ivl_1", 0 0, L_0000027441e6bd90;  1 drivers
v0000027441da5400_0 .net *"_ivl_3", 15 0, L_0000027441e6c150;  1 drivers
v0000027441da7340_0 .net *"_ivl_5", 11 0, L_0000027441e6cfb0;  1 drivers
L_0000027441e00d50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000027441da7480_0 .net *"_ivl_7", 3 0, L_0000027441e00d50;  1 drivers
L_0000027441e6cfb0 .part L_0000027441e6ad50, 4, 12;
L_0000027441e6c150 .concat [ 12 4 0 0], L_0000027441e6cfb0, L_0000027441e00d50;
L_0000027441e6c1f0 .functor MUXZ 16, L_0000027441e6ad50, L_0000027441e6c150, L_0000027441e6bd90, C4<>;
S_0000027441b825a0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0000027441b42e50;
 .timescale -9 -12;
P_0000027441d2b7a0 .param/l "i" 0 4 317, +C4<011>;
v0000027441da7520_0 .net *"_ivl_1", 0 0, L_0000027441e6c6f0;  1 drivers
v0000027441da5fe0_0 .net *"_ivl_3", 15 0, L_0000027441e6c3d0;  1 drivers
v0000027441da6ee0_0 .net *"_ivl_5", 7 0, L_0000027441e6c330;  1 drivers
L_0000027441e00d98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000027441da6a80_0 .net *"_ivl_7", 7 0, L_0000027441e00d98;  1 drivers
L_0000027441e6c330 .part L_0000027441e6c1f0, 8, 8;
L_0000027441e6c3d0 .concat [ 8 8 0 0], L_0000027441e6c330, L_0000027441e00d98;
L_0000027441e6c650 .functor MUXZ 16, L_0000027441e6c1f0, L_0000027441e6c3d0, L_0000027441e6c6f0, C4<>;
S_0000027441b82730 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0000027441b761c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 51 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 51 "c";
P_0000027441bce780 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000000110011>;
P_0000027441bce7b8 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0000027441e58b90 .functor BUFZ 51, L_0000027441e69270, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>;
L_0000027441e01530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441da5220_0 .net *"_ivl_10", 0 0, L_0000027441e01530;  1 drivers
v0000027441da7160_0 .net *"_ivl_5", 0 0, L_0000027441e682d0;  1 drivers
v0000027441da7200_0 .net *"_ivl_6", 50 0, L_0000027441e68410;  1 drivers
v0000027441da6bc0_0 .net *"_ivl_8", 49 0, L_0000027441e69950;  1 drivers
v0000027441da64e0_0 .net "a", 50 0, L_0000027441e68730;  1 drivers
v0000027441da72a0_0 .net "b", 3 0, L_0000027441e6a350;  alias, 1 drivers
v0000027441da52c0_0 .net "c", 50 0, L_0000027441e58b90;  alias, 1 drivers
v0000027441da6580 .array "tmp", 0 3;
v0000027441da6580_0 .net v0000027441da6580 0, 50 0, L_0000027441e699f0; 1 drivers
v0000027441da6580_1 .net v0000027441da6580 1, 50 0, L_0000027441e6a3f0; 1 drivers
v0000027441da6580_2 .net v0000027441da6580 2, 50 0, L_0000027441e6a5d0; 1 drivers
v0000027441da6580_3 .net v0000027441da6580 3, 50 0, L_0000027441e69270; 1 drivers
L_0000027441e693b0 .part L_0000027441e6a350, 1, 1;
L_0000027441e6a490 .part L_0000027441e6a350, 2, 1;
L_0000027441e69630 .part L_0000027441e6a350, 3, 1;
L_0000027441e682d0 .part L_0000027441e6a350, 0, 1;
L_0000027441e69950 .part L_0000027441e68730, 1, 50;
L_0000027441e68410 .concat [ 50 1 0 0], L_0000027441e69950, L_0000027441e01530;
L_0000027441e699f0 .functor MUXZ 51, L_0000027441e68730, L_0000027441e68410, L_0000027441e682d0, C4<>;
S_0000027441b76a50 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0000027441b82730;
 .timescale -9 -12;
P_0000027441d2bde0 .param/l "i" 0 4 317, +C4<01>;
v0000027441da5040_0 .net *"_ivl_1", 0 0, L_0000027441e693b0;  1 drivers
v0000027441da5540_0 .net *"_ivl_3", 50 0, L_0000027441e685f0;  1 drivers
v0000027441da50e0_0 .net *"_ivl_5", 48 0, L_0000027441e68550;  1 drivers
L_0000027441e01458 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027441da61c0_0 .net *"_ivl_7", 1 0, L_0000027441e01458;  1 drivers
L_0000027441e68550 .part L_0000027441e699f0, 2, 49;
L_0000027441e685f0 .concat [ 49 2 0 0], L_0000027441e68550, L_0000027441e01458;
L_0000027441e6a3f0 .functor MUXZ 51, L_0000027441e699f0, L_0000027441e685f0, L_0000027441e693b0, C4<>;
S_0000027441b76be0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0000027441b82730;
 .timescale -9 -12;
P_0000027441d2bee0 .param/l "i" 0 4 317, +C4<010>;
v0000027441da6da0_0 .net *"_ivl_1", 0 0, L_0000027441e6a490;  1 drivers
v0000027441da5ea0_0 .net *"_ivl_3", 50 0, L_0000027441e69f90;  1 drivers
v0000027441da6260_0 .net *"_ivl_5", 46 0, L_0000027441e68690;  1 drivers
L_0000027441e014a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000027441da6f80_0 .net *"_ivl_7", 3 0, L_0000027441e014a0;  1 drivers
L_0000027441e68690 .part L_0000027441e6a3f0, 4, 47;
L_0000027441e69f90 .concat [ 47 4 0 0], L_0000027441e68690, L_0000027441e014a0;
L_0000027441e6a5d0 .functor MUXZ 51, L_0000027441e6a3f0, L_0000027441e69f90, L_0000027441e6a490, C4<>;
S_0000027441b8e6f0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0000027441b82730;
 .timescale -9 -12;
P_0000027441d2b420 .param/l "i" 0 4 317, +C4<011>;
v0000027441da5900_0 .net *"_ivl_1", 0 0, L_0000027441e69630;  1 drivers
v0000027441da6300_0 .net *"_ivl_3", 50 0, L_0000027441e69ef0;  1 drivers
v0000027441da5b80_0 .net *"_ivl_5", 42 0, L_0000027441e68f50;  1 drivers
L_0000027441e014e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000027441da6d00_0 .net *"_ivl_7", 7 0, L_0000027441e014e8;  1 drivers
L_0000027441e68f50 .part L_0000027441e6a5d0, 8, 43;
L_0000027441e69ef0 .concat [ 43 8 0 0], L_0000027441e68f50, L_0000027441e014e8;
L_0000027441e69270 .functor MUXZ 51, L_0000027441e6a5d0, L_0000027441e69ef0, L_0000027441e69630, C4<>;
S_0000027441b8e880 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0000027441b761c0;
 .timescale -9 -12;
L_0000027441e000a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441da6c60_0 .net/2u *"_ivl_0", 0 0, L_0000027441e000a8;  1 drivers
L_0000027441dfb1b0 .concat [ 1 15 0 0], L_0000027441e000a8, L_0000027441e6b570;
S_0000027441da9770 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0000027441b761c0;
 .timescale -9 -12;
L_0000027441e000f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441da5c20_0 .net/2u *"_ivl_0", 0 0, L_0000027441e000f0;  1 drivers
L_0000027441dfbd90 .concat [ 1 15 0 0], L_0000027441e000f0, L_0000027441e6bbb0;
S_0000027441da9450 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0000027441b761c0;
 .timescale -9 -12;
L_0000027441d47f10 .functor NOT 1, L_0000027441dfcc90, C4<0>, C4<0>, C4<0>;
v0000027441da75c0_0 .net *"_ivl_0", 0 0, L_0000027441dfcc90;  1 drivers
v0000027441da55e0_0 .net *"_ivl_1", 0 0, L_0000027441d47f10;  1 drivers
v0000027441da5cc0_0 .net *"_ivl_3", 15 0, L_0000027441dfae90;  1 drivers
v0000027441da5680_0 .net *"_ivl_5", 0 0, L_0000027441dfb250;  1 drivers
v0000027441da5720_0 .net *"_ivl_6", 14 0, L_0000027441dfc5b0;  1 drivers
L_0000027441e00138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441da57c0_0 .net/2u *"_ivl_7", 0 0, L_0000027441e00138;  1 drivers
LS_0000027441dfae90_0_0 .concat [ 1 1 1 1], L_0000027441d47f10, L_0000027441d47f10, L_0000027441d47f10, L_0000027441d47f10;
LS_0000027441dfae90_0_4 .concat [ 1 1 1 1], L_0000027441d47f10, L_0000027441d47f10, L_0000027441d47f10, L_0000027441d47f10;
LS_0000027441dfae90_0_8 .concat [ 1 1 1 1], L_0000027441d47f10, L_0000027441d47f10, L_0000027441d47f10, L_0000027441d47f10;
LS_0000027441dfae90_0_12 .concat [ 1 1 1 1], L_0000027441d47f10, L_0000027441d47f10, L_0000027441d47f10, L_0000027441d47f10;
L_0000027441dfae90 .concat [ 4 4 4 4], LS_0000027441dfae90_0_0, LS_0000027441dfae90_0_4, LS_0000027441dfae90_0_8, LS_0000027441dfae90_0_12;
LS_0000027441dfb750_0_0 .concat [ 1 15 2 1], L_0000027441e00138, L_0000027441dfc5b0, L_0000027441e69c70, L_0000027441dfb250;
LS_0000027441dfb750_0_4 .concat [ 16 0 0 0], L_0000027441dfae90;
L_0000027441dfb750 .concat [ 19 16 0 0], LS_0000027441dfb750_0_0, LS_0000027441dfb750_0_4;
S_0000027441da9900 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0000027441b761c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0000027441bcfe80 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0000027441bcfeb8 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0000027441dbda50_0 .net "in", 15 0, L_0000027441e6cf10;  alias, 1 drivers
v0000027441dbde10_0 .net "out", 3 0, L_0000027441e6f350;  alias, 1 drivers
v0000027441dbcf10_0 .net "vld", 0 0, L_0000027441e59ca0;  1 drivers
S_0000027441da92c0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0000027441da9900;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441bce700 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0000027441bce738 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0000027441db7000_0 .net "in", 15 0, L_0000027441e6cf10;  alias, 1 drivers
v0000027441db7140_0 .net "out", 3 0, L_0000027441e6f350;  alias, 1 drivers
v0000027441dbdc30_0 .net "vld", 0 0, L_0000027441e59ca0;  alias, 1 drivers
L_0000027441e6f0d0 .part L_0000027441e6cf10, 0, 8;
L_0000027441e6f030 .part L_0000027441e6cf10, 8, 8;
S_0000027441da9a90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441da92c0;
 .timescale -9 -12;
L_0000027441e59ca0 .functor OR 1, L_0000027441e58dc0, L_0000027441e58e30, C4<0>, C4<0>;
L_0000027441e010f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441db6c40_0 .net/2u *"_ivl_4", 0 0, L_0000027441e010f8;  1 drivers
v0000027441db7960_0 .net *"_ivl_6", 3 0, L_0000027441e6d730;  1 drivers
v0000027441db7a00_0 .net *"_ivl_8", 3 0, L_0000027441e6f2b0;  1 drivers
v0000027441db67e0_0 .net "out_h", 2 0, L_0000027441e6e270;  1 drivers
v0000027441db6880_0 .net "out_l", 2 0, L_0000027441e6f210;  1 drivers
v0000027441db7c80_0 .net "out_vh", 0 0, L_0000027441e58e30;  1 drivers
v0000027441db7d20_0 .net "out_vl", 0 0, L_0000027441e58dc0;  1 drivers
L_0000027441e6d730 .concat [ 3 1 0 0], L_0000027441e6e270, L_0000027441e010f8;
L_0000027441e6f2b0 .concat [ 3 1 0 0], L_0000027441e6f210, L_0000027441e58dc0;
L_0000027441e6f350 .functor MUXZ 4, L_0000027441e6f2b0, L_0000027441e6d730, L_0000027441e58e30, C4<>;
S_0000027441da9c20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441da9a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441bcff00 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0000027441bcff38 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0000027441db4f80_0 .net "in", 7 0, L_0000027441e6f030;  1 drivers
v0000027441db46c0_0 .net "out", 2 0, L_0000027441e6e270;  alias, 1 drivers
v0000027441db5980_0 .net "vld", 0 0, L_0000027441e58e30;  alias, 1 drivers
L_0000027441e6ea90 .part L_0000027441e6f030, 0, 4;
L_0000027441e6f170 .part L_0000027441e6f030, 4, 4;
S_0000027441da9db0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441da9c20;
 .timescale -9 -12;
L_0000027441e58e30 .functor OR 1, L_0000027441e58650, L_0000027441e58180, C4<0>, C4<0>;
L_0000027441e010b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441db5ca0_0 .net/2u *"_ivl_4", 0 0, L_0000027441e010b0;  1 drivers
v0000027441db52a0_0 .net *"_ivl_6", 2 0, L_0000027441e6ef90;  1 drivers
v0000027441db5e80_0 .net *"_ivl_8", 2 0, L_0000027441e6dff0;  1 drivers
v0000027441db58e0_0 .net "out_h", 1 0, L_0000027441e6ebd0;  1 drivers
v0000027441db5f20_0 .net "out_l", 1 0, L_0000027441e6e8b0;  1 drivers
v0000027441db6380_0 .net "out_vh", 0 0, L_0000027441e58180;  1 drivers
v0000027441db6600_0 .net "out_vl", 0 0, L_0000027441e58650;  1 drivers
L_0000027441e6ef90 .concat [ 2 1 0 0], L_0000027441e6ebd0, L_0000027441e010b0;
L_0000027441e6dff0 .concat [ 2 1 0 0], L_0000027441e6e8b0, L_0000027441e58650;
L_0000027441e6e270 .functor MUXZ 3, L_0000027441e6dff0, L_0000027441e6ef90, L_0000027441e58180, C4<>;
S_0000027441da8fa0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441da9db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441bce880 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0000027441bce8b8 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0000027441da8e20_0 .net "in", 3 0, L_0000027441e6f170;  1 drivers
v0000027441da82e0_0 .net "out", 1 0, L_0000027441e6ebd0;  alias, 1 drivers
v0000027441da8420_0 .net "vld", 0 0, L_0000027441e58180;  alias, 1 drivers
L_0000027441e6edb0 .part L_0000027441e6f170, 0, 2;
L_0000027441e6dd70 .part L_0000027441e6f170, 2, 2;
S_0000027441da9130 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441da8fa0;
 .timescale -9 -12;
L_0000027441e58180 .functor OR 1, L_0000027441e6deb0, L_0000027441e6ee50, C4<0>, C4<0>;
L_0000027441e01068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441da8a60_0 .net/2u *"_ivl_4", 0 0, L_0000027441e01068;  1 drivers
v0000027441da86a0_0 .net *"_ivl_6", 1 0, L_0000027441e6eef0;  1 drivers
v0000027441da7980_0 .net *"_ivl_8", 1 0, L_0000027441e6df50;  1 drivers
v0000027441da81a0_0 .net "out_h", 0 0, L_0000027441e59b50;  1 drivers
v0000027441da8380_0 .net "out_l", 0 0, L_0000027441e59300;  1 drivers
v0000027441da7e80_0 .net "out_vh", 0 0, L_0000027441e6ee50;  1 drivers
v0000027441da8d80_0 .net "out_vl", 0 0, L_0000027441e6deb0;  1 drivers
L_0000027441e6eef0 .concat [ 1 1 0 0], L_0000027441e59b50, L_0000027441e01068;
L_0000027441e6df50 .concat [ 1 1 0 0], L_0000027441e59300, L_0000027441e6deb0;
L_0000027441e6ebd0 .functor MUXZ 2, L_0000027441e6df50, L_0000027441e6eef0, L_0000027441e6ee50, C4<>;
S_0000027441da95e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441da9130;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441bcea80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441bceab8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441da5a40_0 .net "in", 1 0, L_0000027441e6dd70;  1 drivers
v0000027441da6800_0 .net "out", 0 0, L_0000027441e59b50;  alias, 1 drivers
v0000027441da68a0_0 .net "vld", 0 0, L_0000027441e6ee50;  alias, 1 drivers
L_0000027441e6daf0 .part L_0000027441e6dd70, 1, 1;
L_0000027441e6eb30 .part L_0000027441e6dd70, 0, 1;
S_0000027441db2dd0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441da95e0;
 .timescale -9 -12;
L_0000027441e59ae0 .functor NOT 1, L_0000027441e6daf0, C4<0>, C4<0>, C4<0>;
L_0000027441e59b50 .functor AND 1, L_0000027441e59ae0, L_0000027441e6eb30, C4<1>, C4<1>;
v0000027441da5860_0 .net *"_ivl_2", 0 0, L_0000027441e6daf0;  1 drivers
v0000027441da6440_0 .net *"_ivl_3", 0 0, L_0000027441e59ae0;  1 drivers
v0000027441da66c0_0 .net *"_ivl_5", 0 0, L_0000027441e6eb30;  1 drivers
L_0000027441e6ee50 .reduce/or L_0000027441e6dd70;
S_0000027441db3d70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441da95e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441db3d70
v0000027441da59a0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0000027441da59a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441da59a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0000027441da59a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0000027441da59a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441da59a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000027441db2c40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441da9130;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441bcf700 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441bcf738 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441da7c00_0 .net "in", 1 0, L_0000027441e6edb0;  1 drivers
v0000027441da8ce0_0 .net "out", 0 0, L_0000027441e59300;  alias, 1 drivers
v0000027441da8240_0 .net "vld", 0 0, L_0000027441e6deb0;  alias, 1 drivers
L_0000027441e6dcd0 .part L_0000027441e6edb0, 1, 1;
L_0000027441e6f850 .part L_0000027441e6edb0, 0, 1;
S_0000027441db2600 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441db2c40;
 .timescale -9 -12;
L_0000027441e589d0 .functor NOT 1, L_0000027441e6dcd0, C4<0>, C4<0>, C4<0>;
L_0000027441e59300 .functor AND 1, L_0000027441e589d0, L_0000027441e6f850, C4<1>, C4<1>;
v0000027441da6940_0 .net *"_ivl_2", 0 0, L_0000027441e6dcd0;  1 drivers
v0000027441da8740_0 .net *"_ivl_3", 0 0, L_0000027441e589d0;  1 drivers
v0000027441da7de0_0 .net *"_ivl_5", 0 0, L_0000027441e6f850;  1 drivers
L_0000027441e6deb0 .reduce/or L_0000027441e6edb0;
S_0000027441db2f60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441db2c40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441db2f60
v0000027441da8060_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0000027441da8060_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441da8060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0000027441da8060_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0000027441da8060_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441da8060_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0000027441db1fc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441da8fa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441db1fc0
v0000027441da7f20_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0000027441da7f20_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441da7f20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v0000027441da7f20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0000027441da7f20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441da7f20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_0000027441db30f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441da9db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441bcf580 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0000027441bcf5b8 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0000027441db5520_0 .net "in", 3 0, L_0000027441e6ea90;  1 drivers
v0000027441db64c0_0 .net "out", 1 0, L_0000027441e6e8b0;  alias, 1 drivers
v0000027441db5840_0 .net "vld", 0 0, L_0000027441e58650;  alias, 1 drivers
L_0000027441e6e130 .part L_0000027441e6ea90, 0, 2;
L_0000027441e6dc30 .part L_0000027441e6ea90, 2, 2;
S_0000027441db22e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441db30f0;
 .timescale -9 -12;
L_0000027441e58650 .functor OR 1, L_0000027441e6e9f0, L_0000027441e6f710, C4<0>, C4<0>;
L_0000027441e01020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441da7b60_0 .net/2u *"_ivl_4", 0 0, L_0000027441e01020;  1 drivers
v0000027441da7d40_0 .net *"_ivl_6", 1 0, L_0000027441e6e1d0;  1 drivers
v0000027441db6420_0 .net *"_ivl_8", 1 0, L_0000027441e6f7b0;  1 drivers
v0000027441db57a0_0 .net "out_h", 0 0, L_0000027441e595a0;  1 drivers
v0000027441db3fe0_0 .net "out_l", 0 0, L_0000027441e59220;  1 drivers
v0000027441db53e0_0 .net "out_vh", 0 0, L_0000027441e6f710;  1 drivers
v0000027441db5b60_0 .net "out_vl", 0 0, L_0000027441e6e9f0;  1 drivers
L_0000027441e6e1d0 .concat [ 1 1 0 0], L_0000027441e595a0, L_0000027441e01020;
L_0000027441e6f7b0 .concat [ 1 1 0 0], L_0000027441e59220, L_0000027441e6e9f0;
L_0000027441e6e8b0 .functor MUXZ 2, L_0000027441e6f7b0, L_0000027441e6e1d0, L_0000027441e6f710, C4<>;
S_0000027441db2470 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441db22e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441bcf980 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441bcf9b8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441da87e0_0 .net "in", 1 0, L_0000027441e6dc30;  1 drivers
v0000027441da7ac0_0 .net "out", 0 0, L_0000027441e595a0;  alias, 1 drivers
v0000027441da8560_0 .net "vld", 0 0, L_0000027441e6f710;  alias, 1 drivers
L_0000027441e6e4f0 .part L_0000027441e6dc30, 1, 1;
L_0000027441e6d690 .part L_0000027441e6dc30, 0, 1;
S_0000027441db2920 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441db2470;
 .timescale -9 -12;
L_0000027441e59530 .functor NOT 1, L_0000027441e6e4f0, C4<0>, C4<0>, C4<0>;
L_0000027441e595a0 .functor AND 1, L_0000027441e59530, L_0000027441e6d690, C4<1>, C4<1>;
v0000027441da8880_0 .net *"_ivl_2", 0 0, L_0000027441e6e4f0;  1 drivers
v0000027441da77a0_0 .net *"_ivl_3", 0 0, L_0000027441e59530;  1 drivers
v0000027441da7840_0 .net *"_ivl_5", 0 0, L_0000027441e6d690;  1 drivers
L_0000027441e6f710 .reduce/or L_0000027441e6dc30;
S_0000027441db3280 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441db2470;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441db3280
v0000027441da8ba0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0000027441da8ba0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441da8ba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v0000027441da8ba0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v0000027441da8ba0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441da8ba0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_0000027441db2ab0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441db22e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441bcfa00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441bcfa38 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441da8c40_0 .net "in", 1 0, L_0000027441e6e130;  1 drivers
v0000027441da7ca0_0 .net "out", 0 0, L_0000027441e59220;  alias, 1 drivers
v0000027441da7a20_0 .net "vld", 0 0, L_0000027441e6e9f0;  alias, 1 drivers
L_0000027441e6db90 .part L_0000027441e6e130, 1, 1;
L_0000027441e6e450 .part L_0000027441e6e130, 0, 1;
S_0000027441db2150 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441db2ab0;
 .timescale -9 -12;
L_0000027441e58500 .functor NOT 1, L_0000027441e6db90, C4<0>, C4<0>, C4<0>;
L_0000027441e59220 .functor AND 1, L_0000027441e58500, L_0000027441e6e450, C4<1>, C4<1>;
v0000027441da78e0_0 .net *"_ivl_2", 0 0, L_0000027441e6db90;  1 drivers
v0000027441da8600_0 .net *"_ivl_3", 0 0, L_0000027441e58500;  1 drivers
v0000027441da8920_0 .net *"_ivl_5", 0 0, L_0000027441e6e450;  1 drivers
L_0000027441e6e9f0 .reduce/or L_0000027441e6e130;
S_0000027441db3410 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441db2ab0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441db3410
v0000027441da8b00_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0000027441da8b00_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441da8b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v0000027441da8b00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v0000027441da8b00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441da8b00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_0000027441db35a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441db30f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441db35a0
v0000027441db4bc0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0000027441db4bc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441db4bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v0000027441db4bc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v0000027441db4bc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441db4bc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_0000027441db2790 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441da9c20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441db2790
v0000027441db4080_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0000027441db4080_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441db4080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_7.14 ;
    %load/vec4 v0000027441db4080_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v0000027441db4080_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441db4080_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_7.14;
T_7.15 ;
    %end;
S_0000027441db3730 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441da9a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441bcf180 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0000027441bcf1b8 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0000027441db6ba0_0 .net "in", 7 0, L_0000027441e6f0d0;  1 drivers
v0000027441db7be0_0 .net "out", 2 0, L_0000027441e6f210;  alias, 1 drivers
v0000027441db7820_0 .net "vld", 0 0, L_0000027441e58dc0;  alias, 1 drivers
L_0000027441e6e950 .part L_0000027441e6f0d0, 0, 4;
L_0000027441e6d9b0 .part L_0000027441e6f0d0, 4, 4;
S_0000027441db38c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441db3730;
 .timescale -9 -12;
L_0000027441e58dc0 .functor OR 1, L_0000027441e58a40, L_0000027441e59a70, C4<0>, C4<0>;
L_0000027441e00fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441db6d80_0 .net/2u *"_ivl_4", 0 0, L_0000027441e00fd8;  1 drivers
v0000027441db78c0_0 .net *"_ivl_6", 2 0, L_0000027441e6e310;  1 drivers
v0000027441db6ec0_0 .net *"_ivl_8", 2 0, L_0000027441e6d5f0;  1 drivers
v0000027441db71e0_0 .net "out_h", 1 0, L_0000027441e6e090;  1 drivers
v0000027441db70a0_0 .net "out_l", 1 0, L_0000027441e6de10;  1 drivers
v0000027441db7500_0 .net "out_vh", 0 0, L_0000027441e59a70;  1 drivers
v0000027441db7780_0 .net "out_vl", 0 0, L_0000027441e58a40;  1 drivers
L_0000027441e6e310 .concat [ 2 1 0 0], L_0000027441e6e090, L_0000027441e00fd8;
L_0000027441e6d5f0 .concat [ 2 1 0 0], L_0000027441e6de10, L_0000027441e58a40;
L_0000027441e6f210 .functor MUXZ 3, L_0000027441e6d5f0, L_0000027441e6e310, L_0000027441e59a70, C4<>;
S_0000027441db3a50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441db38c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441bcfb80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0000027441bcfbb8 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0000027441db62e0_0 .net "in", 3 0, L_0000027441e6d9b0;  1 drivers
v0000027441db48a0_0 .net "out", 1 0, L_0000027441e6e090;  alias, 1 drivers
v0000027441db4e40_0 .net "vld", 0 0, L_0000027441e59a70;  alias, 1 drivers
L_0000027441e6d910 .part L_0000027441e6d9b0, 0, 2;
L_0000027441e6da50 .part L_0000027441e6d9b0, 2, 2;
S_0000027441db3be0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441db3a50;
 .timescale -9 -12;
L_0000027441e59a70 .functor OR 1, L_0000027441e6e590, L_0000027441e6e630, C4<0>, C4<0>;
L_0000027441e00f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441db5c00_0 .net/2u *"_ivl_4", 0 0, L_0000027441e00f90;  1 drivers
v0000027441db5160_0 .net *"_ivl_6", 1 0, L_0000027441e6f670;  1 drivers
v0000027441db6740_0 .net *"_ivl_8", 1 0, L_0000027441e6e770;  1 drivers
v0000027441db4ee0_0 .net "out_h", 0 0, L_0000027441e59990;  1 drivers
v0000027441db5d40_0 .net "out_l", 0 0, L_0000027441e58f10;  1 drivers
v0000027441db6240_0 .net "out_vh", 0 0, L_0000027441e6e630;  1 drivers
v0000027441db4120_0 .net "out_vl", 0 0, L_0000027441e6e590;  1 drivers
L_0000027441e6f670 .concat [ 1 1 0 0], L_0000027441e59990, L_0000027441e00f90;
L_0000027441e6e770 .concat [ 1 1 0 0], L_0000027441e58f10, L_0000027441e6e590;
L_0000027441e6e090 .functor MUXZ 2, L_0000027441e6e770, L_0000027441e6f670, L_0000027441e6e630, C4<>;
S_0000027441db8ad0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441db3be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441bcff80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441bcffb8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441db5ac0_0 .net "in", 1 0, L_0000027441e6da50;  1 drivers
v0000027441db4260_0 .net "out", 0 0, L_0000027441e59990;  alias, 1 drivers
v0000027441db66a0_0 .net "vld", 0 0, L_0000027441e6e630;  alias, 1 drivers
L_0000027441e6d550 .part L_0000027441e6da50, 1, 1;
L_0000027441e6e6d0 .part L_0000027441e6da50, 0, 1;
S_0000027441db8c60 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441db8ad0;
 .timescale -9 -12;
L_0000027441e58490 .functor NOT 1, L_0000027441e6d550, C4<0>, C4<0>, C4<0>;
L_0000027441e59990 .functor AND 1, L_0000027441e58490, L_0000027441e6e6d0, C4<1>, C4<1>;
v0000027441db4c60_0 .net *"_ivl_2", 0 0, L_0000027441e6d550;  1 drivers
v0000027441db4580_0 .net *"_ivl_3", 0 0, L_0000027441e58490;  1 drivers
v0000027441db6100_0 .net *"_ivl_5", 0 0, L_0000027441e6e6d0;  1 drivers
L_0000027441e6e630 .reduce/or L_0000027441e6da50;
S_0000027441db9110 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441db8ad0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441db9110
v0000027441db4620_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0000027441db4620_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441db4620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_8.16 ;
    %load/vec4 v0000027441db4620_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.17, 5;
    %load/vec4 v0000027441db4620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441db4620_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_8.16;
T_8.17 ;
    %end;
S_0000027441db9750 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441db3be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dbae70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441dbaea8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441db61a0_0 .net "in", 1 0, L_0000027441e6d910;  1 drivers
v0000027441db5660_0 .net "out", 0 0, L_0000027441e58f10;  alias, 1 drivers
v0000027441db4da0_0 .net "vld", 0 0, L_0000027441e6e590;  alias, 1 drivers
L_0000027441e6d370 .part L_0000027441e6d910, 1, 1;
L_0000027441e6e810 .part L_0000027441e6d910, 0, 1;
S_0000027441db8df0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441db9750;
 .timescale -9 -12;
L_0000027441e58960 .functor NOT 1, L_0000027441e6d370, C4<0>, C4<0>, C4<0>;
L_0000027441e58f10 .functor AND 1, L_0000027441e58960, L_0000027441e6e810, C4<1>, C4<1>;
v0000027441db5020_0 .net *"_ivl_2", 0 0, L_0000027441e6d370;  1 drivers
v0000027441db5480_0 .net *"_ivl_3", 0 0, L_0000027441e58960;  1 drivers
v0000027441db6560_0 .net *"_ivl_5", 0 0, L_0000027441e6e810;  1 drivers
L_0000027441e6e590 .reduce/or L_0000027441e6d910;
S_0000027441db8f80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441db9750;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441db8f80
v0000027441db4760_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0000027441db4760_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441db4760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_9.18 ;
    %load/vec4 v0000027441db4760_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.19, 5;
    %load/vec4 v0000027441db4760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441db4760_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_9.18;
T_9.19 ;
    %end;
S_0000027441db7fe0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441db3a50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441db7fe0
v0000027441db4800_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0000027441db4800_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441db4800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_10.20 ;
    %load/vec4 v0000027441db4800_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.21, 5;
    %load/vec4 v0000027441db4800_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441db4800_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_10.20;
T_10.21 ;
    %end;
S_0000027441db98e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441db38c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dba970 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0000027441dba9a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0000027441db7b40_0 .net "in", 3 0, L_0000027441e6e950;  1 drivers
v0000027441db6ce0_0 .net "out", 1 0, L_0000027441e6de10;  alias, 1 drivers
v0000027441db7460_0 .net "vld", 0 0, L_0000027441e58a40;  alias, 1 drivers
L_0000027441e6b430 .part L_0000027441e6e950, 0, 2;
L_0000027441e6e3b0 .part L_0000027441e6e950, 2, 2;
S_0000027441db9a70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441db98e0;
 .timescale -9 -12;
L_0000027441e58a40 .functor OR 1, L_0000027441e6acb0, L_0000027441e6b9d0, C4<0>, C4<0>;
L_0000027441e00f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441db76e0_0 .net/2u *"_ivl_4", 0 0, L_0000027441e00f48;  1 drivers
v0000027441db69c0_0 .net *"_ivl_6", 1 0, L_0000027441e6d190;  1 drivers
v0000027441db7280_0 .net *"_ivl_8", 1 0, L_0000027441e6ed10;  1 drivers
v0000027441db75a0_0 .net "out_h", 0 0, L_0000027441e591b0;  1 drivers
v0000027441db7320_0 .net "out_l", 0 0, L_0000027441e59920;  1 drivers
v0000027441db73c0_0 .net "out_vh", 0 0, L_0000027441e6b9d0;  1 drivers
v0000027441db7aa0_0 .net "out_vl", 0 0, L_0000027441e6acb0;  1 drivers
L_0000027441e6d190 .concat [ 1 1 0 0], L_0000027441e591b0, L_0000027441e00f48;
L_0000027441e6ed10 .concat [ 1 1 0 0], L_0000027441e59920, L_0000027441e6acb0;
L_0000027441e6de10 .functor MUXZ 2, L_0000027441e6ed10, L_0000027441e6d190, L_0000027441e6b9d0, C4<>;
S_0000027441db95c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441db9a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dbb8f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441dbb928 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441db5fc0_0 .net "in", 1 0, L_0000027441e6e3b0;  1 drivers
v0000027441db4300_0 .net "out", 0 0, L_0000027441e591b0;  alias, 1 drivers
v0000027441db43a0_0 .net "vld", 0 0, L_0000027441e6b9d0;  alias, 1 drivers
L_0000027441e6ec70 .part L_0000027441e6e3b0, 1, 1;
L_0000027441e6f5d0 .part L_0000027441e6e3b0, 0, 1;
S_0000027441db9c00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441db95c0;
 .timescale -9 -12;
L_0000027441e59140 .functor NOT 1, L_0000027441e6ec70, C4<0>, C4<0>, C4<0>;
L_0000027441e591b0 .functor AND 1, L_0000027441e59140, L_0000027441e6f5d0, C4<1>, C4<1>;
v0000027441db41c0_0 .net *"_ivl_2", 0 0, L_0000027441e6ec70;  1 drivers
v0000027441db4940_0 .net *"_ivl_3", 0 0, L_0000027441e59140;  1 drivers
v0000027441db5200_0 .net *"_ivl_5", 0 0, L_0000027441e6f5d0;  1 drivers
L_0000027441e6b9d0 .reduce/or L_0000027441e6e3b0;
S_0000027441db8940 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441db95c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441db8940
v0000027441db5340_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0000027441db5340_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441db5340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_11.22 ;
    %load/vec4 v0000027441db5340_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.23, 5;
    %load/vec4 v0000027441db5340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441db5340_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_11.22;
T_11.23 ;
    %end;
S_0000027441db9d90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441db9a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dbbe70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441dbbea8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441db5a20_0 .net "in", 1 0, L_0000027441e6b430;  1 drivers
v0000027441db7dc0_0 .net "out", 0 0, L_0000027441e59920;  alias, 1 drivers
v0000027441db7e60_0 .net "vld", 0 0, L_0000027441e6acb0;  alias, 1 drivers
L_0000027441e6b390 .part L_0000027441e6b430, 1, 1;
L_0000027441e6b7f0 .part L_0000027441e6b430, 0, 1;
S_0000027441db87b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441db9d90;
 .timescale -9 -12;
L_0000027441e58ab0 .functor NOT 1, L_0000027441e6b390, C4<0>, C4<0>, C4<0>;
L_0000027441e59920 .functor AND 1, L_0000027441e58ab0, L_0000027441e6b7f0, C4<1>, C4<1>;
v0000027441db4440_0 .net *"_ivl_2", 0 0, L_0000027441e6b390;  1 drivers
v0000027441db44e0_0 .net *"_ivl_3", 0 0, L_0000027441e58ab0;  1 drivers
v0000027441db5700_0 .net *"_ivl_5", 0 0, L_0000027441e6b7f0;  1 drivers
L_0000027441e6acb0 .reduce/or L_0000027441e6b430;
S_0000027441db8490 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441db9d90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441db8490
v0000027441db4b20_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0000027441db4b20_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441db4b20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_12.24 ;
    %load/vec4 v0000027441db4b20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.25, 5;
    %load/vec4 v0000027441db4b20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441db4b20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_12.24;
T_12.25 ;
    %end;
S_0000027441db92a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441db98e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441db92a0
v0000027441db6920_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0000027441db6920_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441db6920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_13.26 ;
    %load/vec4 v0000027441db6920_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.27, 5;
    %load/vec4 v0000027441db6920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441db6920_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_13.26;
T_13.27 ;
    %end;
S_0000027441db8170 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441db3730;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441db8170
v0000027441db6f60_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0000027441db6f60_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441db6f60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_14.28 ;
    %load/vec4 v0000027441db6f60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.29, 5;
    %load/vec4 v0000027441db6f60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441db6f60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_14.28;
T_14.29 ;
    %end;
S_0000027441db8300 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441da92c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441db8300
v0000027441db6e20_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.log2 ;
    %load/vec4 v0000027441db6e20_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441db6e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_15.30 ;
    %load/vec4 v0000027441db6e20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.31, 5;
    %load/vec4 v0000027441db6e20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441db6e20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_15.30;
T_15.31 ;
    %end;
S_0000027441db9430 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0000027441da9900;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441db9430
v0000027441dbe450_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.log2 ;
    %load/vec4 v0000027441dbe450_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dbe450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_16.32 ;
    %load/vec4 v0000027441dbe450_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.33, 5;
    %load/vec4 v0000027441dbe450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dbe450_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_16.32;
T_16.33 ;
    %end;
S_0000027441db8620 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0000027441b761c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441db8620
v0000027441dbc330_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.log2 ;
    %load/vec4 v0000027441dbc330_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dbc330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_17.34 ;
    %load/vec4 v0000027441dbc330_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.35, 5;
    %load/vec4 v0000027441dbc330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dbc330_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_17.34;
T_17.35 ;
    %end;
S_0000027441dc0330 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0000027441b761c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0000027441d2cde0 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0000027441e012a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dbe270_0 .net/2u *"_ivl_0", 0 0, L_0000027441e012a8;  1 drivers
L_0000027441e012f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dbe6d0_0 .net/2u *"_ivl_4", 0 0, L_0000027441e012f0;  1 drivers
v0000027441dbdcd0_0 .net "a", 6 0, L_0000027441e6a2b0;  1 drivers
v0000027441dbc5b0_0 .net "ain", 7 0, L_0000027441e6ff30;  1 drivers
v0000027441dbd7d0_0 .net "b", 6 0, L_0000027441e6a710;  1 drivers
v0000027441dbdd70_0 .net "bin", 7 0, L_0000027441e69810;  1 drivers
v0000027441dbdeb0_0 .net "c", 7 0, L_0000027441e696d0;  alias, 1 drivers
L_0000027441e6ff30 .concat [ 7 1 0 0], L_0000027441e6a2b0, L_0000027441e012a8;
L_0000027441e69810 .concat [ 7 1 0 0], L_0000027441e6a710, L_0000027441e012f0;
S_0000027441dc07e0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0000027441dc0330;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0000027441d2c660 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0000027441dbe1d0_0 .net "a", 7 0, L_0000027441e6ff30;  alias, 1 drivers
v0000027441dbc010_0 .net "b", 7 0, L_0000027441e69810;  alias, 1 drivers
v0000027441dbd410_0 .net "c", 7 0, L_0000027441e696d0;  alias, 1 drivers
L_0000027441e696d0 .arith/sub 8, L_0000027441e6ff30, L_0000027441e69810;
S_0000027441dc0970 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0000027441b761c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0000027441d2c8e0 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0000027441e00a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dbe090_0 .net/2u *"_ivl_0", 0 0, L_0000027441e00a80;  1 drivers
v0000027441dbe3b0_0 .net *"_ivl_11", 4 0, L_0000027441e6b110;  1 drivers
v0000027441dbe770_0 .net *"_ivl_2", 4 0, L_0000027441e6adf0;  1 drivers
L_0000027441e00ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dbe130_0 .net/2u *"_ivl_4", 0 0, L_0000027441e00ac8;  1 drivers
v0000027441dbc0b0_0 .net *"_ivl_6", 4 0, L_0000027441e6b610;  1 drivers
L_0000027441e00b10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027441dbcfb0_0 .net *"_ivl_8", 4 0, L_0000027441e00b10;  1 drivers
v0000027441dbd910_0 .net "rc", 0 0, L_0000027441e6b1b0;  alias, 1 drivers
v0000027441dbc3d0_0 .net "regime", 3 0, L_0000027441e6bb10;  alias, 1 drivers
v0000027441dbe630_0 .net "regime_N", 4 0, L_0000027441e6cc90;  alias, 1 drivers
L_0000027441e6adf0 .concat [ 4 1 0 0], L_0000027441e6bb10, L_0000027441e00a80;
L_0000027441e6b610 .concat [ 4 1 0 0], L_0000027441e6bb10, L_0000027441e00ac8;
L_0000027441e6b110 .arith/sub 5, L_0000027441e00b10, L_0000027441e6b610;
L_0000027441e6cc90 .functor MUXZ 5, L_0000027441e6b110, L_0000027441e6adf0, L_0000027441e6b1b0, C4<>;
S_0000027441dc0fb0 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0000027441b761c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0000027441d2d120 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0000027441e00b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dbc510_0 .net/2u *"_ivl_0", 0 0, L_0000027441e00b58;  1 drivers
v0000027441dbc150_0 .net *"_ivl_11", 4 0, L_0000027441e6bf70;  1 drivers
v0000027441dbd050_0 .net *"_ivl_2", 4 0, L_0000027441e6c830;  1 drivers
L_0000027441e00ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dbe4f0_0 .net/2u *"_ivl_4", 0 0, L_0000027441e00ba0;  1 drivers
v0000027441dbcbf0_0 .net *"_ivl_6", 4 0, L_0000027441e6cab0;  1 drivers
L_0000027441e00be8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027441dbc8d0_0 .net *"_ivl_8", 4 0, L_0000027441e00be8;  1 drivers
v0000027441dbd0f0_0 .net "rc", 0 0, L_0000027441e6afd0;  alias, 1 drivers
v0000027441dbe310_0 .net "regime", 3 0, L_0000027441e6bed0;  alias, 1 drivers
v0000027441dbd370_0 .net "regime_N", 4 0, L_0000027441e6be30;  alias, 1 drivers
L_0000027441e6c830 .concat [ 4 1 0 0], L_0000027441e6bed0, L_0000027441e00b58;
L_0000027441e6cab0 .concat [ 4 1 0 0], L_0000027441e6bed0, L_0000027441e00ba0;
L_0000027441e6bf70 .arith/sub 5, L_0000027441e00be8, L_0000027441e6cab0;
L_0000027441e6be30 .functor MUXZ 5, L_0000027441e6bf70, L_0000027441e6c830, L_0000027441e6afd0, C4<>;
S_0000027441dc1460 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0000027441b761c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 8 "c";
P_0000027441d2c5a0 .param/l "N" 0 4 244, C4<0000000000000000000000000000000111>;
v0000027441dbd190_0 .net *"_ivl_0", 7 0, L_0000027441e6a170;  1 drivers
L_0000027441e01380 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000027441dbe590_0 .net *"_ivl_3", 6 0, L_0000027441e01380;  1 drivers
v0000027441dbc650_0 .net "a", 7 0, L_0000027441e696d0;  alias, 1 drivers
v0000027441dbd230_0 .net "c", 7 0, L_0000027441e69770;  alias, 1 drivers
v0000027441dbd870_0 .net "mant_ovf", 0 0, L_0000027441e68e10;  1 drivers
L_0000027441e6a170 .concat [ 1 7 0 0], L_0000027441e68e10, L_0000027441e01380;
L_0000027441e69770 .arith/sum 8, L_0000027441e696d0, L_0000027441e6a170;
S_0000027441dc1140 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0000027441b761c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 17 "c";
P_0000027441d2cee0 .param/l "N" 0 4 231, +C4<00000000000000000000000000010000>;
v0000027441dbcdd0_0 .net "a", 15 0, L_0000027441dfbd90;  alias, 1 drivers
v0000027441dbdb90_0 .net "b", 15 0, L_0000027441e59060;  alias, 1 drivers
v0000027441dbce70_0 .net "c", 16 0, L_0000027441e6cb50;  alias, 1 drivers
v0000027441dbf030_0 .net "c_add", 16 0, L_0000027441e6c8d0;  1 drivers
v0000027441dbf7b0_0 .net "c_sub", 16 0, L_0000027441e6aa30;  1 drivers
v0000027441dbf210_0 .net "op", 0 0, L_0000027441e590d0;  alias, 1 drivers
L_0000027441e6cb50 .functor MUXZ 17, L_0000027441e6aa30, L_0000027441e6c8d0, L_0000027441e590d0, C4<>;
S_0000027441dc1910 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0000027441dc1140;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0000027441d2c860 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0000027441e00e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dbd9b0_0 .net/2u *"_ivl_0", 0 0, L_0000027441e00e28;  1 drivers
L_0000027441e00e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dbd550_0 .net/2u *"_ivl_4", 0 0, L_0000027441e00e70;  1 drivers
v0000027441dbd5f0_0 .net "a", 15 0, L_0000027441dfbd90;  alias, 1 drivers
v0000027441dbc290_0 .net "ain", 16 0, L_0000027441e6a8f0;  1 drivers
v0000027441dbc470_0 .net "b", 15 0, L_0000027441e59060;  alias, 1 drivers
v0000027441dbc6f0_0 .net "bin", 16 0, L_0000027441e6b2f0;  1 drivers
v0000027441dbd690_0 .net "c", 16 0, L_0000027441e6c8d0;  alias, 1 drivers
L_0000027441e6a8f0 .concat [ 16 1 0 0], L_0000027441dfbd90, L_0000027441e00e28;
L_0000027441e6b2f0 .concat [ 16 1 0 0], L_0000027441e59060, L_0000027441e00e70;
S_0000027441dc0010 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0000027441dc1910;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0000027441d2c6a0 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0000027441dbd4b0_0 .net "a", 16 0, L_0000027441e6a8f0;  alias, 1 drivers
v0000027441dbc1f0_0 .net "b", 16 0, L_0000027441e6b2f0;  alias, 1 drivers
v0000027441dbd2d0_0 .net "c", 16 0, L_0000027441e6c8d0;  alias, 1 drivers
L_0000027441e6c8d0 .arith/sum 17, L_0000027441e6a8f0, L_0000027441e6b2f0;
S_0000027441dc04c0 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0000027441dc1140;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0000027441d2cd20 .param/l "N" 0 4 195, +C4<00000000000000000000000000010000>;
L_0000027441e00eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dbc970_0 .net/2u *"_ivl_0", 0 0, L_0000027441e00eb8;  1 drivers
L_0000027441e00f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dbca10_0 .net/2u *"_ivl_4", 0 0, L_0000027441e00f00;  1 drivers
v0000027441dbdaf0_0 .net "a", 15 0, L_0000027441dfbd90;  alias, 1 drivers
v0000027441dbcab0_0 .net "ain", 16 0, L_0000027441e6ab70;  1 drivers
v0000027441dbcb50_0 .net "b", 15 0, L_0000027441e59060;  alias, 1 drivers
v0000027441dbcc90_0 .net "bin", 16 0, L_0000027441e6ca10;  1 drivers
v0000027441dbcd30_0 .net "c", 16 0, L_0000027441e6aa30;  alias, 1 drivers
L_0000027441e6ab70 .concat [ 16 1 0 0], L_0000027441dfbd90, L_0000027441e00eb8;
L_0000027441e6ca10 .concat [ 16 1 0 0], L_0000027441e59060, L_0000027441e00f00;
S_0000027441dc1aa0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0000027441dc04c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0000027441d2c4a0 .param/l "N" 0 4 215, +C4<00000000000000000000000000010000>;
v0000027441dbc790_0 .net "a", 16 0, L_0000027441e6ab70;  alias, 1 drivers
v0000027441dbd730_0 .net "b", 16 0, L_0000027441e6ca10;  alias, 1 drivers
v0000027441dbc830_0 .net "c", 16 0, L_0000027441e6aa30;  alias, 1 drivers
L_0000027441e6aa30 .arith/sub 17, L_0000027441e6ab70, L_0000027441e6ca10;
S_0000027441dc01a0 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0000027441b761c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0000027441d2cc60 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0000027441e01608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dbf850_0 .net/2u *"_ivl_0", 0 0, L_0000027441e01608;  1 drivers
L_0000027441e01650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dbf350_0 .net/2u *"_ivl_4", 0 0, L_0000027441e01650;  1 drivers
v0000027441dbf990_0 .net "a", 15 0, L_0000027441e68870;  1 drivers
v0000027441dbf2b0_0 .net "ain", 16 0, L_0000027441e6a850;  1 drivers
v0000027441dbeef0_0 .net "b", 15 0, L_0000027441e6a7b0;  alias, 1 drivers
v0000027441dbfad0_0 .net "bin", 16 0, L_0000027441e68190;  1 drivers
v0000027441dbfb70_0 .net "c", 16 0, L_0000027441e69d10;  alias, 1 drivers
L_0000027441e6a850 .concat [ 16 1 0 0], L_0000027441e68870, L_0000027441e01608;
L_0000027441e68190 .concat [ 16 1 0 0], L_0000027441e6a7b0, L_0000027441e01650;
S_0000027441dc0650 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0000027441dc01a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0000027441d2d220 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0000027441dbf3f0_0 .net "a", 16 0, L_0000027441e6a850;  alias, 1 drivers
v0000027441dbf8f0_0 .net "b", 16 0, L_0000027441e68190;  alias, 1 drivers
v0000027441dbfa30_0 .net "c", 16 0, L_0000027441e69d10;  alias, 1 drivers
L_0000027441e69d10 .arith/sum 17, L_0000027441e6a850, L_0000027441e68190;
S_0000027441dc0b00 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0000027441b761c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0000027441b699b0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0000027441b699e8 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0000027441b69a20 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0000027441d47880 .functor BUFZ 16, L_0000027441dfbcf0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000027441d478f0 .functor NOT 16, L_0000027441d47880, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000027441e00408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000027441d473b0 .functor XOR 1, L_0000027441dfc970, L_0000027441e00408, C4<0>, C4<0>;
v0000027441dd3a10_0 .net/2u *"_ivl_10", 0 0, L_0000027441e00408;  1 drivers
v0000027441dd26b0_0 .net *"_ivl_12", 0 0, L_0000027441d473b0;  1 drivers
L_0000027441e00450 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000027441dd3d30_0 .net/2u *"_ivl_16", 3 0, L_0000027441e00450;  1 drivers
v0000027441dd3dd0_0 .net *"_ivl_18", 3 0, L_0000027441dfe310;  1 drivers
v0000027441dd3fb0_0 .net *"_ivl_23", 13 0, L_0000027441dfd870;  1 drivers
L_0000027441e005b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027441dd2110_0 .net/2u *"_ivl_24", 1 0, L_0000027441e005b8;  1 drivers
v0000027441dd4050_0 .net *"_ivl_4", 15 0, L_0000027441d478f0;  1 drivers
v0000027441dd40f0_0 .net *"_ivl_9", 14 0, L_0000027441dfe6d0;  1 drivers
v0000027441dd2930_0 .net "exp", 1 0, L_0000027441dfd190;  alias, 1 drivers
v0000027441dd21b0_0 .net "in", 15 0, L_0000027441dfbcf0;  alias, 1 drivers
v0000027441dd2250_0 .net "k", 3 0, L_0000027441dfdeb0;  1 drivers
v0000027441dd22f0_0 .net "mant", 13 0, L_0000027441dfed10;  alias, 1 drivers
v0000027441dd2750_0 .net "rc", 0 0, L_0000027441dfc970;  alias, 1 drivers
v0000027441dd27f0_0 .net "regime", 3 0, L_0000027441dfdb90;  alias, 1 drivers
v0000027441dd6d50_0 .net "xin", 15 0, L_0000027441d47880;  1 drivers
v0000027441dd4d70_0 .net "xin_r", 15 0, L_0000027441dfc8d0;  1 drivers
v0000027441dd6210_0 .net "xin_tmp", 15 0, L_0000027441d47490;  1 drivers
L_0000027441dfc970 .part L_0000027441d47880, 14, 1;
L_0000027441dfc8d0 .functor MUXZ 16, L_0000027441d47880, L_0000027441d478f0, L_0000027441dfc970, C4<>;
L_0000027441dfe6d0 .part L_0000027441dfc8d0, 0, 15;
L_0000027441dfe810 .concat [ 1 15 0 0], L_0000027441d473b0, L_0000027441dfe6d0;
L_0000027441dfe310 .arith/sub 4, L_0000027441dfdeb0, L_0000027441e00450;
L_0000027441dfdb90 .functor MUXZ 4, L_0000027441dfdeb0, L_0000027441dfe310, L_0000027441dfc970, C4<>;
L_0000027441dfd870 .part L_0000027441d47880, 0, 14;
L_0000027441dfd410 .concat [ 2 14 0 0], L_0000027441e005b8, L_0000027441dfd870;
L_0000027441dfd190 .part L_0000027441d47490, 14, 2;
L_0000027441dfed10 .part L_0000027441d47490, 0, 14;
S_0000027441dc0c90 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0000027441dc0b00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441dc0c90
v0000027441dbf5d0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.log2 ;
    %load/vec4 v0000027441dbf5d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dbf5d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_18.36 ;
    %load/vec4 v0000027441dbf5d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_18.37, 5;
    %load/vec4 v0000027441dbf5d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dbf5d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_18.36;
T_18.37 ;
    %end;
S_0000027441dc12d0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0000027441dc0b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0000027441dbb070 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0000027441dbb0a8 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0000027441d47490 .functor BUFZ 16, L_0000027441dfebd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000027441e00570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dbf530_0 .net *"_ivl_10", 0 0, L_0000027441e00570;  1 drivers
v0000027441dbf670_0 .net *"_ivl_5", 0 0, L_0000027441dfea90;  1 drivers
v0000027441dbe810_0 .net *"_ivl_6", 15 0, L_0000027441dfdf50;  1 drivers
v0000027441dbe950_0 .net *"_ivl_8", 14 0, L_0000027441dff030;  1 drivers
v0000027441dbeb30_0 .net "a", 15 0, L_0000027441dfd410;  1 drivers
v0000027441dbe8b0_0 .net "b", 3 0, L_0000027441dfdeb0;  alias, 1 drivers
v0000027441dbe9f0_0 .net "c", 15 0, L_0000027441d47490;  alias, 1 drivers
v0000027441dbec70 .array "tmp", 0 3;
v0000027441dbec70_0 .net v0000027441dbec70 0, 15 0, L_0000027441dfeb30; 1 drivers
v0000027441dbec70_1 .net v0000027441dbec70 1, 15 0, L_0000027441dfe950; 1 drivers
v0000027441dbec70_2 .net v0000027441dbec70 2, 15 0, L_0000027441dfe1d0; 1 drivers
v0000027441dbec70_3 .net v0000027441dbec70 3, 15 0, L_0000027441dfebd0; 1 drivers
L_0000027441dfe8b0 .part L_0000027441dfdeb0, 1, 1;
L_0000027441dfda50 .part L_0000027441dfdeb0, 2, 1;
L_0000027441dfe9f0 .part L_0000027441dfdeb0, 3, 1;
L_0000027441dfea90 .part L_0000027441dfdeb0, 0, 1;
L_0000027441dff030 .part L_0000027441dfd410, 0, 15;
L_0000027441dfdf50 .concat [ 1 15 0 0], L_0000027441e00570, L_0000027441dff030;
L_0000027441dfeb30 .functor MUXZ 16, L_0000027441dfd410, L_0000027441dfdf50, L_0000027441dfea90, C4<>;
S_0000027441dc1c30 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0000027441dc12d0;
 .timescale -9 -12;
P_0000027441d2c8a0 .param/l "i" 0 4 296, +C4<01>;
v0000027441dbf490_0 .net *"_ivl_1", 0 0, L_0000027441dfe8b0;  1 drivers
v0000027441dbea90_0 .net *"_ivl_3", 15 0, L_0000027441dff7b0;  1 drivers
v0000027441dbfcb0_0 .net *"_ivl_5", 13 0, L_0000027441dff350;  1 drivers
L_0000027441e00498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027441dbedb0_0 .net *"_ivl_7", 1 0, L_0000027441e00498;  1 drivers
L_0000027441dff350 .part L_0000027441dfeb30, 0, 14;
L_0000027441dff7b0 .concat [ 2 14 0 0], L_0000027441e00498, L_0000027441dff350;
L_0000027441dfe950 .functor MUXZ 16, L_0000027441dfeb30, L_0000027441dff7b0, L_0000027441dfe8b0, C4<>;
S_0000027441dc0e20 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0000027441dc12d0;
 .timescale -9 -12;
P_0000027441d2cf60 .param/l "i" 0 4 296, +C4<010>;
v0000027441dbed10_0 .net *"_ivl_1", 0 0, L_0000027441dfda50;  1 drivers
v0000027441dbee50_0 .net *"_ivl_3", 15 0, L_0000027441dff530;  1 drivers
v0000027441dbfc10_0 .net *"_ivl_5", 11 0, L_0000027441dfeef0;  1 drivers
L_0000027441e004e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000027441dbf710_0 .net *"_ivl_7", 3 0, L_0000027441e004e0;  1 drivers
L_0000027441dfeef0 .part L_0000027441dfe950, 0, 12;
L_0000027441dff530 .concat [ 4 12 0 0], L_0000027441e004e0, L_0000027441dfeef0;
L_0000027441dfe1d0 .functor MUXZ 16, L_0000027441dfe950, L_0000027441dff530, L_0000027441dfda50, C4<>;
S_0000027441dc1dc0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0000027441dc12d0;
 .timescale -9 -12;
P_0000027441d2cca0 .param/l "i" 0 4 296, +C4<011>;
v0000027441dbf0d0_0 .net *"_ivl_1", 0 0, L_0000027441dfe9f0;  1 drivers
v0000027441dbfd50_0 .net *"_ivl_3", 15 0, L_0000027441dfdd70;  1 drivers
v0000027441dbfdf0_0 .net *"_ivl_5", 7 0, L_0000027441dfdaf0;  1 drivers
L_0000027441e00528 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000027441dbfe90_0 .net *"_ivl_7", 7 0, L_0000027441e00528;  1 drivers
L_0000027441dfdaf0 .part L_0000027441dfe1d0, 0, 8;
L_0000027441dfdd70 .concat [ 8 8 0 0], L_0000027441e00528, L_0000027441dfdaf0;
L_0000027441dfebd0 .functor MUXZ 16, L_0000027441dfe1d0, L_0000027441dfdd70, L_0000027441dfe9f0, C4<>;
S_0000027441dc15f0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0000027441dc0b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0000027441dbb3f0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0000027441dbb428 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0000027441dd3c90_0 .net "in", 15 0, L_0000027441dfe810;  1 drivers
v0000027441dd2570_0 .net "out", 3 0, L_0000027441dfdeb0;  alias, 1 drivers
v0000027441dd3970_0 .net "vld", 0 0, L_0000027441d47420;  1 drivers
S_0000027441dc1780 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0000027441dc15f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dbaaf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0000027441dbab28 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0000027441dd3150_0 .net "in", 15 0, L_0000027441dfe810;  alias, 1 drivers
v0000027441dd3e70_0 .net "out", 3 0, L_0000027441dfdeb0;  alias, 1 drivers
v0000027441dd2070_0 .net "vld", 0 0, L_0000027441d47420;  alias, 1 drivers
L_0000027441dfb110 .part L_0000027441dfe810, 0, 8;
L_0000027441dfd9b0 .part L_0000027441dfe810, 8, 8;
S_0000027441dcb7a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441dc1780;
 .timescale -9 -12;
L_0000027441d47420 .functor OR 1, L_0000027441d47c70, L_0000027441d472d0, C4<0>, C4<0>;
L_0000027441e003c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dd2cf0_0 .net/2u *"_ivl_4", 0 0, L_0000027441e003c0;  1 drivers
v0000027441dd3790_0 .net *"_ivl_6", 3 0, L_0000027441dfec70;  1 drivers
v0000027441dd3650_0 .net *"_ivl_8", 3 0, L_0000027441dfe450;  1 drivers
v0000027441dd44b0_0 .net "out_h", 2 0, L_0000027441dff2b0;  1 drivers
v0000027441dd2d90_0 .net "out_l", 2 0, L_0000027441dfbb10;  1 drivers
v0000027441dd4370_0 .net "out_vh", 0 0, L_0000027441d472d0;  1 drivers
v0000027441dd2610_0 .net "out_vl", 0 0, L_0000027441d47c70;  1 drivers
L_0000027441dfec70 .concat [ 3 1 0 0], L_0000027441dff2b0, L_0000027441e003c0;
L_0000027441dfe450 .concat [ 3 1 0 0], L_0000027441dfbb10, L_0000027441d47c70;
L_0000027441dfdeb0 .functor MUXZ 4, L_0000027441dfe450, L_0000027441dfec70, L_0000027441d472d0, C4<>;
S_0000027441dcb930 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441dcb7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dbb970 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0000027441dbb9a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0000027441dcc5f0_0 .net "in", 7 0, L_0000027441dfd9b0;  1 drivers
v0000027441dcf2f0_0 .net "out", 2 0, L_0000027441dff2b0;  alias, 1 drivers
v0000027441dcf9d0_0 .net "vld", 0 0, L_0000027441d472d0;  alias, 1 drivers
L_0000027441dfe270 .part L_0000027441dfd9b0, 0, 4;
L_0000027441dfd230 .part L_0000027441dfd9b0, 4, 4;
S_0000027441dcb2f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441dcb930;
 .timescale -9 -12;
L_0000027441d472d0 .functor OR 1, L_0000027441d470a0, L_0000027441d47180, C4<0>, C4<0>;
L_0000027441e00378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dcc190_0 .net/2u *"_ivl_4", 0 0, L_0000027441e00378;  1 drivers
v0000027441dcd770_0 .net *"_ivl_6", 2 0, L_0000027441dfe630;  1 drivers
v0000027441dcc9b0_0 .net *"_ivl_8", 2 0, L_0000027441dff710;  1 drivers
v0000027441dcc230_0 .net "out_h", 1 0, L_0000027441dfe130;  1 drivers
v0000027441dcd810_0 .net "out_l", 1 0, L_0000027441dfd7d0;  1 drivers
v0000027441dcc2d0_0 .net "out_vh", 0 0, L_0000027441d47180;  1 drivers
v0000027441dcd8b0_0 .net "out_vl", 0 0, L_0000027441d470a0;  1 drivers
L_0000027441dfe630 .concat [ 2 1 0 0], L_0000027441dfe130, L_0000027441e00378;
L_0000027441dff710 .concat [ 2 1 0 0], L_0000027441dfd7d0, L_0000027441d470a0;
L_0000027441dff2b0 .functor MUXZ 3, L_0000027441dff710, L_0000027441dfe630, L_0000027441d47180, C4<>;
S_0000027441dcbac0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441dcb2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dba8f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0000027441dba928 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0000027441dce7b0_0 .net "in", 3 0, L_0000027441dfd230;  1 drivers
v0000027441dcccd0_0 .net "out", 1 0, L_0000027441dfe130;  alias, 1 drivers
v0000027441dccd70_0 .net "vld", 0 0, L_0000027441d47180;  alias, 1 drivers
L_0000027441dff490 .part L_0000027441dfd230, 0, 2;
L_0000027441dfd690 .part L_0000027441dfd230, 2, 2;
S_0000027441dcbc50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441dcbac0;
 .timescale -9 -12;
L_0000027441d47180 .functor OR 1, L_0000027441dfe3b0, L_0000027441dfe090, C4<0>, C4<0>;
L_0000027441e00330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dce170_0 .net/2u *"_ivl_4", 0 0, L_0000027441e00330;  1 drivers
v0000027441dcda90_0 .net *"_ivl_6", 1 0, L_0000027441dff5d0;  1 drivers
v0000027441dcc370_0 .net *"_ivl_8", 1 0, L_0000027441dfd2d0;  1 drivers
v0000027441dcd130_0 .net "out_h", 0 0, L_0000027441d47260;  1 drivers
v0000027441dcd4f0_0 .net "out_l", 0 0, L_0000027441d47340;  1 drivers
v0000027441dcd590_0 .net "out_vh", 0 0, L_0000027441dfe090;  1 drivers
v0000027441dce210_0 .net "out_vl", 0 0, L_0000027441dfe3b0;  1 drivers
L_0000027441dff5d0 .concat [ 1 1 0 0], L_0000027441d47260, L_0000027441e00330;
L_0000027441dfd2d0 .concat [ 1 1 0 0], L_0000027441d47340, L_0000027441dfe3b0;
L_0000027441dfe130 .functor MUXZ 2, L_0000027441dfd2d0, L_0000027441dff5d0, L_0000027441dfe090, C4<>;
S_0000027441dca800 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441dcbc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dbba70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441dbbaa8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441dcd310_0 .net "in", 1 0, L_0000027441dfd690;  1 drivers
v0000027441dcc4b0_0 .net "out", 0 0, L_0000027441d47260;  alias, 1 drivers
v0000027441dce3f0_0 .net "vld", 0 0, L_0000027441dfe090;  alias, 1 drivers
L_0000027441dfef90 .part L_0000027441dfd690, 1, 1;
L_0000027441dfe770 .part L_0000027441dfd690, 0, 1;
S_0000027441dca990 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441dca800;
 .timescale -9 -12;
L_0000027441d46f50 .functor NOT 1, L_0000027441dfef90, C4<0>, C4<0>, C4<0>;
L_0000027441d47260 .functor AND 1, L_0000027441d46f50, L_0000027441dfe770, C4<1>, C4<1>;
v0000027441dbef90_0 .net *"_ivl_2", 0 0, L_0000027441dfef90;  1 drivers
v0000027441dbf170_0 .net *"_ivl_3", 0 0, L_0000027441d46f50;  1 drivers
v0000027441dcc690_0 .net *"_ivl_5", 0 0, L_0000027441dfe770;  1 drivers
L_0000027441dfe090 .reduce/or L_0000027441dfd690;
S_0000027441dcbde0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441dca800;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441dcbde0
v0000027441dccaf0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0000027441dccaf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dccaf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_19.38 ;
    %load/vec4 v0000027441dccaf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.39, 5;
    %load/vec4 v0000027441dccaf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dccaf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_19.38;
T_19.39 ;
    %end;
S_0000027441dca030 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441dcbc50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dbb0f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441dbb128 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441dcc870_0 .net "in", 1 0, L_0000027441dff490;  1 drivers
v0000027441dce530_0 .net "out", 0 0, L_0000027441d47340;  alias, 1 drivers
v0000027441dcd270_0 .net "vld", 0 0, L_0000027441dfe3b0;  alias, 1 drivers
L_0000027441dfd550 .part L_0000027441dff490, 1, 1;
L_0000027441dfd5f0 .part L_0000027441dff490, 0, 1;
S_0000027441dcab20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441dca030;
 .timescale -9 -12;
L_0000027441d46ee0 .functor NOT 1, L_0000027441dfd550, C4<0>, C4<0>, C4<0>;
L_0000027441d47340 .functor AND 1, L_0000027441d46ee0, L_0000027441dfd5f0, C4<1>, C4<1>;
v0000027441dcdef0_0 .net *"_ivl_2", 0 0, L_0000027441dfd550;  1 drivers
v0000027441dcdb30_0 .net *"_ivl_3", 0 0, L_0000027441d46ee0;  1 drivers
v0000027441dccb90_0 .net *"_ivl_5", 0 0, L_0000027441dfd5f0;  1 drivers
L_0000027441dfe3b0 .reduce/or L_0000027441dff490;
S_0000027441dcb160 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441dca030;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441dcb160
v0000027441dcceb0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0000027441dcceb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dcceb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_20.40 ;
    %load/vec4 v0000027441dcceb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_20.41, 5;
    %load/vec4 v0000027441dcceb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dcceb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_20.40;
T_20.41 ;
    %end;
S_0000027441dca1c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441dcbac0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441dca1c0
v0000027441dccc30_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0000027441dccc30_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dccc30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_21.42 ;
    %load/vec4 v0000027441dccc30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.43, 5;
    %load/vec4 v0000027441dccc30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dccc30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_21.42;
T_21.43 ;
    %end;
S_0000027441dcacb0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441dcb2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dba370 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0000027441dba3a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0000027441dcc7d0_0 .net "in", 3 0, L_0000027441dfe270;  1 drivers
v0000027441dcc410_0 .net "out", 1 0, L_0000027441dfd7d0;  alias, 1 drivers
v0000027441dce5d0_0 .net "vld", 0 0, L_0000027441d470a0;  alias, 1 drivers
L_0000027441dfde10 .part L_0000027441dfe270, 0, 2;
L_0000027441dff210 .part L_0000027441dfe270, 2, 2;
S_0000027441dca4e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441dcacb0;
 .timescale -9 -12;
L_0000027441d470a0 .functor OR 1, L_0000027441dfbbb0, L_0000027441dff170, C4<0>, C4<0>;
L_0000027441e002e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dcd450_0 .net/2u *"_ivl_4", 0 0, L_0000027441e002e8;  1 drivers
v0000027441dcd630_0 .net *"_ivl_6", 1 0, L_0000027441dfe590;  1 drivers
v0000027441dcc910_0 .net *"_ivl_8", 1 0, L_0000027441dfd730;  1 drivers
v0000027441dcc050_0 .net "out_h", 0 0, L_0000027441d47ea0;  1 drivers
v0000027441dce490_0 .net "out_l", 0 0, L_0000027441d46d20;  1 drivers
v0000027441dce030_0 .net "out_vh", 0 0, L_0000027441dff170;  1 drivers
v0000027441dcd6d0_0 .net "out_vl", 0 0, L_0000027441dfbbb0;  1 drivers
L_0000027441dfe590 .concat [ 1 1 0 0], L_0000027441d47ea0, L_0000027441e002e8;
L_0000027441dfd730 .concat [ 1 1 0 0], L_0000027441d46d20, L_0000027441dfbbb0;
L_0000027441dfd7d0 .functor MUXZ 2, L_0000027441dfd730, L_0000027441dfe590, L_0000027441dff170, C4<>;
S_0000027441dca670 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441dca4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dba9f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441dbaa28 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441dce670_0 .net "in", 1 0, L_0000027441dff210;  1 drivers
v0000027441dce0d0_0 .net "out", 0 0, L_0000027441d47ea0;  alias, 1 drivers
v0000027441dcd090_0 .net "vld", 0 0, L_0000027441dff170;  alias, 1 drivers
L_0000027441dfdff0 .part L_0000027441dff210, 1, 1;
L_0000027441dfe4f0 .part L_0000027441dff210, 0, 1;
S_0000027441dcae40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441dca670;
 .timescale -9 -12;
L_0000027441d46d90 .functor NOT 1, L_0000027441dfdff0, C4<0>, C4<0>, C4<0>;
L_0000027441d47ea0 .functor AND 1, L_0000027441d46d90, L_0000027441dfe4f0, C4<1>, C4<1>;
v0000027441dcddb0_0 .net *"_ivl_2", 0 0, L_0000027441dfdff0;  1 drivers
v0000027441dcd9f0_0 .net *"_ivl_3", 0 0, L_0000027441d46d90;  1 drivers
v0000027441dcca50_0 .net *"_ivl_5", 0 0, L_0000027441dfe4f0;  1 drivers
L_0000027441dff170 .reduce/or L_0000027441dff210;
S_0000027441dca350 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441dca670;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441dca350
v0000027441dccff0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0000027441dccff0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dccff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_22.44 ;
    %load/vec4 v0000027441dccff0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_22.45, 5;
    %load/vec4 v0000027441dccff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dccff0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_22.44;
T_22.45 ;
    %end;
S_0000027441dcafd0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441dca4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dbb570 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441dbb5a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441dcdd10_0 .net "in", 1 0, L_0000027441dfde10;  1 drivers
v0000027441dcc550_0 .net "out", 0 0, L_0000027441d46d20;  alias, 1 drivers
v0000027441dcc0f0_0 .net "vld", 0 0, L_0000027441dfbbb0;  alias, 1 drivers
L_0000027441dfbc50 .part L_0000027441dfde10, 1, 1;
L_0000027441dfedb0 .part L_0000027441dfde10, 0, 1;
S_0000027441dcb480 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441dcafd0;
 .timescale -9 -12;
L_0000027441d47ce0 .functor NOT 1, L_0000027441dfbc50, C4<0>, C4<0>, C4<0>;
L_0000027441d46d20 .functor AND 1, L_0000027441d47ce0, L_0000027441dfedb0, C4<1>, C4<1>;
v0000027441dcd1d0_0 .net *"_ivl_2", 0 0, L_0000027441dfbc50;  1 drivers
v0000027441dcdc70_0 .net *"_ivl_3", 0 0, L_0000027441d47ce0;  1 drivers
v0000027441dce350_0 .net *"_ivl_5", 0 0, L_0000027441dfedb0;  1 drivers
L_0000027441dfbbb0 .reduce/or L_0000027441dfde10;
S_0000027441dcb610 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441dcafd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441dcb610
v0000027441dce2b0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0000027441dce2b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dce2b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_23.46 ;
    %load/vec4 v0000027441dce2b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_23.47, 5;
    %load/vec4 v0000027441dce2b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dce2b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_23.46;
T_23.47 ;
    %end;
S_0000027441dd0cd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441dcacb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441dd0cd0
v0000027441dcde50_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0000027441dcde50_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dcde50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_24.48 ;
    %load/vec4 v0000027441dcde50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_24.49, 5;
    %load/vec4 v0000027441dcde50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dcde50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_24.48;
T_24.49 ;
    %end;
S_0000027441dd1310 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441dcb930;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441dd1310
v0000027441dcd950_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0000027441dcd950_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dcd950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_25.50 ;
    %load/vec4 v0000027441dcd950_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_25.51, 5;
    %load/vec4 v0000027441dcd950_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dcd950_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_25.50;
T_25.51 ;
    %end;
S_0000027441dd17c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441dcb7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dbbb70 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0000027441dbbba8 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0000027441dd2c50_0 .net "in", 7 0, L_0000027441dfb110;  1 drivers
v0000027441dd47d0_0 .net "out", 2 0, L_0000027441dfbb10;  alias, 1 drivers
v0000027441dd35b0_0 .net "vld", 0 0, L_0000027441d47c70;  alias, 1 drivers
L_0000027441dfc330 .part L_0000027441dfb110, 0, 4;
L_0000027441dfac10 .part L_0000027441dfb110, 4, 4;
S_0000027441dd1950 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441dd17c0;
 .timescale -9 -12;
L_0000027441d47c70 .functor OR 1, L_0000027441d47c00, L_0000027441d47110, C4<0>, C4<0>;
L_0000027441e002a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dd2f70_0 .net/2u *"_ivl_4", 0 0, L_0000027441e002a0;  1 drivers
v0000027441dd4190_0 .net *"_ivl_6", 2 0, L_0000027441dfafd0;  1 drivers
v0000027441dd3ab0_0 .net *"_ivl_8", 2 0, L_0000027441dfb070;  1 drivers
v0000027441dd2390_0 .net "out_h", 1 0, L_0000027441dfab70;  1 drivers
v0000027441dd4730_0 .net "out_l", 1 0, L_0000027441dfc0b0;  1 drivers
v0000027441dd3510_0 .net "out_vh", 0 0, L_0000027441d47110;  1 drivers
v0000027441dd2bb0_0 .net "out_vl", 0 0, L_0000027441d47c00;  1 drivers
L_0000027441dfafd0 .concat [ 2 1 0 0], L_0000027441dfab70, L_0000027441e002a0;
L_0000027441dfb070 .concat [ 2 1 0 0], L_0000027441dfc0b0, L_0000027441d47c00;
L_0000027441dfbb10 .functor MUXZ 3, L_0000027441dfb070, L_0000027441dfafd0, L_0000027441d47110, C4<>;
S_0000027441dd0050 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441dd1950;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dba4f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0000027441dba528 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0000027441dcf110_0 .net "in", 3 0, L_0000027441dfac10;  1 drivers
v0000027441dcfbb0_0 .net "out", 1 0, L_0000027441dfab70;  alias, 1 drivers
v0000027441dcf6b0_0 .net "vld", 0 0, L_0000027441d47110;  alias, 1 drivers
L_0000027441dfc470 .part L_0000027441dfac10, 0, 2;
L_0000027441dfa8f0 .part L_0000027441dfac10, 2, 2;
S_0000027441dd14a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441dd0050;
 .timescale -9 -12;
L_0000027441d47110 .functor OR 1, L_0000027441dfaa30, L_0000027441dfce70, C4<0>, C4<0>;
L_0000027441e00258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dcee90_0 .net/2u *"_ivl_4", 0 0, L_0000027441e00258;  1 drivers
v0000027441dcf250_0 .net *"_ivl_6", 1 0, L_0000027441dfadf0;  1 drivers
v0000027441dcfe30_0 .net *"_ivl_8", 1 0, L_0000027441dfc510;  1 drivers
v0000027441dcf4d0_0 .net "out_h", 0 0, L_0000027441d46cb0;  1 drivers
v0000027441dcedf0_0 .net "out_l", 0 0, L_0000027441d47e30;  1 drivers
v0000027441dce8f0_0 .net "out_vh", 0 0, L_0000027441dfce70;  1 drivers
v0000027441dcefd0_0 .net "out_vl", 0 0, L_0000027441dfaa30;  1 drivers
L_0000027441dfadf0 .concat [ 1 1 0 0], L_0000027441d46cb0, L_0000027441e00258;
L_0000027441dfc510 .concat [ 1 1 0 0], L_0000027441d47e30, L_0000027441dfaa30;
L_0000027441dfab70 .functor MUXZ 2, L_0000027441dfc510, L_0000027441dfadf0, L_0000027441dfce70, C4<>;
S_0000027441dd1180 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441dd14a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dbaef0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441dbaf28 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441dcf430_0 .net "in", 1 0, L_0000027441dfa8f0;  1 drivers
v0000027441dcfa70_0 .net "out", 0 0, L_0000027441d46cb0;  alias, 1 drivers
v0000027441dcec10_0 .net "vld", 0 0, L_0000027441dfce70;  alias, 1 drivers
L_0000027441dfcfb0 .part L_0000027441dfa8f0, 1, 1;
L_0000027441dfb9d0 .part L_0000027441dfa8f0, 0, 1;
S_0000027441dd01e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441dd1180;
 .timescale -9 -12;
L_0000027441d47960 .functor NOT 1, L_0000027441dfcfb0, C4<0>, C4<0>, C4<0>;
L_0000027441d46cb0 .functor AND 1, L_0000027441d47960, L_0000027441dfb9d0, C4<1>, C4<1>;
v0000027441dcfd90_0 .net *"_ivl_2", 0 0, L_0000027441dfcfb0;  1 drivers
v0000027441dcf930_0 .net *"_ivl_3", 0 0, L_0000027441d47960;  1 drivers
v0000027441dcf390_0 .net *"_ivl_5", 0 0, L_0000027441dfb9d0;  1 drivers
L_0000027441dfce70 .reduce/or L_0000027441dfa8f0;
S_0000027441dd1630 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441dd1180;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441dd1630
v0000027441dceb70_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0000027441dceb70_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dceb70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_26.52 ;
    %load/vec4 v0000027441dceb70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_26.53, 5;
    %load/vec4 v0000027441dceb70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dceb70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_26.52;
T_26.53 ;
    %end;
S_0000027441dd0370 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441dd14a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dbb4f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441dbb528 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441dcea30_0 .net "in", 1 0, L_0000027441dfc470;  1 drivers
v0000027441dcf750_0 .net "out", 0 0, L_0000027441d47e30;  alias, 1 drivers
v0000027441dcf1b0_0 .net "vld", 0 0, L_0000027441dfaa30;  alias, 1 drivers
L_0000027441dfcf10 .part L_0000027441dfc470, 1, 1;
L_0000027441dfaf30 .part L_0000027441dfc470, 0, 1;
S_0000027441dd1c70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441dd0370;
 .timescale -9 -12;
L_0000027441d471f0 .functor NOT 1, L_0000027441dfcf10, C4<0>, C4<0>, C4<0>;
L_0000027441d47e30 .functor AND 1, L_0000027441d471f0, L_0000027441dfaf30, C4<1>, C4<1>;
v0000027441dce850_0 .net *"_ivl_2", 0 0, L_0000027441dfcf10;  1 drivers
v0000027441dcfc50_0 .net *"_ivl_3", 0 0, L_0000027441d471f0;  1 drivers
v0000027441dcf070_0 .net *"_ivl_5", 0 0, L_0000027441dfaf30;  1 drivers
L_0000027441dfaa30 .reduce/or L_0000027441dfc470;
S_0000027441dd0820 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441dd0370;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441dd0820
v0000027441dcecb0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0000027441dcecb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dcecb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_27.54 ;
    %load/vec4 v0000027441dcecb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_27.55, 5;
    %load/vec4 v0000027441dcecb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dcecb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_27.54;
T_27.55 ;
    %end;
S_0000027441dd1e00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441dd0050;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441dd1e00
v0000027441dcf610_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0000027441dcf610_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dcf610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_28.56 ;
    %load/vec4 v0000027441dcf610_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_28.57, 5;
    %load/vec4 v0000027441dcf610_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dcf610_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_28.56;
T_28.57 ;
    %end;
S_0000027441dd1ae0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441dd1950;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dbb470 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0000027441dbb4a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0000027441dd2ed0_0 .net "in", 3 0, L_0000027441dfc330;  1 drivers
v0000027441dd2890_0 .net "out", 1 0, L_0000027441dfc0b0;  alias, 1 drivers
v0000027441dd45f0_0 .net "vld", 0 0, L_0000027441d47c00;  alias, 1 drivers
L_0000027441dfcb50 .part L_0000027441dfc330, 0, 2;
L_0000027441dfc010 .part L_0000027441dfc330, 2, 2;
S_0000027441dd0500 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441dd1ae0;
 .timescale -9 -12;
L_0000027441d47c00 .functor OR 1, L_0000027441dfb610, L_0000027441dfb4d0, C4<0>, C4<0>;
L_0000027441e00210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dd42d0_0 .net/2u *"_ivl_4", 0 0, L_0000027441e00210;  1 drivers
v0000027441dd3b50_0 .net *"_ivl_6", 1 0, L_0000027441dfc6f0;  1 drivers
v0000027441dd29d0_0 .net *"_ivl_8", 1 0, L_0000027441dfcbf0;  1 drivers
v0000027441dd2a70_0 .net "out_h", 0 0, L_0000027441d46b60;  1 drivers
v0000027441dd3f10_0 .net "out_l", 0 0, L_0000027441d46a80;  1 drivers
v0000027441dd3bf0_0 .net "out_vh", 0 0, L_0000027441dfb4d0;  1 drivers
v0000027441dd4550_0 .net "out_vl", 0 0, L_0000027441dfb610;  1 drivers
L_0000027441dfc6f0 .concat [ 1 1 0 0], L_0000027441d46b60, L_0000027441e00210;
L_0000027441dfcbf0 .concat [ 1 1 0 0], L_0000027441d46a80, L_0000027441dfb610;
L_0000027441dfc0b0 .functor MUXZ 2, L_0000027441dfcbf0, L_0000027441dfc6f0, L_0000027441dfb4d0, C4<>;
S_0000027441dd0ff0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441dd0500;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dbaa70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441dbaaa8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441dced50_0 .net "in", 1 0, L_0000027441dfc010;  1 drivers
v0000027441dcef30_0 .net "out", 0 0, L_0000027441d46b60;  alias, 1 drivers
v0000027441dd31f0_0 .net "vld", 0 0, L_0000027441dfb4d0;  alias, 1 drivers
L_0000027441dfbed0 .part L_0000027441dfc010, 1, 1;
L_0000027441dfbe30 .part L_0000027441dfc010, 0, 1;
S_0000027441dd0690 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441dd0ff0;
 .timescale -9 -12;
L_0000027441d46af0 .functor NOT 1, L_0000027441dfbed0, C4<0>, C4<0>, C4<0>;
L_0000027441d46b60 .functor AND 1, L_0000027441d46af0, L_0000027441dfbe30, C4<1>, C4<1>;
v0000027441dcf7f0_0 .net *"_ivl_2", 0 0, L_0000027441dfbed0;  1 drivers
v0000027441dcfcf0_0 .net *"_ivl_3", 0 0, L_0000027441d46af0;  1 drivers
v0000027441dcf890_0 .net *"_ivl_5", 0 0, L_0000027441dfbe30;  1 drivers
L_0000027441dfb4d0 .reduce/or L_0000027441dfc010;
S_0000027441dd09b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441dd0ff0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441dd09b0
v0000027441dcfed0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0000027441dcfed0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dcfed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_29.58 ;
    %load/vec4 v0000027441dcfed0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_29.59, 5;
    %load/vec4 v0000027441dcfed0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dcfed0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_29.58;
T_29.59 ;
    %end;
S_0000027441dd0b40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441dd0500;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441db9ff0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441dba028 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441dd3330_0 .net "in", 1 0, L_0000027441dfcb50;  1 drivers
v0000027441dd24d0_0 .net "out", 0 0, L_0000027441d46a80;  alias, 1 drivers
v0000027441dd4410_0 .net "vld", 0 0, L_0000027441dfb610;  alias, 1 drivers
L_0000027441dfc830 .part L_0000027441dfcb50, 1, 1;
L_0000027441dfb890 .part L_0000027441dfcb50, 0, 1;
S_0000027441dd0e60 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441dd0b40;
 .timescale -9 -12;
L_0000027441d47a40 .functor NOT 1, L_0000027441dfc830, C4<0>, C4<0>, C4<0>;
L_0000027441d46a80 .functor AND 1, L_0000027441d47a40, L_0000027441dfb890, C4<1>, C4<1>;
v0000027441dd38d0_0 .net *"_ivl_2", 0 0, L_0000027441dfc830;  1 drivers
v0000027441dd3470_0 .net *"_ivl_3", 0 0, L_0000027441d47a40;  1 drivers
v0000027441dd3290_0 .net *"_ivl_5", 0 0, L_0000027441dfb890;  1 drivers
L_0000027441dfb610 .reduce/or L_0000027441dfcb50;
S_0000027441ddbe20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441dd0b40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441ddbe20
v0000027441dd2b10_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0000027441dd2b10_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dd2b10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_30.60 ;
    %load/vec4 v0000027441dd2b10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_30.61, 5;
    %load/vec4 v0000027441dd2b10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dd2b10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_30.60;
T_30.61 ;
    %end;
S_0000027441dda840 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441dd1ae0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441dda840
v0000027441dd2e30_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0000027441dd2e30_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dd2e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_31.62 ;
    %load/vec4 v0000027441dd2e30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_31.63, 5;
    %load/vec4 v0000027441dd2e30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dd2e30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_31.62;
T_31.63 ;
    %end;
S_0000027441ddb010 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441dd17c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441ddb010
v0000027441dd3010_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0000027441dd3010_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dd3010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_32.64 ;
    %load/vec4 v0000027441dd3010_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_32.65, 5;
    %load/vec4 v0000027441dd3010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dd3010_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_32.64;
T_32.65 ;
    %end;
S_0000027441ddb4c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441dc1780;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441ddb4c0
v0000027441dd3830_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0000027441dd3830_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dd3830_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_33.66 ;
    %load/vec4 v0000027441dd3830_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_33.67, 5;
    %load/vec4 v0000027441dd3830_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dd3830_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_33.66;
T_33.67 ;
    %end;
S_0000027441ddae80 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0000027441dc15f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441ddae80
v0000027441dd4230_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.log2 ;
    %load/vec4 v0000027441dd4230_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dd4230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_34.68 ;
    %load/vec4 v0000027441dd4230_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_34.69, 5;
    %load/vec4 v0000027441dd4230_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dd4230_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_34.68;
T_34.69 ;
    %end;
S_0000027441ddb650 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0000027441b761c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0000027441b69fe0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0000027441b6a018 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0000027441b6a050 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0000027441d47500 .functor BUFZ 16, L_0000027441dfb430, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000027441d48220 .functor NOT 16, L_0000027441d47500, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000027441e007f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000027441e59840 .functor XOR 1, L_0000027441dfd370, L_0000027441e007f8, C4<0>, C4<0>;
v0000027441dedf20_0 .net/2u *"_ivl_10", 0 0, L_0000027441e007f8;  1 drivers
v0000027441dee2e0_0 .net *"_ivl_12", 0 0, L_0000027441e59840;  1 drivers
L_0000027441e00840 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000027441def500_0 .net/2u *"_ivl_16", 3 0, L_0000027441e00840;  1 drivers
v0000027441dee6a0_0 .net *"_ivl_18", 3 0, L_0000027441df87d0;  1 drivers
v0000027441ded0c0_0 .net *"_ivl_23", 13 0, L_0000027441df8370;  1 drivers
L_0000027441e009a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027441dee740_0 .net/2u *"_ivl_24", 1 0, L_0000027441e009a8;  1 drivers
v0000027441dede80_0 .net *"_ivl_4", 15 0, L_0000027441d48220;  1 drivers
v0000027441deeb00_0 .net *"_ivl_9", 14 0, L_0000027441dfa3f0;  1 drivers
v0000027441dee7e0_0 .net "exp", 1 0, L_0000027441df8690;  alias, 1 drivers
v0000027441dee880_0 .net "in", 15 0, L_0000027441dfb430;  alias, 1 drivers
v0000027441ded340_0 .net "k", 3 0, L_0000027441dfa2b0;  1 drivers
v0000027441def3c0_0 .net "mant", 13 0, L_0000027441df8730;  alias, 1 drivers
v0000027441deece0_0 .net "rc", 0 0, L_0000027441dfd370;  alias, 1 drivers
v0000027441deed80_0 .net "regime", 3 0, L_0000027441df9270;  alias, 1 drivers
v0000027441dedc00_0 .net "xin", 15 0, L_0000027441d47500;  1 drivers
v0000027441ded520_0 .net "xin_r", 15 0, L_0000027441dfee50;  1 drivers
v0000027441deee20_0 .net "xin_tmp", 15 0, L_0000027441e593e0;  1 drivers
L_0000027441dfd370 .part L_0000027441d47500, 14, 1;
L_0000027441dfee50 .functor MUXZ 16, L_0000027441d47500, L_0000027441d48220, L_0000027441dfd370, C4<>;
L_0000027441dfa3f0 .part L_0000027441dfee50, 0, 15;
L_0000027441df89b0 .concat [ 1 15 0 0], L_0000027441e59840, L_0000027441dfa3f0;
L_0000027441df87d0 .arith/sub 4, L_0000027441dfa2b0, L_0000027441e00840;
L_0000027441df9270 .functor MUXZ 4, L_0000027441dfa2b0, L_0000027441df87d0, L_0000027441dfd370, C4<>;
L_0000027441df8370 .part L_0000027441d47500, 0, 14;
L_0000027441df84b0 .concat [ 2 14 0 0], L_0000027441e009a8, L_0000027441df8370;
L_0000027441df8690 .part L_0000027441e593e0, 14, 2;
L_0000027441df8730 .part L_0000027441e593e0, 0, 14;
S_0000027441dda070 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0000027441ddb650;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441dda070
v0000027441dd6a30_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.log2 ;
    %load/vec4 v0000027441dd6a30_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dd6a30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_35.70 ;
    %load/vec4 v0000027441dd6a30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_35.71, 5;
    %load/vec4 v0000027441dd6a30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dd6a30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_35.70;
T_35.71 ;
    %end;
S_0000027441ddb1a0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0000027441ddb650;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0000027441dbb9f0 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0000027441dbba28 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0000027441e593e0 .functor BUFZ 16, L_0000027441dfa850, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000027441e00960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dd59f0_0 .net *"_ivl_10", 0 0, L_0000027441e00960;  1 drivers
v0000027441dd5090_0 .net *"_ivl_5", 0 0, L_0000027441df80f0;  1 drivers
v0000027441dd6df0_0 .net *"_ivl_6", 15 0, L_0000027441df8af0;  1 drivers
v0000027441dd6e90_0 .net *"_ivl_8", 14 0, L_0000027441df8230;  1 drivers
v0000027441dd5f90_0 .net "a", 15 0, L_0000027441df84b0;  1 drivers
v0000027441dd6530_0 .net "b", 3 0, L_0000027441dfa2b0;  alias, 1 drivers
v0000027441dd58b0_0 .net "c", 15 0, L_0000027441e593e0;  alias, 1 drivers
v0000027441dd56d0 .array "tmp", 0 3;
v0000027441dd56d0_0 .net v0000027441dd56d0 0, 15 0, L_0000027441df82d0; 1 drivers
v0000027441dd56d0_1 .net v0000027441dd56d0 1, 15 0, L_0000027441df93b0; 1 drivers
v0000027441dd56d0_2 .net v0000027441dd56d0 2, 15 0, L_0000027441df9bd0; 1 drivers
v0000027441dd56d0_3 .net v0000027441dd56d0 3, 15 0, L_0000027441dfa850; 1 drivers
L_0000027441dfa670 .part L_0000027441dfa2b0, 1, 1;
L_0000027441df99f0 .part L_0000027441dfa2b0, 2, 1;
L_0000027441df9d10 .part L_0000027441dfa2b0, 3, 1;
L_0000027441df80f0 .part L_0000027441dfa2b0, 0, 1;
L_0000027441df8230 .part L_0000027441df84b0, 0, 15;
L_0000027441df8af0 .concat [ 1 15 0 0], L_0000027441e00960, L_0000027441df8230;
L_0000027441df82d0 .functor MUXZ 16, L_0000027441df84b0, L_0000027441df8af0, L_0000027441df80f0, C4<>;
S_0000027441dda200 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0000027441ddb1a0;
 .timescale -9 -12;
P_0000027441d2d020 .param/l "i" 0 4 296, +C4<01>;
v0000027441dd5ef0_0 .net *"_ivl_1", 0 0, L_0000027441dfa670;  1 drivers
v0000027441dd4e10_0 .net *"_ivl_3", 15 0, L_0000027441df9950;  1 drivers
v0000027441dd5810_0 .net *"_ivl_5", 13 0, L_0000027441df9310;  1 drivers
L_0000027441e00888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027441dd5d10_0 .net *"_ivl_7", 1 0, L_0000027441e00888;  1 drivers
L_0000027441df9310 .part L_0000027441df82d0, 0, 14;
L_0000027441df9950 .concat [ 2 14 0 0], L_0000027441e00888, L_0000027441df9310;
L_0000027441df93b0 .functor MUXZ 16, L_0000027441df82d0, L_0000027441df9950, L_0000027441dfa670, C4<>;
S_0000027441dda6b0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0000027441ddb1a0;
 .timescale -9 -12;
P_0000027441d2cbe0 .param/l "i" 0 4 296, +C4<010>;
v0000027441dd6f30_0 .net *"_ivl_1", 0 0, L_0000027441df99f0;  1 drivers
v0000027441dd6990_0 .net *"_ivl_3", 15 0, L_0000027441df96d0;  1 drivers
v0000027441dd4eb0_0 .net *"_ivl_5", 11 0, L_0000027441df9630;  1 drivers
L_0000027441e008d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000027441dd68f0_0 .net *"_ivl_7", 3 0, L_0000027441e008d0;  1 drivers
L_0000027441df9630 .part L_0000027441df93b0, 0, 12;
L_0000027441df96d0 .concat [ 4 12 0 0], L_0000027441e008d0, L_0000027441df9630;
L_0000027441df9bd0 .functor MUXZ 16, L_0000027441df93b0, L_0000027441df96d0, L_0000027441df99f0, C4<>;
S_0000027441ddb330 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0000027441ddb1a0;
 .timescale -9 -12;
P_0000027441d2cda0 .param/l "i" 0 4 296, +C4<011>;
v0000027441dd5bd0_0 .net *"_ivl_1", 0 0, L_0000027441df9d10;  1 drivers
v0000027441dd6fd0_0 .net *"_ivl_3", 15 0, L_0000027441dfa7b0;  1 drivers
v0000027441dd62b0_0 .net *"_ivl_5", 7 0, L_0000027441dfa710;  1 drivers
L_0000027441e00918 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000027441dd4870_0 .net *"_ivl_7", 7 0, L_0000027441e00918;  1 drivers
L_0000027441dfa710 .part L_0000027441df9bd0, 0, 8;
L_0000027441dfa7b0 .concat [ 8 8 0 0], L_0000027441e00918, L_0000027441dfa710;
L_0000027441dfa850 .functor MUXZ 16, L_0000027441df9bd0, L_0000027441dfa7b0, L_0000027441df9d10, C4<>;
S_0000027441dda390 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0000027441ddb650;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0000027441dba070 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0000027441dba0a8 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0000027441ded3e0_0 .net "in", 15 0, L_0000027441df89b0;  1 drivers
v0000027441deea60_0 .net "out", 3 0, L_0000027441dfa2b0;  alias, 1 drivers
v0000027441dedfc0_0 .net "vld", 0 0, L_0000027441e59c30;  1 drivers
S_0000027441ddb970 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0000027441dda390;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dba170 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0000027441dba1a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0000027441def280_0 .net "in", 15 0, L_0000027441df89b0;  alias, 1 drivers
v0000027441ded700_0 .net "out", 3 0, L_0000027441dfa2b0;  alias, 1 drivers
v0000027441deeba0_0 .net "vld", 0 0, L_0000027441e59c30;  alias, 1 drivers
L_0000027441df8ff0 .part L_0000027441df89b0, 0, 8;
L_0000027441dfa170 .part L_0000027441df89b0, 8, 8;
S_0000027441ddb7e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441ddb970;
 .timescale -9 -12;
L_0000027441e59c30 .functor OR 1, L_0000027441e58c00, L_0000027441e598b0, C4<0>, C4<0>;
L_0000027441e007b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441ded980_0 .net/2u *"_ivl_4", 0 0, L_0000027441e007b0;  1 drivers
v0000027441dee060_0 .net *"_ivl_6", 3 0, L_0000027441df9770;  1 drivers
v0000027441dee600_0 .net *"_ivl_8", 3 0, L_0000027441df91d0;  1 drivers
v0000027441def460_0 .net "out_h", 2 0, L_0000027441df8f50;  1 drivers
v0000027441ded660_0 .net "out_l", 2 0, L_0000027441df8190;  1 drivers
v0000027441dedd40_0 .net "out_vh", 0 0, L_0000027441e598b0;  1 drivers
v0000027441def320_0 .net "out_vl", 0 0, L_0000027441e58c00;  1 drivers
L_0000027441df9770 .concat [ 3 1 0 0], L_0000027441df8f50, L_0000027441e007b0;
L_0000027441df91d0 .concat [ 3 1 0 0], L_0000027441df8190, L_0000027441e58c00;
L_0000027441dfa2b0 .functor MUXZ 4, L_0000027441df91d0, L_0000027441df9770, L_0000027441e598b0, C4<>;
S_0000027441ddbb00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441ddb7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dba3f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0000027441dba428 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0000027441dd86f0_0 .net "in", 7 0, L_0000027441dfa170;  1 drivers
v0000027441dd7e30_0 .net "out", 2 0, L_0000027441df8f50;  alias, 1 drivers
v0000027441dd7ed0_0 .net "vld", 0 0, L_0000027441e598b0;  alias, 1 drivers
L_0000027441df9e50 .part L_0000027441dfa170, 0, 4;
L_0000027441dfa530 .part L_0000027441dfa170, 4, 4;
S_0000027441dda520 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441ddbb00;
 .timescale -9 -12;
L_0000027441e598b0 .functor OR 1, L_0000027441e59760, L_0000027441e58ea0, C4<0>, C4<0>;
L_0000027441e00768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dd7cf0_0 .net/2u *"_ivl_4", 0 0, L_0000027441e00768;  1 drivers
v0000027441dd8290_0 .net *"_ivl_6", 2 0, L_0000027441df8cd0;  1 drivers
v0000027441dd92d0_0 .net *"_ivl_8", 2 0, L_0000027441dfa030;  1 drivers
v0000027441dd8b50_0 .net "out_h", 1 0, L_0000027441df9810;  1 drivers
v0000027441dd9410_0 .net "out_l", 1 0, L_0000027441dfa5d0;  1 drivers
v0000027441dd8010_0 .net "out_vh", 0 0, L_0000027441e58ea0;  1 drivers
v0000027441dd97d0_0 .net "out_vl", 0 0, L_0000027441e59760;  1 drivers
L_0000027441df8cd0 .concat [ 2 1 0 0], L_0000027441df9810, L_0000027441e00768;
L_0000027441dfa030 .concat [ 2 1 0 0], L_0000027441dfa5d0, L_0000027441e59760;
L_0000027441df8f50 .functor MUXZ 3, L_0000027441dfa030, L_0000027441df8cd0, L_0000027441e58ea0, C4<>;
S_0000027441dda9d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441dda520;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dbbd70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0000027441dbbda8 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0000027441dd6350_0 .net "in", 3 0, L_0000027441dfa530;  1 drivers
v0000027441dd63f0_0 .net "out", 1 0, L_0000027441df9810;  alias, 1 drivers
v0000027441dd51d0_0 .net "vld", 0 0, L_0000027441e58ea0;  alias, 1 drivers
L_0000027441dfa210 .part L_0000027441dfa530, 0, 2;
L_0000027441df9f90 .part L_0000027441dfa530, 2, 2;
S_0000027441ddbc90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441dda9d0;
 .timescale -9 -12;
L_0000027441e58ea0 .functor OR 1, L_0000027441df9130, L_0000027441df9b30, C4<0>, C4<0>;
L_0000027441e00720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dd5950_0 .net/2u *"_ivl_4", 0 0, L_0000027441e00720;  1 drivers
v0000027441dd4f50_0 .net *"_ivl_6", 1 0, L_0000027441df8550;  1 drivers
v0000027441dd60d0_0 .net *"_ivl_8", 1 0, L_0000027441df9a90;  1 drivers
v0000027441dd6170_0 .net "out_h", 0 0, L_0000027441e585e0;  1 drivers
v0000027441dd4af0_0 .net "out_l", 0 0, L_0000027441e58260;  1 drivers
v0000027441dd5450_0 .net "out_vh", 0 0, L_0000027441df9b30;  1 drivers
v0000027441dd4a50_0 .net "out_vl", 0 0, L_0000027441df9130;  1 drivers
L_0000027441df8550 .concat [ 1 1 0 0], L_0000027441e585e0, L_0000027441e00720;
L_0000027441df9a90 .concat [ 1 1 0 0], L_0000027441e58260, L_0000027441df9130;
L_0000027441df9810 .functor MUXZ 2, L_0000027441df9a90, L_0000027441df8550, L_0000027441df9b30, C4<>;
S_0000027441ddab60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441ddbc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dba470 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441dba4a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441dd4910_0 .net "in", 1 0, L_0000027441df9f90;  1 drivers
v0000027441dd5c70_0 .net "out", 0 0, L_0000027441e585e0;  alias, 1 drivers
v0000027441dd5130_0 .net "vld", 0 0, L_0000027441df9b30;  alias, 1 drivers
L_0000027441df8410 .part L_0000027441df9f90, 1, 1;
L_0000027441df8c30 .part L_0000027441df9f90, 0, 1;
S_0000027441ddacf0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441ddab60;
 .timescale -9 -12;
L_0000027441e58ce0 .functor NOT 1, L_0000027441df8410, C4<0>, C4<0>, C4<0>;
L_0000027441e585e0 .functor AND 1, L_0000027441e58ce0, L_0000027441df8c30, C4<1>, C4<1>;
v0000027441dd4cd0_0 .net *"_ivl_2", 0 0, L_0000027441df8410;  1 drivers
v0000027441dd5a90_0 .net *"_ivl_3", 0 0, L_0000027441e58ce0;  1 drivers
v0000027441dd6850_0 .net *"_ivl_5", 0 0, L_0000027441df8c30;  1 drivers
L_0000027441df9b30 .reduce/or L_0000027441df9f90;
S_0000027441ddc850 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441ddab60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441ddc850
v0000027441dd6ad0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0000027441dd6ad0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dd6ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_36.72 ;
    %load/vec4 v0000027441dd6ad0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_36.73, 5;
    %load/vec4 v0000027441dd6ad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dd6ad0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_36.72;
T_36.73 ;
    %end;
S_0000027441ddc9e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441ddbc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dbbaf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441dbbb28 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441dd6030_0 .net "in", 1 0, L_0000027441dfa210;  1 drivers
v0000027441dd49b0_0 .net "out", 0 0, L_0000027441e58260;  alias, 1 drivers
v0000027441dd67b0_0 .net "vld", 0 0, L_0000027441df9130;  alias, 1 drivers
L_0000027441df9ef0 .part L_0000027441dfa210, 1, 1;
L_0000027441df85f0 .part L_0000027441dfa210, 0, 1;
S_0000027441ddd340 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441ddc9e0;
 .timescale -9 -12;
L_0000027441e59bc0 .functor NOT 1, L_0000027441df9ef0, C4<0>, C4<0>, C4<0>;
L_0000027441e58260 .functor AND 1, L_0000027441e59bc0, L_0000027441df85f0, C4<1>, C4<1>;
v0000027441dd5db0_0 .net *"_ivl_2", 0 0, L_0000027441df9ef0;  1 drivers
v0000027441dd65d0_0 .net *"_ivl_3", 0 0, L_0000027441e59bc0;  1 drivers
v0000027441dd5b30_0 .net *"_ivl_5", 0 0, L_0000027441df85f0;  1 drivers
L_0000027441df9130 .reduce/or L_0000027441dfa210;
S_0000027441ddd7f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441ddc9e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441ddd7f0
v0000027441dd6b70_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0000027441dd6b70_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dd6b70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_37.74 ;
    %load/vec4 v0000027441dd6b70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_37.75, 5;
    %load/vec4 v0000027441dd6b70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dd6b70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_37.74;
T_37.75 ;
    %end;
S_0000027441dddca0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441dda9d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441dddca0
v0000027441dd6670_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0000027441dd6670_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dd6670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_38.76 ;
    %load/vec4 v0000027441dd6670_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_38.77, 5;
    %load/vec4 v0000027441dd6670_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dd6670_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_38.76;
T_38.77 ;
    %end;
S_0000027441ddd020 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441dda520;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dbb170 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0000027441dbb1a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0000027441dd9690_0 .net "in", 3 0, L_0000027441df9e50;  1 drivers
v0000027441dd7c50_0 .net "out", 1 0, L_0000027441dfa5d0;  alias, 1 drivers
v0000027441dd8330_0 .net "vld", 0 0, L_0000027441e59760;  alias, 1 drivers
L_0000027441df98b0 .part L_0000027441df9e50, 0, 2;
L_0000027441df9590 .part L_0000027441df9e50, 2, 2;
S_0000027441ddde30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441ddd020;
 .timescale -9 -12;
L_0000027441e59760 .functor OR 1, L_0000027441df8eb0, L_0000027441df94f0, C4<0>, C4<0>;
L_0000027441e006d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dd94b0_0 .net/2u *"_ivl_4", 0 0, L_0000027441e006d8;  1 drivers
v0000027441dd7930_0 .net *"_ivl_6", 1 0, L_0000027441df9090;  1 drivers
v0000027441dd8ab0_0 .net *"_ivl_8", 1 0, L_0000027441dfa350;  1 drivers
v0000027441dd7390_0 .net "out_h", 0 0, L_0000027441e58d50;  1 drivers
v0000027441dd7b10_0 .net "out_l", 0 0, L_0000027441e58570;  1 drivers
v0000027441dd79d0_0 .net "out_vh", 0 0, L_0000027441df94f0;  1 drivers
v0000027441dd8510_0 .net "out_vl", 0 0, L_0000027441df8eb0;  1 drivers
L_0000027441df9090 .concat [ 1 1 0 0], L_0000027441e58d50, L_0000027441e006d8;
L_0000027441dfa350 .concat [ 1 1 0 0], L_0000027441e58570, L_0000027441df8eb0;
L_0000027441dfa5d0 .functor MUXZ 2, L_0000027441dfa350, L_0000027441df9090, L_0000027441df94f0, C4<>;
S_0000027441ddd1b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441ddde30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dbaff0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441dbb028 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441dd5310_0 .net "in", 1 0, L_0000027441df9590;  1 drivers
v0000027441dd53b0_0 .net "out", 0 0, L_0000027441e58d50;  alias, 1 drivers
v0000027441dd54f0_0 .net "vld", 0 0, L_0000027441df94f0;  alias, 1 drivers
L_0000027441df8a50 .part L_0000027441df9590, 1, 1;
L_0000027441dfa490 .part L_0000027441df9590, 0, 1;
S_0000027441ddc3a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441ddd1b0;
 .timescale -9 -12;
L_0000027441e59610 .functor NOT 1, L_0000027441df8a50, C4<0>, C4<0>, C4<0>;
L_0000027441e58d50 .functor AND 1, L_0000027441e59610, L_0000027441dfa490, C4<1>, C4<1>;
v0000027441dd6c10_0 .net *"_ivl_2", 0 0, L_0000027441df8a50;  1 drivers
v0000027441dd6490_0 .net *"_ivl_3", 0 0, L_0000027441e59610;  1 drivers
v0000027441dd4c30_0 .net *"_ivl_5", 0 0, L_0000027441dfa490;  1 drivers
L_0000027441df94f0 .reduce/or L_0000027441df9590;
S_0000027441ddcb70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441ddd1b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441ddcb70
v0000027441dd5270_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0000027441dd5270_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dd5270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_39.78 ;
    %load/vec4 v0000027441dd5270_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_39.79, 5;
    %load/vec4 v0000027441dd5270_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dd5270_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_39.78;
T_39.79 ;
    %end;
S_0000027441ddc080 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441ddde30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dba6f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441dba728 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441dd7d90_0 .net "in", 1 0, L_0000027441df98b0;  1 drivers
v0000027441dd90f0_0 .net "out", 0 0, L_0000027441e58570;  alias, 1 drivers
v0000027441dd74d0_0 .net "vld", 0 0, L_0000027441df8eb0;  alias, 1 drivers
L_0000027441df8b90 .part L_0000027441df98b0, 1, 1;
L_0000027441df9450 .part L_0000027441df98b0, 0, 1;
S_0000027441ddcd00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441ddc080;
 .timescale -9 -12;
L_0000027441e58730 .functor NOT 1, L_0000027441df8b90, C4<0>, C4<0>, C4<0>;
L_0000027441e58570 .functor AND 1, L_0000027441e58730, L_0000027441df9450, C4<1>, C4<1>;
v0000027441dd5590_0 .net *"_ivl_2", 0 0, L_0000027441df8b90;  1 drivers
v0000027441dd5630_0 .net *"_ivl_3", 0 0, L_0000027441e58730;  1 drivers
v0000027441dd5770_0 .net *"_ivl_5", 0 0, L_0000027441df9450;  1 drivers
L_0000027441df8eb0 .reduce/or L_0000027441df98b0;
S_0000027441ddd660 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441ddc080;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441ddd660
v0000027441dd7bb0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0000027441dd7bb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dd7bb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_40.80 ;
    %load/vec4 v0000027441dd7bb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_40.81, 5;
    %load/vec4 v0000027441dd7bb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dd7bb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_40.80;
T_40.81 ;
    %end;
S_0000027441dddb10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441ddd020;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441dddb10
v0000027441dd8c90_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0000027441dd8c90_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dd8c90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_41.82 ;
    %load/vec4 v0000027441dd8c90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_41.83, 5;
    %load/vec4 v0000027441dd8c90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dd8c90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_41.82;
T_41.83 ;
    %end;
S_0000027441ddd980 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441ddbb00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441ddd980
v0000027441dd9190_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0000027441dd9190_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dd9190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_42.84 ;
    %load/vec4 v0000027441dd9190_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_42.85, 5;
    %load/vec4 v0000027441dd9190_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dd9190_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_42.84;
T_42.85 ;
    %end;
S_0000027441ddce90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441ddb7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dba570 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0000027441dba5a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0000027441dee1a0_0 .net "in", 7 0, L_0000027441df8ff0;  1 drivers
v0000027441deda20_0 .net "out", 2 0, L_0000027441df8190;  alias, 1 drivers
v0000027441deeec0_0 .net "vld", 0 0, L_0000027441e58c00;  alias, 1 drivers
L_0000027441dff8f0 .part L_0000027441df8ff0, 0, 4;
L_0000027441df8d70 .part L_0000027441df8ff0, 4, 4;
S_0000027441ddc210 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441ddce90;
 .timescale -9 -12;
L_0000027441e58c00 .functor OR 1, L_0000027441d48290, L_0000027441e597d0, C4<0>, C4<0>;
L_0000027441e00690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441def0a0_0 .net/2u *"_ivl_4", 0 0, L_0000027441e00690;  1 drivers
v0000027441dee100_0 .net *"_ivl_6", 2 0, L_0000027441dfa0d0;  1 drivers
v0000027441dedde0_0 .net *"_ivl_8", 2 0, L_0000027441df8e10;  1 drivers
v0000027441dedb60_0 .net "out_h", 1 0, L_0000027441df9db0;  1 drivers
v0000027441dee920_0 .net "out_l", 1 0, L_0000027441dffb70;  1 drivers
v0000027441dee560_0 .net "out_vh", 0 0, L_0000027441e597d0;  1 drivers
v0000027441dee420_0 .net "out_vl", 0 0, L_0000027441d48290;  1 drivers
L_0000027441dfa0d0 .concat [ 2 1 0 0], L_0000027441df9db0, L_0000027441e00690;
L_0000027441df8e10 .concat [ 2 1 0 0], L_0000027441dffb70, L_0000027441d48290;
L_0000027441df8190 .functor MUXZ 3, L_0000027441df8e10, L_0000027441dfa0d0, L_0000027441e597d0, C4<>;
S_0000027441ddc530 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441ddc210;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dbb5f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0000027441dbb628 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0000027441dd9370_0 .net "in", 3 0, L_0000027441df8d70;  1 drivers
v0000027441dd8830_0 .net "out", 1 0, L_0000027441df9db0;  alias, 1 drivers
v0000027441dd8dd0_0 .net "vld", 0 0, L_0000027441e597d0;  alias, 1 drivers
L_0000027441dffd50 .part L_0000027441df8d70, 0, 2;
L_0000027441dffe90 .part L_0000027441df8d70, 2, 2;
S_0000027441ddc6c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441ddc530;
 .timescale -9 -12;
L_0000027441e597d0 .functor OR 1, L_0000027441dfff30, L_0000027441dffdf0, C4<0>, C4<0>;
L_0000027441e00648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dd8150_0 .net/2u *"_ivl_4", 0 0, L_0000027441e00648;  1 drivers
v0000027441dd83d0_0 .net *"_ivl_6", 1 0, L_0000027441dffad0;  1 drivers
v0000027441dd7570_0 .net *"_ivl_8", 1 0, L_0000027441df9c70;  1 drivers
v0000027441dd88d0_0 .net "out_h", 0 0, L_0000027441e58ff0;  1 drivers
v0000027441dd8470_0 .net "out_l", 0 0, L_0000027441d47f80;  1 drivers
v0000027441dd9730_0 .net "out_vh", 0 0, L_0000027441dffdf0;  1 drivers
v0000027441dd7890_0 .net "out_vl", 0 0, L_0000027441dfff30;  1 drivers
L_0000027441dffad0 .concat [ 1 1 0 0], L_0000027441e58ff0, L_0000027441e00648;
L_0000027441df9c70 .concat [ 1 1 0 0], L_0000027441d47f80, L_0000027441dfff30;
L_0000027441df9db0 .functor MUXZ 2, L_0000027441df9c70, L_0000027441dffad0, L_0000027441dffdf0, C4<>;
S_0000027441ddd4d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441ddc6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dbbbf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441dbbc28 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441dd8e70_0 .net "in", 1 0, L_0000027441dffe90;  1 drivers
v0000027441dd7750_0 .net "out", 0 0, L_0000027441e58ff0;  alias, 1 drivers
v0000027441dd8bf0_0 .net "vld", 0 0, L_0000027441dffdf0;  alias, 1 drivers
L_0000027441dff990 .part L_0000027441dffe90, 1, 1;
L_0000027441dffa30 .part L_0000027441dffe90, 0, 1;
S_0000027441dde090 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441ddd4d0;
 .timescale -9 -12;
L_0000027441e58880 .functor NOT 1, L_0000027441dff990, C4<0>, C4<0>, C4<0>;
L_0000027441e58ff0 .functor AND 1, L_0000027441e58880, L_0000027441dffa30, C4<1>, C4<1>;
v0000027441dd7070_0 .net *"_ivl_2", 0 0, L_0000027441dff990;  1 drivers
v0000027441dd76b0_0 .net *"_ivl_3", 0 0, L_0000027441e58880;  1 drivers
v0000027441dd7f70_0 .net *"_ivl_5", 0 0, L_0000027441dffa30;  1 drivers
L_0000027441dffdf0 .reduce/or L_0000027441dffe90;
S_0000027441dde540 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441ddd4d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441dde540
v0000027441dd7a70_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0000027441dd7a70_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dd7a70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_43.86 ;
    %load/vec4 v0000027441dd7a70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_43.87, 5;
    %load/vec4 v0000027441dd7a70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dd7a70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_43.86;
T_43.87 ;
    %end;
S_0000027441dde6d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441ddc6c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dba270 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441dba2a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441dd8650_0 .net "in", 1 0, L_0000027441dffd50;  1 drivers
v0000027441dd8fb0_0 .net "out", 0 0, L_0000027441d47f80;  alias, 1 drivers
v0000027441dd95f0_0 .net "vld", 0 0, L_0000027441dfff30;  alias, 1 drivers
L_0000027441dffc10 .part L_0000027441dffd50, 1, 1;
L_0000027441dffcb0 .part L_0000027441dffd50, 0, 1;
S_0000027441ddfb20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441dde6d0;
 .timescale -9 -12;
L_0000027441d480d0 .functor NOT 1, L_0000027441dffc10, C4<0>, C4<0>, C4<0>;
L_0000027441d47f80 .functor AND 1, L_0000027441d480d0, L_0000027441dffcb0, C4<1>, C4<1>;
v0000027441dd8970_0 .net *"_ivl_2", 0 0, L_0000027441dffc10;  1 drivers
v0000027441dd80b0_0 .net *"_ivl_3", 0 0, L_0000027441d480d0;  1 drivers
v0000027441dd77f0_0 .net *"_ivl_5", 0 0, L_0000027441dffcb0;  1 drivers
L_0000027441dfff30 .reduce/or L_0000027441dffd50;
S_0000027441ddf030 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441dde6d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441ddf030
v0000027441dd7250_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0000027441dd7250_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dd7250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_44.88 ;
    %load/vec4 v0000027441dd7250_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_44.89, 5;
    %load/vec4 v0000027441dd7250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dd7250_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_44.88;
T_44.89 ;
    %end;
S_0000027441dde9f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441ddc530;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441dde9f0
v0000027441dd8790_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0000027441dd8790_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dd8790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_45.90 ;
    %load/vec4 v0000027441dd8790_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_45.91, 5;
    %load/vec4 v0000027441dd8790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dd8790_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_45.90;
T_45.91 ;
    %end;
S_0000027441dde220 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441ddc210;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dba770 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0000027441dba7a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0000027441dee9c0_0 .net "in", 3 0, L_0000027441dff8f0;  1 drivers
v0000027441def1e0_0 .net "out", 1 0, L_0000027441dffb70;  alias, 1 drivers
v0000027441dee240_0 .net "vld", 0 0, L_0000027441d48290;  alias, 1 drivers
L_0000027441dff670 .part L_0000027441dff8f0, 0, 2;
L_0000027441dfd910 .part L_0000027441dff8f0, 2, 2;
S_0000027441ddeb80 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0000027441dde220;
 .timescale -9 -12;
L_0000027441d48290 .functor OR 1, L_0000027441dff0d0, L_0000027441dff850, C4<0>, C4<0>;
L_0000027441e00600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441dd9a50_0 .net/2u *"_ivl_4", 0 0, L_0000027441e00600;  1 drivers
v0000027441dd9af0_0 .net *"_ivl_6", 1 0, L_0000027441dfdc30;  1 drivers
v0000027441dd9b90_0 .net *"_ivl_8", 1 0, L_0000027441dfffd0;  1 drivers
v0000027441dee4c0_0 .net "out_h", 0 0, L_0000027441d481b0;  1 drivers
v0000027441def140_0 .net "out_l", 0 0, L_0000027441d48060;  1 drivers
v0000027441deef60_0 .net "out_vh", 0 0, L_0000027441dff850;  1 drivers
v0000027441deec40_0 .net "out_vl", 0 0, L_0000027441dff0d0;  1 drivers
L_0000027441dfdc30 .concat [ 1 1 0 0], L_0000027441d481b0, L_0000027441e00600;
L_0000027441dfffd0 .concat [ 1 1 0 0], L_0000027441d48060, L_0000027441dff0d0;
L_0000027441dffb70 .functor MUXZ 2, L_0000027441dfffd0, L_0000027441dfdc30, L_0000027441dff850, C4<>;
S_0000027441dde3b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0000027441ddeb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dbb670 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441dbb6a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441dd72f0_0 .net "in", 1 0, L_0000027441dfd910;  1 drivers
v0000027441dd7430_0 .net "out", 0 0, L_0000027441d481b0;  alias, 1 drivers
v0000027441dd9cd0_0 .net "vld", 0 0, L_0000027441dff850;  alias, 1 drivers
L_0000027441dfd0f0 .part L_0000027441dfd910, 1, 1;
L_0000027441dfd4b0 .part L_0000027441dfd910, 0, 1;
S_0000027441ddfcb0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441dde3b0;
 .timescale -9 -12;
L_0000027441d47ff0 .functor NOT 1, L_0000027441dfd0f0, C4<0>, C4<0>, C4<0>;
L_0000027441d481b0 .functor AND 1, L_0000027441d47ff0, L_0000027441dfd4b0, C4<1>, C4<1>;
v0000027441dd7110_0 .net *"_ivl_2", 0 0, L_0000027441dfd0f0;  1 drivers
v0000027441dd8a10_0 .net *"_ivl_3", 0 0, L_0000027441d47ff0;  1 drivers
v0000027441dd8d30_0 .net *"_ivl_5", 0 0, L_0000027441dfd4b0;  1 drivers
L_0000027441dff850 .reduce/or L_0000027441dfd910;
S_0000027441dde860 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441dde3b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441dde860
v0000027441dd8f10_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0000027441dd8f10_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dd8f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_46.92 ;
    %load/vec4 v0000027441dd8f10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_46.93, 5;
    %load/vec4 v0000027441dd8f10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dd8f10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_46.92;
T_46.93 ;
    %end;
S_0000027441ddfe40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0000027441ddeb80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0000027441dba7f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0000027441dba828 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0000027441dd9d70_0 .net "in", 1 0, L_0000027441dff670;  1 drivers
v0000027441dd9e10_0 .net "out", 0 0, L_0000027441d48060;  alias, 1 drivers
v0000027441dd9eb0_0 .net "vld", 0 0, L_0000027441dff0d0;  alias, 1 drivers
L_0000027441dfdcd0 .part L_0000027441dff670, 1, 1;
L_0000027441dff3f0 .part L_0000027441dff670, 0, 1;
S_0000027441dded10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0000027441ddfe40;
 .timescale -9 -12;
L_0000027441d48140 .functor NOT 1, L_0000027441dfdcd0, C4<0>, C4<0>, C4<0>;
L_0000027441d48060 .functor AND 1, L_0000027441d48140, L_0000027441dff3f0, C4<1>, C4<1>;
v0000027441dd9f50_0 .net *"_ivl_2", 0 0, L_0000027441dfdcd0;  1 drivers
v0000027441dd9870_0 .net *"_ivl_3", 0 0, L_0000027441d48140;  1 drivers
v0000027441dd9c30_0 .net *"_ivl_5", 0 0, L_0000027441dff3f0;  1 drivers
L_0000027441dff0d0 .reduce/or L_0000027441dff670;
S_0000027441ddf4e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441ddfe40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441ddf4e0
v0000027441dd9910_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0000027441dd9910_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dd9910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_47.94 ;
    %load/vec4 v0000027441dd9910_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_47.95, 5;
    %load/vec4 v0000027441dd9910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dd9910_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_47.94;
T_47.95 ;
    %end;
S_0000027441ddeea0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441dde220;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441ddeea0
v0000027441def000_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0000027441def000_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441def000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_48.96 ;
    %load/vec4 v0000027441def000_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_48.97, 5;
    %load/vec4 v0000027441def000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441def000_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_48.96;
T_48.97 ;
    %end;
S_0000027441ddf1c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441ddce90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441ddf1c0
v0000027441def5a0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0000027441def5a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441def5a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_49.98 ;
    %load/vec4 v0000027441def5a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_49.99, 5;
    %load/vec4 v0000027441def5a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441def5a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_49.98;
T_49.99 ;
    %end;
S_0000027441ddf670 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0000027441ddb970;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441ddf670
v0000027441dedac0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0000027441dedac0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441dedac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_50.100 ;
    %load/vec4 v0000027441dedac0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_50.101, 5;
    %load/vec4 v0000027441dedac0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441dedac0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_50.100;
T_50.101 ;
    %end;
S_0000027441ddf800 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0000027441dda390;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0000027441ddf800
v0000027441ded5c0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.log2 ;
    %load/vec4 v0000027441ded5c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000027441ded5c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_51.102 ;
    %load/vec4 v0000027441ded5c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_51.103, 5;
    %load/vec4 v0000027441ded5c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000027441ded5c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_51.102;
T_51.103 ;
    %end;
S_0000027441ddf350 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0000027441b761c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0000027441d2dc60 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0000027441e00c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441ded160_0 .net/2u *"_ivl_0", 0 0, L_0000027441e00c30;  1 drivers
L_0000027441e00c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027441ded200_0 .net/2u *"_ivl_4", 0 0, L_0000027441e00c78;  1 drivers
v0000027441ded480_0 .net "a", 6 0, L_0000027441e6c510;  1 drivers
v0000027441ded7a0_0 .net "ain", 7 0, L_0000027441e6ba70;  1 drivers
v0000027441ded840_0 .net "b", 6 0, L_0000027441e6c010;  1 drivers
v0000027441ded8e0_0 .net "bin", 7 0, L_0000027441e6c290;  1 drivers
v0000027441defe60_0 .net "c", 7 0, L_0000027441e6c470;  alias, 1 drivers
L_0000027441e6ba70 .concat [ 7 1 0 0], L_0000027441e6c510, L_0000027441e00c30;
L_0000027441e6c290 .concat [ 7 1 0 0], L_0000027441e6c010, L_0000027441e00c78;
S_0000027441ddf990 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0000027441ddf350;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0000027441d2d420 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0000027441def6e0_0 .net "a", 7 0, L_0000027441e6ba70;  alias, 1 drivers
v0000027441def780_0 .net "b", 7 0, L_0000027441e6c290;  alias, 1 drivers
v0000027441def820_0 .net "c", 7 0, L_0000027441e6c470;  alias, 1 drivers
L_0000027441e6c470 .arith/sub 8, L_0000027441e6ba70, L_0000027441e6c290;
S_0000027441df0ed0 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0000027441b761c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 4 "r_o";
P_0000027441dbab70 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000100>;
P_0000027441dbaba8 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0000027441e58f80 .functor NOT 7, L_0000027441e68a50, C4<0000000>, C4<0000000>, C4<0000000>;
L_0000027441e586c0 .functor NOT 1, L_0000027441e6a670, C4<0>, C4<0>, C4<0>;
L_0000027441e588f0 .functor OR 1, L_0000027441e586c0, L_0000027441e68eb0, C4<0>, C4<0>;
v0000027441defdc0_0 .net *"_ivl_10", 0 0, L_0000027441e586c0;  1 drivers
v0000027441deffa0_0 .net *"_ivl_13", 1 0, L_0000027441e69130;  1 drivers
v0000027441defbe0_0 .net *"_ivl_15", 0 0, L_0000027441e68eb0;  1 drivers
v0000027441defc80_0 .net *"_ivl_17", 0 0, L_0000027441e588f0;  1 drivers
v0000027441defd20_0 .net *"_ivl_19", 3 0, L_0000027441e69590;  1 drivers
L_0000027441e01410 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000027441def8c0_0 .net/2u *"_ivl_20", 3 0, L_0000027441e01410;  1 drivers
v0000027441defb40_0 .net *"_ivl_22", 3 0, L_0000027441e68370;  1 drivers
v0000027441def960_0 .net *"_ivl_25", 3 0, L_0000027441e698b0;  1 drivers
v0000027441dea320_0 .net *"_ivl_5", 0 0, L_0000027441e6a210;  1 drivers
v0000027441de9ba0_0 .net *"_ivl_9", 0 0, L_0000027441e6a670;  1 drivers
v0000027441dea460_0 .net "e_o", 1 0, L_0000027441e69c70;  alias, 1 drivers
v0000027441de8660_0 .net "exp_o", 6 0, L_0000027441e68a50;  1 drivers
v0000027441dea820_0 .net "exp_oN", 6 0, L_0000027441e68ff0;  1 drivers
v0000027441dea3c0_0 .net "exp_oN_tmp", 6 0, L_0000027441e689b0;  1 drivers
v0000027441de9c40_0 .net "r_o", 3 0, L_0000027441e6a350;  alias, 1 drivers
L_0000027441e69c70 .part L_0000027441e68a50, 0, 2;
L_0000027441e6a210 .part L_0000027441e68a50, 6, 1;
L_0000027441e68ff0 .functor MUXZ 7, L_0000027441e68a50, L_0000027441e689b0, L_0000027441e6a210, C4<>;
L_0000027441e6a670 .part L_0000027441e68a50, 6, 1;
L_0000027441e69130 .part L_0000027441e68ff0, 0, 2;
L_0000027441e68eb0 .reduce/or L_0000027441e69130;
L_0000027441e69590 .part L_0000027441e68ff0, 2, 4;
L_0000027441e68370 .arith/sum 4, L_0000027441e69590, L_0000027441e01410;
L_0000027441e698b0 .part L_0000027441e68ff0, 2, 4;
L_0000027441e6a350 .functor MUXZ 4, L_0000027441e698b0, L_0000027441e68370, L_0000027441e588f0, C4<>;
S_0000027441df2c80 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0000027441df0ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 7 "c";
P_0000027441d2d720 .param/l "N" 0 4 263, C4<000000000000000000000000000000110>;
L_0000027441e013c8 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000027441defaa0_0 .net/2u *"_ivl_0", 6 0, L_0000027441e013c8;  1 drivers
v0000027441defa00_0 .net "a", 6 0, L_0000027441e58f80;  1 drivers
v0000027441deff00_0 .net "c", 6 0, L_0000027441e689b0;  alias, 1 drivers
L_0000027441e689b0 .arith/sum 7, L_0000027441e58f80, L_0000027441e013c8;
    .scope S_0000027441d4b4b0;
T_52 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000027441dfbf70_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000027441dfb6b0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027441dfc790_0, 0, 1;
    %vpi_call/w 3 53 "$display", "--------------------------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 54 "$display", "Posit Addition Testbench (N=%0d, es=%0d)", P_0000027441b697d8, P_0000027441b69810 {0 0 0};
    %vpi_call/w 3 55 "$display", "Time\011 Start\011 In1 (hex)\011 In2 (hex)\011 Out (hex)\011 Inf\011 Zero\011 Done" {0 0 0};
    %vpi_call/w 3 56 "$display", "--------------------------------------------------------------------------------------------------" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000027441dfbf70_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000027441dfb6b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027441dfc790_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 65 "$display", "%0t\011 %b\011 %h\011\011 %h\011\011 %h\011\011 %b\011 %b\011 %b", $time, v0000027441dfc790_0, v0000027441dfbf70_0, v0000027441dfb6b0_0, v0000027441dfd050_0, v0000027441dfb570_0, v0000027441dfc150_0, v0000027441dfcd30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027441dfc790_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0000027441dfbf70_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000027441dfb6b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027441dfc790_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 77 "$display", "%0t\011 %b\011 %h\011\011 %h\011\011 %h\011\011 %b\011 %b\011 %b", $time, v0000027441dfc790_0, v0000027441dfbf70_0, v0000027441dfb6b0_0, v0000027441dfd050_0, v0000027441dfb570_0, v0000027441dfc150_0, v0000027441dfcd30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027441dfc790_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0000027441dfbf70_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0000027441dfb6b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027441dfc790_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 89 "$display", "%0t\011 %b\011 %h\011\011 %h\011\011 %h\011\011 %b\011 %b\011 %b", $time, v0000027441dfc790_0, v0000027441dfbf70_0, v0000027441dfb6b0_0, v0000027441dfd050_0, v0000027441dfb570_0, v0000027441dfc150_0, v0000027441dfcd30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027441dfc790_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0000027441dfbf70_0, 0, 16;
    %pushi/vec4 49152, 0, 16;
    %store/vec4 v0000027441dfb6b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027441dfc790_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 101 "$display", "%0t\011 %b\011 %h\011\011 %h\011\011 %h\011\011 %b\011 %b\011 %b", $time, v0000027441dfc790_0, v0000027441dfbf70_0, v0000027441dfb6b0_0, v0000027441dfd050_0, v0000027441dfb570_0, v0000027441dfc150_0, v0000027441dfcd30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027441dfc790_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0000027441dfbf70_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0000027441dfb6b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027441dfc790_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 113 "$display", "%0t\011 %b\011 %h\011\011 %h\011\011 %h\011\011 %b\011 %b\011 %b", $time, v0000027441dfc790_0, v0000027441dfbf70_0, v0000027441dfb6b0_0, v0000027441dfd050_0, v0000027441dfb570_0, v0000027441dfc150_0, v0000027441dfcd30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027441dfc790_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0000027441dfbf70_0, 0, 16;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0000027441dfb6b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027441dfc790_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 125 "$display", "%0t\011 %b\011 %h\011\011 %h\011\011 %h\011\011 %b\011 %b\011 %b", $time, v0000027441dfc790_0, v0000027441dfbf70_0, v0000027441dfb6b0_0, v0000027441dfd050_0, v0000027441dfb570_0, v0000027441dfc150_0, v0000027441dfcd30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027441dfc790_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 28672, 0, 16;
    %store/vec4 v0000027441dfbf70_0, 0, 16;
    %pushi/vec4 28672, 0, 16;
    %store/vec4 v0000027441dfb6b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027441dfc790_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 140 "$display", "%0t\011 %b\011 %h\011\011 %h\011\011 %h\011\011 %b\011 %b\011 %b", $time, v0000027441dfc790_0, v0000027441dfbf70_0, v0000027441dfb6b0_0, v0000027441dfd050_0, v0000027441dfb570_0, v0000027441dfc150_0, v0000027441dfcd30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027441dfc790_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 151 "$display", "--------------------------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 152 "$display", "Simulation Finished." {0 0 0};
    %vpi_call/w 3 153 "$finish" {0 0 0};
    %end;
    .thread T_52;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_posit16_adder.v";
    "posit16_adder.v";
