
---------- Begin Simulation Statistics ----------
final_tick                               777041547000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184766                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706296                       # Number of bytes of host memory used
host_op_rate                                   351897                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12000.90                       # Real time elapsed on the host
host_tick_rate                               64748594                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2217355005                       # Number of instructions simulated
sim_ops                                    4223082703                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.777042                       # Number of seconds simulated
sim_ticks                                777041547000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            589023118                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          37882156                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         614096117                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits          222368549                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups       589023118                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses        366654569                       # Number of indirect misses.
system.cpu.branchPred.lookups               718509887                       # Number of BP lookups
system.cpu.branchPred.usedRAS                47260886                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted     32048350                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                2630170160                       # number of cc regfile reads
system.cpu.cc_regfile_writes               1498884534                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts          37987552                       # The number of times a branch was mispredicted
system.cpu.commit.branches                  506115622                       # Number of branches committed
system.cpu.commit.bw_lim_events             242703306                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls         2359929                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       955043721                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts           2217355005                       # Number of instructions committed
system.cpu.commit.committedOps             4223082703                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples   1411110803                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.992736                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.907104                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    391933575     27.77%     27.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    203690406     14.43%     42.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    136360161      9.66%     51.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    211350586     14.98%     66.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     82593828      5.85%     72.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     57251739      4.06%     76.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     42230652      2.99%     79.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     42996550      3.05%     82.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    242703306     17.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   1411110803                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                  118423702                       # Number of committed floating point instructions.
system.cpu.commit.function_calls             35607415                       # Number of function calls committed.
system.cpu.commit.int_insts                4139385773                       # Number of committed integer instructions.
system.cpu.commit.loads                     507915049                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass     13918146      0.33%      0.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       3310891559     78.40%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         8963585      0.21%     78.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         14200795      0.34%     79.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        8267536      0.20%     79.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          15290      0.00%     79.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         489720      0.01%     79.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        550880      0.01%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv         220352      0.01%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu        16819012      0.40%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt         8308286      0.20%     80.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc       21350575      0.51%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      4243134      0.10%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            2      0.00%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt      2712373      0.06%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv       656239      0.02%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      3048777      0.07%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt        94886      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       486577267     11.52%     92.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      284695443      6.74%     99.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead     21337782      0.51%     99.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite     15720504      0.37%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        4223082703                       # Class of committed instruction
system.cpu.commit.refs                      808330996                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                  2217355005                       # Number of Instructions Simulated
system.cpu.committedOps                    4223082703                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.700872                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.700872                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             177657537                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts             5737255189                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                443504071                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 860397282                       # Number of cycles decode is running
system.cpu.decode.SquashCycles               38019539                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles              33407406                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                   596113641                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        307180                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                   329920557                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        465294                       # TLB misses on write requests
system.cpu.fetch.Branches                   718509887                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                 442575790                       # Number of cache lines fetched
system.cpu.fetch.Cycles                    1024969778                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               9979457                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                     3157344686                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                99511                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles        934125                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                76039078                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.462337                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          488962809                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches          269629435                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.031645                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples         1552985835                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.850261                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.571503                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                595561346     38.35%     38.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 60499253      3.90%     42.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 63616809      4.10%     46.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 63838382      4.11%     50.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 41899712      2.70%     53.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 71636836      4.61%     57.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 48733110      3.14%     60.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 75631748      4.87%     65.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                531568639     34.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           1552985835                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                 171486144                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 93862509                       # number of floating regfile writes
system.cpu.idleCycles                         1097260                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts             51017577                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                553754961                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.083856                       # Inst execution rate
system.cpu.iew.exec_refs                    924085997                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  329173206                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles               103908689                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             641333277                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts            4197503                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts           2717903                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            360526256                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          5178126420                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             594912791                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          90851516                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            4792568833                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 102724                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1074                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles               38019539                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                104311                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         76147884                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses       587337                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation       146452                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       598594                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads    133418228                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores     60110309                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents         146452                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect     46632363                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        4385214                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                5407324295                       # num instructions consuming a value
system.cpu.iew.wb_count                    4751565907                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.622687                       # average fanout of values written-back
system.cpu.iew.wb_producers                3367072797                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.057472                       # insts written-back per cycle
system.cpu.iew.wb_sent                     4767248934                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               6797092133                       # number of integer regfile reads
system.cpu.int_regfile_writes              3794502247                       # number of integer regfile writes
system.cpu.ipc                               1.426793                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.426793                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          24195042      0.50%      0.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            3813770126     78.10%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              8974351      0.18%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              14455122      0.30%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             9060557      0.19%     79.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               15290      0.00%     79.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              489720      0.01%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             550880      0.01%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv              220352      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu             18031200      0.37%     79.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt              8308286      0.17%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc            21399506      0.44%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4470535      0.09%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               2      0.00%     80.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2762612      0.06%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv          656901      0.01%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3276380      0.07%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt          94886      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            588621582     12.05%     92.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           322601213      6.61%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        24939083      0.51%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite       16526159      0.34%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             4883420349                       # Type of FU issued
system.cpu.iq.fp_alu_accesses               129707910                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads           255926440                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses    122042029                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes          143546162                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    72769524                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014901                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                60394722     82.99%     82.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     82.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                1005684      1.38%     84.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     84.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      4      0.00%     84.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     5      0.00%     84.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     84.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     84.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     84.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     84.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     84.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     84.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd              2572      0.00%     84.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     84.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     84.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     84.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     84.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     84.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult             4861      0.01%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     84.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                6583860      9.05%     93.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2068305      2.84%     96.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1011      0.00%     96.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          2708499      3.72%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             4802286921                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads        11149900207                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   4629523878                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        5989663189                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 5172648808                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                4883420349                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded             5477612                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       955043716                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued          13230590                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved        3117683                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined   1311388581                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    1552985835                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.144536                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.524074                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           379508869     24.44%     24.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           136412149      8.78%     33.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           182899641     11.78%     45.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           143021801      9.21%     54.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           183539901     11.82%     66.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           180648228     11.63%     77.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6           175193821     11.28%     88.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7           110511555      7.12%     96.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            61249870      3.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1552985835                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.142316                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   442750184                       # TLB accesses on write requests
system.cpu.itb.wrMisses                        174471                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          16226710                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          6943918                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            641333277                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           360526256                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              2047432814                       # number of misc regfile reads
system.cpu.misc_regfile_writes                3354296                       # number of misc regfile writes
system.cpu.numCycles                       1554083095                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles               103562207                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps            4809755993                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                4967507                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                472908297                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16742                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 91306                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups           13816723070                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts             5546452235                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands          6299383757                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 862024187                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                4605265                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles               38019539                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              16037321                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps               1489627764                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups         182698693                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups       8056935296                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles       60434284                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts            3427320                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  59724018                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts        4088270                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                   6346533921                       # The number of ROB reads
system.cpu.rob.rob_writes                 10499823858                       # The number of ROB writes
system.cpu.timesIdled                          350639                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                493009                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2828                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1019318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2040517                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 777041547000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2708                       # Transaction distribution
system.membus.trans_dist::ReadExReq               120                       # Transaction distribution
system.membus.trans_dist::ReadExResp              120                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2708                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       180992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       180992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  180992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2828                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2828    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2828                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3464500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           15178500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 777041547000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1021053                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          144                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1014997                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4177                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              145                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             145                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1015857                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5197                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3046708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        15005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3061713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    129974464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       351104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              130325568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1021199                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000008                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002799                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1021191    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1021199                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2035399500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8015994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1523791984                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 777041547000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst              1014580                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3787                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1018367                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1014580                       # number of overall hits
system.l2.overall_hits::.cpu.data                3787                       # number of overall hits
system.l2.overall_hits::total                 1018367                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1275                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1555                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2830                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1275                       # number of overall misses
system.l2.overall_misses::.cpu.data              1555                       # number of overall misses
system.l2.overall_misses::total                  2830                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    100357000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    132064000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        232421000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    100357000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    132064000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       232421000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1015855                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5342                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1021197                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1015855                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5342                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1021197                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001255                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.291089                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002771                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001255                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.291089                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002771                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78711.372549                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84928.617363                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82127.561837                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78711.372549                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84928.617363                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82127.561837                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2829                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2829                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     87617000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    116458000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    204075000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     87617000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    116458000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    204075000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.290902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002770                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.290902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.002770                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68719.215686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74940.797941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72136.797455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68719.215686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74940.797941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72136.797455                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          144                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              144                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          144                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          144                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1014995                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1014995                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1014995                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1014995                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             120                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 120                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      9636500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9636500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.827586                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.827586                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80304.166667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80304.166667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      8436500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8436500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.827586                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.827586                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70304.166667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70304.166667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1014580                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1014580                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1275                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1275                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    100357000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    100357000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1015855                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1015855                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001255                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001255                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78711.372549                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78711.372549                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1275                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1275                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     87617000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     87617000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001255                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001255                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68719.215686                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68719.215686                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3762                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3762                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1435                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1435                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    122427500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    122427500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         5197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.276121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.276121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85315.331010                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85315.331010                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1434                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1434                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    108021500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    108021500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.275928                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.275928                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75328.800558                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75328.800558                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 777041547000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2664.423072                       # Cycle average of tags in use
system.l2.tags.total_refs                     2040506                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2828                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    721.536775                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1181.773683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1482.649388                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.072130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.090494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.162623                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2828                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2761                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.172607                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16326892                       # Number of tag accesses
system.l2.tags.data_accesses                 16326892                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 777041547000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          81536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          99456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             180992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        81536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         81536                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2828                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            104931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            127993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                232924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       104931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           104931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           104931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           127993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               232924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              205212                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2828                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2828                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     34634250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   14140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                87659250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12246.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30996.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1461                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2828                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    131.725866                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.528876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   175.274673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          922     67.94%     67.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          295     21.74%     89.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           49      3.61%     93.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           28      2.06%     95.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      1.18%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      0.44%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.52%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.29%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           30      2.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1357                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 180992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  180992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  777041469500                       # Total gap between requests
system.mem_ctrls.avgGap                  274767139.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        81536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        99456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 104931.326149539847                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 127993.156072515631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1274                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     35265000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     52394250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27680.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33715.73                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    51.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4326840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2288385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             9303420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     61338613440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11818616550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     288431435040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       361604583675                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.360681                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 749747425250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  25946960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1347161750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5433540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2861430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10888500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     61338613440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12179365560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     288127646400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       361664808870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.438187                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 748952800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  25946960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2141787000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    777041547000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 777041547000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    441531024                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        441531024                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    441531024                       # number of overall hits
system.cpu.icache.overall_hits::total       441531024                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1044766                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1044766                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1044766                       # number of overall misses
system.cpu.icache.overall_misses::total       1044766                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  13495748000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13495748000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  13495748000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13495748000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    442575790                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    442575790                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    442575790                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    442575790                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002361                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002361                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002361                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002361                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 12917.483915                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12917.483915                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 12917.483915                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12917.483915                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          772                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.384615                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1014997                       # number of writebacks
system.cpu.icache.writebacks::total           1014997                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        28909                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        28909                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        28909                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        28909                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      1015857                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1015857                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1015857                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1015857                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12307590500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12307590500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12307590500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12307590500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002295                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002295                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002295                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002295                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12115.475406                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12115.475406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12115.475406                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12115.475406                       # average overall mshr miss latency
system.cpu.icache.replacements                1014997                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    441531024                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       441531024                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1044766                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1044766                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  13495748000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13495748000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    442575790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    442575790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002361                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002361                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 12917.483915                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12917.483915                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        28909                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        28909                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1015857                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1015857                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12307590500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12307590500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002295                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002295                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12115.475406                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12115.475406                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 777041547000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           813.906623                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           442546880                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1015856                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            435.639382                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   813.906623                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.794831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.794831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          859                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          798                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.838867                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         886167436                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        886167436                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 777041547000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 777041547000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 777041547000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 777041547000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 777041547000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 777041547000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 777041547000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    820202083                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        820202083                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    820202083                       # number of overall hits
system.cpu.dcache.overall_hits::total       820202083                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16931                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16931                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16931                       # number of overall misses
system.cpu.dcache.overall_misses::total         16931                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    572589000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    572589000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    572589000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    572589000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    820219014                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    820219014                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    820219014                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    820219014                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000021                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000021                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33818.971118                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33818.971118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33818.971118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33818.971118                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          524                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.222222                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          144                       # number of writebacks
system.cpu.dcache.writebacks::total               144                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11589                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11589                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11589                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11589                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5342                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5342                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5342                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    179943000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    179943000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    179943000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    179943000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000007                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000007                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33684.575066                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33684.575066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33684.575066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33684.575066                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4321                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    519043239                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       519043239                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16781                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16781                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    562081500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    562081500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    519060020                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    519060020                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000032                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33495.113521                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33495.113521                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5197                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5197                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    169825500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    169825500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32677.602463                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32677.602463                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    301158844                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      301158844                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          150                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          150                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     10507500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10507500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    301158994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    301158994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        70050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        70050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          145                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          145                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10117500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10117500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69775.862069                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69775.862069                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 777041547000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           993.885359                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           820207425                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5342                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          153539.390678                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   993.885359                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.970591                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.970591                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1001                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1640443370                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1640443370                       # Number of data accesses

---------- End Simulation Statistics   ----------
