{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701786571892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701786571892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 21:29:31 2023 " "Processing started: Tue Dec  5 21:29:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701786571892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786571892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tubes-sisdig -c tubes-sisdig " "Command: quartus_map --read_settings_files=on --write_settings_files=off tubes-sisdig -c tubes-sisdig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786571893 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701786572581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701786572581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_engine_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_engine_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_engine_fsm-fsm " "Found design unit 1: xtea_engine_fsm-fsm" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579661 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_engine_fsm " "Found entity 1: xtea_engine_fsm" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea_engine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea_engine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_engine-xtea_engine_arc " "Found design unit 1: xtea_engine-xtea_engine_arc" {  } { { "xtea_engine.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579664 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_engine " "Found entity 1: xtea_engine" {  } { { "xtea_engine.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-top_level_arc " "Found design unit 1: top_level-top_level_arc" {  } { { "top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579667 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file speed_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_select-RTL " "Found design unit 1: speed_select-RTL" {  } { { "speed_select.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/speed_select.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579670 ""} { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/speed_select.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-behavioral " "Found design unit 1: shift_register-behavioral" {  } { { "shift_register.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/shift_register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579672 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/shift_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialfpga_fsm_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialfpga_fsm_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialFPGA_fsm_tx-behavioral " "Found design unit 1: serialFPGA_fsm_tx-behavioral" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579676 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialFPGA_fsm_tx " "Found entity 1: serialFPGA_fsm_tx" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialfpga_fsm_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialfpga_fsm_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialFPGA_fsm_rx-behavioral " "Found design unit 1: serialFPGA_fsm_rx-behavioral" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579680 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialFPGA_fsm_rx " "Found entity 1: serialFPGA_fsm_rx" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialfpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialfpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialFPGA-serialFPGA_arc " "Found design unit 1: serialFPGA-serialFPGA_arc" {  } { { "serialFPGA.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579684 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialFPGA " "Found entity 1: serialFPGA" {  } { { "serialFPGA.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-behavioral " "Found design unit 1: register32-behavioral" {  } { { "register32.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/register32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579686 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/register32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_tx-RTL " "Found design unit 1: my_uart_tx-RTL" {  } { { "my_uart_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_tx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579689 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "my_uart_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_tx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_top-structural " "Found design unit 1: my_uart_top-structural" {  } { { "my_uart_top.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_top.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579692 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_top " "Found entity 1: my_uart_top" {  } { { "my_uart_top.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_top.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_rx-RTL " "Found design unit 1: my_uart_rx-RTL" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579694 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4in-behavioral " "Found design unit 1: mux_4in-behavioral" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579697 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4in " "Found entity 1: mux_4in" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2in-behavioral " "Found design unit 1: mux_2in-behavioral" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579700 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2in " "Found entity 1: mux_2in" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_4in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux_4in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_4in-behavioral " "Found design unit 1: demux_4in-behavioral" {  } { { "demux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/demux_4in.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579702 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_4in " "Found entity 1: demux_4in" {  } { { "demux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/demux_4in.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701786579702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579702 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701786579804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serialFPGA serialFPGA:serialFPGA1 " "Elaborating entity \"serialFPGA\" for hierarchy \"serialFPGA:serialFPGA1\"" {  } { { "top_level.vhd" "serialFPGA1" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786579806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_top serialFPGA:serialFPGA1\|my_uart_top:uart_top " "Elaborating entity \"my_uart_top\" for hierarchy \"serialFPGA:serialFPGA1\|my_uart_top:uart_top\"" {  } { { "serialFPGA.vhd" "uart_top" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786579807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select serialFPGA:serialFPGA1\|my_uart_top:uart_top\|speed_select:speed_rx " "Elaborating entity \"speed_select\" for hierarchy \"serialFPGA:serialFPGA1\|my_uart_top:uart_top\|speed_select:speed_rx\"" {  } { { "my_uart_top.vhd" "speed_rx" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_top.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786579808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver " "Elaborating entity \"my_uart_rx\" for hierarchy \"serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\"" {  } { { "my_uart_top.vhd" "receiver" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_top.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786579809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter " "Elaborating entity \"my_uart_tx\" for hierarchy \"serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\"" {  } { { "my_uart_top.vhd" "transmitter" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_top.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786579811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serialFPGA_fsm_rx serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1 " "Elaborating entity \"serialFPGA_fsm_rx\" for hierarchy \"serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\"" {  } { { "serialFPGA.vhd" "serialFPGA_fsm_rx1" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786579812 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_recvByte serialFPGA_fsm_rx.vhd(47) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(47): signal \"i_recvByte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_recvByte serialFPGA_fsm_rx.vhd(53) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(53): signal \"i_recvByte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_recvByte serialFPGA_fsm_rx.vhd(56) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(56): signal \"i_recvByte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_recvByte serialFPGA_fsm_rx.vhd(58) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(58): signal \"i_recvByte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_recvByte serialFPGA_fsm_rx.vhd(65) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(65): signal \"i_recvByte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_recvByte serialFPGA_fsm_rx.vhd(68) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(68): signal \"i_recvByte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "msg_mode serialFPGA_fsm_rx.vhd(70) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(70): signal \"msg_mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt serialFPGA_fsm_rx.vhd(71) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(71): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt serialFPGA_fsm_rx.vhd(72) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(72): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextState serialFPGA_fsm_rx.vhd(37) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(37): inferring latch(es) for signal or variable \"nextState\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "msg_mode serialFPGA_fsm_rx.vhd(37) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(37): inferring latch(es) for signal or variable \"msg_mode\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt serialFPGA_fsm_rx.vhd(37) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(37): inferring latch(es) for signal or variable \"cnt\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_reg_sel serialFPGA_fsm_rx.vhd(37) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(37): inferring latch(es) for signal or variable \"o_reg_sel\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_reg_data serialFPGA_fsm_rx.vhd(37) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(37): inferring latch(es) for signal or variable \"o_reg_data\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_proceed serialFPGA_fsm_rx.vhd(37) " "VHDL Process Statement warning at serialFPGA_fsm_rx.vhd(37): inferring latch(es) for signal or variable \"o_proceed\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_proceed serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_proceed\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_reg_data\[0\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_reg_data\[0\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_reg_data\[1\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_reg_data\[1\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_reg_data\[2\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_reg_data\[2\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_reg_data\[3\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_reg_data\[3\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_reg_data\[4\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_reg_data\[4\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_reg_data\[5\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_reg_data\[5\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_reg_data\[6\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_reg_data\[6\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_reg_data\[7\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_reg_data\[7\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_reg_sel\[0\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_reg_sel\[0\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_reg_sel\[1\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"o_reg_sel\[1\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[0\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[1\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[2\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[2\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[3\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[3\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[4\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[4\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[5\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[5\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[6\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[6\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[7\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[7\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[8\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[8\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[9\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[9\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[10\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[10\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[11\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[11\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[12\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[12\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579813 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[13\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[13\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[14\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[14\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[15\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[15\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[16\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[16\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[17\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[17\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[18\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[18\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[19\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[19\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[20\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[20\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[21\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[21\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[22\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[22\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[23\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[23\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[24\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[24\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[25\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[25\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[26\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[26\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[27\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[27\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[28\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[28\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[29\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[29\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[30\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[30\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[31\] serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"cnt\[31\]\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msg_mode serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"msg_mode\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_reading2 serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"nextState.s_reading2\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_reading1 serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"nextState.s_reading1\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_command serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"nextState.s_command\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_waiting serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"nextState.s_waiting\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.init serialFPGA_fsm_rx.vhd(37) " "Inferred latch for \"nextState.init\" at serialFPGA_fsm_rx.vhd(37)" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579814 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_rx:serialFPGA_fsm_rx1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serialFPGA_fsm_tx serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1 " "Elaborating entity \"serialFPGA_fsm_tx\" for hierarchy \"serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\"" {  } { { "serialFPGA.vhd" "serialFPGA_fsm_tx1" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786579815 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidx serialFPGA_fsm_tx.vhd(48) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(48): signal \"vidx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_v0 serialFPGA_fsm_tx.vhd(49) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(49): signal \"i_v0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt serialFPGA_fsm_tx.vhd(49) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(49): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_v1 serialFPGA_fsm_tx.vhd(51) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(51): signal \"i_v1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt serialFPGA_fsm_tx.vhd(51) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(51): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt serialFPGA_fsm_tx.vhd(55) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(55): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt serialFPGA_fsm_tx.vhd(56) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(56): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidx serialFPGA_fsm_tx.vhd(57) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(57): signal \"vidx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextState serialFPGA_fsm_tx.vhd(35) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(35): inferring latch(es) for signal or variable \"nextState\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vidx serialFPGA_fsm_tx.vhd(35) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(35): inferring latch(es) for signal or variable \"vidx\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt serialFPGA_fsm_tx.vhd(35) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(35): inferring latch(es) for signal or variable \"cnt\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_sendByte serialFPGA_fsm_tx.vhd(35) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(35): inferring latch(es) for signal or variable \"o_sendByte\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_send serialFPGA_fsm_tx.vhd(35) " "VHDL Process Statement warning at serialFPGA_fsm_tx.vhd(35): inferring latch(es) for signal or variable \"o_send\", which holds its previous value in one or more paths through the process" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_send serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"o_send\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sendByte\[0\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"o_sendByte\[0\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sendByte\[1\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"o_sendByte\[1\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sendByte\[2\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"o_sendByte\[2\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sendByte\[3\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"o_sendByte\[3\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sendByte\[4\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"o_sendByte\[4\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sendByte\[5\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"o_sendByte\[5\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sendByte\[6\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"o_sendByte\[6\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_sendByte\[7\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"o_sendByte\[7\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[0\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[0\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579816 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[1\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[1\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[2\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[2\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[3\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[3\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[4\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[4\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[5\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[5\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[6\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[6\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[7\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[7\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[8\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[8\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[9\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[9\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[10\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[10\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[11\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[11\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[12\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[12\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[13\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[13\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[14\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[14\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[15\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[15\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[16\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[16\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[17\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[17\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[18\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[18\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[19\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[19\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[20\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[20\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[21\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[21\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[22\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[22\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[23\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[23\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[24\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[24\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[25\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[25\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[26\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[26\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[27\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[27\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[28\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[28\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[29\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[29\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[30\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[30\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt\[31\] serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"cnt\[31\]\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vidx serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"vidx\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_read_2 serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"nextState.s_read_2\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_read_1 serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"nextState.s_read_1\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_waiting serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"nextState.s_waiting\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.init serialFPGA_fsm_tx.vhd(35) " "Inferred latch for \"nextState.init\" at serialFPGA_fsm_tx.vhd(35)" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579817 "|top_level|serialFPGA:serialFPGA1|serialFPGA_fsm_tx:serialFPGA_fsm_tx1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_4in demux_4in:demux_data " "Elaborating entity \"demux_4in\" for hierarchy \"demux_4in:demux_data\"" {  } { { "top_level.vhd" "demux_data" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786579818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_4in demux_4in:demux_en " "Elaborating entity \"demux_4in\" for hierarchy \"demux_4in:demux_en\"" {  } { { "top_level.vhd" "demux_en" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786579819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:sreg_msg " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:sreg_msg\"" {  } { { "top_level.vhd" "sreg_msg" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786579820 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_rst shift_register.vhd(22) " "VHDL Process Statement warning at shift_register.vhd(22): signal \"i_rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_register.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/shift_register.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579820 "|top_level|shift_register:sreg_msg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:sreg_key " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:sreg_key\"" {  } { { "top_level.vhd" "sreg_key" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786579821 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_rst shift_register.vhd(22) " "VHDL Process Statement warning at shift_register.vhd(22): signal \"i_rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_register.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/shift_register.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579822 "|top_level|shift_register:sreg_key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:sreg_ende " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:sreg_ende\"" {  } { { "top_level.vhd" "sreg_ende" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786579822 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_rst shift_register.vhd(22) " "VHDL Process Statement warning at shift_register.vhd(22): signal \"i_rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_register.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/shift_register.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579823 "|top_level|shift_register:sreg_ende"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "shift_register.vhd(26) " "VHDL Subtype or Type Declaration warning at shift_register.vhd(26): subtype or type has null range" {  } { { "shift_register.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/shift_register.vhd" 26 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1701786579823 "|top_level|shift_register:sreg_ende"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_engine xtea_engine:xtea_engine1 " "Elaborating entity \"xtea_engine\" for hierarchy \"xtea_engine:xtea_engine1\"" {  } { { "top_level.vhd" "xtea_engine1" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/top_level.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786579823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_engine_fsm xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm " "Elaborating entity \"xtea_engine_fsm\" for hierarchy \"xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\"" {  } { { "xtea_engine.vhd" "fsm" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786579825 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ende xtea_engine_fsm.vhd(60) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(60): signal \"ende\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count xtea_engine_fsm.vhd(75) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(75): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count xtea_engine_fsm.vhd(76) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(76): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ende xtea_engine_fsm.vhd(77) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(77): signal \"ende\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ende xtea_engine_fsm.vhd(95) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(95): signal \"ende\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ende xtea_engine_fsm.vhd(110) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(110): signal \"ende\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ende xtea_engine_fsm.vhd(125) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(125): signal \"ende\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nextState xtea_engine_fsm.vhd(38) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable \"nextState\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done xtea_engine_fsm.vhd(38) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_v0 xtea_engine_fsm.vhd(38) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable \"en_v0\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_v1 xtea_engine_fsm.vhd(38) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable \"en_v1\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_sum xtea_engine_fsm.vhd(38) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable \"en_sum\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_v0 xtea_engine_fsm.vhd(38) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable \"sel_v0\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_v1 xtea_engine_fsm.vhd(38) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable \"sel_v1\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_sum xtea_engine_fsm.vhd(38) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable \"sel_sum\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "operation xtea_engine_fsm.vhd(38) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable \"operation\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count xtea_engine_fsm.vhd(38) " "VHDL Process Statement warning at xtea_engine_fsm.vhd(38): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[0\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[1\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[2\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[3\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[4\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[5\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[6\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[7\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[8\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[9\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579826 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[10\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[11\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[12\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[13\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[14\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[15\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[16\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[17\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[18\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[19\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[20\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[21\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[22\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[23\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[24\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[25\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[26\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[27\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[28\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[29\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[30\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] xtea_engine_fsm.vhd(38) " "Inferred latch for \"count\[31\]\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation xtea_engine_fsm.vhd(38) " "Inferred latch for \"operation\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_sum xtea_engine_fsm.vhd(38) " "Inferred latch for \"sel_sum\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_v1 xtea_engine_fsm.vhd(38) " "Inferred latch for \"sel_v1\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_v0 xtea_engine_fsm.vhd(38) " "Inferred latch for \"sel_v0\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_sum xtea_engine_fsm.vhd(38) " "Inferred latch for \"en_sum\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_v1 xtea_engine_fsm.vhd(38) " "Inferred latch for \"en_v1\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_v0 xtea_engine_fsm.vhd(38) " "Inferred latch for \"en_v0\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done xtea_engine_fsm.vhd(38) " "Inferred latch for \"done\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_done xtea_engine_fsm.vhd(38) " "Inferred latch for \"nextState.s_done\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_op_done xtea_engine_fsm.vhd(38) " "Inferred latch for \"nextState.s_op_done\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_sum xtea_engine_fsm.vhd(38) " "Inferred latch for \"nextState.s_sum\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_op_1 xtea_engine_fsm.vhd(38) " "Inferred latch for \"nextState.s_op_1\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_op_0 xtea_engine_fsm.vhd(38) " "Inferred latch for \"nextState.s_op_0\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_load xtea_engine_fsm.vhd(38) " "Inferred latch for \"nextState.s_load\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.s_waiting xtea_engine_fsm.vhd(38) " "Inferred latch for \"nextState.s_waiting\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.init xtea_engine_fsm.vhd(38) " "Inferred latch for \"nextState.init\" at xtea_engine_fsm.vhd(38)" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579827 "|top_level|xtea_engine:xtea_engine1|xtea_engine_fsm:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 xtea_engine:xtea_engine1\|register32:out0_reg " "Elaborating entity \"register32\" for hierarchy \"xtea_engine:xtea_engine1\|register32:out0_reg\"" {  } { { "xtea_engine.vhd" "out0_reg" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786579828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2in xtea_engine:xtea_engine1\|mux_2in:v0_mux " "Elaborating entity \"mux_2in\" for hierarchy \"xtea_engine:xtea_engine1\|mux_2in:v0_mux\"" {  } { { "xtea_engine.vhd" "v0_mux" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786579830 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_data mux_2in.vhd(19) " "VHDL Process Statement warning at mux_2in.vhd(19): inferring latch(es) for signal or variable \"o_data\", which holds its previous value in one or more paths through the process" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[0\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[0\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[1\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[1\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[2\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[2\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[3\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[3\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[4\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[4\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[5\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[5\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[6\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[6\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[7\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[7\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[8\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[8\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[9\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[9\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[10\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[10\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[11\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[11\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[12\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[12\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[13\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[13\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[14\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[14\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[15\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[15\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[16\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[16\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[17\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[17\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[18\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[18\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[19\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[19\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[20\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[20\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[21\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[21\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[22\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[22\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[23\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[23\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[24\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[24\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[25\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[25\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579831 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[26\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[26\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579832 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[27\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[27\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579832 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[28\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[28\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579832 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[29\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[29\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579832 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[30\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[30\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579832 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[31\] mux_2in.vhd(19) " "Inferred latch for \"o_data\[31\]\" at mux_2in.vhd(19)" {  } { { "mux_2in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_2in.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579832 "|top_level|xtea_engine:xtea_engine1|mux_2in:v0_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4in xtea_engine:xtea_engine1\|mux_4in:key_mux " "Elaborating entity \"mux_4in\" for hierarchy \"xtea_engine:xtea_engine1\|mux_4in:key_mux\"" {  } { { "xtea_engine.vhd" "key_mux" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786579834 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_data mux_4in.vhd(21) " "VHDL Process Statement warning at mux_4in.vhd(21): inferring latch(es) for signal or variable \"o_data\", which holds its previous value in one or more paths through the process" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701786579834 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[0\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[0\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[1\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[1\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[2\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[2\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[3\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[3\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[4\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[4\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[5\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[5\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[6\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[6\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[7\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[7\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[8\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[8\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[9\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[9\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[10\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[10\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[11\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[11\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[12\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[12\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[13\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[13\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[14\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[14\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[15\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[15\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[16\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[16\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[17\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[17\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[18\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[18\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[19\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[19\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[20\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[20\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[21\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[21\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[22\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[22\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[23\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[23\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[24\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[24\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[25\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[25\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[26\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[26\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[27\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[27\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[28\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[28\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[29\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[29\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[30\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[30\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[31\] mux_4in.vhd(21) " "Inferred latch for \"o_data\[31\]\" at mux_4in.vhd(21)" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786579835 "|top_level|xtea_engine:xtea_engine1|mux_4in:key_mux"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|bps_start " "Converted tri-state buffer \"serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_tx:transmitter\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_tx.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701786580068 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|bps_start " "Converted tri-state buffer \"serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701786580068 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1701786580068 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[0\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[0\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[1\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[1\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[2\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[2\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[3\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[3\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[4\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[4\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[5\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[5\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[6\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[6\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[7\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[7\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[8\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[8\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[9\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[9\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[10\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[10\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[11\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[11\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[12\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[12\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[13\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[13\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[14\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[14\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[15\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[15\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[16\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[16\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[17\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[17\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[18\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[18\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[19\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[19\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[20\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[20\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[21\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[21\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[22\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[22\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[23\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[23\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[24\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[24\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[25\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[25\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[26\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[26\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[27\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[27\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[28\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[28\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[29\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[29\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[30\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[30\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[31\] " "LATCH primitive \"xtea_engine:xtea_engine1\|mux_4in:key_mux\|o_data\[31\]\" is permanently enabled" {  } { { "mux_4in.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/mux_4in.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701786580133 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|sel_v1 xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|sel_v0 " "Duplicate LATCH primitive \"xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|sel_v1\" merged with LATCH primitive \"xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|sel_v0\"" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786580535 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|sel_sum xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|sel_v0 " "Duplicate LATCH primitive \"xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|sel_sum\" merged with LATCH primitive \"xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|sel_v0\"" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701786580535 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1701786580535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[1\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580535 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[0\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580535 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|vidx " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|vidx has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580535 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[2\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580535 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[3\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580535 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[4\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580535 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[5\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580535 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[6\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580535 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[7\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580536 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[8\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580536 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[9\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580536 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[10\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580536 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[11\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580536 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[12\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580536 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[13\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580536 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[14\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580536 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[15\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580536 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[16\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580536 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[17\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580536 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[18\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580536 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[19\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580536 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[20\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580536 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[21\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580536 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[22\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580536 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[23\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580536 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[24\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580536 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[25\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[26\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[27\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[28\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[29\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[30\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[31\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|cnt\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|nextState.s_read_1_826 " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|nextState.s_read_1_826 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_waiting " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_waiting" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|o_send " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|o_send has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_2 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_2" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|sel_v0 " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|sel_v0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_waiting " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_waiting" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580537 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|nextState.s_waiting_836 " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|nextState.s_waiting_836 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580537 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[0\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580537 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_sel\[0\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580537 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_sel\[1\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\] " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[0\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580537 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[7\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[7\] " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[7\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580537 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[6\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[6\] " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[6\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580538 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[5\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[5\] " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[5\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580538 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[4\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[4\] " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[4\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580538 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[3\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[3\] " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[3\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580538 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[2\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[2\] " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[2\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580538 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[1\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_reg_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[1\] " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|my_uart_top:uart_top\|my_uart_rx:receiver\|rx_data_r\[1\]" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_rx.vhd" 84 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580538 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|nextState.s_read_2_816 " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|nextState.s_read_2_816 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_tx:serialFPGA_fsm_tx1\|currentState.s_read_1" {  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580538 ""}  } { { "serialFPGA_fsm_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_tx.vhd" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|nextState.s_reading1_976 " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|nextState.s_reading1_976 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_command " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_command" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580538 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|nextState.s_op_1_659 " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|nextState.s_op_1_659 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_waiting " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_waiting" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580538 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[31\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580538 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[16\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580538 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[15\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580538 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[14\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580538 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[13\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580538 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[12\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580538 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[11\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580539 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[10\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580539 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[9\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580539 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[8\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580539 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[7\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580539 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[6\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580539 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[5\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580539 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[18\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580539 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[19\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580539 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[20\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580539 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[21\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580539 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[22\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580539 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[23\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580540 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[24\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580540 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[25\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580540 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[26\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580540 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[27\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580540 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[28\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580540 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[29\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580540 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[30\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580540 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[17\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580540 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|o_proceed has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading2 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading2" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580540 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|nextState.s_op_0_668 " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|nextState.s_op_0_668 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_waiting " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_waiting" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580540 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|nextState.s_command_989 " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|nextState.s_command_989 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_waiting " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_waiting" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580541 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[4\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580541 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[3\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580541 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[2\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580541 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[1\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580541 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[0\] " "Latch xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done " "Ports D and ENA on the latch are fed by the same signal xtea_engine:xtea_engine1\|xtea_engine_fsm:fsm\|currentState.s_op_done" {  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580541 ""}  } { { "xtea_engine_fsm.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/xtea_engine_fsm.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[0\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580541 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[1\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580541 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[2\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580541 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[3\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580541 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[4\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580541 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[5\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580541 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[6\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580541 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[7\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580542 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[8\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580542 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[9\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580542 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[10\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580542 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[11\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580542 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[12\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580542 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[13\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580542 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[14\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580542 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[15\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580542 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[16\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580542 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[17\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580542 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[18\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580542 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[19\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580543 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[20\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580543 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[21\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580543 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[22\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580543 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[23\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580543 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[24\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580543 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[25\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580543 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[26\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580543 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[27\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580543 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[28\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580543 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[29\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580543 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580543 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[30\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580544 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[31\] " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|cnt\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580544 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|nextState.s_reading2_963 " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|nextState.s_reading2_963 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580544 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|nextState.s_waiting_1002 " "Latch serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|nextState.s_waiting_1002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1 " "Ports D and ENA on the latch are fed by the same signal serialFPGA:serialFPGA1\|serialFPGA_fsm_rx:serialFPGA_fsm_rx1\|currentState.s_reading1" {  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701786580544 ""}  } { { "serialFPGA_fsm_rx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/serialFPGA_fsm_rx.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701786580544 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "my_uart_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_tx.vhd" 84 -1 0 } } { "my_uart_tx.vhd" "" { Text "C:/Users/goldw/Documents/gswt/Project/tubes-sisdig/tubes-sisdig-2023/quartus/my_uart_tx.vhd" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701786580546 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701786580546 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701786580743 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701786581240 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701786581463 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701786581463 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1211 " "Implemented 1211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701786581564 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701786581564 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1207 " "Implemented 1207 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701786581564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701786581564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 325 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 325 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701786581603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  5 21:29:41 2023 " "Processing ended: Tue Dec  5 21:29:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701786581603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701786581603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701786581603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701786581603 ""}
