$date
	Sat Jun  4 19:36:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module buffer_tb $end
$var wire 1 ! out $end
$var reg 1 " in $end
$scope module buffer $end
$var wire 1 " in $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x"
x!
$end
#10
1!
1"
#20
0!
0"
#30
1!
1"
#40
0!
0"
