Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun May 24 00:16:21 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    190.742        0.000                      0                  518        0.229        0.000                      0                  518        4.692        0.000                       0                   223  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 7.692}        15.385          64.998          
  clk_out1_design_1_clk_wiz_0_0    {0.000 100.003}      200.005         5.000           
  clkfbout_design_1_clk_wiz_0_0    {0.000 7.692}        15.385          64.998          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    4.692        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        190.742        0.000                      0                  518        0.229        0.000                      0                  518       13.355        0.000                       0                   219  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     13.230        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.692ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 7.693 }
Period(ns):         15.385
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       15.385      84.615     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.692       4.692      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.693       4.693      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.693       4.692      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.693       4.692      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      190.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             190.742ns  (required time - arrival time)
  Source:                 design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 2.268ns (26.394%)  route 6.325ns (73.606%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 201.488 - 200.005 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         1.662     1.662    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X32Y19         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.518     2.180 r  design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/Q
                                       net (fo=2, routed)           1.035     3.215    design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]
    Routing       SLICE_X33Y22                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17/S[3]
    Routing       SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.525     3.740 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17/CO[3]
                                       net (fo=1, routed)           0.000     3.740    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17_n_0
    Routing       SLICE_X33Y23                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18/CI
    Routing       SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     3.854 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18/CO[3]
                                       net (fo=1, routed)           0.000     3.854    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18_n_0
    Routing       SLICE_X33Y24                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19/CI
    Routing       SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     3.968 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19/CO[3]
                                       net (fo=1, routed)           0.009     3.977    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19_n_0
    Routing       SLICE_X33Y25                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20/CI
    Routing       SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.091 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20/CO[3]
                                       net (fo=1, routed)           0.000     4.091    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20_n_0
    Routing       SLICE_X33Y26                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21/CI
    Routing       SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.205 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21/CO[3]
                                       net (fo=1, routed)           0.000     4.205    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21_n_0
    Routing       SLICE_X33Y27                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_22/CI
    Routing       SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.222     4.427 f  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_22/O[0]
                                       net (fo=1, routed)           1.274     5.701    design_1_i/VHDL_74HC595_Matrix_0/U0/plusOp[25]
    Routing       SLICE_X34Y19                                                      f  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10/I5
    Routing       SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.299     6.000 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10/O
                                       net (fo=1, routed)           0.663     6.664    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10_n_0
    Routing       SLICE_X34Y20                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_2/I4
    Routing       SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.788 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_2/O
                                       net (fo=65, routed)          1.376     8.164    design_1_i/VHDL_74HC595_Matrix_0/U0/clear
    Routing       SLICE_X34Y18                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1/I0
    Routing       SLICE_X34Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.288 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1/O
                                       net (fo=31, routed)          1.967    10.255    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1_n_0
    Routing       SLICE_X35Y24         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[29]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                  200.005   200.005 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         1.483   201.488    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X35Y24         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[29]/C
                                       clock pessimism              0.105   201.593    
                                       clock uncertainty           -0.167   201.426    
                  SLICE_X35Y24         FDRE (Setup_fdre_C_R)       -0.429   200.997    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[29]
  ---------------------------------------------------------------------------------
                                       required time                        200.997    
                                       arrival time                         -10.255    
  ---------------------------------------------------------------------------------
                                       slack                                190.742    

Slack (MET) :             190.742ns  (required time - arrival time)
  Source:                 design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 2.268ns (26.394%)  route 6.325ns (73.606%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 201.488 - 200.005 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         1.662     1.662    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X32Y19         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.518     2.180 r  design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/Q
                                       net (fo=2, routed)           1.035     3.215    design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]
    Routing       SLICE_X33Y22                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17/S[3]
    Routing       SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.525     3.740 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17/CO[3]
                                       net (fo=1, routed)           0.000     3.740    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17_n_0
    Routing       SLICE_X33Y23                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18/CI
    Routing       SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     3.854 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18/CO[3]
                                       net (fo=1, routed)           0.000     3.854    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18_n_0
    Routing       SLICE_X33Y24                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19/CI
    Routing       SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     3.968 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19/CO[3]
                                       net (fo=1, routed)           0.009     3.977    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19_n_0
    Routing       SLICE_X33Y25                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20/CI
    Routing       SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.091 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20/CO[3]
                                       net (fo=1, routed)           0.000     4.091    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20_n_0
    Routing       SLICE_X33Y26                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21/CI
    Routing       SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.205 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21/CO[3]
                                       net (fo=1, routed)           0.000     4.205    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21_n_0
    Routing       SLICE_X33Y27                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_22/CI
    Routing       SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.222     4.427 f  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_22/O[0]
                                       net (fo=1, routed)           1.274     5.701    design_1_i/VHDL_74HC595_Matrix_0/U0/plusOp[25]
    Routing       SLICE_X34Y19                                                      f  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10/I5
    Routing       SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.299     6.000 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10/O
                                       net (fo=1, routed)           0.663     6.664    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10_n_0
    Routing       SLICE_X34Y20                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_2/I4
    Routing       SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.788 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_2/O
                                       net (fo=65, routed)          1.376     8.164    design_1_i/VHDL_74HC595_Matrix_0/U0/clear
    Routing       SLICE_X34Y18                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1/I0
    Routing       SLICE_X34Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.288 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1/O
                                       net (fo=31, routed)          1.967    10.255    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1_n_0
    Routing       SLICE_X35Y24         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[30]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                  200.005   200.005 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         1.483   201.488    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X35Y24         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[30]/C
                                       clock pessimism              0.105   201.593    
                                       clock uncertainty           -0.167   201.426    
                  SLICE_X35Y24         FDRE (Setup_fdre_C_R)       -0.429   200.997    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[30]
  ---------------------------------------------------------------------------------
                                       required time                        200.997    
                                       arrival time                         -10.255    
  ---------------------------------------------------------------------------------
                                       slack                                190.742    

Slack (MET) :             190.742ns  (required time - arrival time)
  Source:                 design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 2.268ns (26.394%)  route 6.325ns (73.606%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 201.488 - 200.005 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         1.662     1.662    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X32Y19         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.518     2.180 r  design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/Q
                                       net (fo=2, routed)           1.035     3.215    design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]
    Routing       SLICE_X33Y22                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17/S[3]
    Routing       SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.525     3.740 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17/CO[3]
                                       net (fo=1, routed)           0.000     3.740    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17_n_0
    Routing       SLICE_X33Y23                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18/CI
    Routing       SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     3.854 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18/CO[3]
                                       net (fo=1, routed)           0.000     3.854    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18_n_0
    Routing       SLICE_X33Y24                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19/CI
    Routing       SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     3.968 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19/CO[3]
                                       net (fo=1, routed)           0.009     3.977    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19_n_0
    Routing       SLICE_X33Y25                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20/CI
    Routing       SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.091 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20/CO[3]
                                       net (fo=1, routed)           0.000     4.091    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20_n_0
    Routing       SLICE_X33Y26                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21/CI
    Routing       SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.205 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21/CO[3]
                                       net (fo=1, routed)           0.000     4.205    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21_n_0
    Routing       SLICE_X33Y27                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_22/CI
    Routing       SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.222     4.427 f  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_22/O[0]
                                       net (fo=1, routed)           1.274     5.701    design_1_i/VHDL_74HC595_Matrix_0/U0/plusOp[25]
    Routing       SLICE_X34Y19                                                      f  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10/I5
    Routing       SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.299     6.000 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10/O
                                       net (fo=1, routed)           0.663     6.664    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10_n_0
    Routing       SLICE_X34Y20                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_2/I4
    Routing       SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.788 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_2/O
                                       net (fo=65, routed)          1.376     8.164    design_1_i/VHDL_74HC595_Matrix_0/U0/clear
    Routing       SLICE_X34Y18                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1/I0
    Routing       SLICE_X34Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.288 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1/O
                                       net (fo=31, routed)          1.967    10.255    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1_n_0
    Routing       SLICE_X35Y24         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                  200.005   200.005 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         1.483   201.488    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X35Y24         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]/C
                                       clock pessimism              0.105   201.593    
                                       clock uncertainty           -0.167   201.426    
                  SLICE_X35Y24         FDRE (Setup_fdre_C_R)       -0.429   200.997    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]
  ---------------------------------------------------------------------------------
                                       required time                        200.997    
                                       arrival time                         -10.255    
  ---------------------------------------------------------------------------------
                                       slack                                190.742    

Slack (MET) :             190.882ns  (required time - arrival time)
  Source:                 design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.454ns  (logic 2.268ns (26.826%)  route 6.186ns (73.174%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 201.490 - 200.005 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         1.662     1.662    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X32Y19         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.518     2.180 r  design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/Q
                                       net (fo=2, routed)           1.035     3.215    design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]
    Routing       SLICE_X33Y22                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17/S[3]
    Routing       SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.525     3.740 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17/CO[3]
                                       net (fo=1, routed)           0.000     3.740    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17_n_0
    Routing       SLICE_X33Y23                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18/CI
    Routing       SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     3.854 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18/CO[3]
                                       net (fo=1, routed)           0.000     3.854    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18_n_0
    Routing       SLICE_X33Y24                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19/CI
    Routing       SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     3.968 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19/CO[3]
                                       net (fo=1, routed)           0.009     3.977    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19_n_0
    Routing       SLICE_X33Y25                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20/CI
    Routing       SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.091 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20/CO[3]
                                       net (fo=1, routed)           0.000     4.091    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20_n_0
    Routing       SLICE_X33Y26                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21/CI
    Routing       SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.205 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21/CO[3]
                                       net (fo=1, routed)           0.000     4.205    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21_n_0
    Routing       SLICE_X33Y27                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_22/CI
    Routing       SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.222     4.427 f  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_22/O[0]
                                       net (fo=1, routed)           1.274     5.701    design_1_i/VHDL_74HC595_Matrix_0/U0/plusOp[25]
    Routing       SLICE_X34Y19                                                      f  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10/I5
    Routing       SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.299     6.000 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10/O
                                       net (fo=1, routed)           0.663     6.664    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10_n_0
    Routing       SLICE_X34Y20                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_2/I4
    Routing       SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.788 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_2/O
                                       net (fo=65, routed)          1.376     8.164    design_1_i/VHDL_74HC595_Matrix_0/U0/clear
    Routing       SLICE_X34Y18                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1/I0
    Routing       SLICE_X34Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.288 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1/O
                                       net (fo=31, routed)          1.828    10.116    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1_n_0
    Routing       SLICE_X35Y23         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[25]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                  200.005   200.005 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         1.485   201.490    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X35Y23         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[25]/C
                                       clock pessimism              0.105   201.595    
                                       clock uncertainty           -0.167   201.428    
                  SLICE_X35Y23         FDRE (Setup_fdre_C_R)       -0.429   200.999    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[25]
  ---------------------------------------------------------------------------------
                                       required time                        200.999    
                                       arrival time                         -10.116    
  ---------------------------------------------------------------------------------
                                       slack                                190.882    

Slack (MET) :             190.882ns  (required time - arrival time)
  Source:                 design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.454ns  (logic 2.268ns (26.826%)  route 6.186ns (73.174%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 201.490 - 200.005 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         1.662     1.662    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X32Y19         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.518     2.180 r  design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/Q
                                       net (fo=2, routed)           1.035     3.215    design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]
    Routing       SLICE_X33Y22                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17/S[3]
    Routing       SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.525     3.740 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17/CO[3]
                                       net (fo=1, routed)           0.000     3.740    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17_n_0
    Routing       SLICE_X33Y23                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18/CI
    Routing       SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     3.854 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18/CO[3]
                                       net (fo=1, routed)           0.000     3.854    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18_n_0
    Routing       SLICE_X33Y24                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19/CI
    Routing       SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     3.968 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19/CO[3]
                                       net (fo=1, routed)           0.009     3.977    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19_n_0
    Routing       SLICE_X33Y25                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20/CI
    Routing       SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.091 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20/CO[3]
                                       net (fo=1, routed)           0.000     4.091    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20_n_0
    Routing       SLICE_X33Y26                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21/CI
    Routing       SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.205 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21/CO[3]
                                       net (fo=1, routed)           0.000     4.205    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21_n_0
    Routing       SLICE_X33Y27                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_22/CI
    Routing       SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.222     4.427 f  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_22/O[0]
                                       net (fo=1, routed)           1.274     5.701    design_1_i/VHDL_74HC595_Matrix_0/U0/plusOp[25]
    Routing       SLICE_X34Y19                                                      f  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10/I5
    Routing       SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.299     6.000 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10/O
                                       net (fo=1, routed)           0.663     6.664    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10_n_0
    Routing       SLICE_X34Y20                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_2/I4
    Routing       SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.788 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_2/O
                                       net (fo=65, routed)          1.376     8.164    design_1_i/VHDL_74HC595_Matrix_0/U0/clear
    Routing       SLICE_X34Y18                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1/I0
    Routing       SLICE_X34Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.288 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1/O
                                       net (fo=31, routed)          1.828    10.116    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1_n_0
    Routing       SLICE_X35Y23         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[26]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                  200.005   200.005 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         1.485   201.490    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X35Y23         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[26]/C
                                       clock pessimism              0.105   201.595    
                                       clock uncertainty           -0.167   201.428    
                  SLICE_X35Y23         FDRE (Setup_fdre_C_R)       -0.429   200.999    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[26]
  ---------------------------------------------------------------------------------
                                       required time                        200.999    
                                       arrival time                         -10.116    
  ---------------------------------------------------------------------------------
                                       slack                                190.882    

Slack (MET) :             190.882ns  (required time - arrival time)
  Source:                 design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.454ns  (logic 2.268ns (26.826%)  route 6.186ns (73.174%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 201.490 - 200.005 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         1.662     1.662    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X32Y19         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.518     2.180 r  design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/Q
                                       net (fo=2, routed)           1.035     3.215    design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]
    Routing       SLICE_X33Y22                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17/S[3]
    Routing       SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.525     3.740 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17/CO[3]
                                       net (fo=1, routed)           0.000     3.740    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17_n_0
    Routing       SLICE_X33Y23                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18/CI
    Routing       SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     3.854 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18/CO[3]
                                       net (fo=1, routed)           0.000     3.854    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18_n_0
    Routing       SLICE_X33Y24                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19/CI
    Routing       SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     3.968 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19/CO[3]
                                       net (fo=1, routed)           0.009     3.977    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19_n_0
    Routing       SLICE_X33Y25                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20/CI
    Routing       SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.091 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20/CO[3]
                                       net (fo=1, routed)           0.000     4.091    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20_n_0
    Routing       SLICE_X33Y26                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21/CI
    Routing       SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.205 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21/CO[3]
                                       net (fo=1, routed)           0.000     4.205    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21_n_0
    Routing       SLICE_X33Y27                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_22/CI
    Routing       SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.222     4.427 f  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_22/O[0]
                                       net (fo=1, routed)           1.274     5.701    design_1_i/VHDL_74HC595_Matrix_0/U0/plusOp[25]
    Routing       SLICE_X34Y19                                                      f  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10/I5
    Routing       SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.299     6.000 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10/O
                                       net (fo=1, routed)           0.663     6.664    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10_n_0
    Routing       SLICE_X34Y20                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_2/I4
    Routing       SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.788 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_2/O
                                       net (fo=65, routed)          1.376     8.164    design_1_i/VHDL_74HC595_Matrix_0/U0/clear
    Routing       SLICE_X34Y18                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1/I0
    Routing       SLICE_X34Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.288 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1/O
                                       net (fo=31, routed)          1.828    10.116    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1_n_0
    Routing       SLICE_X35Y23         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[27]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                  200.005   200.005 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         1.485   201.490    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X35Y23         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[27]/C
                                       clock pessimism              0.105   201.595    
                                       clock uncertainty           -0.167   201.428    
                  SLICE_X35Y23         FDRE (Setup_fdre_C_R)       -0.429   200.999    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[27]
  ---------------------------------------------------------------------------------
                                       required time                        200.999    
                                       arrival time                         -10.116    
  ---------------------------------------------------------------------------------
                                       slack                                190.882    

Slack (MET) :             190.882ns  (required time - arrival time)
  Source:                 design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.454ns  (logic 2.268ns (26.826%)  route 6.186ns (73.174%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 201.490 - 200.005 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         1.662     1.662    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X32Y19         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.518     2.180 r  design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/Q
                                       net (fo=2, routed)           1.035     3.215    design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]
    Routing       SLICE_X33Y22                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17/S[3]
    Routing       SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.525     3.740 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17/CO[3]
                                       net (fo=1, routed)           0.000     3.740    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17_n_0
    Routing       SLICE_X33Y23                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18/CI
    Routing       SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     3.854 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18/CO[3]
                                       net (fo=1, routed)           0.000     3.854    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18_n_0
    Routing       SLICE_X33Y24                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19/CI
    Routing       SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     3.968 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19/CO[3]
                                       net (fo=1, routed)           0.009     3.977    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19_n_0
    Routing       SLICE_X33Y25                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20/CI
    Routing       SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.091 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20/CO[3]
                                       net (fo=1, routed)           0.000     4.091    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20_n_0
    Routing       SLICE_X33Y26                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21/CI
    Routing       SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.205 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21/CO[3]
                                       net (fo=1, routed)           0.000     4.205    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21_n_0
    Routing       SLICE_X33Y27                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_22/CI
    Routing       SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.222     4.427 f  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_22/O[0]
                                       net (fo=1, routed)           1.274     5.701    design_1_i/VHDL_74HC595_Matrix_0/U0/plusOp[25]
    Routing       SLICE_X34Y19                                                      f  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10/I5
    Routing       SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.299     6.000 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10/O
                                       net (fo=1, routed)           0.663     6.664    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10_n_0
    Routing       SLICE_X34Y20                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_2/I4
    Routing       SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.788 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_2/O
                                       net (fo=65, routed)          1.376     8.164    design_1_i/VHDL_74HC595_Matrix_0/U0/clear
    Routing       SLICE_X34Y18                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1/I0
    Routing       SLICE_X34Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.288 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1/O
                                       net (fo=31, routed)          1.828    10.116    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1_n_0
    Routing       SLICE_X35Y23         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[28]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                  200.005   200.005 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         1.485   201.490    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X35Y23         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[28]/C
                                       clock pessimism              0.105   201.595    
                                       clock uncertainty           -0.167   201.428    
                  SLICE_X35Y23         FDRE (Setup_fdre_C_R)       -0.429   200.999    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[28]
  ---------------------------------------------------------------------------------
                                       required time                        200.999    
                                       arrival time                         -10.116    
  ---------------------------------------------------------------------------------
                                       slack                                190.882    

Slack (MET) :             191.032ns  (required time - arrival time)
  Source:                 design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.306ns  (logic 2.268ns (27.305%)  route 6.038ns (72.695%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 201.491 - 200.005 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         1.662     1.662    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X32Y19         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.518     2.180 r  design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/Q
                                       net (fo=2, routed)           1.035     3.215    design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]
    Routing       SLICE_X33Y22                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17/S[3]
    Routing       SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.525     3.740 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17/CO[3]
                                       net (fo=1, routed)           0.000     3.740    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17_n_0
    Routing       SLICE_X33Y23                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18/CI
    Routing       SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     3.854 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18/CO[3]
                                       net (fo=1, routed)           0.000     3.854    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18_n_0
    Routing       SLICE_X33Y24                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19/CI
    Routing       SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     3.968 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19/CO[3]
                                       net (fo=1, routed)           0.009     3.977    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19_n_0
    Routing       SLICE_X33Y25                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20/CI
    Routing       SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.091 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20/CO[3]
                                       net (fo=1, routed)           0.000     4.091    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20_n_0
    Routing       SLICE_X33Y26                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21/CI
    Routing       SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.205 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21/CO[3]
                                       net (fo=1, routed)           0.000     4.205    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21_n_0
    Routing       SLICE_X33Y27                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_22/CI
    Routing       SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.222     4.427 f  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_22/O[0]
                                       net (fo=1, routed)           1.274     5.701    design_1_i/VHDL_74HC595_Matrix_0/U0/plusOp[25]
    Routing       SLICE_X34Y19                                                      f  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10/I5
    Routing       SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.299     6.000 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10/O
                                       net (fo=1, routed)           0.663     6.664    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10_n_0
    Routing       SLICE_X34Y20                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_2/I4
    Routing       SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.788 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_2/O
                                       net (fo=65, routed)          1.376     8.164    design_1_i/VHDL_74HC595_Matrix_0/U0/clear
    Routing       SLICE_X34Y18                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1/I0
    Routing       SLICE_X34Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.288 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1/O
                                       net (fo=31, routed)          1.680     9.968    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1_n_0
    Routing       SLICE_X35Y22         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[21]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                  200.005   200.005 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         1.486   201.491    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X35Y22         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[21]/C
                                       clock pessimism              0.105   201.596    
                                       clock uncertainty           -0.167   201.429    
                  SLICE_X35Y22         FDRE (Setup_fdre_C_R)       -0.429   201.000    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[21]
  ---------------------------------------------------------------------------------
                                       required time                        201.000    
                                       arrival time                          -9.968    
  ---------------------------------------------------------------------------------
                                       slack                                191.032    

Slack (MET) :             191.032ns  (required time - arrival time)
  Source:                 design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.306ns  (logic 2.268ns (27.305%)  route 6.038ns (72.695%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 201.491 - 200.005 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         1.662     1.662    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X32Y19         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.518     2.180 r  design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/Q
                                       net (fo=2, routed)           1.035     3.215    design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]
    Routing       SLICE_X33Y22                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17/S[3]
    Routing       SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.525     3.740 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17/CO[3]
                                       net (fo=1, routed)           0.000     3.740    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17_n_0
    Routing       SLICE_X33Y23                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18/CI
    Routing       SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     3.854 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18/CO[3]
                                       net (fo=1, routed)           0.000     3.854    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18_n_0
    Routing       SLICE_X33Y24                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19/CI
    Routing       SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     3.968 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19/CO[3]
                                       net (fo=1, routed)           0.009     3.977    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19_n_0
    Routing       SLICE_X33Y25                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20/CI
    Routing       SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.091 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20/CO[3]
                                       net (fo=1, routed)           0.000     4.091    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20_n_0
    Routing       SLICE_X33Y26                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21/CI
    Routing       SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.205 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21/CO[3]
                                       net (fo=1, routed)           0.000     4.205    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21_n_0
    Routing       SLICE_X33Y27                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_22/CI
    Routing       SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.222     4.427 f  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_22/O[0]
                                       net (fo=1, routed)           1.274     5.701    design_1_i/VHDL_74HC595_Matrix_0/U0/plusOp[25]
    Routing       SLICE_X34Y19                                                      f  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10/I5
    Routing       SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.299     6.000 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10/O
                                       net (fo=1, routed)           0.663     6.664    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10_n_0
    Routing       SLICE_X34Y20                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_2/I4
    Routing       SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.788 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_2/O
                                       net (fo=65, routed)          1.376     8.164    design_1_i/VHDL_74HC595_Matrix_0/U0/clear
    Routing       SLICE_X34Y18                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1/I0
    Routing       SLICE_X34Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.288 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1/O
                                       net (fo=31, routed)          1.680     9.968    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1_n_0
    Routing       SLICE_X35Y22         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[22]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                  200.005   200.005 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         1.486   201.491    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X35Y22         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[22]/C
                                       clock pessimism              0.105   201.596    
                                       clock uncertainty           -0.167   201.429    
                  SLICE_X35Y22         FDRE (Setup_fdre_C_R)       -0.429   201.000    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[22]
  ---------------------------------------------------------------------------------
                                       required time                        201.000    
                                       arrival time                          -9.968    
  ---------------------------------------------------------------------------------
                                       slack                                191.032    

Slack (MET) :             191.032ns  (required time - arrival time)
  Source:                 design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.306ns  (logic 2.268ns (27.305%)  route 6.038ns (72.695%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 201.491 - 200.005 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         1.662     1.662    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X32Y19         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.518     2.180 r  design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]/Q
                                       net (fo=2, routed)           1.035     3.215    design_1_i/VHDL_74HC595_Matrix_0/U0/secteller_reg[8]
    Routing       SLICE_X33Y22                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17/S[3]
    Routing       SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.525     3.740 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17/CO[3]
                                       net (fo=1, routed)           0.000     3.740    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_17_n_0
    Routing       SLICE_X33Y23                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18/CI
    Routing       SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     3.854 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18/CO[3]
                                       net (fo=1, routed)           0.000     3.854    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_18_n_0
    Routing       SLICE_X33Y24                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19/CI
    Routing       SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     3.968 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19/CO[3]
                                       net (fo=1, routed)           0.009     3.977    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_19_n_0
    Routing       SLICE_X33Y25                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20/CI
    Routing       SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.091 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20/CO[3]
                                       net (fo=1, routed)           0.000     4.091    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_20_n_0
    Routing       SLICE_X33Y26                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21/CI
    Routing       SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.205 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21/CO[3]
                                       net (fo=1, routed)           0.000     4.205    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_21_n_0
    Routing       SLICE_X33Y27                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_22/CI
    Routing       SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.222     4.427 f  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[31]_i_22/O[0]
                                       net (fo=1, routed)           1.274     5.701    design_1_i/VHDL_74HC595_Matrix_0/U0/plusOp[25]
    Routing       SLICE_X34Y19                                                      f  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10/I5
    Routing       SLICE_X34Y19         LUT6 (Prop_lut6_I5_O)        0.299     6.000 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10/O
                                       net (fo=1, routed)           0.663     6.664    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_10_n_0
    Routing       SLICE_X34Y20                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_2/I4
    Routing       SLICE_X34Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.788 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_2/O
                                       net (fo=65, routed)          1.376     8.164    design_1_i/VHDL_74HC595_Matrix_0/U0/clear
    Routing       SLICE_X34Y18                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1/I0
    Routing       SLICE_X34Y18         LUT3 (Prop_lut3_I0_O)        0.124     8.288 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1/O
                                       net (fo=31, routed)          1.680     9.968    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1_n_0
    Routing       SLICE_X35Y22         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[23]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                  200.005   200.005 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         1.486   201.491    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X35Y22         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[23]/C
                                       clock pessimism              0.105   201.596    
                                       clock uncertainty           -0.167   201.429    
                  SLICE_X35Y22         FDRE (Setup_fdre_C_R)       -0.429   201.000    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[23]
  ---------------------------------------------------------------------------------
                                       required time                        201.000    
                                       arrival time                          -9.968    
  ---------------------------------------------------------------------------------
                                       slack                                191.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/VHDL_74HC595_Matrix_0/U0/i_st_cp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/VHDL_74HC595_Matrix_0/U0/i_st_cp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.724%)  route 0.141ns (40.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.267ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         0.582     0.582    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X42Y21         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/i_st_cp_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     0.746 r  design_1_i/VHDL_74HC595_Matrix_0/U0/i_st_cp_reg/Q
                                       net (fo=3, routed)           0.141     0.887    design_1_i/VHDL_74HC595_Matrix_0/U0/st_cp
    Routing       SLICE_X42Y21                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/i_st_cp_i_1/I4
    Routing       SLICE_X42Y21         LUT5 (Prop_lut5_I4_O)        0.045     0.932 r  design_1_i/VHDL_74HC595_Matrix_0/U0/i_st_cp_i_1/O
                                       net (fo=1, routed)           0.000     0.932    design_1_i/VHDL_74HC595_Matrix_0/U0/i_st_cp_i_1_n_0
    Routing       SLICE_X42Y21         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/i_st_cp_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         0.849     0.849    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X42Y21         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/i_st_cp_reg/C
                                       clock pessimism             -0.267     0.582    
                  SLICE_X42Y21         FDRE (Hold_fdre_C_D)         0.121     0.703    design_1_i/VHDL_74HC595_Matrix_0/U0/i_st_cp_reg
  ---------------------------------------------------------------------------------
                                       required time                         -0.703    
                                       arrival time                           0.932    
  ---------------------------------------------------------------------------------
                                       slack                                  0.229    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/VHDL_74HC595_Matrix_0/U0/teller2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/VHDL_74HC595_Matrix_0/U0/data_signal_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.257ns (67.617%)  route 0.123ns (32.383%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.253ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         0.585     0.585    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X38Y16         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller2_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.164     0.749 r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller2_reg[2]/Q
                                       net (fo=17, routed)          0.123     0.872    design_1_i/VHDL_74HC595_Matrix_0/U0/teller2_reg_n_0_[2]
    Routing       SLICE_X37Y16                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/data_signal_reg[12]_i_1/S
    Routing       SLICE_X37Y16         MUXF7 (Prop_muxf7_S_O)       0.093     0.965 r  design_1_i/VHDL_74HC595_Matrix_0/U0/data_signal_reg[12]_i_1/O
                                       net (fo=1, routed)           0.000     0.965    design_1_i/VHDL_74HC595_Matrix_0/U0/array_s[0][0]_0[3]
    Routing       SLICE_X37Y16         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/data_signal_reg[12]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         0.852     0.852    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X37Y16         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/data_signal_reg[12]/C
                                       clock pessimism             -0.253     0.599    
                  SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.105     0.704    design_1_i/VHDL_74HC595_Matrix_0/U0/data_signal_reg[12]
  ---------------------------------------------------------------------------------
                                       required time                         -0.704    
                                       arrival time                           0.965    
  ---------------------------------------------------------------------------------
                                       slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         0.555     0.555    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X35Y19         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[12]/Q
                                       net (fo=2, routed)           0.117     0.813    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg_n_0_[12]
    Routing       SLICE_X35Y19                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[12]_i_1/S[3]
    Routing       SLICE_X35Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                                    0.108     0.921 r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[12]_i_1/O[3]
                                       net (fo=1, routed)           0.000     0.921    design_1_i/VHDL_74HC595_Matrix_0/U0/data0[12]
    Routing       SLICE_X35Y19         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[12]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         0.822     0.822    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X35Y19         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[12]/C
                                       clock pessimism             -0.267     0.555    
                  SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.105     0.660    design_1_i/VHDL_74HC595_Matrix_0/U0/current_number_reg[12]
  ---------------------------------------------------------------------------------
                                       required time                         -0.660    
                                       arrival time                           0.921    
  ---------------------------------------------------------------------------------
                                       slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/VHDL_74HC595_Matrix_0/U0/delay_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/VHDL_74HC595_Matrix_0/U0/delay_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.267ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         0.586     0.586    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X39Y15         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/delay_counter_reg[24]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y15         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  design_1_i/VHDL_74HC595_Matrix_0/U0/delay_counter_reg[24]/Q
                                       net (fo=3, routed)           0.118     0.845    design_1_i/VHDL_74HC595_Matrix_0/U0/delay_counter_reg_n_0_[24]
    Routing       SLICE_X39Y15                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/delay_counter_reg[24]_i_1/S[3]
    Routing       SLICE_X39Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                                    0.108     0.953 r  design_1_i/VHDL_74HC595_Matrix_0/U0/delay_counter_reg[24]_i_1/O[3]
                                       net (fo=1, routed)           0.000     0.953    design_1_i/VHDL_74HC595_Matrix_0/U0/delay_counter_reg[24]_i_1_n_4
    Routing       SLICE_X39Y15         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/delay_counter_reg[24]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         0.853     0.853    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X39Y15         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/delay_counter_reg[24]/C
                                       clock pessimism             -0.267     0.586    
                  SLICE_X39Y15         FDRE (Hold_fdre_C_D)         0.105     0.691    design_1_i/VHDL_74HC595_Matrix_0/U0/delay_counter_reg[24]
  ---------------------------------------------------------------------------------
                                       required time                         -0.691    
                                       arrival time                           0.953    
  ---------------------------------------------------------------------------------
                                       slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.267ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         0.584     0.584    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X41Y19         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[15]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[15]/Q
                                       net (fo=2, routed)           0.119     0.844    design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[15]
    Routing       SLICE_X41Y19                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[12]_i_1/S[3]
    Routing       SLICE_X41Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                                    0.108     0.952 r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[12]_i_1/O[3]
                                       net (fo=1, routed)           0.000     0.952    design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[12]_i_1_n_4
    Routing       SLICE_X41Y19         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[15]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         0.851     0.851    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X41Y19         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[15]/C
                                       clock pessimism             -0.267     0.584    
                  SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.105     0.689    design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[15]
  ---------------------------------------------------------------------------------
                                       required time                         -0.689    
                                       arrival time                           0.952    
  ---------------------------------------------------------------------------------
                                       slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.267ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         0.585     0.585    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X41Y18         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[11]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[11]/Q
                                       net (fo=2, routed)           0.119     0.845    design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[11]
    Routing       SLICE_X41Y18                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[8]_i_1/S[3]
    Routing       SLICE_X41Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                                    0.108     0.953 r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[8]_i_1/O[3]
                                       net (fo=1, routed)           0.000     0.953    design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[8]_i_1_n_4
    Routing       SLICE_X41Y18         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         0.852     0.852    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X41Y18         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[11]/C
                                       clock pessimism             -0.267     0.585    
                  SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.105     0.690    design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                         -0.690    
                                       arrival time                           0.953    
  ---------------------------------------------------------------------------------
                                       slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.267ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         0.582     0.582    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X41Y21         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[23]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[23]/Q
                                       net (fo=2, routed)           0.119     0.842    design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[23]
    Routing       SLICE_X41Y21                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[20]_i_1/S[3]
    Routing       SLICE_X41Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                                    0.108     0.950 r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[20]_i_1/O[3]
                                       net (fo=1, routed)           0.000     0.950    design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[20]_i_1_n_4
    Routing       SLICE_X41Y21         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[23]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         0.849     0.849    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X41Y21         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[23]/C
                                       clock pessimism             -0.267     0.582    
                  SLICE_X41Y21         FDRE (Hold_fdre_C_D)         0.105     0.687    design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[23]
  ---------------------------------------------------------------------------------
                                       required time                         -0.687    
                                       arrival time                           0.950    
  ---------------------------------------------------------------------------------
                                       slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.267ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         0.587     0.587    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X41Y16         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[3]/Q
                                       net (fo=2, routed)           0.119     0.847    design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[3]
    Routing       SLICE_X41Y16                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[0]_i_1/S[3]
    Routing       SLICE_X41Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                                    0.108     0.955 r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[0]_i_1/O[3]
                                       net (fo=1, routed)           0.000     0.955    design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[0]_i_1_n_4
    Routing       SLICE_X41Y16         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         0.854     0.854    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X41Y16         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[3]/C
                                       clock pessimism             -0.267     0.587    
                  SLICE_X41Y16         FDRE (Hold_fdre_C_D)         0.105     0.692    design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -0.692    
                                       arrival time                           0.955    
  ---------------------------------------------------------------------------------
                                       slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.267ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         0.583     0.583    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X41Y20         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[19]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[19]/Q
                                       net (fo=2, routed)           0.119     0.843    design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[19]
    Routing       SLICE_X41Y20                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[16]_i_1/S[3]
    Routing       SLICE_X41Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                                    0.108     0.951 r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[16]_i_1/O[3]
                                       net (fo=1, routed)           0.000     0.951    design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[16]_i_1_n_4
    Routing       SLICE_X41Y20         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[19]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         0.850     0.850    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X41Y20         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[19]/C
                                       clock pessimism             -0.267     0.583    
                  SLICE_X41Y20         FDRE (Hold_fdre_C_D)         0.105     0.688    design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[19]
  ---------------------------------------------------------------------------------
                                       required time                         -0.688    
                                       arrival time                           0.951    
  ---------------------------------------------------------------------------------
                                       slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.266ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         0.582     0.582    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X41Y22         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[27]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[27]/Q
                                       net (fo=2, routed)           0.119     0.842    design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[27]
    Routing       SLICE_X41Y22                                                      r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[24]_i_1/S[3]
    Routing       SLICE_X41Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                                    0.108     0.950 r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[24]_i_1/O[3]
                                       net (fo=1, routed)           0.000     0.950    design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[24]_i_1_n_4
    Routing       SLICE_X41Y22         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[27]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                                    0.000     0.000 r  
                  BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                                       net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
                  MMCME2_ADV_X0Y0                                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
                  BUFGCTRL_X0Y0                                                     r  design_1_i/clk_wiz_0/inst/clkout1_buf/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                                       net (fo=217, routed)         0.848     0.848    design_1_i/VHDL_74HC595_Matrix_0/U0/clk_10MHz
                  SLICE_X41Y22         FDRE                                         r  design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[27]/C
                                       clock pessimism             -0.266     0.582    
                  SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.105     0.687    design_1_i/VHDL_74HC595_Matrix_0/U0/teller_reg[27]
  ---------------------------------------------------------------------------------
                                       required time                         -0.687    
                                       arrival time                           0.950    
  ---------------------------------------------------------------------------------
                                       slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 100.003 }
Period(ns):         200.005
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.005     197.850    BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.005     198.756    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.005     199.005    SLICE_X38Y12     design_1_i/VHDL_74HC595_Matrix_0/U0/FSM_sequential_PS_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.005     199.005    SLICE_X38Y12     design_1_i/VHDL_74HC595_Matrix_0/U0/FSM_sequential_PS_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.005     199.005    SLICE_X39Y19     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.005     199.005    SLICE_X42Y20     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.005     199.005    SLICE_X42Y20     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.005     199.005    SLICE_X42Y14     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.005     199.005    SLICE_X42Y19     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.005     199.005    SLICE_X42Y19     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.005     13.355     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X38Y12     design_1_i/VHDL_74HC595_Matrix_0/U0/FSM_sequential_PS_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X38Y12     design_1_i/VHDL_74HC595_Matrix_0/U0/FSM_sequential_PS_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X42Y20     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X42Y20     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X42Y14     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X42Y19     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X42Y19     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X42Y19     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X42Y14     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X42Y20     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X38Y12     design_1_i/VHDL_74HC595_Matrix_0/U0/FSM_sequential_PS_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X38Y12     design_1_i/VHDL_74HC595_Matrix_0/U0/FSM_sequential_PS_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X39Y19     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X42Y20     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X42Y20     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X42Y14     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X42Y19     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X42Y19     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X42Y19     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X42Y14     design_1_i/VHDL_74HC595_Matrix_0/U0/counter_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 7.693 }
Period(ns):         15.385
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         15.385      13.230     BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       15.385      84.615     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



