<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Dec 01 03:26:35 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     piano
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk5 [get_nets \U2/mn_former_derived_1]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk4 [get_nets tone2_3__N_197]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets switch_c]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.364ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             music_num_43  (from switch_c +)
   Destination:    FD1S3AX    D              music_num_43  (to switch_c -)

   Delay:                   3.476ns  (27.0% logic, 73.0% route), 2 logic levels.

 Constraint Details:

      3.476ns data_path music_num_43 to music_num_43 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.364ns

 Path Details: music_num_43 to music_num_43

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              music_num_43 (from switch_c)
Route         8   e 1.598                                  music_num
LUT4        ---     0.493              A to Z              \U2/music_num_I_0_1_lut_rep_13
Route         1   e 0.941                                  n1015
                  --------
                    3.476  (27.0% logic, 73.0% route), 2 logic levels.

Report: 3.636 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets mode_c]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.300ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             mode_num_42  (from mode_c +)
   Destination:    FD1S3AX    D              mode_num_42  (to mode_c -)

   Delay:                   3.540ns  (26.5% logic, 73.5% route), 2 logic levels.

 Constraint Details:

      3.540ns data_path mode_num_42 to mode_num_42 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.300ns

 Path Details: mode_num_42 to mode_num_42

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              mode_num_42 (from mode_c)
Route        10   e 1.662                                  mode_num
LUT4        ---     0.493              A to Z              mode_num_I_0_1_lut
Route         1   e 0.941                                  mode_num_N_28
                  --------
                    3.540  (26.5% logic, 73.5% route), 2 logic levels.

Report: 3.700 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_c]
            2544 items scored, 2544 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 9.212ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \U1/cnt8_138_139__i18  (from clk_c +)
   Destination:    FD1P3IX    CD             \U2/ptr1_142__i4  (to clk_c +)

   Delay:                  14.052ns  (27.7% logic, 72.3% route), 8 logic levels.

 Constraint Details:

     14.052ns data_path \U1/cnt8_138_139__i18 to \U2/ptr1_142__i4 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.212ns

 Path Details: \U1/cnt8_138_139__i18 to \U2/ptr1_142__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U1/cnt8_138_139__i18 (from clk_c)
Route         2   e 1.198                                  \U1/cnt8[17]
LUT4        ---     0.493              B to Z              \U1/i734_4_lut
Route         1   e 0.941                                  \U1/n916
LUT4        ---     0.493              B to Z              \U1/i738_3_lut
Route         1   e 0.941                                  \U1/n920
LUT4        ---     0.493              A to Z              \U1/i9_4_lut
Route         1   e 0.941                                  \U1/n20_adj_273
LUT4        ---     0.493              B to Z              \U1/i10_4_lut_adj_4
Route         1   e 0.941                                  \U1/n891
LUT4        ---     0.493              A to Z              \U1/i762_4_lut
Route        22   e 1.833                                  n412
LUT4        ---     0.493              B to Z              i772_2_lut
Route        18   e 1.822                                  clk_c_enable_20
LUT4        ---     0.493              A to Z              \U2/i752_4_lut
Route         8   e 1.540                                  \U2/n405
                  --------
                   14.052  (27.7% logic, 72.3% route), 8 logic levels.


Error:  The following path violates requirements by 9.212ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \U1/cnt8_138_139__i18  (from clk_c +)
   Destination:    FD1P3IX    CD             \U2/ptr1_142__i5  (to clk_c +)

   Delay:                  14.052ns  (27.7% logic, 72.3% route), 8 logic levels.

 Constraint Details:

     14.052ns data_path \U1/cnt8_138_139__i18 to \U2/ptr1_142__i5 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.212ns

 Path Details: \U1/cnt8_138_139__i18 to \U2/ptr1_142__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U1/cnt8_138_139__i18 (from clk_c)
Route         2   e 1.198                                  \U1/cnt8[17]
LUT4        ---     0.493              B to Z              \U1/i734_4_lut
Route         1   e 0.941                                  \U1/n916
LUT4        ---     0.493              B to Z              \U1/i738_3_lut
Route         1   e 0.941                                  \U1/n920
LUT4        ---     0.493              A to Z              \U1/i9_4_lut
Route         1   e 0.941                                  \U1/n20_adj_273
LUT4        ---     0.493              B to Z              \U1/i10_4_lut_adj_4
Route         1   e 0.941                                  \U1/n891
LUT4        ---     0.493              A to Z              \U1/i762_4_lut
Route        22   e 1.833                                  n412
LUT4        ---     0.493              B to Z              i772_2_lut
Route        18   e 1.822                                  clk_c_enable_20
LUT4        ---     0.493              A to Z              \U2/i752_4_lut
Route         8   e 1.540                                  \U2/n405
                  --------
                   14.052  (27.7% logic, 72.3% route), 8 logic levels.


Error:  The following path violates requirements by 9.212ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \U1/cnt8_138_139__i18  (from clk_c +)
   Destination:    FD1P3IX    CD             \U2/ptr1_142__i6  (to clk_c +)

   Delay:                  14.052ns  (27.7% logic, 72.3% route), 8 logic levels.

 Constraint Details:

     14.052ns data_path \U1/cnt8_138_139__i18 to \U2/ptr1_142__i6 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.212ns

 Path Details: \U1/cnt8_138_139__i18 to \U2/ptr1_142__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U1/cnt8_138_139__i18 (from clk_c)
Route         2   e 1.198                                  \U1/cnt8[17]
LUT4        ---     0.493              B to Z              \U1/i734_4_lut
Route         1   e 0.941                                  \U1/n916
LUT4        ---     0.493              B to Z              \U1/i738_3_lut
Route         1   e 0.941                                  \U1/n920
LUT4        ---     0.493              A to Z              \U1/i9_4_lut
Route         1   e 0.941                                  \U1/n20_adj_273
LUT4        ---     0.493              B to Z              \U1/i10_4_lut_adj_4
Route         1   e 0.941                                  \U1/n891
LUT4        ---     0.493              A to Z              \U1/i762_4_lut
Route        22   e 1.833                                  n412
LUT4        ---     0.493              B to Z              i772_2_lut
Route        18   e 1.822                                  clk_c_enable_20
LUT4        ---     0.493              A to Z              \U2/i752_4_lut
Route         8   e 1.540                                  \U2/n405
                  --------
                   14.052  (27.7% logic, 72.3% route), 8 logic levels.

Warning: 14.212 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk10hz]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.364ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             tmp_44  (from clk10hz +)
   Destination:    FD1S3AX    D              tmp_44  (to clk10hz +)

   Delay:                   3.476ns  (27.0% logic, 73.0% route), 2 logic levels.

 Constraint Details:

      3.476ns data_path tmp_44 to tmp_44 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.364ns

 Path Details: tmp_44 to tmp_44

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              tmp_44 (from clk10hz)
Route         4   e 1.398                                  row_c_0
LUT4        ---     0.493              A to Z              row_num_I_0_1_lut
Route         2   e 1.141                                  row_c_1
                  --------
                    3.476  (27.0% logic, 73.0% route), 2 logic levels.

Report: 3.636 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets \U2/mn_former_derived_1] |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets tone2_3__N_197]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets switch_c]                |     5.000 ns|     3.636 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets mode_c]                  |     5.000 ns|     3.700 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_c]                   |     5.000 ns|    14.212 ns|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk10hz]                 |     5.000 ns|     3.636 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
cnt_19__N_55                            |      21|    1476|     58.02%
                                        |        |        |
n728                                    |       1|    1476|     58.02%
                                        |        |        |
n727                                    |       1|    1077|     42.33%
                                        |        |        |
n412                                    |      22|     822|     32.31%
                                        |        |        |
\U1/n891                                |       1|     726|     28.54%
                                        |        |        |
n726                                    |       1|     615|     24.17%
                                        |        |        |
clk_c_enable_20                         |      18|     608|     23.90%
                                        |        |        |
\U1/n20_adj_273                         |       1|     596|     23.43%
                                        |        |        |
tone1[0]                                |       1|     378|     14.86%
                                        |        |        |
tone1[1]                                |       2|     378|     14.86%
                                        |        |        |
tone1[2]                                |       3|     378|     14.86%
                                        |        |        |
tone[0]                                 |      18|     378|     14.86%
                                        |        |        |
n1017                                   |      15|     357|     14.03%
                                        |        |        |
tone1[3]                                |       1|     336|     13.21%
                                        |        |        |
tone[3]                                 |      16|     336|     13.21%
                                        |        |        |
\U1/n920                                |       1|     318|     12.50%
                                        |        |        |
n1016                                   |      14|     294|     11.56%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 2544  Score: 12205847

Constraints cover  4398 paths, 266 nets, and 601 connections (81.4% coverage)


Peak memory: 84828160 bytes, TRCE: 2707456 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
