#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Sep 10 19:26:01 2023
# Process ID: 39700
# Current directory: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20304 C:\Users\john_westbrook1\OneDrive - Baylor University\Engineering\System on Chip\Vivado\ClassReport1\ClassReport1.xpr
# Log file: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/vivado.log
# Journal file: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1\vivado.jou
# Running On: ROG-115-04, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 34033 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.gen/sources_1'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/XilinxVitis/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/utils_1/imports/synth_1/disp_mux_test.dcp'.
WARNING: [Project 1-865] Could not find the file C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/utils_1/imports/synth_1/disp_mux_test.dcp
Scanning sources...
Finished scanning sources
WARNING: [Project 1-865] Could not find the file C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/utils_1/imports/synth_1/disp_mux_test.dcp
WARNING: [Project 1-865] Could not find the file C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/utils_1/imports/synth_1/disp_mux_test.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVitis/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/utils_1/imports/synth_1/disp_mux_test.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/utils_1/imports/synth_1/disp_mux_test.dcp}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Sep 10 19:26:52 2023] Launched synth_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/synth_1/runme.log
[Sun Sep 10 19:26:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/impl_1/runme.log
add_files -norecurse {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/SSEG Testing/SSEG Testing.srcs/sources_1/new/disp_mux_test.sv} {C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/SSEG Testing/SSEG Testing.srcs/sources_1/new/disp_mux.sv}}
update_compile_order -fileset sources_1
set_property top disp_mux_test [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/synth_1/top_hex_display_mux.dcp to C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Sep 10 19:29:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/synth_1/runme.log
[Sun Sep 10 19:29:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/impl_1/runme.log
set_property top disp_mux_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Sep 10 19:30:10 2023] Launched synth_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/synth_1/runme.log
[Sun Sep 10 19:30:10 2023] Launched impl_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/utils_1/imports/synth_1/top_hex_display_mux.dcp}}] -no_script -reset -force -quiet
remove_files  -fileset utils_1 {{C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.srcs/utils_1/imports/synth_1/top_hex_display_mux.dcp}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun Sep 10 19:30:44 2023] Launched synth_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/synth_1/runme.log
[Sun Sep 10 19:30:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-16:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1552.922 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BA4EA
set_property PROGRAM.FILE {C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/impl_1/disp_mux_test.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/john_westbrook1/OneDrive - Baylor University/Engineering/System on Chip/Vivado/ClassReport1/ClassReport1.runs/impl_1/disp_mux_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 10 20:13:41 2023...
