	component SP_unit is
		port (
			probe      : in  std_logic_vector(9 downto 0) := (others => 'X'); -- probe
			source_clk : in  std_logic                    := 'X';             -- clk
			source     : out std_logic_vector(0 downto 0)                     -- source
		);
	end component SP_unit;

