

================================================================
== Vivado HLS Report for 'memcachedPipeline_ht_inputLogic'
================================================================
* Date:           Wed Oct 21 12:18:25 2020

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.66|      5.79|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 4.33ns
ST_1: iState_load [1/1] 0.00ns
codeRepl:23  %iState_load = load i1* @iState, align 1

ST_1: tmp_49 [1/1] 0.00ns
codeRepl:29  %tmp_49 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P(i256* @requestParser2hashTable_V, i32 1) nounwind

ST_1: stg_7 [1/1] 0.00ns
codeRepl:30  br i1 %iState_load, label %8, label %0

ST_1: stg_8 [1/1] 0.89ns
:0  br i1 %tmp_49, label %1, label %._crit_edge1044

ST_1: tmp213 [1/1] 2.91ns
:0  %tmp213 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @requestParser2hashTable_V) nounwind

ST_1: p_Val2_s [1/1] 0.00ns
:1  %p_Val2_s = trunc i256 %tmp213 to i124

ST_1: tmp_295 [1/1] 0.00ns
:2  %tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp213, i32 124)

ST_1: tmp_296 [1/1] 0.00ns
:3  %tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp213, i32 126)

ST_1: tmp_V_52 [1/1] 0.00ns
:4  %tmp_V_52 = call i64 @_ssdm_op_PartSelect.i64.i256.i32.i32(i256 %tmp213, i32 128, i32 191)

ST_1: tmp_V_54 [1/1] 0.00ns
:5  %tmp_V_54 = call i64 @_ssdm_op_PartSelect.i64.i256.i32.i32(i256 %tmp213, i32 192, i32 255)

ST_1: stg_15 [1/1] 0.00ns
:6  br i1 %tmp_295, label %_ifconv, label %7

ST_1: stg_16 [1/1] 0.89ns
:1  br label %mergeST

ST_1: tmp_operation_V_1 [1/1] 0.00ns
_ifconv:0  %tmp_operation_V_1 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp213, i32 104, i32 111)

ST_1: tmp_valueLength_V_1 [1/1] 0.00ns
_ifconv:2  %tmp_valueLength_V_1 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp213, i32 8, i32 23)

ST_1: tmp_s [1/1] 1.34ns
_ifconv:4  %tmp_s = icmp eq i8 %tmp_operation_V_1, 8

ST_1: tmp_298 [1/1] 0.00ns
_ifconv:5  %tmp_298 = trunc i256 %tmp213 to i8

ST_1: stg_21 [1/1] 0.00ns
._crit_edge1046:1  br i1 %tmp_296, label %6, label %._crit_edge1048

ST_1: tmp_61 [1/1] 0.00ns
._crit_edge1048:0  %tmp_61 = call i3 @_ssdm_op_PartSelect.i3.i256.i32.i32(i256 %tmp213, i32 125, i32 127)

ST_1: stg_23 [1/1] 0.89ns
._crit_edge1048:3  store i1 true, i1* @iState, align 1

ST_1: stg_24 [1/1] 0.89ns
:0  br i1 %tmp_49, label %9, label %._crit_edge1044

ST_1: tmp_4 [1/1] 2.91ns
:0  %tmp_4 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* @requestParser2hashTable_V) nounwind

ST_1: tmp [1/1] 0.00ns
:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_4, i32 126)

ST_1: tmp_293 [1/1] 0.00ns
:2  %tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_4, i32 127)

ST_1: tmp_V [1/1] 0.00ns
:3  %tmp_V = call i64 @_ssdm_op_PartSelect.i64.i256.i32.i32(i256 %tmp_4, i32 128, i32 191)

ST_1: tmp_V_50 [1/1] 0.00ns
:4  %tmp_V_50 = call i64 @_ssdm_op_PartSelect.i64.i256.i32.i32(i256 %tmp_4, i32 192, i32 255)

ST_1: stg_30 [1/1] 0.00ns
:5  br i1 %tmp, label %10, label %._crit_edge1050

ST_1: stg_31 [1/1] 0.00ns
._crit_edge1052:2  br i1 %tmp_293, label %18, label %._crit_edge1053

ST_1: stg_32 [1/1] 0.89ns
:0  store i1 false, i1* @iState, align 1


 <State 2>: 4.72ns
ST_2: wordCounter_V_1_load [1/1] 0.00ns
codeRepl:25  %wordCounter_V_1_load = load i2* @wordCounter_V_1, align 1

ST_2: keyLength_V_load [1/1] 0.00ns
codeRepl:26  %keyLength_V_load = load i8* @keyLength_V, align 1

ST_2: keyWordCounter_V_load [1/1] 0.00ns
codeRepl:27  %keyWordCounter_V_load = load i2* @keyWordCounter_V, align 1

ST_2: stg_36 [1/1] 0.89ns
:0  store i2 0, i2* @keyWordCounter_V, align 1

ST_2: tmp_V_55 [1/1] 0.71ns
_ifconv:6  %tmp_V_55 = select i1 %tmp_s, i8 1, i8 %tmp_298

ST_2: stg_38 [1/1] 0.89ns
_ifconv:7  store i2 1, i2* @keyWordCounter_V, align 1

ST_2: tmp_161 [1/1] 1.34ns
_ifconv:8  %tmp_161 = icmp eq i8 %tmp_V_55, 0

ST_2: stg_40 [1/1] 0.89ns
_ifconv:9  br i1 %tmp_161, label %._crit_edge1046, label %2

ST_2: stg_41 [1/1] 0.00ns
:0  br i1 %tmp_s, label %._crit_edge1047, label %3

ST_2: tmp_165 [1/1] 1.34ns
._crit_edge1047:1  %tmp_165 = icmp ult i8 %tmp_V_55, 9

ST_2: stg_43 [1/1] 0.00ns
._crit_edge1047:2  br i1 %tmp_165, label %4, label %5

ST_2: tmp_170 [1/1] 1.24ns
:2  %tmp_170 = add i8 %tmp_V_55, -8

ST_2: stg_45 [1/1] 0.89ns
:3  br label %._crit_edge1046

ST_2: tmp_338 [1/1] 0.00ns
:0  %tmp_338 = trunc i8 %tmp_V_55 to i4

ST_2: tmp_169 [1/1] 0.00ns
:1  %tmp_169 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_338, i3 0)

ST_2: Hi_assign [1/1] 1.24ns
:2  %Hi_assign = add i7 -1, %tmp_169

ST_2: stg_49 [1/1] 0.89ns
:22  br label %._crit_edge1046

ST_2: keyLength_V_new [1/1] 0.00ns
._crit_edge1046:0  %keyLength_V_new = phi i8 [ %tmp_V_55, %_ifconv ], [ %tmp_170, %5 ], [ 0, %4 ]

ST_2: stg_51 [1/1] 2.91ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @hashValueBuffer_V_V, i64 %tmp_V_52) nounwind

ST_2: stg_52 [1/1] 0.89ns
._crit_edge1048:4  br label %mergeST

ST_2: wordCounter_V_1_new [1/1] 0.00ns
mergeST:1  %wordCounter_V_1_new = phi i1 [ true, %._crit_edge1048 ], [ false, %7 ]

ST_2: keyLength_V_new_1 [1/1] 0.00ns
mergeST:2  %keyLength_V_new_1 = phi i8 [ %keyLength_V_new, %._crit_edge1048 ], [ undef, %7 ]

ST_2: wordCounter_V_1_new_cast [1/1] 0.00ns
mergeST:3  %wordCounter_V_1_new_cast = zext i1 %wordCounter_V_1_new to i2

ST_2: stg_56 [1/1] 0.89ns
mergeST:5  br label %._crit_edge1044

ST_2: stg_57 [1/1] 2.91ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @hashValueBuffer_V_V, i64 %tmp_V) nounwind

ST_2: tmp_297 [1/1] 0.00ns
._crit_edge1050:0  %tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %wordCounter_V_1_load, i32 1)

ST_2: stg_59 [1/1] 0.89ns
._crit_edge1050:1  br i1 %tmp_297, label %._crit_edge1051, label %11

ST_2: p_Result_56 [1/1] 0.00ns
:0  %p_Result_56 = trunc i256 %tmp_4 to i128

ST_2: tmp_162 [1/1] 0.43ns
:2  %tmp_162 = add i2 1, %wordCounter_V_1_load

ST_2: stg_62 [1/1] 0.89ns
:3  br label %._crit_edge1051

ST_2: wordCounter_V_1_flag_2 [1/1] 0.00ns
._crit_edge1051:0  %wordCounter_V_1_flag_2 = phi i1 [ true, %11 ], [ false, %._crit_edge1050 ]

ST_2: wordCounter_V_1_new_2 [1/1] 0.00ns
._crit_edge1051:1  %wordCounter_V_1_new_2 = phi i2 [ %tmp_162, %11 ], [ undef, %._crit_edge1050 ]

ST_2: tmp_163 [1/1] 1.34ns
._crit_edge1051:2  %tmp_163 = icmp eq i8 %keyLength_V_load, 0

ST_2: stg_66 [1/1] 0.89ns
._crit_edge1051:3  br i1 %tmp_163, label %._crit_edge1052, label %12

ST_2: tmp_164 [1/1] 1.34ns
:1  %tmp_164 = icmp ult i8 %keyLength_V_load, 9

ST_2: Lo_assign [1/1] 0.00ns
:2  %Lo_assign = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %keyWordCounter_V_load, i6 0)

ST_2: stg_69 [1/1] 0.00ns
:3  br i1 %tmp_164, label %13, label %14

ST_2: Hi_assign_s [1/1] 0.00ns
:0  %Hi_assign_s = or i8 %Lo_assign, 63

ST_2: tmp_320 [1/1] 1.34ns
:2  %tmp_320 = icmp ugt i8 %Lo_assign, %Hi_assign_s

ST_2: tmp_321 [1/1] 1.24ns
:3  %tmp_321 = sub i8 127, %Lo_assign

ST_2: tmp_322 [1/1] 0.71ns
:4  %tmp_322 = select i1 %tmp_320, i8 %Lo_assign, i8 %Hi_assign_s

ST_2: tmp_323 [1/1] 0.71ns
:5  %tmp_323 = select i1 %tmp_320, i8 %Hi_assign_s, i8 %Lo_assign

ST_2: tmp_324 [1/1] 0.71ns
:6  %tmp_324 = select i1 %tmp_320, i8 %tmp_321, i8 %Lo_assign

ST_2: tmp_168 [1/1] 0.76ns
:22  %tmp_168 = icmp eq i2 %keyWordCounter_V_load, 1

ST_2: stg_77 [1/1] 0.00ns
:23  br i1 %tmp_168, label %15, label %16

ST_2: tmp_171 [1/1] 0.43ns
:0  %tmp_171 = add i2 %keyWordCounter_V_load, 1

ST_2: stg_79 [1/1] 0.89ns
:1  br label %17

ST_2: stg_80 [1/1] 0.89ns
:3  br label %17

ST_2: storemerge [1/1] 0.00ns
:0  %storemerge = phi i2 [ %tmp_171, %16 ], [ 0, %15 ]

ST_2: stg_82 [1/1] 0.89ns
:1  store i2 %storemerge, i2* @keyWordCounter_V, align 1

ST_2: tmp_172 [1/1] 1.24ns
:2  %tmp_172 = add i8 %keyLength_V_load, -8

ST_2: stg_84 [1/1] 0.89ns
:3  br label %._crit_edge1052

ST_2: Lo_assign_cast1 [1/1] 0.00ns
:0  %Lo_assign_cast1 = zext i8 %Lo_assign to i9

ST_2: Lo_assign_cast [1/1] 0.00ns
:1  %Lo_assign_cast = zext i8 %Lo_assign to i32

ST_2: tmp_300 [1/1] 0.00ns
:2  %tmp_300 = trunc i8 %keyLength_V_load to i4

ST_2: tmp_166 [1/1] 0.00ns
:3  %tmp_166 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_300, i3 0)

ST_2: tmp_167 [1/1] 1.24ns
:4  %tmp_167 = add i7 -1, %tmp_166

ST_2: tmp_250_cast [1/1] 0.00ns
:5  %tmp_250_cast = sext i7 %tmp_167 to i9

ST_2: Hi_assign_9 [1/1] 1.24ns
:6  %Hi_assign_9 = add i9 %tmp_250_cast, %Lo_assign_cast1

ST_2: Hi_assign_11_cast [1/1] 0.00ns
:7  %Hi_assign_11_cast = sext i9 %Hi_assign_9 to i32

ST_2: tmp_301 [1/1] 1.33ns
:9  %tmp_301 = icmp ugt i32 %Lo_assign_cast, %Hi_assign_11_cast

ST_2: tmp_302 [1/1] 0.00ns
:10  %tmp_302 = trunc i9 %Hi_assign_9 to i8

ST_2: tmp_303 [1/1] 1.24ns
:11  %tmp_303 = sub i8 127, %Lo_assign

ST_2: tmp_304 [1/1] 0.71ns
:12  %tmp_304 = select i1 %tmp_301, i8 %Lo_assign, i8 %tmp_302

ST_2: tmp_305 [1/1] 0.71ns
:13  %tmp_305 = select i1 %tmp_301, i8 %tmp_302, i8 %Lo_assign

ST_2: tmp_306 [1/1] 0.71ns
:14  %tmp_306 = select i1 %tmp_301, i8 %tmp_303, i8 %Lo_assign

ST_2: stg_99 [1/1] 0.89ns
:37  br label %._crit_edge1052

ST_2: keyLength_V_flag_4 [1/1] 0.00ns
._crit_edge1052:0  %keyLength_V_flag_4 = phi i1 [ false, %._crit_edge1051 ], [ true, %17 ], [ true, %13 ]

ST_2: keyLength_V_new_4 [1/1] 0.00ns
._crit_edge1052:1  %keyLength_V_new_4 = phi i8 [ undef, %._crit_edge1051 ], [ %tmp_172, %17 ], [ 0, %13 ]

ST_2: stg_102 [1/1] 0.89ns
._crit_edge1053:0  br label %._crit_edge1044

ST_2: wordCounter_V_1_flag_4 [1/1] 0.00ns
._crit_edge1044:0  %wordCounter_V_1_flag_4 = phi i1 [ true, %mergeST ], [ false, %0 ], [ %wordCounter_V_1_flag_2, %._crit_edge1053 ], [ false, %8 ]

ST_2: wordCounter_V_1_new_4 [1/1] 0.00ns
._crit_edge1044:1  %wordCounter_V_1_new_4 = phi i2 [ %wordCounter_V_1_new_cast, %mergeST ], [ undef, %0 ], [ %wordCounter_V_1_new_2, %._crit_edge1053 ], [ undef, %8 ]

ST_2: keyLength_V_flag_6 [1/1] 0.00ns
._crit_edge1044:2  %keyLength_V_flag_6 = phi i1 [ %wordCounter_V_1_new, %mergeST ], [ false, %0 ], [ %keyLength_V_flag_4, %._crit_edge1053 ], [ false, %8 ]

ST_2: keyLength_V_new_6 [1/1] 0.00ns
._crit_edge1044:3  %keyLength_V_new_6 = phi i8 [ %keyLength_V_new_1, %mergeST ], [ undef, %0 ], [ %keyLength_V_new_4, %._crit_edge1053 ], [ undef, %8 ]

ST_2: stg_107 [1/1] 0.00ns
._crit_edge1044:4  br i1 %keyLength_V_flag_6, label %mergeST327, label %._crit_edge1044.new328

ST_2: stg_108 [1/1] 0.00ns
mergeST327:0  store i8 %keyLength_V_new_6, i8* @keyLength_V, align 1

ST_2: stg_109 [1/1] 0.00ns
._crit_edge1044.new328:0  br i1 %wordCounter_V_1_flag_4, label %mergeST326, label %._crit_edge1044.new

ST_2: stg_110 [1/1] 0.00ns
mergeST326:0  store i2 %wordCounter_V_1_new_4, i2* @wordCounter_V_1, align 1


 <State 3>: 5.79ns
ST_3: p_Val2_24 [1/1] 0.00ns
codeRepl:28  %p_Val2_24 = load i128* @bufferWord_data_V, align 8

ST_3: stg_112 [1/1] 0.00ns
_ifconv:1  store i8 %tmp_operation_V_1, i8* @bufferWordMd_operation_V, align 4

ST_3: stg_113 [1/1] 0.00ns
_ifconv:3  store i16 %tmp_valueLength_V_1, i16* @bufferWordMd_valueLength_V, align 2

ST_3: stg_114 [1/1] 2.91ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @hashKeyBuffer_V_V, i64 %tmp_V_54) nounwind

ST_3: stg_115 [1/1] 2.91ns
._crit_edge1047:0  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @in2hashKeyLength_V_V, i8 %tmp_V_55) nounwind

ST_3: p_Result_s [1/1] 0.00ns
:0  %p_Result_s = call i128 @llvm.part.set.i128.i64(i128 %p_Val2_24, i64 %tmp_V_54, i32 0, i32 63)

ST_3: stg_117 [1/1] 0.89ns
:1  store i128 %p_Result_s, i128* @bufferWord_data_V, align 16

ST_3: tmp_339 [1/1] 1.24ns
:3  %tmp_339 = sub i7 -64, %tmp_169

ST_3: tmp_340 [1/1] 0.00ns
:4  %tmp_340 = zext i7 %tmp_339 to i64

ST_3: tmp_341 [1/1] 0.82ns
:5  %tmp_341 = lshr i64 -1, %tmp_340

ST_3: p_Result_53 [1/1] 0.71ns
:6  %p_Result_53 = and i64 %tmp_V_54, %tmp_341

ST_3: loc_V [1/1] 0.00ns
:7  %loc_V = zext i64 %p_Result_53 to i128

ST_3: tmp_343 [1/1] 0.00ns
:8  %tmp_343 = sext i7 %Hi_assign to i8

ST_3: tmp_344 [1/1] 1.24ns
:9  %tmp_344 = sub i8 127, %tmp_343

ST_3: tmp_345 [1/1] 0.00ns
:10  %tmp_345 = zext i8 %tmp_344 to i128

ST_3: tmp_346 [1/1] 0.82ns
:11  %tmp_346 = lshr i128 -1, %tmp_345

ST_3: tmp_347 [1/1] 0.71ns
:12  %tmp_347 = xor i128 %tmp_346, -1

ST_3: tmp_348 [1/1] 0.71ns
:13  %tmp_348 = and i128 %p_Val2_24, %tmp_347

ST_3: tmp_349 [1/1] 0.71ns
:14  %tmp_349 = and i128 %loc_V, %tmp_346

ST_3: p_Result_54 [1/1] 0.71ns
:15  %p_Result_54 = or i128 %tmp_348, %tmp_349

ST_3: stg_131 [1/1] 0.89ns
:16  store i128 %p_Result_54, i128* @bufferWord_data_V, align 16

ST_3: p_Result_55 [1/1] 0.00ns
._crit_edge1048:1  %p_Result_55 = call i128 @_ssdm_op_BitConcatenate.i128.i3.i1.i124(i3 %tmp_61, i1 true, i124 %p_Val2_s)

ST_3: stg_133 [1/1] 2.91ns
._crit_edge1048:2  call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* @hashMdBuffer_V_V, i128 %p_Result_55) nounwind

ST_3: stg_134 [1/1] 2.91ns
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* @hashMdBuffer_V_V, i128 %p_Result_56) nounwind

ST_3: stg_135 [1/1] 2.91ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @hashKeyBuffer_V_V, i64 %tmp_V_50) nounwind

ST_3: loc_V_4 [1/1] 0.00ns
:1  %loc_V_4 = zext i64 %tmp_V_50 to i128

ST_3: tmp_325 [1/1] 1.24ns
:7  %tmp_325 = sub i8 127, %tmp_322

ST_3: tmp_326 [1/1] 0.00ns
:8  %tmp_326 = zext i8 %tmp_324 to i128

ST_3: tmp_327 [1/1] 0.00ns
:9  %tmp_327 = zext i8 %tmp_323 to i128

ST_3: tmp_328 [1/1] 0.00ns
:10  %tmp_328 = zext i8 %tmp_325 to i128

ST_3: tmp_329 [1/1] 2.58ns
:11  %tmp_329 = shl i128 %loc_V_4, %tmp_326

ST_3: tmp_330 [1/1] 0.00ns
:12  %tmp_330 = call i128 @llvm.part.select.i128(i128 %tmp_329, i32 127, i32 0)

ST_3: tmp_331 [1/1] 0.71ns
:13  %tmp_331 = select i1 %tmp_320, i128 %tmp_330, i128 %tmp_329

ST_3: tmp_332 [1/1] 0.82ns
:14  %tmp_332 = shl i128 -1, %tmp_327

ST_3: tmp_333 [1/1] 0.82ns
:15  %tmp_333 = lshr i128 -1, %tmp_328

ST_3: p_demorgan [1/1] 0.71ns
:16  %p_demorgan = and i128 %tmp_332, %tmp_333

ST_3: tmp_334 [1/1] 0.71ns
:17  %tmp_334 = xor i128 %p_demorgan, -1

ST_3: tmp_335 [1/1] 0.71ns
:18  %tmp_335 = and i128 %p_Val2_24, %tmp_334

ST_3: tmp_336 [1/1] 0.71ns
:19  %tmp_336 = and i128 %tmp_331, %p_demorgan

ST_3: p_Result_58 [1/1] 0.71ns
:20  %p_Result_58 = or i128 %tmp_335, %tmp_336

ST_3: stg_151 [1/1] 0.89ns
:21  store i128 %p_Result_58, i128* @bufferWord_data_V, align 16

ST_3: loc_V_3 [1/1] 0.00ns
:8  %loc_V_3 = zext i64 %tmp_V_50 to i128

ST_3: tmp_307 [1/1] 1.24ns
:15  %tmp_307 = sub i8 127, %tmp_304

ST_3: tmp_308 [1/1] 0.00ns
:16  %tmp_308 = zext i8 %tmp_306 to i128

ST_3: tmp_309 [1/1] 0.00ns
:17  %tmp_309 = zext i8 %tmp_305 to i128

ST_3: tmp_310 [1/1] 0.00ns
:18  %tmp_310 = zext i8 %tmp_307 to i128

ST_3: tmp_311 [1/1] 2.58ns
:19  %tmp_311 = shl i128 %loc_V_3, %tmp_308

ST_3: tmp_312 [1/1] 0.00ns
:20  %tmp_312 = call i128 @llvm.part.select.i128(i128 %tmp_311, i32 127, i32 0)

ST_3: tmp_313 [1/1] 0.71ns
:21  %tmp_313 = select i1 %tmp_301, i128 %tmp_312, i128 %tmp_311

ST_3: tmp_314 [1/1] 0.82ns
:22  %tmp_314 = shl i128 -1, %tmp_309

ST_3: tmp_315 [1/1] 0.82ns
:23  %tmp_315 = lshr i128 -1, %tmp_310

ST_3: p_demorgan2 [1/1] 0.71ns
:24  %p_demorgan2 = and i128 %tmp_314, %tmp_315

ST_3: tmp_316 [1/1] 0.71ns
:25  %tmp_316 = xor i128 %p_demorgan2, -1

ST_3: tmp_317 [1/1] 0.71ns
:26  %tmp_317 = and i128 %p_Val2_24, %tmp_316

ST_3: tmp_318 [1/1] 0.71ns
:27  %tmp_318 = and i128 %tmp_313, %p_demorgan2

ST_3: p_Result_57 [1/1] 0.71ns
:28  %p_Result_57 = or i128 %tmp_317, %tmp_318

ST_3: stg_167 [1/1] 0.89ns
:29  store i128 %p_Result_57, i128* @bufferWord_data_V, align 16


 <State 4>: 2.91ns
ST_4: stg_168 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i8* @in2hashKeyLength_V_V, [8 x i8]* @str1606, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1607, [1 x i8]* @str1607, [8 x i8]* @str1606)

ST_4: stg_169 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i130* @in2hash_V, [8 x i8]* @str1602, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1603, [1 x i8]* @str1603, [8 x i8]* @str1602) nounwind

ST_4: stg_170 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i130* @in2hash_V, [8 x i8]* @str1598, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1599, [1 x i8]* @str1599, [8 x i8]* @str1598) nounwind

ST_4: stg_171 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i130* @in2hash_V, [8 x i8]* @str1594, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1595, [1 x i8]* @str1595, [8 x i8]* @str1594) nounwind

ST_4: stg_172 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i64* @in2ccMd_V, [8 x i8]* @str1590, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1591, [1 x i8]* @str1591, [8 x i8]* @str1590) nounwind

ST_4: stg_173 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i64* @in2ccMd_V, [8 x i8]* @str1586, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1587, [1 x i8]* @str1587, [8 x i8]* @str1586) nounwind

ST_4: stg_174 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i64* @in2ccMd_V, [8 x i8]* @str1582, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1583, [1 x i8]* @str1583, [8 x i8]* @str1582) nounwind

ST_4: stg_175 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i64* @in2ccMd_V, [8 x i8]* @str1578, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1579, [1 x i8]* @str1579, [8 x i8]* @str1578) nounwind

ST_4: stg_176 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i130* @in2cc_V, [8 x i8]* @str1574, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1575, [1 x i8]* @str1575, [8 x i8]* @str1574) nounwind

ST_4: stg_177 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i130* @in2cc_V, [8 x i8]* @str1570, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1571, [1 x i8]* @str1571, [8 x i8]* @str1570) nounwind

ST_4: stg_178 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i130* @in2cc_V, [8 x i8]* @str1566, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1567, [1 x i8]* @str1567, [8 x i8]* @str1566) nounwind

ST_4: stg_179 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i128* @hashMdBuffer_V_V, [8 x i8]* @str1562, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1563, [1 x i8]* @str1563, [8 x i8]* @str1562)

ST_4: stg_180 [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i64* @hashValueBuffer_V_V, [8 x i8]* @str1558, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1559, [1 x i8]* @str1559, [8 x i8]* @str1558)

ST_4: stg_181 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i64* @hashKeyBuffer_V_V, [8 x i8]* @str1554, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1555, [1 x i8]* @str1555, [8 x i8]* @str1554)

ST_4: stg_182 [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i256* @requestParser2hashTable_V, [8 x i8]* @str1202, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1203, [1 x i8]* @str1203, [8 x i8]* @str1202) nounwind

ST_4: stg_183 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i256* @requestParser2hashTable_V, [8 x i8]* @str1198, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1199, [1 x i8]* @str1199, [8 x i8]* @str1198) nounwind

ST_4: stg_184 [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(i256* @requestParser2hashTable_V, [8 x i8]* @str1194, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1195, [1 x i8]* @str1195, [8 x i8]* @str1194) nounwind

ST_4: stg_185 [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i256* @requestParser2hashTable_V, [8 x i8]* @str1190, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1191, [1 x i8]* @str1191, [8 x i8]* @str1190) nounwind

ST_4: stg_186 [1/1] 0.00ns
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(i256* @requestParser2hashTable_V, [8 x i8]* @str1186, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1187, [1 x i8]* @str1187, [8 x i8]* @str1186) nounwind

ST_4: stg_187 [1/1] 0.00ns
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface(i256* @requestParser2hashTable_V, [8 x i8]* @str1182, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1183, [1 x i8]* @str1183, [8 x i8]* @str1182) nounwind

ST_4: stg_188 [1/1] 0.00ns
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i256* @requestParser2hashTable_V, [8 x i8]* @str1178, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1179, [1 x i8]* @str1179, [8 x i8]* @str1178) nounwind

ST_4: stg_189 [1/1] 0.00ns
codeRepl:21  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str271, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1272, [1 x i8]* @p_str1272, [1 x i8]* @p_str1272) nounwind

ST_4: stg_190 [1/1] 0.00ns
codeRepl:22  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str1272) nounwind

ST_4: tmp_keyLength_V [1/1] 0.00ns
codeRepl:24  %tmp_keyLength_V = load i8* @bufferWordMd_keyLength_V, align 1

ST_4: stg_192 [1/1] 0.00ns
:1  br label %._crit_edge1047

ST_4: tmp_1 [1/1] 0.00ns
:17  %tmp_1 = call i130 @_ssdm_op_BitConcatenate.i130.i2.i128(i2 -1, i128 %p_Result_54)

ST_4: stg_194 [1/1] 2.91ns
:18  call void @_ssdm_op_Write.ap_fifo.volatile.i130P(i130* @in2cc_V, i130 %tmp_1) nounwind

ST_4: tmp_2 [1/1] 0.00ns
:19  %tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i8.i32.i8(i16 %tmp_valueLength_V_1, i8 %tmp_V_55, i32 0, i8 %tmp_operation_V_1)

ST_4: stg_196 [1/1] 2.91ns
:20  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @in2ccMd_V, i64 %tmp_2) nounwind

ST_4: stg_197 [1/1] 2.91ns
:21  call void @_ssdm_op_Write.ap_fifo.volatile.i130P(i130* @in2hash_V, i130 %tmp_1) nounwind

ST_4: stg_198 [1/1] 0.00ns
:1  br label %._crit_edge1048

ST_4: bufferWordMd_keyLength_V_new [1/1] 0.00ns
mergeST:0  %bufferWordMd_keyLength_V_new = phi i8 [ %tmp_V_55, %._crit_edge1048 ], [ 0, %7 ]

ST_4: stg_200 [1/1] 0.00ns
mergeST:4  store i8 %bufferWordMd_keyLength_V_new, i8* @bufferWordMd_keyLength_V, align 1

ST_4: stg_201 [1/1] 0.00ns
:1  br label %._crit_edge1050

ST_4: tmp_8 [1/1] 0.00ns
:0  %tmp_8 = call i130 @_ssdm_op_BitConcatenate.i130.i2.i128(i2 0, i128 %p_Result_58)

ST_4: stg_203 [1/1] 2.91ns
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i130P(i130* @in2cc_V, i130 %tmp_8) nounwind

ST_4: stg_204 [1/1] 2.91ns
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i130P(i130* @in2hash_V, i130 %tmp_8) nounwind

ST_4: tmp_5 [1/1] 0.00ns
:30  %tmp_5 = call i130 @_ssdm_op_BitConcatenate.i130.i2.i128(i2 -2, i128 %p_Result_57)

ST_4: stg_206 [1/1] 2.91ns
:31  call void @_ssdm_op_Write.ap_fifo.volatile.i130P(i130* @in2cc_V, i130 %tmp_5) nounwind

ST_4: tmp_operation_V [1/1] 0.00ns
:32  %tmp_operation_V = load i8* @bufferWordMd_operation_V, align 4

ST_4: tmp_valueLength_V [1/1] 0.00ns
:33  %tmp_valueLength_V = load i16* @bufferWordMd_valueLength_V, align 2

ST_4: tmp_6 [1/1] 0.00ns
:34  %tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i8.i32.i8(i16 %tmp_valueLength_V, i8 %tmp_keyLength_V, i32 0, i8 %tmp_operation_V)

ST_4: stg_210 [1/1] 2.91ns
:35  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @in2ccMd_V, i64 %tmp_6) nounwind

ST_4: stg_211 [1/1] 2.91ns
:36  call void @_ssdm_op_Write.ap_fifo.volatile.i130P(i130* @in2hash_V, i130 %tmp_5) nounwind

ST_4: stg_212 [1/1] 0.00ns
:1  br label %._crit_edge1053

ST_4: stg_213 [1/1] 0.00ns
mergeST327:1  br label %._crit_edge1044.new328

ST_4: stg_214 [1/1] 0.00ns
mergeST326:1  br label %._crit_edge1044.new

ST_4: stg_215 [1/1] 0.00ns
._crit_edge1044.new:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
