<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MachineRegisterInfo.h source code [llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::MachineRegisterInfo,llvm::PSetIterator "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='MachineRegisterInfo.h.html'>MachineRegisterInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- llvm/CodeGen/MachineRegisterInfo.h -----------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the MachineRegisterInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_MACHINEREGISTERINFO_H">LLVM_CODEGEN_MACHINEREGISTERINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_MACHINEREGISTERINFO_H" data-ref="_M/LLVM_CODEGEN_MACHINEREGISTERINFO_H">LLVM_CODEGEN_MACHINEREGISTERINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../ADT/IndexedMap.h.html">"llvm/ADT/IndexedMap.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../ADT/PointerUnion.h.html">"llvm/ADT/PointerUnion.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../ADT/StringSet.h.html">"llvm/ADT/StringSet.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../ADT/iterator_range.h.html">"llvm/ADT/iterator_range.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="GlobalISel/RegisterBank.h.html">"llvm/CodeGen/GlobalISel/RegisterBank.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="LowLevelType.h.html">"llvm/CodeGen/LowLevelType.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="MachineInstrBundle.h.html">"llvm/CodeGen/MachineInstrBundle.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../../include/c++/7/cstddef.html">&lt;cstddef&gt;</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><b>class</b> <a class="type" href="#llvm::PSetIterator" title='llvm::PSetIterator' data-ref="llvm::PSetIterator">PSetIterator</a>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><i class="doc">/// Convenient type to represent either a register class or a register bank.</i></td></tr>
<tr><th id="46">46</th><td><b>using</b> <dfn class="typedef" id="llvm::RegClassOrRegBank" title='llvm::RegClassOrRegBank' data-type='PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;' data-ref="llvm::RegClassOrRegBank">RegClassOrRegBank</dfn> =</td></tr>
<tr><th id="47">47</th><td>    <a class="type" href="../ADT/PointerUnion.h.html#llvm::PointerUnion" title='llvm::PointerUnion' data-ref="llvm::PointerUnion">PointerUnion</a>&lt;<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *, <em>const</em> <a class="type" href="GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *&gt;;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i class="doc">/// MachineRegisterInfo - Keep track of information for virtual and physical</i></td></tr>
<tr><th id="50">50</th><td><i class="doc">/// registers, including vreg register classes, use/def chains for registers,</i></td></tr>
<tr><th id="51">51</th><td><i class="doc">/// etc.</i></td></tr>
<tr><th id="52">52</th><td><b>class</b> <dfn class="type def" id="llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</dfn> {</td></tr>
<tr><th id="53">53</th><td><b>public</b>:</td></tr>
<tr><th id="54">54</th><td>  <b>class</b> <dfn class="type def" id="llvm::MachineRegisterInfo::Delegate" title='llvm::MachineRegisterInfo::Delegate' data-ref="llvm::MachineRegisterInfo::Delegate">Delegate</dfn> {</td></tr>
<tr><th id="55">55</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm19MachineRegisterInfo8Delegate6anchorEv" title='llvm::MachineRegisterInfo::Delegate::anchor' data-ref="_ZN4llvm19MachineRegisterInfo8Delegate6anchorEv">anchor</dfn>();</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <b>public</b>:</td></tr>
<tr><th id="58">58</th><td>    <b>virtual</b> <dfn class="virtual decl" id="_ZN4llvm19MachineRegisterInfo8DelegateD1Ev" title='llvm::MachineRegisterInfo::Delegate::~Delegate' data-ref="_ZN4llvm19MachineRegisterInfo8DelegateD1Ev">~Delegate</dfn>() = <b>default</b>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>    <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm19MachineRegisterInfo8Delegate26MRI_NoteNewVirtualRegisterEj" title='llvm::MachineRegisterInfo::Delegate::MRI_NoteNewVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo8Delegate26MRI_NoteNewVirtualRegisterEj">MRI_NoteNewVirtualRegister</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="2943Reg" title='Reg' data-type='unsigned int' data-ref="2943Reg">Reg</dfn>) = <var>0</var>;</td></tr>
<tr><th id="61">61</th><td>  };</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><b>private</b>:</td></tr>
<tr><th id="64">64</th><td>  <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="decl" id="llvm::MachineRegisterInfo::MF" title='llvm::MachineRegisterInfo::MF' data-ref="llvm::MachineRegisterInfo::MF">MF</dfn>;</td></tr>
<tr><th id="65">65</th><td>  <a class="type" href="#llvm::MachineRegisterInfo::Delegate" title='llvm::MachineRegisterInfo::Delegate' data-ref="llvm::MachineRegisterInfo::Delegate">Delegate</a> *<dfn class="decl" id="llvm::MachineRegisterInfo::TheDelegate" title='llvm::MachineRegisterInfo::TheDelegate' data-ref="llvm::MachineRegisterInfo::TheDelegate">TheDelegate</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <i class="doc">/// True if subregister liveness is tracked.</i></td></tr>
<tr><th id="68">68</th><td>  <em>const</em> <em>bool</em> <dfn class="decl" id="llvm::MachineRegisterInfo::TracksSubRegLiveness" title='llvm::MachineRegisterInfo::TracksSubRegLiveness' data-ref="llvm::MachineRegisterInfo::TracksSubRegLiveness">TracksSubRegLiveness</dfn>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <i class="doc">/// VRegInfo - Information we keep for each virtual register.</i></td></tr>
<tr><th id="71">71</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="72">72</th><td><i class="doc">  /// Each element in this list contains the register class of the vreg and the</i></td></tr>
<tr><th id="73">73</th><td><i class="doc">  /// start of the use/def list for the register.</i></td></tr>
<tr><th id="74">74</th><td>  <a class="type" href="../ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="#llvm::RegClassOrRegBank" title='llvm::RegClassOrRegBank' data-type='PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;' data-ref="llvm::RegClassOrRegBank">RegClassOrRegBank</a>, <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&gt;,</td></tr>
<tr><th id="75">75</th><td>             <a class="type" href="TargetRegisterInfo.h.html#llvm::VirtReg2IndexFunctor" title='llvm::VirtReg2IndexFunctor' data-ref="llvm::VirtReg2IndexFunctor">VirtReg2IndexFunctor</a>&gt;</td></tr>
<tr><th id="76">76</th><td>      <dfn class="decl" id="llvm::MachineRegisterInfo::VRegInfo" title='llvm::MachineRegisterInfo::VRegInfo' data-ref="llvm::MachineRegisterInfo::VRegInfo">VRegInfo</dfn>;</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <i class="doc">/// Map for recovering vreg name from vreg number.</i></td></tr>
<tr><th id="79">79</th><td><i class="doc">  /// This map is used by the MIR Printer.</i></td></tr>
<tr><th id="80">80</th><td>  <a class="type" href="../ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<span class="namespace">std::</span><a class="typedef" href="../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a>, <a class="type" href="TargetRegisterInfo.h.html#llvm::VirtReg2IndexFunctor" title='llvm::VirtReg2IndexFunctor' data-ref="llvm::VirtReg2IndexFunctor">VirtReg2IndexFunctor</a>&gt; <dfn class="decl" id="llvm::MachineRegisterInfo::VReg2Name" title='llvm::MachineRegisterInfo::VReg2Name' data-ref="llvm::MachineRegisterInfo::VReg2Name">VReg2Name</dfn>;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i class="doc">/// StringSet that is used to unique vreg names.</i></td></tr>
<tr><th id="83">83</th><td>  <a class="type" href="../ADT/StringSet.h.html#llvm::StringSet" title='llvm::StringSet' data-ref="llvm::StringSet">StringSet</a>&lt;&gt; <dfn class="decl" id="llvm::MachineRegisterInfo::VRegNames" title='llvm::MachineRegisterInfo::VRegNames' data-ref="llvm::MachineRegisterInfo::VRegNames">VRegNames</dfn>;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <i class="doc">/// The flag is true upon<span class="command"> \p</span> <span class="arg">UpdatedCSRs</span> initialization</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">  /// and false otherwise.</i></td></tr>
<tr><th id="87">87</th><td>  <em>bool</em> <dfn class="decl" id="llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized" title='llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized' data-ref="llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized">IsUpdatedCSRsInitialized</dfn>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <i class="doc">/// Contains the updated callee saved register list.</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">  /// As opposed to the static list defined in register info,</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">  /// all registers that were disabled are removed from the list.</i></td></tr>
<tr><th id="92">92</th><td>  <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>, <var>16</var>&gt; <dfn class="decl" id="llvm::MachineRegisterInfo::UpdatedCSRs" title='llvm::MachineRegisterInfo::UpdatedCSRs' data-ref="llvm::MachineRegisterInfo::UpdatedCSRs">UpdatedCSRs</dfn>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <i class="doc">/// RegAllocHints - This vector records register allocation hints for</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">  /// virtual registers. For each virtual register, it keeps a pair of hint</i></td></tr>
<tr><th id="96">96</th><td><i class="doc">  /// type and hints vector making up the allocation hints. Only the first</i></td></tr>
<tr><th id="97">97</th><td><i class="doc">  /// hint may be target specific, and in that case this is reflected by the</i></td></tr>
<tr><th id="98">98</th><td><i class="doc">  /// first member of the pair being non-zero. If the hinted register is</i></td></tr>
<tr><th id="99">99</th><td><i class="doc">  /// virtual, it means the allocator should prefer the physical register</i></td></tr>
<tr><th id="100">100</th><td><i class="doc">  /// allocated to it if any.</i></td></tr>
<tr><th id="101">101</th><td>  <a class="type" href="../ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt;&gt;,</td></tr>
<tr><th id="102">102</th><td>             <a class="type" href="TargetRegisterInfo.h.html#llvm::VirtReg2IndexFunctor" title='llvm::VirtReg2IndexFunctor' data-ref="llvm::VirtReg2IndexFunctor">VirtReg2IndexFunctor</a>&gt; <dfn class="decl" id="llvm::MachineRegisterInfo::RegAllocHints" title='llvm::MachineRegisterInfo::RegAllocHints' data-ref="llvm::MachineRegisterInfo::RegAllocHints">RegAllocHints</dfn>;</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <i class="doc">/// PhysRegUseDefLists - This is an array of the head of the use/def list for</i></td></tr>
<tr><th id="105">105</th><td><i class="doc">  /// physical registers.</i></td></tr>
<tr><th id="106">106</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *[]&gt; <dfn class="decl" id="llvm::MachineRegisterInfo::PhysRegUseDefLists" title='llvm::MachineRegisterInfo::PhysRegUseDefLists' data-ref="llvm::MachineRegisterInfo::PhysRegUseDefLists">PhysRegUseDefLists</dfn>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <i class="doc">/// getRegUseDefListHead - Return the head pointer for the register use/def</i></td></tr>
<tr><th id="109">109</th><td><i class="doc">  /// list for the specified virtual or physical register.</i></td></tr>
<tr><th id="110">110</th><td>  <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo20getRegUseDefListHeadEj" title='llvm::MachineRegisterInfo::getRegUseDefListHead' data-ref="_ZN4llvm19MachineRegisterInfo20getRegUseDefListHeadEj">getRegUseDefListHead</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="2944RegNo" title='RegNo' data-type='unsigned int' data-ref="2944RegNo">RegNo</dfn>) {</td></tr>
<tr><th id="111">111</th><td>    <b>if</b> (<a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#2944RegNo" title='RegNo' data-ref="2944RegNo">RegNo</a>))</td></tr>
<tr><th id="112">112</th><td>      <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::VRegInfo" title='llvm::MachineRegisterInfo::VRegInfo' data-ref="llvm::MachineRegisterInfo::VRegInfo">VRegInfo</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col4 ref" href="#2944RegNo" title='RegNo' data-ref="2944RegNo">RegNo</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;, llvm::MachineOperand *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="113">113</th><td>    <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::PhysRegUseDefLists" title='llvm::MachineRegisterInfo::PhysRegUseDefLists' data-ref="llvm::MachineRegisterInfo::PhysRegUseDefLists">PhysRegUseDefLists</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col4 ref" href="#2944RegNo" title='RegNo' data-ref="2944RegNo">RegNo</a>]</a>;</td></tr>
<tr><th id="114">114</th><td>  }</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj" title='llvm::MachineRegisterInfo::getRegUseDefListHead' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj">getRegUseDefListHead</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="2945RegNo" title='RegNo' data-type='unsigned int' data-ref="2945RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="117">117</th><td>    <b>if</b> (<a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#2945RegNo" title='RegNo' data-ref="2945RegNo">RegNo</a>))</td></tr>
<tr><th id="118">118</th><td>      <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::VRegInfo" title='llvm::MachineRegisterInfo::VRegInfo' data-ref="llvm::MachineRegisterInfo::VRegInfo">VRegInfo</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col5 ref" href="#2945RegNo" title='RegNo' data-ref="2945RegNo">RegNo</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;, llvm::MachineOperand *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="119">119</th><td>    <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::PhysRegUseDefLists" title='llvm::MachineRegisterInfo::PhysRegUseDefLists' data-ref="llvm::MachineRegisterInfo::PhysRegUseDefLists">PhysRegUseDefLists</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col5 ref" href="#2945RegNo" title='RegNo' data-ref="2945RegNo">RegNo</a>]</a>;</td></tr>
<tr><th id="120">120</th><td>  }</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <i class="doc">/// Get the next element in the use-def chain.</i></td></tr>
<tr><th id="123">123</th><td>  <em>static</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo20getNextOperandForRegEPKNS_14MachineOperandE" title='llvm::MachineRegisterInfo::getNextOperandForReg' data-ref="_ZN4llvm19MachineRegisterInfo20getNextOperandForRegEPKNS_14MachineOperandE">getNextOperandForReg</dfn>(<em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="2946MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="2946MO">MO</dfn>) {</td></tr>
<tr><th id="124">124</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO &amp;&amp; MO-&gt;isReg() &amp;&amp; &quot;This is not a register operand!&quot;) ? void (0) : __assert_fail (&quot;MO &amp;&amp; MO-&gt;isReg() &amp;&amp; \&quot;This is not a register operand!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 124, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#2946MO" title='MO' data-ref="2946MO">MO</a> &amp;&amp; <a class="local col6 ref" href="#2946MO" title='MO' data-ref="2946MO">MO</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <q>"This is not a register operand!"</q>);</td></tr>
<tr><th id="125">125</th><td>    <b>return</b> <a class="local col6 ref" href="#2946MO" title='MO' data-ref="2946MO">MO</a>-&gt;<a class="ref" href="MachineOperand.h.html#llvm::MachineOperand::Contents" title='llvm::MachineOperand::Contents' data-ref="llvm::MachineOperand::Contents">Contents</a>.<a class="ref" href="MachineOperand.h.html#llvm::MachineOperand::(anonymous)::Reg" title='llvm::MachineOperand::(anonymous union)::Reg' data-ref="llvm::MachineOperand::(anonymous)::Reg">Reg</a>.<a class="ref" href="MachineOperand.h.html#llvm::MachineOperand::(anonymousunion)::(anonymous)::Next" title='llvm::MachineOperand::(anonymous union)::(anonymous struct)::Next' data-ref="llvm::MachineOperand::(anonymousunion)::(anonymous)::Next">Next</a>;</td></tr>
<tr><th id="126">126</th><td>  }</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <i class="doc">/// UsedPhysRegMask - Additional used physregs including aliases.</i></td></tr>
<tr><th id="129">129</th><td><i class="doc">  /// This bit vector represents all the registers clobbered by function calls.</i></td></tr>
<tr><th id="130">130</th><td>  <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="llvm::MachineRegisterInfo::UsedPhysRegMask" title='llvm::MachineRegisterInfo::UsedPhysRegMask' data-ref="llvm::MachineRegisterInfo::UsedPhysRegMask">UsedPhysRegMask</dfn>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <i class="doc">/// ReservedRegs - This is a bit vector of reserved registers.  The target</i></td></tr>
<tr><th id="133">133</th><td><i class="doc">  /// may change its mind about which registers should be reserved.  This</i></td></tr>
<tr><th id="134">134</th><td><i class="doc">  /// vector is the frozen set of reserved registers when register allocation</i></td></tr>
<tr><th id="135">135</th><td><i class="doc">  /// started.</i></td></tr>
<tr><th id="136">136</th><td>  <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="decl" id="llvm::MachineRegisterInfo::ReservedRegs" title='llvm::MachineRegisterInfo::ReservedRegs' data-ref="llvm::MachineRegisterInfo::ReservedRegs">ReservedRegs</dfn>;</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::VRegToTypeMap" title='llvm::MachineRegisterInfo::VRegToTypeMap' data-type='IndexedMap&lt;llvm::LLT, llvm::VirtReg2IndexFunctor&gt;' data-ref="llvm::MachineRegisterInfo::VRegToTypeMap">VRegToTypeMap</dfn> = <a class="type" href="../ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<a class="type" href="../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>, <a class="type" href="TargetRegisterInfo.h.html#llvm::VirtReg2IndexFunctor" title='llvm::VirtReg2IndexFunctor' data-ref="llvm::VirtReg2IndexFunctor">VirtReg2IndexFunctor</a>&gt;;</td></tr>
<tr><th id="139">139</th><td>  <i class="doc">/// Map generic virtual registers to their low-level type.</i></td></tr>
<tr><th id="140">140</th><td>  <a class="typedef" href="#llvm::MachineRegisterInfo::VRegToTypeMap" title='llvm::MachineRegisterInfo::VRegToTypeMap' data-type='IndexedMap&lt;llvm::LLT, llvm::VirtReg2IndexFunctor&gt;' data-ref="llvm::MachineRegisterInfo::VRegToTypeMap">VRegToTypeMap</a> <dfn class="decl" id="llvm::MachineRegisterInfo::VRegToType" title='llvm::MachineRegisterInfo::VRegToType' data-ref="llvm::MachineRegisterInfo::VRegToType">VRegToType</dfn>;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <i class="doc">/// Keep track of the physical registers that are live in to the function.</i></td></tr>
<tr><th id="143">143</th><td><i class="doc">  /// Live in values are typically arguments in registers.  LiveIn values are</i></td></tr>
<tr><th id="144">144</th><td><i class="doc">  /// allowed to have virtual registers associated with them, stored in the</i></td></tr>
<tr><th id="145">145</th><td><i class="doc">  /// second element.</i></td></tr>
<tr><th id="146">146</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;&gt; <dfn class="decl" id="llvm::MachineRegisterInfo::LiveIns" title='llvm::MachineRegisterInfo::LiveIns' data-ref="llvm::MachineRegisterInfo::LiveIns">LiveIns</dfn>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><b>public</b>:</td></tr>
<tr><th id="149">149</th><td>  <b>explicit</b> <dfn class="decl" id="_ZN4llvm19MachineRegisterInfoC1EPNS_15MachineFunctionE" title='llvm::MachineRegisterInfo::MachineRegisterInfo' data-ref="_ZN4llvm19MachineRegisterInfoC1EPNS_15MachineFunctionE">MachineRegisterInfo</dfn>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="2947MF" title='MF' data-type='llvm::MachineFunction *' data-ref="2947MF">MF</dfn>);</td></tr>
<tr><th id="150">150</th><td>  <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfoC1ERKS0_" title='llvm::MachineRegisterInfo::MachineRegisterInfo' data-ref="_ZN4llvm19MachineRegisterInfoC1ERKS0_">MachineRegisterInfo</dfn>(<em>const</em> <a class="type" href="#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="151">151</th><td>  <a class="type" href="#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfoaSERKS0_" title='llvm::MachineRegisterInfo::operator=' data-ref="_ZN4llvm19MachineRegisterInfoaSERKS0_"><b>operator</b>=</dfn>(<em>const</em> <a class="type" href="#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="154">154</th><td>    <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::MF" title='llvm::MachineRegisterInfo::MF' data-ref="llvm::MachineRegisterInfo::MF">MF</a>-&gt;<a class="ref" href="MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="155">155</th><td>  }</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo13resetDelegateEPNS0_8DelegateE" title='llvm::MachineRegisterInfo::resetDelegate' data-ref="_ZN4llvm19MachineRegisterInfo13resetDelegateEPNS0_8DelegateE">resetDelegate</dfn>(<a class="type" href="#llvm::MachineRegisterInfo::Delegate" title='llvm::MachineRegisterInfo::Delegate' data-ref="llvm::MachineRegisterInfo::Delegate">Delegate</a> *<dfn class="local col8 decl" id="2948delegate" title='delegate' data-type='llvm::MachineRegisterInfo::Delegate *' data-ref="2948delegate">delegate</dfn>) {</td></tr>
<tr><th id="158">158</th><td>    <i>// Ensure another delegate does not take over unless the current</i></td></tr>
<tr><th id="159">159</th><td><i>    // delegate first unattaches itself. If we ever need to multicast</i></td></tr>
<tr><th id="160">160</th><td><i>    // notifications, we will need to change to using a list.</i></td></tr>
<tr><th id="161">161</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TheDelegate == delegate &amp;&amp; &quot;Only the current delegate can perform reset!&quot;) ? void (0) : __assert_fail (&quot;TheDelegate == delegate &amp;&amp; \&quot;Only the current delegate can perform reset!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 162, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::MachineRegisterInfo::TheDelegate" title='llvm::MachineRegisterInfo::TheDelegate' data-ref="llvm::MachineRegisterInfo::TheDelegate">TheDelegate</a> == <a class="local col8 ref" href="#2948delegate" title='delegate' data-ref="2948delegate">delegate</a> &amp;&amp;</td></tr>
<tr><th id="162">162</th><td>           <q>"Only the current delegate can perform reset!"</q>);</td></tr>
<tr><th id="163">163</th><td>    <a class="member" href="#llvm::MachineRegisterInfo::TheDelegate" title='llvm::MachineRegisterInfo::TheDelegate' data-ref="llvm::MachineRegisterInfo::TheDelegate">TheDelegate</a> = <b>nullptr</b>;</td></tr>
<tr><th id="164">164</th><td>  }</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo11setDelegateEPNS0_8DelegateE" title='llvm::MachineRegisterInfo::setDelegate' data-ref="_ZN4llvm19MachineRegisterInfo11setDelegateEPNS0_8DelegateE">setDelegate</dfn>(<a class="type" href="#llvm::MachineRegisterInfo::Delegate" title='llvm::MachineRegisterInfo::Delegate' data-ref="llvm::MachineRegisterInfo::Delegate">Delegate</a> *<dfn class="local col9 decl" id="2949delegate" title='delegate' data-type='llvm::MachineRegisterInfo::Delegate *' data-ref="2949delegate">delegate</dfn>) {</td></tr>
<tr><th id="167">167</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (delegate &amp;&amp; !TheDelegate &amp;&amp; &quot;Attempted to set delegate to null, or to change it without &quot; &quot;first resetting it!&quot;) ? void (0) : __assert_fail (&quot;delegate &amp;&amp; !TheDelegate &amp;&amp; \&quot;Attempted to set delegate to null, or to change it without \&quot; \&quot;first resetting it!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 169, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#2949delegate" title='delegate' data-ref="2949delegate">delegate</a> &amp;&amp; !<a class="member" href="#llvm::MachineRegisterInfo::TheDelegate" title='llvm::MachineRegisterInfo::TheDelegate' data-ref="llvm::MachineRegisterInfo::TheDelegate">TheDelegate</a> &amp;&amp;</td></tr>
<tr><th id="168">168</th><td>           <q>"Attempted to set delegate to null, or to change it without "</q></td></tr>
<tr><th id="169">169</th><td>           <q>"first resetting it!"</q>);</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>    <a class="member" href="#llvm::MachineRegisterInfo::TheDelegate" title='llvm::MachineRegisterInfo::TheDelegate' data-ref="llvm::MachineRegisterInfo::TheDelegate">TheDelegate</a> = <a class="local col9 ref" href="#2949delegate" title='delegate' data-ref="2949delegate">delegate</a>;</td></tr>
<tr><th id="172">172</th><td>  }</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="175">175</th><td><i>  // Function State</i></td></tr>
<tr><th id="176">176</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="177">177</th><td><i></i></td></tr>
<tr><th id="178">178</th><td><i>  // isSSA - Returns true when the machine function is in SSA form. Early</i></td></tr>
<tr><th id="179">179</th><td><i>  // passes require the machine function to be in SSA form where every virtual</i></td></tr>
<tr><th id="180">180</th><td><i>  // register has a single defining instruction.</i></td></tr>
<tr><th id="181">181</th><td><i>  //</i></td></tr>
<tr><th id="182">182</th><td><i>  // The TwoAddressInstructionPass and PHIElimination passes take the machine</i></td></tr>
<tr><th id="183">183</th><td><i>  // function out of SSA form when they introduce multiple defs per virtual</i></td></tr>
<tr><th id="184">184</th><td><i>  // register.</i></td></tr>
<tr><th id="185">185</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</dfn>() <em>const</em> {</td></tr>
<tr><th id="186">186</th><td>    <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::MF" title='llvm::MachineRegisterInfo::MF' data-ref="llvm::MachineRegisterInfo::MF">MF</a>-&gt;<a class="ref" href="MachineFunction.h.html#_ZN4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZN4llvm15MachineFunction13getPropertiesEv">getProperties</a>().<a class="ref" href="MachineFunction.h.html#_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE" title='llvm::MachineFunctionProperties::hasProperty' data-ref="_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE">hasProperty</a>(</td></tr>
<tr><th id="187">187</th><td>        <a class="type" href="MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="MachineFunction.h.html#llvm::MachineFunctionProperties::Property::IsSSA" title='llvm::MachineFunctionProperties::Property::IsSSA' data-ref="llvm::MachineFunctionProperties::Property::IsSSA">IsSSA</a>);</td></tr>
<tr><th id="188">188</th><td>  }</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <i>// leaveSSA - Indicates that the machine function is no longer in SSA form.</i></td></tr>
<tr><th id="191">191</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo8leaveSSAEv" title='llvm::MachineRegisterInfo::leaveSSA' data-ref="_ZN4llvm19MachineRegisterInfo8leaveSSAEv">leaveSSA</dfn>() {</td></tr>
<tr><th id="192">192</th><td>    <a class="member" href="#llvm::MachineRegisterInfo::MF" title='llvm::MachineRegisterInfo::MF' data-ref="llvm::MachineRegisterInfo::MF">MF</a>-&gt;<a class="ref" href="MachineFunction.h.html#_ZN4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZN4llvm15MachineFunction13getPropertiesEv">getProperties</a>().<a class="ref" href="MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties5resetENS0_8PropertyE" title='llvm::MachineFunctionProperties::reset' data-ref="_ZN4llvm25MachineFunctionProperties5resetENS0_8PropertyE">reset</a>(<a class="type" href="MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="MachineFunction.h.html#llvm::MachineFunctionProperties::Property::IsSSA" title='llvm::MachineFunctionProperties::Property::IsSSA' data-ref="llvm::MachineFunctionProperties::Property::IsSSA">IsSSA</a>);</td></tr>
<tr><th id="193">193</th><td>  }</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <i class="doc">/// tracksLiveness - Returns true when tracking register liveness accurately.</i></td></tr>
<tr><th id="196">196</th><td><i class="doc">  /// (see MachineFUnctionProperties::Property description for details)</i></td></tr>
<tr><th id="197">197</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo14tracksLivenessEv" title='llvm::MachineRegisterInfo::tracksLiveness' data-ref="_ZNK4llvm19MachineRegisterInfo14tracksLivenessEv">tracksLiveness</dfn>() <em>const</em> {</td></tr>
<tr><th id="198">198</th><td>    <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::MF" title='llvm::MachineRegisterInfo::MF' data-ref="llvm::MachineRegisterInfo::MF">MF</a>-&gt;<a class="ref" href="MachineFunction.h.html#_ZN4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZN4llvm15MachineFunction13getPropertiesEv">getProperties</a>().<a class="ref" href="MachineFunction.h.html#_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE" title='llvm::MachineFunctionProperties::hasProperty' data-ref="_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE">hasProperty</a>(</td></tr>
<tr><th id="199">199</th><td>        <a class="type" href="MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="MachineFunction.h.html#llvm::MachineFunctionProperties::Property::TracksLiveness" title='llvm::MachineFunctionProperties::Property::TracksLiveness' data-ref="llvm::MachineFunctionProperties::Property::TracksLiveness">TracksLiveness</a>);</td></tr>
<tr><th id="200">200</th><td>  }</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <i class="doc">/// invalidateLiveness - Indicates that register liveness is no longer being</i></td></tr>
<tr><th id="203">203</th><td><i class="doc">  /// tracked accurately.</i></td></tr>
<tr><th id="204">204</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="205">205</th><td><i class="doc">  /// This should be called by late passes that invalidate the liveness</i></td></tr>
<tr><th id="206">206</th><td><i class="doc">  /// information.</i></td></tr>
<tr><th id="207">207</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo18invalidateLivenessEv" title='llvm::MachineRegisterInfo::invalidateLiveness' data-ref="_ZN4llvm19MachineRegisterInfo18invalidateLivenessEv">invalidateLiveness</dfn>() {</td></tr>
<tr><th id="208">208</th><td>    <a class="member" href="#llvm::MachineRegisterInfo::MF" title='llvm::MachineRegisterInfo::MF' data-ref="llvm::MachineRegisterInfo::MF">MF</a>-&gt;<a class="ref" href="MachineFunction.h.html#_ZN4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZN4llvm15MachineFunction13getPropertiesEv">getProperties</a>().<a class="ref" href="MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties5resetENS0_8PropertyE" title='llvm::MachineFunctionProperties::reset' data-ref="_ZN4llvm25MachineFunctionProperties5resetENS0_8PropertyE">reset</a>(</td></tr>
<tr><th id="209">209</th><td>        <a class="type" href="MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="MachineFunction.h.html#llvm::MachineFunctionProperties::Property::TracksLiveness" title='llvm::MachineFunctionProperties::Property::TracksLiveness' data-ref="llvm::MachineFunctionProperties::Property::TracksLiveness">TracksLiveness</a>);</td></tr>
<tr><th id="210">210</th><td>  }</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <i class="doc">/// Returns true if liveness for register class<span class="command"> @p</span> <span class="arg">RC</span> should be tracked at</i></td></tr>
<tr><th id="213">213</th><td><i class="doc">  /// the subregister level.</i></td></tr>
<tr><th id="214">214</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo25shouldTrackSubRegLivenessERKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::shouldTrackSubRegLiveness' data-ref="_ZNK4llvm19MachineRegisterInfo25shouldTrackSubRegLivenessERKNS_19TargetRegisterClassE">shouldTrackSubRegLiveness</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col0 decl" id="2950RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="2950RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="215">215</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm19MachineRegisterInfo21subRegLivenessEnabledEv" title='llvm::MachineRegisterInfo::subRegLivenessEnabled' data-ref="_ZNK4llvm19MachineRegisterInfo21subRegLivenessEnabledEv">subRegLivenessEnabled</a>() &amp;&amp; <a class="local col0 ref" href="#2950RC" title='RC' data-ref="2950RC">RC</a>.<a class="ref" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass::HasDisjunctSubRegs" title='llvm::TargetRegisterClass::HasDisjunctSubRegs' data-ref="llvm::TargetRegisterClass::HasDisjunctSubRegs">HasDisjunctSubRegs</a>;</td></tr>
<tr><th id="216">216</th><td>  }</td></tr>
<tr><th id="217">217</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo25shouldTrackSubRegLivenessEj" title='llvm::MachineRegisterInfo::shouldTrackSubRegLiveness' data-ref="_ZNK4llvm19MachineRegisterInfo25shouldTrackSubRegLivenessEj">shouldTrackSubRegLiveness</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="2951VReg" title='VReg' data-type='unsigned int' data-ref="2951VReg">VReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="218">218</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(VReg) &amp;&amp; &quot;Must pass a VReg&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(VReg) &amp;&amp; \&quot;Must pass a VReg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 218, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#2951VReg" title='VReg' data-ref="2951VReg">VReg</a>) &amp;&amp; <q>"Must pass a VReg"</q>);</td></tr>
<tr><th id="219">219</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm19MachineRegisterInfo25shouldTrackSubRegLivenessERKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::shouldTrackSubRegLiveness' data-ref="_ZNK4llvm19MachineRegisterInfo25shouldTrackSubRegLivenessERKNS_19TargetRegisterClassE">shouldTrackSubRegLiveness</a>(*<a class="member" href="#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#2951VReg" title='VReg' data-ref="2951VReg">VReg</a>));</td></tr>
<tr><th id="220">220</th><td>  }</td></tr>
<tr><th id="221">221</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo21subRegLivenessEnabledEv" title='llvm::MachineRegisterInfo::subRegLivenessEnabled' data-ref="_ZNK4llvm19MachineRegisterInfo21subRegLivenessEnabledEv">subRegLivenessEnabled</dfn>() <em>const</em> {</td></tr>
<tr><th id="222">222</th><td>    <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::TracksSubRegLiveness" title='llvm::MachineRegisterInfo::TracksSubRegLiveness' data-ref="llvm::MachineRegisterInfo::TracksSubRegLiveness">TracksSubRegLiveness</a>;</td></tr>
<tr><th id="223">223</th><td>  }</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="226">226</th><td><i>  // Register Info</i></td></tr>
<tr><th id="227">227</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="228">228</th><td><i></i></td></tr>
<tr><th id="229">229</th><td><i>  /// Returns true if the updated CSR list was initialized and false otherwise.</i></td></tr>
<tr><th id="230">230</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo24isUpdatedCSRsInitializedEv" title='llvm::MachineRegisterInfo::isUpdatedCSRsInitialized' data-ref="_ZNK4llvm19MachineRegisterInfo24isUpdatedCSRsInitializedEv">isUpdatedCSRsInitialized</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized" title='llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized' data-ref="llvm::MachineRegisterInfo::IsUpdatedCSRsInitialized">IsUpdatedCSRsInitialized</a>; }</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>  <i class="doc">/// Disables the register from the list of CSRs.</i></td></tr>
<tr><th id="233">233</th><td><i class="doc">  /// I.e. the register will not appear as part of the CSR mask.</i></td></tr>
<tr><th id="234">234</th><td><i class="doc">  /// <span class="command">\see</span> UpdatedCalleeSavedRegs.</i></td></tr>
<tr><th id="235">235</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo26disableCalleeSavedRegisterEj" title='llvm::MachineRegisterInfo::disableCalleeSavedRegister' data-ref="_ZN4llvm19MachineRegisterInfo26disableCalleeSavedRegisterEj">disableCalleeSavedRegister</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="2952Reg" title='Reg' data-type='unsigned int' data-ref="2952Reg">Reg</dfn>);</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <i class="doc">/// Returns list of callee saved registers.</i></td></tr>
<tr><th id="238">238</th><td><i class="doc">  /// The function returns the updated CSR list (after taking into account</i></td></tr>
<tr><th id="239">239</th><td><i class="doc">  /// registers that are disabled from the CSR list).</i></td></tr>
<tr><th id="240">240</th><td>  <em>const</em> <a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="decl" id="_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv" title='llvm::MachineRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv">getCalleeSavedRegs</dfn>() <em>const</em>;</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <i class="doc">/// Sets the updated Callee Saved Registers list.</i></td></tr>
<tr><th id="243">243</th><td><i class="doc">  /// Notice that it will override ant previously disabled/saved CSRs.</i></td></tr>
<tr><th id="244">244</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo18setCalleeSavedRegsENS_8ArrayRefItEE" title='llvm::MachineRegisterInfo::setCalleeSavedRegs' data-ref="_ZN4llvm19MachineRegisterInfo18setCalleeSavedRegsENS_8ArrayRefItEE">setCalleeSavedRegs</dfn>(<a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col3 decl" id="2953CSRs" title='CSRs' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="2953CSRs">CSRs</dfn>);</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <i>// Strictly for use by MachineInstr.cpp.</i></td></tr>
<tr><th id="247">247</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo22addRegOperandToUseListEPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::addRegOperandToUseList' data-ref="_ZN4llvm19MachineRegisterInfo22addRegOperandToUseListEPNS_14MachineOperandE">addRegOperandToUseList</dfn>(<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="2954MO" title='MO' data-type='llvm::MachineOperand *' data-ref="2954MO">MO</dfn>);</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <i>// Strictly for use by MachineInstr.cpp.</i></td></tr>
<tr><th id="250">250</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo27removeRegOperandFromUseListEPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::removeRegOperandFromUseList' data-ref="_ZN4llvm19MachineRegisterInfo27removeRegOperandFromUseListEPNS_14MachineOperandE">removeRegOperandFromUseList</dfn>(<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="2955MO" title='MO' data-type='llvm::MachineOperand *' data-ref="2955MO">MO</dfn>);</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <i>// Strictly for use by MachineInstr.cpp.</i></td></tr>
<tr><th id="253">253</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo12moveOperandsEPNS_14MachineOperandES2_j" title='llvm::MachineRegisterInfo::moveOperands' data-ref="_ZN4llvm19MachineRegisterInfo12moveOperandsEPNS_14MachineOperandES2_j">moveOperands</dfn>(<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="2956Dst" title='Dst' data-type='llvm::MachineOperand *' data-ref="2956Dst">Dst</dfn>, <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="2957Src" title='Src' data-type='llvm::MachineOperand *' data-ref="2957Src">Src</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="2958NumOps" title='NumOps' data-type='unsigned int' data-ref="2958NumOps">NumOps</dfn>);</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>  <i class="doc">/// Verify the sanity of the use list for Reg.</i></td></tr>
<tr><th id="256">256</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm19MachineRegisterInfo13verifyUseListEj" title='llvm::MachineRegisterInfo::verifyUseList' data-ref="_ZNK4llvm19MachineRegisterInfo13verifyUseListEj">verifyUseList</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="2959Reg" title='Reg' data-type='unsigned int' data-ref="2959Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>  <i class="doc">/// Verify the use list of all registers.</i></td></tr>
<tr><th id="259">259</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm19MachineRegisterInfo14verifyUseListsEv" title='llvm::MachineRegisterInfo::verifyUseLists' data-ref="_ZNK4llvm19MachineRegisterInfo14verifyUseListsEv">verifyUseLists</dfn>() <em>const</em>;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <i class="doc">/// reg_begin/reg_end - Provide iteration support to walk over all definitions</i></td></tr>
<tr><th id="262">262</th><td><i class="doc">  /// and uses of a register within the MachineFunction that corresponds to this</i></td></tr>
<tr><th id="263">263</th><td><i class="doc">  /// MachineRegisterInfo object.</i></td></tr>
<tr><th id="264">264</th><td>  <b>template</b>&lt;<em>bool</em> Uses, <em>bool</em> Defs, <em>bool</em> SkipDebug,</td></tr>
<tr><th id="265">265</th><td>           <em>bool</em> ByOperand, <em>bool</em> ByInstr, <em>bool</em> ByBundle&gt;</td></tr>
<tr><th id="266">266</th><td>  <b>class</b> <a class="type" href="#llvm::MachineRegisterInfo::defusechain_iterator" title='llvm::MachineRegisterInfo::defusechain_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_iterator">defusechain_iterator</a>;</td></tr>
<tr><th id="267">267</th><td>  <b>template</b>&lt;<em>bool</em> Uses, <em>bool</em> Defs, <em>bool</em> SkipDebug,</td></tr>
<tr><th id="268">268</th><td>           <em>bool</em> ByOperand, <em>bool</em> ByInstr, <em>bool</em> ByBundle&gt;</td></tr>
<tr><th id="269">269</th><td>  <b>class</b> <a class="type" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator" title='llvm::MachineRegisterInfo::defusechain_instr_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator">defusechain_instr_iterator</a>;</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <i>// Make it a friend so it can access getNextOperandForReg().</i></td></tr>
<tr><th id="272">272</th><td>  <b>template</b>&lt;<em>bool</em>, <em>bool</em>, <em>bool</em>, <em>bool</em>, <em>bool</em>, <em>bool</em>&gt;</td></tr>
<tr><th id="273">273</th><td>    <b>friend</b> <b>class</b> <a class="type" href="#llvm::MachineRegisterInfo::defusechain_iterator" title='llvm::MachineRegisterInfo::defusechain_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_iterator">defusechain_iterator</a>;</td></tr>
<tr><th id="274">274</th><td>  <b>template</b>&lt;<em>bool</em>, <em>bool</em>, <em>bool</em>, <em>bool</em>, <em>bool</em>, <em>bool</em>&gt;</td></tr>
<tr><th id="275">275</th><td>    <b>friend</b> <b>class</b> <a class="type" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator" title='llvm::MachineRegisterInfo::defusechain_instr_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator">defusechain_instr_iterator</a>;</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <i class="doc">/// reg_iterator/reg_begin/reg_end - Walk all defs and uses of the specified</i></td></tr>
<tr><th id="278">278</th><td><i class="doc">  /// register.</i></td></tr>
<tr><th id="279">279</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::reg_iterator" title='llvm::MachineRegisterInfo::reg_iterator' data-type='defusechain_iterator&lt;true, true, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_iterator">reg_iterator</dfn> =</td></tr>
<tr><th id="280">280</th><td>      <a class="type" href="#llvm::MachineRegisterInfo::defusechain_iterator" title='llvm::MachineRegisterInfo::defusechain_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_iterator">defusechain_iterator</a>&lt;<b>true</b>, <b>true</b>, <b>false</b>, <b>true</b>, <b>false</b>, <b>false</b>&gt;;</td></tr>
<tr><th id="281">281</th><td>  <a class="typedef" href="#llvm::MachineRegisterInfo::reg_iterator" title='llvm::MachineRegisterInfo::reg_iterator' data-type='defusechain_iterator&lt;true, true, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_iterator">reg_iterator</a> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo9reg_beginEj" title='llvm::MachineRegisterInfo::reg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9reg_beginEj">reg_begin</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="2960RegNo" title='RegNo' data-type='unsigned int' data-ref="2960RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="282">282</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::reg_iterator" title='llvm::MachineRegisterInfo::reg_iterator' data-type='defusechain_iterator&lt;true, true, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_iterator">reg_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE">(</a><a class="member" href="#_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj" title='llvm::MachineRegisterInfo::getRegUseDefListHead' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj">getRegUseDefListHead</a>(<a class="local col0 ref" href="#2960RegNo" title='RegNo' data-ref="2960RegNo">RegNo</a>));</td></tr>
<tr><th id="283">283</th><td>  }</td></tr>
<tr><th id="284">284</th><td>  <em>static</em> <a class="typedef" href="#llvm::MachineRegisterInfo::reg_iterator" title='llvm::MachineRegisterInfo::reg_iterator' data-type='defusechain_iterator&lt;true, true, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_iterator">reg_iterator</a> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo7reg_endEv" title='llvm::MachineRegisterInfo::reg_end' data-ref="_ZN4llvm19MachineRegisterInfo7reg_endEv">reg_end</dfn>() { <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::reg_iterator" title='llvm::MachineRegisterInfo::reg_iterator' data-type='defusechain_iterator&lt;true, true, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_iterator">reg_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE">(</a><b>nullptr</b>); }</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <b>inline</b> <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineRegisterInfo::reg_iterator" title='llvm::MachineRegisterInfo::reg_iterator' data-type='defusechain_iterator&lt;true, true, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_iterator">reg_iterator</a>&gt;  <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo12reg_operandsEj" title='llvm::MachineRegisterInfo::reg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo12reg_operandsEj">reg_operands</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="2961Reg" title='Reg' data-type='unsigned int' data-ref="2961Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="287">287</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm19MachineRegisterInfo9reg_beginEj" title='llvm::MachineRegisterInfo::reg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9reg_beginEj">reg_begin</a>(<a class="local col1 ref" href="#2961Reg" title='Reg' data-ref="2961Reg">Reg</a>), <a class="member" href="#_ZN4llvm19MachineRegisterInfo7reg_endEv" title='llvm::MachineRegisterInfo::reg_end' data-ref="_ZN4llvm19MachineRegisterInfo7reg_endEv">reg_end</a>());</td></tr>
<tr><th id="288">288</th><td>  }</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <i class="doc">/// reg_instr_iterator/reg_instr_begin/reg_instr_end - Walk all defs and uses</i></td></tr>
<tr><th id="291">291</th><td><i class="doc">  /// of the specified register, stepping by MachineInstr.</i></td></tr>
<tr><th id="292">292</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::reg_instr_iterator" title='llvm::MachineRegisterInfo::reg_instr_iterator' data-type='defusechain_instr_iterator&lt;true, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_instr_iterator">reg_instr_iterator</dfn> =</td></tr>
<tr><th id="293">293</th><td>      <a class="type" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator" title='llvm::MachineRegisterInfo::defusechain_instr_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator">defusechain_instr_iterator</a>&lt;<b>true</b>, <b>true</b>, <b>false</b>, <b>false</b>, <b>true</b>, <b>false</b>&gt;;</td></tr>
<tr><th id="294">294</th><td>  <a class="typedef" href="#llvm::MachineRegisterInfo::reg_instr_iterator" title='llvm::MachineRegisterInfo::reg_instr_iterator' data-type='defusechain_instr_iterator&lt;true, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_instr_iterator">reg_instr_iterator</a> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo15reg_instr_beginEj" title='llvm::MachineRegisterInfo::reg_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15reg_instr_beginEj">reg_instr_begin</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="2962RegNo" title='RegNo' data-type='unsigned int' data-ref="2962RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="295">295</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::reg_instr_iterator" title='llvm::MachineRegisterInfo::reg_instr_iterator' data-type='defusechain_instr_iterator&lt;true, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_instr_iterator">reg_instr_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">(</a><a class="member" href="#_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj" title='llvm::MachineRegisterInfo::getRegUseDefListHead' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj">getRegUseDefListHead</a>(<a class="local col2 ref" href="#2962RegNo" title='RegNo' data-ref="2962RegNo">RegNo</a>));</td></tr>
<tr><th id="296">296</th><td>  }</td></tr>
<tr><th id="297">297</th><td>  <em>static</em> <a class="typedef" href="#llvm::MachineRegisterInfo::reg_instr_iterator" title='llvm::MachineRegisterInfo::reg_instr_iterator' data-type='defusechain_instr_iterator&lt;true, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_instr_iterator">reg_instr_iterator</a> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo13reg_instr_endEv" title='llvm::MachineRegisterInfo::reg_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13reg_instr_endEv">reg_instr_end</dfn>() {</td></tr>
<tr><th id="298">298</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::reg_instr_iterator" title='llvm::MachineRegisterInfo::reg_instr_iterator' data-type='defusechain_instr_iterator&lt;true, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_instr_iterator">reg_instr_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">(</a><b>nullptr</b>);</td></tr>
<tr><th id="299">299</th><td>  }</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <b>inline</b> <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineRegisterInfo::reg_instr_iterator" title='llvm::MachineRegisterInfo::reg_instr_iterator' data-type='defusechain_instr_iterator&lt;true, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_instr_iterator">reg_instr_iterator</a>&gt;</td></tr>
<tr><th id="302">302</th><td>  <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo16reg_instructionsEj" title='llvm::MachineRegisterInfo::reg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16reg_instructionsEj">reg_instructions</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="2963Reg" title='Reg' data-type='unsigned int' data-ref="2963Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="303">303</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm19MachineRegisterInfo15reg_instr_beginEj" title='llvm::MachineRegisterInfo::reg_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15reg_instr_beginEj">reg_instr_begin</a>(<a class="local col3 ref" href="#2963Reg" title='Reg' data-ref="2963Reg">Reg</a>), <a class="member" href="#_ZN4llvm19MachineRegisterInfo13reg_instr_endEv" title='llvm::MachineRegisterInfo::reg_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13reg_instr_endEv">reg_instr_end</a>());</td></tr>
<tr><th id="304">304</th><td>  }</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <i class="doc">/// reg_bundle_iterator/reg_bundle_begin/reg_bundle_end - Walk all defs and uses</i></td></tr>
<tr><th id="307">307</th><td><i class="doc">  /// of the specified register, stepping by bundle.</i></td></tr>
<tr><th id="308">308</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::reg_bundle_iterator" title='llvm::MachineRegisterInfo::reg_bundle_iterator' data-type='defusechain_instr_iterator&lt;true, true, false, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::reg_bundle_iterator">reg_bundle_iterator</dfn> =</td></tr>
<tr><th id="309">309</th><td>      <a class="type" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator" title='llvm::MachineRegisterInfo::defusechain_instr_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator">defusechain_instr_iterator</a>&lt;<b>true</b>, <b>true</b>, <b>false</b>, <b>false</b>, <b>false</b>, <b>true</b>&gt;;</td></tr>
<tr><th id="310">310</th><td>  <a class="typedef" href="#llvm::MachineRegisterInfo::reg_bundle_iterator" title='llvm::MachineRegisterInfo::reg_bundle_iterator' data-type='defusechain_instr_iterator&lt;true, true, false, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::reg_bundle_iterator">reg_bundle_iterator</a> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo16reg_bundle_beginEj" title='llvm::MachineRegisterInfo::reg_bundle_begin' data-ref="_ZNK4llvm19MachineRegisterInfo16reg_bundle_beginEj">reg_bundle_begin</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="2964RegNo" title='RegNo' data-type='unsigned int' data-ref="2964RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="311">311</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::reg_bundle_iterator" title='llvm::MachineRegisterInfo::reg_bundle_iterator' data-type='defusechain_instr_iterator&lt;true, true, false, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::reg_bundle_iterator">reg_bundle_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">(</a><a class="member" href="#_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj" title='llvm::MachineRegisterInfo::getRegUseDefListHead' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj">getRegUseDefListHead</a>(<a class="local col4 ref" href="#2964RegNo" title='RegNo' data-ref="2964RegNo">RegNo</a>));</td></tr>
<tr><th id="312">312</th><td>  }</td></tr>
<tr><th id="313">313</th><td>  <em>static</em> <a class="typedef" href="#llvm::MachineRegisterInfo::reg_bundle_iterator" title='llvm::MachineRegisterInfo::reg_bundle_iterator' data-type='defusechain_instr_iterator&lt;true, true, false, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::reg_bundle_iterator">reg_bundle_iterator</a> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo14reg_bundle_endEv" title='llvm::MachineRegisterInfo::reg_bundle_end' data-ref="_ZN4llvm19MachineRegisterInfo14reg_bundle_endEv">reg_bundle_end</dfn>() {</td></tr>
<tr><th id="314">314</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::reg_bundle_iterator" title='llvm::MachineRegisterInfo::reg_bundle_iterator' data-type='defusechain_instr_iterator&lt;true, true, false, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::reg_bundle_iterator">reg_bundle_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">(</a><b>nullptr</b>);</td></tr>
<tr><th id="315">315</th><td>  }</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <b>inline</b> <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineRegisterInfo::reg_bundle_iterator" title='llvm::MachineRegisterInfo::reg_bundle_iterator' data-type='defusechain_instr_iterator&lt;true, true, false, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::reg_bundle_iterator">reg_bundle_iterator</a>&gt; <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo11reg_bundlesEj" title='llvm::MachineRegisterInfo::reg_bundles' data-ref="_ZNK4llvm19MachineRegisterInfo11reg_bundlesEj">reg_bundles</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="2965Reg" title='Reg' data-type='unsigned int' data-ref="2965Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="318">318</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm19MachineRegisterInfo16reg_bundle_beginEj" title='llvm::MachineRegisterInfo::reg_bundle_begin' data-ref="_ZNK4llvm19MachineRegisterInfo16reg_bundle_beginEj">reg_bundle_begin</a>(<a class="local col5 ref" href="#2965Reg" title='Reg' data-ref="2965Reg">Reg</a>), <a class="member" href="#_ZN4llvm19MachineRegisterInfo14reg_bundle_endEv" title='llvm::MachineRegisterInfo::reg_bundle_end' data-ref="_ZN4llvm19MachineRegisterInfo14reg_bundle_endEv">reg_bundle_end</a>());</td></tr>
<tr><th id="319">319</th><td>  }</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <i class="doc">/// reg_empty - Return true if there are no instructions using or defining the</i></td></tr>
<tr><th id="322">322</th><td><i class="doc">  /// specified register (it may be live-in).</i></td></tr>
<tr><th id="323">323</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo9reg_emptyEj" title='llvm::MachineRegisterInfo::reg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9reg_emptyEj">reg_empty</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="2966RegNo" title='RegNo' data-type='unsigned int' data-ref="2966RegNo">RegNo</dfn>) <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm19MachineRegisterInfo9reg_beginEj" title='llvm::MachineRegisterInfo::reg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9reg_beginEj">reg_begin</a>(<a class="local col6 ref" href="#2966RegNo" title='RegNo' data-ref="2966RegNo">RegNo</a>) <a class="ref" href="#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="member" href="#_ZN4llvm19MachineRegisterInfo7reg_endEv" title='llvm::MachineRegisterInfo::reg_end' data-ref="_ZN4llvm19MachineRegisterInfo7reg_endEv">reg_end</a>(); }</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>  <i class="doc">/// reg_nodbg_iterator/reg_nodbg_begin/reg_nodbg_end - Walk all defs and uses</i></td></tr>
<tr><th id="326">326</th><td><i class="doc">  /// of the specified register, skipping those marked as Debug.</i></td></tr>
<tr><th id="327">327</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::reg_nodbg_iterator" title='llvm::MachineRegisterInfo::reg_nodbg_iterator' data-type='defusechain_iterator&lt;true, true, true, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_nodbg_iterator">reg_nodbg_iterator</dfn> =</td></tr>
<tr><th id="328">328</th><td>      <a class="type" href="#llvm::MachineRegisterInfo::defusechain_iterator" title='llvm::MachineRegisterInfo::defusechain_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_iterator">defusechain_iterator</a>&lt;<b>true</b>, <b>true</b>, <b>true</b>, <b>true</b>, <b>false</b>, <b>false</b>&gt;;</td></tr>
<tr><th id="329">329</th><td>  <a class="typedef" href="#llvm::MachineRegisterInfo::reg_nodbg_iterator" title='llvm::MachineRegisterInfo::reg_nodbg_iterator' data-type='defusechain_iterator&lt;true, true, true, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_nodbg_iterator">reg_nodbg_iterator</a> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo15reg_nodbg_beginEj" title='llvm::MachineRegisterInfo::reg_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15reg_nodbg_beginEj">reg_nodbg_begin</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="2967RegNo" title='RegNo' data-type='unsigned int' data-ref="2967RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="330">330</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::reg_nodbg_iterator" title='llvm::MachineRegisterInfo::reg_nodbg_iterator' data-type='defusechain_iterator&lt;true, true, true, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_nodbg_iterator">reg_nodbg_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE">(</a><a class="member" href="#_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj" title='llvm::MachineRegisterInfo::getRegUseDefListHead' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj">getRegUseDefListHead</a>(<a class="local col7 ref" href="#2967RegNo" title='RegNo' data-ref="2967RegNo">RegNo</a>));</td></tr>
<tr><th id="331">331</th><td>  }</td></tr>
<tr><th id="332">332</th><td>  <em>static</em> <a class="typedef" href="#llvm::MachineRegisterInfo::reg_nodbg_iterator" title='llvm::MachineRegisterInfo::reg_nodbg_iterator' data-type='defusechain_iterator&lt;true, true, true, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_nodbg_iterator">reg_nodbg_iterator</a> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo13reg_nodbg_endEv" title='llvm::MachineRegisterInfo::reg_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo13reg_nodbg_endEv">reg_nodbg_end</dfn>() {</td></tr>
<tr><th id="333">333</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::reg_nodbg_iterator" title='llvm::MachineRegisterInfo::reg_nodbg_iterator' data-type='defusechain_iterator&lt;true, true, true, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_nodbg_iterator">reg_nodbg_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE">(</a><b>nullptr</b>);</td></tr>
<tr><th id="334">334</th><td>  }</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <b>inline</b> <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineRegisterInfo::reg_nodbg_iterator" title='llvm::MachineRegisterInfo::reg_nodbg_iterator' data-type='defusechain_iterator&lt;true, true, true, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_nodbg_iterator">reg_nodbg_iterator</a>&gt;</td></tr>
<tr><th id="337">337</th><td>  <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo18reg_nodbg_operandsEj" title='llvm::MachineRegisterInfo::reg_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18reg_nodbg_operandsEj">reg_nodbg_operands</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="2968Reg" title='Reg' data-type='unsigned int' data-ref="2968Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="338">338</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm19MachineRegisterInfo15reg_nodbg_beginEj" title='llvm::MachineRegisterInfo::reg_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15reg_nodbg_beginEj">reg_nodbg_begin</a>(<a class="local col8 ref" href="#2968Reg" title='Reg' data-ref="2968Reg">Reg</a>), <a class="member" href="#_ZN4llvm19MachineRegisterInfo13reg_nodbg_endEv" title='llvm::MachineRegisterInfo::reg_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo13reg_nodbg_endEv">reg_nodbg_end</a>());</td></tr>
<tr><th id="339">339</th><td>  }</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <i class="doc">/// reg_instr_nodbg_iterator/reg_instr_nodbg_begin/reg_instr_nodbg_end - Walk</i></td></tr>
<tr><th id="342">342</th><td><i class="doc">  /// all defs and uses of the specified register, stepping by MachineInstr,</i></td></tr>
<tr><th id="343">343</th><td><i class="doc">  /// skipping those marked as Debug.</i></td></tr>
<tr><th id="344">344</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::reg_instr_nodbg_iterator" title='llvm::MachineRegisterInfo::reg_instr_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, true, true, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_instr_nodbg_iterator">reg_instr_nodbg_iterator</dfn> =</td></tr>
<tr><th id="345">345</th><td>      <a class="type" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator" title='llvm::MachineRegisterInfo::defusechain_instr_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator">defusechain_instr_iterator</a>&lt;<b>true</b>, <b>true</b>, <b>true</b>, <b>false</b>, <b>true</b>, <b>false</b>&gt;;</td></tr>
<tr><th id="346">346</th><td>  <a class="typedef" href="#llvm::MachineRegisterInfo::reg_instr_nodbg_iterator" title='llvm::MachineRegisterInfo::reg_instr_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, true, true, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_instr_nodbg_iterator">reg_instr_nodbg_iterator</a> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo21reg_instr_nodbg_beginEj" title='llvm::MachineRegisterInfo::reg_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21reg_instr_nodbg_beginEj">reg_instr_nodbg_begin</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="2969RegNo" title='RegNo' data-type='unsigned int' data-ref="2969RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="347">347</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::reg_instr_nodbg_iterator" title='llvm::MachineRegisterInfo::reg_instr_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, true, true, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_instr_nodbg_iterator">reg_instr_nodbg_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">(</a><a class="member" href="#_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj" title='llvm::MachineRegisterInfo::getRegUseDefListHead' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj">getRegUseDefListHead</a>(<a class="local col9 ref" href="#2969RegNo" title='RegNo' data-ref="2969RegNo">RegNo</a>));</td></tr>
<tr><th id="348">348</th><td>  }</td></tr>
<tr><th id="349">349</th><td>  <em>static</em> <a class="typedef" href="#llvm::MachineRegisterInfo::reg_instr_nodbg_iterator" title='llvm::MachineRegisterInfo::reg_instr_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, true, true, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_instr_nodbg_iterator">reg_instr_nodbg_iterator</a> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo19reg_instr_nodbg_endEv" title='llvm::MachineRegisterInfo::reg_instr_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo19reg_instr_nodbg_endEv">reg_instr_nodbg_end</dfn>() {</td></tr>
<tr><th id="350">350</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::reg_instr_nodbg_iterator" title='llvm::MachineRegisterInfo::reg_instr_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, true, true, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_instr_nodbg_iterator">reg_instr_nodbg_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">(</a><b>nullptr</b>);</td></tr>
<tr><th id="351">351</th><td>  }</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>  <b>inline</b> <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineRegisterInfo::reg_instr_nodbg_iterator" title='llvm::MachineRegisterInfo::reg_instr_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, true, true, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::reg_instr_nodbg_iterator">reg_instr_nodbg_iterator</a>&gt;</td></tr>
<tr><th id="354">354</th><td>  <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo22reg_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::reg_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22reg_nodbg_instructionsEj">reg_nodbg_instructions</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="2970Reg" title='Reg' data-type='unsigned int' data-ref="2970Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="355">355</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm19MachineRegisterInfo21reg_instr_nodbg_beginEj" title='llvm::MachineRegisterInfo::reg_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21reg_instr_nodbg_beginEj">reg_instr_nodbg_begin</a>(<a class="local col0 ref" href="#2970Reg" title='Reg' data-ref="2970Reg">Reg</a>), <a class="member" href="#_ZN4llvm19MachineRegisterInfo19reg_instr_nodbg_endEv" title='llvm::MachineRegisterInfo::reg_instr_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo19reg_instr_nodbg_endEv">reg_instr_nodbg_end</a>());</td></tr>
<tr><th id="356">356</th><td>  }</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>  <i class="doc">/// reg_bundle_nodbg_iterator/reg_bundle_nodbg_begin/reg_bundle_nodbg_end - Walk</i></td></tr>
<tr><th id="359">359</th><td><i class="doc">  /// all defs and uses of the specified register, stepping by bundle,</i></td></tr>
<tr><th id="360">360</th><td><i class="doc">  /// skipping those marked as Debug.</i></td></tr>
<tr><th id="361">361</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator" title='llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, true, true, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator">reg_bundle_nodbg_iterator</dfn> =</td></tr>
<tr><th id="362">362</th><td>      <a class="type" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator" title='llvm::MachineRegisterInfo::defusechain_instr_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator">defusechain_instr_iterator</a>&lt;<b>true</b>, <b>true</b>, <b>true</b>, <b>false</b>, <b>false</b>, <b>true</b>&gt;;</td></tr>
<tr><th id="363">363</th><td>  <a class="typedef" href="#llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator" title='llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, true, true, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator">reg_bundle_nodbg_iterator</a> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo22reg_bundle_nodbg_beginEj" title='llvm::MachineRegisterInfo::reg_bundle_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo22reg_bundle_nodbg_beginEj">reg_bundle_nodbg_begin</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="2971RegNo" title='RegNo' data-type='unsigned int' data-ref="2971RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="364">364</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator" title='llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, true, true, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator">reg_bundle_nodbg_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">(</a><a class="member" href="#_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj" title='llvm::MachineRegisterInfo::getRegUseDefListHead' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj">getRegUseDefListHead</a>(<a class="local col1 ref" href="#2971RegNo" title='RegNo' data-ref="2971RegNo">RegNo</a>));</td></tr>
<tr><th id="365">365</th><td>  }</td></tr>
<tr><th id="366">366</th><td>  <em>static</em> <a class="typedef" href="#llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator" title='llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, true, true, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator">reg_bundle_nodbg_iterator</a> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo20reg_bundle_nodbg_endEv" title='llvm::MachineRegisterInfo::reg_bundle_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo20reg_bundle_nodbg_endEv">reg_bundle_nodbg_end</dfn>() {</td></tr>
<tr><th id="367">367</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator" title='llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, true, true, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator">reg_bundle_nodbg_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">(</a><b>nullptr</b>);</td></tr>
<tr><th id="368">368</th><td>  }</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>  <b>inline</b> <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator" title='llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, true, true, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator">reg_bundle_nodbg_iterator</a>&gt;</td></tr>
<tr><th id="371">371</th><td>  <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo17reg_nodbg_bundlesEj" title='llvm::MachineRegisterInfo::reg_nodbg_bundles' data-ref="_ZNK4llvm19MachineRegisterInfo17reg_nodbg_bundlesEj">reg_nodbg_bundles</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="2972Reg" title='Reg' data-type='unsigned int' data-ref="2972Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="372">372</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm19MachineRegisterInfo22reg_bundle_nodbg_beginEj" title='llvm::MachineRegisterInfo::reg_bundle_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo22reg_bundle_nodbg_beginEj">reg_bundle_nodbg_begin</a>(<a class="local col2 ref" href="#2972Reg" title='Reg' data-ref="2972Reg">Reg</a>), <a class="member" href="#_ZN4llvm19MachineRegisterInfo20reg_bundle_nodbg_endEv" title='llvm::MachineRegisterInfo::reg_bundle_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo20reg_bundle_nodbg_endEv">reg_bundle_nodbg_end</a>());</td></tr>
<tr><th id="373">373</th><td>  }</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>  <i class="doc">/// reg_nodbg_empty - Return true if the only instructions using or defining</i></td></tr>
<tr><th id="376">376</th><td><i class="doc">  /// Reg are Debug instructions.</i></td></tr>
<tr><th id="377">377</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyEj" title='llvm::MachineRegisterInfo::reg_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyEj">reg_nodbg_empty</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="2973RegNo" title='RegNo' data-type='unsigned int' data-ref="2973RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="378">378</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm19MachineRegisterInfo15reg_nodbg_beginEj" title='llvm::MachineRegisterInfo::reg_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15reg_nodbg_beginEj">reg_nodbg_begin</a>(<a class="local col3 ref" href="#2973RegNo" title='RegNo' data-ref="2973RegNo">RegNo</a>) <a class="ref" href="#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="member" href="#_ZN4llvm19MachineRegisterInfo13reg_nodbg_endEv" title='llvm::MachineRegisterInfo::reg_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo13reg_nodbg_endEv">reg_nodbg_end</a>();</td></tr>
<tr><th id="379">379</th><td>  }</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <i class="doc">/// def_iterator/def_begin/def_end - Walk all defs of the specified register.</i></td></tr>
<tr><th id="382">382</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::def_iterator" title='llvm::MachineRegisterInfo::def_iterator' data-type='defusechain_iterator&lt;false, true, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::def_iterator">def_iterator</dfn> =</td></tr>
<tr><th id="383">383</th><td>      <a class="type" href="#llvm::MachineRegisterInfo::defusechain_iterator" title='llvm::MachineRegisterInfo::defusechain_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_iterator">defusechain_iterator</a>&lt;<b>false</b>, <b>true</b>, <b>false</b>, <b>true</b>, <b>false</b>, <b>false</b>&gt;;</td></tr>
<tr><th id="384">384</th><td>  <a class="typedef" href="#llvm::MachineRegisterInfo::def_iterator" title='llvm::MachineRegisterInfo::def_iterator' data-type='defusechain_iterator&lt;false, true, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::def_iterator">def_iterator</a> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo9def_beginEj" title='llvm::MachineRegisterInfo::def_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9def_beginEj">def_begin</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="2974RegNo" title='RegNo' data-type='unsigned int' data-ref="2974RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="385">385</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::def_iterator" title='llvm::MachineRegisterInfo::def_iterator' data-type='defusechain_iterator&lt;false, true, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::def_iterator">def_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE">(</a><a class="member" href="#_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj" title='llvm::MachineRegisterInfo::getRegUseDefListHead' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj">getRegUseDefListHead</a>(<a class="local col4 ref" href="#2974RegNo" title='RegNo' data-ref="2974RegNo">RegNo</a>));</td></tr>
<tr><th id="386">386</th><td>  }</td></tr>
<tr><th id="387">387</th><td>  <em>static</em> <a class="typedef" href="#llvm::MachineRegisterInfo::def_iterator" title='llvm::MachineRegisterInfo::def_iterator' data-type='defusechain_iterator&lt;false, true, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::def_iterator">def_iterator</a> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo7def_endEv" title='llvm::MachineRegisterInfo::def_end' data-ref="_ZN4llvm19MachineRegisterInfo7def_endEv">def_end</dfn>() { <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::def_iterator" title='llvm::MachineRegisterInfo::def_iterator' data-type='defusechain_iterator&lt;false, true, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::def_iterator">def_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE">(</a><b>nullptr</b>); }</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <b>inline</b> <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineRegisterInfo::def_iterator" title='llvm::MachineRegisterInfo::def_iterator' data-type='defusechain_iterator&lt;false, true, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::def_iterator">def_iterator</a>&gt; <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo12def_operandsEj" title='llvm::MachineRegisterInfo::def_operands' data-ref="_ZNK4llvm19MachineRegisterInfo12def_operandsEj">def_operands</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="2975Reg" title='Reg' data-type='unsigned int' data-ref="2975Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="390">390</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm19MachineRegisterInfo9def_beginEj" title='llvm::MachineRegisterInfo::def_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9def_beginEj">def_begin</a>(<a class="local col5 ref" href="#2975Reg" title='Reg' data-ref="2975Reg">Reg</a>), <a class="member" href="#_ZN4llvm19MachineRegisterInfo7def_endEv" title='llvm::MachineRegisterInfo::def_end' data-ref="_ZN4llvm19MachineRegisterInfo7def_endEv">def_end</a>());</td></tr>
<tr><th id="391">391</th><td>  }</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <i class="doc">/// def_instr_iterator/def_instr_begin/def_instr_end - Walk all defs of the</i></td></tr>
<tr><th id="394">394</th><td><i class="doc">  /// specified register, stepping by MachineInst.</i></td></tr>
<tr><th id="395">395</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::def_instr_iterator" title='llvm::MachineRegisterInfo::def_instr_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::def_instr_iterator">def_instr_iterator</dfn> =</td></tr>
<tr><th id="396">396</th><td>      <a class="type" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator" title='llvm::MachineRegisterInfo::defusechain_instr_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator">defusechain_instr_iterator</a>&lt;<b>false</b>, <b>true</b>, <b>false</b>, <b>false</b>, <b>true</b>, <b>false</b>&gt;;</td></tr>
<tr><th id="397">397</th><td>  <a class="typedef" href="#llvm::MachineRegisterInfo::def_instr_iterator" title='llvm::MachineRegisterInfo::def_instr_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::def_instr_iterator">def_instr_iterator</a> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo15def_instr_beginEj" title='llvm::MachineRegisterInfo::def_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15def_instr_beginEj">def_instr_begin</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="2976RegNo" title='RegNo' data-type='unsigned int' data-ref="2976RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="398">398</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::def_instr_iterator" title='llvm::MachineRegisterInfo::def_instr_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::def_instr_iterator">def_instr_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">(</a><a class="member" href="#_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj" title='llvm::MachineRegisterInfo::getRegUseDefListHead' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj">getRegUseDefListHead</a>(<a class="local col6 ref" href="#2976RegNo" title='RegNo' data-ref="2976RegNo">RegNo</a>));</td></tr>
<tr><th id="399">399</th><td>  }</td></tr>
<tr><th id="400">400</th><td>  <em>static</em> <a class="typedef" href="#llvm::MachineRegisterInfo::def_instr_iterator" title='llvm::MachineRegisterInfo::def_instr_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::def_instr_iterator">def_instr_iterator</a> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo13def_instr_endEv" title='llvm::MachineRegisterInfo::def_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13def_instr_endEv">def_instr_end</dfn>() {</td></tr>
<tr><th id="401">401</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::def_instr_iterator" title='llvm::MachineRegisterInfo::def_instr_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::def_instr_iterator">def_instr_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">(</a><b>nullptr</b>);</td></tr>
<tr><th id="402">402</th><td>  }</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <b>inline</b> <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineRegisterInfo::def_instr_iterator" title='llvm::MachineRegisterInfo::def_instr_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::def_instr_iterator">def_instr_iterator</a>&gt;</td></tr>
<tr><th id="405">405</th><td>  <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo16def_instructionsEj" title='llvm::MachineRegisterInfo::def_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16def_instructionsEj">def_instructions</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="2977Reg" title='Reg' data-type='unsigned int' data-ref="2977Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="406">406</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm19MachineRegisterInfo15def_instr_beginEj" title='llvm::MachineRegisterInfo::def_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15def_instr_beginEj">def_instr_begin</a>(<a class="local col7 ref" href="#2977Reg" title='Reg' data-ref="2977Reg">Reg</a>), <a class="member" href="#_ZN4llvm19MachineRegisterInfo13def_instr_endEv" title='llvm::MachineRegisterInfo::def_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13def_instr_endEv">def_instr_end</a>());</td></tr>
<tr><th id="407">407</th><td>  }</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <i class="doc">/// def_bundle_iterator/def_bundle_begin/def_bundle_end - Walk all defs of the</i></td></tr>
<tr><th id="410">410</th><td><i class="doc">  /// specified register, stepping by bundle.</i></td></tr>
<tr><th id="411">411</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::def_bundle_iterator" title='llvm::MachineRegisterInfo::def_bundle_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::def_bundle_iterator">def_bundle_iterator</dfn> =</td></tr>
<tr><th id="412">412</th><td>      <a class="type" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator" title='llvm::MachineRegisterInfo::defusechain_instr_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator">defusechain_instr_iterator</a>&lt;<b>false</b>, <b>true</b>, <b>false</b>, <b>false</b>, <b>false</b>, <b>true</b>&gt;;</td></tr>
<tr><th id="413">413</th><td>  <a class="typedef" href="#llvm::MachineRegisterInfo::def_bundle_iterator" title='llvm::MachineRegisterInfo::def_bundle_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::def_bundle_iterator">def_bundle_iterator</a> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo16def_bundle_beginEj" title='llvm::MachineRegisterInfo::def_bundle_begin' data-ref="_ZNK4llvm19MachineRegisterInfo16def_bundle_beginEj">def_bundle_begin</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="2978RegNo" title='RegNo' data-type='unsigned int' data-ref="2978RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="414">414</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::def_bundle_iterator" title='llvm::MachineRegisterInfo::def_bundle_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::def_bundle_iterator">def_bundle_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">(</a><a class="member" href="#_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj" title='llvm::MachineRegisterInfo::getRegUseDefListHead' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj">getRegUseDefListHead</a>(<a class="local col8 ref" href="#2978RegNo" title='RegNo' data-ref="2978RegNo">RegNo</a>));</td></tr>
<tr><th id="415">415</th><td>  }</td></tr>
<tr><th id="416">416</th><td>  <em>static</em> <a class="typedef" href="#llvm::MachineRegisterInfo::def_bundle_iterator" title='llvm::MachineRegisterInfo::def_bundle_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::def_bundle_iterator">def_bundle_iterator</a> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo14def_bundle_endEv" title='llvm::MachineRegisterInfo::def_bundle_end' data-ref="_ZN4llvm19MachineRegisterInfo14def_bundle_endEv">def_bundle_end</dfn>() {</td></tr>
<tr><th id="417">417</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::def_bundle_iterator" title='llvm::MachineRegisterInfo::def_bundle_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::def_bundle_iterator">def_bundle_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">(</a><b>nullptr</b>);</td></tr>
<tr><th id="418">418</th><td>  }</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <b>inline</b> <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineRegisterInfo::def_bundle_iterator" title='llvm::MachineRegisterInfo::def_bundle_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::def_bundle_iterator">def_bundle_iterator</a>&gt; <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo11def_bundlesEj" title='llvm::MachineRegisterInfo::def_bundles' data-ref="_ZNK4llvm19MachineRegisterInfo11def_bundlesEj">def_bundles</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="2979Reg" title='Reg' data-type='unsigned int' data-ref="2979Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="421">421</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm19MachineRegisterInfo16def_bundle_beginEj" title='llvm::MachineRegisterInfo::def_bundle_begin' data-ref="_ZNK4llvm19MachineRegisterInfo16def_bundle_beginEj">def_bundle_begin</a>(<a class="local col9 ref" href="#2979Reg" title='Reg' data-ref="2979Reg">Reg</a>), <a class="member" href="#_ZN4llvm19MachineRegisterInfo14def_bundle_endEv" title='llvm::MachineRegisterInfo::def_bundle_end' data-ref="_ZN4llvm19MachineRegisterInfo14def_bundle_endEv">def_bundle_end</a>());</td></tr>
<tr><th id="422">422</th><td>  }</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <i class="doc">/// def_empty - Return true if there are no instructions defining the</i></td></tr>
<tr><th id="425">425</th><td><i class="doc">  /// specified register (it may be live-in).</i></td></tr>
<tr><th id="426">426</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo9def_emptyEj" title='llvm::MachineRegisterInfo::def_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9def_emptyEj">def_empty</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="2980RegNo" title='RegNo' data-type='unsigned int' data-ref="2980RegNo">RegNo</dfn>) <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm19MachineRegisterInfo9def_beginEj" title='llvm::MachineRegisterInfo::def_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9def_beginEj">def_begin</a>(<a class="local col0 ref" href="#2980RegNo" title='RegNo' data-ref="2980RegNo">RegNo</a>) <a class="ref" href="#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="member" href="#_ZN4llvm19MachineRegisterInfo7def_endEv" title='llvm::MachineRegisterInfo::def_end' data-ref="_ZN4llvm19MachineRegisterInfo7def_endEv">def_end</a>(); }</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <a class="type" href="../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo11getVRegNameEj" title='llvm::MachineRegisterInfo::getVRegName' data-ref="_ZNK4llvm19MachineRegisterInfo11getVRegNameEj">getVRegName</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="2981Reg" title='Reg' data-type='unsigned int' data-ref="2981Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="429">429</th><td>    <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::VReg2Name" title='llvm::MachineRegisterInfo::VReg2Name' data-ref="llvm::MachineRegisterInfo::VReg2Name">VReg2Name</a>.<a class="ref" href="../ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMap8inBoundsENT0_13argument_typeE" title='llvm::IndexedMap::inBounds' data-ref="_ZNK4llvm10IndexedMap8inBoundsENT0_13argument_typeE">inBounds</a>(<a class="local col1 ref" href="#2981Reg" title='Reg' data-ref="2981Reg">Reg</a>) ? <a class="type" href="../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a><a class="ref" href="../ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="member" href="#llvm::MachineRegisterInfo::VReg2Name" title='llvm::MachineRegisterInfo::VReg2Name' data-ref="llvm::MachineRegisterInfo::VReg2Name">VReg2Name</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col1 ref" href="#2981Reg" title='Reg' data-ref="2981Reg">Reg</a>]</a>) : <a class="ref fake" href="../ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>""</q>;</td></tr>
<tr><th id="430">430</th><td>  }</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo16insertVRegByNameENS_9StringRefEj" title='llvm::MachineRegisterInfo::insertVRegByName' data-ref="_ZN4llvm19MachineRegisterInfo16insertVRegByNameENS_9StringRefEj">insertVRegByName</dfn>(<a class="type" href="../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col2 decl" id="2982Name" title='Name' data-type='llvm::StringRef' data-ref="2982Name">Name</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="2983Reg" title='Reg' data-type='unsigned int' data-ref="2983Reg">Reg</dfn>) {</td></tr>
<tr><th id="433">433</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((Name.empty() || VRegNames.find(Name) == VRegNames.end()) &amp;&amp; &quot;Named VRegs Must be Unique.&quot;) ? void (0) : __assert_fail (&quot;(Name.empty() || VRegNames.find(Name) == VRegNames.end()) &amp;&amp; \&quot;Named VRegs Must be Unique.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 434, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col2 ref" href="#2982Name" title='Name' data-ref="2982Name">Name</a>.<a class="ref" href="../ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>() || <a class="member" href="#llvm::MachineRegisterInfo::VRegNames" title='llvm::MachineRegisterInfo::VRegNames' data-ref="llvm::MachineRegisterInfo::VRegNames">VRegNames</a>.<a class="ref" href="../ADT/StringMap.h.html#_ZN4llvm9StringMap4findENS_9StringRefE" title='llvm::StringMap::find' data-ref="_ZN4llvm9StringMap4findENS_9StringRefE">find</a>(<a class="ref fake" href="../ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col2 ref" href="#2982Name" title='Name' data-ref="2982Name">Name</a>) <a class="ref" href="../ADT/StringMap.h.html#_ZNK4llvm17StringMapIterBaseeqERKT_" title='llvm::StringMapIterBase::operator==' data-ref="_ZNK4llvm17StringMapIterBaseeqERKT_">==</a> <a class="member" href="#llvm::MachineRegisterInfo::VRegNames" title='llvm::MachineRegisterInfo::VRegNames' data-ref="llvm::MachineRegisterInfo::VRegNames">VRegNames</a>.<a class="ref" href="../ADT/StringMap.h.html#_ZN4llvm9StringMap3endEv" title='llvm::StringMap::end' data-ref="_ZN4llvm9StringMap3endEv">end</a>()) &amp;&amp;</td></tr>
<tr><th id="434">434</th><td>           <q>"Named VRegs Must be Unique."</q>);</td></tr>
<tr><th id="435">435</th><td>    <b>if</b> (!<a class="local col2 ref" href="#2982Name" title='Name' data-ref="2982Name">Name</a>.<a class="ref" href="../ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="436">436</th><td>      <a class="member" href="#llvm::MachineRegisterInfo::VRegNames" title='llvm::MachineRegisterInfo::VRegNames' data-ref="llvm::MachineRegisterInfo::VRegNames">VRegNames</a>.<a class="ref" href="../ADT/StringSet.h.html#_ZN4llvm9StringSet6insertENS_9StringRefE" title='llvm::StringSet::insert' data-ref="_ZN4llvm9StringSet6insertENS_9StringRefE">insert</a>(<a class="ref fake" href="../ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col2 ref" href="#2982Name" title='Name' data-ref="2982Name">Name</a>);</td></tr>
<tr><th id="437">437</th><td>      <a class="member" href="#llvm::MachineRegisterInfo::VReg2Name" title='llvm::MachineRegisterInfo::VReg2Name' data-ref="llvm::MachineRegisterInfo::VReg2Name">VReg2Name</a>.<a class="ref" href="../ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap4growENT0_13argument_typeE" title='llvm::IndexedMap::grow' data-ref="_ZN4llvm10IndexedMap4growENT0_13argument_typeE">grow</a>(<a class="local col3 ref" href="#2983Reg" title='Reg' data-ref="2983Reg">Reg</a>);</td></tr>
<tr><th id="438">438</th><td>      <a class="member" href="#llvm::MachineRegisterInfo::VReg2Name" title='llvm::MachineRegisterInfo::VReg2Name' data-ref="llvm::MachineRegisterInfo::VReg2Name">VReg2Name</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col3 ref" href="#2983Reg" title='Reg' data-ref="2983Reg">Reg</a>]</a> <a class="ref" href="../../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE">=</a> <a class="local col2 ref" href="#2982Name" title='Name' data-ref="2982Name">Name</a>.<a class="ref" href="../ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>();</td></tr>
<tr><th id="439">439</th><td>    }</td></tr>
<tr><th id="440">440</th><td>  }</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <i class="doc">/// Return true if there is exactly one operand defining the specified</i></td></tr>
<tr><th id="443">443</th><td><i class="doc">  /// register.</i></td></tr>
<tr><th id="444">444</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo9hasOneDefEj" title='llvm::MachineRegisterInfo::hasOneDef' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneDefEj">hasOneDef</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="2984RegNo" title='RegNo' data-type='unsigned int' data-ref="2984RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="445">445</th><td>    <a class="typedef" href="#llvm::MachineRegisterInfo::def_iterator" title='llvm::MachineRegisterInfo::def_iterator' data-type='defusechain_iterator&lt;false, true, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::def_iterator">def_iterator</a> <dfn class="local col5 decl" id="2985DI" title='DI' data-type='def_iterator' data-ref="2985DI">DI</dfn> = <a class="member" href="#_ZNK4llvm19MachineRegisterInfo9def_beginEj" title='llvm::MachineRegisterInfo::def_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9def_beginEj">def_begin</a>(<a class="local col4 ref" href="#2984RegNo" title='RegNo' data-ref="2984RegNo">RegNo</a>);</td></tr>
<tr><th id="446">446</th><td>    <b>if</b> (<a class="local col5 ref" href="#2985DI" title='DI' data-ref="2985DI">DI</a> <a class="ref" href="#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="member" href="#_ZN4llvm19MachineRegisterInfo7def_endEv" title='llvm::MachineRegisterInfo::def_end' data-ref="_ZN4llvm19MachineRegisterInfo7def_endEv">def_end</a>())</td></tr>
<tr><th id="447">447</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="448">448</th><td>    <b>return</b> <a class="ref" href="#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col5 ref" href="#2985DI" title='DI' data-ref="2985DI">DI</a> <a class="ref" href="#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="member" href="#_ZN4llvm19MachineRegisterInfo7def_endEv" title='llvm::MachineRegisterInfo::def_end' data-ref="_ZN4llvm19MachineRegisterInfo7def_endEv">def_end</a>();</td></tr>
<tr><th id="449">449</th><td>  }</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>  <i class="doc">/// use_iterator/use_begin/use_end - Walk all uses of the specified register.</i></td></tr>
<tr><th id="452">452</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</dfn> =</td></tr>
<tr><th id="453">453</th><td>      <a class="type" href="#llvm::MachineRegisterInfo::defusechain_iterator" title='llvm::MachineRegisterInfo::defusechain_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_iterator">defusechain_iterator</a>&lt;<b>true</b>, <b>false</b>, <b>false</b>, <b>true</b>, <b>false</b>, <b>false</b>&gt;;</td></tr>
<tr><th id="454">454</th><td>  <a class="typedef" href="#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="2986RegNo" title='RegNo' data-type='unsigned int' data-ref="2986RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="455">455</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE">(</a><a class="member" href="#_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj" title='llvm::MachineRegisterInfo::getRegUseDefListHead' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj">getRegUseDefListHead</a>(<a class="local col6 ref" href="#2986RegNo" title='RegNo' data-ref="2986RegNo">RegNo</a>));</td></tr>
<tr><th id="456">456</th><td>  }</td></tr>
<tr><th id="457">457</th><td>  <em>static</em> <a class="typedef" href="#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</dfn>() { <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE">(</a><b>nullptr</b>); }</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <b>inline</b> <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a>&gt; <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo12use_operandsEj" title='llvm::MachineRegisterInfo::use_operands' data-ref="_ZNK4llvm19MachineRegisterInfo12use_operandsEj">use_operands</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="2987Reg" title='Reg' data-type='unsigned int' data-ref="2987Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="460">460</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col7 ref" href="#2987Reg" title='Reg' data-ref="2987Reg">Reg</a>), <a class="member" href="#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>());</td></tr>
<tr><th id="461">461</th><td>  }</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <i class="doc">/// use_instr_iterator/use_instr_begin/use_instr_end - Walk all uses of the</i></td></tr>
<tr><th id="464">464</th><td><i class="doc">  /// specified register, stepping by MachineInstr.</i></td></tr>
<tr><th id="465">465</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::use_instr_iterator" title='llvm::MachineRegisterInfo::use_instr_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_iterator">use_instr_iterator</dfn> =</td></tr>
<tr><th id="466">466</th><td>      <a class="type" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator" title='llvm::MachineRegisterInfo::defusechain_instr_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator">defusechain_instr_iterator</a>&lt;<b>true</b>, <b>false</b>, <b>false</b>, <b>false</b>, <b>true</b>, <b>false</b>&gt;;</td></tr>
<tr><th id="467">467</th><td>  <a class="typedef" href="#llvm::MachineRegisterInfo::use_instr_iterator" title='llvm::MachineRegisterInfo::use_instr_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_iterator">use_instr_iterator</a> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj">use_instr_begin</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="2988RegNo" title='RegNo' data-type='unsigned int' data-ref="2988RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="468">468</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::use_instr_iterator" title='llvm::MachineRegisterInfo::use_instr_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_iterator">use_instr_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">(</a><a class="member" href="#_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj" title='llvm::MachineRegisterInfo::getRegUseDefListHead' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj">getRegUseDefListHead</a>(<a class="local col8 ref" href="#2988RegNo" title='RegNo' data-ref="2988RegNo">RegNo</a>));</td></tr>
<tr><th id="469">469</th><td>  }</td></tr>
<tr><th id="470">470</th><td>  <em>static</em> <a class="typedef" href="#llvm::MachineRegisterInfo::use_instr_iterator" title='llvm::MachineRegisterInfo::use_instr_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_iterator">use_instr_iterator</a> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo13use_instr_endEv" title='llvm::MachineRegisterInfo::use_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_instr_endEv">use_instr_end</dfn>() {</td></tr>
<tr><th id="471">471</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::use_instr_iterator" title='llvm::MachineRegisterInfo::use_instr_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_iterator">use_instr_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">(</a><b>nullptr</b>);</td></tr>
<tr><th id="472">472</th><td>  }</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <b>inline</b> <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineRegisterInfo::use_instr_iterator" title='llvm::MachineRegisterInfo::use_instr_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_iterator">use_instr_iterator</a>&gt;</td></tr>
<tr><th id="475">475</th><td>  <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo16use_instructionsEj" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsEj">use_instructions</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="2989Reg" title='Reg' data-type='unsigned int' data-ref="2989Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="476">476</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginEj">use_instr_begin</a>(<a class="local col9 ref" href="#2989Reg" title='Reg' data-ref="2989Reg">Reg</a>), <a class="member" href="#_ZN4llvm19MachineRegisterInfo13use_instr_endEv" title='llvm::MachineRegisterInfo::use_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_instr_endEv">use_instr_end</a>());</td></tr>
<tr><th id="477">477</th><td>  }</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <i class="doc">/// use_bundle_iterator/use_bundle_begin/use_bundle_end - Walk all uses of the</i></td></tr>
<tr><th id="480">480</th><td><i class="doc">  /// specified register, stepping by bundle.</i></td></tr>
<tr><th id="481">481</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::use_bundle_iterator" title='llvm::MachineRegisterInfo::use_bundle_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::use_bundle_iterator">use_bundle_iterator</dfn> =</td></tr>
<tr><th id="482">482</th><td>      <a class="type" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator" title='llvm::MachineRegisterInfo::defusechain_instr_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator">defusechain_instr_iterator</a>&lt;<b>true</b>, <b>false</b>, <b>false</b>, <b>false</b>, <b>false</b>, <b>true</b>&gt;;</td></tr>
<tr><th id="483">483</th><td>  <a class="typedef" href="#llvm::MachineRegisterInfo::use_bundle_iterator" title='llvm::MachineRegisterInfo::use_bundle_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::use_bundle_iterator">use_bundle_iterator</a> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo16use_bundle_beginEj" title='llvm::MachineRegisterInfo::use_bundle_begin' data-ref="_ZNK4llvm19MachineRegisterInfo16use_bundle_beginEj">use_bundle_begin</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="2990RegNo" title='RegNo' data-type='unsigned int' data-ref="2990RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="484">484</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::use_bundle_iterator" title='llvm::MachineRegisterInfo::use_bundle_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::use_bundle_iterator">use_bundle_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">(</a><a class="member" href="#_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj" title='llvm::MachineRegisterInfo::getRegUseDefListHead' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj">getRegUseDefListHead</a>(<a class="local col0 ref" href="#2990RegNo" title='RegNo' data-ref="2990RegNo">RegNo</a>));</td></tr>
<tr><th id="485">485</th><td>  }</td></tr>
<tr><th id="486">486</th><td>  <em>static</em> <a class="typedef" href="#llvm::MachineRegisterInfo::use_bundle_iterator" title='llvm::MachineRegisterInfo::use_bundle_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::use_bundle_iterator">use_bundle_iterator</a> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo14use_bundle_endEv" title='llvm::MachineRegisterInfo::use_bundle_end' data-ref="_ZN4llvm19MachineRegisterInfo14use_bundle_endEv">use_bundle_end</dfn>() {</td></tr>
<tr><th id="487">487</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::use_bundle_iterator" title='llvm::MachineRegisterInfo::use_bundle_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::use_bundle_iterator">use_bundle_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">(</a><b>nullptr</b>);</td></tr>
<tr><th id="488">488</th><td>  }</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>  <b>inline</b> <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineRegisterInfo::use_bundle_iterator" title='llvm::MachineRegisterInfo::use_bundle_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::use_bundle_iterator">use_bundle_iterator</a>&gt; <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo11use_bundlesEj" title='llvm::MachineRegisterInfo::use_bundles' data-ref="_ZNK4llvm19MachineRegisterInfo11use_bundlesEj">use_bundles</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="2991Reg" title='Reg' data-type='unsigned int' data-ref="2991Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="491">491</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm19MachineRegisterInfo16use_bundle_beginEj" title='llvm::MachineRegisterInfo::use_bundle_begin' data-ref="_ZNK4llvm19MachineRegisterInfo16use_bundle_beginEj">use_bundle_begin</a>(<a class="local col1 ref" href="#2991Reg" title='Reg' data-ref="2991Reg">Reg</a>), <a class="member" href="#_ZN4llvm19MachineRegisterInfo14use_bundle_endEv" title='llvm::MachineRegisterInfo::use_bundle_end' data-ref="_ZN4llvm19MachineRegisterInfo14use_bundle_endEv">use_bundle_end</a>());</td></tr>
<tr><th id="492">492</th><td>  }</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>  <i class="doc">/// use_empty - Return true if there are no instructions using the specified</i></td></tr>
<tr><th id="495">495</th><td><i class="doc">  /// register.</i></td></tr>
<tr><th id="496">496</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo9use_emptyEj" title='llvm::MachineRegisterInfo::use_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9use_emptyEj">use_empty</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="2992RegNo" title='RegNo' data-type='unsigned int' data-ref="2992RegNo">RegNo</dfn>) <em>const</em> { <b>return</b> <a class="member" href="#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col2 ref" href="#2992RegNo" title='RegNo' data-ref="2992RegNo">RegNo</a>) <a class="ref" href="#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="member" href="#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>(); }</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>  <i class="doc">/// hasOneUse - Return true if there is exactly one instruction using the</i></td></tr>
<tr><th id="499">499</th><td><i class="doc">  /// specified register.</i></td></tr>
<tr><th id="500">500</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo9hasOneUseEj" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseEj">hasOneUse</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="2993RegNo" title='RegNo' data-type='unsigned int' data-ref="2993RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="501">501</th><td>    <a class="typedef" href="#llvm::MachineRegisterInfo::use_iterator" title='llvm::MachineRegisterInfo::use_iterator' data-type='defusechain_iterator&lt;true, false, false, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_iterator">use_iterator</a> <dfn class="local col4 decl" id="2994UI" title='UI' data-type='use_iterator' data-ref="2994UI">UI</dfn> = <a class="member" href="#_ZNK4llvm19MachineRegisterInfo9use_beginEj" title='llvm::MachineRegisterInfo::use_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9use_beginEj">use_begin</a>(<a class="local col3 ref" href="#2993RegNo" title='RegNo' data-ref="2993RegNo">RegNo</a>);</td></tr>
<tr><th id="502">502</th><td>    <b>if</b> (<a class="local col4 ref" href="#2994UI" title='UI' data-ref="2994UI">UI</a> <a class="ref" href="#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="member" href="#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>())</td></tr>
<tr><th id="503">503</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="504">504</th><td>    <b>return</b> <a class="ref" href="#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv">++</a><a class="local col4 ref" href="#2994UI" title='UI' data-ref="2994UI">UI</a> <a class="ref" href="#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="member" href="#_ZN4llvm19MachineRegisterInfo7use_endEv" title='llvm::MachineRegisterInfo::use_end' data-ref="_ZN4llvm19MachineRegisterInfo7use_endEv">use_end</a>();</td></tr>
<tr><th id="505">505</th><td>  }</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>  <i class="doc">/// use_nodbg_iterator/use_nodbg_begin/use_nodbg_end - Walk all uses of the</i></td></tr>
<tr><th id="508">508</th><td><i class="doc">  /// specified register, skipping those marked as Debug.</i></td></tr>
<tr><th id="509">509</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::use_nodbg_iterator" title='llvm::MachineRegisterInfo::use_nodbg_iterator' data-type='defusechain_iterator&lt;true, false, true, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_nodbg_iterator">use_nodbg_iterator</dfn> =</td></tr>
<tr><th id="510">510</th><td>      <a class="type" href="#llvm::MachineRegisterInfo::defusechain_iterator" title='llvm::MachineRegisterInfo::defusechain_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_iterator">defusechain_iterator</a>&lt;<b>true</b>, <b>false</b>, <b>true</b>, <b>true</b>, <b>false</b>, <b>false</b>&gt;;</td></tr>
<tr><th id="511">511</th><td>  <a class="typedef" href="#llvm::MachineRegisterInfo::use_nodbg_iterator" title='llvm::MachineRegisterInfo::use_nodbg_iterator' data-type='defusechain_iterator&lt;true, false, true, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_nodbg_iterator">use_nodbg_iterator</a> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj">use_nodbg_begin</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="2995RegNo" title='RegNo' data-type='unsigned int' data-ref="2995RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="512">512</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::use_nodbg_iterator" title='llvm::MachineRegisterInfo::use_nodbg_iterator' data-type='defusechain_iterator&lt;true, false, true, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_nodbg_iterator">use_nodbg_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE">(</a><a class="member" href="#_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj" title='llvm::MachineRegisterInfo::getRegUseDefListHead' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj">getRegUseDefListHead</a>(<a class="local col5 ref" href="#2995RegNo" title='RegNo' data-ref="2995RegNo">RegNo</a>));</td></tr>
<tr><th id="513">513</th><td>  }</td></tr>
<tr><th id="514">514</th><td>  <em>static</em> <a class="typedef" href="#llvm::MachineRegisterInfo::use_nodbg_iterator" title='llvm::MachineRegisterInfo::use_nodbg_iterator' data-type='defusechain_iterator&lt;true, false, true, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_nodbg_iterator">use_nodbg_iterator</a> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv" title='llvm::MachineRegisterInfo::use_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv">use_nodbg_end</dfn>() {</td></tr>
<tr><th id="515">515</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::use_nodbg_iterator" title='llvm::MachineRegisterInfo::use_nodbg_iterator' data-type='defusechain_iterator&lt;true, false, true, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_nodbg_iterator">use_nodbg_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE">(</a><b>nullptr</b>);</td></tr>
<tr><th id="516">516</th><td>  }</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>  <b>inline</b> <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineRegisterInfo::use_nodbg_iterator" title='llvm::MachineRegisterInfo::use_nodbg_iterator' data-type='defusechain_iterator&lt;true, false, true, true, false, false&gt;' data-ref="llvm::MachineRegisterInfo::use_nodbg_iterator">use_nodbg_iterator</a>&gt;</td></tr>
<tr><th id="519">519</th><td>  <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj">use_nodbg_operands</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="2996Reg" title='Reg' data-type='unsigned int' data-ref="2996Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="520">520</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj">use_nodbg_begin</a>(<a class="local col6 ref" href="#2996Reg" title='Reg' data-ref="2996Reg">Reg</a>), <a class="member" href="#_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv" title='llvm::MachineRegisterInfo::use_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv">use_nodbg_end</a>());</td></tr>
<tr><th id="521">521</th><td>  }</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>  <i class="doc">/// use_instr_nodbg_iterator/use_instr_nodbg_begin/use_instr_nodbg_end - Walk</i></td></tr>
<tr><th id="524">524</th><td><i class="doc">  /// all uses of the specified register, stepping by MachineInstr, skipping</i></td></tr>
<tr><th id="525">525</th><td><i class="doc">  /// those marked as Debug.</i></td></tr>
<tr><th id="526">526</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::use_instr_nodbg_iterator" title='llvm::MachineRegisterInfo::use_instr_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, false, true, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_nodbg_iterator">use_instr_nodbg_iterator</dfn> =</td></tr>
<tr><th id="527">527</th><td>      <a class="type" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator" title='llvm::MachineRegisterInfo::defusechain_instr_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator">defusechain_instr_iterator</a>&lt;<b>true</b>, <b>false</b>, <b>true</b>, <b>false</b>, <b>true</b>, <b>false</b>&gt;;</td></tr>
<tr><th id="528">528</th><td>  <a class="typedef" href="#llvm::MachineRegisterInfo::use_instr_nodbg_iterator" title='llvm::MachineRegisterInfo::use_instr_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, false, true, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_nodbg_iterator">use_instr_nodbg_iterator</a> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginEj">use_instr_nodbg_begin</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="2997RegNo" title='RegNo' data-type='unsigned int' data-ref="2997RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="529">529</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::use_instr_nodbg_iterator" title='llvm::MachineRegisterInfo::use_instr_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, false, true, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_nodbg_iterator">use_instr_nodbg_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">(</a><a class="member" href="#_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj" title='llvm::MachineRegisterInfo::getRegUseDefListHead' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj">getRegUseDefListHead</a>(<a class="local col7 ref" href="#2997RegNo" title='RegNo' data-ref="2997RegNo">RegNo</a>));</td></tr>
<tr><th id="530">530</th><td>  }</td></tr>
<tr><th id="531">531</th><td>  <em>static</em> <a class="typedef" href="#llvm::MachineRegisterInfo::use_instr_nodbg_iterator" title='llvm::MachineRegisterInfo::use_instr_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, false, true, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_nodbg_iterator">use_instr_nodbg_iterator</a> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo19use_instr_nodbg_endEv" title='llvm::MachineRegisterInfo::use_instr_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo19use_instr_nodbg_endEv">use_instr_nodbg_end</dfn>() {</td></tr>
<tr><th id="532">532</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::use_instr_nodbg_iterator" title='llvm::MachineRegisterInfo::use_instr_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, false, true, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_nodbg_iterator">use_instr_nodbg_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">(</a><b>nullptr</b>);</td></tr>
<tr><th id="533">533</th><td>  }</td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td>  <b>inline</b> <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineRegisterInfo::use_instr_nodbg_iterator" title='llvm::MachineRegisterInfo::use_instr_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, false, true, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_nodbg_iterator">use_instr_nodbg_iterator</a>&gt;</td></tr>
<tr><th id="536">536</th><td>  <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj">use_nodbg_instructions</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="2998Reg" title='Reg' data-type='unsigned int' data-ref="2998Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="537">537</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginEj">use_instr_nodbg_begin</a>(<a class="local col8 ref" href="#2998Reg" title='Reg' data-ref="2998Reg">Reg</a>), <a class="member" href="#_ZN4llvm19MachineRegisterInfo19use_instr_nodbg_endEv" title='llvm::MachineRegisterInfo::use_instr_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo19use_instr_nodbg_endEv">use_instr_nodbg_end</a>());</td></tr>
<tr><th id="538">538</th><td>  }</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  <i class="doc">/// use_bundle_nodbg_iterator/use_bundle_nodbg_begin/use_bundle_nodbg_end - Walk</i></td></tr>
<tr><th id="541">541</th><td><i class="doc">  /// all uses of the specified register, stepping by bundle, skipping</i></td></tr>
<tr><th id="542">542</th><td><i class="doc">  /// those marked as Debug.</i></td></tr>
<tr><th id="543">543</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::use_bundle_nodbg_iterator" title='llvm::MachineRegisterInfo::use_bundle_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, false, true, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::use_bundle_nodbg_iterator">use_bundle_nodbg_iterator</dfn> =</td></tr>
<tr><th id="544">544</th><td>      <a class="type" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator" title='llvm::MachineRegisterInfo::defusechain_instr_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator">defusechain_instr_iterator</a>&lt;<b>true</b>, <b>false</b>, <b>true</b>, <b>false</b>, <b>false</b>, <b>true</b>&gt;;</td></tr>
<tr><th id="545">545</th><td>  <a class="typedef" href="#llvm::MachineRegisterInfo::use_bundle_nodbg_iterator" title='llvm::MachineRegisterInfo::use_bundle_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, false, true, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::use_bundle_nodbg_iterator">use_bundle_nodbg_iterator</a> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo22use_bundle_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_bundle_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo22use_bundle_nodbg_beginEj">use_bundle_nodbg_begin</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="2999RegNo" title='RegNo' data-type='unsigned int' data-ref="2999RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="546">546</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::use_bundle_nodbg_iterator" title='llvm::MachineRegisterInfo::use_bundle_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, false, true, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::use_bundle_nodbg_iterator">use_bundle_nodbg_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">(</a><a class="member" href="#_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj" title='llvm::MachineRegisterInfo::getRegUseDefListHead' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegUseDefListHeadEj">getRegUseDefListHead</a>(<a class="local col9 ref" href="#2999RegNo" title='RegNo' data-ref="2999RegNo">RegNo</a>));</td></tr>
<tr><th id="547">547</th><td>  }</td></tr>
<tr><th id="548">548</th><td>  <em>static</em> <a class="typedef" href="#llvm::MachineRegisterInfo::use_bundle_nodbg_iterator" title='llvm::MachineRegisterInfo::use_bundle_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, false, true, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::use_bundle_nodbg_iterator">use_bundle_nodbg_iterator</a> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo20use_bundle_nodbg_endEv" title='llvm::MachineRegisterInfo::use_bundle_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo20use_bundle_nodbg_endEv">use_bundle_nodbg_end</dfn>() {</td></tr>
<tr><th id="549">549</th><td>    <b>return</b> <a class="typedef" href="#llvm::MachineRegisterInfo::use_bundle_nodbg_iterator" title='llvm::MachineRegisterInfo::use_bundle_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, false, true, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::use_bundle_nodbg_iterator">use_bundle_nodbg_iterator</a><a class="ref" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">(</a><b>nullptr</b>);</td></tr>
<tr><th id="550">550</th><td>  }</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>  <b>inline</b> <a class="type" href="../ADT/iterator_range.h.html#llvm::iterator_range" title='llvm::iterator_range' data-ref="llvm::iterator_range">iterator_range</a>&lt;<a class="typedef" href="#llvm::MachineRegisterInfo::use_bundle_nodbg_iterator" title='llvm::MachineRegisterInfo::use_bundle_nodbg_iterator' data-type='defusechain_instr_iterator&lt;true, false, true, false, false, true&gt;' data-ref="llvm::MachineRegisterInfo::use_bundle_nodbg_iterator">use_bundle_nodbg_iterator</a>&gt;</td></tr>
<tr><th id="553">553</th><td>  <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo17use_nodbg_bundlesEj" title='llvm::MachineRegisterInfo::use_nodbg_bundles' data-ref="_ZNK4llvm19MachineRegisterInfo17use_nodbg_bundlesEj">use_nodbg_bundles</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="3000Reg" title='Reg' data-type='unsigned int' data-ref="3000Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="554">554</th><td>    <b>return</b> <a class="ref" href="../ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="member" href="#_ZNK4llvm19MachineRegisterInfo22use_bundle_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_bundle_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo22use_bundle_nodbg_beginEj">use_bundle_nodbg_begin</a>(<a class="local col0 ref" href="#3000Reg" title='Reg' data-ref="3000Reg">Reg</a>), <a class="member" href="#_ZN4llvm19MachineRegisterInfo20use_bundle_nodbg_endEv" title='llvm::MachineRegisterInfo::use_bundle_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo20use_bundle_nodbg_endEv">use_bundle_nodbg_end</a>());</td></tr>
<tr><th id="555">555</th><td>  }</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <i class="doc">/// use_nodbg_empty - Return true if there are no non-Debug instructions</i></td></tr>
<tr><th id="558">558</th><td><i class="doc">  /// using the specified register.</i></td></tr>
<tr><th id="559">559</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj">use_nodbg_empty</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="3001RegNo" title='RegNo' data-type='unsigned int' data-ref="3001RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="560">560</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj" title='llvm::MachineRegisterInfo::use_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_beginEj">use_nodbg_begin</a>(<a class="local col1 ref" href="#3001RegNo" title='RegNo' data-ref="3001RegNo">RegNo</a>) <a class="ref" href="#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="member" href="#_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv" title='llvm::MachineRegisterInfo::use_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_nodbg_endEv">use_nodbg_end</a>();</td></tr>
<tr><th id="561">561</th><td>  }</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>  <i class="doc">/// hasOneNonDBGUse - Return true if there is exactly one non-Debug</i></td></tr>
<tr><th id="564">564</th><td><i class="doc">  /// instruction using the specified register.</i></td></tr>
<tr><th id="565">565</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="3002RegNo" title='RegNo' data-type='unsigned int' data-ref="3002RegNo">RegNo</dfn>) <em>const</em>;</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>  <i class="doc">/// replaceRegWith - Replace all instances of FromReg with ToReg in the</i></td></tr>
<tr><th id="568">568</th><td><i class="doc">  /// machine function.  This is like llvm-level X-&gt;replaceAllUsesWith(Y),</i></td></tr>
<tr><th id="569">569</th><td><i class="doc">  /// except that it also changes any definitions of the register as well.</i></td></tr>
<tr><th id="570">570</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="571">571</th><td><i class="doc">  /// Note that it is usually necessary to first constrain ToReg's register</i></td></tr>
<tr><th id="572">572</th><td><i class="doc">  /// class and register bank to match the FromReg constraints using one of the</i></td></tr>
<tr><th id="573">573</th><td><i class="doc">  /// methods:</i></td></tr>
<tr><th id="574">574</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="575">575</th><td><i class="doc">  ///   constrainRegClass(ToReg, getRegClass(FromReg))</i></td></tr>
<tr><th id="576">576</th><td><i class="doc">  ///   constrainRegAttrs(ToReg, FromReg)</i></td></tr>
<tr><th id="577">577</th><td><i class="doc">  ///   RegisterBankInfo::constrainGenericRegister(ToReg,</i></td></tr>
<tr><th id="578">578</th><td><i class="doc">  ///       *MRI.getRegClass(FromReg), MRI)</i></td></tr>
<tr><th id="579">579</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="580">580</th><td><i class="doc">  /// These functions will return a falsy result if the virtual registers have</i></td></tr>
<tr><th id="581">581</th><td><i class="doc">  /// incompatible constraints.</i></td></tr>
<tr><th id="582">582</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="583">583</th><td><i class="doc">  /// Note that if ToReg is a physical register the function will replace and</i></td></tr>
<tr><th id="584">584</th><td><i class="doc">  /// apply sub registers to ToReg in order to obtain a final/proper physical</i></td></tr>
<tr><th id="585">585</th><td><i class="doc">  /// register.</i></td></tr>
<tr><th id="586">586</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3003FromReg" title='FromReg' data-type='unsigned int' data-ref="3003FromReg">FromReg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="3004ToReg" title='ToReg' data-type='unsigned int' data-ref="3004ToReg">ToReg</dfn>);</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <i class="doc">/// getVRegDef - Return the machine instr that defines the specified virtual</i></td></tr>
<tr><th id="589">589</th><td><i class="doc">  /// register or null if none is found.  This assumes that the code is in SSA</i></td></tr>
<tr><th id="590">590</th><td><i class="doc">  /// form, so there should only be one definition.</i></td></tr>
<tr><th id="591">591</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="3005Reg" title='Reg' data-type='unsigned int' data-ref="3005Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>  <i class="doc">/// getUniqueVRegDef - Return the unique machine instr that defines the</i></td></tr>
<tr><th id="594">594</th><td><i class="doc">  /// specified virtual register or null if none is found.  If there are</i></td></tr>
<tr><th id="595">595</th><td><i class="doc">  /// multiple definitions or no definition, return null.</i></td></tr>
<tr><th id="596">596</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="3006Reg" title='Reg' data-type='unsigned int' data-ref="3006Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>  <i class="doc">/// clearKillFlags - Iterate over all the uses of the given register and</i></td></tr>
<tr><th id="599">599</th><td><i class="doc">  /// clear the kill flag from the MachineOperand. This function is used by</i></td></tr>
<tr><th id="600">600</th><td><i class="doc">  /// optimization passes which extend register lifetimes and need only</i></td></tr>
<tr><th id="601">601</th><td><i class="doc">  /// preserve conservative kill flag information.</i></td></tr>
<tr><th id="602">602</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="3007Reg" title='Reg' data-type='unsigned int' data-ref="3007Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm19MachineRegisterInfo8dumpUsesEj" title='llvm::MachineRegisterInfo::dumpUses' data-ref="_ZNK4llvm19MachineRegisterInfo8dumpUsesEj">dumpUses</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="3008RegNo" title='RegNo' data-type='unsigned int' data-ref="3008RegNo">RegNo</dfn>) <em>const</em>;</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>  <i class="doc">/// Returns true if PhysReg is unallocatable and constant throughout the</i></td></tr>
<tr><th id="607">607</th><td><i class="doc">  /// function. Writing to a constant register has no effect.</i></td></tr>
<tr><th id="608">608</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj" title='llvm::MachineRegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj">isConstantPhysReg</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="3009PhysReg" title='PhysReg' data-type='unsigned int' data-ref="3009PhysReg">PhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>  <i class="doc">/// Returns true if either isConstantPhysReg or TRI-&gt;isCallerPreservedPhysReg</i></td></tr>
<tr><th id="611">611</th><td><i class="doc">  /// returns true. This is a utility member function.</i></td></tr>
<tr><th id="612">612</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19MachineRegisterInfo31isCallerPreservedOrConstPhysRegEj" title='llvm::MachineRegisterInfo::isCallerPreservedOrConstPhysReg' data-ref="_ZNK4llvm19MachineRegisterInfo31isCallerPreservedOrConstPhysRegEj">isCallerPreservedOrConstPhysReg</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="3010PhysReg" title='PhysReg' data-type='unsigned int' data-ref="3010PhysReg">PhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>  <i class="doc">/// Get an iterator over the pressure sets affected by the given physical or</i></td></tr>
<tr><th id="615">615</th><td><i class="doc">  /// virtual register. If RegUnit is physical, it must be a register unit (from</i></td></tr>
<tr><th id="616">616</th><td><i class="doc">  /// MCRegUnitIterator).</i></td></tr>
<tr><th id="617">617</th><td>  <a class="type" href="#llvm::PSetIterator" title='llvm::PSetIterator' data-ref="llvm::PSetIterator">PSetIterator</a> <a class="decl" href="#_ZNK4llvm19MachineRegisterInfo15getPressureSetsEj" title='llvm::MachineRegisterInfo::getPressureSets' data-ref="_ZNK4llvm19MachineRegisterInfo15getPressureSetsEj">getPressureSets</a>(<em>unsigned</em> <dfn class="local col1 decl" id="3011RegUnit" title='RegUnit' data-type='unsigned int' data-ref="3011RegUnit">RegUnit</dfn>) <em>const</em>;</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="620">620</th><td><i>  // Virtual Register Info</i></td></tr>
<tr><th id="621">621</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="622">622</th><td><i></i></td></tr>
<tr><th id="623">623</th><td><i>  /// Return the register class of the specified virtual register.</i></td></tr>
<tr><th id="624">624</th><td><i>  /// This shouldn't be used directly unless \p Reg has a register class.</i></td></tr>
<tr><th id="625">625</th><td><i>  /// \see getRegClassOrNull when this might happen.</i></td></tr>
<tr><th id="626">626</th><td>  <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="3012Reg" title='Reg' data-type='unsigned int' data-ref="3012Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="627">627</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VRegInfo[Reg].first.is&lt;const TargetRegisterClass *&gt;() &amp;&amp; &quot;Register class not set, wrong accessor&quot;) ? void (0) : __assert_fail (&quot;VRegInfo[Reg].first.is&lt;const TargetRegisterClass *&gt;() &amp;&amp; \&quot;Register class not set, wrong accessor\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 628, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::MachineRegisterInfo::VRegInfo" title='llvm::MachineRegisterInfo::VRegInfo' data-ref="llvm::MachineRegisterInfo::VRegInfo">VRegInfo</a>[<a class="local col2 ref" href="#3012Reg" title='Reg' data-ref="3012Reg">Reg</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;, llvm::MachineOperand *&gt;::first' data-ref="std::pair::first">first</a>.<a class="ref" href="../ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion2isEv" title='llvm::PointerUnion::is' data-ref="_ZNK4llvm12PointerUnion2isEv">is</a>&lt;<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;() &amp;&amp;</td></tr>
<tr><th id="628">628</th><td>           <q>"Register class not set, wrong accessor"</q>);</td></tr>
<tr><th id="629">629</th><td>    <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::VRegInfo" title='llvm::MachineRegisterInfo::VRegInfo' data-ref="llvm::MachineRegisterInfo::VRegInfo">VRegInfo</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col2 ref" href="#3012Reg" title='Reg' data-ref="3012Reg">Reg</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;, llvm::MachineOperand *&gt;::first' data-ref="std::pair::first">first</a>.<a class="ref" href="../ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion3getEv" title='llvm::PointerUnion::get' data-ref="_ZNK4llvm12PointerUnion3getEv">get</a>&lt;<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;();</td></tr>
<tr><th id="630">630</th><td>  }</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>  <i class="doc">/// Return the register class of<span class="command"> \p</span> <span class="arg">Reg,</span> or null if Reg has not been assigned</i></td></tr>
<tr><th id="633">633</th><td><i class="doc">  /// a register class yet.</i></td></tr>
<tr><th id="634">634</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="635">635</th><td><i class="doc">  /// <span class="command">\note</span> A null register class can only happen when these two</i></td></tr>
<tr><th id="636">636</th><td><i class="doc">  /// conditions are met:</i></td></tr>
<tr><th id="637">637</th><td><i class="doc">  /// 1. Generic virtual registers are created.</i></td></tr>
<tr><th id="638">638</th><td><i class="doc">  /// 2. The machine function has not completely been through the</i></td></tr>
<tr><th id="639">639</th><td><i class="doc">  ///    instruction selection process.</i></td></tr>
<tr><th id="640">640</th><td><i class="doc">  /// None of this condition is possible without GlobalISel for now.</i></td></tr>
<tr><th id="641">641</th><td><i class="doc">  /// In other words, if GlobalISel is not used or if the query happens after</i></td></tr>
<tr><th id="642">642</th><td><i class="doc">  /// the select pass, using getRegClass is safe.</i></td></tr>
<tr><th id="643">643</th><td>  <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullEj" title='llvm::MachineRegisterInfo::getRegClassOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullEj">getRegClassOrNull</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3013Reg" title='Reg' data-type='unsigned int' data-ref="3013Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="644">644</th><td>    <em>const</em> <a class="typedef" href="#llvm::RegClassOrRegBank" title='llvm::RegClassOrRegBank' data-type='PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;' data-ref="llvm::RegClassOrRegBank">RegClassOrRegBank</a> &amp;<dfn class="local col4 decl" id="3014Val" title='Val' data-type='const RegClassOrRegBank &amp;' data-ref="3014Val">Val</dfn> = <a class="member" href="#llvm::MachineRegisterInfo::VRegInfo" title='llvm::MachineRegisterInfo::VRegInfo' data-ref="llvm::MachineRegisterInfo::VRegInfo">VRegInfo</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col3 ref" href="#3013Reg" title='Reg' data-ref="3013Reg">Reg</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;, llvm::MachineOperand *&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="645">645</th><td>    <b>return</b> <a class="local col4 ref" href="#3014Val" title='Val' data-ref="3014Val">Val</a>.<a class="ref" href="../ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion8dyn_castEv" title='llvm::PointerUnion::dyn_cast' data-ref="_ZNK4llvm12PointerUnion8dyn_castEv">dyn_cast</a>&lt;<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;();</td></tr>
<tr><th id="646">646</th><td>  }</td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td>  <i class="doc">/// Return the register bank of<span class="command"> \p</span> <span class="arg">Reg,</span> or null if Reg has not been assigned</i></td></tr>
<tr><th id="649">649</th><td><i class="doc">  /// a register bank or has been assigned a register class.</i></td></tr>
<tr><th id="650">650</th><td><i class="doc">  /// <span class="command">\note</span> It is possible to get the register bank from the register class via</i></td></tr>
<tr><th id="651">651</th><td><i class="doc">  /// RegisterBankInfo::getRegBankFromRegClass.</i></td></tr>
<tr><th id="652">652</th><td>  <em>const</em> <a class="type" href="GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullEj" title='llvm::MachineRegisterInfo::getRegBankOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullEj">getRegBankOrNull</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="3015Reg" title='Reg' data-type='unsigned int' data-ref="3015Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="653">653</th><td>    <em>const</em> <a class="typedef" href="#llvm::RegClassOrRegBank" title='llvm::RegClassOrRegBank' data-type='PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;' data-ref="llvm::RegClassOrRegBank">RegClassOrRegBank</a> &amp;<dfn class="local col6 decl" id="3016Val" title='Val' data-type='const RegClassOrRegBank &amp;' data-ref="3016Val">Val</dfn> = <a class="member" href="#llvm::MachineRegisterInfo::VRegInfo" title='llvm::MachineRegisterInfo::VRegInfo' data-ref="llvm::MachineRegisterInfo::VRegInfo">VRegInfo</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col5 ref" href="#3015Reg" title='Reg' data-ref="3015Reg">Reg</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;, llvm::MachineOperand *&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="654">654</th><td>    <b>return</b> <a class="local col6 ref" href="#3016Val" title='Val' data-ref="3016Val">Val</a>.<a class="ref" href="../ADT/PointerUnion.h.html#_ZNK4llvm12PointerUnion8dyn_castEv" title='llvm::PointerUnion::dyn_cast' data-ref="_ZNK4llvm12PointerUnion8dyn_castEv">dyn_cast</a>&lt;<em>const</em> <a class="type" href="GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *&gt;();</td></tr>
<tr><th id="655">655</th><td>  }</td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td>  <i class="doc">/// Return the register bank or register class of<span class="command"> \p</span> <span class="arg">Reg.</span></i></td></tr>
<tr><th id="658">658</th><td><i class="doc">  /// <span class="command">\note</span> Before the register bank gets assigned (i.e., before the</i></td></tr>
<tr><th id="659">659</th><td><i class="doc">  /// RegBankSelect pass)<span class="command"> \p</span> <span class="arg">Reg</span> may not have either.</i></td></tr>
<tr><th id="660">660</th><td>  <em>const</em> <a class="typedef" href="#llvm::RegClassOrRegBank" title='llvm::RegClassOrRegBank' data-type='PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;' data-ref="llvm::RegClassOrRegBank">RegClassOrRegBank</a> &amp;<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankEj" title='llvm::MachineRegisterInfo::getRegClassOrRegBank' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegClassOrRegBankEj">getRegClassOrRegBank</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="3017Reg" title='Reg' data-type='unsigned int' data-ref="3017Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="661">661</th><td>    <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::VRegInfo" title='llvm::MachineRegisterInfo::VRegInfo' data-ref="llvm::MachineRegisterInfo::VRegInfo">VRegInfo</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col7 ref" href="#3017Reg" title='Reg' data-ref="3017Reg">Reg</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;, llvm::MachineOperand *&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="662">662</th><td>  }</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>  <i class="doc">/// setRegClass - Set the register class of the specified virtual register.</i></td></tr>
<tr><th id="665">665</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassEjPKNS_19TargetRegisterClassE">setRegClass</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="3018Reg" title='Reg' data-type='unsigned int' data-ref="3018Reg">Reg</dfn>, <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="3019RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="3019RC">RC</dfn>);</td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td>  <i class="doc">/// Set the register bank to<span class="command"> \p</span> <span class="arg">RegBank</span> for<span class="command"> \p</span> <span class="arg">Reg.</span></i></td></tr>
<tr><th id="668">668</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo10setRegBankEjRKNS_12RegisterBankE" title='llvm::MachineRegisterInfo::setRegBank' data-ref="_ZN4llvm19MachineRegisterInfo10setRegBankEjRKNS_12RegisterBankE">setRegBank</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="3020Reg" title='Reg' data-type='unsigned int' data-ref="3020Reg">Reg</dfn>, <em>const</em> <a class="type" href="GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> &amp;<dfn class="local col1 decl" id="3021RegBank" title='RegBank' data-type='const llvm::RegisterBank &amp;' data-ref="3021RegBank">RegBank</dfn>);</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo20setRegClassOrRegBankEjRKNS_12PointerUnionIJPKNS_19TargetRegisterClassEPKNS_12RegisterBankEEEE" title='llvm::MachineRegisterInfo::setRegClassOrRegBank' data-ref="_ZN4llvm19MachineRegisterInfo20setRegClassOrRegBankEjRKNS_12PointerUnionIJPKNS_19TargetRegisterClassEPKNS_12RegisterBankEEEE">setRegClassOrRegBank</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="3022Reg" title='Reg' data-type='unsigned int' data-ref="3022Reg">Reg</dfn>,</td></tr>
<tr><th id="671">671</th><td>                            <em>const</em> <a class="typedef" href="#llvm::RegClassOrRegBank" title='llvm::RegClassOrRegBank' data-type='PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;' data-ref="llvm::RegClassOrRegBank">RegClassOrRegBank</a> &amp;<dfn class="local col3 decl" id="3023RCOrRB" title='RCOrRB' data-type='const RegClassOrRegBank &amp;' data-ref="3023RCOrRB">RCOrRB</dfn>){</td></tr>
<tr><th id="672">672</th><td>    <a class="member" href="#llvm::MachineRegisterInfo::VRegInfo" title='llvm::MachineRegisterInfo::VRegInfo' data-ref="llvm::MachineRegisterInfo::VRegInfo">VRegInfo</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col2 ref" href="#3022Reg" title='Reg' data-ref="3022Reg">Reg</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;, llvm::MachineOperand *&gt;::first' data-ref="std::pair::first">first</a> <a class="ref" href="../ADT/PointerUnion.h.html#163" title='llvm::PointerUnion&lt;const llvm::TargetRegisterClass *, const llvm::RegisterBank *&gt;::operator=' data-ref="_ZN4llvm12PointerUnionIJPKNS_19TargetRegisterClassEPKNS_12RegisterBankEEEaSERKS7_">=</a> <a class="local col3 ref" href="#3023RCOrRB" title='RCOrRB' data-ref="3023RCOrRB">RCOrRB</a>;</td></tr>
<tr><th id="673">673</th><td>  }</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td>  <i class="doc">/// constrainRegClass - Constrain the register class of the specified virtual</i></td></tr>
<tr><th id="676">676</th><td><i class="doc">  /// register to be a common subclass of RC and the current register class,</i></td></tr>
<tr><th id="677">677</th><td><i class="doc">  /// but only if the new class has at least MinNumRegs registers.  Return the</i></td></tr>
<tr><th id="678">678</th><td><i class="doc">  /// new register class, or NULL if no such class exists.</i></td></tr>
<tr><th id="679">679</th><td><i class="doc">  /// This should only be used when the constraint is known to be trivial, like</i></td></tr>
<tr><th id="680">680</th><td><i class="doc">  /// GR32 -&gt; GR32_NOSP. Beware of increasing register pressure.</i></td></tr>
<tr><th id="681">681</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="682">682</th><td><i class="doc">  /// <span class="command">\note</span> Assumes that the register has a register class assigned.</i></td></tr>
<tr><th id="683">683</th><td><i class="doc">  /// Use RegisterBankInfo::constrainGenericRegister in GlobalISel's</i></td></tr>
<tr><th id="684">684</th><td><i class="doc">  /// InstructionSelect pass and constrainRegAttrs in every other pass,</i></td></tr>
<tr><th id="685">685</th><td><i class="doc">  /// including non-select passes of GlobalISel, instead.</i></td></tr>
<tr><th id="686">686</th><td>  <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="decl" id="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="3024Reg" title='Reg' data-type='unsigned int' data-ref="3024Reg">Reg</dfn>,</td></tr>
<tr><th id="687">687</th><td>                                               <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="3025RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="3025RC">RC</dfn>,</td></tr>
<tr><th id="688">688</th><td>                                               <em>unsigned</em> <dfn class="local col6 decl" id="3026MinNumRegs" title='MinNumRegs' data-type='unsigned int' data-ref="3026MinNumRegs">MinNumRegs</dfn> = <var>0</var>);</td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td>  <i class="doc">/// Constrain the register class or the register bank of the virtual register</i></td></tr>
<tr><th id="691">691</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Reg</span> (and low-level type) to be a common subclass or a common bank of</i></td></tr>
<tr><th id="692">692</th><td><i class="doc">  /// both registers provided respectively (and a common low-level type). Do</i></td></tr>
<tr><th id="693">693</th><td><i class="doc">  /// nothing if any of the attributes (classes, banks, or low-level types) of</i></td></tr>
<tr><th id="694">694</th><td><i class="doc">  /// the registers are deemed incompatible, or if the resulting register will</i></td></tr>
<tr><th id="695">695</th><td><i class="doc">  /// have a class smaller than before and of size less than<span class="command"> \p</span> <span class="arg">MinNumRegs.</span></i></td></tr>
<tr><th id="696">696</th><td><i class="doc">  /// Return true if such register attributes exist, false otherwise.</i></td></tr>
<tr><th id="697">697</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="698">698</th><td><i class="doc">  /// <span class="command">\note</span> Use this method instead of constrainRegClass and</i></td></tr>
<tr><th id="699">699</th><td><i class="doc">  /// RegisterBankInfo::constrainGenericRegister everywhere but SelectionDAG</i></td></tr>
<tr><th id="700">700</th><td><i class="doc">  /// ISel / FastISel and GlobalISel's InstructionSelect pass respectively.</i></td></tr>
<tr><th id="701">701</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo17constrainRegAttrsEjjj" title='llvm::MachineRegisterInfo::constrainRegAttrs' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegAttrsEjjj">constrainRegAttrs</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="3027Reg" title='Reg' data-type='unsigned int' data-ref="3027Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="3028ConstrainingReg" title='ConstrainingReg' data-type='unsigned int' data-ref="3028ConstrainingReg">ConstrainingReg</dfn>,</td></tr>
<tr><th id="702">702</th><td>                         <em>unsigned</em> <dfn class="local col9 decl" id="3029MinNumRegs" title='MinNumRegs' data-type='unsigned int' data-ref="3029MinNumRegs">MinNumRegs</dfn> = <var>0</var>);</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>  <i class="doc">/// recomputeRegClass - Try to find a legal super-class of Reg's register</i></td></tr>
<tr><th id="705">705</th><td><i class="doc">  /// class that still satisfies the constraints from the instructions using</i></td></tr>
<tr><th id="706">706</th><td><i class="doc">  /// Reg.  Returns true if Reg was upgraded.</i></td></tr>
<tr><th id="707">707</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="708">708</th><td><i class="doc">  /// This method can be used after constraints have been removed from a</i></td></tr>
<tr><th id="709">709</th><td><i class="doc">  /// virtual register, for example after removing instructions or splitting</i></td></tr>
<tr><th id="710">710</th><td><i class="doc">  /// the live range.</i></td></tr>
<tr><th id="711">711</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo17recomputeRegClassEj" title='llvm::MachineRegisterInfo::recomputeRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17recomputeRegClassEj">recomputeRegClass</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="3030Reg" title='Reg' data-type='unsigned int' data-ref="3030Reg">Reg</dfn>);</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td>  <i class="doc">/// createVirtualRegister - Create and return a new virtual register in the</i></td></tr>
<tr><th id="714">714</th><td><i class="doc">  /// function with the specified register class.</i></td></tr>
<tr><th id="715">715</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="3031RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass *' data-ref="3031RegClass">RegClass</dfn>,</td></tr>
<tr><th id="716">716</th><td>                                 <a class="type" href="../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col2 decl" id="3032Name" title='Name' data-type='llvm::StringRef' data-ref="3032Name">Name</dfn> = <a class="ref fake" href="../ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>""</q>);</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>  <i class="doc">/// Create and return a new virtual register in the function with the same</i></td></tr>
<tr><th id="719">719</th><td><i class="doc">  /// attributes as the given register.</i></td></tr>
<tr><th id="720">720</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo20cloneVirtualRegisterEjNS_9StringRefE" title='llvm::MachineRegisterInfo::cloneVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo20cloneVirtualRegisterEjNS_9StringRefE">cloneVirtualRegister</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3033VReg" title='VReg' data-type='unsigned int' data-ref="3033VReg">VReg</dfn>, <a class="type" href="../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="3034Name" title='Name' data-type='llvm::StringRef' data-ref="3034Name">Name</dfn> = <a class="ref fake" href="../ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>""</q>);</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td>  <i class="doc">/// Get the low-level type of<span class="command"> \p</span> <span class="arg">Reg</span> or LLT{} if Reg is not a generic</i></td></tr>
<tr><th id="723">723</th><td><i class="doc">  /// (target independent) virtual register.</i></td></tr>
<tr><th id="724">724</th><td>  <a class="type" href="../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="3035Reg" title='Reg' data-type='unsigned int' data-ref="3035Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="725">725</th><td>    <b>if</b> (<a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#3035Reg" title='Reg' data-ref="3035Reg">Reg</a>) &amp;&amp; <a class="member" href="#llvm::MachineRegisterInfo::VRegToType" title='llvm::MachineRegisterInfo::VRegToType' data-ref="llvm::MachineRegisterInfo::VRegToType">VRegToType</a>.<a class="ref" href="../ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMap8inBoundsENT0_13argument_typeE" title='llvm::IndexedMap::inBounds' data-ref="_ZNK4llvm10IndexedMap8inBoundsENT0_13argument_typeE">inBounds</a>(<a class="local col5 ref" href="#3035Reg" title='Reg' data-ref="3035Reg">Reg</a>))</td></tr>
<tr><th id="726">726</th><td>      <b>return</b> <a class="ref fake" href="../Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="member" href="#llvm::MachineRegisterInfo::VRegToType" title='llvm::MachineRegisterInfo::VRegToType' data-ref="llvm::MachineRegisterInfo::VRegToType">VRegToType</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col5 ref" href="#3035Reg" title='Reg' data-ref="3035Reg">Reg</a>]</a>;</td></tr>
<tr><th id="727">727</th><td>    <b>return</b> <a class="type" href="../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a><a class="ref" href="../Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1Ev" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1Ev">{</a>};</td></tr>
<tr><th id="728">728</th><td>  }</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>  <i class="doc">/// Set the low-level type of<span class="command"> \p</span> <span class="arg">VReg</span> to<span class="command"> \p</span> <span class="arg">Ty.</span></i></td></tr>
<tr><th id="731">731</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo7setTypeEjNS_3LLTE" title='llvm::MachineRegisterInfo::setType' data-ref="_ZN4llvm19MachineRegisterInfo7setTypeEjNS_3LLTE">setType</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="3036VReg" title='VReg' data-type='unsigned int' data-ref="3036VReg">VReg</dfn>, <a class="type" href="../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col7 decl" id="3037Ty" title='Ty' data-type='llvm::LLT' data-ref="3037Ty">Ty</dfn>);</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td>  <i class="doc">/// Create and return a new generic virtual register with low-level</i></td></tr>
<tr><th id="734">734</th><td><i class="doc">  /// type<span class="command"> \p</span> <span class="arg">Ty.</span></i></td></tr>
<tr><th id="735">735</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE" title='llvm::MachineRegisterInfo::createGenericVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo28createGenericVirtualRegisterENS_3LLTENS_9StringRefE">createGenericVirtualRegister</dfn>(<a class="type" href="../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col8 decl" id="3038Ty" title='Ty' data-type='llvm::LLT' data-ref="3038Ty">Ty</dfn>, <a class="type" href="../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="3039Name" title='Name' data-type='llvm::StringRef' data-ref="3039Name">Name</dfn> = <a class="ref fake" href="../ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>""</q>);</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>  <i class="doc">/// Remove all types associated to virtual registers (after instruction</i></td></tr>
<tr><th id="738">738</th><td><i class="doc">  /// selection and constraining of all generic virtual registers).</i></td></tr>
<tr><th id="739">739</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo17clearVirtRegTypesEv" title='llvm::MachineRegisterInfo::clearVirtRegTypes' data-ref="_ZN4llvm19MachineRegisterInfo17clearVirtRegTypesEv">clearVirtRegTypes</dfn>();</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>  <i class="doc">/// Creates a new virtual register that has no register class, register bank</i></td></tr>
<tr><th id="742">742</th><td><i class="doc">  /// or size assigned yet. This is only allowed to be used</i></td></tr>
<tr><th id="743">743</th><td><i class="doc">  /// temporarily while constructing machine instructions. Most operations are</i></td></tr>
<tr><th id="744">744</th><td><i class="doc">  /// undefined on an incomplete register until one of setRegClass(),</i></td></tr>
<tr><th id="745">745</th><td><i class="doc">  /// setRegBank() or setSize() has been called on it.</i></td></tr>
<tr><th id="746">746</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo31createIncompleteVirtualRegisterENS_9StringRefE" title='llvm::MachineRegisterInfo::createIncompleteVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo31createIncompleteVirtualRegisterENS_9StringRefE">createIncompleteVirtualRegister</dfn>(<a class="type" href="../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col0 decl" id="3040Name" title='Name' data-type='llvm::StringRef' data-ref="3040Name">Name</dfn> = <a class="ref fake" href="../ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>""</q>);</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>  <i class="doc">/// getNumVirtRegs - Return the number of virtual registers created.</i></td></tr>
<tr><th id="749">749</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::VRegInfo" title='llvm::MachineRegisterInfo::VRegInfo' data-ref="llvm::MachineRegisterInfo::VRegInfo">VRegInfo</a>.<a class="ref" href="../ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMap4sizeEv" title='llvm::IndexedMap::size' data-ref="_ZNK4llvm10IndexedMap4sizeEv">size</a>(); }</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td>  <i class="doc">/// clearVirtRegs - Remove all virtual registers (after physreg assignment).</i></td></tr>
<tr><th id="752">752</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv" title='llvm::MachineRegisterInfo::clearVirtRegs' data-ref="_ZN4llvm19MachineRegisterInfo13clearVirtRegsEv">clearVirtRegs</dfn>();</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td>  <i class="doc">/// setRegAllocationHint - Specify a register allocation hint for the</i></td></tr>
<tr><th id="755">755</th><td><i class="doc">  /// specified virtual register. This is typically used by target, and in case</i></td></tr>
<tr><th id="756">756</th><td><i class="doc">  /// of an earlier hint it will be overwritten.</i></td></tr>
<tr><th id="757">757</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj" title='llvm::MachineRegisterInfo::setRegAllocationHint' data-ref="_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj">setRegAllocationHint</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="3041VReg" title='VReg' data-type='unsigned int' data-ref="3041VReg">VReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="3042Type" title='Type' data-type='unsigned int' data-ref="3042Type">Type</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="3043PrefReg" title='PrefReg' data-type='unsigned int' data-ref="3043PrefReg">PrefReg</dfn>) {</td></tr>
<tr><th id="758">758</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(VReg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(VReg)&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 758, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#3041VReg" title='VReg' data-ref="3041VReg">VReg</a>));</td></tr>
<tr><th id="759">759</th><td>    <a class="member" href="#llvm::MachineRegisterInfo::RegAllocHints" title='llvm::MachineRegisterInfo::RegAllocHints' data-ref="llvm::MachineRegisterInfo::RegAllocHints">RegAllocHints</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col1 ref" href="#3041VReg" title='VReg' data-ref="3041VReg">VReg</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;::first' data-ref="std::pair::first">first</a>  = <a class="local col2 ref" href="#3042Type" title='Type' data-ref="3042Type">Type</a>;</td></tr>
<tr><th id="760">760</th><td>    <a class="member" href="#llvm::MachineRegisterInfo::RegAllocHints" title='llvm::MachineRegisterInfo::RegAllocHints' data-ref="llvm::MachineRegisterInfo::RegAllocHints">RegAllocHints</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col1 ref" href="#3041VReg" title='VReg' data-ref="3041VReg">VReg</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="761">761</th><td>    <a class="member" href="#llvm::MachineRegisterInfo::RegAllocHints" title='llvm::MachineRegisterInfo::RegAllocHints' data-ref="llvm::MachineRegisterInfo::RegAllocHints">RegAllocHints</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col1 ref" href="#3041VReg" title='VReg' data-ref="3041VReg">VReg</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#3043PrefReg" title='PrefReg' data-ref="3043PrefReg">PrefReg</a>);</td></tr>
<tr><th id="762">762</th><td>  }</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>  <i class="doc">/// addRegAllocationHint - Add a register allocation hint to the hints</i></td></tr>
<tr><th id="765">765</th><td><i class="doc">  /// vector for VReg.</i></td></tr>
<tr><th id="766">766</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo20addRegAllocationHintEjj" title='llvm::MachineRegisterInfo::addRegAllocationHint' data-ref="_ZN4llvm19MachineRegisterInfo20addRegAllocationHintEjj">addRegAllocationHint</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="3044VReg" title='VReg' data-type='unsigned int' data-ref="3044VReg">VReg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="3045PrefReg" title='PrefReg' data-type='unsigned int' data-ref="3045PrefReg">PrefReg</dfn>) {</td></tr>
<tr><th id="767">767</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(VReg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(VReg)&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 767, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#3044VReg" title='VReg' data-ref="3044VReg">VReg</a>));</td></tr>
<tr><th id="768">768</th><td>    <a class="member" href="#llvm::MachineRegisterInfo::RegAllocHints" title='llvm::MachineRegisterInfo::RegAllocHints' data-ref="llvm::MachineRegisterInfo::RegAllocHints">RegAllocHints</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col4 ref" href="#3044VReg" title='VReg' data-ref="3044VReg">VReg</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#3045PrefReg" title='PrefReg' data-ref="3045PrefReg">PrefReg</a>);</td></tr>
<tr><th id="769">769</th><td>  }</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>  <i class="doc">/// Specify the preferred (target independent) register allocation hint for</i></td></tr>
<tr><th id="772">772</th><td><i class="doc">  /// the specified virtual register.</i></td></tr>
<tr><th id="773">773</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo13setSimpleHintEjj" title='llvm::MachineRegisterInfo::setSimpleHint' data-ref="_ZN4llvm19MachineRegisterInfo13setSimpleHintEjj">setSimpleHint</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="3046VReg" title='VReg' data-type='unsigned int' data-ref="3046VReg">VReg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="3047PrefReg" title='PrefReg' data-type='unsigned int' data-ref="3047PrefReg">PrefReg</dfn>) {</td></tr>
<tr><th id="774">774</th><td>    <a class="member" href="#_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj" title='llvm::MachineRegisterInfo::setRegAllocationHint' data-ref="_ZN4llvm19MachineRegisterInfo20setRegAllocationHintEjjj">setRegAllocationHint</a>(<a class="local col6 ref" href="#3046VReg" title='VReg' data-ref="3046VReg">VReg</a>, <i>/*Type=*/</i><var>0</var>, <a class="local col7 ref" href="#3047PrefReg" title='PrefReg' data-ref="3047PrefReg">PrefReg</a>);</td></tr>
<tr><th id="775">775</th><td>  }</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo15clearSimpleHintEj" title='llvm::MachineRegisterInfo::clearSimpleHint' data-ref="_ZN4llvm19MachineRegisterInfo15clearSimpleHintEj">clearSimpleHint</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="3048VReg" title='VReg' data-type='unsigned int' data-ref="3048VReg">VReg</dfn>) {</td></tr>
<tr><th id="778">778</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegAllocHints[VReg].first == 0 &amp;&amp; &quot;Expected to clear a non-target hint!&quot;) ? void (0) : __assert_fail (&quot;RegAllocHints[VReg].first == 0 &amp;&amp; \&quot;Expected to clear a non-target hint!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 779, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="member" href="#llvm::MachineRegisterInfo::RegAllocHints" title='llvm::MachineRegisterInfo::RegAllocHints' data-ref="llvm::MachineRegisterInfo::RegAllocHints">RegAllocHints</a>[<a class="local col8 ref" href="#3048VReg" title='VReg' data-ref="3048VReg">VReg</a>].<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;::first' data-ref="std::pair::first">first</a> == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="779">779</th><td>            <q>"Expected to clear a non-target hint!"</q>);</td></tr>
<tr><th id="780">780</th><td>    <a class="member" href="#llvm::MachineRegisterInfo::RegAllocHints" title='llvm::MachineRegisterInfo::RegAllocHints' data-ref="llvm::MachineRegisterInfo::RegAllocHints">RegAllocHints</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col8 ref" href="#3048VReg" title='VReg' data-ref="3048VReg">VReg</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="781">781</th><td>  }</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td>  <i class="doc">/// getRegAllocationHint - Return the register allocation hint for the</i></td></tr>
<tr><th id="784">784</th><td><i class="doc">  /// specified virtual register. If there are many hints, this returns the</i></td></tr>
<tr><th id="785">785</th><td><i class="doc">  /// one with the greatest weight.</i></td></tr>
<tr><th id="786">786</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="787">787</th><td>  <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo20getRegAllocationHintEj" title='llvm::MachineRegisterInfo::getRegAllocationHint' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegAllocationHintEj">getRegAllocationHint</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="3049VReg" title='VReg' data-type='unsigned int' data-ref="3049VReg">VReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="788">788</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(VReg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(VReg)&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 788, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#3049VReg" title='VReg' data-ref="3049VReg">VReg</a>));</td></tr>
<tr><th id="789">789</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="3050BestHint" title='BestHint' data-type='unsigned int' data-ref="3050BestHint">BestHint</dfn> = (<a class="member" href="#llvm::MachineRegisterInfo::RegAllocHints" title='llvm::MachineRegisterInfo::RegAllocHints' data-ref="llvm::MachineRegisterInfo::RegAllocHints">RegAllocHints</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col9 ref" href="#3049VReg" title='VReg' data-ref="3049VReg">VReg</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() ?</td></tr>
<tr><th id="790">790</th><td>                         <a class="member" href="#llvm::MachineRegisterInfo::RegAllocHints" title='llvm::MachineRegisterInfo::RegAllocHints' data-ref="llvm::MachineRegisterInfo::RegAllocHints">RegAllocHints</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col9 ref" href="#3049VReg" title='VReg' data-ref="3049VReg">VReg</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;::second' data-ref="std::pair::second">second</a><a class="ref" href="../ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a> : <var>0</var>);</td></tr>
<tr><th id="791">791</th><td>    <b>return</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1ERKT_OT_" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKT_OT_">(</a><a class="member" href="#llvm::MachineRegisterInfo::RegAllocHints" title='llvm::MachineRegisterInfo::RegAllocHints' data-ref="llvm::MachineRegisterInfo::RegAllocHints">RegAllocHints</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col9 ref" href="#3049VReg" title='VReg' data-ref="3049VReg">VReg</a>]</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;::first' data-ref="std::pair::first">first</a>, <a class="local col0 ref" href="#3050BestHint" title='BestHint' data-ref="3050BestHint">BestHint</a>);</td></tr>
<tr><th id="792">792</th><td>  }</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>  <i class="doc">/// getSimpleHint - same as getRegAllocationHint except it will only return</i></td></tr>
<tr><th id="795">795</th><td><i class="doc">  /// a target independent hint.</i></td></tr>
<tr><th id="796">796</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo13getSimpleHintEj" title='llvm::MachineRegisterInfo::getSimpleHint' data-ref="_ZNK4llvm19MachineRegisterInfo13getSimpleHintEj">getSimpleHint</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="3051VReg" title='VReg' data-type='unsigned int' data-ref="3051VReg">VReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="797">797</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(VReg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(VReg)&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 797, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#3051VReg" title='VReg' data-ref="3051VReg">VReg</a>));</td></tr>
<tr><th id="798">798</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="local col2 decl" id="3052Hint" title='Hint' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="3052Hint">Hint</dfn> = <a class="member" href="#_ZNK4llvm19MachineRegisterInfo20getRegAllocationHintEj" title='llvm::MachineRegisterInfo::getRegAllocationHint' data-ref="_ZNK4llvm19MachineRegisterInfo20getRegAllocationHintEj">getRegAllocationHint</a>(<a class="local col1 ref" href="#3051VReg" title='VReg' data-ref="3051VReg">VReg</a>);</td></tr>
<tr><th id="799">799</th><td>    <b>return</b> <a class="local col2 ref" href="#3052Hint" title='Hint' data-ref="3052Hint">Hint</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a> ? <var>0</var> : <a class="local col2 ref" href="#3052Hint" title='Hint' data-ref="3052Hint">Hint</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="800">800</th><td>  }</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td>  <i class="doc">/// getRegAllocationHints - Return a reference to the vector of all</i></td></tr>
<tr><th id="803">803</th><td><i class="doc">  /// register allocation hints for VReg.</i></td></tr>
<tr><th id="804">804</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt;&gt;</td></tr>
<tr><th id="805">805</th><td>  &amp;<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo21getRegAllocationHintsEj" title='llvm::MachineRegisterInfo::getRegAllocationHints' data-ref="_ZNK4llvm19MachineRegisterInfo21getRegAllocationHintsEj">getRegAllocationHints</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3053VReg" title='VReg' data-type='unsigned int' data-ref="3053VReg">VReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="806">806</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(VReg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(VReg)&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 806, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#3053VReg" title='VReg' data-ref="3053VReg">VReg</a>));</td></tr>
<tr><th id="807">807</th><td>    <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::RegAllocHints" title='llvm::MachineRegisterInfo::RegAllocHints' data-ref="llvm::MachineRegisterInfo::RegAllocHints">RegAllocHints</a><a class="ref" href="../ADT/IndexedMap.h.html#_ZNK4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-ref="_ZNK4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col3 ref" href="#3053VReg" title='VReg' data-ref="3053VReg">VReg</a>]</a>;</td></tr>
<tr><th id="808">808</th><td>  }</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td>  <i class="doc">/// markUsesInDebugValueAsUndef - Mark every DBG_VALUE referencing the</i></td></tr>
<tr><th id="811">811</th><td><i class="doc">  /// specified register as undefined which causes the DBG_VALUE to be</i></td></tr>
<tr><th id="812">812</th><td><i class="doc">  /// deleted during LiveDebugVariables analysis.</i></td></tr>
<tr><th id="813">813</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm19MachineRegisterInfo27markUsesInDebugValueAsUndefEj" title='llvm::MachineRegisterInfo::markUsesInDebugValueAsUndef' data-ref="_ZNK4llvm19MachineRegisterInfo27markUsesInDebugValueAsUndefEj">markUsesInDebugValueAsUndef</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="3054Reg" title='Reg' data-type='unsigned int' data-ref="3054Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>  <i class="doc">/// Return true if the specified register is modified in this function.</i></td></tr>
<tr><th id="816">816</th><td><i class="doc">  /// This checks that no defining machine operands exist for the register or</i></td></tr>
<tr><th id="817">817</th><td><i class="doc">  /// any of its aliases. Definitions found on functions marked noreturn are</i></td></tr>
<tr><th id="818">818</th><td><i class="doc">  /// ignored, to consider them pass 'true' for optional parameter</i></td></tr>
<tr><th id="819">819</th><td><i class="doc">  /// SkipNoReturnDef. The register is also considered modified when it is set</i></td></tr>
<tr><th id="820">820</th><td><i class="doc">  /// in the UsedPhysRegMask.</i></td></tr>
<tr><th id="821">821</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19MachineRegisterInfo17isPhysRegModifiedEjb" title='llvm::MachineRegisterInfo::isPhysRegModified' data-ref="_ZNK4llvm19MachineRegisterInfo17isPhysRegModifiedEjb">isPhysRegModified</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="3055PhysReg" title='PhysReg' data-type='unsigned int' data-ref="3055PhysReg">PhysReg</dfn>, <em>bool</em> <dfn class="local col6 decl" id="3056SkipNoReturnDef" title='SkipNoReturnDef' data-type='bool' data-ref="3056SkipNoReturnDef">SkipNoReturnDef</dfn> = <b>false</b>) <em>const</em>;</td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td>  <i class="doc">/// Return true if the specified register is modified or read in this</i></td></tr>
<tr><th id="824">824</th><td><i class="doc">  /// function. This checks that no machine operands exist for the register or</i></td></tr>
<tr><th id="825">825</th><td><i class="doc">  /// any of its aliases. The register is also considered used when it is set</i></td></tr>
<tr><th id="826">826</th><td><i class="doc">  /// in the UsedPhysRegMask.</i></td></tr>
<tr><th id="827">827</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedEj" title='llvm::MachineRegisterInfo::isPhysRegUsed' data-ref="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedEj">isPhysRegUsed</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="3057PhysReg" title='PhysReg' data-type='unsigned int' data-ref="3057PhysReg">PhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>  <i class="doc">/// addPhysRegsUsedFromRegMask - Mark any registers not in RegMask as used.</i></td></tr>
<tr><th id="830">830</th><td><i class="doc">  /// This corresponds to the bit mask attached to register mask operands.</i></td></tr>
<tr><th id="831">831</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo26addPhysRegsUsedFromRegMaskEPKj" title='llvm::MachineRegisterInfo::addPhysRegsUsedFromRegMask' data-ref="_ZN4llvm19MachineRegisterInfo26addPhysRegsUsedFromRegMaskEPKj">addPhysRegsUsedFromRegMask</dfn>(<em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col8 decl" id="3058RegMask" title='RegMask' data-type='const uint32_t *' data-ref="3058RegMask">RegMask</dfn>) {</td></tr>
<tr><th id="832">832</th><td>    <a class="member" href="#llvm::MachineRegisterInfo::UsedPhysRegMask" title='llvm::MachineRegisterInfo::UsedPhysRegMask' data-ref="llvm::MachineRegisterInfo::UsedPhysRegMask">UsedPhysRegMask</a>.<a class="ref" href="../ADT/BitVector.h.html#_ZN4llvm9BitVector16setBitsNotInMaskEPKjj" title='llvm::BitVector::setBitsNotInMask' data-ref="_ZN4llvm9BitVector16setBitsNotInMaskEPKjj">setBitsNotInMask</a>(<a class="local col8 ref" href="#3058RegMask" title='RegMask' data-ref="3058RegMask">RegMask</a>);</td></tr>
<tr><th id="833">833</th><td>  }</td></tr>
<tr><th id="834">834</th><td></td></tr>
<tr><th id="835">835</th><td>  <em>const</em> <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo19getUsedPhysRegsMaskEv" title='llvm::MachineRegisterInfo::getUsedPhysRegsMask' data-ref="_ZNK4llvm19MachineRegisterInfo19getUsedPhysRegsMaskEv">getUsedPhysRegsMask</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::UsedPhysRegMask" title='llvm::MachineRegisterInfo::UsedPhysRegMask' data-ref="llvm::MachineRegisterInfo::UsedPhysRegMask">UsedPhysRegMask</a>; }</td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="838">838</th><td><i>  // Reserved Register Info</i></td></tr>
<tr><th id="839">839</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="840">840</th><td><i>  //</i></td></tr>
<tr><th id="841">841</th><td><i>  // The set of reserved registers must be invariant during register</i></td></tr>
<tr><th id="842">842</th><td><i>  // allocation.  For example, the target cannot suddenly decide it needs a</i></td></tr>
<tr><th id="843">843</th><td><i>  // frame pointer when the register allocator has already used the frame</i></td></tr>
<tr><th id="844">844</th><td><i>  // pointer register for something else.</i></td></tr>
<tr><th id="845">845</th><td><i>  //</i></td></tr>
<tr><th id="846">846</th><td><i>  // These methods can be used by target hooks like hasFP() to avoid changing</i></td></tr>
<tr><th id="847">847</th><td><i>  // the reserved register set during register allocation.</i></td></tr>
<tr><th id="848">848</th><td><i></i></td></tr>
<tr><th id="849">849</th><td><i>  /// freezeReservedRegs - Called by the register allocator to freeze the set</i></td></tr>
<tr><th id="850">850</th><td><i>  /// of reserved registers before allocation begins.</i></td></tr>
<tr><th id="851">851</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo18freezeReservedRegsERKNS_15MachineFunctionE" title='llvm::MachineRegisterInfo::freezeReservedRegs' data-ref="_ZN4llvm19MachineRegisterInfo18freezeReservedRegsERKNS_15MachineFunctionE">freezeReservedRegs</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>&amp;);</td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td>  <i class="doc">/// reservedRegsFrozen - Returns true after freezeReservedRegs() was called</i></td></tr>
<tr><th id="854">854</th><td><i class="doc">  /// to ensure the set of reserved registers stays constant.</i></td></tr>
<tr><th id="855">855</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo18reservedRegsFrozenEv" title='llvm::MachineRegisterInfo::reservedRegsFrozen' data-ref="_ZNK4llvm19MachineRegisterInfo18reservedRegsFrozenEv">reservedRegsFrozen</dfn>() <em>const</em> {</td></tr>
<tr><th id="856">856</th><td>    <b>return</b> !<a class="member" href="#llvm::MachineRegisterInfo::ReservedRegs" title='llvm::MachineRegisterInfo::ReservedRegs' data-ref="llvm::MachineRegisterInfo::ReservedRegs">ReservedRegs</a>.<a class="ref" href="../ADT/BitVector.h.html#_ZNK4llvm9BitVector5emptyEv" title='llvm::BitVector::empty' data-ref="_ZNK4llvm9BitVector5emptyEv">empty</a>();</td></tr>
<tr><th id="857">857</th><td>  }</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td>  <i class="doc">/// canReserveReg - Returns true if PhysReg can be used as a reserved</i></td></tr>
<tr><th id="860">860</th><td><i class="doc">  /// register.  Any register can be reserved before freezeReservedRegs() is</i></td></tr>
<tr><th id="861">861</th><td><i class="doc">  /// called.</i></td></tr>
<tr><th id="862">862</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo13canReserveRegEj" title='llvm::MachineRegisterInfo::canReserveReg' data-ref="_ZNK4llvm19MachineRegisterInfo13canReserveRegEj">canReserveReg</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="3059PhysReg" title='PhysReg' data-type='unsigned int' data-ref="3059PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="863">863</th><td>    <b>return</b> !<a class="member" href="#_ZNK4llvm19MachineRegisterInfo18reservedRegsFrozenEv" title='llvm::MachineRegisterInfo::reservedRegsFrozen' data-ref="_ZNK4llvm19MachineRegisterInfo18reservedRegsFrozenEv">reservedRegsFrozen</a>() || <a class="member" href="#llvm::MachineRegisterInfo::ReservedRegs" title='llvm::MachineRegisterInfo::ReservedRegs' data-ref="llvm::MachineRegisterInfo::ReservedRegs">ReservedRegs</a>.<a class="ref" href="../ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col9 ref" href="#3059PhysReg" title='PhysReg' data-ref="3059PhysReg">PhysReg</a>);</td></tr>
<tr><th id="864">864</th><td>  }</td></tr>
<tr><th id="865">865</th><td></td></tr>
<tr><th id="866">866</th><td>  <i class="doc">/// getReservedRegs - Returns a reference to the frozen set of reserved</i></td></tr>
<tr><th id="867">867</th><td><i class="doc">  /// registers. This method should always be preferred to calling</i></td></tr>
<tr><th id="868">868</th><td><i class="doc">  /// TRI::getReservedRegs() when possible.</i></td></tr>
<tr><th id="869">869</th><td>  <em>const</em> <a class="type" href="../ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo15getReservedRegsEv" title='llvm::MachineRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm19MachineRegisterInfo15getReservedRegsEv">getReservedRegs</dfn>() <em>const</em> {</td></tr>
<tr><th id="870">870</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (reservedRegsFrozen() &amp;&amp; &quot;Reserved registers haven&apos;t been frozen yet. &quot; &quot;Use TRI::getReservedRegs().&quot;) ? void (0) : __assert_fail (&quot;reservedRegsFrozen() &amp;&amp; \&quot;Reserved registers haven&apos;t been frozen yet. \&quot; \&quot;Use TRI::getReservedRegs().\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 872, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm19MachineRegisterInfo18reservedRegsFrozenEv" title='llvm::MachineRegisterInfo::reservedRegsFrozen' data-ref="_ZNK4llvm19MachineRegisterInfo18reservedRegsFrozenEv">reservedRegsFrozen</a>() &amp;&amp;</td></tr>
<tr><th id="871">871</th><td>           <q>"Reserved registers haven't been frozen yet. "</q></td></tr>
<tr><th id="872">872</th><td>           <q>"Use TRI::getReservedRegs()."</q>);</td></tr>
<tr><th id="873">873</th><td>    <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::ReservedRegs" title='llvm::MachineRegisterInfo::ReservedRegs' data-ref="llvm::MachineRegisterInfo::ReservedRegs">ReservedRegs</a>;</td></tr>
<tr><th id="874">874</th><td>  }</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td>  <i class="doc">/// isReserved - Returns true when PhysReg is a reserved register.</i></td></tr>
<tr><th id="877">877</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="878">878</th><td><i class="doc">  /// Reserved registers may belong to an allocatable register class, but the</i></td></tr>
<tr><th id="879">879</th><td><i class="doc">  /// target has explicitly requested that they are not used.</i></td></tr>
<tr><th id="880">880</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="3060PhysReg" title='PhysReg' data-type='unsigned int' data-ref="3060PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="881">881</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm19MachineRegisterInfo15getReservedRegsEv" title='llvm::MachineRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm19MachineRegisterInfo15getReservedRegsEv">getReservedRegs</a>().<a class="ref" href="../ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col0 ref" href="#3060PhysReg" title='PhysReg' data-ref="3060PhysReg">PhysReg</a>);</td></tr>
<tr><th id="882">882</th><td>  }</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td>  <i class="doc">/// Returns true when the given register unit is considered reserved.</i></td></tr>
<tr><th id="885">885</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="886">886</th><td><i class="doc">  /// Register units are considered reserved when for at least one of their</i></td></tr>
<tr><th id="887">887</th><td><i class="doc">  /// root registers, the root register and all super registers are reserved.</i></td></tr>
<tr><th id="888">888</th><td><i class="doc">  /// This currently iterates the register hierarchy and may be slower than</i></td></tr>
<tr><th id="889">889</th><td><i class="doc">  /// expected.</i></td></tr>
<tr><th id="890">890</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19MachineRegisterInfo17isReservedRegUnitEj" title='llvm::MachineRegisterInfo::isReservedRegUnit' data-ref="_ZNK4llvm19MachineRegisterInfo17isReservedRegUnitEj">isReservedRegUnit</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="3061Unit" title='Unit' data-type='unsigned int' data-ref="3061Unit">Unit</dfn>) <em>const</em>;</td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td>  <i class="doc">/// isAllocatable - Returns true when PhysReg belongs to an allocatable</i></td></tr>
<tr><th id="893">893</th><td><i class="doc">  /// register class and it hasn't been reserved.</i></td></tr>
<tr><th id="894">894</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="895">895</th><td><i class="doc">  /// Allocatable registers may show up in the allocation order of some virtual</i></td></tr>
<tr><th id="896">896</th><td><i class="doc">  /// register, so a register allocator needs to track its liveness and</i></td></tr>
<tr><th id="897">897</th><td><i class="doc">  /// availability.</i></td></tr>
<tr><th id="898">898</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="3062PhysReg" title='PhysReg' data-type='unsigned int' data-ref="3062PhysReg">PhysReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="899">899</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>()-&gt;<a class="ref" href="TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20isInAllocatableClassEj" title='llvm::TargetRegisterInfo::isInAllocatableClass' data-ref="_ZNK4llvm18TargetRegisterInfo20isInAllocatableClassEj">isInAllocatableClass</a>(<a class="local col2 ref" href="#3062PhysReg" title='PhysReg' data-ref="3062PhysReg">PhysReg</a>) &amp;&amp;</td></tr>
<tr><th id="900">900</th><td>      !<a class="member" href="#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col2 ref" href="#3062PhysReg" title='PhysReg' data-ref="3062PhysReg">PhysReg</a>);</td></tr>
<tr><th id="901">901</th><td>  }</td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td>  <i>//===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="904">904</th><td><i>  // LiveIn Management</i></td></tr>
<tr><th id="905">905</th><td><i>  //===--------------------------------------------------------------------===//</i></td></tr>
<tr><th id="906">906</th><td><i></i></td></tr>
<tr><th id="907">907</th><td><i>  /// addLiveIn - Add the specified register as a live-in.  Note that it</i></td></tr>
<tr><th id="908">908</th><td><i>  /// is an error to add the same register to the same set more than once.</i></td></tr>
<tr><th id="909">909</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo9addLiveInEjj" title='llvm::MachineRegisterInfo::addLiveIn' data-ref="_ZN4llvm19MachineRegisterInfo9addLiveInEjj">addLiveIn</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3063Reg" title='Reg' data-type='unsigned int' data-ref="3063Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="3064vreg" title='vreg' data-type='unsigned int' data-ref="3064vreg">vreg</dfn> = <var>0</var>) {</td></tr>
<tr><th id="910">910</th><td>    <a class="member" href="#llvm::MachineRegisterInfo::LiveIns" title='llvm::MachineRegisterInfo::LiveIns' data-ref="llvm::MachineRegisterInfo::LiveIns">LiveIns</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col3 ref" href="#3063Reg" title='Reg' data-ref="3063Reg">Reg</a></span>, <span class='refarg'><a class="local col4 ref" href="#3064vreg" title='vreg' data-ref="3064vreg">vreg</a></span>));</td></tr>
<tr><th id="911">911</th><td>  }</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>  <i>// Iteration support for the live-ins set.  It's kept in sorted order</i></td></tr>
<tr><th id="914">914</th><td><i>  // by register number.</i></td></tr>
<tr><th id="915">915</th><td>  <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::livein_iterator" title='llvm::MachineRegisterInfo::livein_iterator' data-type='std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;::const_iterator' data-ref="llvm::MachineRegisterInfo::livein_iterator">livein_iterator</dfn> =</td></tr>
<tr><th id="916">916</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>,<em>unsigned</em>&gt;&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{std::pair{unsignedint,unsignedint},std::allocator{std::pair{unsignedint,unsignedint}}}::const_iterator" title='std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt;, std::allocator&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt; &gt;::const_iterator' data-type='__gnu_cxx::__normal_iterator&lt;const_pointer, vector&lt;pair&lt;unsigned int, unsigned int&gt;, allocator&lt;pair&lt;unsigned int, unsigned int&gt; &gt; &gt; &gt;' data-ref="std::vector{std::pair{unsignedint,unsignedint},std::allocator{std::pair{unsignedint,unsignedint}}}::const_iterator">const_iterator</a>;</td></tr>
<tr><th id="917">917</th><td>  <a class="typedef" href="#llvm::MachineRegisterInfo::livein_iterator" title='llvm::MachineRegisterInfo::livein_iterator' data-type='std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;::const_iterator' data-ref="llvm::MachineRegisterInfo::livein_iterator">livein_iterator</a> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo12livein_beginEv" title='llvm::MachineRegisterInfo::livein_begin' data-ref="_ZNK4llvm19MachineRegisterInfo12livein_beginEv">livein_begin</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::LiveIns" title='llvm::MachineRegisterInfo::LiveIns' data-ref="llvm::MachineRegisterInfo::LiveIns">LiveIns</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNKSt6vector5beginEv">begin</a>(); }</td></tr>
<tr><th id="918">918</th><td>  <a class="typedef" href="#llvm::MachineRegisterInfo::livein_iterator" title='llvm::MachineRegisterInfo::livein_iterator' data-type='std::vector&lt;std::pair&lt;unsigned int, unsigned int&gt; &gt;::const_iterator' data-ref="llvm::MachineRegisterInfo::livein_iterator">livein_iterator</a> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo10livein_endEv" title='llvm::MachineRegisterInfo::livein_end' data-ref="_ZNK4llvm19MachineRegisterInfo10livein_endEv">livein_end</dfn>()   <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::LiveIns" title='llvm::MachineRegisterInfo::LiveIns' data-ref="llvm::MachineRegisterInfo::LiveIns">LiveIns</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector3endEv" title='std::vector::end' data-ref="_ZNKSt6vector3endEv">end</a>(); }</td></tr>
<tr><th id="919">919</th><td>  <em>bool</em>            <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo12livein_emptyEv" title='llvm::MachineRegisterInfo::livein_empty' data-ref="_ZNK4llvm19MachineRegisterInfo12livein_emptyEv">livein_empty</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::LiveIns" title='llvm::MachineRegisterInfo::LiveIns' data-ref="llvm::MachineRegisterInfo::LiveIns">LiveIns</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>(); }</td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td>  <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;&gt; <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo7liveinsEv" title='llvm::MachineRegisterInfo::liveins' data-ref="_ZNK4llvm19MachineRegisterInfo7liveinsEv">liveins</dfn>() <em>const</em> {</td></tr>
<tr><th id="922">922</th><td>    <b>return</b> <a class="ref fake" href="../ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="#llvm::MachineRegisterInfo::LiveIns" title='llvm::MachineRegisterInfo::LiveIns' data-ref="llvm::MachineRegisterInfo::LiveIns">LiveIns</a>;</td></tr>
<tr><th id="923">923</th><td>  }</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19MachineRegisterInfo8isLiveInEj" title='llvm::MachineRegisterInfo::isLiveIn' data-ref="_ZNK4llvm19MachineRegisterInfo8isLiveInEj">isLiveIn</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="3065Reg" title='Reg' data-type='unsigned int' data-ref="3065Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="926">926</th><td></td></tr>
<tr><th id="927">927</th><td>  <i class="doc">/// getLiveInPhysReg - If VReg is a live-in virtual register, return the</i></td></tr>
<tr><th id="928">928</th><td><i class="doc">  /// corresponding live-in physical register.</i></td></tr>
<tr><th id="929">929</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm19MachineRegisterInfo16getLiveInPhysRegEj" title='llvm::MachineRegisterInfo::getLiveInPhysReg' data-ref="_ZNK4llvm19MachineRegisterInfo16getLiveInPhysRegEj">getLiveInPhysReg</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="3066VReg" title='VReg' data-type='unsigned int' data-ref="3066VReg">VReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td>  <i class="doc">/// getLiveInVirtReg - If PReg is a live-in physical register, return the</i></td></tr>
<tr><th id="932">932</th><td><i class="doc">  /// corresponding live-in physical register.</i></td></tr>
<tr><th id="933">933</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm19MachineRegisterInfo16getLiveInVirtRegEj" title='llvm::MachineRegisterInfo::getLiveInVirtReg' data-ref="_ZNK4llvm19MachineRegisterInfo16getLiveInVirtRegEj">getLiveInVirtReg</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="3067PReg" title='PReg' data-type='unsigned int' data-ref="3067PReg">PReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td>  <i class="doc">/// EmitLiveInCopies - Emit copies to initialize livein virtual registers</i></td></tr>
<tr><th id="936">936</th><td><i class="doc">  /// into the given entry block.</i></td></tr>
<tr><th id="937">937</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo16EmitLiveInCopiesEPNS_17MachineBasicBlockERKNS_18TargetRegisterInfoERKNS_15TargetInstrInfoE" title='llvm::MachineRegisterInfo::EmitLiveInCopies' data-ref="_ZN4llvm19MachineRegisterInfo16EmitLiveInCopiesEPNS_17MachineBasicBlockERKNS_18TargetRegisterInfoERKNS_15TargetInstrInfoE">EmitLiveInCopies</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="3068EntryMBB" title='EntryMBB' data-type='llvm::MachineBasicBlock *' data-ref="3068EntryMBB">EntryMBB</dfn>,</td></tr>
<tr><th id="938">938</th><td>                        <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col9 decl" id="3069TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="3069TRI">TRI</dfn>,</td></tr>
<tr><th id="939">939</th><td>                        <em>const</em> <a class="type" href="TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col0 decl" id="3070TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="3070TII">TII</dfn>);</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td>  <i class="doc">/// Returns a mask covering all bits that can appear in lane masks of</i></td></tr>
<tr><th id="942">942</th><td><i class="doc">  /// subregisters of the virtual register<span class="command"> @p</span> <span class="arg">Reg.</span></i></td></tr>
<tr><th id="943">943</th><td>  <a class="type" href="../MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="decl" id="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="3071Reg" title='Reg' data-type='unsigned int' data-ref="3071Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>  <i class="doc">/// defusechain_iterator - This class provides iterator support for machine</i></td></tr>
<tr><th id="946">946</th><td><i class="doc">  /// operands in the function that use or define a specific register.  If</i></td></tr>
<tr><th id="947">947</th><td><i class="doc">  /// ReturnUses is true it returns uses of registers, if ReturnDefs is true it</i></td></tr>
<tr><th id="948">948</th><td><i class="doc">  /// returns defs.  If neither are true then you are silly and it always</i></td></tr>
<tr><th id="949">949</th><td><i class="doc">  /// returns end().  If SkipDebug is true it skips uses marked Debug</i></td></tr>
<tr><th id="950">950</th><td><i class="doc">  /// when incrementing.</i></td></tr>
<tr><th id="951">951</th><td>  <b>template</b>&lt;<em>bool</em> ReturnUses, <em>bool</em> ReturnDefs, <em>bool</em> SkipDebug,</td></tr>
<tr><th id="952">952</th><td>           <em>bool</em> ByOperand, <em>bool</em> ByInstr, <em>bool</em> ByBundle&gt;</td></tr>
<tr><th id="953">953</th><td>  <b>class</b> <dfn class="type def" id="llvm::MachineRegisterInfo::defusechain_iterator" title='llvm::MachineRegisterInfo::defusechain_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_iterator">defusechain_iterator</dfn></td></tr>
<tr><th id="954">954</th><td>    : <b>public</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::iterator" title='std::iterator' data-ref="std::iterator">iterator</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::forward_iterator_tag" title='std::forward_iterator_tag' data-ref="std::forward_iterator_tag">forward_iterator_tag</a>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>, <span class='typedef' title='ptrdiff_t' data-type='long' data-ref="ptrdiff_t">ptrdiff_t</span>&gt; {</td></tr>
<tr><th id="955">955</th><td>    <b>friend</b> <b>class</b> <a class="type" href="#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td>    <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="decl" id="llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="958">958</th><td></td></tr>
<tr><th id="959">959</th><td>    <b>explicit</b> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1EPNS_14MachineOperandE">defusechain_iterator</dfn>(<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="3072op" title='op' data-type='llvm::MachineOperand *' data-ref="3072op">op</dfn>) : <a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a>(<a class="local col2 ref" href="#3072op" title='op' data-ref="3072op">op</a>) {</td></tr>
<tr><th id="960">960</th><td>      <i>// If the first node isn't one we're interested in, advance to one that</i></td></tr>
<tr><th id="961">961</th><td><i>      // we are interested in.</i></td></tr>
<tr><th id="962">962</th><td>      <b>if</b> (<a class="local col2 ref" href="#3072op" title='op' data-ref="3072op">op</a>) {</td></tr>
<tr><th id="963">963</th><td>        <b>if</b> ((!<a class="tu member" href="#llvm::MachineRegisterInfo::defusechain_iterator::ReturnUses" title='llvm::MachineRegisterInfo::defusechain_iterator::ReturnUses' data-use='r' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::ReturnUses">ReturnUses</a> &amp;&amp; <a class="local col2 ref" href="#3072op" title='op' data-ref="3072op">op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) ||</td></tr>
<tr><th id="964">964</th><td>            (!<a class="tu member" href="#llvm::MachineRegisterInfo::defusechain_iterator::ReturnDefs" title='llvm::MachineRegisterInfo::defusechain_iterator::ReturnDefs' data-use='r' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::ReturnDefs">ReturnDefs</a> &amp;&amp; <a class="local col2 ref" href="#3072op" title='op' data-ref="3072op">op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) ||</td></tr>
<tr><th id="965">965</th><td>            (<a class="tu member" href="#llvm::MachineRegisterInfo::defusechain_iterator::SkipDebug" title='llvm::MachineRegisterInfo::defusechain_iterator::SkipDebug' data-use='r' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::SkipDebug">SkipDebug</a> &amp;&amp; <a class="local col2 ref" href="#3072op" title='op' data-ref="3072op">op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>()))</td></tr>
<tr><th id="966">966</th><td>          <a class="member" href="#_ZN4llvm19MachineRegisterInfo20defusechain_iterator7advanceEv" title='llvm::MachineRegisterInfo::defusechain_iterator::advance' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iterator7advanceEv">advance</a>();</td></tr>
<tr><th id="967">967</th><td>      }</td></tr>
<tr><th id="968">968</th><td>    }</td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo20defusechain_iterator7advanceEv" title='llvm::MachineRegisterInfo::defusechain_iterator::advance' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iterator7advanceEv">advance</dfn>() {</td></tr>
<tr><th id="971">971</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op &amp;&amp; &quot;Cannot increment end iterator!&quot;) ? void (0) : __assert_fail (&quot;Op &amp;&amp; \&quot;Cannot increment end iterator!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 971, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a> &amp;&amp; <q>"Cannot increment end iterator!"</q>);</td></tr>
<tr><th id="972">972</th><td>      <a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a> = <a class="ref" href="#_ZN4llvm19MachineRegisterInfo20getNextOperandForRegEPKNS_14MachineOperandE" title='llvm::MachineRegisterInfo::getNextOperandForReg' data-ref="_ZN4llvm19MachineRegisterInfo20getNextOperandForRegEPKNS_14MachineOperandE">getNextOperandForReg</a>(<a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a>);</td></tr>
<tr><th id="973">973</th><td></td></tr>
<tr><th id="974">974</th><td>      <i>// All defs come before the uses, so stop def_iterator early.</i></td></tr>
<tr><th id="975">975</th><td>      <b>if</b> (!<a class="tu member" href="#llvm::MachineRegisterInfo::defusechain_iterator::ReturnUses" title='llvm::MachineRegisterInfo::defusechain_iterator::ReturnUses' data-use='r' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::ReturnUses">ReturnUses</a>) {</td></tr>
<tr><th id="976">976</th><td>        <b>if</b> (<a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a>) {</td></tr>
<tr><th id="977">977</th><td>          <b>if</b> (<a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="978">978</th><td>            <a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a> = <b>nullptr</b>;</td></tr>
<tr><th id="979">979</th><td>          <b>else</b></td></tr>
<tr><th id="980">980</th><td>            <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Op-&gt;isDebug() &amp;&amp; &quot;Can&apos;t have debug defs&quot;) ? void (0) : __assert_fail (&quot;!Op-&gt;isDebug() &amp;&amp; \&quot;Can&apos;t have debug defs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 980, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>() &amp;&amp; <q>"Can't have debug defs"</q>);</td></tr>
<tr><th id="981">981</th><td>        }</td></tr>
<tr><th id="982">982</th><td>      } <b>else</b> {</td></tr>
<tr><th id="983">983</th><td>        <i>// If this is an operand we don't care about, skip it.</i></td></tr>
<tr><th id="984">984</th><td>        <b>while</b> (<a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a> &amp;&amp; ((!<a class="tu member" href="#llvm::MachineRegisterInfo::defusechain_iterator::ReturnDefs" title='llvm::MachineRegisterInfo::defusechain_iterator::ReturnDefs' data-use='r' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::ReturnDefs">ReturnDefs</a> &amp;&amp; <a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) ||</td></tr>
<tr><th id="985">985</th><td>                      (<a class="tu member" href="#llvm::MachineRegisterInfo::defusechain_iterator::SkipDebug" title='llvm::MachineRegisterInfo::defusechain_iterator::SkipDebug' data-use='r' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::SkipDebug">SkipDebug</a> &amp;&amp; <a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>())))</td></tr>
<tr><th id="986">986</th><td>          <a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a> = <a class="ref" href="#_ZN4llvm19MachineRegisterInfo20getNextOperandForRegEPKNS_14MachineOperandE" title='llvm::MachineRegisterInfo::getNextOperandForReg' data-ref="_ZN4llvm19MachineRegisterInfo20getNextOperandForRegEPKNS_14MachineOperandE">getNextOperandForReg</a>(<a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a>);</td></tr>
<tr><th id="987">987</th><td>      }</td></tr>
<tr><th id="988">988</th><td>    }</td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td>  <b>public</b>:</td></tr>
<tr><th id="991">991</th><td>    <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::defusechain_iterator::reference" title='llvm::MachineRegisterInfo::defusechain_iterator::reference' data-type='std::iterator&lt;std::forward_iterator_tag, MachineInstr, ptrdiff_t&gt;::reference' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::reference">reference</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::iterator" title='std::iterator' data-ref="std::iterator">iterator</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::forward_iterator_tag" title='std::forward_iterator_tag' data-ref="std::forward_iterator_tag">forward_iterator_tag</a>,</td></tr>
<tr><th id="992">992</th><td>                                    <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>, <span class='typedef' title='ptrdiff_t' data-type='long' data-ref="ptrdiff_t">ptrdiff_t</span>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::iterator{std::forward_iterator_tag,llvm::MachineInstr,long,llvm::MachineInstr*,llvm::MachineInstr&amp;}::reference" title='std::iterator&lt;std::forward_iterator_tag, llvm::MachineInstr, long, llvm::MachineInstr *, llvm::MachineInstr &amp;&gt;::reference' data-type='llvm::MachineInstr &amp;' data-ref="std::iterator{std::forward_iterator_tag,llvm::MachineInstr,long,llvm::MachineInstr*,llvm::MachineInstr&amp;}::reference">reference</a>;</td></tr>
<tr><th id="993">993</th><td>    <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::defusechain_iterator::pointer" title='llvm::MachineRegisterInfo::defusechain_iterator::pointer' data-type='std::iterator&lt;std::forward_iterator_tag, MachineInstr, ptrdiff_t&gt;::pointer' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::pointer">pointer</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::iterator" title='std::iterator' data-ref="std::iterator">iterator</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::forward_iterator_tag" title='std::forward_iterator_tag' data-ref="std::forward_iterator_tag">forward_iterator_tag</a>,</td></tr>
<tr><th id="994">994</th><td>                                  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>, <span class='typedef' title='ptrdiff_t' data-type='long' data-ref="ptrdiff_t">ptrdiff_t</span>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::iterator{std::forward_iterator_tag,llvm::MachineInstr,long,llvm::MachineInstr*,llvm::MachineInstr&amp;}::pointer" title='std::iterator&lt;std::forward_iterator_tag, llvm::MachineInstr, long, llvm::MachineInstr *, llvm::MachineInstr &amp;&gt;::pointer' data-type='llvm::MachineInstr *' data-ref="std::iterator{std::forward_iterator_tag,llvm::MachineInstr,long,llvm::MachineInstr*,llvm::MachineInstr&amp;}::pointer">pointer</a>;</td></tr>
<tr><th id="995">995</th><td></td></tr>
<tr><th id="996">996</th><td>    <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1Ev" title='llvm::MachineRegisterInfo::defusechain_iterator::defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorC1Ev">defusechain_iterator</dfn>() = <b>default</b>;</td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE"><b>operator</b>==</dfn>(<em>const</em> defusechain_iterator &amp;<dfn class="local col3 decl" id="3073x" title='x' data-type='const defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt; &amp;' data-ref="3073x">x</dfn>) <em>const</em> {</td></tr>
<tr><th id="999">999</th><td>      <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a> == <a class="local col3 ref" href="#3073x" title='x' data-ref="3073x">x</a>.Op;</td></tr>
<tr><th id="1000">1000</th><td>    }</td></tr>
<tr><th id="1001">1001</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE"><b>operator</b>!=</dfn>(<em>const</em> defusechain_iterator &amp;<dfn class="local col4 decl" id="3074x" title='x' data-type='const defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt; &amp;' data-ref="3074x">x</dfn>) <em>const</em> {</td></tr>
<tr><th id="1002">1002</th><td>      <b>return</b> !<a class="member" href="#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratoreqERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE"><b>operator</b>==</a>(<a class="local col4 ref" href="#3074x" title='x' data-ref="3074x">x</a>);</td></tr>
<tr><th id="1003">1003</th><td>    }</td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td>    <i class="doc">/// atEnd - return true if this iterator is equal to reg_end() on the value.</i></td></tr>
<tr><th id="1006">1006</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo20defusechain_iterator5atEndEv" title='llvm::MachineRegisterInfo::defusechain_iterator::atEnd' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iterator5atEndEv">atEnd</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a> == <b>nullptr</b>; }</td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td>    <i>// Iterator traversal: forward iteration only</i></td></tr>
<tr><th id="1009">1009</th><td>    defusechain_iterator &amp;<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEv"><b>operator</b>++</dfn>() {          <i>// Preincrement</i></td></tr>
<tr><th id="1010">1010</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op &amp;&amp; &quot;Cannot increment end iterator!&quot;) ? void (0) : __assert_fail (&quot;Op &amp;&amp; \&quot;Cannot increment end iterator!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 1010, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a> &amp;&amp; <q>"Cannot increment end iterator!"</q>);</td></tr>
<tr><th id="1011">1011</th><td>      <b>if</b> (<a class="tu member" href="#llvm::MachineRegisterInfo::defusechain_iterator::ByOperand" title='llvm::MachineRegisterInfo::defusechain_iterator::ByOperand' data-use='r' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::ByOperand">ByOperand</a>)</td></tr>
<tr><th id="1012">1012</th><td>        <a class="member" href="#_ZN4llvm19MachineRegisterInfo20defusechain_iterator7advanceEv" title='llvm::MachineRegisterInfo::defusechain_iterator::advance' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iterator7advanceEv">advance</a>();</td></tr>
<tr><th id="1013">1013</th><td>      <b>else</b> <b>if</b> (<a class="tu member" href="#llvm::MachineRegisterInfo::defusechain_iterator::ByInstr" title='llvm::MachineRegisterInfo::defusechain_iterator::ByInstr' data-use='r' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::ByInstr">ByInstr</a>) {</td></tr>
<tr><th id="1014">1014</th><td>        <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="3075P" title='P' data-type='llvm::MachineInstr *' data-ref="3075P">P</dfn> = <a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="1015">1015</th><td>        <b>do</b> {</td></tr>
<tr><th id="1016">1016</th><td>          <a class="member" href="#_ZN4llvm19MachineRegisterInfo20defusechain_iterator7advanceEv" title='llvm::MachineRegisterInfo::defusechain_iterator::advance' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iterator7advanceEv">advance</a>();</td></tr>
<tr><th id="1017">1017</th><td>        } <b>while</b> (<a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a> &amp;&amp; <a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>() == <a class="local col5 ref" href="#3075P" title='P' data-ref="3075P">P</a>);</td></tr>
<tr><th id="1018">1018</th><td>      } <b>else</b> <b>if</b> (<a class="tu member" href="#llvm::MachineRegisterInfo::defusechain_iterator::ByBundle" title='llvm::MachineRegisterInfo::defusechain_iterator::ByBundle' data-use='r' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::ByBundle">ByBundle</a>) {</td></tr>
<tr><th id="1019">1019</th><td>        <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col6 decl" id="3076P" title='P' data-type='MachineBasicBlock::instr_iterator' data-ref="3076P">P</dfn> =</td></tr>
<tr><th id="1020">1020</th><td>            <a class="ref" href="MachineInstrBundle.h.html#_ZN4llvm14getBundleStartENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE" title='llvm::getBundleStart' data-ref="_ZN4llvm14getBundleStartENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE">getBundleStart</a>(<a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="1021">1021</th><td>        <b>do</b> {</td></tr>
<tr><th id="1022">1022</th><td>          <a class="member" href="#_ZN4llvm19MachineRegisterInfo20defusechain_iterator7advanceEv" title='llvm::MachineRegisterInfo::defusechain_iterator::advance' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iterator7advanceEv">advance</a>();</td></tr>
<tr><th id="1023">1023</th><td>        } <b>while</b> (<a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a> &amp;&amp; <a class="ref" href="MachineInstrBundle.h.html#_ZN4llvm14getBundleStartENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE" title='llvm::getBundleStart' data-ref="_ZN4llvm14getBundleStartENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE">getBundleStart</a>(<a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()) <a class="ref" href="../ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col6 ref" href="#3076P" title='P' data-ref="3076P">P</a>);</td></tr>
<tr><th id="1024">1024</th><td>      }</td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td>      <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="1027">1027</th><td>    }</td></tr>
<tr><th id="1028">1028</th><td>    defusechain_iterator <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEi" title='llvm::MachineRegisterInfo::defusechain_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo20defusechain_iteratorppEi"><b>operator</b>++</dfn>(<em>int</em>) {        <i>// Postincrement</i></td></tr>
<tr><th id="1029">1029</th><td>      defusechain_iterator <dfn class="local col7 decl" id="3077tmp" title='tmp' data-type='defusechain_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="3077tmp">tmp</dfn> = *<b>this</b>; ++*<b>this</b>; <b>return</b> <a class="local col7 ref" href="#3077tmp" title='tmp' data-ref="3077tmp">tmp</a>;</td></tr>
<tr><th id="1030">1030</th><td>    }</td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td>    <i class="doc">/// getOperandNo - Return the operand # of this MachineOperand in its</i></td></tr>
<tr><th id="1033">1033</th><td><i class="doc">    /// MachineInstr.</i></td></tr>
<tr><th id="1034">1034</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv" title='llvm::MachineRegisterInfo::defusechain_iterator::getOperandNo' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iterator12getOperandNoEv">getOperandNo</dfn>() <em>const</em> {</td></tr>
<tr><th id="1035">1035</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op &amp;&amp; &quot;Cannot dereference end iterator!&quot;) ? void (0) : __assert_fail (&quot;Op &amp;&amp; \&quot;Cannot dereference end iterator!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 1035, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a> &amp;&amp; <q>"Cannot dereference end iterator!"</q>);</td></tr>
<tr><th id="1036">1036</th><td>      <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a> - &amp;<a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1037">1037</th><td>    }</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td>    <i>// Retrieve a reference to the current operand.</i></td></tr>
<tr><th id="1040">1040</th><td>    <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv"><b>operator</b>*</dfn>() <em>const</em> {</td></tr>
<tr><th id="1041">1041</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op &amp;&amp; &quot;Cannot dereference end iterator!&quot;) ? void (0) : __assert_fail (&quot;Op &amp;&amp; \&quot;Cannot dereference end iterator!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 1041, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a> &amp;&amp; <q>"Cannot dereference end iterator!"</q>);</td></tr>
<tr><th id="1042">1042</th><td>      <b>return</b> *<a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a>;</td></tr>
<tr><th id="1043">1043</th><td>    }</td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td>    <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorptEv"><b>operator</b>-&gt;</dfn>() <em>const</em> {</td></tr>
<tr><th id="1046">1046</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op &amp;&amp; &quot;Cannot dereference end iterator!&quot;) ? void (0) : __assert_fail (&quot;Op &amp;&amp; \&quot;Cannot dereference end iterator!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 1046, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a> &amp;&amp; <q>"Cannot dereference end iterator!"</q>);</td></tr>
<tr><th id="1047">1047</th><td>      <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::defusechain_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_iterator::Op">Op</a>;</td></tr>
<tr><th id="1048">1048</th><td>    }</td></tr>
<tr><th id="1049">1049</th><td>  };</td></tr>
<tr><th id="1050">1050</th><td></td></tr>
<tr><th id="1051">1051</th><td>  <i class="doc">/// defusechain_iterator - This class provides iterator support for machine</i></td></tr>
<tr><th id="1052">1052</th><td><i class="doc">  /// operands in the function that use or define a specific register.  If</i></td></tr>
<tr><th id="1053">1053</th><td><i class="doc">  /// ReturnUses is true it returns uses of registers, if ReturnDefs is true it</i></td></tr>
<tr><th id="1054">1054</th><td><i class="doc">  /// returns defs.  If neither are true then you are silly and it always</i></td></tr>
<tr><th id="1055">1055</th><td><i class="doc">  /// returns end().  If SkipDebug is true it skips uses marked Debug</i></td></tr>
<tr><th id="1056">1056</th><td><i class="doc">  /// when incrementing.</i></td></tr>
<tr><th id="1057">1057</th><td>  <b>template</b>&lt;<em>bool</em> ReturnUses, <em>bool</em> ReturnDefs, <em>bool</em> SkipDebug,</td></tr>
<tr><th id="1058">1058</th><td>           <em>bool</em> ByOperand, <em>bool</em> ByInstr, <em>bool</em> ByBundle&gt;</td></tr>
<tr><th id="1059">1059</th><td>  <b>class</b> <dfn class="type def" id="llvm::MachineRegisterInfo::defusechain_instr_iterator" title='llvm::MachineRegisterInfo::defusechain_instr_iterator' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator">defusechain_instr_iterator</dfn></td></tr>
<tr><th id="1060">1060</th><td>    : <b>public</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::iterator" title='std::iterator' data-ref="std::iterator">iterator</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::forward_iterator_tag" title='std::forward_iterator_tag' data-ref="std::forward_iterator_tag">forward_iterator_tag</a>, <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>, <span class='typedef' title='ptrdiff_t' data-type='long' data-ref="ptrdiff_t">ptrdiff_t</span>&gt; {</td></tr>
<tr><th id="1061">1061</th><td>    <b>friend</b> <b>class</b> <a class="type" href="#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td>    <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="decl" id="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td>    <b>explicit</b> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1EPNS_14MachineOperandE">defusechain_instr_iterator</dfn>(<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col8 decl" id="3078op" title='op' data-type='llvm::MachineOperand *' data-ref="3078op">op</dfn>) : <a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a>(<a class="local col8 ref" href="#3078op" title='op' data-ref="3078op">op</a>) {</td></tr>
<tr><th id="1066">1066</th><td>      <i>// If the first node isn't one we're interested in, advance to one that</i></td></tr>
<tr><th id="1067">1067</th><td><i>      // we are interested in.</i></td></tr>
<tr><th id="1068">1068</th><td>      <b>if</b> (<a class="local col8 ref" href="#3078op" title='op' data-ref="3078op">op</a>) {</td></tr>
<tr><th id="1069">1069</th><td>        <b>if</b> ((!<a class="tu member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::ReturnUses" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::ReturnUses' data-use='r' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::ReturnUses">ReturnUses</a> &amp;&amp; <a class="local col8 ref" href="#3078op" title='op' data-ref="3078op">op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) ||</td></tr>
<tr><th id="1070">1070</th><td>            (!<a class="tu member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::ReturnDefs" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::ReturnDefs' data-use='r' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::ReturnDefs">ReturnDefs</a> &amp;&amp; <a class="local col8 ref" href="#3078op" title='op' data-ref="3078op">op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) ||</td></tr>
<tr><th id="1071">1071</th><td>            (<a class="tu member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::SkipDebug" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::SkipDebug' data-use='r' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::SkipDebug">SkipDebug</a> &amp;&amp; <a class="local col8 ref" href="#3078op" title='op' data-ref="3078op">op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>()))</td></tr>
<tr><th id="1072">1072</th><td>          <a class="member" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iterator7advanceEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::advance' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iterator7advanceEv">advance</a>();</td></tr>
<tr><th id="1073">1073</th><td>      }</td></tr>
<tr><th id="1074">1074</th><td>    }</td></tr>
<tr><th id="1075">1075</th><td></td></tr>
<tr><th id="1076">1076</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iterator7advanceEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::advance' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iterator7advanceEv">advance</dfn>() {</td></tr>
<tr><th id="1077">1077</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op &amp;&amp; &quot;Cannot increment end iterator!&quot;) ? void (0) : __assert_fail (&quot;Op &amp;&amp; \&quot;Cannot increment end iterator!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 1077, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a> &amp;&amp; <q>"Cannot increment end iterator!"</q>);</td></tr>
<tr><th id="1078">1078</th><td>      <a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a> = <a class="ref" href="#_ZN4llvm19MachineRegisterInfo20getNextOperandForRegEPKNS_14MachineOperandE" title='llvm::MachineRegisterInfo::getNextOperandForReg' data-ref="_ZN4llvm19MachineRegisterInfo20getNextOperandForRegEPKNS_14MachineOperandE">getNextOperandForReg</a>(<a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a>);</td></tr>
<tr><th id="1079">1079</th><td></td></tr>
<tr><th id="1080">1080</th><td>      <i>// All defs come before the uses, so stop def_iterator early.</i></td></tr>
<tr><th id="1081">1081</th><td>      <b>if</b> (!<a class="tu member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::ReturnUses" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::ReturnUses' data-use='r' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::ReturnUses">ReturnUses</a>) {</td></tr>
<tr><th id="1082">1082</th><td>        <b>if</b> (<a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a>) {</td></tr>
<tr><th id="1083">1083</th><td>          <b>if</b> (<a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="1084">1084</th><td>            <a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1085">1085</th><td>          <b>else</b></td></tr>
<tr><th id="1086">1086</th><td>            <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Op-&gt;isDebug() &amp;&amp; &quot;Can&apos;t have debug defs&quot;) ? void (0) : __assert_fail (&quot;!Op-&gt;isDebug() &amp;&amp; \&quot;Can&apos;t have debug defs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 1086, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>() &amp;&amp; <q>"Can't have debug defs"</q>);</td></tr>
<tr><th id="1087">1087</th><td>        }</td></tr>
<tr><th id="1088">1088</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1089">1089</th><td>        <i>// If this is an operand we don't care about, skip it.</i></td></tr>
<tr><th id="1090">1090</th><td>        <b>while</b> (<a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a> &amp;&amp; ((!<a class="tu member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::ReturnDefs" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::ReturnDefs' data-use='r' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::ReturnDefs">ReturnDefs</a> &amp;&amp; <a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) ||</td></tr>
<tr><th id="1091">1091</th><td>                      (<a class="tu member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::SkipDebug" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::SkipDebug' data-use='r' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::SkipDebug">SkipDebug</a> &amp;&amp; <a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>())))</td></tr>
<tr><th id="1092">1092</th><td>          <a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a> = <a class="ref" href="#_ZN4llvm19MachineRegisterInfo20getNextOperandForRegEPKNS_14MachineOperandE" title='llvm::MachineRegisterInfo::getNextOperandForReg' data-ref="_ZN4llvm19MachineRegisterInfo20getNextOperandForRegEPKNS_14MachineOperandE">getNextOperandForReg</a>(<a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a>);</td></tr>
<tr><th id="1093">1093</th><td>      }</td></tr>
<tr><th id="1094">1094</th><td>    }</td></tr>
<tr><th id="1095">1095</th><td></td></tr>
<tr><th id="1096">1096</th><td>  <b>public</b>:</td></tr>
<tr><th id="1097">1097</th><td>    <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::defusechain_instr_iterator::reference" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::reference' data-type='std::iterator&lt;std::forward_iterator_tag, MachineInstr, ptrdiff_t&gt;::reference' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::reference">reference</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::iterator" title='std::iterator' data-ref="std::iterator">iterator</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::forward_iterator_tag" title='std::forward_iterator_tag' data-ref="std::forward_iterator_tag">forward_iterator_tag</a>,</td></tr>
<tr><th id="1098">1098</th><td>                                    <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>, <span class='typedef' title='ptrdiff_t' data-type='long' data-ref="ptrdiff_t">ptrdiff_t</span>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::iterator{std::forward_iterator_tag,llvm::MachineInstr,long,llvm::MachineInstr*,llvm::MachineInstr&amp;}::reference" title='std::iterator&lt;std::forward_iterator_tag, llvm::MachineInstr, long, llvm::MachineInstr *, llvm::MachineInstr &amp;&gt;::reference' data-type='llvm::MachineInstr &amp;' data-ref="std::iterator{std::forward_iterator_tag,llvm::MachineInstr,long,llvm::MachineInstr*,llvm::MachineInstr&amp;}::reference">reference</a>;</td></tr>
<tr><th id="1099">1099</th><td>    <b>using</b> <dfn class="typedef" id="llvm::MachineRegisterInfo::defusechain_instr_iterator::pointer" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::pointer' data-type='std::iterator&lt;std::forward_iterator_tag, MachineInstr, ptrdiff_t&gt;::pointer' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::pointer">pointer</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::iterator" title='std::iterator' data-ref="std::iterator">iterator</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::forward_iterator_tag" title='std::forward_iterator_tag' data-ref="std::forward_iterator_tag">forward_iterator_tag</a>,</td></tr>
<tr><th id="1100">1100</th><td>                                  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>, <span class='typedef' title='ptrdiff_t' data-type='long' data-ref="ptrdiff_t">ptrdiff_t</span>&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_iterator_base_types.h.html#std::iterator{std::forward_iterator_tag,llvm::MachineInstr,long,llvm::MachineInstr*,llvm::MachineInstr&amp;}::pointer" title='std::iterator&lt;std::forward_iterator_tag, llvm::MachineInstr, long, llvm::MachineInstr *, llvm::MachineInstr &amp;&gt;::pointer' data-type='llvm::MachineInstr *' data-ref="std::iterator{std::forward_iterator_tag,llvm::MachineInstr,long,llvm::MachineInstr*,llvm::MachineInstr&amp;}::pointer">pointer</a>;</td></tr>
<tr><th id="1101">1101</th><td></td></tr>
<tr><th id="1102">1102</th><td>    <dfn class="decl" id="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1Ev" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorC1Ev">defusechain_instr_iterator</dfn>() = <b>default</b>;</td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratoreqERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratoreqERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE"><b>operator</b>==</dfn>(<em>const</em> defusechain_instr_iterator &amp;<dfn class="local col9 decl" id="3079x" title='x' data-type='const defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt; &amp;' data-ref="3079x">x</dfn>) <em>const</em> {</td></tr>
<tr><th id="1105">1105</th><td>      <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a> == <a class="local col9 ref" href="#3079x" title='x' data-ref="3079x">x</a>.Op;</td></tr>
<tr><th id="1106">1106</th><td>    }</td></tr>
<tr><th id="1107">1107</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE"><b>operator</b>!=</dfn>(<em>const</em> defusechain_instr_iterator &amp;<dfn class="local col0 decl" id="3080x" title='x' data-type='const defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt; &amp;' data-ref="3080x">x</dfn>) <em>const</em> {</td></tr>
<tr><th id="1108">1108</th><td>      <b>return</b> !<a class="member" href="#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratoreqERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratoreqERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE"><b>operator</b>==</a>(<a class="local col0 ref" href="#3080x" title='x' data-ref="3080x">x</a>);</td></tr>
<tr><th id="1109">1109</th><td>    }</td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td>    <i class="doc">/// atEnd - return true if this iterator is equal to reg_end() on the value.</i></td></tr>
<tr><th id="1112">1112</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iterator5atEndEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::atEnd' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iterator5atEndEv">atEnd</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a> == <b>nullptr</b>; }</td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td>    <i>// Iterator traversal: forward iteration only</i></td></tr>
<tr><th id="1115">1115</th><td>    defusechain_instr_iterator &amp;<dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv"><b>operator</b>++</dfn>() {          <i>// Preincrement</i></td></tr>
<tr><th id="1116">1116</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op &amp;&amp; &quot;Cannot increment end iterator!&quot;) ? void (0) : __assert_fail (&quot;Op &amp;&amp; \&quot;Cannot increment end iterator!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 1116, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a> &amp;&amp; <q>"Cannot increment end iterator!"</q>);</td></tr>
<tr><th id="1117">1117</th><td>      <b>if</b> (<a class="tu member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::ByOperand" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::ByOperand' data-use='r' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::ByOperand">ByOperand</a>)</td></tr>
<tr><th id="1118">1118</th><td>        <a class="member" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iterator7advanceEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::advance' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iterator7advanceEv">advance</a>();</td></tr>
<tr><th id="1119">1119</th><td>      <b>else</b> <b>if</b> (<a class="tu member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::ByInstr" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::ByInstr' data-use='r' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::ByInstr">ByInstr</a>) {</td></tr>
<tr><th id="1120">1120</th><td>        <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="3081P" title='P' data-type='llvm::MachineInstr *' data-ref="3081P">P</dfn> = <a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="1121">1121</th><td>        <b>do</b> {</td></tr>
<tr><th id="1122">1122</th><td>          <a class="member" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iterator7advanceEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::advance' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iterator7advanceEv">advance</a>();</td></tr>
<tr><th id="1123">1123</th><td>        } <b>while</b> (<a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a> &amp;&amp; <a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>() == <a class="local col1 ref" href="#3081P" title='P' data-ref="3081P">P</a>);</td></tr>
<tr><th id="1124">1124</th><td>      } <b>else</b> <b>if</b> (<a class="tu member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::ByBundle" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::ByBundle' data-use='r' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::ByBundle">ByBundle</a>) {</td></tr>
<tr><th id="1125">1125</th><td>        <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col2 decl" id="3082P" title='P' data-type='MachineBasicBlock::instr_iterator' data-ref="3082P">P</dfn> =</td></tr>
<tr><th id="1126">1126</th><td>            <a class="ref" href="MachineInstrBundle.h.html#_ZN4llvm14getBundleStartENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE" title='llvm::getBundleStart' data-ref="_ZN4llvm14getBundleStartENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE">getBundleStart</a>(<a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="1127">1127</th><td>        <b>do</b> {</td></tr>
<tr><th id="1128">1128</th><td>          <a class="member" href="#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iterator7advanceEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::advance' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iterator7advanceEv">advance</a>();</td></tr>
<tr><th id="1129">1129</th><td>        } <b>while</b> (<a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a> &amp;&amp; <a class="ref" href="MachineInstrBundle.h.html#_ZN4llvm14getBundleStartENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE" title='llvm::getBundleStart' data-ref="_ZN4llvm14getBundleStartENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE">getBundleStart</a>(<a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()) <a class="ref" href="../ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col2 ref" href="#3082P" title='P' data-ref="3082P">P</a>);</td></tr>
<tr><th id="1130">1130</th><td>      }</td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td>      <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="1133">1133</th><td>    }</td></tr>
<tr><th id="1134">1134</th><td>    defusechain_instr_iterator <dfn class="decl def" id="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEi" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEi"><b>operator</b>++</dfn>(<em>int</em>) {        <i>// Postincrement</i></td></tr>
<tr><th id="1135">1135</th><td>      defusechain_instr_iterator <dfn class="local col3 decl" id="3083tmp" title='tmp' data-type='defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt;' data-ref="3083tmp">tmp</dfn> = *<b>this</b>; ++*<b>this</b>; <b>return</b> <a class="local col3 ref" href="#3083tmp" title='tmp' data-ref="3083tmp">tmp</a>;</td></tr>
<tr><th id="1136">1136</th><td>    }</td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td>    <i>// Retrieve a reference to the current operand.</i></td></tr>
<tr><th id="1139">1139</th><td>    <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv"><b>operator</b>*</dfn>() <em>const</em> {</td></tr>
<tr><th id="1140">1140</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op &amp;&amp; &quot;Cannot dereference end iterator!&quot;) ? void (0) : __assert_fail (&quot;Op &amp;&amp; \&quot;Cannot dereference end iterator!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 1140, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a> &amp;&amp; <q>"Cannot dereference end iterator!"</q>);</td></tr>
<tr><th id="1141">1141</th><td>      <b>if</b> (<a class="tu member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::ByBundle" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::ByBundle' data-use='r' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::ByBundle">ByBundle</a>)</td></tr>
<tr><th id="1142">1142</th><td>        <b>return</b> <a class="ref" href="../ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="ref" href="MachineInstrBundle.h.html#_ZN4llvm14getBundleStartENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE" title='llvm::getBundleStart' data-ref="_ZN4llvm14getBundleStartENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEE">getBundleStart</a>(<a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="1143">1143</th><td>      <b>return</b> *<a class="member" href="#llvm::MachineRegisterInfo::defusechain_instr_iterator::Op" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::Op' data-ref="llvm::MachineRegisterInfo::defusechain_instr_iterator::Op">Op</a>-&gt;<a class="ref" href="MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="1144">1144</th><td>    }</td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td>    <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv"><b>operator</b>-&gt;</dfn>() <em>const</em> { <b>return</b> &amp;<a class="member" href="#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv"><b>operator</b>*</a>(); }</td></tr>
<tr><th id="1147">1147</th><td>  };</td></tr>
<tr><th id="1148">1148</th><td>};</td></tr>
<tr><th id="1149">1149</th><td></td></tr>
<tr><th id="1150">1150</th><td><i class="doc">/// Iterate over the pressure sets affected by the given physical or virtual</i></td></tr>
<tr><th id="1151">1151</th><td><i class="doc">/// register. If Reg is physical, it must be a register unit (from</i></td></tr>
<tr><th id="1152">1152</th><td><i class="doc">/// MCRegUnitIterator).</i></td></tr>
<tr><th id="1153">1153</th><td><b>class</b> <dfn class="type def" id="llvm::PSetIterator" title='llvm::PSetIterator' data-ref="llvm::PSetIterator">PSetIterator</dfn> {</td></tr>
<tr><th id="1154">1154</th><td>  <em>const</em> <em>int</em> *<dfn class="decl" id="llvm::PSetIterator::PSet" title='llvm::PSetIterator::PSet' data-ref="llvm::PSetIterator::PSet">PSet</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1155">1155</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::PSetIterator::Weight" title='llvm::PSetIterator::Weight' data-ref="llvm::PSetIterator::Weight">Weight</dfn> = <var>0</var>;</td></tr>
<tr><th id="1156">1156</th><td></td></tr>
<tr><th id="1157">1157</th><td><b>public</b>:</td></tr>
<tr><th id="1158">1158</th><td>  <dfn class="decl" id="_ZN4llvm12PSetIteratorC1Ev" title='llvm::PSetIterator::PSetIterator' data-ref="_ZN4llvm12PSetIteratorC1Ev">PSetIterator</dfn>() = <b>default</b>;</td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td>  <dfn class="decl def" id="_ZN4llvm12PSetIteratorC1EjPKNS_19MachineRegisterInfoE" title='llvm::PSetIterator::PSetIterator' data-ref="_ZN4llvm12PSetIteratorC1EjPKNS_19MachineRegisterInfoE">PSetIterator</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="3084RegUnit" title='RegUnit' data-type='unsigned int' data-ref="3084RegUnit">RegUnit</dfn>, <em>const</em> <a class="type" href="#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col5 decl" id="3085MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="3085MRI">MRI</dfn>) {</td></tr>
<tr><th id="1161">1161</th><td>    <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="3086TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="3086TRI">TRI</dfn> = <a class="local col5 ref" href="#3085MRI" title='MRI' data-ref="3085MRI">MRI</a>-&gt;<a class="ref" href="#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="1162">1162</th><td>    <b>if</b> (<a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#3084RegUnit" title='RegUnit' data-ref="3084RegUnit">RegUnit</a>)) {</td></tr>
<tr><th id="1163">1163</th><td>      <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="3087RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="3087RC">RC</dfn> = <a class="local col5 ref" href="#3085MRI" title='MRI' data-ref="3085MRI">MRI</a>-&gt;<a class="ref" href="#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col4 ref" href="#3084RegUnit" title='RegUnit' data-ref="3084RegUnit">RegUnit</a>);</td></tr>
<tr><th id="1164">1164</th><td>      <a class="member" href="#llvm::PSetIterator::PSet" title='llvm::PSetIterator::PSet' data-ref="llvm::PSetIterator::PSet">PSet</a> = <a class="local col6 ref" href="#3086TRI" title='TRI' data-ref="3086TRI">TRI</a>-&gt;<a class="virtual ref" href="TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo23getRegClassPressureSetsEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassPressureSets' data-ref="_ZNK4llvm18TargetRegisterInfo23getRegClassPressureSetsEPKNS_19TargetRegisterClassE">getRegClassPressureSets</a>(<a class="local col7 ref" href="#3087RC" title='RC' data-ref="3087RC">RC</a>);</td></tr>
<tr><th id="1165">1165</th><td>      <a class="member" href="#llvm::PSetIterator::Weight" title='llvm::PSetIterator::Weight' data-ref="llvm::PSetIterator::Weight">Weight</a> = <a class="local col6 ref" href="#3086TRI" title='TRI' data-ref="3086TRI">TRI</a>-&gt;<a class="virtual ref" href="TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassWeight' data-ref="_ZNK4llvm18TargetRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE">getRegClassWeight</a>(<a class="local col7 ref" href="#3087RC" title='RC' data-ref="3087RC">RC</a>).<a class="ref" href="TargetRegisterInfo.h.html#llvm::RegClassWeight::RegWeight" title='llvm::RegClassWeight::RegWeight' data-ref="llvm::RegClassWeight::RegWeight">RegWeight</a>;</td></tr>
<tr><th id="1166">1166</th><td>    }</td></tr>
<tr><th id="1167">1167</th><td>    <b>else</b> {</td></tr>
<tr><th id="1168">1168</th><td>      <a class="member" href="#llvm::PSetIterator::PSet" title='llvm::PSetIterator::PSet' data-ref="llvm::PSetIterator::PSet">PSet</a> = <a class="local col6 ref" href="#3086TRI" title='TRI' data-ref="3086TRI">TRI</a>-&gt;<a class="virtual ref" href="TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getRegUnitPressureSetsEj" title='llvm::TargetRegisterInfo::getRegUnitPressureSets' data-ref="_ZNK4llvm18TargetRegisterInfo22getRegUnitPressureSetsEj">getRegUnitPressureSets</a>(<a class="local col4 ref" href="#3084RegUnit" title='RegUnit' data-ref="3084RegUnit">RegUnit</a>);</td></tr>
<tr><th id="1169">1169</th><td>      <a class="member" href="#llvm::PSetIterator::Weight" title='llvm::PSetIterator::Weight' data-ref="llvm::PSetIterator::Weight">Weight</a> = <a class="local col6 ref" href="#3086TRI" title='TRI' data-ref="3086TRI">TRI</a>-&gt;<a class="virtual ref" href="TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegUnitWeightEj" title='llvm::TargetRegisterInfo::getRegUnitWeight' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegUnitWeightEj">getRegUnitWeight</a>(<a class="local col4 ref" href="#3084RegUnit" title='RegUnit' data-ref="3084RegUnit">RegUnit</a>);</td></tr>
<tr><th id="1170">1170</th><td>    }</td></tr>
<tr><th id="1171">1171</th><td>    <b>if</b> (*<a class="member" href="#llvm::PSetIterator::PSet" title='llvm::PSetIterator::PSet' data-ref="llvm::PSetIterator::PSet">PSet</a> == -<var>1</var>)</td></tr>
<tr><th id="1172">1172</th><td>      <a class="member" href="#llvm::PSetIterator::PSet" title='llvm::PSetIterator::PSet' data-ref="llvm::PSetIterator::PSet">PSet</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1173">1173</th><td>  }</td></tr>
<tr><th id="1174">1174</th><td></td></tr>
<tr><th id="1175">1175</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12PSetIterator7isValidEv" title='llvm::PSetIterator::isValid' data-ref="_ZNK4llvm12PSetIterator7isValidEv">isValid</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::PSetIterator::PSet" title='llvm::PSetIterator::PSet' data-ref="llvm::PSetIterator::PSet">PSet</a>; }</td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12PSetIterator9getWeightEv" title='llvm::PSetIterator::getWeight' data-ref="_ZNK4llvm12PSetIterator9getWeightEv">getWeight</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::PSetIterator::Weight" title='llvm::PSetIterator::Weight' data-ref="llvm::PSetIterator::Weight">Weight</a>; }</td></tr>
<tr><th id="1178">1178</th><td></td></tr>
<tr><th id="1179">1179</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm12PSetIteratordeEv" title='llvm::PSetIterator::operator*' data-ref="_ZNK4llvm12PSetIteratordeEv"><b>operator</b>*</dfn>() <em>const</em> { <b>return</b> *<a class="member" href="#llvm::PSetIterator::PSet" title='llvm::PSetIterator::PSet' data-ref="llvm::PSetIterator::PSet">PSet</a>; }</td></tr>
<tr><th id="1180">1180</th><td></td></tr>
<tr><th id="1181">1181</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12PSetIteratorppEv" title='llvm::PSetIterator::operator++' data-ref="_ZN4llvm12PSetIteratorppEv"><b>operator</b>++</dfn>() {</td></tr>
<tr><th id="1182">1182</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isValid() &amp;&amp; &quot;Invalid PSetIterator.&quot;) ? void (0) : __assert_fail (&quot;isValid() &amp;&amp; \&quot;Invalid PSetIterator.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/MachineRegisterInfo.h&quot;, 1182, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#_ZNK4llvm12PSetIterator7isValidEv" title='llvm::PSetIterator::isValid' data-ref="_ZNK4llvm12PSetIterator7isValidEv">isValid</a>() &amp;&amp; <q>"Invalid PSetIterator."</q>);</td></tr>
<tr><th id="1183">1183</th><td>    ++<a class="member" href="#llvm::PSetIterator::PSet" title='llvm::PSetIterator::PSet' data-ref="llvm::PSetIterator::PSet">PSet</a>;</td></tr>
<tr><th id="1184">1184</th><td>    <b>if</b> (*<a class="member" href="#llvm::PSetIterator::PSet" title='llvm::PSetIterator::PSet' data-ref="llvm::PSetIterator::PSet">PSet</a> == -<var>1</var>)</td></tr>
<tr><th id="1185">1185</th><td>      <a class="member" href="#llvm::PSetIterator::PSet" title='llvm::PSetIterator::PSet' data-ref="llvm::PSetIterator::PSet">PSet</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1186">1186</th><td>  }</td></tr>
<tr><th id="1187">1187</th><td>};</td></tr>
<tr><th id="1188">1188</th><td></td></tr>
<tr><th id="1189">1189</th><td><b>inline</b> <a class="type" href="#llvm::PSetIterator" title='llvm::PSetIterator' data-ref="llvm::PSetIterator">PSetIterator</a> <a class="type" href="#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a>::</td></tr>
<tr><th id="1190">1190</th><td><dfn class="decl def" id="_ZNK4llvm19MachineRegisterInfo15getPressureSetsEj" title='llvm::MachineRegisterInfo::getPressureSets' data-ref="_ZNK4llvm19MachineRegisterInfo15getPressureSetsEj">getPressureSets</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="3088RegUnit" title='RegUnit' data-type='unsigned int' data-ref="3088RegUnit">RegUnit</dfn>) <em>const</em> {</td></tr>
<tr><th id="1191">1191</th><td>  <b>return</b> <a class="type" href="#llvm::PSetIterator" title='llvm::PSetIterator' data-ref="llvm::PSetIterator">PSetIterator</a><a class="ref" href="#_ZN4llvm12PSetIteratorC1EjPKNS_19MachineRegisterInfoE" title='llvm::PSetIterator::PSetIterator' data-ref="_ZN4llvm12PSetIteratorC1EjPKNS_19MachineRegisterInfoE">(</a><a class="local col8 ref" href="#3088RegUnit" title='RegUnit' data-ref="3088RegUnit">RegUnit</a>, <b>this</b>);</td></tr>
<tr><th id="1192">1192</th><td>}</td></tr>
<tr><th id="1193">1193</th><td></td></tr>
<tr><th id="1194">1194</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_CODEGEN_MACHINEREGISTERINFO_H</u></td></tr>
<tr><th id="1197">1197</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/AggressiveAntiDepBreaker.cpp.html'>llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
