{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678664778780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678664778781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 12 16:46:18 2023 " "Processing started: Sun Mar 12 16:46:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678664778781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678664778781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2CLab -c nunchuckDriver " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2CLab -c nunchuckDriver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678664778781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678664779258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678664779258 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "nunchuckDriver.sv(84) " "Verilog HDL information at nunchuckDriver.sv(84): always construct contains both blocking and non-blocking assignments" {  } { { "nunchuckDriver.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/Lab4_with_skeleton/nunchuckDriver.sv" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1678664790845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE write nunchuckDriver.sv(13) " "Verilog HDL Declaration information at nunchuckDriver.sv(13): object \"WRITE\" differs only in case from object \"write\" in the same scope" {  } { { "nunchuckDriver.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/Lab4_with_skeleton/nunchuckDriver.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678664790845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DONE done nunchuckDriver.sv(16) " "Verilog HDL Declaration information at nunchuckDriver.sv(16): object \"DONE\" differs only in case from object \"done\" in the same scope" {  } { { "nunchuckDriver.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/Lab4_with_skeleton/nunchuckDriver.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678664790845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nunchuckdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file nunchuckdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nunchuckDriver " "Found entity 1: nunchuckDriver" {  } { { "nunchuckDriver.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/Lab4_with_skeleton/nunchuckDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678664790846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678664790846 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "I2C.sv(71) " "Verilog HDL information at I2C.sv(71): always construct contains both blocking and non-blocking assignments" {  } { { "I2C.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/Lab4_with_skeleton/I2C.sv" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1678664790847 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "I2C.sv(108) " "Verilog HDL information at I2C.sv(108): always construct contains both blocking and non-blocking assignments" {  } { { "I2C.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/Lab4_with_skeleton/I2C.sv" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1678664790847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START start I2C.sv(9) " "Verilog HDL Declaration information at I2C.sv(9): object \"START\" differs only in case from object \"start\" in the same scope" {  } { { "I2C.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/Lab4_with_skeleton/I2C.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678664790847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "I2C.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/Lab4_with_skeleton/I2C.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678664790847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678664790847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iobuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file iobuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IOBuffer " "Found entity 1: IOBuffer" {  } { { "IOBuffer.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/Lab4_with_skeleton/IOBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678664790849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678664790849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nunchuck_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nunchuck_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nunchuckTranslator " "Found entity 1: nunchuckTranslator" {  } { { "nunchuck_translator.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/Lab4_with_skeleton/nunchuck_translator.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678664790850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678664790850 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pollingClock.sv(9) " "Verilog HDL information at pollingClock.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "pollingClock.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/Lab4_with_skeleton/pollingClock.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1678664790851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pollingclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file pollingclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pollingClock " "Found entity 1: pollingClock" {  } { { "pollingClock.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/Lab4_with_skeleton/pollingClock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678664790851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678664790851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2cclock.v 1 1 " "Found 1 design units, including 1 entities, in source file i2cclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2cClock " "Found entity 1: i2cClock" {  } { { "i2cClock.v" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/Lab4_with_skeleton/i2cClock.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678664790853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678664790853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2cdriver_t.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2cdriver_t.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2cdriver_t " "Found entity 1: i2cdriver_t" {  } { { "i2cdriver_t.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/Lab4_with_skeleton/i2cdriver_t.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678664790854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678664790854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2cdriver_t " "Elaborating entity \"i2cdriver_t\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678664790907 ""}
{ "Error" "EVRFX_VERI_PARAM_HAS_NO_VALUE" "I2C_CLOCK_SPEED nunchuckDriver.sv(20) " "Verilog HDL error at nunchuckDriver.sv(20): parameter \"I2C_CLOCK_SPEED\" has no initial or actual value" {  } { { "nunchuckDriver.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/Lab4_with_skeleton/nunchuckDriver.sv" 20 0 0 } }  } 0 10996 "Verilog HDL error at %2!s!: parameter \"%1!s!\" has no initial or actual value" 0 0 "Analysis & Synthesis" 0 -1 1678664790917 ""}
{ "Error" "EVRFX_VERI_PARAM_HAS_NO_VALUE" "MESSAGE_RATE nunchuckDriver.sv(21) " "Verilog HDL error at nunchuckDriver.sv(21): parameter \"MESSAGE_RATE\" has no initial or actual value" {  } { { "nunchuckDriver.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/Lab4_with_skeleton/nunchuckDriver.sv" 21 0 0 } }  } 0 10996 "Verilog HDL error at %2!s!: parameter \"%1!s!\" has no initial or actual value" 0 0 "Analysis & Synthesis" 0 -1 1678664790918 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678664790918 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/Lab4_with_skeleton/output_files/nunchuckDriver.map.smsg " "Generated suppressed messages file C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/Lab4_with_skeleton/output_files/nunchuckDriver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678664790946 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678664790997 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 12 16:46:30 2023 " "Processing ended: Sun Mar 12 16:46:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678664790997 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678664790997 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678664790997 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678664790997 ""}
