[INF:CM0023] Creating log file ../../../../build/regression/YosysBigSimAes/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:CP0300] Compilation...

[INF:CP0303] rtl/aes_cipher_top.v:48:1: Compile module "work@aes_cipher_top".

[INF:CP0303] rtl/aes_key_expand_128.v:42:1: Compile module "work@aes_key_expand_128".

[INF:CP0303] rtl/aes_rcon.v:42:1: Compile module "work@aes_rcon".

[INF:CP0303] rtl/aes_sbox.v:43:1: Compile module "work@aes_sbox".

[INF:CP0303] sim/bench.v:70:1: Compile module "work@testbench".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] sim/bench.v:70:1: Top level module "work@testbench".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 44.

[NTE:EL0511] Nb leaf instances: 40.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../../../build/regression/YosysBigSimAes/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 5
