Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Dec 07 18:07:26 2015
| Host         : Austin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.884        0.000                      0                 1797        0.046        0.000                      0                 1797        4.020        0.000                       0                   910  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.884        0.000                      0                 1751        0.046        0.000                      0                 1751        4.020        0.000                       0                   910  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.095        0.000                      0                   46        0.643        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 2.523ns (31.670%)  route 5.444ns (68.330%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.671     2.979    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/s00_axi_aclk
    SLICE_X10Y51         FDRE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.478     3.457 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/C_reg[1]/Q
                         net (fo=22, routed)          1.165     4.622    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/C_reg[1]
    SLICE_X2Y48          LUT5 (Prop_lut5_I3_O)        0.295     4.917 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[8]_i_9/O
                         net (fo=8, routed)           1.178     6.095    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[8]_i_9_n_0
    SLICE_X11Y51         LUT5 (Prop_lut5_I0_O)        0.150     6.245 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[10]_i_6/O
                         net (fo=2, routed)           0.577     6.822    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[10]_i_6_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I3_O)        0.352     7.174 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[11]_i_5/O
                         net (fo=3, routed)           0.574     7.748    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[11]_i_5_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I2_O)        0.318     8.066 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[14]_i_5/O
                         net (fo=3, routed)           0.451     8.517    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[14]_i_5_n_0
    SLICE_X10Y53         LUT6 (Prop_lut6_I3_O)        0.328     8.845 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[14]_i_3/O
                         net (fo=2, routed)           0.595     9.440    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/P[14]
    SLICE_X12Y53         LUT3 (Prop_lut3_I0_O)        0.150     9.590 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[15]_i_11/O
                         net (fo=1, routed)           0.452    10.043    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[15]_i_11_n_0
    SLICE_X12Y53         LUT6 (Prop_lut6_I5_O)        0.328    10.371 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[15]_i_3/O
                         net (fo=1, routed)           0.451    10.822    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[15]_i_3_n_0
    SLICE_X11Y53         LUT4 (Prop_lut4_I2_O)        0.124    10.946 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[15]_i_1/O
                         net (fo=1, routed)           0.000    10.946    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[15]_i_1_n_0
    SLICE_X11Y53         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.497    12.689    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/s00_axi_aclk
    SLICE_X11Y53         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[15]/C
                         clock pessimism              0.264    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X11Y53         FDCE (Setup_fdce_C_D)        0.031    12.830    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[15]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -10.946    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 2.090ns (26.126%)  route 5.910ns (73.874%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.671     2.979    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/s00_axi_aclk
    SLICE_X10Y51         FDRE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.478     3.457 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/C_reg[1]/Q
                         net (fo=22, routed)          1.165     4.622    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/C_reg[1]
    SLICE_X2Y48          LUT5 (Prop_lut5_I3_O)        0.295     4.917 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[8]_i_9/O
                         net (fo=8, routed)           1.178     6.095    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[8]_i_9_n_0
    SLICE_X11Y51         LUT5 (Prop_lut5_I0_O)        0.150     6.245 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[10]_i_6/O
                         net (fo=2, routed)           0.577     6.822    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[10]_i_6_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I3_O)        0.352     7.174 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[11]_i_5/O
                         net (fo=3, routed)           0.574     7.748    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[11]_i_5_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I2_O)        0.326     8.074 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[11]_i_2/O
                         net (fo=3, routed)           0.427     8.501    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/P[11]
    SLICE_X10Y55         LUT3 (Prop_lut3_I0_O)        0.124     8.625 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[13]_i_6/O
                         net (fo=1, routed)           0.826     9.450    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[13]_i_6_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.574 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[13]_i_2/O
                         net (fo=3, routed)           0.596    10.171    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[13]_i_2_n_0
    SLICE_X12Y53         LUT4 (Prop_lut4_I1_O)        0.124    10.295 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[14]_i_2/O
                         net (fo=1, routed)           0.567    10.862    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[14]_i_2_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I0_O)        0.117    10.979 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[14]_i_1/O
                         net (fo=1, routed)           0.000    10.979    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[14]_i_1_n_0
    SLICE_X12Y53         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.497    12.689    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/s00_axi_aclk
    SLICE_X12Y53         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[14]/C
                         clock pessimism              0.264    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X12Y53         FDCE (Setup_fdce_C_D)        0.118    12.917    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 1.973ns (27.108%)  route 5.305ns (72.892%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.671     2.979    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/s00_axi_aclk
    SLICE_X10Y51         FDRE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.478     3.457 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/C_reg[1]/Q
                         net (fo=22, routed)          1.165     4.622    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/C_reg[1]
    SLICE_X2Y48          LUT5 (Prop_lut5_I3_O)        0.295     4.917 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[8]_i_9/O
                         net (fo=8, routed)           1.178     6.095    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[8]_i_9_n_0
    SLICE_X11Y51         LUT5 (Prop_lut5_I0_O)        0.150     6.245 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[10]_i_6/O
                         net (fo=2, routed)           0.577     6.822    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[10]_i_6_n_0
    SLICE_X11Y52         LUT5 (Prop_lut5_I3_O)        0.352     7.174 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[11]_i_5/O
                         net (fo=3, routed)           0.574     7.748    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[11]_i_5_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I2_O)        0.326     8.074 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[11]_i_2/O
                         net (fo=3, routed)           0.427     8.501    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/P[11]
    SLICE_X10Y55         LUT3 (Prop_lut3_I0_O)        0.124     8.625 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[13]_i_6/O
                         net (fo=1, routed)           0.826     9.450    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[13]_i_6_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.574 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[13]_i_2/O
                         net (fo=3, routed)           0.559    10.133    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[13]_i_2_n_0
    SLICE_X11Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.257 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[13]_i_1__0/O
                         net (fo=1, routed)           0.000    10.257    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[13]_i_1__0_n_0
    SLICE_X11Y53         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.497    12.689    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/s00_axi_aclk
    SLICE_X11Y53         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[13]/C
                         clock pessimism              0.264    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X11Y53         FDCE (Setup_fdce_C_D)        0.029    12.828    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[13]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 1.396ns (22.419%)  route 4.831ns (77.581%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.724     3.032    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X1Y48          FDRE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.952     4.440    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/slv_reg0[8]
    SLICE_X5Y49          LUT5 (Prop_lut5_I0_O)        0.124     4.564 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[5]_i_2__0/O
                         net (fo=9, routed)           1.236     5.801    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[5]_i_2__0_n_0
    SLICE_X12Y51         LUT5 (Prop_lut5_I0_O)        0.116     5.917 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[6]_i_2__1/O
                         net (fo=2, routed)           0.585     6.502    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[6]_i_2__1_n_0
    SLICE_X12Y52         LUT6 (Prop_lut6_I3_O)        0.328     6.830 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[8]_i_4/O
                         net (fo=3, routed)           0.672     7.502    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[8]_i_4_n_0
    SLICE_X12Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.626 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[10]_i_4/O
                         net (fo=4, routed)           0.504     8.130    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[10]_i_4_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.254 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[12]_i_2/O
                         net (fo=4, routed)           0.881     9.135    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[12]_i_2_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I1_O)        0.124     9.259 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[12]_i_1/O
                         net (fo=1, routed)           0.000     9.259    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[12]_i_1_n_0
    SLICE_X11Y55         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.497    12.689    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/s00_axi_aclk
    SLICE_X11Y55         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[12]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X11Y55         FDCE (Setup_fdce_C_D)        0.029    12.680    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 1.295ns (21.754%)  route 4.658ns (78.246%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.671     2.979    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/s00_axi_aclk
    SLICE_X10Y51         FDRE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.478     3.457 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/C_reg[1]/Q
                         net (fo=22, routed)          1.128     4.585    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/C_reg[1]
    SLICE_X2Y49          LUT5 (Prop_lut5_I3_O)        0.295     4.880 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[8]_i_6/O
                         net (fo=17, routed)          1.431     6.311    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/A[7]
    SLICE_X11Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.435 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[8]_i_3/O
                         net (fo=3, routed)           0.598     7.033    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/mul/cin
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.124     7.157 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[10]_i_9/O
                         net (fo=2, routed)           0.439     7.596    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[10]_i_9_n_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.124     7.720 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[9]_i_2/O
                         net (fo=1, routed)           0.680     8.400    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[9]_i_2_n_0
    SLICE_X12Y54         LUT5 (Prop_lut5_I0_O)        0.150     8.550 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[9]_i_1/O
                         net (fo=1, routed)           0.382     8.932    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[9]_i_1_n_0
    SLICE_X12Y54         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.497    12.689    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/s00_axi_aclk
    SLICE_X12Y54         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[9]/C
                         clock pessimism              0.264    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X12Y54         FDCE (Setup_fdce_C_D)       -0.234    12.565    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.422ns (23.509%)  route 4.627ns (76.491%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.724     3.032    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X1Y48          FDRE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=2, routed)           0.952     4.440    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/slv_reg0[8]
    SLICE_X5Y49          LUT5 (Prop_lut5_I0_O)        0.124     4.564 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[5]_i_2__0/O
                         net (fo=9, routed)           1.236     5.801    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[5]_i_2__0_n_0
    SLICE_X12Y51         LUT5 (Prop_lut5_I0_O)        0.116     5.917 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[6]_i_2__1/O
                         net (fo=2, routed)           0.585     6.502    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[6]_i_2__1_n_0
    SLICE_X12Y52         LUT6 (Prop_lut6_I3_O)        0.328     6.830 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[8]_i_4/O
                         net (fo=3, routed)           0.672     7.502    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[8]_i_4_n_0
    SLICE_X12Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.626 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[10]_i_4/O
                         net (fo=4, routed)           0.504     8.130    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[10]_i_4_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.254 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[12]_i_2/O
                         net (fo=4, routed)           0.677     8.931    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[12]_i_2_n_0
    SLICE_X10Y55         LUT5 (Prop_lut5_I0_O)        0.150     9.081 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[11]_i_1/O
                         net (fo=1, routed)           0.000     9.081    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt[11]_i_1_n_0
    SLICE_X10Y55         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.497    12.689    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/s00_axi_aclk
    SLICE_X10Y55         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[11]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X10Y55         FDCE (Setup_fdce_C_D)        0.092    12.743    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  3.662    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 1.706ns (30.535%)  route 3.881ns (69.465%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           2.102     6.509    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y48         LUT5 (Prop_lut5_I1_O)        0.124     6.633 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.545     7.177    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.301 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          1.235     8.536    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X2Y51          LUT4 (Prop_lut4_I0_O)        0.124     8.660 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0[20]_i_1/O
                         net (fo=1, routed)           0.000     8.660    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0[20]_i_1_n_0
    SLICE_X2Y51          FDRE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.542    12.734    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X2Y51          FDRE (Setup_fdre_C_D)        0.031    12.727    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[20]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 1.706ns (30.557%)  route 3.877ns (69.443%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           2.102     6.509    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y48         LUT5 (Prop_lut5_I1_O)        0.124     6.633 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.545     7.177    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.301 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          1.231     8.532    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X2Y51          LUT4 (Prop_lut4_I0_O)        0.124     8.656 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0[12]_i_1/O
                         net (fo=1, routed)           0.000     8.656    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0[12]_i_1_n_0
    SLICE_X2Y51          FDRE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.542    12.734    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X2Y51          FDRE (Setup_fdre_C_D)        0.029    12.725    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[12]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.594ns  (logic 1.706ns (30.499%)  route 3.888ns (69.501%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           2.102     6.509    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y48         LUT5 (Prop_lut5_I1_O)        0.124     6.633 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.545     7.177    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.301 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          1.241     8.542    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X0Y50          LUT4 (Prop_lut4_I0_O)        0.124     8.666 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0[14]_i_1/O
                         net (fo=1, routed)           0.000     8.666    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0[14]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.538    12.730    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                         clock pessimism              0.116    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X0Y50          FDRE (Setup_fdre_C_D)        0.077    12.769    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[14]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 1.706ns (30.930%)  route 3.810ns (69.070%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           2.102     6.509    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y48         LUT5 (Prop_lut5_I1_O)        0.124     6.633 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=8, routed)           0.545     7.177    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X12Y50         LUT6 (Prop_lut6_I3_O)        0.124     7.301 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=32, routed)          1.163     8.465    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X2Y51          LUT4 (Prop_lut4_I0_O)        0.124     8.589 r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0[26]_i_1/O
                         net (fo=1, routed)           0.000     8.589    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0[26]_i_1_n_0
    SLICE_X2Y51          FDRE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.542    12.734    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X2Y51          FDRE (Setup_fdre_C_D)        0.031    12.727    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  4.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.658%)  route 0.215ns (60.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.584     0.925    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.215     1.280    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.730%)  route 0.186ns (59.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.582     0.923    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.186     1.237    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.683%)  route 0.221ns (63.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.584     0.924    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.221     1.273    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][20]
    SLICE_X5Y51          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.853     1.223    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y51          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.022     1.216    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.501%)  route 0.188ns (59.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.582     0.923    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.188     1.239    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.566     0.906    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y46          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.116     1.164    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X8Y45          SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.834     1.204    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y45          SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X8Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.786%)  route 0.232ns (62.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.582     0.923    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.232     1.296    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.566     0.906    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y45          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.056     1.103    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X8Y45          SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.834     1.204    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y45          SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X8Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.036    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.858%)  route 0.197ns (57.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.567     0.907    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X8Y49          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.148     1.055 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=8, routed)           0.197     1.253    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][16]
    SLICE_X8Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.834     1.204    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X8Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.007     1.182    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.764%)  route 0.243ns (63.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.584     0.925    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.243     1.308    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.271%)  route 0.134ns (48.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.563     0.903    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.134     1.179    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X16Y46         SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.831     1.201    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X16Y46         SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.281     0.919    
    SLICE_X16Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.102    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y47   design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y47   design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y47   design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y47   design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y47   design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y48   design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y48   design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y47   design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y47   design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y43   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y46   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y46   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y46   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y46   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y46   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y46   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y46   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y46   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y43   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y42    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y44   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y44   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y44   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X10Y44   design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.580ns (17.606%)  route 2.714ns (82.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.663     2.971    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          0.803     4.230    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.354 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          1.911     6.265    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X11Y55         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.497    12.689    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/s00_axi_aclk
    SLICE_X11Y55         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[10]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X11Y55         FDCE (Recov_fdce_C_CLR)     -0.405    12.360    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -6.265    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.580ns (17.606%)  route 2.714ns (82.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.663     2.971    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          0.803     4.230    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.354 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          1.911     6.265    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X11Y55         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.497    12.689    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/s00_axi_aclk
    SLICE_X11Y55         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[12]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X11Y55         FDCE (Recov_fdce_C_CLR)     -0.405    12.360    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -6.265    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.580ns (17.606%)  route 2.714ns (82.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.663     2.971    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          0.803     4.230    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.354 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          1.911     6.265    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X10Y55         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.497    12.689    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/s00_axi_aclk
    SLICE_X10Y55         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[11]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X10Y55         FDCE (Recov_fdce_C_CLR)     -0.319    12.446    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -6.265    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gA/Qt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.580ns (20.362%)  route 2.269ns (79.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.663     2.971    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          0.803     4.230    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.354 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          1.465     5.820    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gA/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X13Y54         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gA/Qt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.497    12.689    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gA/s00_axi_aclk
    SLICE_X13Y54         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gA/Qt_reg[8]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X13Y54         FDCE (Recov_fdce_C_CLR)     -0.405    12.360    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gA/Qt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -5.820    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gA/Qt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.580ns (20.362%)  route 2.269ns (79.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.663     2.971    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          0.803     4.230    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.354 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          1.465     5.820    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gA/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X13Y54         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gA/Qt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.497    12.689    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gA/s00_axi_aclk
    SLICE_X13Y54         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gA/Qt_reg[9]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X13Y54         FDCE (Recov_fdce_C_CLR)     -0.405    12.360    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gA/Qt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -5.820    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.580ns (20.362%)  route 2.269ns (79.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.663     2.971    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          0.803     4.230    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.354 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          1.465     5.820    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X12Y54         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.497    12.689    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/s00_axi_aclk
    SLICE_X12Y54         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[9]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X12Y54         FDCE (Recov_fdce_C_CLR)     -0.361    12.404    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -5.820    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.580ns (20.838%)  route 2.203ns (79.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.663     2.971    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          0.803     4.230    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.354 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          1.400     5.754    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X11Y51         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.498    12.690    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/s00_axi_aclk
    SLICE_X11Y51         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[6]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X11Y51         FDCE (Recov_fdce_C_CLR)     -0.405    12.361    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/ys_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.783ns  (logic 0.580ns (20.838%)  route 2.203ns (79.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.663     2.971    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          0.803     4.230    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.354 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          1.400     5.754    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/AR[0]
    SLICE_X11Y51         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/ys_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.498    12.690    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/s00_axi_aclk
    SLICE_X11Y51         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/ys_reg[0]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X11Y51         FDCE (Recov_fdce_C_CLR)     -0.405    12.361    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/ys_reg[0]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -5.754    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.580ns (20.362%)  route 2.269ns (79.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.663     2.971    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          0.803     4.230    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.354 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          1.465     5.820    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X12Y54         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.497    12.689    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/s00_axi_aclk
    SLICE_X12Y54         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[8]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X12Y54         FDCE (Recov_fdce_C_CLR)     -0.319    12.446    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                          -5.820    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 0.580ns (21.624%)  route 2.102ns (78.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.663     2.971    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          0.803     4.230    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.124     4.354 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          1.299     5.653    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X11Y53         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         1.497    12.689    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/s00_axi_aclk
    SLICE_X11Y53         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[13]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X11Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.360    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/addReg/Qt_reg[13]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -5.653    
  -------------------------------------------------------------------
                         slack                                  6.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.696%)  route 0.401ns (68.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.561     0.902    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          0.272     1.315    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.360 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          0.129     1.488    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[3]_0
    SLICE_X15Y52         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.831     1.201    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aclk
    SLICE_X15Y52         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[1]/C
                         clock pessimism             -0.263     0.938    
    SLICE_X15Y52         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.696%)  route 0.401ns (68.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.561     0.902    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          0.272     1.315    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.360 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          0.129     1.488    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[3]_0
    SLICE_X15Y52         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.831     1.201    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aclk
    SLICE_X15Y52         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[2]/C
                         clock pessimism             -0.263     0.938    
    SLICE_X15Y52         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.696%)  route 0.401ns (68.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.561     0.902    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          0.272     1.315    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.360 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          0.129     1.488    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[3]_0
    SLICE_X15Y52         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.831     1.201    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aclk
    SLICE_X15Y52         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[3]/C
                         clock pessimism             -0.263     0.938    
    SLICE_X15Y52         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.463%)  route 0.405ns (68.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.561     0.902    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          0.272     1.315    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.360 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          0.133     1.493    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[3]_0
    SLICE_X14Y52         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.831     1.201    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aclk
    SLICE_X14Y52         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[0]/C
                         clock pessimism             -0.263     0.938    
    SLICE_X14Y52         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/Qt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/Qt_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.865%)  route 0.562ns (75.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.561     0.902    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          0.272     1.315    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.360 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          0.290     1.650    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X16Y52         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/Qt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.831     1.201    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/s00_axi_aclk
    SLICE_X16Y52         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/Qt_reg[5]/C
                         clock pessimism             -0.282     0.919    
    SLICE_X16Y52         FDCE (Remov_fdce_C_CLR)     -0.067     0.852    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/Qt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/Qt_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.865%)  route 0.562ns (75.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.561     0.902    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          0.272     1.315    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.360 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          0.290     1.650    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X16Y52         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/Qt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.831     1.201    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/s00_axi_aclk
    SLICE_X16Y52         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/Qt_reg[6]/C
                         clock pessimism             -0.282     0.919    
    SLICE_X16Y52         FDCE (Remov_fdce_C_CLR)     -0.067     0.852    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gB/Qt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/Qt_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.738%)  route 0.566ns (75.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.561     0.902    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          0.272     1.315    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.360 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          0.294     1.653    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X15Y51         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/Qt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.831     1.201    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/s00_axi_aclk
    SLICE_X15Y51         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/Qt_reg[0]/C
                         clock pessimism             -0.263     0.938    
    SLICE_X15Y51         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/Qt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/Qt_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.738%)  route 0.566ns (75.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.561     0.902    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          0.272     1.315    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.360 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          0.294     1.653    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X15Y51         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/Qt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.831     1.201    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/s00_axi_aclk
    SLICE_X15Y51         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/Qt_reg[1]/C
                         clock pessimism             -0.263     0.938    
    SLICE_X15Y51         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/Qt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/Qt_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.738%)  route 0.566ns (75.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.561     0.902    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          0.272     1.315    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.360 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          0.294     1.653    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X15Y51         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/Qt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.831     1.201    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/s00_axi_aclk
    SLICE_X15Y51         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/Qt_reg[6]/C
                         clock pessimism             -0.263     0.938    
    SLICE_X15Y51         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/Qt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/Qt_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.738%)  route 0.566ns (75.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.561     0.902    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X19Y54         FDRE                                         r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=26, routed)          0.272     1.315    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/s00_axi_aresetn
    SLICE_X15Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.360 f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/cC/axi_awready_i_1/O
                         net (fo=95, routed)          0.294     1.653    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X15Y51         FDCE                                         f  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/Qt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=910, routed)         0.831     1.201    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/s00_axi_aclk
    SLICE_X15Y51         FDCE                                         r  design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/Qt_reg[7]/C
                         clock pessimism             -0.263     0.938    
    SLICE_X15Y51         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    design_1_i/myGrayscale_0/U0/myGrayscale_v1_0_S00_AXI_inst/Grayscale_AXI/grayness/daGray/divider/gR/Qt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.808    





