
placaAdicionalChopper.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000034  00800100  00001b36  00001bca  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001b36  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000046  00800134  00800134  00001bfe  2**0
                  ALLOC
  3 .comment      00000011  00000000  00000000  00001bfe  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000048  00000000  00000000  00001c0f  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000033dd  00000000  00000000  00001c57  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000006c5  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000829  00000000  00000000  000056f9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000de8  00000000  00000000  00005f24  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00002575  00000000  00000000  00006d0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001b1d  00000000  00000000  00009281  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  0000ad9e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 64 00 	jmp	0xc8	; 0xc8 <__ctors_end>
       4:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
       8:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
       c:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      10:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      14:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      18:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      1c:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      20:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      24:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      28:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      2c:	0c 94 cb 01 	jmp	0x396	; 0x396 <__vector_11>
      30:	0c 94 e1 01 	jmp	0x3c2	; 0x3c2 <__vector_12>
      34:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      38:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      3c:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      40:	0c 94 f2 01 	jmp	0x3e4	; 0x3e4 <__vector_16>
      44:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      48:	0c 94 8a 02 	jmp	0x514	; 0x514 <__vector_18>
      4c:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      50:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      54:	0c 94 64 01 	jmp	0x2c8	; 0x2c8 <__vector_21>
      58:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      5c:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      60:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      64:	0c 94 81 00 	jmp	0x102	; 0x102 <__bad_interrupt>
      68:	27 0c       	add	r2, r7
      6a:	2a 0c       	add	r2, r10
      6c:	34 0c       	add	r3, r4
      6e:	37 0c       	add	r3, r7
      70:	3a 0c       	add	r3, r10
      72:	3d 0c       	add	r3, r13
      74:	40 0c       	add	r4, r0
      76:	47 0c       	add	r4, r7
      78:	4e 0c       	add	r4, r14
      7a:	51 0c       	add	r5, r1
      7c:	54 0c       	add	r5, r4
      7e:	57 0c       	add	r5, r7
      80:	5a 0c       	add	r5, r10
      82:	5d 0c       	add	r5, r13
      84:	97 0c       	add	r9, r7
      86:	cf 0c       	add	r12, r15
      88:	d6 0c       	add	r13, r6
      8a:	dd 0c       	add	r13, r13
      8c:	e8 0c       	add	r14, r8
      8e:	ef 0c       	add	r14, r15
      90:	fc 0c       	add	r15, r12
      92:	0b 0d       	add	r16, r11
      94:	12 0d       	add	r17, r2
      96:	19 0d       	add	r17, r9
      98:	c5 02       	muls	r28, r21
      9a:	d5 02       	muls	r29, r21
      9c:	c7 02       	muls	r28, r23
      9e:	c9 02       	muls	r28, r25
      a0:	cb 02       	muls	r28, r27
      a2:	cd 02       	muls	r28, r29
      a4:	cf 02       	muls	r28, r31
      a6:	d1 02       	muls	r29, r17
      a8:	d3 02       	muls	r29, r19
      aa:	f8 06       	cpc	r15, r24
      ac:	eb 06       	cpc	r14, r27
      ae:	ed 06       	cpc	r14, r29
      b0:	ef 06       	cpc	r14, r31
      b2:	f1 06       	cpc	r15, r17
      b4:	f3 06       	cpc	r15, r19
      b6:	f5 06       	cpc	r15, r21
      b8:	f7 06       	cpc	r15, r23
      ba:	f3 08       	sbc	r15, r3
      bc:	f5 08       	sbc	r15, r5
      be:	f7 08       	sbc	r15, r7
      c0:	f9 08       	sbc	r15, r9
      c2:	fb 08       	sbc	r15, r11
      c4:	fd 08       	sbc	r15, r13
      c6:	ff 08       	sbc	r15, r15

000000c8 <__ctors_end>:
      c8:	11 24       	eor	r1, r1
      ca:	1f be       	out	0x3f, r1	; 63
      cc:	cf ef       	ldi	r28, 0xFF	; 255
      ce:	d8 e0       	ldi	r29, 0x08	; 8
      d0:	de bf       	out	0x3e, r29	; 62
      d2:	cd bf       	out	0x3d, r28	; 61

000000d4 <__do_copy_data>:
      d4:	11 e0       	ldi	r17, 0x01	; 1
      d6:	a0 e0       	ldi	r26, 0x00	; 0
      d8:	b1 e0       	ldi	r27, 0x01	; 1
      da:	e6 e3       	ldi	r30, 0x36	; 54
      dc:	fb e1       	ldi	r31, 0x1B	; 27
      de:	02 c0       	rjmp	.+4      	; 0xe4 <__do_copy_data+0x10>
      e0:	05 90       	lpm	r0, Z+
      e2:	0d 92       	st	X+, r0
      e4:	a4 33       	cpi	r26, 0x34	; 52
      e6:	b1 07       	cpc	r27, r17
      e8:	d9 f7       	brne	.-10     	; 0xe0 <__do_copy_data+0xc>

000000ea <__do_clear_bss>:
      ea:	21 e0       	ldi	r18, 0x01	; 1
      ec:	a4 e3       	ldi	r26, 0x34	; 52
      ee:	b1 e0       	ldi	r27, 0x01	; 1
      f0:	01 c0       	rjmp	.+2      	; 0xf4 <.do_clear_bss_start>

000000f2 <.do_clear_bss_loop>:
      f2:	1d 92       	st	X+, r1

000000f4 <.do_clear_bss_start>:
      f4:	aa 37       	cpi	r26, 0x7A	; 122
      f6:	b2 07       	cpc	r27, r18
      f8:	e1 f7       	brne	.-8      	; 0xf2 <.do_clear_bss_loop>
      fa:	0e 94 22 0b 	call	0x1644	; 0x1644 <main>
      fe:	0c 94 99 0d 	jmp	0x1b32	; 0x1b32 <_exit>

00000102 <__bad_interrupt>:
     102:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000106 <seta_dc>:
uint8 maxTemp = 70;				//temperatura maxima, desliga o sistema
uint8 criticalTemp = 60;		//temperatura critica
uint8 minVotage = 30;

void seta_dc(uint8 d_cycle)		//função para definição do Duty Cicle do PWM
{
     106:	cf 93       	push	r28
     108:	c8 2f       	mov	r28, r24
	if(d_cycle < minDC)				// Comparação com o valor mínimo de Duty Cicle
     10a:	80 91 05 01 	lds	r24, 0x0105
     10e:	c8 17       	cp	r28, r24
     110:	18 f4       	brcc	.+6      	; 0x118 <seta_dc+0x12>
		status.dc = 0;
     112:	10 92 3b 01 	sts	0x013B, r1
     116:	1a c0       	rjmp	.+52     	; 0x14c <seta_dc+0x46>
	else
	{
		if(d_cycle > maxDC)			//Comparação com o valor máximo de Duty Cicle
     118:	80 91 04 01 	lds	r24, 0x0104
     11c:	8c 17       	cp	r24, r28
     11e:	20 f4       	brcc	.+8      	; 0x128 <seta_dc+0x22>
			status.dc = 100;
     120:	84 e6       	ldi	r24, 0x64	; 100
     122:	80 93 3b 01 	sts	0x013B, r24
     126:	12 c0       	rjmp	.+36     	; 0x14c <seta_dc+0x46>
		else
		{
			status.dc = d_cycle;
     128:	c0 93 3b 01 	sts	0x013B, r28
			timer1SetCompareBValue((status.dc * (timer1GetCompareAValue()))/100);		//seta o valor do comparador B para gerar o DC requerido
     12c:	0e 94 25 08 	call	0x104a	; 0x104a <timer1GetCompareAValue>
     130:	9c 01       	movw	r18, r24
     132:	c2 9f       	mul	r28, r18
     134:	c0 01       	movw	r24, r0
     136:	c3 9f       	mul	r28, r19
     138:	90 0d       	add	r25, r0
     13a:	11 24       	eor	r1, r1
     13c:	64 e6       	ldi	r22, 0x64	; 100
     13e:	70 e0       	ldi	r23, 0x00	; 0
     140:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <__udivmodhi4>
     144:	cb 01       	movw	r24, r22
		}
	}
}
     146:	cf 91       	pop	r28
		if(d_cycle > maxDC)			//Comparação com o valor máximo de Duty Cicle
			status.dc = 100;
		else
		{
			status.dc = d_cycle;
			timer1SetCompareBValue((status.dc * (timer1GetCompareAValue()))/100);		//seta o valor do comparador B para gerar o DC requerido
     148:	0c 94 2a 08 	jmp	0x1054	; 0x1054 <timer1SetCompareBValue>
		}
	}
}
     14c:	cf 91       	pop	r28
     14e:	08 95       	ret

00000150 <esvaziaBuffer>:
}

//esvazia o buffer de entrada da usart
void esvaziaBuffer()
{
	while(!usartIsReceiverBufferEmpty())
     150:	0e 94 0c 0b 	call	0x1618	; 0x1618 <usartIsReceiverBufferEmpty>
     154:	81 11       	cpse	r24, r1
     156:	03 c0       	rjmp	.+6      	; 0x15e <esvaziaBuffer+0xe>
		usartGetDataFromReceiverBuffer();
     158:	0e 94 ea 0a 	call	0x15d4	; 0x15d4 <usartGetDataFromReceiverBuffer>
     15c:	f9 cf       	rjmp	.-14     	; 0x150 <esvaziaBuffer>
}
     15e:	08 95       	ret

00000160 <stringTransmit>:

//envia uma msg usando o protocolo GUI
void stringTransmit(char* texto)
{
     160:	1f 93       	push	r17
     162:	cf 93       	push	r28
     164:	df 93       	push	r29
     166:	ec 01       	movw	r28, r24
	uint8 i = 0;
	usartTransmit(INICIODOPACOTE);
     168:	80 e4       	ldi	r24, 0x40	; 64
     16a:	0e 94 72 0a 	call	0x14e4	; 0x14e4 <usartTransmit>
	for(i = 0; texto[i] != '\0'; i++)
     16e:	10 e0       	ldi	r17, 0x00	; 0
     170:	fe 01       	movw	r30, r28
     172:	e1 0f       	add	r30, r17
     174:	f1 1d       	adc	r31, r1
     176:	80 81       	ld	r24, Z
     178:	88 23       	and	r24, r24
     17a:	21 f0       	breq	.+8      	; 0x184 <stringTransmit+0x24>
		usartTransmit(texto[i]);
     17c:	0e 94 72 0a 	call	0x14e4	; 0x14e4 <usartTransmit>
//envia uma msg usando o protocolo GUI
void stringTransmit(char* texto)
{
	uint8 i = 0;
	usartTransmit(INICIODOPACOTE);
	for(i = 0; texto[i] != '\0'; i++)
     180:	1f 5f       	subi	r17, 0xFF	; 255
     182:	f6 cf       	rjmp	.-20     	; 0x170 <stringTransmit+0x10>
		usartTransmit(texto[i]);
	usartTransmit(FINALDOPACOTE);
     184:	8a e2       	ldi	r24, 0x2A	; 42
}
     186:	df 91       	pop	r29
     188:	cf 91       	pop	r28
     18a:	1f 91       	pop	r17
{
	uint8 i = 0;
	usartTransmit(INICIODOPACOTE);
	for(i = 0; texto[i] != '\0'; i++)
		usartTransmit(texto[i]);
	usartTransmit(FINALDOPACOTE);
     18c:	0c 94 72 0a 	jmp	0x14e4	; 0x14e4 <usartTransmit>

00000190 <uint16ToString4>:
}

//convert uint16 to string of 4 characters
void uint16ToString4(char* str,uint16 value)
{
     190:	0f 93       	push	r16
     192:	1f 93       	push	r17
     194:	cf 93       	push	r28
     196:	df 93       	push	r29
     198:	fc 01       	movw	r30, r24
     19a:	9b 01       	movw	r18, r22
	str[4] = '\0';
     19c:	14 82       	std	Z+4, r1	; 0x04
	str[3] = (char ) (value%10 + 48);
     19e:	ca e0       	ldi	r28, 0x0A	; 10
     1a0:	d0 e0       	ldi	r29, 0x00	; 0
     1a2:	cb 01       	movw	r24, r22
     1a4:	be 01       	movw	r22, r28
     1a6:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <__udivmodhi4>
     1aa:	80 5d       	subi	r24, 0xD0	; 208
     1ac:	83 83       	std	Z+3, r24	; 0x03
	str[2] = (char) ((value%100) / 10 + 48);
     1ae:	04 e6       	ldi	r16, 0x64	; 100
     1b0:	10 e0       	ldi	r17, 0x00	; 0
     1b2:	c9 01       	movw	r24, r18
     1b4:	b8 01       	movw	r22, r16
     1b6:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <__udivmodhi4>
     1ba:	be 01       	movw	r22, r28
     1bc:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <__udivmodhi4>
     1c0:	60 5d       	subi	r22, 0xD0	; 208
     1c2:	62 83       	std	Z+2, r22	; 0x02
	str[1] = (char) ((value%1000) / 100 + 48);
     1c4:	c8 ee       	ldi	r28, 0xE8	; 232
     1c6:	d3 e0       	ldi	r29, 0x03	; 3
     1c8:	c9 01       	movw	r24, r18
     1ca:	be 01       	movw	r22, r28
     1cc:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <__udivmodhi4>
     1d0:	b8 01       	movw	r22, r16
     1d2:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <__udivmodhi4>
     1d6:	60 5d       	subi	r22, 0xD0	; 208
     1d8:	61 83       	std	Z+1, r22	; 0x01
	str[0] = (char) ((value%10000) / 1000 + 48);
     1da:	c9 01       	movw	r24, r18
     1dc:	60 e1       	ldi	r22, 0x10	; 16
     1de:	77 e2       	ldi	r23, 0x27	; 39
     1e0:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <__udivmodhi4>
     1e4:	be 01       	movw	r22, r28
     1e6:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <__udivmodhi4>
     1ea:	60 5d       	subi	r22, 0xD0	; 208
     1ec:	60 83       	st	Z, r22
}
     1ee:	df 91       	pop	r29
     1f0:	cf 91       	pop	r28
     1f2:	1f 91       	pop	r17
     1f4:	0f 91       	pop	r16
     1f6:	08 95       	ret

000001f8 <uint8ToString4>:

//convert uint8 to string of 4 characters
void uint8ToString4(char* str,uint16 value)
{
     1f8:	0f 93       	push	r16
     1fa:	1f 93       	push	r17
     1fc:	cf 93       	push	r28
     1fe:	df 93       	push	r29
     200:	fc 01       	movw	r30, r24
     202:	9b 01       	movw	r18, r22
	str[4] = '\0';
     204:	14 82       	std	Z+4, r1	; 0x04
	str[3] = (char ) (value%10 + 48);
     206:	0a e0       	ldi	r16, 0x0A	; 10
     208:	10 e0       	ldi	r17, 0x00	; 0
     20a:	cb 01       	movw	r24, r22
     20c:	b8 01       	movw	r22, r16
     20e:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <__udivmodhi4>
     212:	80 5d       	subi	r24, 0xD0	; 208
     214:	83 83       	std	Z+3, r24	; 0x03
	str[2] = (char) ((value%100) / 10 + 48);
     216:	c4 e6       	ldi	r28, 0x64	; 100
     218:	d0 e0       	ldi	r29, 0x00	; 0
     21a:	c9 01       	movw	r24, r18
     21c:	be 01       	movw	r22, r28
     21e:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <__udivmodhi4>
     222:	b8 01       	movw	r22, r16
     224:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <__udivmodhi4>
     228:	60 5d       	subi	r22, 0xD0	; 208
     22a:	62 83       	std	Z+2, r22	; 0x02
	str[1] = (char) ((value%1000) / 100 + 48);
     22c:	c9 01       	movw	r24, r18
     22e:	68 ee       	ldi	r22, 0xE8	; 232
     230:	73 e0       	ldi	r23, 0x03	; 3
     232:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <__udivmodhi4>
     236:	be 01       	movw	r22, r28
     238:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <__udivmodhi4>
     23c:	60 5d       	subi	r22, 0xD0	; 208
     23e:	61 83       	std	Z+1, r22	; 0x01
	str[0] = '0';
     240:	80 e3       	ldi	r24, 0x30	; 48
     242:	80 83       	st	Z, r24
}
     244:	df 91       	pop	r29
     246:	cf 91       	pop	r28
     248:	1f 91       	pop	r17
     24a:	0f 91       	pop	r16
     24c:	08 95       	ret

0000024e <string4ToUint16>:

//convert string of 4 characters uint16
uint16 string4ToUint16(char* str)
{
     24e:	fc 01       	movw	r30, r24
	uint16 value;
	value = (uint16) (str[0]-48)*1000 + (str[1]-48)*100 
	+ (str[2]-48)*10 + str[3]-48;
     250:	23 81       	ldd	r18, Z+3	; 0x03
     252:	30 e0       	ldi	r19, 0x00	; 0

//convert string of 4 characters uint16
uint16 string4ToUint16(char* str)
{
	uint16 value;
	value = (uint16) (str[0]-48)*1000 + (str[1]-48)*100 
     254:	20 53       	subi	r18, 0x30	; 48
     256:	31 09       	sbc	r19, r1
     258:	80 81       	ld	r24, Z
     25a:	90 e0       	ldi	r25, 0x00	; 0
     25c:	c0 97       	sbiw	r24, 0x30	; 48
     25e:	68 ee       	ldi	r22, 0xE8	; 232
     260:	73 e0       	ldi	r23, 0x03	; 3
     262:	86 9f       	mul	r24, r22
     264:	a0 01       	movw	r20, r0
     266:	87 9f       	mul	r24, r23
     268:	50 0d       	add	r21, r0
     26a:	96 9f       	mul	r25, r22
     26c:	50 0d       	add	r21, r0
     26e:	11 24       	eor	r1, r1
	+ (str[2]-48)*10 + str[3]-48;
     270:	24 0f       	add	r18, r20
     272:	35 1f       	adc	r19, r21

//convert string of 4 characters uint16
uint16 string4ToUint16(char* str)
{
	uint16 value;
	value = (uint16) (str[0]-48)*1000 + (str[1]-48)*100 
     274:	81 81       	ldd	r24, Z+1	; 0x01
     276:	90 e0       	ldi	r25, 0x00	; 0
     278:	c0 97       	sbiw	r24, 0x30	; 48
     27a:	64 e6       	ldi	r22, 0x64	; 100
     27c:	68 9f       	mul	r22, r24
     27e:	a0 01       	movw	r20, r0
     280:	69 9f       	mul	r22, r25
     282:	50 0d       	add	r21, r0
     284:	11 24       	eor	r1, r1
	+ (str[2]-48)*10 + str[3]-48;
     286:	24 0f       	add	r18, r20
     288:	35 1f       	adc	r19, r21
     28a:	42 81       	ldd	r20, Z+2	; 0x02
     28c:	50 e0       	ldi	r21, 0x00	; 0
     28e:	40 53       	subi	r20, 0x30	; 48
     290:	51 09       	sbc	r21, r1
     292:	6a e0       	ldi	r22, 0x0A	; 10
     294:	64 9f       	mul	r22, r20
     296:	c0 01       	movw	r24, r0
     298:	65 9f       	mul	r22, r21
     29a:	90 0d       	add	r25, r0
     29c:	11 24       	eor	r1, r1
	return value;
}
     29e:	82 0f       	add	r24, r18
     2a0:	93 1f       	adc	r25, r19
     2a2:	08 95       	ret

000002a4 <string4Touint8>:

//convert string of 4 characters uint8
uint8 string4Touint8(char* str)
{
     2a4:	fc 01       	movw	r30, r24
	uint8 value;
	value = (uint8) ((str[1]-48)*100 
     2a6:	83 81       	ldd	r24, Z+3	; 0x03
     2a8:	80 53       	subi	r24, 0x30	; 48
     2aa:	91 81       	ldd	r25, Z+1	; 0x01
     2ac:	90 53       	subi	r25, 0x30	; 48
     2ae:	24 e6       	ldi	r18, 0x64	; 100
     2b0:	92 9f       	mul	r25, r18
     2b2:	80 0d       	add	r24, r0
     2b4:	11 24       	eor	r1, r1
	+ (str[2]-48)*10 + str[3]-48);
     2b6:	92 81       	ldd	r25, Z+2	; 0x02
     2b8:	99 0f       	add	r25, r25

//convert string of 4 characters uint8
uint8 string4Touint8(char* str)
{
	uint8 value;
	value = (uint8) ((str[1]-48)*100 
     2ba:	90 56       	subi	r25, 0x60	; 96
     2bc:	29 2f       	mov	r18, r25
     2be:	22 0f       	add	r18, r18
     2c0:	22 0f       	add	r18, r18
     2c2:	29 0f       	add	r18, r25
	+ (str[2]-48)*10 + str[3]-48);
	return value;
}
     2c4:	82 0f       	add	r24, r18
     2c6:	08 95       	ret

000002c8 <__vector_21>:
		}
    }
}

ISR(ADC_vect)
{
     2c8:	1f 92       	push	r1
     2ca:	0f 92       	push	r0
     2cc:	0f b6       	in	r0, 0x3f	; 63
     2ce:	0f 92       	push	r0
     2d0:	11 24       	eor	r1, r1
     2d2:	2f 93       	push	r18
     2d4:	3f 93       	push	r19
     2d6:	4f 93       	push	r20
     2d8:	5f 93       	push	r21
     2da:	6f 93       	push	r22
     2dc:	7f 93       	push	r23
     2de:	8f 93       	push	r24
     2e0:	9f 93       	push	r25
     2e2:	af 93       	push	r26
     2e4:	bf 93       	push	r27
     2e6:	ef 93       	push	r30
     2e8:	ff 93       	push	r31
	switch (channel)
     2ea:	80 91 07 01 	lds	r24, 0x0107
     2ee:	81 30       	cpi	r24, 0x01	; 1
     2f0:	d1 f0       	breq	.+52     	; 0x326 <__vector_21+0x5e>
     2f2:	68 f0       	brcs	.+26     	; 0x30e <__vector_21+0x46>
     2f4:	82 30       	cpi	r24, 0x02	; 2
     2f6:	51 f1       	breq	.+84     	; 0x34c <__vector_21+0x84>
     2f8:	83 30       	cpi	r24, 0x03	; 3
     2fa:	a1 f5       	brne	.+104    	; 0x364 <__vector_21+0x9c>
		case VOLTAGE_CHANNEL:
			status.voltage = ADC / 21;//calculado com base na relação dos resistores do sensor e a escala do ADC
			channel = TEMP_CHANNEL;
			break;
		case TEMP_CHANNEL:
			status.temperature = ADC / 2;
     2fc:	80 91 78 00 	lds	r24, 0x0078
     300:	90 91 79 00 	lds	r25, 0x0079
     304:	96 95       	lsr	r25
     306:	87 95       	ror	r24
     308:	80 93 3c 01 	sts	0x013C, r24
     30c:	2b c0       	rjmp	.+86     	; 0x364 <__vector_21+0x9c>
ISR(ADC_vect)
{
	switch (channel)
	{
		case CURRENT_CHANNEL:
			status.current = ADC / 5;
     30e:	80 91 78 00 	lds	r24, 0x0078
     312:	90 91 79 00 	lds	r25, 0x0079
     316:	65 e0       	ldi	r22, 0x05	; 5
     318:	70 e0       	ldi	r23, 0x00	; 0
     31a:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <__udivmodhi4>
     31e:	60 93 3a 01 	sts	0x013A, r22
			channel = POT_CHANNEL;
     322:	81 e0       	ldi	r24, 0x01	; 1
     324:	10 c0       	rjmp	.+32     	; 0x346 <__vector_21+0x7e>
			break;
		case POT_CHANNEL:
			if(flags.mode == POT_MODE)
     326:	80 91 37 01 	lds	r24, 0x0137
     32a:	8c 70       	andi	r24, 0x0C	; 12
     32c:	88 30       	cpi	r24, 0x08	; 8
     32e:	51 f4       	brne	.+20     	; 0x344 <__vector_21+0x7c>
				dcReq = ADC / 10;
     330:	80 91 78 00 	lds	r24, 0x0078
     334:	90 91 79 00 	lds	r25, 0x0079
     338:	6a e0       	ldi	r22, 0x0A	; 10
     33a:	70 e0       	ldi	r23, 0x00	; 0
     33c:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <__udivmodhi4>
     340:	60 93 34 01 	sts	0x0134, r22
			channel = VOLTAGE_CHANNEL;
     344:	82 e0       	ldi	r24, 0x02	; 2
     346:	80 93 07 01 	sts	0x0107, r24
			break;
     34a:	0e c0       	rjmp	.+28     	; 0x368 <__vector_21+0xa0>
		case VOLTAGE_CHANNEL:
			status.voltage = ADC / 21;//calculado com base na relação dos resistores do sensor e a escala do ADC
     34c:	80 91 78 00 	lds	r24, 0x0078
     350:	90 91 79 00 	lds	r25, 0x0079
     354:	65 e1       	ldi	r22, 0x15	; 21
     356:	70 e0       	ldi	r23, 0x00	; 0
     358:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <__udivmodhi4>
     35c:	60 93 3d 01 	sts	0x013D, r22
			channel = TEMP_CHANNEL;
     360:	83 e0       	ldi	r24, 0x03	; 3
     362:	f1 cf       	rjmp	.-30     	; 0x346 <__vector_21+0x7e>
			break;
		case TEMP_CHANNEL:
			status.temperature = ADC / 2;
		default:
			channel = CURRENT_CHANNEL;
     364:	10 92 07 01 	sts	0x0107, r1
	/*if(channel == LAST_CHANNEL)
		channel = FIRST_CHANNEL;
	else
		channel ++;
	*/
	adcSelectChannel(channel);
     368:	80 91 07 01 	lds	r24, 0x0107
     36c:	0e 94 0b 09 	call	0x1216	; 0x1216 <adcSelectChannel>
	adcStartConversion();
     370:	0e 94 52 09 	call	0x12a4	; 0x12a4 <adcStartConversion>
}
     374:	ff 91       	pop	r31
     376:	ef 91       	pop	r30
     378:	bf 91       	pop	r27
     37a:	af 91       	pop	r26
     37c:	9f 91       	pop	r25
     37e:	8f 91       	pop	r24
     380:	7f 91       	pop	r23
     382:	6f 91       	pop	r22
     384:	5f 91       	pop	r21
     386:	4f 91       	pop	r20
     388:	3f 91       	pop	r19
     38a:	2f 91       	pop	r18
     38c:	0f 90       	pop	r0
     38e:	0f be       	out	0x3f, r0	; 63
     390:	0f 90       	pop	r0
     392:	1f 90       	pop	r1
     394:	18 95       	reti

00000396 <__vector_11>:

ISR(TIMER1_COMPA_vect)
{
     396:	1f 92       	push	r1
     398:	0f 92       	push	r0
     39a:	0f b6       	in	r0, 0x3f	; 63
     39c:	0f 92       	push	r0
     39e:	11 24       	eor	r1, r1
     3a0:	8f 93       	push	r24
	if(status.dc > 0 && flags.on && flags.dms)
     3a2:	80 91 3b 01 	lds	r24, 0x013B
     3a6:	88 23       	and	r24, r24
     3a8:	31 f0       	breq	.+12     	; 0x3b6 <__vector_11+0x20>
     3aa:	80 91 37 01 	lds	r24, 0x0137
     3ae:	80 73       	andi	r24, 0x30	; 48
     3b0:	80 33       	cpi	r24, 0x30	; 48
     3b2:	09 f4       	brne	.+2      	; 0x3b6 <__vector_11+0x20>
		setBit(PWM_PORT,PWM_BIT);		//Inicia o período em nível alto do PWM
     3b4:	29 9a       	sbi	0x05, 1	; 5
}
     3b6:	8f 91       	pop	r24
     3b8:	0f 90       	pop	r0
     3ba:	0f be       	out	0x3f, r0	; 63
     3bc:	0f 90       	pop	r0
     3be:	1f 90       	pop	r1
     3c0:	18 95       	reti

000003c2 <__vector_12>:

ISR(TIMER1_COMPB_vect)
{
     3c2:	1f 92       	push	r1
     3c4:	0f 92       	push	r0
     3c6:	0f b6       	in	r0, 0x3f	; 63
     3c8:	0f 92       	push	r0
     3ca:	11 24       	eor	r1, r1
     3cc:	8f 93       	push	r24
	if(status.dc < 100)
     3ce:	80 91 3b 01 	lds	r24, 0x013B
     3d2:	84 36       	cpi	r24, 0x64	; 100
     3d4:	08 f4       	brcc	.+2      	; 0x3d8 <__vector_12+0x16>
		clrBit(PWM_PORT,PWM_BIT);		//Inicia o período em nível baixo do PWM
     3d6:	29 98       	cbi	0x05, 1	; 5
}
     3d8:	8f 91       	pop	r24
     3da:	0f 90       	pop	r0
     3dc:	0f be       	out	0x3f, r0	; 63
     3de:	0f 90       	pop	r0
     3e0:	1f 90       	pop	r1
     3e2:	18 95       	reti

000003e4 <__vector_16>:

//controle 60Hz
ISR(TIMER0_OVF_vect)
{
     3e4:	1f 92       	push	r1
     3e6:	0f 92       	push	r0
     3e8:	0f b6       	in	r0, 0x3f	; 63
     3ea:	0f 92       	push	r0
     3ec:	11 24       	eor	r1, r1
     3ee:	2f 93       	push	r18
     3f0:	3f 93       	push	r19
     3f2:	4f 93       	push	r20
     3f4:	5f 93       	push	r21
     3f6:	6f 93       	push	r22
     3f8:	7f 93       	push	r23
     3fa:	8f 93       	push	r24
     3fc:	9f 93       	push	r25
     3fe:	af 93       	push	r26
     400:	bf 93       	push	r27
     402:	ef 93       	push	r30
     404:	ff 93       	push	r31
	if(flags.mode == POT_MODE)
     406:	90 91 37 01 	lds	r25, 0x0137
     40a:	89 2f       	mov	r24, r25
     40c:	8c 70       	andi	r24, 0x0C	; 12
     40e:	88 30       	cpi	r24, 0x08	; 8
     410:	91 f4       	brne	.+36     	; 0x436 <__vector_16+0x52>
	{
		flags.on = isBitClr(ON_PIN,ON_BIT);
     412:	89 b1       	in	r24, 0x09	; 9
     414:	85 fb       	bst	r24, 5
     416:	88 27       	eor	r24, r24
     418:	80 f9       	bld	r24, 0
     41a:	21 e0       	ldi	r18, 0x01	; 1
     41c:	82 27       	eor	r24, r18
     41e:	80 fb       	bst	r24, 0
     420:	94 f9       	bld	r25, 4
     422:	90 93 37 01 	sts	0x0137, r25
		flags.dms = isBitClr(DMS_PIN,DMS_BIT);
     426:	89 b1       	in	r24, 0x09	; 9
     428:	82 95       	swap	r24
     42a:	81 70       	andi	r24, 0x01	; 1
     42c:	82 27       	eor	r24, r18
     42e:	80 fb       	bst	r24, 0
     430:	95 f9       	bld	r25, 5
     432:	90 93 37 01 	sts	0x0137, r25
	}
	if(!(flags.on && flags.dms))					//informa ao sistema para nao acionar o motor caso botão ON e DMS estejam desligados.
     436:	90 91 37 01 	lds	r25, 0x0137
     43a:	90 73       	andi	r25, 0x30	; 48
     43c:	90 33       	cpi	r25, 0x30	; 48
     43e:	11 f0       	breq	.+4      	; 0x444 <__vector_16+0x60>
		status.on = 0;
     440:	10 92 3e 01 	sts	0x013E, r1
	if(dcReq<minDC && flags.on && flags.dms)		//informa ao sistema para acionar o motor apenas quando botão ON e DMS estejam ligados
     444:	80 91 34 01 	lds	r24, 0x0134
     448:	60 91 05 01 	lds	r22, 0x0105
     44c:	86 17       	cp	r24, r22
     44e:	28 f4       	brcc	.+10     	; 0x45a <__vector_16+0x76>
     450:	90 33       	cpi	r25, 0x30	; 48
     452:	19 f4       	brne	.+6      	; 0x45a <__vector_16+0x76>
		status.on = 1;								//e o potenciometro esteja numa posicao correspondente a menos de 10% do DC do PWM.
     454:	91 e0       	ldi	r25, 0x01	; 1
     456:	90 93 3e 01 	sts	0x013E, r25

	if(status.on)		//inicia o acionamento do motor, com os as condições preliminares acima satisfeitas.
     45a:	20 91 3e 01 	lds	r18, 0x013E
     45e:	90 91 3b 01 	lds	r25, 0x013B
     462:	22 23       	and	r18, r18
     464:	59 f1       	breq	.+86     	; 0x4bc <__vector_16+0xd8>
	{
		//stringTransmit("@teste*");
    	if(status.dc != dcReq)
     466:	98 17       	cp	r25, r24
     468:	71 f1       	breq	.+92     	; 0x4c6 <__vector_16+0xe2>
    	{
    		if(dcReq > status.dc && dcReq > (minDC + 5))
     46a:	98 17       	cp	r25, r24
     46c:	20 f5       	brcc	.+72     	; 0x4b6 <__vector_16+0xd2>
     46e:	48 2f       	mov	r20, r24
     470:	50 e0       	ldi	r21, 0x00	; 0
     472:	26 2f       	mov	r18, r22
     474:	30 e0       	ldi	r19, 0x00	; 0
     476:	2b 5f       	subi	r18, 0xFB	; 251
     478:	3f 4f       	sbci	r19, 0xFF	; 255
     47a:	24 17       	cp	r18, r20
     47c:	35 07       	cpc	r19, r21
     47e:	dc f4       	brge	.+54     	; 0x4b6 <__vector_16+0xd2>
    		{
    			if(cont == maxCont)
     480:	20 91 35 01 	lds	r18, 0x0135
     484:	30 91 36 01 	lds	r19, 0x0136
     488:	23 30       	cpi	r18, 0x03	; 3
     48a:	31 05       	cpc	r19, r1
     48c:	69 f4       	brne	.+26     	; 0x4a8 <__vector_16+0xc4>
    			{
    				if(status.dc == 0)
     48e:	91 11       	cpse	r25, r1
     490:	02 c0       	rjmp	.+4      	; 0x496 <__vector_16+0xb2>
    					seta_dc(minDC);
     492:	86 2f       	mov	r24, r22
     494:	02 c0       	rjmp	.+4      	; 0x49a <__vector_16+0xb6>
    				else
    					seta_dc(status.dc+1);
     496:	81 e0       	ldi	r24, 0x01	; 1
     498:	89 0f       	add	r24, r25
     49a:	0e 94 83 00 	call	0x106	; 0x106 <seta_dc>
    				cont = 0;
     49e:	10 92 36 01 	sts	0x0136, r1
     4a2:	10 92 35 01 	sts	0x0135, r1
     4a6:	0f c0       	rjmp	.+30     	; 0x4c6 <__vector_16+0xe2>
    			}
    			else
    				cont++;
     4a8:	2f 5f       	subi	r18, 0xFF	; 255
     4aa:	3f 4f       	sbci	r19, 0xFF	; 255
     4ac:	30 93 36 01 	sts	0x0136, r19
     4b0:	20 93 35 01 	sts	0x0135, r18
     4b4:	08 c0       	rjmp	.+16     	; 0x4c6 <__vector_16+0xe2>
    		}
    		else
    			if (dcReq < status.dc)
     4b6:	89 17       	cp	r24, r25
     4b8:	30 f4       	brcc	.+12     	; 0x4c6 <__vector_16+0xe2>
     4ba:	03 c0       	rjmp	.+6      	; 0x4c2 <__vector_16+0xde>
    				seta_dc(dcReq);			//definição do Duty Cicle do PWM
    	}
	}
	else
	{
		if(status.dc != 0)					//se o sistema ainda nao esta desligado
     4bc:	99 23       	and	r25, r25
     4be:	19 f0       	breq	.+6      	; 0x4c6 <__vector_16+0xe2>
			seta_dc(0);						//desliga o sistema
     4c0:	80 e0       	ldi	r24, 0x00	; 0
     4c2:	0e 94 83 00 	call	0x106	; 0x106 <seta_dc>
		else
			seta_dc(status.dc-2);
*/
	//if(status.voltage<minVotage)
	//	seta_dc(status.dc-1);
	if(status.temperature > criticalTemp && !flags.warning)
     4c6:	90 91 3c 01 	lds	r25, 0x013C
     4ca:	80 91 01 01 	lds	r24, 0x0101
     4ce:	89 17       	cp	r24, r25
     4d0:	38 f4       	brcc	.+14     	; 0x4e0 <__vector_16+0xfc>
     4d2:	20 91 37 01 	lds	r18, 0x0137
     4d6:	20 fd       	sbrc	r18, 0
     4d8:	03 c0       	rjmp	.+6      	; 0x4e0 <__vector_16+0xfc>
	{
		flags.warning = 1;
     4da:	82 2f       	mov	r24, r18
     4dc:	81 60       	ori	r24, 0x01	; 1
     4de:	07 c0       	rjmp	.+14     	; 0x4ee <__vector_16+0x10a>
		//setBit(BUZZER_PORT,BUZZER_BIT);
	}
	else
		if(status.temperature < criticalTemp && flags.warning)
     4e0:	98 17       	cp	r25, r24
     4e2:	38 f4       	brcc	.+14     	; 0x4f2 <__vector_16+0x10e>
     4e4:	80 91 37 01 	lds	r24, 0x0137
     4e8:	80 ff       	sbrs	r24, 0
     4ea:	03 c0       	rjmp	.+6      	; 0x4f2 <__vector_16+0x10e>
		{
			flags.warning = 0;
     4ec:	8e 7f       	andi	r24, 0xFE	; 254
     4ee:	80 93 37 01 	sts	0x0137, r24
			//clrBit(BUZZER_PORT,BUZZER_BIT);
		}
}
     4f2:	ff 91       	pop	r31
     4f4:	ef 91       	pop	r30
     4f6:	bf 91       	pop	r27
     4f8:	af 91       	pop	r26
     4fa:	9f 91       	pop	r25
     4fc:	8f 91       	pop	r24
     4fe:	7f 91       	pop	r23
     500:	6f 91       	pop	r22
     502:	5f 91       	pop	r21
     504:	4f 91       	pop	r20
     506:	3f 91       	pop	r19
     508:	2f 91       	pop	r18
     50a:	0f 90       	pop	r0
     50c:	0f be       	out	0x3f, r0	; 63
     50e:	0f 90       	pop	r0
     510:	1f 90       	pop	r1
     512:	18 95       	reti

00000514 <__vector_18>:

ISR(USART_RX_vect)
{
     514:	1f 92       	push	r1
     516:	0f 92       	push	r0
     518:	0f b6       	in	r0, 0x3f	; 63
     51a:	0f 92       	push	r0
     51c:	11 24       	eor	r1, r1
     51e:	2f 93       	push	r18
     520:	3f 93       	push	r19
     522:	4f 93       	push	r20
     524:	5f 93       	push	r21
     526:	6f 93       	push	r22
     528:	7f 93       	push	r23
     52a:	8f 93       	push	r24
     52c:	9f 93       	push	r25
     52e:	af 93       	push	r26
     530:	bf 93       	push	r27
     532:	ef 93       	push	r30
     534:	ff 93       	push	r31
	usartAddDataToReceiverBuffer(UDR0);
     536:	80 91 c6 00 	lds	r24, 0x00C6
     53a:	0e 94 ba 0a 	call	0x1574	; 0x1574 <usartAddDataToReceiverBuffer>
     53e:	ff 91       	pop	r31
     540:	ef 91       	pop	r30
     542:	bf 91       	pop	r27
     544:	af 91       	pop	r26
     546:	9f 91       	pop	r25
     548:	8f 91       	pop	r24
     54a:	7f 91       	pop	r23
     54c:	6f 91       	pop	r22
     54e:	5f 91       	pop	r21
     550:	4f 91       	pop	r20
     552:	3f 91       	pop	r19
     554:	2f 91       	pop	r18
     556:	0f 90       	pop	r0
     558:	0f be       	out	0x3f, r0	; 63
     55a:	0f 90       	pop	r0
     55c:	1f 90       	pop	r1
     55e:	18 95       	reti

00000560 <usartReceiveStd>:
 * Checks if a reception has been completed
 * -------------------------------------------------------------------------- */

bool_t usartIsReceptionComplete(void)
{
	return isBitSet(UCSR0A, RXC0);
     560:	80 91 c0 00 	lds	r24, 0x00C0
 * standard input heandler
 * -------------------------------------------------------------------------- */

int16 usartReceiveStd(FILE * stream)
{
	while(!usartIsReceptionComplete())
     564:	87 ff       	sbrs	r24, 7
     566:	fc cf       	rjmp	.-8      	; 0x560 <usartReceiveStd>
		;	// Waits until last reception ends
	return (int16)UDR0;
     568:	80 91 c6 00 	lds	r24, 0x00C6
}
     56c:	90 e0       	ldi	r25, 0x00	; 0
     56e:	08 95       	ret

00000570 <globalInterruptEnable>:
 * Enable global interrupts
 * -------------------------------------------------------------------------- */

void globalInterruptEnable(void)
{
	sei();
     570:	78 94       	sei
     572:	08 95       	ret

00000574 <globalInterruptDisable>:
 * Disable global interrupts
 * -------------------------------------------------------------------------- */

void globalInterruptDisable(void)
{
	cli();
     574:	f8 94       	cli
     576:	08 95       	ret

00000578 <systemClockSetPrescaler>:

resultValue_t systemClockSetPrescaler(systemPrescalerValue_t prescaler)
{
	uint8 aux8 = 0;

	switch(prescaler){
     578:	90 e0       	ldi	r25, 0x00	; 0
     57a:	89 30       	cpi	r24, 0x09	; 9
     57c:	91 05       	cpc	r25, r1
     57e:	00 f5       	brcc	.+64     	; 0x5c0 <systemClockSetPrescaler+0x48>
     580:	fc 01       	movw	r30, r24
     582:	e4 5b       	subi	r30, 0xB4	; 180
     584:	ff 4f       	sbci	r31, 0xFF	; 255
     586:	0c 94 63 0d 	jmp	0x1ac6	; 0x1ac6 <__tablejump2__>
		case SYSTEM_PRESCALER_OFF:		aux8 = 0;	break;
     58a:	80 e0       	ldi	r24, 0x00	; 0
     58c:	0f c0       	rjmp	.+30     	; 0x5ac <systemClockSetPrescaler+0x34>
		case SYSTEM_PRESCALER_2:		aux8 = 1;	break;
		case SYSTEM_PRESCALER_4:		aux8 = 2;	break;
     58e:	82 e0       	ldi	r24, 0x02	; 2
     590:	0d c0       	rjmp	.+26     	; 0x5ac <systemClockSetPrescaler+0x34>
		case SYSTEM_PRESCALER_8:		aux8 = 3;	break;
     592:	83 e0       	ldi	r24, 0x03	; 3
     594:	0b c0       	rjmp	.+22     	; 0x5ac <systemClockSetPrescaler+0x34>
		case SYSTEM_PRESCALER_16:		aux8 = 4;	break;
     596:	84 e0       	ldi	r24, 0x04	; 4
     598:	09 c0       	rjmp	.+18     	; 0x5ac <systemClockSetPrescaler+0x34>
		case SYSTEM_PRESCALER_32:		aux8 = 5;	break;
     59a:	85 e0       	ldi	r24, 0x05	; 5
     59c:	07 c0       	rjmp	.+14     	; 0x5ac <systemClockSetPrescaler+0x34>
		case SYSTEM_PRESCALER_64:		aux8 = 6;	break;
     59e:	86 e0       	ldi	r24, 0x06	; 6
     5a0:	05 c0       	rjmp	.+10     	; 0x5ac <systemClockSetPrescaler+0x34>
		case SYSTEM_PRESCALER_128:		aux8 = 7;	break;
     5a2:	87 e0       	ldi	r24, 0x07	; 7
     5a4:	03 c0       	rjmp	.+6      	; 0x5ac <systemClockSetPrescaler+0x34>
		case SYSTEM_PRESCALER_256:		aux8 = 8;	break;
     5a6:	88 e0       	ldi	r24, 0x08	; 8
     5a8:	01 c0       	rjmp	.+2      	; 0x5ac <systemClockSetPrescaler+0x34>
{
	uint8 aux8 = 0;

	switch(prescaler){
		case SYSTEM_PRESCALER_OFF:		aux8 = 0;	break;
		case SYSTEM_PRESCALER_2:		aux8 = 1;	break;
     5aa:	81 e0       	ldi	r24, 0x01	; 1
		case SYSTEM_PRESCALER_64:		aux8 = 6;	break;
		case SYSTEM_PRESCALER_128:		aux8 = 7;	break;
		case SYSTEM_PRESCALER_256:		aux8 = 8;	break;
		default:						return RESULT_UNSUPPORTED_VALUE;	break;
	}
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE){
     5ac:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     5ae:	f8 94       	cli
		CLKPR = 0b10000000;
     5b0:	20 e8       	ldi	r18, 0x80	; 128
     5b2:	20 93 61 00 	sts	0x0061, r18
		CLKPR = aux8;
     5b6:	80 93 61 00 	sts	0x0061, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     5ba:	9f bf       	out	0x3f, r25	; 63
	}

	return RESULT_OK;
     5bc:	80 e0       	ldi	r24, 0x00	; 0
     5be:	08 95       	ret
		case SYSTEM_PRESCALER_16:		aux8 = 4;	break;
		case SYSTEM_PRESCALER_32:		aux8 = 5;	break;
		case SYSTEM_PRESCALER_64:		aux8 = 6;	break;
		case SYSTEM_PRESCALER_128:		aux8 = 7;	break;
		case SYSTEM_PRESCALER_256:		aux8 = 8;	break;
		default:						return RESULT_UNSUPPORTED_VALUE;	break;
     5c0:	87 e0       	ldi	r24, 0x07	; 7
		CLKPR = 0b10000000;
		CLKPR = aux8;
	}

	return RESULT_OK;
}
     5c2:	08 95       	ret

000005c4 <eepromSetOperationMode>:

void eepromSetOperationMode(eepromMode_t mode)
{
	uint8 aux8 = 0;

	aux8 = EECR & ~(0x03 << EEPM0);
     5c4:	2f b3       	in	r18, 0x1f	; 31
	aux8 |= (mode << EEPM0);
     5c6:	30 e1       	ldi	r19, 0x10	; 16
     5c8:	83 9f       	mul	r24, r19
     5ca:	c0 01       	movw	r24, r0
     5cc:	11 24       	eor	r1, r1

void eepromSetOperationMode(eepromMode_t mode)
{
	uint8 aux8 = 0;

	aux8 = EECR & ~(0x03 << EEPM0);
     5ce:	2f 7c       	andi	r18, 0xCF	; 207
	aux8 |= (mode << EEPM0);
     5d0:	28 2b       	or	r18, r24
	EECR = aux8;
     5d2:	2f bb       	out	0x1f, r18	; 31
     5d4:	08 95       	ret

000005d6 <eepromReadyActivateInterrupt>:
 * Activates the EEPROM ready interrupt
 * -------------------------------------------------------------------------- */

void eepromReadyActivateInterrupt(void)
{
	setBit(EECR, EERIE);
     5d6:	fb 9a       	sbi	0x1f, 3	; 31
     5d8:	08 95       	ret

000005da <eepromReadyDeactivateInterrupt>:
 * Deactivates the EEPROM ready interrupt
 * -------------------------------------------------------------------------- */

void eepromReadyDeactivateInterrupt(void)
{
	clrBit(EECR, EERIE);
     5da:	fb 98       	cbi	0x1f, 3	; 31
     5dc:	08 95       	ret

000005de <eepromWrite>:
 * Writes a byte in the specified address in the EEPROM
 * -------------------------------------------------------------------------- */

void eepromWrite(uint16 address, uint8 data)
{
	waitUntilBitIsClear(EECR, EEPE);
     5de:	f9 99       	sbic	0x1f, 1	; 31
     5e0:	fe cf       	rjmp	.-4      	; 0x5de <eepromWrite>
	waitUntilBitIsClear(SPMEN, SPMCSR);
     5e2:	27 b7       	in	r18, 0x37	; 55
	EEAR = (address & EEPROM_ADDRESS_MASK);
     5e4:	93 70       	andi	r25, 0x03	; 3
     5e6:	92 bd       	out	0x22, r25	; 34
     5e8:	81 bd       	out	0x21, r24	; 33
	EEDR = data;
     5ea:	60 bd       	out	0x20, r22	; 32
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE){
     5ec:	8f b7       	in	r24, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     5ee:	f8 94       	cli
		setBit(EECR, EEMPE);
     5f0:	fa 9a       	sbi	0x1f, 2	; 31
		setBit(EECR, EEPE);
     5f2:	f9 9a       	sbi	0x1f, 1	; 31
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     5f4:	8f bf       	out	0x3f, r24	; 63
    __asm__ volatile ("" ::: "memory");
     5f6:	08 95       	ret

000005f8 <eepromRead>:
 * Reads a byte from the specified address in the EEPROM
 * -------------------------------------------------------------------------- */

uint8 eepromRead(uint16 address)
{
	waitUntilBitIsClear(EECR, EEPE);
     5f8:	f9 99       	sbic	0x1f, 1	; 31
     5fa:	fe cf       	rjmp	.-4      	; 0x5f8 <eepromRead>
	EEAR = (address & EEPROM_ADDRESS_MASK);
     5fc:	93 70       	andi	r25, 0x03	; 3
     5fe:	92 bd       	out	0x22, r25	; 34
     600:	81 bd       	out	0x21, r24	; 33
	setBit(EECR, EERE);
     602:	f8 9a       	sbi	0x1f, 0	; 31
	return EEDR;
     604:	80 b5       	in	r24, 0x20	; 32
}
     606:	08 95       	ret

00000608 <globalPullUpEnable>:
 * Enables the global pull-up
 * -------------------------------------------------------------------------- */

void globalPullUpEnable(void)
{
	clrBit(MCUCR, PUD);
     608:	85 b7       	in	r24, 0x35	; 53
     60a:	8f 7e       	andi	r24, 0xEF	; 239
     60c:	85 bf       	out	0x35, r24	; 53
     60e:	08 95       	ret

00000610 <pullUpDisable>:
 * Disables the global pull-up
 * -------------------------------------------------------------------------- */

void pullUpDisable(void)
{
	setBit(MCUCR, PUD);
     610:	85 b7       	in	r24, 0x35	; 53
     612:	80 61       	ori	r24, 0x10	; 16
     614:	85 bf       	out	0x35, r24	; 53
     616:	08 95       	ret

00000618 <int0Config>:

resultValue_t int0Config(portMode_t port, senseMode_t sense)
{
	uint8 aux8 = 0;

	switch(port){
     618:	82 30       	cpi	r24, 0x02	; 2
     61a:	79 f0       	breq	.+30     	; 0x63a <int0Config+0x22>
     61c:	30 f4       	brcc	.+12     	; 0x62a <int0Config+0x12>
     61e:	88 23       	and	r24, r24
     620:	49 f0       	breq	.+18     	; 0x634 <int0Config+0x1c>
     622:	81 30       	cpi	r24, 0x01	; 1
     624:	11 f5       	brne	.+68     	; 0x66a <int0Config+0x52>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD2); setBit(DDRD, PD2);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD2); setBit(DDRD, PD2);	break;
     626:	5a 9a       	sbi	0x0b, 2	; 11
     628:	06 c0       	rjmp	.+12     	; 0x636 <int0Config+0x1e>

resultValue_t int0Config(portMode_t port, senseMode_t sense)
{
	uint8 aux8 = 0;

	switch(port){
     62a:	83 30       	cpi	r24, 0x03	; 3
     62c:	41 f0       	breq	.+16     	; 0x63e <int0Config+0x26>
     62e:	8f 3f       	cpi	r24, 0xFF	; 255
     630:	41 f0       	breq	.+16     	; 0x642 <int0Config+0x2a>
     632:	1b c0       	rjmp	.+54     	; 0x66a <int0Config+0x52>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD2); setBit(DDRD, PD2);	break;
     634:	5a 98       	cbi	0x0b, 2	; 11
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD2); setBit(DDRD, PD2);	break;
     636:	52 9a       	sbi	0x0a, 2	; 10
     638:	04 c0       	rjmp	.+8      	; 0x642 <int0Config+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD2); clrBit(DDRD, PD2);	break;
     63a:	5a 98       	cbi	0x0b, 2	; 11
     63c:	01 c0       	rjmp	.+2      	; 0x640 <int0Config+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD2); clrBit(DDRD, PD2);	break;
     63e:	5a 9a       	sbi	0x0b, 2	; 11
     640:	52 98       	cbi	0x0a, 2	; 10
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}

	if(sense != SENSE_NO_CHANGE){
     642:	6f 3f       	cpi	r22, 0xFF	; 255
     644:	a1 f0       	breq	.+40     	; 0x66e <int0Config+0x56>
		aux8 = EICRA & ~(0x03 << ISC00);
     646:	80 91 69 00 	lds	r24, 0x0069
     64a:	8c 7f       	andi	r24, 0xFC	; 252
		switch(sense){
     64c:	61 30       	cpi	r22, 0x01	; 1
     64e:	39 f0       	breq	.+14     	; 0x65e <int0Config+0x46>
     650:	48 f0       	brcs	.+18     	; 0x664 <int0Config+0x4c>
     652:	62 30       	cpi	r22, 0x02	; 2
     654:	31 f0       	breq	.+12     	; 0x662 <int0Config+0x4a>
     656:	63 30       	cpi	r22, 0x03	; 3
     658:	61 f4       	brne	.+24     	; 0x672 <int0Config+0x5a>
			case SENSE_LOW_LEVEL:		break;
			case SENSE_ANY_EDGE:		aux8 |= (0x01 << ISC00);			break;
			case SENSE_FALLING_EDGE:	aux8 |= (0x02 << ISC00);			break;
			case SENSE_RISING_EDGE:		aux8 |= (0x03 << ISC00);			break;
     65a:	83 60       	ori	r24, 0x03	; 3
     65c:	03 c0       	rjmp	.+6      	; 0x664 <int0Config+0x4c>

	if(sense != SENSE_NO_CHANGE){
		aux8 = EICRA & ~(0x03 << ISC00);
		switch(sense){
			case SENSE_LOW_LEVEL:		break;
			case SENSE_ANY_EDGE:		aux8 |= (0x01 << ISC00);			break;
     65e:	81 60       	ori	r24, 0x01	; 1
     660:	01 c0       	rjmp	.+2      	; 0x664 <int0Config+0x4c>
			case SENSE_FALLING_EDGE:	aux8 |= (0x02 << ISC00);			break;
     662:	82 60       	ori	r24, 0x02	; 2
			case SENSE_RISING_EDGE:		aux8 |= (0x03 << ISC00);			break;
			case SENSE_NO_CHANGE:		break;
			default:					return RESULT_INT_SENSE_VALUE_UNSUPPORTED;	break;
		}
		EICRA = aux8;
     664:	80 93 69 00 	sts	0x0069, r24
     668:	02 c0       	rjmp	.+4      	; 0x66e <int0Config+0x56>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD2); setBit(DDRD, PD2);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD2); setBit(DDRD, PD2);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD2); clrBit(DDRD, PD2);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD2); clrBit(DDRD, PD2);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     66a:	81 e0       	ldi	r24, 0x01	; 1
     66c:	08 95       	ret
			default:					return RESULT_INT_SENSE_VALUE_UNSUPPORTED;	break;
		}
		EICRA = aux8;
	}

	return RESULT_OK;
     66e:	80 e0       	ldi	r24, 0x00	; 0
     670:	08 95       	ret
			case SENSE_LOW_LEVEL:		break;
			case SENSE_ANY_EDGE:		aux8 |= (0x01 << ISC00);			break;
			case SENSE_FALLING_EDGE:	aux8 |= (0x02 << ISC00);			break;
			case SENSE_RISING_EDGE:		aux8 |= (0x03 << ISC00);			break;
			case SENSE_NO_CHANGE:		break;
			default:					return RESULT_INT_SENSE_VALUE_UNSUPPORTED;	break;
     672:	82 e0       	ldi	r24, 0x02	; 2
		}
		EICRA = aux8;
	}

	return RESULT_OK;
}
     674:	08 95       	ret

00000676 <int0ActivateInterrupt>:
 * Activates the external interrupt int0
 * -------------------------------------------------------------------------- */

void int0ActivateInterrupt(void)
{
	setBit(EIMSK, INT0);
     676:	e8 9a       	sbi	0x1d, 0	; 29
     678:	08 95       	ret

0000067a <int0DeactivateInterrupt>:
 * Deactivates the external interrupt int0
 * -------------------------------------------------------------------------- */

void int0DeactivateInterrupt(void)
{
	clrBit(EIMSK, INT0);
     67a:	e8 98       	cbi	0x1d, 0	; 29
     67c:	08 95       	ret

0000067e <int0ClearInterruptRequest>:
 * Clears the external interrupt int0 request
 * -------------------------------------------------------------------------- */

void int0ClearInterruptRequest(void)
{
	setBit(EIFR, INTF0);
     67e:	e0 9a       	sbi	0x1c, 0	; 28
     680:	08 95       	ret

00000682 <int1Config>:

resultValue_t int1Config(portMode_t port, senseMode_t sense)
{
	uint8 aux8 = 0;

	switch(port){
     682:	82 30       	cpi	r24, 0x02	; 2
     684:	79 f0       	breq	.+30     	; 0x6a4 <int1Config+0x22>
     686:	30 f4       	brcc	.+12     	; 0x694 <int1Config+0x12>
     688:	88 23       	and	r24, r24
     68a:	49 f0       	breq	.+18     	; 0x69e <int1Config+0x1c>
     68c:	81 30       	cpi	r24, 0x01	; 1
     68e:	11 f5       	brne	.+68     	; 0x6d4 <int1Config+0x52>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD3); setBit(DDRD, PD3);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD3); setBit(DDRD, PD3);	break;
     690:	5b 9a       	sbi	0x0b, 3	; 11
     692:	06 c0       	rjmp	.+12     	; 0x6a0 <int1Config+0x1e>

resultValue_t int1Config(portMode_t port, senseMode_t sense)
{
	uint8 aux8 = 0;

	switch(port){
     694:	83 30       	cpi	r24, 0x03	; 3
     696:	41 f0       	breq	.+16     	; 0x6a8 <int1Config+0x26>
     698:	8f 3f       	cpi	r24, 0xFF	; 255
     69a:	41 f0       	breq	.+16     	; 0x6ac <int1Config+0x2a>
     69c:	1b c0       	rjmp	.+54     	; 0x6d4 <int1Config+0x52>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD3); setBit(DDRD, PD3);	break;
     69e:	5b 98       	cbi	0x0b, 3	; 11
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD3); setBit(DDRD, PD3);	break;
     6a0:	53 9a       	sbi	0x0a, 3	; 10
     6a2:	04 c0       	rjmp	.+8      	; 0x6ac <int1Config+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD3); clrBit(DDRD, PD3);	break;
     6a4:	5b 98       	cbi	0x0b, 3	; 11
     6a6:	01 c0       	rjmp	.+2      	; 0x6aa <int1Config+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD3); clrBit(DDRD, PD3);	break;
     6a8:	5b 9a       	sbi	0x0b, 3	; 11
     6aa:	53 98       	cbi	0x0a, 3	; 10
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}

	if(sense != SENSE_NO_CHANGE){
     6ac:	6f 3f       	cpi	r22, 0xFF	; 255
     6ae:	a1 f0       	breq	.+40     	; 0x6d8 <int1Config+0x56>
		aux8 = EICRA & ~(0x03 << ISC10);
     6b0:	80 91 69 00 	lds	r24, 0x0069
     6b4:	83 7f       	andi	r24, 0xF3	; 243
		switch(sense){
     6b6:	61 30       	cpi	r22, 0x01	; 1
     6b8:	39 f0       	breq	.+14     	; 0x6c8 <int1Config+0x46>
     6ba:	48 f0       	brcs	.+18     	; 0x6ce <int1Config+0x4c>
     6bc:	62 30       	cpi	r22, 0x02	; 2
     6be:	31 f0       	breq	.+12     	; 0x6cc <int1Config+0x4a>
     6c0:	63 30       	cpi	r22, 0x03	; 3
     6c2:	61 f4       	brne	.+24     	; 0x6dc <int1Config+0x5a>
			case SENSE_LOW_LEVEL:		break;
			case SENSE_ANY_EDGE:		aux8 |= (0x01 << ISC10);			break;
			case SENSE_FALLING_EDGE:	aux8 |= (0x02 << ISC10);			break;
			case SENSE_RISING_EDGE:		aux8 |= (0x03 << ISC10);			break;
     6c4:	8c 60       	ori	r24, 0x0C	; 12
     6c6:	03 c0       	rjmp	.+6      	; 0x6ce <int1Config+0x4c>

	if(sense != SENSE_NO_CHANGE){
		aux8 = EICRA & ~(0x03 << ISC10);
		switch(sense){
			case SENSE_LOW_LEVEL:		break;
			case SENSE_ANY_EDGE:		aux8 |= (0x01 << ISC10);			break;
     6c8:	84 60       	ori	r24, 0x04	; 4
     6ca:	01 c0       	rjmp	.+2      	; 0x6ce <int1Config+0x4c>
			case SENSE_FALLING_EDGE:	aux8 |= (0x02 << ISC10);			break;
     6cc:	88 60       	ori	r24, 0x08	; 8
			case SENSE_RISING_EDGE:		aux8 |= (0x03 << ISC10);			break;
			case SENSE_NO_CHANGE:		break;
			default:					return RESULT_INT_SENSE_VALUE_UNSUPPORTED;	break;
		}
		EICRA = aux8;
     6ce:	80 93 69 00 	sts	0x0069, r24
     6d2:	02 c0       	rjmp	.+4      	; 0x6d8 <int1Config+0x56>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD3); setBit(DDRD, PD3);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD3); setBit(DDRD, PD3);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD3); clrBit(DDRD, PD3);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD3); clrBit(DDRD, PD3);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     6d4:	81 e0       	ldi	r24, 0x01	; 1
     6d6:	08 95       	ret
			default:					return RESULT_INT_SENSE_VALUE_UNSUPPORTED;	break;
		}
		EICRA = aux8;
	}

	return RESULT_OK;
     6d8:	80 e0       	ldi	r24, 0x00	; 0
     6da:	08 95       	ret
			case SENSE_LOW_LEVEL:		break;
			case SENSE_ANY_EDGE:		aux8 |= (0x01 << ISC10);			break;
			case SENSE_FALLING_EDGE:	aux8 |= (0x02 << ISC10);			break;
			case SENSE_RISING_EDGE:		aux8 |= (0x03 << ISC10);			break;
			case SENSE_NO_CHANGE:		break;
			default:					return RESULT_INT_SENSE_VALUE_UNSUPPORTED;	break;
     6dc:	82 e0       	ldi	r24, 0x02	; 2
		}
		EICRA = aux8;
	}

	return RESULT_OK;
}
     6de:	08 95       	ret

000006e0 <int1ActivateInterrupt>:
 * Activates the external interrupt int1
 * -------------------------------------------------------------------------- */

void int1ActivateInterrupt(void)
{
	setBit(EIMSK, INT1);
     6e0:	e9 9a       	sbi	0x1d, 1	; 29
     6e2:	08 95       	ret

000006e4 <int1DeactivateInterrupt>:
 * Deactivates the external interrupt int1
 * -------------------------------------------------------------------------- */

void int1DeactivateInterrupt(void)
{
	clrBit(EIMSK, INT1);
     6e4:	e9 98       	cbi	0x1d, 1	; 29
     6e6:	08 95       	ret

000006e8 <int1ClearInterruptRequest>:
 * Clears the external interrupt int1 request
 * -------------------------------------------------------------------------- */

void int1ClearInterruptRequest(void)
{
	setBit(EIFR, INTF1);
     6e8:	e1 9a       	sbi	0x1c, 1	; 28
     6ea:	08 95       	ret

000006ec <pcint7_0Enable>:
 * Enables the external interrupt pcint in port B
 * -------------------------------------------------------------------------- */

void pcint7_0Enable(void)
{
	setBit(PCICR, PCIE0);
     6ec:	e8 e6       	ldi	r30, 0x68	; 104
     6ee:	f0 e0       	ldi	r31, 0x00	; 0
     6f0:	80 81       	ld	r24, Z
     6f2:	81 60       	ori	r24, 0x01	; 1
     6f4:	80 83       	st	Z, r24
     6f6:	08 95       	ret

000006f8 <pcint7_0Disable>:
 * Disables the external interrupt pcint in port B
 * -------------------------------------------------------------------------- */

void pcint7_0Disable(void)
{
	clrBit(PCICR, PCIE0);
     6f8:	e8 e6       	ldi	r30, 0x68	; 104
     6fa:	f0 e0       	ldi	r31, 0x00	; 0
     6fc:	80 81       	ld	r24, Z
     6fe:	8e 7f       	andi	r24, 0xFE	; 254
     700:	80 83       	st	Z, r24
     702:	08 95       	ret

00000704 <pcint7_0ClearInterruptRequest>:
 * Disables the external interrupt pcint in port B
 * -------------------------------------------------------------------------- */

void pcint7_0ClearInterruptRequest(void)
{
	setBit(PCIFR, PCIF0);
     704:	d8 9a       	sbi	0x1b, 0	; 27
     706:	08 95       	ret

00000708 <pcint0ActivateInterrupt>:
 * Activates the external interrupt pcint0 and configures port mode in PB0
 * -------------------------------------------------------------------------- */

resultValue_t pcint0ActivateInterrupt(portMode_t port)
{
	switch(port){
     708:	82 30       	cpi	r24, 0x02	; 2
     70a:	79 f0       	breq	.+30     	; 0x72a <pcint0ActivateInterrupt+0x22>
     70c:	30 f4       	brcc	.+12     	; 0x71a <pcint0ActivateInterrupt+0x12>
     70e:	88 23       	and	r24, r24
     710:	49 f0       	breq	.+18     	; 0x724 <pcint0ActivateInterrupt+0x1c>
     712:	81 30       	cpi	r24, 0x01	; 1
     714:	a9 f4       	brne	.+42     	; 0x740 <pcint0ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB0); setBit(DDRB, PB0);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB0); setBit(DDRB, PB0);	break;
     716:	28 9a       	sbi	0x05, 0	; 5
     718:	06 c0       	rjmp	.+12     	; 0x726 <pcint0ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint0 and configures port mode in PB0
 * -------------------------------------------------------------------------- */

resultValue_t pcint0ActivateInterrupt(portMode_t port)
{
	switch(port){
     71a:	83 30       	cpi	r24, 0x03	; 3
     71c:	41 f0       	breq	.+16     	; 0x72e <pcint0ActivateInterrupt+0x26>
     71e:	8f 3f       	cpi	r24, 0xFF	; 255
     720:	41 f0       	breq	.+16     	; 0x732 <pcint0ActivateInterrupt+0x2a>
     722:	0e c0       	rjmp	.+28     	; 0x740 <pcint0ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB0); setBit(DDRB, PB0);	break;
     724:	28 98       	cbi	0x05, 0	; 5
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB0); setBit(DDRB, PB0);	break;
     726:	20 9a       	sbi	0x04, 0	; 4
     728:	04 c0       	rjmp	.+8      	; 0x732 <pcint0ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB0); clrBit(DDRB, PB0);	break;
     72a:	28 98       	cbi	0x05, 0	; 5
     72c:	01 c0       	rjmp	.+2      	; 0x730 <pcint0ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB0); clrBit(DDRB, PB0);	break;
     72e:	28 9a       	sbi	0x05, 0	; 5
     730:	20 98       	cbi	0x04, 0	; 4
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK0, PCINT0);
     732:	80 91 6b 00 	lds	r24, 0x006B
     736:	81 60       	ori	r24, 0x01	; 1
     738:	80 93 6b 00 	sts	0x006B, r24
	return RESULT_OK;
     73c:	80 e0       	ldi	r24, 0x00	; 0
     73e:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB0); setBit(DDRB, PB0);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB0); setBit(DDRB, PB0);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB0); clrBit(DDRB, PB0);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB0); clrBit(DDRB, PB0);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     740:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK0, PCINT0);
	return RESULT_OK;
}
     742:	08 95       	ret

00000744 <pcint0DeactivateInterrupt>:
 * Deactivates the external interrupt pcint0 in PB0
 * -------------------------------------------------------------------------- */

void pcint0DeactivateInterrupt(void)
{
	clrBit(PCMSK0, PCINT0);
     744:	eb e6       	ldi	r30, 0x6B	; 107
     746:	f0 e0       	ldi	r31, 0x00	; 0
     748:	80 81       	ld	r24, Z
     74a:	8e 7f       	andi	r24, 0xFE	; 254
     74c:	80 83       	st	Z, r24
     74e:	08 95       	ret

00000750 <pcint1ActivateInterrupt>:
 * Activates the external interrupt pcint1 and configures port mode in PB1
 * -------------------------------------------------------------------------- */

resultValue_t pcint1ActivateInterrupt(portMode_t port)
{
	switch(port){
     750:	82 30       	cpi	r24, 0x02	; 2
     752:	79 f0       	breq	.+30     	; 0x772 <pcint1ActivateInterrupt+0x22>
     754:	30 f4       	brcc	.+12     	; 0x762 <pcint1ActivateInterrupt+0x12>
     756:	88 23       	and	r24, r24
     758:	49 f0       	breq	.+18     	; 0x76c <pcint1ActivateInterrupt+0x1c>
     75a:	81 30       	cpi	r24, 0x01	; 1
     75c:	a9 f4       	brne	.+42     	; 0x788 <pcint1ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB1); setBit(DDRB, PB1);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB1); setBit(DDRB, PB1);	break;
     75e:	29 9a       	sbi	0x05, 1	; 5
     760:	06 c0       	rjmp	.+12     	; 0x76e <pcint1ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint1 and configures port mode in PB1
 * -------------------------------------------------------------------------- */

resultValue_t pcint1ActivateInterrupt(portMode_t port)
{
	switch(port){
     762:	83 30       	cpi	r24, 0x03	; 3
     764:	41 f0       	breq	.+16     	; 0x776 <pcint1ActivateInterrupt+0x26>
     766:	8f 3f       	cpi	r24, 0xFF	; 255
     768:	41 f0       	breq	.+16     	; 0x77a <pcint1ActivateInterrupt+0x2a>
     76a:	0e c0       	rjmp	.+28     	; 0x788 <pcint1ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB1); setBit(DDRB, PB1);	break;
     76c:	29 98       	cbi	0x05, 1	; 5
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB1); setBit(DDRB, PB1);	break;
     76e:	21 9a       	sbi	0x04, 1	; 4
     770:	04 c0       	rjmp	.+8      	; 0x77a <pcint1ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB1); clrBit(DDRB, PB1);	break;
     772:	29 98       	cbi	0x05, 1	; 5
     774:	01 c0       	rjmp	.+2      	; 0x778 <pcint1ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB1); clrBit(DDRB, PB1);	break;
     776:	29 9a       	sbi	0x05, 1	; 5
     778:	21 98       	cbi	0x04, 1	; 4
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK0, PCINT1);
     77a:	80 91 6b 00 	lds	r24, 0x006B
     77e:	82 60       	ori	r24, 0x02	; 2
     780:	80 93 6b 00 	sts	0x006B, r24
	return RESULT_OK;
     784:	80 e0       	ldi	r24, 0x00	; 0
     786:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB1); setBit(DDRB, PB1);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB1); setBit(DDRB, PB1);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB1); clrBit(DDRB, PB1);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB1); clrBit(DDRB, PB1);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     788:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK0, PCINT1);
	return RESULT_OK;
}
     78a:	08 95       	ret

0000078c <pcint1DeactivateInterrupt>:
 * Deactivates the external interrupt pcint1 in PB1
 * -------------------------------------------------------------------------- */

void pcint1DeactivateInterrupt(void)
{
	clrBit(PCMSK0, PCINT1);
     78c:	eb e6       	ldi	r30, 0x6B	; 107
     78e:	f0 e0       	ldi	r31, 0x00	; 0
     790:	80 81       	ld	r24, Z
     792:	8d 7f       	andi	r24, 0xFD	; 253
     794:	80 83       	st	Z, r24
     796:	08 95       	ret

00000798 <pcint2ActivateInterrupt>:
 * Activates the external interrupt pcint2 and configures port mode in PB2
 * -------------------------------------------------------------------------- */

resultValue_t pcint2ActivateInterrupt(portMode_t port)
{
	switch(port){
     798:	82 30       	cpi	r24, 0x02	; 2
     79a:	79 f0       	breq	.+30     	; 0x7ba <pcint2ActivateInterrupt+0x22>
     79c:	30 f4       	brcc	.+12     	; 0x7aa <pcint2ActivateInterrupt+0x12>
     79e:	88 23       	and	r24, r24
     7a0:	49 f0       	breq	.+18     	; 0x7b4 <pcint2ActivateInterrupt+0x1c>
     7a2:	81 30       	cpi	r24, 0x01	; 1
     7a4:	a9 f4       	brne	.+42     	; 0x7d0 <pcint2ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB2); setBit(DDRB, PB2);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB2); setBit(DDRB, PB2);	break;
     7a6:	2a 9a       	sbi	0x05, 2	; 5
     7a8:	06 c0       	rjmp	.+12     	; 0x7b6 <pcint2ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint2 and configures port mode in PB2
 * -------------------------------------------------------------------------- */

resultValue_t pcint2ActivateInterrupt(portMode_t port)
{
	switch(port){
     7aa:	83 30       	cpi	r24, 0x03	; 3
     7ac:	41 f0       	breq	.+16     	; 0x7be <pcint2ActivateInterrupt+0x26>
     7ae:	8f 3f       	cpi	r24, 0xFF	; 255
     7b0:	41 f0       	breq	.+16     	; 0x7c2 <pcint2ActivateInterrupt+0x2a>
     7b2:	0e c0       	rjmp	.+28     	; 0x7d0 <pcint2ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB2); setBit(DDRB, PB2);	break;
     7b4:	2a 98       	cbi	0x05, 2	; 5
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB2); setBit(DDRB, PB2);	break;
     7b6:	22 9a       	sbi	0x04, 2	; 4
     7b8:	04 c0       	rjmp	.+8      	; 0x7c2 <pcint2ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB2); clrBit(DDRB, PB2);	break;
     7ba:	2a 98       	cbi	0x05, 2	; 5
     7bc:	01 c0       	rjmp	.+2      	; 0x7c0 <pcint2ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB2); clrBit(DDRB, PB2);	break;
     7be:	2a 9a       	sbi	0x05, 2	; 5
     7c0:	22 98       	cbi	0x04, 2	; 4
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK0, PCINT2);
     7c2:	80 91 6b 00 	lds	r24, 0x006B
     7c6:	84 60       	ori	r24, 0x04	; 4
     7c8:	80 93 6b 00 	sts	0x006B, r24
	return RESULT_OK;
     7cc:	80 e0       	ldi	r24, 0x00	; 0
     7ce:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB2); setBit(DDRB, PB2);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB2); setBit(DDRB, PB2);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB2); clrBit(DDRB, PB2);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB2); clrBit(DDRB, PB2);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     7d0:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK0, PCINT2);
	return RESULT_OK;
}
     7d2:	08 95       	ret

000007d4 <pcint2DeactivateInterrupt>:
 * Deactivates the external interrupt pcint2 in PB2
 * -------------------------------------------------------------------------- */

void pcint2DeactivateInterrupt(void)
{
	clrBit(PCMSK0, PCINT2);
     7d4:	eb e6       	ldi	r30, 0x6B	; 107
     7d6:	f0 e0       	ldi	r31, 0x00	; 0
     7d8:	80 81       	ld	r24, Z
     7da:	8b 7f       	andi	r24, 0xFB	; 251
     7dc:	80 83       	st	Z, r24
     7de:	08 95       	ret

000007e0 <pcint3ActivateInterrupt>:
 * Activates the external interrupt pcint3 and configures port mode in PB3
 * -------------------------------------------------------------------------- */

resultValue_t pcint3ActivateInterrupt(portMode_t port)
{
	switch(port){
     7e0:	82 30       	cpi	r24, 0x02	; 2
     7e2:	79 f0       	breq	.+30     	; 0x802 <pcint3ActivateInterrupt+0x22>
     7e4:	30 f4       	brcc	.+12     	; 0x7f2 <pcint3ActivateInterrupt+0x12>
     7e6:	88 23       	and	r24, r24
     7e8:	49 f0       	breq	.+18     	; 0x7fc <pcint3ActivateInterrupt+0x1c>
     7ea:	81 30       	cpi	r24, 0x01	; 1
     7ec:	a9 f4       	brne	.+42     	; 0x818 <pcint3ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB3); setBit(DDRB, PB3);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB3); setBit(DDRB, PB3);	break;
     7ee:	2b 9a       	sbi	0x05, 3	; 5
     7f0:	06 c0       	rjmp	.+12     	; 0x7fe <pcint3ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint3 and configures port mode in PB3
 * -------------------------------------------------------------------------- */

resultValue_t pcint3ActivateInterrupt(portMode_t port)
{
	switch(port){
     7f2:	83 30       	cpi	r24, 0x03	; 3
     7f4:	41 f0       	breq	.+16     	; 0x806 <pcint3ActivateInterrupt+0x26>
     7f6:	8f 3f       	cpi	r24, 0xFF	; 255
     7f8:	41 f0       	breq	.+16     	; 0x80a <pcint3ActivateInterrupt+0x2a>
     7fa:	0e c0       	rjmp	.+28     	; 0x818 <pcint3ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB3); setBit(DDRB, PB3);	break;
     7fc:	2b 98       	cbi	0x05, 3	; 5
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB3); setBit(DDRB, PB3);	break;
     7fe:	23 9a       	sbi	0x04, 3	; 4
     800:	04 c0       	rjmp	.+8      	; 0x80a <pcint3ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB3); clrBit(DDRB, PB3);	break;
     802:	2b 98       	cbi	0x05, 3	; 5
     804:	01 c0       	rjmp	.+2      	; 0x808 <pcint3ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB3); clrBit(DDRB, PB3);	break;
     806:	2b 9a       	sbi	0x05, 3	; 5
     808:	23 98       	cbi	0x04, 3	; 4
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK0, PCINT3);
     80a:	80 91 6b 00 	lds	r24, 0x006B
     80e:	88 60       	ori	r24, 0x08	; 8
     810:	80 93 6b 00 	sts	0x006B, r24
	return RESULT_OK;
     814:	80 e0       	ldi	r24, 0x00	; 0
     816:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB3); setBit(DDRB, PB3);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB3); setBit(DDRB, PB3);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB3); clrBit(DDRB, PB3);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB3); clrBit(DDRB, PB3);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     818:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK0, PCINT3);
	return RESULT_OK;
}
     81a:	08 95       	ret

0000081c <pcint3DeactivateInterrupt>:
 * Deactivates the external interrupt pcint3 in PB3
 * -------------------------------------------------------------------------- */

void pcint3DeactivateInterrupt(void)
{
	clrBit(PCMSK0, PCINT3);
     81c:	eb e6       	ldi	r30, 0x6B	; 107
     81e:	f0 e0       	ldi	r31, 0x00	; 0
     820:	80 81       	ld	r24, Z
     822:	87 7f       	andi	r24, 0xF7	; 247
     824:	80 83       	st	Z, r24
     826:	08 95       	ret

00000828 <pcint4ActivateInterrupt>:
 * Activates the external interrupt pcint4 and configures port mode in PB4
 * -------------------------------------------------------------------------- */

resultValue_t pcint4ActivateInterrupt(portMode_t port)
{
	switch(port){
     828:	82 30       	cpi	r24, 0x02	; 2
     82a:	79 f0       	breq	.+30     	; 0x84a <pcint4ActivateInterrupt+0x22>
     82c:	30 f4       	brcc	.+12     	; 0x83a <pcint4ActivateInterrupt+0x12>
     82e:	88 23       	and	r24, r24
     830:	49 f0       	breq	.+18     	; 0x844 <pcint4ActivateInterrupt+0x1c>
     832:	81 30       	cpi	r24, 0x01	; 1
     834:	a9 f4       	brne	.+42     	; 0x860 <pcint4ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB4); setBit(DDRB, PB4);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB4); setBit(DDRB, PB4);	break;
     836:	2c 9a       	sbi	0x05, 4	; 5
     838:	06 c0       	rjmp	.+12     	; 0x846 <pcint4ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint4 and configures port mode in PB4
 * -------------------------------------------------------------------------- */

resultValue_t pcint4ActivateInterrupt(portMode_t port)
{
	switch(port){
     83a:	83 30       	cpi	r24, 0x03	; 3
     83c:	41 f0       	breq	.+16     	; 0x84e <pcint4ActivateInterrupt+0x26>
     83e:	8f 3f       	cpi	r24, 0xFF	; 255
     840:	41 f0       	breq	.+16     	; 0x852 <pcint4ActivateInterrupt+0x2a>
     842:	0e c0       	rjmp	.+28     	; 0x860 <pcint4ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB4); setBit(DDRB, PB4);	break;
     844:	2c 98       	cbi	0x05, 4	; 5
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB4); setBit(DDRB, PB4);	break;
     846:	24 9a       	sbi	0x04, 4	; 4
     848:	04 c0       	rjmp	.+8      	; 0x852 <pcint4ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB4); clrBit(DDRB, PB4);	break;
     84a:	2c 98       	cbi	0x05, 4	; 5
     84c:	01 c0       	rjmp	.+2      	; 0x850 <pcint4ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB4); clrBit(DDRB, PB4);	break;
     84e:	2c 9a       	sbi	0x05, 4	; 5
     850:	24 98       	cbi	0x04, 4	; 4
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK0, PCINT4);
     852:	80 91 6b 00 	lds	r24, 0x006B
     856:	80 61       	ori	r24, 0x10	; 16
     858:	80 93 6b 00 	sts	0x006B, r24
	return RESULT_OK;
     85c:	80 e0       	ldi	r24, 0x00	; 0
     85e:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB4); setBit(DDRB, PB4);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB4); setBit(DDRB, PB4);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB4); clrBit(DDRB, PB4);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB4); clrBit(DDRB, PB4);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     860:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK0, PCINT4);
	return RESULT_OK;
}
     862:	08 95       	ret

00000864 <pcint4DeactivateInterrupt>:
 * Deactivates the external interrupt pcint4 in PB4
 * -------------------------------------------------------------------------- */

void pcint4DeactivateInterrupt(void)
{
	clrBit(PCMSK0, PCINT4);
     864:	eb e6       	ldi	r30, 0x6B	; 107
     866:	f0 e0       	ldi	r31, 0x00	; 0
     868:	80 81       	ld	r24, Z
     86a:	8f 7e       	andi	r24, 0xEF	; 239
     86c:	80 83       	st	Z, r24
     86e:	08 95       	ret

00000870 <pcint5ActivateInterrupt>:
 * Activates the external interrupt pcint5 and configures port mode in PB5
 * -------------------------------------------------------------------------- */

resultValue_t pcint5ActivateInterrupt(portMode_t port)
{
	switch(port){
     870:	82 30       	cpi	r24, 0x02	; 2
     872:	79 f0       	breq	.+30     	; 0x892 <pcint5ActivateInterrupt+0x22>
     874:	30 f4       	brcc	.+12     	; 0x882 <pcint5ActivateInterrupt+0x12>
     876:	88 23       	and	r24, r24
     878:	49 f0       	breq	.+18     	; 0x88c <pcint5ActivateInterrupt+0x1c>
     87a:	81 30       	cpi	r24, 0x01	; 1
     87c:	a9 f4       	brne	.+42     	; 0x8a8 <pcint5ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB5); setBit(DDRB, PB5);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB5); setBit(DDRB, PB5);	break;
     87e:	2d 9a       	sbi	0x05, 5	; 5
     880:	06 c0       	rjmp	.+12     	; 0x88e <pcint5ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint5 and configures port mode in PB5
 * -------------------------------------------------------------------------- */

resultValue_t pcint5ActivateInterrupt(portMode_t port)
{
	switch(port){
     882:	83 30       	cpi	r24, 0x03	; 3
     884:	41 f0       	breq	.+16     	; 0x896 <pcint5ActivateInterrupt+0x26>
     886:	8f 3f       	cpi	r24, 0xFF	; 255
     888:	41 f0       	breq	.+16     	; 0x89a <pcint5ActivateInterrupt+0x2a>
     88a:	0e c0       	rjmp	.+28     	; 0x8a8 <pcint5ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB5); setBit(DDRB, PB5);	break;
     88c:	2d 98       	cbi	0x05, 5	; 5
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB5); setBit(DDRB, PB5);	break;
     88e:	25 9a       	sbi	0x04, 5	; 4
     890:	04 c0       	rjmp	.+8      	; 0x89a <pcint5ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB5); clrBit(DDRB, PB5);	break;
     892:	2d 98       	cbi	0x05, 5	; 5
     894:	01 c0       	rjmp	.+2      	; 0x898 <pcint5ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB5); clrBit(DDRB, PB5);	break;
     896:	2d 9a       	sbi	0x05, 5	; 5
     898:	25 98       	cbi	0x04, 5	; 4
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK0, PCINT5);
     89a:	80 91 6b 00 	lds	r24, 0x006B
     89e:	80 62       	ori	r24, 0x20	; 32
     8a0:	80 93 6b 00 	sts	0x006B, r24
	return RESULT_OK;
     8a4:	80 e0       	ldi	r24, 0x00	; 0
     8a6:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB5); setBit(DDRB, PB5);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB5); setBit(DDRB, PB5);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB5); clrBit(DDRB, PB5);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB5); clrBit(DDRB, PB5);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     8a8:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK0, PCINT5);
	return RESULT_OK;
}
     8aa:	08 95       	ret

000008ac <pcint5DeactivateInterrupt>:
 * Deactivates the external interrupt pcint5 in PB5
 * -------------------------------------------------------------------------- */

void pcint5DeactivateInterrupt(void)
{
	clrBit(PCMSK0, PCINT5);
     8ac:	eb e6       	ldi	r30, 0x6B	; 107
     8ae:	f0 e0       	ldi	r31, 0x00	; 0
     8b0:	80 81       	ld	r24, Z
     8b2:	8f 7d       	andi	r24, 0xDF	; 223
     8b4:	80 83       	st	Z, r24
     8b6:	08 95       	ret

000008b8 <pcint6ActivateInterrupt>:
 * Activates the external interrupt pcint6 and configures port mode in PB6
 * -------------------------------------------------------------------------- */

resultValue_t pcint6ActivateInterrupt(portMode_t port)
{
	switch(port){
     8b8:	82 30       	cpi	r24, 0x02	; 2
     8ba:	79 f0       	breq	.+30     	; 0x8da <pcint6ActivateInterrupt+0x22>
     8bc:	30 f4       	brcc	.+12     	; 0x8ca <pcint6ActivateInterrupt+0x12>
     8be:	88 23       	and	r24, r24
     8c0:	49 f0       	breq	.+18     	; 0x8d4 <pcint6ActivateInterrupt+0x1c>
     8c2:	81 30       	cpi	r24, 0x01	; 1
     8c4:	a9 f4       	brne	.+42     	; 0x8f0 <pcint6ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB6); setBit(DDRB, PB6);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB6); setBit(DDRB, PB6);	break;
     8c6:	2e 9a       	sbi	0x05, 6	; 5
     8c8:	06 c0       	rjmp	.+12     	; 0x8d6 <pcint6ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint6 and configures port mode in PB6
 * -------------------------------------------------------------------------- */

resultValue_t pcint6ActivateInterrupt(portMode_t port)
{
	switch(port){
     8ca:	83 30       	cpi	r24, 0x03	; 3
     8cc:	41 f0       	breq	.+16     	; 0x8de <pcint6ActivateInterrupt+0x26>
     8ce:	8f 3f       	cpi	r24, 0xFF	; 255
     8d0:	41 f0       	breq	.+16     	; 0x8e2 <pcint6ActivateInterrupt+0x2a>
     8d2:	0e c0       	rjmp	.+28     	; 0x8f0 <pcint6ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB6); setBit(DDRB, PB6);	break;
     8d4:	2e 98       	cbi	0x05, 6	; 5
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB6); setBit(DDRB, PB6);	break;
     8d6:	26 9a       	sbi	0x04, 6	; 4
     8d8:	04 c0       	rjmp	.+8      	; 0x8e2 <pcint6ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB6); clrBit(DDRB, PB6);	break;
     8da:	2e 98       	cbi	0x05, 6	; 5
     8dc:	01 c0       	rjmp	.+2      	; 0x8e0 <pcint6ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB6); clrBit(DDRB, PB6);	break;
     8de:	2e 9a       	sbi	0x05, 6	; 5
     8e0:	26 98       	cbi	0x04, 6	; 4
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK0, PCINT6);
     8e2:	80 91 6b 00 	lds	r24, 0x006B
     8e6:	80 64       	ori	r24, 0x40	; 64
     8e8:	80 93 6b 00 	sts	0x006B, r24
	return RESULT_OK;
     8ec:	80 e0       	ldi	r24, 0x00	; 0
     8ee:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB6); setBit(DDRB, PB6);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB6); setBit(DDRB, PB6);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB6); clrBit(DDRB, PB6);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB6); clrBit(DDRB, PB6);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     8f0:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK0, PCINT6);
	return RESULT_OK;
}
     8f2:	08 95       	ret

000008f4 <pcint6DeactivateInterrupt>:
 * Deactivates the external interrupt pcint6 in PB6
 * -------------------------------------------------------------------------- */

void pcint6DeactivateInterrupt(void)
{
	clrBit(PCMSK0, PCINT6);
     8f4:	eb e6       	ldi	r30, 0x6B	; 107
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	80 81       	ld	r24, Z
     8fa:	8f 7b       	andi	r24, 0xBF	; 191
     8fc:	80 83       	st	Z, r24
     8fe:	08 95       	ret

00000900 <pcint7ActivateInterrupt>:
 * Activates the external interrupt pcint7 and configures port mode in PB7
 * -------------------------------------------------------------------------- */

resultValue_t pcint7ActivateInterrupt(portMode_t port)
{
	switch(port){
     900:	82 30       	cpi	r24, 0x02	; 2
     902:	79 f0       	breq	.+30     	; 0x922 <pcint7ActivateInterrupt+0x22>
     904:	30 f4       	brcc	.+12     	; 0x912 <pcint7ActivateInterrupt+0x12>
     906:	88 23       	and	r24, r24
     908:	49 f0       	breq	.+18     	; 0x91c <pcint7ActivateInterrupt+0x1c>
     90a:	81 30       	cpi	r24, 0x01	; 1
     90c:	a9 f4       	brne	.+42     	; 0x938 <pcint7ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB7); setBit(DDRB, PB7);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB7); setBit(DDRB, PB7);	break;
     90e:	2f 9a       	sbi	0x05, 7	; 5
     910:	06 c0       	rjmp	.+12     	; 0x91e <pcint7ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint7 and configures port mode in PB7
 * -------------------------------------------------------------------------- */

resultValue_t pcint7ActivateInterrupt(portMode_t port)
{
	switch(port){
     912:	83 30       	cpi	r24, 0x03	; 3
     914:	41 f0       	breq	.+16     	; 0x926 <pcint7ActivateInterrupt+0x26>
     916:	8f 3f       	cpi	r24, 0xFF	; 255
     918:	41 f0       	breq	.+16     	; 0x92a <pcint7ActivateInterrupt+0x2a>
     91a:	0e c0       	rjmp	.+28     	; 0x938 <pcint7ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB7); setBit(DDRB, PB7);	break;
     91c:	2f 98       	cbi	0x05, 7	; 5
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB7); setBit(DDRB, PB7);	break;
     91e:	27 9a       	sbi	0x04, 7	; 4
     920:	04 c0       	rjmp	.+8      	; 0x92a <pcint7ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB7); clrBit(DDRB, PB7);	break;
     922:	2f 98       	cbi	0x05, 7	; 5
     924:	01 c0       	rjmp	.+2      	; 0x928 <pcint7ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB7); clrBit(DDRB, PB7);	break;
     926:	2f 9a       	sbi	0x05, 7	; 5
     928:	27 98       	cbi	0x04, 7	; 4
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK0, PCINT7);
     92a:	80 91 6b 00 	lds	r24, 0x006B
     92e:	80 68       	ori	r24, 0x80	; 128
     930:	80 93 6b 00 	sts	0x006B, r24
	return RESULT_OK;
     934:	80 e0       	ldi	r24, 0x00	; 0
     936:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTB, PB7); setBit(DDRB, PB7);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTB, PB7); setBit(DDRB, PB7);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTB, PB7); clrBit(DDRB, PB7);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTB, PB7); clrBit(DDRB, PB7);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     938:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK0, PCINT7);
	return RESULT_OK;
}
     93a:	08 95       	ret

0000093c <pcint7DeactivateInterrupt>:
 * Deactivates the external interrupt pcint7 in PB7
 * -------------------------------------------------------------------------- */

void pcint7DeactivateInterrupt(void)
{
	clrBit(PCMSK0, PCINT7);
     93c:	eb e6       	ldi	r30, 0x6B	; 107
     93e:	f0 e0       	ldi	r31, 0x00	; 0
     940:	80 81       	ld	r24, Z
     942:	8f 77       	andi	r24, 0x7F	; 127
     944:	80 83       	st	Z, r24
     946:	08 95       	ret

00000948 <pcint14_8Enable>:
 * Enables the external interrupt pcint in port C
 * -------------------------------------------------------------------------- */

void pcint14_8Enable(void)
{
	setBit(PCICR, PCIE1);
     948:	e8 e6       	ldi	r30, 0x68	; 104
     94a:	f0 e0       	ldi	r31, 0x00	; 0
     94c:	80 81       	ld	r24, Z
     94e:	82 60       	ori	r24, 0x02	; 2
     950:	80 83       	st	Z, r24
     952:	08 95       	ret

00000954 <pcint14_8Disable>:
 * Disables the external interrupt pcint in port C
 * -------------------------------------------------------------------------- */

void pcint14_8Disable(void)
{
	clrBit(PCICR, PCIE1);
     954:	e8 e6       	ldi	r30, 0x68	; 104
     956:	f0 e0       	ldi	r31, 0x00	; 0
     958:	80 81       	ld	r24, Z
     95a:	8d 7f       	andi	r24, 0xFD	; 253
     95c:	80 83       	st	Z, r24
     95e:	08 95       	ret

00000960 <pcint14_8ClearInterruptRequest>:
 * Disables the external interrupt pcint in port C
 * -------------------------------------------------------------------------- */

void pcint14_8ClearInterruptRequest(void)
{
	setBit(PCIFR, PCIF1);
     960:	d9 9a       	sbi	0x1b, 1	; 27
     962:	08 95       	ret

00000964 <pcint8ActivateInterrupt>:
 * Activates the external interrupt pcint8 and configures port mode in PC0
 * -------------------------------------------------------------------------- */

resultValue_t pcint8ActivateInterrupt(portMode_t port)
{
	switch(port){
     964:	82 30       	cpi	r24, 0x02	; 2
     966:	79 f0       	breq	.+30     	; 0x986 <pcint8ActivateInterrupt+0x22>
     968:	30 f4       	brcc	.+12     	; 0x976 <pcint8ActivateInterrupt+0x12>
     96a:	88 23       	and	r24, r24
     96c:	49 f0       	breq	.+18     	; 0x980 <pcint8ActivateInterrupt+0x1c>
     96e:	81 30       	cpi	r24, 0x01	; 1
     970:	a9 f4       	brne	.+42     	; 0x99c <pcint8ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC0); setBit(DDRC, PC0);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC0); setBit(DDRC, PC0);	break;
     972:	40 9a       	sbi	0x08, 0	; 8
     974:	06 c0       	rjmp	.+12     	; 0x982 <pcint8ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint8 and configures port mode in PC0
 * -------------------------------------------------------------------------- */

resultValue_t pcint8ActivateInterrupt(portMode_t port)
{
	switch(port){
     976:	83 30       	cpi	r24, 0x03	; 3
     978:	41 f0       	breq	.+16     	; 0x98a <pcint8ActivateInterrupt+0x26>
     97a:	8f 3f       	cpi	r24, 0xFF	; 255
     97c:	41 f0       	breq	.+16     	; 0x98e <pcint8ActivateInterrupt+0x2a>
     97e:	0e c0       	rjmp	.+28     	; 0x99c <pcint8ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC0); setBit(DDRC, PC0);	break;
     980:	40 98       	cbi	0x08, 0	; 8
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC0); setBit(DDRC, PC0);	break;
     982:	38 9a       	sbi	0x07, 0	; 7
     984:	04 c0       	rjmp	.+8      	; 0x98e <pcint8ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC0); clrBit(DDRC, PC0);	break;
     986:	40 98       	cbi	0x08, 0	; 8
     988:	01 c0       	rjmp	.+2      	; 0x98c <pcint8ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC0); clrBit(DDRC, PC0);	break;
     98a:	40 9a       	sbi	0x08, 0	; 8
     98c:	38 98       	cbi	0x07, 0	; 7
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK1, PCINT8);
     98e:	80 91 6c 00 	lds	r24, 0x006C
     992:	81 60       	ori	r24, 0x01	; 1
     994:	80 93 6c 00 	sts	0x006C, r24
	return RESULT_OK;
     998:	80 e0       	ldi	r24, 0x00	; 0
     99a:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC0); setBit(DDRC, PC0);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC0); setBit(DDRC, PC0);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC0); clrBit(DDRC, PC0);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC0); clrBit(DDRC, PC0);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     99c:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK1, PCINT8);
	return RESULT_OK;
}
     99e:	08 95       	ret

000009a0 <pcint8DeactivateInterrupt>:
 * Deactivates the external interrupt pcint8 in PC0
 * -------------------------------------------------------------------------- */

void pcint8DeactivateInterrupt(void)
{
	clrBit(PCMSK1, PCINT8);
     9a0:	ec e6       	ldi	r30, 0x6C	; 108
     9a2:	f0 e0       	ldi	r31, 0x00	; 0
     9a4:	80 81       	ld	r24, Z
     9a6:	8e 7f       	andi	r24, 0xFE	; 254
     9a8:	80 83       	st	Z, r24
     9aa:	08 95       	ret

000009ac <pcint9ActivateInterrupt>:
 * Activates the external interrupt pcint9 and configures port mode in PC1
 * -------------------------------------------------------------------------- */

resultValue_t pcint9ActivateInterrupt(portMode_t port)
{
	switch(port){
     9ac:	82 30       	cpi	r24, 0x02	; 2
     9ae:	79 f0       	breq	.+30     	; 0x9ce <pcint9ActivateInterrupt+0x22>
     9b0:	30 f4       	brcc	.+12     	; 0x9be <pcint9ActivateInterrupt+0x12>
     9b2:	88 23       	and	r24, r24
     9b4:	49 f0       	breq	.+18     	; 0x9c8 <pcint9ActivateInterrupt+0x1c>
     9b6:	81 30       	cpi	r24, 0x01	; 1
     9b8:	a9 f4       	brne	.+42     	; 0x9e4 <pcint9ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC1); setBit(DDRC, PC1);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC1); setBit(DDRC, PC1);	break;
     9ba:	41 9a       	sbi	0x08, 1	; 8
     9bc:	06 c0       	rjmp	.+12     	; 0x9ca <pcint9ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint9 and configures port mode in PC1
 * -------------------------------------------------------------------------- */

resultValue_t pcint9ActivateInterrupt(portMode_t port)
{
	switch(port){
     9be:	83 30       	cpi	r24, 0x03	; 3
     9c0:	41 f0       	breq	.+16     	; 0x9d2 <pcint9ActivateInterrupt+0x26>
     9c2:	8f 3f       	cpi	r24, 0xFF	; 255
     9c4:	41 f0       	breq	.+16     	; 0x9d6 <pcint9ActivateInterrupt+0x2a>
     9c6:	0e c0       	rjmp	.+28     	; 0x9e4 <pcint9ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC1); setBit(DDRC, PC1);	break;
     9c8:	41 98       	cbi	0x08, 1	; 8
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC1); setBit(DDRC, PC1);	break;
     9ca:	39 9a       	sbi	0x07, 1	; 7
     9cc:	04 c0       	rjmp	.+8      	; 0x9d6 <pcint9ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC1); clrBit(DDRC, PC1);	break;
     9ce:	41 98       	cbi	0x08, 1	; 8
     9d0:	01 c0       	rjmp	.+2      	; 0x9d4 <pcint9ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC1); clrBit(DDRC, PC1);	break;
     9d2:	41 9a       	sbi	0x08, 1	; 8
     9d4:	39 98       	cbi	0x07, 1	; 7
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK1, PCINT9);
     9d6:	80 91 6c 00 	lds	r24, 0x006C
     9da:	82 60       	ori	r24, 0x02	; 2
     9dc:	80 93 6c 00 	sts	0x006C, r24
	return RESULT_OK;
     9e0:	80 e0       	ldi	r24, 0x00	; 0
     9e2:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC1); setBit(DDRC, PC1);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC1); setBit(DDRC, PC1);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC1); clrBit(DDRC, PC1);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC1); clrBit(DDRC, PC1);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     9e4:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK1, PCINT9);
	return RESULT_OK;
}
     9e6:	08 95       	ret

000009e8 <pcint9DeactivateInterrupt>:
 * Deactivates the external interrupt pcint9 in PC1
 * -------------------------------------------------------------------------- */

void pcint9DeactivateInterrupt(void)
{
	clrBit(PCMSK1, PCINT9);
     9e8:	ec e6       	ldi	r30, 0x6C	; 108
     9ea:	f0 e0       	ldi	r31, 0x00	; 0
     9ec:	80 81       	ld	r24, Z
     9ee:	8d 7f       	andi	r24, 0xFD	; 253
     9f0:	80 83       	st	Z, r24
     9f2:	08 95       	ret

000009f4 <pcint10ActivateInterrupt>:
 * Activates the external interrupt pcint10 and configures port mode in PC2
 * -------------------------------------------------------------------------- */

resultValue_t pcint10ActivateInterrupt(portMode_t port)
{
	switch(port){
     9f4:	82 30       	cpi	r24, 0x02	; 2
     9f6:	79 f0       	breq	.+30     	; 0xa16 <pcint10ActivateInterrupt+0x22>
     9f8:	30 f4       	brcc	.+12     	; 0xa06 <pcint10ActivateInterrupt+0x12>
     9fa:	88 23       	and	r24, r24
     9fc:	49 f0       	breq	.+18     	; 0xa10 <pcint10ActivateInterrupt+0x1c>
     9fe:	81 30       	cpi	r24, 0x01	; 1
     a00:	a9 f4       	brne	.+42     	; 0xa2c <pcint10ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC2); setBit(DDRC, PC2);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC2); setBit(DDRC, PC2);	break;
     a02:	42 9a       	sbi	0x08, 2	; 8
     a04:	06 c0       	rjmp	.+12     	; 0xa12 <pcint10ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint10 and configures port mode in PC2
 * -------------------------------------------------------------------------- */

resultValue_t pcint10ActivateInterrupt(portMode_t port)
{
	switch(port){
     a06:	83 30       	cpi	r24, 0x03	; 3
     a08:	41 f0       	breq	.+16     	; 0xa1a <pcint10ActivateInterrupt+0x26>
     a0a:	8f 3f       	cpi	r24, 0xFF	; 255
     a0c:	41 f0       	breq	.+16     	; 0xa1e <pcint10ActivateInterrupt+0x2a>
     a0e:	0e c0       	rjmp	.+28     	; 0xa2c <pcint10ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC2); setBit(DDRC, PC2);	break;
     a10:	42 98       	cbi	0x08, 2	; 8
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC2); setBit(DDRC, PC2);	break;
     a12:	3a 9a       	sbi	0x07, 2	; 7
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <pcint10ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC2); clrBit(DDRC, PC2);	break;
     a16:	42 98       	cbi	0x08, 2	; 8
     a18:	01 c0       	rjmp	.+2      	; 0xa1c <pcint10ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC2); clrBit(DDRC, PC2);	break;
     a1a:	42 9a       	sbi	0x08, 2	; 8
     a1c:	3a 98       	cbi	0x07, 2	; 7
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK1, PCINT10);
     a1e:	80 91 6c 00 	lds	r24, 0x006C
     a22:	84 60       	ori	r24, 0x04	; 4
     a24:	80 93 6c 00 	sts	0x006C, r24
	return RESULT_OK;
     a28:	80 e0       	ldi	r24, 0x00	; 0
     a2a:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC2); setBit(DDRC, PC2);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC2); setBit(DDRC, PC2);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC2); clrBit(DDRC, PC2);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC2); clrBit(DDRC, PC2);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     a2c:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK1, PCINT10);
	return RESULT_OK;
}
     a2e:	08 95       	ret

00000a30 <pcint10DeactivateInterrupt>:
 * Deactivates the external interrupt pcint10 in PC2
 * -------------------------------------------------------------------------- */

void pcint10DeactivateInterrupt(void)
{
	clrBit(PCMSK1, PCINT10);
     a30:	ec e6       	ldi	r30, 0x6C	; 108
     a32:	f0 e0       	ldi	r31, 0x00	; 0
     a34:	80 81       	ld	r24, Z
     a36:	8b 7f       	andi	r24, 0xFB	; 251
     a38:	80 83       	st	Z, r24
     a3a:	08 95       	ret

00000a3c <pcint11ActivateInterrupt>:
 * Activates the external interrupt pcint11 and configures port mode in PC3
 * -------------------------------------------------------------------------- */

resultValue_t pcint11ActivateInterrupt(portMode_t port)
{
	switch(port){
     a3c:	82 30       	cpi	r24, 0x02	; 2
     a3e:	79 f0       	breq	.+30     	; 0xa5e <pcint11ActivateInterrupt+0x22>
     a40:	30 f4       	brcc	.+12     	; 0xa4e <pcint11ActivateInterrupt+0x12>
     a42:	88 23       	and	r24, r24
     a44:	49 f0       	breq	.+18     	; 0xa58 <pcint11ActivateInterrupt+0x1c>
     a46:	81 30       	cpi	r24, 0x01	; 1
     a48:	a9 f4       	brne	.+42     	; 0xa74 <pcint11ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC3); setBit(DDRC, PC3);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC3); setBit(DDRC, PC3);	break;
     a4a:	43 9a       	sbi	0x08, 3	; 8
     a4c:	06 c0       	rjmp	.+12     	; 0xa5a <pcint11ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint11 and configures port mode in PC3
 * -------------------------------------------------------------------------- */

resultValue_t pcint11ActivateInterrupt(portMode_t port)
{
	switch(port){
     a4e:	83 30       	cpi	r24, 0x03	; 3
     a50:	41 f0       	breq	.+16     	; 0xa62 <pcint11ActivateInterrupt+0x26>
     a52:	8f 3f       	cpi	r24, 0xFF	; 255
     a54:	41 f0       	breq	.+16     	; 0xa66 <pcint11ActivateInterrupt+0x2a>
     a56:	0e c0       	rjmp	.+28     	; 0xa74 <pcint11ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC3); setBit(DDRC, PC3);	break;
     a58:	43 98       	cbi	0x08, 3	; 8
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC3); setBit(DDRC, PC3);	break;
     a5a:	3b 9a       	sbi	0x07, 3	; 7
     a5c:	04 c0       	rjmp	.+8      	; 0xa66 <pcint11ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC3); clrBit(DDRC, PC3);	break;
     a5e:	43 98       	cbi	0x08, 3	; 8
     a60:	01 c0       	rjmp	.+2      	; 0xa64 <pcint11ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC3); clrBit(DDRC, PC3);	break;
     a62:	43 9a       	sbi	0x08, 3	; 8
     a64:	3b 98       	cbi	0x07, 3	; 7
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK1, PCINT11);
     a66:	80 91 6c 00 	lds	r24, 0x006C
     a6a:	88 60       	ori	r24, 0x08	; 8
     a6c:	80 93 6c 00 	sts	0x006C, r24
	return RESULT_OK;
     a70:	80 e0       	ldi	r24, 0x00	; 0
     a72:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC3); setBit(DDRC, PC3);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC3); setBit(DDRC, PC3);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC3); clrBit(DDRC, PC3);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC3); clrBit(DDRC, PC3);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     a74:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK1, PCINT11);
	return RESULT_OK;
}
     a76:	08 95       	ret

00000a78 <pcint11DeactivateInterrupt>:
 * Deactivates the external interrupt pcint11 in PC3
 * -------------------------------------------------------------------------- */

void pcint11DeactivateInterrupt(void)
{
	clrBit(PCMSK1, PCINT11);
     a78:	ec e6       	ldi	r30, 0x6C	; 108
     a7a:	f0 e0       	ldi	r31, 0x00	; 0
     a7c:	80 81       	ld	r24, Z
     a7e:	87 7f       	andi	r24, 0xF7	; 247
     a80:	80 83       	st	Z, r24
     a82:	08 95       	ret

00000a84 <pcint12ActivateInterrupt>:
 * Activates the external interrupt pcint12 and configures port mode in PC4
 * -------------------------------------------------------------------------- */

resultValue_t pcint12ActivateInterrupt(portMode_t port)
{
	switch(port){
     a84:	82 30       	cpi	r24, 0x02	; 2
     a86:	79 f0       	breq	.+30     	; 0xaa6 <pcint12ActivateInterrupt+0x22>
     a88:	30 f4       	brcc	.+12     	; 0xa96 <pcint12ActivateInterrupt+0x12>
     a8a:	88 23       	and	r24, r24
     a8c:	49 f0       	breq	.+18     	; 0xaa0 <pcint12ActivateInterrupt+0x1c>
     a8e:	81 30       	cpi	r24, 0x01	; 1
     a90:	a9 f4       	brne	.+42     	; 0xabc <pcint12ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC4); setBit(DDRC, PC4);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC4); setBit(DDRC, PC4);	break;
     a92:	44 9a       	sbi	0x08, 4	; 8
     a94:	06 c0       	rjmp	.+12     	; 0xaa2 <pcint12ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint12 and configures port mode in PC4
 * -------------------------------------------------------------------------- */

resultValue_t pcint12ActivateInterrupt(portMode_t port)
{
	switch(port){
     a96:	83 30       	cpi	r24, 0x03	; 3
     a98:	41 f0       	breq	.+16     	; 0xaaa <pcint12ActivateInterrupt+0x26>
     a9a:	8f 3f       	cpi	r24, 0xFF	; 255
     a9c:	41 f0       	breq	.+16     	; 0xaae <pcint12ActivateInterrupt+0x2a>
     a9e:	0e c0       	rjmp	.+28     	; 0xabc <pcint12ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC4); setBit(DDRC, PC4);	break;
     aa0:	44 98       	cbi	0x08, 4	; 8
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC4); setBit(DDRC, PC4);	break;
     aa2:	3c 9a       	sbi	0x07, 4	; 7
     aa4:	04 c0       	rjmp	.+8      	; 0xaae <pcint12ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC4); clrBit(DDRC, PC4);	break;
     aa6:	44 98       	cbi	0x08, 4	; 8
     aa8:	01 c0       	rjmp	.+2      	; 0xaac <pcint12ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC4); clrBit(DDRC, PC4);	break;
     aaa:	44 9a       	sbi	0x08, 4	; 8
     aac:	3c 98       	cbi	0x07, 4	; 7
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK1, PCINT12);
     aae:	80 91 6c 00 	lds	r24, 0x006C
     ab2:	80 61       	ori	r24, 0x10	; 16
     ab4:	80 93 6c 00 	sts	0x006C, r24
	return RESULT_OK;
     ab8:	80 e0       	ldi	r24, 0x00	; 0
     aba:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC4); setBit(DDRC, PC4);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC4); setBit(DDRC, PC4);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC4); clrBit(DDRC, PC4);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC4); clrBit(DDRC, PC4);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     abc:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK1, PCINT12);
	return RESULT_OK;
}
     abe:	08 95       	ret

00000ac0 <pcint12DeactivateInterrupt>:
 * Deactivates the external interrupt pcint12 in PC4
 * -------------------------------------------------------------------------- */

void pcint12DeactivateInterrupt(void)
{
	clrBit(PCMSK1, PCINT12);
     ac0:	ec e6       	ldi	r30, 0x6C	; 108
     ac2:	f0 e0       	ldi	r31, 0x00	; 0
     ac4:	80 81       	ld	r24, Z
     ac6:	8f 7e       	andi	r24, 0xEF	; 239
     ac8:	80 83       	st	Z, r24
     aca:	08 95       	ret

00000acc <pcint13ActivateInterrupt>:
 * Activates the external interrupt pcint13 and configures port mode in PC5
 * -------------------------------------------------------------------------- */

resultValue_t pcint13ActivateInterrupt(portMode_t port)
{
	switch(port){
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	79 f0       	breq	.+30     	; 0xaee <pcint13ActivateInterrupt+0x22>
     ad0:	30 f4       	brcc	.+12     	; 0xade <pcint13ActivateInterrupt+0x12>
     ad2:	88 23       	and	r24, r24
     ad4:	49 f0       	breq	.+18     	; 0xae8 <pcint13ActivateInterrupt+0x1c>
     ad6:	81 30       	cpi	r24, 0x01	; 1
     ad8:	a9 f4       	brne	.+42     	; 0xb04 <pcint13ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC5); setBit(DDRC, PC5);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC5); setBit(DDRC, PC5);	break;
     ada:	45 9a       	sbi	0x08, 5	; 8
     adc:	06 c0       	rjmp	.+12     	; 0xaea <pcint13ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint13 and configures port mode in PC5
 * -------------------------------------------------------------------------- */

resultValue_t pcint13ActivateInterrupt(portMode_t port)
{
	switch(port){
     ade:	83 30       	cpi	r24, 0x03	; 3
     ae0:	41 f0       	breq	.+16     	; 0xaf2 <pcint13ActivateInterrupt+0x26>
     ae2:	8f 3f       	cpi	r24, 0xFF	; 255
     ae4:	41 f0       	breq	.+16     	; 0xaf6 <pcint13ActivateInterrupt+0x2a>
     ae6:	0e c0       	rjmp	.+28     	; 0xb04 <pcint13ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC5); setBit(DDRC, PC5);	break;
     ae8:	45 98       	cbi	0x08, 5	; 8
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC5); setBit(DDRC, PC5);	break;
     aea:	3d 9a       	sbi	0x07, 5	; 7
     aec:	04 c0       	rjmp	.+8      	; 0xaf6 <pcint13ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC5); clrBit(DDRC, PC5);	break;
     aee:	45 98       	cbi	0x08, 5	; 8
     af0:	01 c0       	rjmp	.+2      	; 0xaf4 <pcint13ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC5); clrBit(DDRC, PC5);	break;
     af2:	45 9a       	sbi	0x08, 5	; 8
     af4:	3d 98       	cbi	0x07, 5	; 7
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK1, PCINT13);
     af6:	80 91 6c 00 	lds	r24, 0x006C
     afa:	80 62       	ori	r24, 0x20	; 32
     afc:	80 93 6c 00 	sts	0x006C, r24
	return RESULT_OK;
     b00:	80 e0       	ldi	r24, 0x00	; 0
     b02:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC5); setBit(DDRC, PC5);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC5); setBit(DDRC, PC5);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC5); clrBit(DDRC, PC5);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC5); clrBit(DDRC, PC5);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     b04:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK1, PCINT13);
	return RESULT_OK;
}
     b06:	08 95       	ret

00000b08 <pcint13DeactivateInterrupt>:
 * Deactivates the external interrupt pcint13 in PC5
 * -------------------------------------------------------------------------- */

void pcint13DeactivateInterrupt(void)
{
	clrBit(PCMSK1, PCINT13);
     b08:	ec e6       	ldi	r30, 0x6C	; 108
     b0a:	f0 e0       	ldi	r31, 0x00	; 0
     b0c:	80 81       	ld	r24, Z
     b0e:	8f 7d       	andi	r24, 0xDF	; 223
     b10:	80 83       	st	Z, r24
     b12:	08 95       	ret

00000b14 <pcint14ActivateInterrupt>:
 * Activates the external interrupt pcint14 and configures port mode in PC6
 * -------------------------------------------------------------------------- */

resultValue_t pcint14ActivateInterrupt(portMode_t port)
{
	switch(port){
     b14:	82 30       	cpi	r24, 0x02	; 2
     b16:	79 f0       	breq	.+30     	; 0xb36 <pcint14ActivateInterrupt+0x22>
     b18:	30 f4       	brcc	.+12     	; 0xb26 <pcint14ActivateInterrupt+0x12>
     b1a:	88 23       	and	r24, r24
     b1c:	49 f0       	breq	.+18     	; 0xb30 <pcint14ActivateInterrupt+0x1c>
     b1e:	81 30       	cpi	r24, 0x01	; 1
     b20:	a9 f4       	brne	.+42     	; 0xb4c <pcint14ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC6); setBit(DDRC, PC6);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC6); setBit(DDRC, PC6);	break;
     b22:	46 9a       	sbi	0x08, 6	; 8
     b24:	06 c0       	rjmp	.+12     	; 0xb32 <pcint14ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint14 and configures port mode in PC6
 * -------------------------------------------------------------------------- */

resultValue_t pcint14ActivateInterrupt(portMode_t port)
{
	switch(port){
     b26:	83 30       	cpi	r24, 0x03	; 3
     b28:	41 f0       	breq	.+16     	; 0xb3a <pcint14ActivateInterrupt+0x26>
     b2a:	8f 3f       	cpi	r24, 0xFF	; 255
     b2c:	41 f0       	breq	.+16     	; 0xb3e <pcint14ActivateInterrupt+0x2a>
     b2e:	0e c0       	rjmp	.+28     	; 0xb4c <pcint14ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC6); setBit(DDRC, PC6);	break;
     b30:	46 98       	cbi	0x08, 6	; 8
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC6); setBit(DDRC, PC6);	break;
     b32:	3e 9a       	sbi	0x07, 6	; 7
     b34:	04 c0       	rjmp	.+8      	; 0xb3e <pcint14ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC6); clrBit(DDRC, PC6);	break;
     b36:	46 98       	cbi	0x08, 6	; 8
     b38:	01 c0       	rjmp	.+2      	; 0xb3c <pcint14ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC6); clrBit(DDRC, PC6);	break;
     b3a:	46 9a       	sbi	0x08, 6	; 8
     b3c:	3e 98       	cbi	0x07, 6	; 7
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK1, PCINT14);
     b3e:	80 91 6c 00 	lds	r24, 0x006C
     b42:	80 64       	ori	r24, 0x40	; 64
     b44:	80 93 6c 00 	sts	0x006C, r24
	return RESULT_OK;
     b48:	80 e0       	ldi	r24, 0x00	; 0
     b4a:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTC, PC6); setBit(DDRC, PC6);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTC, PC6); setBit(DDRC, PC6);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTC, PC6); clrBit(DDRC, PC6);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTC, PC6); clrBit(DDRC, PC6);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     b4c:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK1, PCINT14);
	return RESULT_OK;
}
     b4e:	08 95       	ret

00000b50 <pcint14DeactivateInterrupt>:
 * Deactivates the external interrupt pcint14 in PC6
 * -------------------------------------------------------------------------- */

void pcint14DeactivateInterrupt(void)
{
	clrBit(PCMSK1, PCINT14);
     b50:	ec e6       	ldi	r30, 0x6C	; 108
     b52:	f0 e0       	ldi	r31, 0x00	; 0
     b54:	80 81       	ld	r24, Z
     b56:	8f 7b       	andi	r24, 0xBF	; 191
     b58:	80 83       	st	Z, r24
     b5a:	08 95       	ret

00000b5c <pcint23_16Enable>:
 * Enables the external interrupt pcint in port D
 * -------------------------------------------------------------------------- */

void pcint23_16Enable(void)
{
	setBit(PCICR, PCIE2);
     b5c:	e8 e6       	ldi	r30, 0x68	; 104
     b5e:	f0 e0       	ldi	r31, 0x00	; 0
     b60:	80 81       	ld	r24, Z
     b62:	84 60       	ori	r24, 0x04	; 4
     b64:	80 83       	st	Z, r24
     b66:	08 95       	ret

00000b68 <pcint23_16Disable>:
 * Disables the external interrupt pcint in port D
 * -------------------------------------------------------------------------- */

void pcint23_16Disable(void)
{
	clrBit(PCICR, PCIE2);
     b68:	e8 e6       	ldi	r30, 0x68	; 104
     b6a:	f0 e0       	ldi	r31, 0x00	; 0
     b6c:	80 81       	ld	r24, Z
     b6e:	8b 7f       	andi	r24, 0xFB	; 251
     b70:	80 83       	st	Z, r24
     b72:	08 95       	ret

00000b74 <pcint23_16ClearInterruptRequest>:
 * Disables the external interrupt pcint in port D
 * -------------------------------------------------------------------------- */

void pcint23_16ClearInterruptRequest(void)
{
	setBit(PCIFR, PCIF2);
     b74:	da 9a       	sbi	0x1b, 2	; 27
     b76:	08 95       	ret

00000b78 <pcint16ActivateInterrupt>:
 * Activates the external interrupt pcint16 and configures port mode in PD0
 * -------------------------------------------------------------------------- */

resultValue_t pcint16ActivateInterrupt(portMode_t port)
{
	switch(port){
     b78:	82 30       	cpi	r24, 0x02	; 2
     b7a:	79 f0       	breq	.+30     	; 0xb9a <pcint16ActivateInterrupt+0x22>
     b7c:	30 f4       	brcc	.+12     	; 0xb8a <pcint16ActivateInterrupt+0x12>
     b7e:	88 23       	and	r24, r24
     b80:	49 f0       	breq	.+18     	; 0xb94 <pcint16ActivateInterrupt+0x1c>
     b82:	81 30       	cpi	r24, 0x01	; 1
     b84:	a9 f4       	brne	.+42     	; 0xbb0 <pcint16ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD0); setBit(DDRD, PD0);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD0); setBit(DDRD, PD0);	break;
     b86:	58 9a       	sbi	0x0b, 0	; 11
     b88:	06 c0       	rjmp	.+12     	; 0xb96 <pcint16ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint16 and configures port mode in PD0
 * -------------------------------------------------------------------------- */

resultValue_t pcint16ActivateInterrupt(portMode_t port)
{
	switch(port){
     b8a:	83 30       	cpi	r24, 0x03	; 3
     b8c:	41 f0       	breq	.+16     	; 0xb9e <pcint16ActivateInterrupt+0x26>
     b8e:	8f 3f       	cpi	r24, 0xFF	; 255
     b90:	41 f0       	breq	.+16     	; 0xba2 <pcint16ActivateInterrupt+0x2a>
     b92:	0e c0       	rjmp	.+28     	; 0xbb0 <pcint16ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD0); setBit(DDRD, PD0);	break;
     b94:	58 98       	cbi	0x0b, 0	; 11
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD0); setBit(DDRD, PD0);	break;
     b96:	50 9a       	sbi	0x0a, 0	; 10
     b98:	04 c0       	rjmp	.+8      	; 0xba2 <pcint16ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD0); clrBit(DDRD, PD0);	break;
     b9a:	58 98       	cbi	0x0b, 0	; 11
     b9c:	01 c0       	rjmp	.+2      	; 0xba0 <pcint16ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD0); clrBit(DDRD, PD0);	break;
     b9e:	58 9a       	sbi	0x0b, 0	; 11
     ba0:	50 98       	cbi	0x0a, 0	; 10
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK2, PCINT16);
     ba2:	80 91 6d 00 	lds	r24, 0x006D
     ba6:	81 60       	ori	r24, 0x01	; 1
     ba8:	80 93 6d 00 	sts	0x006D, r24
	return RESULT_OK;
     bac:	80 e0       	ldi	r24, 0x00	; 0
     bae:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD0); setBit(DDRD, PD0);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD0); setBit(DDRD, PD0);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD0); clrBit(DDRD, PD0);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD0); clrBit(DDRD, PD0);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     bb0:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK2, PCINT16);
	return RESULT_OK;
}
     bb2:	08 95       	ret

00000bb4 <pcint16DeactivateInterrupt>:
 * Deactivates the external interrupt pcint16 in PD0
 * -------------------------------------------------------------------------- */

void pcint16DeactivateInterrupt(void)
{
	clrBit(PCMSK2, PCINT16);
     bb4:	ed e6       	ldi	r30, 0x6D	; 109
     bb6:	f0 e0       	ldi	r31, 0x00	; 0
     bb8:	80 81       	ld	r24, Z
     bba:	8e 7f       	andi	r24, 0xFE	; 254
     bbc:	80 83       	st	Z, r24
     bbe:	08 95       	ret

00000bc0 <pcint17ActivateInterrupt>:
 * Activates the external interrupt pcint17 and configures port mode in PD1
 * -------------------------------------------------------------------------- */

resultValue_t pcint17ActivateInterrupt(portMode_t port)
{
	switch(port){
     bc0:	82 30       	cpi	r24, 0x02	; 2
     bc2:	79 f0       	breq	.+30     	; 0xbe2 <pcint17ActivateInterrupt+0x22>
     bc4:	30 f4       	brcc	.+12     	; 0xbd2 <pcint17ActivateInterrupt+0x12>
     bc6:	88 23       	and	r24, r24
     bc8:	49 f0       	breq	.+18     	; 0xbdc <pcint17ActivateInterrupt+0x1c>
     bca:	81 30       	cpi	r24, 0x01	; 1
     bcc:	a9 f4       	brne	.+42     	; 0xbf8 <pcint17ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD1); setBit(DDRD, PD1);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD1); setBit(DDRD, PD1);	break;
     bce:	59 9a       	sbi	0x0b, 1	; 11
     bd0:	06 c0       	rjmp	.+12     	; 0xbde <pcint17ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint17 and configures port mode in PD1
 * -------------------------------------------------------------------------- */

resultValue_t pcint17ActivateInterrupt(portMode_t port)
{
	switch(port){
     bd2:	83 30       	cpi	r24, 0x03	; 3
     bd4:	41 f0       	breq	.+16     	; 0xbe6 <pcint17ActivateInterrupt+0x26>
     bd6:	8f 3f       	cpi	r24, 0xFF	; 255
     bd8:	41 f0       	breq	.+16     	; 0xbea <pcint17ActivateInterrupt+0x2a>
     bda:	0e c0       	rjmp	.+28     	; 0xbf8 <pcint17ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD1); setBit(DDRD, PD1);	break;
     bdc:	59 98       	cbi	0x0b, 1	; 11
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD1); setBit(DDRD, PD1);	break;
     bde:	51 9a       	sbi	0x0a, 1	; 10
     be0:	04 c0       	rjmp	.+8      	; 0xbea <pcint17ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD1); clrBit(DDRD, PD1);	break;
     be2:	59 98       	cbi	0x0b, 1	; 11
     be4:	01 c0       	rjmp	.+2      	; 0xbe8 <pcint17ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD1); clrBit(DDRD, PD1);	break;
     be6:	59 9a       	sbi	0x0b, 1	; 11
     be8:	51 98       	cbi	0x0a, 1	; 10
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK2, PCINT17);
     bea:	80 91 6d 00 	lds	r24, 0x006D
     bee:	82 60       	ori	r24, 0x02	; 2
     bf0:	80 93 6d 00 	sts	0x006D, r24
	return RESULT_OK;
     bf4:	80 e0       	ldi	r24, 0x00	; 0
     bf6:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD1); setBit(DDRD, PD1);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD1); setBit(DDRD, PD1);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD1); clrBit(DDRD, PD1);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD1); clrBit(DDRD, PD1);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     bf8:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK2, PCINT17);
	return RESULT_OK;
}
     bfa:	08 95       	ret

00000bfc <pcint17DeactivateInterrupt>:
 * Deactivates the external interrupt pcint17 in PD1
 * -------------------------------------------------------------------------- */

void pcint17DeactivateInterrupt(void)
{
	clrBit(PCMSK2, PCINT17);
     bfc:	ed e6       	ldi	r30, 0x6D	; 109
     bfe:	f0 e0       	ldi	r31, 0x00	; 0
     c00:	80 81       	ld	r24, Z
     c02:	8d 7f       	andi	r24, 0xFD	; 253
     c04:	80 83       	st	Z, r24
     c06:	08 95       	ret

00000c08 <pcint18ActivateInterrupt>:
 * Activates the external interrupt pcint18 and configures port mode in PD2
 * -------------------------------------------------------------------------- */

resultValue_t pcint18ActivateInterrupt(portMode_t port)
{
	switch(port){
     c08:	82 30       	cpi	r24, 0x02	; 2
     c0a:	79 f0       	breq	.+30     	; 0xc2a <pcint18ActivateInterrupt+0x22>
     c0c:	30 f4       	brcc	.+12     	; 0xc1a <pcint18ActivateInterrupt+0x12>
     c0e:	88 23       	and	r24, r24
     c10:	49 f0       	breq	.+18     	; 0xc24 <pcint18ActivateInterrupt+0x1c>
     c12:	81 30       	cpi	r24, 0x01	; 1
     c14:	a9 f4       	brne	.+42     	; 0xc40 <pcint18ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD2); setBit(DDRD, PD2);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD2); setBit(DDRD, PD2);	break;
     c16:	5a 9a       	sbi	0x0b, 2	; 11
     c18:	06 c0       	rjmp	.+12     	; 0xc26 <pcint18ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint18 and configures port mode in PD2
 * -------------------------------------------------------------------------- */

resultValue_t pcint18ActivateInterrupt(portMode_t port)
{
	switch(port){
     c1a:	83 30       	cpi	r24, 0x03	; 3
     c1c:	41 f0       	breq	.+16     	; 0xc2e <pcint18ActivateInterrupt+0x26>
     c1e:	8f 3f       	cpi	r24, 0xFF	; 255
     c20:	41 f0       	breq	.+16     	; 0xc32 <pcint18ActivateInterrupt+0x2a>
     c22:	0e c0       	rjmp	.+28     	; 0xc40 <pcint18ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD2); setBit(DDRD, PD2);	break;
     c24:	5a 98       	cbi	0x0b, 2	; 11
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD2); setBit(DDRD, PD2);	break;
     c26:	52 9a       	sbi	0x0a, 2	; 10
     c28:	04 c0       	rjmp	.+8      	; 0xc32 <pcint18ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD2); clrBit(DDRD, PD2);	break;
     c2a:	5a 98       	cbi	0x0b, 2	; 11
     c2c:	01 c0       	rjmp	.+2      	; 0xc30 <pcint18ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD2); clrBit(DDRD, PD2);	break;
     c2e:	5a 9a       	sbi	0x0b, 2	; 11
     c30:	52 98       	cbi	0x0a, 2	; 10
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK2, PCINT18);
     c32:	80 91 6d 00 	lds	r24, 0x006D
     c36:	84 60       	ori	r24, 0x04	; 4
     c38:	80 93 6d 00 	sts	0x006D, r24
	return RESULT_OK;
     c3c:	80 e0       	ldi	r24, 0x00	; 0
     c3e:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD2); setBit(DDRD, PD2);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD2); setBit(DDRD, PD2);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD2); clrBit(DDRD, PD2);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD2); clrBit(DDRD, PD2);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     c40:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK2, PCINT18);
	return RESULT_OK;
}
     c42:	08 95       	ret

00000c44 <pcint18DeactivateInterrupt>:
 * Deactivates the external interrupt pcint18 in PD2
 * -------------------------------------------------------------------------- */

void pcint18DeactivateInterrupt(void)
{
	clrBit(PCMSK2, PCINT18);
     c44:	ed e6       	ldi	r30, 0x6D	; 109
     c46:	f0 e0       	ldi	r31, 0x00	; 0
     c48:	80 81       	ld	r24, Z
     c4a:	8b 7f       	andi	r24, 0xFB	; 251
     c4c:	80 83       	st	Z, r24
     c4e:	08 95       	ret

00000c50 <pcint19ActivateInterrupt>:
 * Activates the external interrupt pcint19 and configures port mode in PD3
 * -------------------------------------------------------------------------- */

resultValue_t pcint19ActivateInterrupt(portMode_t port)
{
	switch(port){
     c50:	82 30       	cpi	r24, 0x02	; 2
     c52:	79 f0       	breq	.+30     	; 0xc72 <pcint19ActivateInterrupt+0x22>
     c54:	30 f4       	brcc	.+12     	; 0xc62 <pcint19ActivateInterrupt+0x12>
     c56:	88 23       	and	r24, r24
     c58:	49 f0       	breq	.+18     	; 0xc6c <pcint19ActivateInterrupt+0x1c>
     c5a:	81 30       	cpi	r24, 0x01	; 1
     c5c:	a9 f4       	brne	.+42     	; 0xc88 <pcint19ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD3); setBit(DDRD, PD3);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD3); setBit(DDRD, PD3);	break;
     c5e:	5b 9a       	sbi	0x0b, 3	; 11
     c60:	06 c0       	rjmp	.+12     	; 0xc6e <pcint19ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint19 and configures port mode in PD3
 * -------------------------------------------------------------------------- */

resultValue_t pcint19ActivateInterrupt(portMode_t port)
{
	switch(port){
     c62:	83 30       	cpi	r24, 0x03	; 3
     c64:	41 f0       	breq	.+16     	; 0xc76 <pcint19ActivateInterrupt+0x26>
     c66:	8f 3f       	cpi	r24, 0xFF	; 255
     c68:	41 f0       	breq	.+16     	; 0xc7a <pcint19ActivateInterrupt+0x2a>
     c6a:	0e c0       	rjmp	.+28     	; 0xc88 <pcint19ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD3); setBit(DDRD, PD3);	break;
     c6c:	5b 98       	cbi	0x0b, 3	; 11
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD3); setBit(DDRD, PD3);	break;
     c6e:	53 9a       	sbi	0x0a, 3	; 10
     c70:	04 c0       	rjmp	.+8      	; 0xc7a <pcint19ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD3); clrBit(DDRD, PD3);	break;
     c72:	5b 98       	cbi	0x0b, 3	; 11
     c74:	01 c0       	rjmp	.+2      	; 0xc78 <pcint19ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD3); clrBit(DDRD, PD3);	break;
     c76:	5b 9a       	sbi	0x0b, 3	; 11
     c78:	53 98       	cbi	0x0a, 3	; 10
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK2, PCINT19);
     c7a:	80 91 6d 00 	lds	r24, 0x006D
     c7e:	88 60       	ori	r24, 0x08	; 8
     c80:	80 93 6d 00 	sts	0x006D, r24
	return RESULT_OK;
     c84:	80 e0       	ldi	r24, 0x00	; 0
     c86:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD3); setBit(DDRD, PD3);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD3); setBit(DDRD, PD3);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD3); clrBit(DDRD, PD3);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD3); clrBit(DDRD, PD3);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     c88:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK2, PCINT19);
	return RESULT_OK;
}
     c8a:	08 95       	ret

00000c8c <pcint19DeactivateInterrupt>:
 * Deactivates the external interrupt pcint19 in PD3
 * -------------------------------------------------------------------------- */

void pcint19DeactivateInterrupt(void)
{
	clrBit(PCMSK2, PCINT19);
     c8c:	ed e6       	ldi	r30, 0x6D	; 109
     c8e:	f0 e0       	ldi	r31, 0x00	; 0
     c90:	80 81       	ld	r24, Z
     c92:	87 7f       	andi	r24, 0xF7	; 247
     c94:	80 83       	st	Z, r24
     c96:	08 95       	ret

00000c98 <pcint20ActivateInterrupt>:
 * Activates the external interrupt pcint20 and configures port mode in PD4
 * -------------------------------------------------------------------------- */

resultValue_t pcint20ActivateInterrupt(portMode_t port)
{
	switch(port){
     c98:	82 30       	cpi	r24, 0x02	; 2
     c9a:	79 f0       	breq	.+30     	; 0xcba <pcint20ActivateInterrupt+0x22>
     c9c:	30 f4       	brcc	.+12     	; 0xcaa <pcint20ActivateInterrupt+0x12>
     c9e:	88 23       	and	r24, r24
     ca0:	49 f0       	breq	.+18     	; 0xcb4 <pcint20ActivateInterrupt+0x1c>
     ca2:	81 30       	cpi	r24, 0x01	; 1
     ca4:	a9 f4       	brne	.+42     	; 0xcd0 <pcint20ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD4); setBit(DDRD, PD4);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD4); setBit(DDRD, PD4);	break;
     ca6:	5c 9a       	sbi	0x0b, 4	; 11
     ca8:	06 c0       	rjmp	.+12     	; 0xcb6 <pcint20ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint20 and configures port mode in PD4
 * -------------------------------------------------------------------------- */

resultValue_t pcint20ActivateInterrupt(portMode_t port)
{
	switch(port){
     caa:	83 30       	cpi	r24, 0x03	; 3
     cac:	41 f0       	breq	.+16     	; 0xcbe <pcint20ActivateInterrupt+0x26>
     cae:	8f 3f       	cpi	r24, 0xFF	; 255
     cb0:	41 f0       	breq	.+16     	; 0xcc2 <pcint20ActivateInterrupt+0x2a>
     cb2:	0e c0       	rjmp	.+28     	; 0xcd0 <pcint20ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD4); setBit(DDRD, PD4);	break;
     cb4:	5c 98       	cbi	0x0b, 4	; 11
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD4); setBit(DDRD, PD4);	break;
     cb6:	54 9a       	sbi	0x0a, 4	; 10
     cb8:	04 c0       	rjmp	.+8      	; 0xcc2 <pcint20ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD4); clrBit(DDRD, PD4);	break;
     cba:	5c 98       	cbi	0x0b, 4	; 11
     cbc:	01 c0       	rjmp	.+2      	; 0xcc0 <pcint20ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD4); clrBit(DDRD, PD4);	break;
     cbe:	5c 9a       	sbi	0x0b, 4	; 11
     cc0:	54 98       	cbi	0x0a, 4	; 10
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK2, PCINT20);
     cc2:	80 91 6d 00 	lds	r24, 0x006D
     cc6:	80 61       	ori	r24, 0x10	; 16
     cc8:	80 93 6d 00 	sts	0x006D, r24
	return RESULT_OK;
     ccc:	80 e0       	ldi	r24, 0x00	; 0
     cce:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD4); setBit(DDRD, PD4);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD4); setBit(DDRD, PD4);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD4); clrBit(DDRD, PD4);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD4); clrBit(DDRD, PD4);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     cd0:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK2, PCINT20);
	return RESULT_OK;
}
     cd2:	08 95       	ret

00000cd4 <pcint20DeactivateInterrupt>:
 * Deactivates the external interrupt pcint20 in PD4
 * -------------------------------------------------------------------------- */

void pcint20DeactivateInterrupt(void)
{
	clrBit(PCMSK2, PCINT20);
     cd4:	ed e6       	ldi	r30, 0x6D	; 109
     cd6:	f0 e0       	ldi	r31, 0x00	; 0
     cd8:	80 81       	ld	r24, Z
     cda:	8f 7e       	andi	r24, 0xEF	; 239
     cdc:	80 83       	st	Z, r24
     cde:	08 95       	ret

00000ce0 <pcint21ActivateInterrupt>:
 * Activates the external interrupt pcint21 and configures port mode in PD5
 * -------------------------------------------------------------------------- */

resultValue_t pcint21ActivateInterrupt(portMode_t port)
{
	switch(port){
     ce0:	82 30       	cpi	r24, 0x02	; 2
     ce2:	79 f0       	breq	.+30     	; 0xd02 <pcint21ActivateInterrupt+0x22>
     ce4:	30 f4       	brcc	.+12     	; 0xcf2 <pcint21ActivateInterrupt+0x12>
     ce6:	88 23       	and	r24, r24
     ce8:	49 f0       	breq	.+18     	; 0xcfc <pcint21ActivateInterrupt+0x1c>
     cea:	81 30       	cpi	r24, 0x01	; 1
     cec:	a9 f4       	brne	.+42     	; 0xd18 <pcint21ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD5); setBit(DDRD, PD5);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD5); setBit(DDRD, PD5);	break;
     cee:	5d 9a       	sbi	0x0b, 5	; 11
     cf0:	06 c0       	rjmp	.+12     	; 0xcfe <pcint21ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint21 and configures port mode in PD5
 * -------------------------------------------------------------------------- */

resultValue_t pcint21ActivateInterrupt(portMode_t port)
{
	switch(port){
     cf2:	83 30       	cpi	r24, 0x03	; 3
     cf4:	41 f0       	breq	.+16     	; 0xd06 <pcint21ActivateInterrupt+0x26>
     cf6:	8f 3f       	cpi	r24, 0xFF	; 255
     cf8:	41 f0       	breq	.+16     	; 0xd0a <pcint21ActivateInterrupt+0x2a>
     cfa:	0e c0       	rjmp	.+28     	; 0xd18 <pcint21ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD5); setBit(DDRD, PD5);	break;
     cfc:	5d 98       	cbi	0x0b, 5	; 11
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD5); setBit(DDRD, PD5);	break;
     cfe:	55 9a       	sbi	0x0a, 5	; 10
     d00:	04 c0       	rjmp	.+8      	; 0xd0a <pcint21ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD5); clrBit(DDRD, PD5);	break;
     d02:	5d 98       	cbi	0x0b, 5	; 11
     d04:	01 c0       	rjmp	.+2      	; 0xd08 <pcint21ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD5); clrBit(DDRD, PD5);	break;
     d06:	5d 9a       	sbi	0x0b, 5	; 11
     d08:	55 98       	cbi	0x0a, 5	; 10
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK2, PCINT21);
     d0a:	80 91 6d 00 	lds	r24, 0x006D
     d0e:	80 62       	ori	r24, 0x20	; 32
     d10:	80 93 6d 00 	sts	0x006D, r24
	return RESULT_OK;
     d14:	80 e0       	ldi	r24, 0x00	; 0
     d16:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD5); setBit(DDRD, PD5);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD5); setBit(DDRD, PD5);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD5); clrBit(DDRD, PD5);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD5); clrBit(DDRD, PD5);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     d18:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK2, PCINT21);
	return RESULT_OK;
}
     d1a:	08 95       	ret

00000d1c <pcint21DeactivateInterrupt>:
 * Deactivates the external interrupt pcint21 in PD5
 * -------------------------------------------------------------------------- */

void pcint21DeactivateInterrupt(void)
{
	clrBit(PCMSK2, PCINT21);
     d1c:	ed e6       	ldi	r30, 0x6D	; 109
     d1e:	f0 e0       	ldi	r31, 0x00	; 0
     d20:	80 81       	ld	r24, Z
     d22:	8f 7d       	andi	r24, 0xDF	; 223
     d24:	80 83       	st	Z, r24
     d26:	08 95       	ret

00000d28 <pcint22ActivateInterrupt>:
 * Activates the external interrupt pcint22 and configures port mode in PD6
 * -------------------------------------------------------------------------- */

resultValue_t pcint22ActivateInterrupt(portMode_t port)
{
	switch(port){
     d28:	82 30       	cpi	r24, 0x02	; 2
     d2a:	79 f0       	breq	.+30     	; 0xd4a <pcint22ActivateInterrupt+0x22>
     d2c:	30 f4       	brcc	.+12     	; 0xd3a <pcint22ActivateInterrupt+0x12>
     d2e:	88 23       	and	r24, r24
     d30:	49 f0       	breq	.+18     	; 0xd44 <pcint22ActivateInterrupt+0x1c>
     d32:	81 30       	cpi	r24, 0x01	; 1
     d34:	a9 f4       	brne	.+42     	; 0xd60 <pcint22ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD6); setBit(DDRD, PD6);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD6); setBit(DDRD, PD6);	break;
     d36:	5e 9a       	sbi	0x0b, 6	; 11
     d38:	06 c0       	rjmp	.+12     	; 0xd46 <pcint22ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint22 and configures port mode in PD6
 * -------------------------------------------------------------------------- */

resultValue_t pcint22ActivateInterrupt(portMode_t port)
{
	switch(port){
     d3a:	83 30       	cpi	r24, 0x03	; 3
     d3c:	41 f0       	breq	.+16     	; 0xd4e <pcint22ActivateInterrupt+0x26>
     d3e:	8f 3f       	cpi	r24, 0xFF	; 255
     d40:	41 f0       	breq	.+16     	; 0xd52 <pcint22ActivateInterrupt+0x2a>
     d42:	0e c0       	rjmp	.+28     	; 0xd60 <pcint22ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD6); setBit(DDRD, PD6);	break;
     d44:	5e 98       	cbi	0x0b, 6	; 11
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD6); setBit(DDRD, PD6);	break;
     d46:	56 9a       	sbi	0x0a, 6	; 10
     d48:	04 c0       	rjmp	.+8      	; 0xd52 <pcint22ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD6); clrBit(DDRD, PD6);	break;
     d4a:	5e 98       	cbi	0x0b, 6	; 11
     d4c:	01 c0       	rjmp	.+2      	; 0xd50 <pcint22ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD6); clrBit(DDRD, PD6);	break;
     d4e:	5e 9a       	sbi	0x0b, 6	; 11
     d50:	56 98       	cbi	0x0a, 6	; 10
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK2, PCINT22);
     d52:	80 91 6d 00 	lds	r24, 0x006D
     d56:	80 64       	ori	r24, 0x40	; 64
     d58:	80 93 6d 00 	sts	0x006D, r24
	return RESULT_OK;
     d5c:	80 e0       	ldi	r24, 0x00	; 0
     d5e:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD6); setBit(DDRD, PD6);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD6); setBit(DDRD, PD6);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD6); clrBit(DDRD, PD6);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD6); clrBit(DDRD, PD6);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     d60:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK2, PCINT22);
	return RESULT_OK;
}
     d62:	08 95       	ret

00000d64 <pcint22DeactivateInterrupt>:
 * Deactivates the external interrupt pcint22 in PD6
 * -------------------------------------------------------------------------- */

void pcint22DeactivateInterrupt(void)
{
	clrBit(PCMSK2, PCINT22);
     d64:	ed e6       	ldi	r30, 0x6D	; 109
     d66:	f0 e0       	ldi	r31, 0x00	; 0
     d68:	80 81       	ld	r24, Z
     d6a:	8f 7b       	andi	r24, 0xBF	; 191
     d6c:	80 83       	st	Z, r24
     d6e:	08 95       	ret

00000d70 <pcint23ActivateInterrupt>:
 * Activates the external interrupt pcint23 and configures port mode in PD7
 * -------------------------------------------------------------------------- */

resultValue_t pcint23ActivateInterrupt(portMode_t port)
{
	switch(port){
     d70:	82 30       	cpi	r24, 0x02	; 2
     d72:	79 f0       	breq	.+30     	; 0xd92 <pcint23ActivateInterrupt+0x22>
     d74:	30 f4       	brcc	.+12     	; 0xd82 <pcint23ActivateInterrupt+0x12>
     d76:	88 23       	and	r24, r24
     d78:	49 f0       	breq	.+18     	; 0xd8c <pcint23ActivateInterrupt+0x1c>
     d7a:	81 30       	cpi	r24, 0x01	; 1
     d7c:	a9 f4       	brne	.+42     	; 0xda8 <pcint23ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD7); setBit(DDRD, PD7);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD7); setBit(DDRD, PD7);	break;
     d7e:	5f 9a       	sbi	0x0b, 7	; 11
     d80:	06 c0       	rjmp	.+12     	; 0xd8e <pcint23ActivateInterrupt+0x1e>
 * Activates the external interrupt pcint23 and configures port mode in PD7
 * -------------------------------------------------------------------------- */

resultValue_t pcint23ActivateInterrupt(portMode_t port)
{
	switch(port){
     d82:	83 30       	cpi	r24, 0x03	; 3
     d84:	41 f0       	breq	.+16     	; 0xd96 <pcint23ActivateInterrupt+0x26>
     d86:	8f 3f       	cpi	r24, 0xFF	; 255
     d88:	41 f0       	breq	.+16     	; 0xd9a <pcint23ActivateInterrupt+0x2a>
     d8a:	0e c0       	rjmp	.+28     	; 0xda8 <pcint23ActivateInterrupt+0x38>
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD7); setBit(DDRD, PD7);	break;
     d8c:	5f 98       	cbi	0x0b, 7	; 11
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD7); setBit(DDRD, PD7);	break;
     d8e:	57 9a       	sbi	0x0a, 7	; 10
     d90:	04 c0       	rjmp	.+8      	; 0xd9a <pcint23ActivateInterrupt+0x2a>
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD7); clrBit(DDRD, PD7);	break;
     d92:	5f 98       	cbi	0x0b, 7	; 11
     d94:	01 c0       	rjmp	.+2      	; 0xd98 <pcint23ActivateInterrupt+0x28>
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD7); clrBit(DDRD, PD7);	break;
     d96:	5f 9a       	sbi	0x0b, 7	; 11
     d98:	57 98       	cbi	0x0a, 7	; 10
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
	}
	setBit(PCMSK2, PCINT23);
     d9a:	80 91 6d 00 	lds	r24, 0x006D
     d9e:	80 68       	ori	r24, 0x80	; 128
     da0:	80 93 6d 00 	sts	0x006D, r24
	return RESULT_OK;
     da4:	80 e0       	ldi	r24, 0x00	; 0
     da6:	08 95       	ret
		case PORT_OUTPUT_LOW:		clrBit(PORTD, PD7); setBit(DDRD, PD7);	break;
		case PORT_OUTPUT_HIGH:		setBit(PORTD, PD7); setBit(DDRD, PD7);	break;
		case PORT_INPUT_TRISTATE:	clrBit(PORTD, PD7); clrBit(DDRD, PD7);	break;
		case PORT_INPUT_PULL_UP:	setBit(PORTD, PD7); clrBit(DDRD, PD7);	break;
		case PORT_NO_CHANGE:		break;
		default:					return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     da8:	81 e0       	ldi	r24, 0x01	; 1
	}
	setBit(PCMSK2, PCINT23);
	return RESULT_OK;
}
     daa:	08 95       	ret

00000dac <pcint23DeactivateInterrupt>:
 * Deactivates the external interrupt pcint23 in PD7
 * -------------------------------------------------------------------------- */

void pcint23DeactivateInterrupt(void)
{
	clrBit(PCMSK2, PCINT23);
     dac:	ed e6       	ldi	r30, 0x6D	; 109
     dae:	f0 e0       	ldi	r31, 0x00	; 0
     db0:	80 81       	ld	r24, Z
     db2:	8f 77       	andi	r24, 0x7F	; 127
     db4:	80 83       	st	Z, r24
     db6:	08 95       	ret

00000db8 <timer0Config>:
 * Configures the timer0 mode and prescaler
 * -------------------------------------------------------------------------- */

resultValue_t timer0Config(timerModeA_t mode, timerPrescalerValueA_t prescaler)
{
	uint8 regA = TCCR0A;
     db8:	24 b5       	in	r18, 0x24	; 36
	uint8 regB = TCCR0B;
     dba:	95 b5       	in	r25, 0x25	; 37

	if(prescaler != TIMER_A_PRESCALER_NO_CHANGE){
     dbc:	6f 3f       	cpi	r22, 0xFF	; 255
     dbe:	c1 f0       	breq	.+48     	; 0xdf0 <timer0Config+0x38>
		regB &= ~(0x07 << CS00);
     dc0:	98 7f       	andi	r25, 0xF8	; 248
		switch(prescaler){
     dc2:	46 2f       	mov	r20, r22
     dc4:	50 e0       	ldi	r21, 0x00	; 0
     dc6:	48 30       	cpi	r20, 0x08	; 8
     dc8:	51 05       	cpc	r21, r1
     dca:	80 f5       	brcc	.+96     	; 0xe2c <timer0Config+0x74>
     dcc:	fa 01       	movw	r30, r20
     dce:	eb 5a       	subi	r30, 0xAB	; 171
     dd0:	ff 4f       	sbci	r31, 0xFF	; 255
     dd2:	0c 94 63 0d 	jmp	0x1ac6	; 0x1ac6 <__tablejump2__>
			case TIMER_A_CLOCK_DISABLE:					break;
			case TIMER_A_PRESCALER_OFF:					regB |= (1 << CS00);	break;
     dd6:	91 60       	ori	r25, 0x01	; 1
     dd8:	0b c0       	rjmp	.+22     	; 0xdf0 <timer0Config+0x38>
			case TIMER_A_PRESCALER_8:					regB |= (2 << CS00);	break;
     dda:	92 60       	ori	r25, 0x02	; 2
     ddc:	09 c0       	rjmp	.+18     	; 0xdf0 <timer0Config+0x38>
			case TIMER_A_PRESCALER_64:					regB |= (3 << CS00);	break;
     dde:	93 60       	ori	r25, 0x03	; 3
     de0:	07 c0       	rjmp	.+14     	; 0xdf0 <timer0Config+0x38>
			case TIMER_A_PRESCALER_256:					regB |= (4 << CS00);	break;
     de2:	94 60       	ori	r25, 0x04	; 4
     de4:	05 c0       	rjmp	.+10     	; 0xdf0 <timer0Config+0x38>
			case TIMER_A_PRESCALER_1024:				regB |= (5 << CS00);	break;
     de6:	95 60       	ori	r25, 0x05	; 5
     de8:	03 c0       	rjmp	.+6      	; 0xdf0 <timer0Config+0x38>
			case TIMER_A_PRESCALER_T0_FALLING_EDGE:		regB |= (6 << CS00);	break;
     dea:	96 60       	ori	r25, 0x06	; 6
     dec:	01 c0       	rjmp	.+2      	; 0xdf0 <timer0Config+0x38>
			case TIMER_A_PRESCALER_T0_RISING_EDGE:		regB |= (7 << CS00);	break;
     dee:	97 60       	ori	r25, 0x07	; 7
			case TIMER_A_PRESCALER_NO_CHANGE:			break;
			default:									return RESULT_TIMER_PRESCALER_VALUE_UNSUPPORTED;	break;
		}
	}

	if(mode != TIMER_A_MODE_NO_CHANGE){
     df0:	8f 3f       	cpi	r24, 0xFF	; 255
     df2:	c1 f0       	breq	.+48     	; 0xe24 <timer0Config+0x6c>
		regA &= ~(0x03 << WGM00);
     df4:	2c 7f       	andi	r18, 0xFC	; 252
		clrBit(regB, WGM02);
     df6:	97 7f       	andi	r25, 0xF7	; 247
		switch(mode){
     df8:	82 30       	cpi	r24, 0x02	; 2
     dfa:	69 f0       	breq	.+26     	; 0xe16 <timer0Config+0x5e>
     dfc:	28 f4       	brcc	.+10     	; 0xe08 <timer0Config+0x50>
     dfe:	88 23       	and	r24, r24
     e00:	89 f0       	breq	.+34     	; 0xe24 <timer0Config+0x6c>
     e02:	81 30       	cpi	r24, 0x01	; 1
     e04:	59 f0       	breq	.+22     	; 0xe1c <timer0Config+0x64>
     e06:	14 c0       	rjmp	.+40     	; 0xe30 <timer0Config+0x78>
     e08:	85 30       	cpi	r24, 0x05	; 5
     e0a:	39 f0       	breq	.+14     	; 0xe1a <timer0Config+0x62>
     e0c:	87 30       	cpi	r24, 0x07	; 7
     e0e:	41 f0       	breq	.+16     	; 0xe20 <timer0Config+0x68>
     e10:	83 30       	cpi	r24, 0x03	; 3
     e12:	71 f4       	brne	.+28     	; 0xe30 <timer0Config+0x78>
     e14:	06 c0       	rjmp	.+12     	; 0xe22 <timer0Config+0x6a>
			case TIMER_A_MODE_NORMAL:						break;
			case TIMER_A_MODE_PWM_PHASE_CORRECTED_MAX:		regA |= (1 << WGM00);	break;
			case TIMER_A_MODE_CTC:							regA |= (2 << WGM00);	break;
     e16:	22 60       	ori	r18, 0x02	; 2
     e18:	05 c0       	rjmp	.+10     	; 0xe24 <timer0Config+0x6c>
			case TIMER_A_MODE_FAST_PWM_MAX:					regA |= (3 << WGM00);	break;
			case TIMER_A_MODE_PWM_PHASE_CORRECTED_OCRA:		setBit(regB, WGM02);regA |= (1 << WGM00);	break;
     e1a:	98 60       	ori	r25, 0x08	; 8
     e1c:	21 60       	ori	r18, 0x01	; 1
     e1e:	02 c0       	rjmp	.+4      	; 0xe24 <timer0Config+0x6c>
			case TIMER_A_MODE_FAST_PWM_OCRA:				setBit(regB, WGM02);regA |= (3 << WGM00);	break;
     e20:	98 60       	ori	r25, 0x08	; 8
     e22:	23 60       	ori	r18, 0x03	; 3
			case TIMER_A_MODE_NO_CHANGE:					break;
			default:										return RESULT_TIMER_MODE_VALUE_UNSUPPORTED;	break;
		}
	}
	TCCR0A = regA;
     e24:	24 bd       	out	0x24, r18	; 36
	TCCR0B = regB;
     e26:	95 bd       	out	0x25, r25	; 37

	return RESULT_OK;
     e28:	80 e0       	ldi	r24, 0x00	; 0
     e2a:	08 95       	ret
			case TIMER_A_PRESCALER_256:					regB |= (4 << CS00);	break;
			case TIMER_A_PRESCALER_1024:				regB |= (5 << CS00);	break;
			case TIMER_A_PRESCALER_T0_FALLING_EDGE:		regB |= (6 << CS00);	break;
			case TIMER_A_PRESCALER_T0_RISING_EDGE:		regB |= (7 << CS00);	break;
			case TIMER_A_PRESCALER_NO_CHANGE:			break;
			default:									return RESULT_TIMER_PRESCALER_VALUE_UNSUPPORTED;	break;
     e2c:	83 e0       	ldi	r24, 0x03	; 3
     e2e:	08 95       	ret
			case TIMER_A_MODE_CTC:							regA |= (2 << WGM00);	break;
			case TIMER_A_MODE_FAST_PWM_MAX:					regA |= (3 << WGM00);	break;
			case TIMER_A_MODE_PWM_PHASE_CORRECTED_OCRA:		setBit(regB, WGM02);regA |= (1 << WGM00);	break;
			case TIMER_A_MODE_FAST_PWM_OCRA:				setBit(regB, WGM02);regA |= (3 << WGM00);	break;
			case TIMER_A_MODE_NO_CHANGE:					break;
			default:										return RESULT_TIMER_MODE_VALUE_UNSUPPORTED;	break;
     e30:	84 e0       	ldi	r24, 0x04	; 4
	}
	TCCR0A = regA;
	TCCR0B = regB;

	return RESULT_OK;
}
     e32:	08 95       	ret

00000e34 <timer0OutputConfig>:
 * Configures the timer0 compare outputs
 * -------------------------------------------------------------------------- */

resultValue_t timer0OutputConfig(timerOutput_t compA, timerOutput_t compB)
{
	uint8 reg = TCCR0A;
     e34:	94 b5       	in	r25, 0x24	; 36

	if(compA != TIMER_PORT_NO_CHANGE){
     e36:	8f 3f       	cpi	r24, 0xFF	; 255
     e38:	69 f0       	breq	.+26     	; 0xe54 <timer0OutputConfig+0x20>
		reg &= ~(0x03 << COM0A0);
     e3a:	9f 73       	andi	r25, 0x3F	; 63
		switch(compA){
     e3c:	81 30       	cpi	r24, 0x01	; 1
     e3e:	39 f0       	breq	.+14     	; 0xe4e <timer0OutputConfig+0x1a>
     e40:	48 f0       	brcs	.+18     	; 0xe54 <timer0OutputConfig+0x20>
     e42:	82 30       	cpi	r24, 0x02	; 2
     e44:	31 f0       	breq	.+12     	; 0xe52 <timer0OutputConfig+0x1e>
     e46:	83 30       	cpi	r24, 0x03	; 3
     e48:	e1 f4       	brne	.+56     	; 0xe82 <timer0OutputConfig+0x4e>
			case TIMER_PORT_NORMAL:				break;
			case TIMER_PORT_TOGGLE_ON_COMPARE:	reg |= (1 << COM0A0);	break;
			case TIMER_PORT_CLEAR_ON_COMPARE:	reg |= (2 << COM0A0);	break;
			case TIMER_PORT_SET_ON_COMPARE:		reg |= (3 << COM0A0);	break;
     e4a:	90 6c       	ori	r25, 0xC0	; 192
     e4c:	03 c0       	rjmp	.+6      	; 0xe54 <timer0OutputConfig+0x20>

	if(compA != TIMER_PORT_NO_CHANGE){
		reg &= ~(0x03 << COM0A0);
		switch(compA){
			case TIMER_PORT_NORMAL:				break;
			case TIMER_PORT_TOGGLE_ON_COMPARE:	reg |= (1 << COM0A0);	break;
     e4e:	90 64       	ori	r25, 0x40	; 64
     e50:	01 c0       	rjmp	.+2      	; 0xe54 <timer0OutputConfig+0x20>
			case TIMER_PORT_CLEAR_ON_COMPARE:	reg |= (2 << COM0A0);	break;
     e52:	90 68       	ori	r25, 0x80	; 128
			case TIMER_PORT_SET_ON_COMPARE:		reg |= (3 << COM0A0);	break;
			case TIMER_PORT_NO_CHANGE:			break;
			default:							return RESULT_PORT_VALUE_UNSUPPORTED;	break;
		}
	}
	if(compB != TIMER_PORT_NO_CHANGE){
     e54:	6f 3f       	cpi	r22, 0xFF	; 255
     e56:	91 f0       	breq	.+36     	; 0xe7c <timer0OutputConfig+0x48>
		reg &= ~(0x03 << COM0B0);
     e58:	9f 7c       	andi	r25, 0xCF	; 207
		switch(compA){
     e5a:	82 30       	cpi	r24, 0x02	; 2
     e5c:	61 f0       	breq	.+24     	; 0xe76 <timer0OutputConfig+0x42>
     e5e:	30 f4       	brcc	.+12     	; 0xe6c <timer0OutputConfig+0x38>
     e60:	88 23       	and	r24, r24
     e62:	61 f0       	breq	.+24     	; 0xe7c <timer0OutputConfig+0x48>
     e64:	81 30       	cpi	r24, 0x01	; 1
     e66:	69 f4       	brne	.+26     	; 0xe82 <timer0OutputConfig+0x4e>
			case TIMER_PORT_NORMAL:				break;
			case TIMER_PORT_TOGGLE_ON_COMPARE:	reg |= (1 << COM0B0);	break;
     e68:	90 61       	ori	r25, 0x10	; 16
     e6a:	08 c0       	rjmp	.+16     	; 0xe7c <timer0OutputConfig+0x48>
			default:							return RESULT_PORT_VALUE_UNSUPPORTED;	break;
		}
	}
	if(compB != TIMER_PORT_NO_CHANGE){
		reg &= ~(0x03 << COM0B0);
		switch(compA){
     e6c:	83 30       	cpi	r24, 0x03	; 3
     e6e:	29 f0       	breq	.+10     	; 0xe7a <timer0OutputConfig+0x46>
     e70:	8f 3f       	cpi	r24, 0xFF	; 255
     e72:	21 f0       	breq	.+8      	; 0xe7c <timer0OutputConfig+0x48>
     e74:	06 c0       	rjmp	.+12     	; 0xe82 <timer0OutputConfig+0x4e>
			case TIMER_PORT_NORMAL:				break;
			case TIMER_PORT_TOGGLE_ON_COMPARE:	reg |= (1 << COM0B0);	break;
			case TIMER_PORT_CLEAR_ON_COMPARE:	reg |= (2 << COM0B0);	break;
     e76:	90 62       	ori	r25, 0x20	; 32
     e78:	01 c0       	rjmp	.+2      	; 0xe7c <timer0OutputConfig+0x48>
			case TIMER_PORT_SET_ON_COMPARE:		reg |= (3 << COM0B0);	break;
     e7a:	90 63       	ori	r25, 0x30	; 48
			case TIMER_PORT_NO_CHANGE:			break;
			default:							return RESULT_PORT_VALUE_UNSUPPORTED;	break;
		}
	}
	TCCR0A = reg;
     e7c:	94 bd       	out	0x24, r25	; 36
	return RESULT_OK;
     e7e:	80 e0       	ldi	r24, 0x00	; 0
     e80:	08 95       	ret
			case TIMER_PORT_NORMAL:				break;
			case TIMER_PORT_TOGGLE_ON_COMPARE:	reg |= (1 << COM0B0);	break;
			case TIMER_PORT_CLEAR_ON_COMPARE:	reg |= (2 << COM0B0);	break;
			case TIMER_PORT_SET_ON_COMPARE:		reg |= (3 << COM0B0);	break;
			case TIMER_PORT_NO_CHANGE:			break;
			default:							return RESULT_PORT_VALUE_UNSUPPORTED;	break;
     e82:	81 e0       	ldi	r24, 0x01	; 1
		}
	}
	TCCR0A = reg;
	return RESULT_OK;
}
     e84:	08 95       	ret

00000e86 <timer0ActivateOverflowInterrupt>:
 * Activates the timer0 overflow interrupt
 * -------------------------------------------------------------------------- */

void timer0ActivateOverflowInterrupt(void)
{
	setBit(TIMSK0, TOIE0);
     e86:	ee e6       	ldi	r30, 0x6E	; 110
     e88:	f0 e0       	ldi	r31, 0x00	; 0
     e8a:	80 81       	ld	r24, Z
     e8c:	81 60       	ori	r24, 0x01	; 1
     e8e:	80 83       	st	Z, r24
     e90:	08 95       	ret

00000e92 <timer0DeactivateOverflowInterrupt>:
 * Deactivates the timer0 overflow interrupt
 * -------------------------------------------------------------------------- */

void timer0DeactivateOverflowInterrupt(void)
{
	clrBit(TIMSK0, TOIE0);
     e92:	ee e6       	ldi	r30, 0x6E	; 110
     e94:	f0 e0       	ldi	r31, 0x00	; 0
     e96:	80 81       	ld	r24, Z
     e98:	8e 7f       	andi	r24, 0xFE	; 254
     e9a:	80 83       	st	Z, r24
     e9c:	08 95       	ret

00000e9e <timer0ClearOverflowInterruptRequest>:
 * Clears the timer0 overflow interrupt request
 * -------------------------------------------------------------------------- */

void timer0ClearOverflowInterruptRequest(void)
{
	setBit(TIFR0, TOV0);
     e9e:	a8 9a       	sbi	0x15, 0	; 21
     ea0:	08 95       	ret

00000ea2 <timer0ActivateCompareAInterrupt>:
 * Activates the timer0 compare A interrupt
 * -------------------------------------------------------------------------- */

void timer0ActivateCompareAInterrupt(void)
{
	setBit(TIMSK0, OCIE0A);
     ea2:	ee e6       	ldi	r30, 0x6E	; 110
     ea4:	f0 e0       	ldi	r31, 0x00	; 0
     ea6:	80 81       	ld	r24, Z
     ea8:	82 60       	ori	r24, 0x02	; 2
     eaa:	80 83       	st	Z, r24
     eac:	08 95       	ret

00000eae <timer0DeactivateCompareAInterrupt>:
 * Deactivates the timer0 compare A interrupt
 * -------------------------------------------------------------------------- */

void timer0DeactivateCompareAInterrupt(void)
{
	clrBit(TIMSK0, OCIE0A);
     eae:	ee e6       	ldi	r30, 0x6E	; 110
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	80 81       	ld	r24, Z
     eb4:	8d 7f       	andi	r24, 0xFD	; 253
     eb6:	80 83       	st	Z, r24
     eb8:	08 95       	ret

00000eba <timer0ClearCompareAInterruptRequest>:
 * Clears the timer0 compare A interrupt request
 * -------------------------------------------------------------------------- */

void timer0ClearCompareAInterruptRequest(void)
{
	setBit(TIFR0, OCF0A);
     eba:	a9 9a       	sbi	0x15, 1	; 21
     ebc:	08 95       	ret

00000ebe <timer0ActivateCompareBInterrupt>:
 * Activates the timer0 compare B interrupt
 * -------------------------------------------------------------------------- */

void timer0ActivateCompareBInterrupt(void)
{
	setBit(TIMSK0, OCIE0B);
     ebe:	ee e6       	ldi	r30, 0x6E	; 110
     ec0:	f0 e0       	ldi	r31, 0x00	; 0
     ec2:	80 81       	ld	r24, Z
     ec4:	84 60       	ori	r24, 0x04	; 4
     ec6:	80 83       	st	Z, r24
     ec8:	08 95       	ret

00000eca <timer0DeactivateCompareBInterrupt>:
 * Deactivates the timer0 compare B interrupt
 * -------------------------------------------------------------------------- */

void timer0DeactivateCompareBInterrupt(void)
{
	clrBit(TIMSK0, OCIE0B);
     eca:	ee e6       	ldi	r30, 0x6E	; 110
     ecc:	f0 e0       	ldi	r31, 0x00	; 0
     ece:	80 81       	ld	r24, Z
     ed0:	8b 7f       	andi	r24, 0xFB	; 251
     ed2:	80 83       	st	Z, r24
     ed4:	08 95       	ret

00000ed6 <timer0ClearCompareBInterruptRequest>:
 * Clears the timer0 compare B interrupt request
 * -------------------------------------------------------------------------- */

void timer0ClearCompareBInterruptRequest(void)
{
	setBit(TIFR0, OCF0B);
     ed6:	aa 9a       	sbi	0x15, 2	; 21
     ed8:	08 95       	ret

00000eda <timer0ForceCompareA>:
 * Forces a comparison on the output compare A of the timer0
 * -------------------------------------------------------------------------- */

void timer0ForceCompareA(void)
{
	setBit(TCCR0B, FOC0A);
     eda:	85 b5       	in	r24, 0x25	; 37
     edc:	80 68       	ori	r24, 0x80	; 128
     ede:	85 bd       	out	0x25, r24	; 37
     ee0:	08 95       	ret

00000ee2 <timer0ForceCompareB>:
 * Forces a comparison on the output compare B of the timer0
 * -------------------------------------------------------------------------- */

void timer0ForceCompareB(void)
{
	setBit(TCCR0B, FOC0B);
     ee2:	85 b5       	in	r24, 0x25	; 37
     ee4:	80 64       	ori	r24, 0x40	; 64
     ee6:	85 bd       	out	0x25, r24	; 37
     ee8:	08 95       	ret

00000eea <timer0SetCounterValue>:
 * Sets the timer0 counter value
 * -------------------------------------------------------------------------- */

void timer0SetCounterValue(uint8 value)
{
	TCNT0 = value;
     eea:	86 bd       	out	0x26, r24	; 38
     eec:	08 95       	ret

00000eee <timer0GetCounterValue>:
 * Gets the timer0 counter value
 * -------------------------------------------------------------------------- */

uint8 timer0GetCounterValue(void)
{
	return TCNT0;
     eee:	86 b5       	in	r24, 0x26	; 38
}
     ef0:	08 95       	ret

00000ef2 <timer0SetCompareAValue>:
 * Sets the timer0 compare A value
 * -------------------------------------------------------------------------- */

void timer0SetCompareAValue(uint8 value)
{
	OCR0A = value;
     ef2:	87 bd       	out	0x27, r24	; 39
     ef4:	08 95       	ret

00000ef6 <timer0GetCompareAValue>:
 * Gets the timer0 compare A value
 * -------------------------------------------------------------------------- */

uint8 timer0GetCompareAValue(void)
{
	return OCR0A;
     ef6:	87 b5       	in	r24, 0x27	; 39
}
     ef8:	08 95       	ret

00000efa <timer0SetCompareBValue>:
 * Sets the timer0 compare B value
 * -------------------------------------------------------------------------- */

void timer0SetCompareBValue(uint8 value)
{
	OCR0B = value;
     efa:	88 bd       	out	0x28, r24	; 40
     efc:	08 95       	ret

00000efe <timer0GetCompareBValue>:
 * Gets the timer0 compare B value
 * -------------------------------------------------------------------------- */

uint8 timer0GetCompareBValue(void)
{
	return OCR0B;
     efe:	88 b5       	in	r24, 0x28	; 40
}
     f00:	08 95       	ret

00000f02 <timer1Config>:
 * Configures the timer1 mode and prescaler
 * -------------------------------------------------------------------------- */

resultValue_t timer1Config(timerModeB_t mode, timerPrescalerValueA_t prescaler)
{
	uint8 reg1 = TCCR1A;
     f02:	20 91 80 00 	lds	r18, 0x0080
	uint8 reg2 = TCCR1B;
     f06:	90 91 81 00 	lds	r25, 0x0081

	if(prescaler != TIMER_A_PRESCALER_NO_CHANGE){
     f0a:	6f 3f       	cpi	r22, 0xFF	; 255
     f0c:	11 f0       	breq	.+4      	; 0xf12 <timer1Config+0x10>
		reg2 &= ~(0x07 << CS10);
     f0e:	98 7f       	andi	r25, 0xF8	; 248
		reg2 |= prescaler;
     f10:	96 2b       	or	r25, r22
	}

	if(mode != TIMER_B_MODE_NO_CHANGE){
     f12:	8f 3f       	cpi	r24, 0xFF	; 255
     f14:	69 f0       	breq	.+26     	; 0xf30 <timer1Config+0x2e>
		if(isBitSet(mode, 3))
     f16:	83 ff       	sbrs	r24, 3
     f18:	02 c0       	rjmp	.+4      	; 0xf1e <timer1Config+0x1c>
			setBit(reg2, WGM13);
     f1a:	90 61       	ori	r25, 0x10	; 16
     f1c:	01 c0       	rjmp	.+2      	; 0xf20 <timer1Config+0x1e>
		else
			clrBit(reg2, WGM13);
     f1e:	9f 7e       	andi	r25, 0xEF	; 239
		if(isBitSet(mode, 2))
     f20:	82 ff       	sbrs	r24, 2
     f22:	02 c0       	rjmp	.+4      	; 0xf28 <timer1Config+0x26>
			setBit(reg2, WGM12);
     f24:	98 60       	ori	r25, 0x08	; 8
     f26:	01 c0       	rjmp	.+2      	; 0xf2a <timer1Config+0x28>
		else
			clrBit(reg2, WGM12);
     f28:	97 7f       	andi	r25, 0xF7	; 247
		reg1 &= ~(0x03 << WGM10);
		reg1 |= (mode & 0x03);
     f2a:	83 70       	andi	r24, 0x03	; 3
			clrBit(reg2, WGM13);
		if(isBitSet(mode, 2))
			setBit(reg2, WGM12);
		else
			clrBit(reg2, WGM12);
		reg1 &= ~(0x03 << WGM10);
     f2c:	2c 7f       	andi	r18, 0xFC	; 252
		reg1 |= (mode & 0x03);
     f2e:	28 2b       	or	r18, r24
	}
	TCCR1A = reg1;
     f30:	20 93 80 00 	sts	0x0080, r18
	TCCR1B = reg2;
     f34:	90 93 81 00 	sts	0x0081, r25

	return RESULT_OK;
}
     f38:	80 e0       	ldi	r24, 0x00	; 0
     f3a:	08 95       	ret

00000f3c <timer1OutputConfig>:
 * Configures the timer1 compare outputs
 * -------------------------------------------------------------------------- */

resultValue_t timer1OutputConfig(timerOutput_t compA, timerOutput_t compB)
{
	uint8 aux8 = TCCR1A;
     f3c:	20 91 80 00 	lds	r18, 0x0080

	if(compA != TIMER_PORT_NO_CHANGE){
     f40:	8f 3f       	cpi	r24, 0xFF	; 255
     f42:	31 f0       	breq	.+12     	; 0xf50 <timer1OutputConfig+0x14>
		aux8 &= ~(0x03 << COM1A0);
		aux8 |= (compA << COM1A0); 
     f44:	30 e4       	ldi	r19, 0x40	; 64
     f46:	83 9f       	mul	r24, r19
     f48:	c0 01       	movw	r24, r0
     f4a:	11 24       	eor	r1, r1
resultValue_t timer1OutputConfig(timerOutput_t compA, timerOutput_t compB)
{
	uint8 aux8 = TCCR1A;

	if(compA != TIMER_PORT_NO_CHANGE){
		aux8 &= ~(0x03 << COM1A0);
     f4c:	2f 73       	andi	r18, 0x3F	; 63
		aux8 |= (compA << COM1A0); 
     f4e:	28 2b       	or	r18, r24
	}
	if(compB != TIMER_PORT_NO_CHANGE){
     f50:	6f 3f       	cpi	r22, 0xFF	; 255
     f52:	31 f0       	breq	.+12     	; 0xf60 <timer1OutputConfig+0x24>
		aux8 &= ~(0x03 << COM1B0);
     f54:	2f 7c       	andi	r18, 0xCF	; 207
		aux8 |= (compB << COM1B0); 
     f56:	80 e1       	ldi	r24, 0x10	; 16
     f58:	68 9f       	mul	r22, r24
     f5a:	b0 01       	movw	r22, r0
     f5c:	11 24       	eor	r1, r1
     f5e:	26 2b       	or	r18, r22
	}
	TCCR1A = aux8;
     f60:	20 93 80 00 	sts	0x0080, r18
	return RESULT_OK;
}
     f64:	80 e0       	ldi	r24, 0x00	; 0
     f66:	08 95       	ret

00000f68 <timer1InputCaptureNoiseCancelerConfig>:
 * Configures the noise canceler of input capture of timer1
 * -------------------------------------------------------------------------- */

resultValue_t	timer1InputCaptureNoiseCancelerConfig(timerInputCaptureNoiseCanceler_t mode)
{
	uint8 aux8 = TCCR1B;
     f68:	e1 e8       	ldi	r30, 0x81	; 129
     f6a:	f0 e0       	ldi	r31, 0x00	; 0
     f6c:	90 81       	ld	r25, Z

	aux8 &= ~(0x03 << ICES1);
     f6e:	9f 73       	andi	r25, 0x3F	; 63
	aux8 |= mode;
     f70:	98 2b       	or	r25, r24

	TCCR1B = aux8;
     f72:	90 83       	st	Z, r25
	return RESULT_OK;
}
     f74:	80 e0       	ldi	r24, 0x00	; 0
     f76:	08 95       	ret

00000f78 <timer1ActivateOverflowInterrupt>:
 * Activates the timer1 overflow interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer1ActivateOverflowInterrupt(void)
{
	setBit(TIMSK1, TOIE1);
     f78:	ef e6       	ldi	r30, 0x6F	; 111
     f7a:	f0 e0       	ldi	r31, 0x00	; 0
     f7c:	80 81       	ld	r24, Z
     f7e:	81 60       	ori	r24, 0x01	; 1
     f80:	80 83       	st	Z, r24
	return RESULT_OK;
}
     f82:	80 e0       	ldi	r24, 0x00	; 0
     f84:	08 95       	ret

00000f86 <timer1DeactivateOverflowInterrupt>:
 * Deactivates the timer1 overflow interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer1DeactivateOverflowInterrupt(void)
{
	clrBit(TIMSK1, TOIE1);
     f86:	ef e6       	ldi	r30, 0x6F	; 111
     f88:	f0 e0       	ldi	r31, 0x00	; 0
     f8a:	80 81       	ld	r24, Z
     f8c:	8e 7f       	andi	r24, 0xFE	; 254
     f8e:	80 83       	st	Z, r24
	return RESULT_OK;
}
     f90:	80 e0       	ldi	r24, 0x00	; 0
     f92:	08 95       	ret

00000f94 <timer1ClearOverflowInterruptRequest>:
 * Clears the timer1 overflow interrupt request
 * -------------------------------------------------------------------------- */

resultValue_t timer1ClearOverflowInterruptRequest(void)
{
	setBit(TIFR1, TOV1);
     f94:	b0 9a       	sbi	0x16, 0	; 22
	return RESULT_OK;
}
     f96:	80 e0       	ldi	r24, 0x00	; 0
     f98:	08 95       	ret

00000f9a <timer1ActivateCompareAInterrupt>:
 * Activates the timer1 compare A interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer1ActivateCompareAInterrupt(void)
{
	setBit(TIMSK1, OCIE1A);
     f9a:	ef e6       	ldi	r30, 0x6F	; 111
     f9c:	f0 e0       	ldi	r31, 0x00	; 0
     f9e:	80 81       	ld	r24, Z
     fa0:	82 60       	ori	r24, 0x02	; 2
     fa2:	80 83       	st	Z, r24
	return RESULT_OK;
}
     fa4:	80 e0       	ldi	r24, 0x00	; 0
     fa6:	08 95       	ret

00000fa8 <timer1DeactivateCompareAInterrupt>:
 * Deactivates the timer1 compare A interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer1DeactivateCompareAInterrupt(void)
{
	clrBit(TIMSK1, OCIE1A);
     fa8:	ef e6       	ldi	r30, 0x6F	; 111
     faa:	f0 e0       	ldi	r31, 0x00	; 0
     fac:	80 81       	ld	r24, Z
     fae:	8d 7f       	andi	r24, 0xFD	; 253
     fb0:	80 83       	st	Z, r24
	return RESULT_OK;
}
     fb2:	80 e0       	ldi	r24, 0x00	; 0
     fb4:	08 95       	ret

00000fb6 <timer1ClearCompareAInterruptRequest>:
 * Clears the timer1 compare A interrupt request
 * -------------------------------------------------------------------------- */

resultValue_t timer1ClearCompareAInterruptRequest(void)
{
	setBit(TIFR1, OCF1A);
     fb6:	b1 9a       	sbi	0x16, 1	; 22
	return RESULT_OK;
}
     fb8:	80 e0       	ldi	r24, 0x00	; 0
     fba:	08 95       	ret

00000fbc <timer1ActivateCompareBInterrupt>:
 * Activates the timer1 compare B interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer1ActivateCompareBInterrupt(void)
{
	setBit(TIMSK1, OCIE1B);
     fbc:	ef e6       	ldi	r30, 0x6F	; 111
     fbe:	f0 e0       	ldi	r31, 0x00	; 0
     fc0:	80 81       	ld	r24, Z
     fc2:	84 60       	ori	r24, 0x04	; 4
     fc4:	80 83       	st	Z, r24
	return RESULT_OK;
}
     fc6:	80 e0       	ldi	r24, 0x00	; 0
     fc8:	08 95       	ret

00000fca <timer1DeactivateCompareBInterrupt>:
 * Deactivates the timer1 compare B interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer1DeactivateCompareBInterrupt(void)
{
	clrBit(TIMSK1, OCIE1B);
     fca:	ef e6       	ldi	r30, 0x6F	; 111
     fcc:	f0 e0       	ldi	r31, 0x00	; 0
     fce:	80 81       	ld	r24, Z
     fd0:	8b 7f       	andi	r24, 0xFB	; 251
     fd2:	80 83       	st	Z, r24
	return RESULT_OK;
}
     fd4:	80 e0       	ldi	r24, 0x00	; 0
     fd6:	08 95       	ret

00000fd8 <timer1ClearCompareBInterruptRequest>:
 * Clears the timer1 compare B interrupt request
 * -------------------------------------------------------------------------- */

resultValue_t timer1ClearCompareBInterruptRequest(void)
{
	setBit(TIFR1, OCF1B);
     fd8:	b2 9a       	sbi	0x16, 2	; 22
	return RESULT_OK;
}
     fda:	80 e0       	ldi	r24, 0x00	; 0
     fdc:	08 95       	ret

00000fde <timer1ActivateInputCaptureInterrupt>:
 * Activates the timer1 input capture interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer1ActivateInputCaptureInterrupt(void)
{
	setBit(TIMSK1, ICIE1);
     fde:	ef e6       	ldi	r30, 0x6F	; 111
     fe0:	f0 e0       	ldi	r31, 0x00	; 0
     fe2:	80 81       	ld	r24, Z
     fe4:	80 62       	ori	r24, 0x20	; 32
     fe6:	80 83       	st	Z, r24
	return RESULT_OK;
}
     fe8:	80 e0       	ldi	r24, 0x00	; 0
     fea:	08 95       	ret

00000fec <timer1DeactivateInputCaptureInterrupt>:
 * Deactivates the timer1 input capture interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer1DeactivateInputCaptureInterrupt(void)
{
	clrBit(TIMSK1, ICIE1);
     fec:	ef e6       	ldi	r30, 0x6F	; 111
     fee:	f0 e0       	ldi	r31, 0x00	; 0
     ff0:	80 81       	ld	r24, Z
     ff2:	8f 7d       	andi	r24, 0xDF	; 223
     ff4:	80 83       	st	Z, r24
	return RESULT_OK;
}
     ff6:	80 e0       	ldi	r24, 0x00	; 0
     ff8:	08 95       	ret

00000ffa <timer1ClearInputCaptureInterruptRequest>:
 * Clears the timer1 input capture interrupt request
 * -------------------------------------------------------------------------- */

resultValue_t timer1ClearInputCaptureInterruptRequest(void)
{
	setBit(TIFR1, ICF1);
     ffa:	b5 9a       	sbi	0x16, 5	; 22
	return RESULT_OK;
}
     ffc:	80 e0       	ldi	r24, 0x00	; 0
     ffe:	08 95       	ret

00001000 <timer1ForceCompareA>:
 * Forces a comparison on the output compare A of the timer1
 * -------------------------------------------------------------------------- */

resultValue_t timer1ForceCompareA(void)
{
	setBit(TCCR1C, FOC1A);
    1000:	e2 e8       	ldi	r30, 0x82	; 130
    1002:	f0 e0       	ldi	r31, 0x00	; 0
    1004:	80 81       	ld	r24, Z
    1006:	80 68       	ori	r24, 0x80	; 128
    1008:	80 83       	st	Z, r24
	return RESULT_OK;
}
    100a:	80 e0       	ldi	r24, 0x00	; 0
    100c:	08 95       	ret

0000100e <timer1ForceCompareB>:
 * Forces a comparison on the output compare B of the timer1
 * -------------------------------------------------------------------------- */

resultValue_t timer1ForceCompareB(void)
{
	setBit(TCCR1C, FOC1B);
    100e:	e2 e8       	ldi	r30, 0x82	; 130
    1010:	f0 e0       	ldi	r31, 0x00	; 0
    1012:	80 81       	ld	r24, Z
    1014:	80 64       	ori	r24, 0x40	; 64
    1016:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1018:	80 e0       	ldi	r24, 0x00	; 0
    101a:	08 95       	ret

0000101c <timer1SetCounterValue>:
 * Sets the timer1 counter value
 * -------------------------------------------------------------------------- */

resultValue_t timer1SetCounterValue(uint16 value)
{
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE){
    101c:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    101e:	f8 94       	cli
		TCNT1 = value;
    1020:	90 93 85 00 	sts	0x0085, r25
    1024:	80 93 84 00 	sts	0x0084, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1028:	2f bf       	out	0x3f, r18	; 63
	}
	return RESULT_OK;
}
    102a:	80 e0       	ldi	r24, 0x00	; 0
    102c:	08 95       	ret

0000102e <timer1GetCounterValue>:
 * Gets the timer1 counter value
 * -------------------------------------------------------------------------- */

uint16 timer1GetCounterValue(void)
{
	return TCNT1;
    102e:	80 91 84 00 	lds	r24, 0x0084
    1032:	90 91 85 00 	lds	r25, 0x0085
}
    1036:	08 95       	ret

00001038 <timer1SetCompareAValue>:
 * Sets the timer1 compare A value
 * -------------------------------------------------------------------------- */

resultValue_t timer1SetCompareAValue(uint16 value)
{
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE){
    1038:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    103a:	f8 94       	cli
		OCR1A = value;
    103c:	90 93 89 00 	sts	0x0089, r25
    1040:	80 93 88 00 	sts	0x0088, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1044:	2f bf       	out	0x3f, r18	; 63
	}
	return RESULT_OK;
}
    1046:	80 e0       	ldi	r24, 0x00	; 0
    1048:	08 95       	ret

0000104a <timer1GetCompareAValue>:
 * Gets the timer1 compare A value
 * -------------------------------------------------------------------------- */

uint16 timer1GetCompareAValue(void)
{
	return OCR1A;
    104a:	80 91 88 00 	lds	r24, 0x0088
    104e:	90 91 89 00 	lds	r25, 0x0089
}
    1052:	08 95       	ret

00001054 <timer1SetCompareBValue>:
 * Sets the timer1 compare B value
 * -------------------------------------------------------------------------- */

resultValue_t timer1SetCompareBValue(uint16 value)
{
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE){
    1054:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1056:	f8 94       	cli
		OCR1B = value;
    1058:	90 93 8b 00 	sts	0x008B, r25
    105c:	80 93 8a 00 	sts	0x008A, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1060:	2f bf       	out	0x3f, r18	; 63
	}
	return RESULT_OK;
}
    1062:	80 e0       	ldi	r24, 0x00	; 0
    1064:	08 95       	ret

00001066 <timer1GetCompareBValue>:
 * Gets the timer1 compare B value
 * -------------------------------------------------------------------------- */

uint16 timer1GetCompareBValue(void)
{
	return OCR1B;
    1066:	80 91 8a 00 	lds	r24, 0x008A
    106a:	90 91 8b 00 	lds	r25, 0x008B
}
    106e:	08 95       	ret

00001070 <timer1SetInputCaptureValue>:
 * Sets the timer1 input capture value
 * -------------------------------------------------------------------------- */

resultValue_t timer1SetInputCaptureValue(uint16 value)
{
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE){
    1070:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1072:	f8 94       	cli
		ICR1 = value;
    1074:	90 93 87 00 	sts	0x0087, r25
    1078:	80 93 86 00 	sts	0x0086, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    107c:	2f bf       	out	0x3f, r18	; 63
	}
	return RESULT_OK;
}
    107e:	80 e0       	ldi	r24, 0x00	; 0
    1080:	08 95       	ret

00001082 <timer1GetInputCaptureValue>:
 * Gets the timer1 input capture value
 * -------------------------------------------------------------------------- */

uint16 timer1GetInputCaptureValue(void)
{
	return ICR1;
    1082:	80 91 86 00 	lds	r24, 0x0086
    1086:	90 91 87 00 	lds	r25, 0x0087
}
    108a:	08 95       	ret

0000108c <timer2Config>:
 * Configures the timer2 mode and prescaler
 * -------------------------------------------------------------------------- */

resultValue_t timer2Config(timerModeA_t mode, timerPrescalerValueB_t prescaler)
{
	uint8 reg1 = TCCR2A;
    108c:	20 91 b0 00 	lds	r18, 0x00B0
	uint8 reg2 = TCCR2B;
    1090:	90 91 b1 00 	lds	r25, 0x00B1

	if(prescaler != TIMER_B_PRESCALER_NO_CHANGE){
    1094:	6f 3f       	cpi	r22, 0xFF	; 255
    1096:	11 f0       	breq	.+4      	; 0x109c <timer2Config+0x10>
		reg2 &= ~(0x07 << CS20);
    1098:	98 7f       	andi	r25, 0xF8	; 248
		reg2 |= prescaler;
    109a:	96 2b       	or	r25, r22
	}

	if(mode != TIMER_A_MODE_NO_CHANGE){
    109c:	8f 3f       	cpi	r24, 0xFF	; 255
    109e:	41 f0       	breq	.+16     	; 0x10b0 <timer2Config+0x24>
		if(isBitSet(mode, 2))
    10a0:	82 ff       	sbrs	r24, 2
    10a2:	02 c0       	rjmp	.+4      	; 0x10a8 <timer2Config+0x1c>
			setBit(reg2, WGM22);
    10a4:	98 60       	ori	r25, 0x08	; 8
    10a6:	01 c0       	rjmp	.+2      	; 0x10aa <timer2Config+0x1e>
		else
			clrBit(reg2, WGM22);
    10a8:	97 7f       	andi	r25, 0xF7	; 247
		reg1 &= ~(0x03 << WGM20);
		reg1 |= (mode & 0x03);
    10aa:	83 70       	andi	r24, 0x03	; 3
	if(mode != TIMER_A_MODE_NO_CHANGE){
		if(isBitSet(mode, 2))
			setBit(reg2, WGM22);
		else
			clrBit(reg2, WGM22);
		reg1 &= ~(0x03 << WGM20);
    10ac:	2c 7f       	andi	r18, 0xFC	; 252
		reg1 |= (mode & 0x03);
    10ae:	28 2b       	or	r18, r24
	}
	TCCR2A = reg1;
    10b0:	20 93 b0 00 	sts	0x00B0, r18
	TCCR2B = reg2;
    10b4:	90 93 b1 00 	sts	0x00B1, r25

	return RESULT_OK;
}
    10b8:	80 e0       	ldi	r24, 0x00	; 0
    10ba:	08 95       	ret

000010bc <timer2OutputConfig>:
 * Configures the timer2 compare outputs
 * -------------------------------------------------------------------------- */

resultValue_t timer2OutputConfig(timerOutput_t compA, timerOutput_t compB)
{
	uint8 aux8 = TCCR2A;
    10bc:	20 91 b0 00 	lds	r18, 0x00B0

	if(compA != TIMER_PORT_NO_CHANGE){
    10c0:	8f 3f       	cpi	r24, 0xFF	; 255
    10c2:	31 f0       	breq	.+12     	; 0x10d0 <timer2OutputConfig+0x14>
		aux8 &= ~(0x03 << COM2A0);
		aux8 |= (compA << COM2A0); 
    10c4:	30 e4       	ldi	r19, 0x40	; 64
    10c6:	83 9f       	mul	r24, r19
    10c8:	c0 01       	movw	r24, r0
    10ca:	11 24       	eor	r1, r1
resultValue_t timer2OutputConfig(timerOutput_t compA, timerOutput_t compB)
{
	uint8 aux8 = TCCR2A;

	if(compA != TIMER_PORT_NO_CHANGE){
		aux8 &= ~(0x03 << COM2A0);
    10cc:	2f 73       	andi	r18, 0x3F	; 63
		aux8 |= (compA << COM2A0); 
    10ce:	28 2b       	or	r18, r24
	}
	if(compB != TIMER_PORT_NO_CHANGE){
    10d0:	6f 3f       	cpi	r22, 0xFF	; 255
    10d2:	31 f0       	breq	.+12     	; 0x10e0 <timer2OutputConfig+0x24>
		aux8 &= ~(0x03 << COM2B0);
    10d4:	2f 7c       	andi	r18, 0xCF	; 207
		aux8 |= (compB << COM2B0); 
    10d6:	80 e1       	ldi	r24, 0x10	; 16
    10d8:	68 9f       	mul	r22, r24
    10da:	b0 01       	movw	r22, r0
    10dc:	11 24       	eor	r1, r1
    10de:	26 2b       	or	r18, r22
	}
	TCCR2A = aux8;
    10e0:	20 93 b0 00 	sts	0x00B0, r18
	return RESULT_OK;
}
    10e4:	80 e0       	ldi	r24, 0x00	; 0
    10e6:	08 95       	ret

000010e8 <timer2ActivateOverflowInterrupt>:
 * Activates the timer2 overflow interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer2ActivateOverflowInterrupt(void)
{
	setBit(TIMSK2, TOIE2);
    10e8:	e0 e7       	ldi	r30, 0x70	; 112
    10ea:	f0 e0       	ldi	r31, 0x00	; 0
    10ec:	80 81       	ld	r24, Z
    10ee:	81 60       	ori	r24, 0x01	; 1
    10f0:	80 83       	st	Z, r24
	return RESULT_OK;
}
    10f2:	80 e0       	ldi	r24, 0x00	; 0
    10f4:	08 95       	ret

000010f6 <timer2DeactivateOverflowInterrupt>:
 * Deactivates the timer2 overflow interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer2DeactivateOverflowInterrupt(void)
{
	clrBit(TIMSK2, TOIE2);
    10f6:	e0 e7       	ldi	r30, 0x70	; 112
    10f8:	f0 e0       	ldi	r31, 0x00	; 0
    10fa:	80 81       	ld	r24, Z
    10fc:	8e 7f       	andi	r24, 0xFE	; 254
    10fe:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1100:	80 e0       	ldi	r24, 0x00	; 0
    1102:	08 95       	ret

00001104 <timer2ClearOverflowInterruptRequest>:
 * Clears the timer2 overflow interrupt request
 * -------------------------------------------------------------------------- */

resultValue_t timer2ClearOverflowInterruptRequest(void)
{
	setBit(TIFR2, TOV2);
    1104:	b8 9a       	sbi	0x17, 0	; 23
	return RESULT_OK;
}
    1106:	80 e0       	ldi	r24, 0x00	; 0
    1108:	08 95       	ret

0000110a <timer2ActivateCompareAInterrupt>:
 * Activates the timer2 compare A interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer2ActivateCompareAInterrupt(void)
{
	setBit(TIMSK2, OCIE2A);
    110a:	e0 e7       	ldi	r30, 0x70	; 112
    110c:	f0 e0       	ldi	r31, 0x00	; 0
    110e:	80 81       	ld	r24, Z
    1110:	82 60       	ori	r24, 0x02	; 2
    1112:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1114:	80 e0       	ldi	r24, 0x00	; 0
    1116:	08 95       	ret

00001118 <timer2DeactivateCompareAInterrupt>:
 * Deactivates the timer2 compare A interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer2DeactivateCompareAInterrupt(void)
{
	clrBit(TIMSK2, OCIE2A);
    1118:	e0 e7       	ldi	r30, 0x70	; 112
    111a:	f0 e0       	ldi	r31, 0x00	; 0
    111c:	80 81       	ld	r24, Z
    111e:	8d 7f       	andi	r24, 0xFD	; 253
    1120:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1122:	80 e0       	ldi	r24, 0x00	; 0
    1124:	08 95       	ret

00001126 <timer2ClearCompareAInterruptRequest>:
 * Clears the timer2 compare A interrupt request
 * -------------------------------------------------------------------------- */

resultValue_t timer2ClearCompareAInterruptRequest(void)
{
	setBit(TIFR2, OCF2A);
    1126:	b9 9a       	sbi	0x17, 1	; 23
	return RESULT_OK;
}
    1128:	80 e0       	ldi	r24, 0x00	; 0
    112a:	08 95       	ret

0000112c <timer2ActivateCompareBInterrupt>:
 * Activates the timer2 compare B interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer2ActivateCompareBInterrupt(void)
{
	setBit(TIMSK2, OCIE2B);
    112c:	e0 e7       	ldi	r30, 0x70	; 112
    112e:	f0 e0       	ldi	r31, 0x00	; 0
    1130:	80 81       	ld	r24, Z
    1132:	84 60       	ori	r24, 0x04	; 4
    1134:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1136:	80 e0       	ldi	r24, 0x00	; 0
    1138:	08 95       	ret

0000113a <timer2DeactivateCompareBInterrupt>:
 * Deactivates the timer2 compare B interrupt
 * -------------------------------------------------------------------------- */

resultValue_t timer2DeactivateCompareBInterrupt(void)
{
	clrBit(TIMSK2, OCIE2B);
    113a:	e0 e7       	ldi	r30, 0x70	; 112
    113c:	f0 e0       	ldi	r31, 0x00	; 0
    113e:	80 81       	ld	r24, Z
    1140:	8b 7f       	andi	r24, 0xFB	; 251
    1142:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1144:	80 e0       	ldi	r24, 0x00	; 0
    1146:	08 95       	ret

00001148 <timer2ClearCompareBInterruptRequest>:
 * Clears the timer2 compare B interrupt request
 * -------------------------------------------------------------------------- */

resultValue_t timer2ClearCompareBInterruptRequest(void)
{
	setBit(TIFR2, OCF2B);
    1148:	ba 9a       	sbi	0x17, 2	; 23
	return RESULT_OK;
}
    114a:	80 e0       	ldi	r24, 0x00	; 0
    114c:	08 95       	ret

0000114e <timer2ForceCompareA>:
 * Forces a comparison on the output compare A of the timer2
 * -------------------------------------------------------------------------- */

resultValue_t timer2ForceCompareA(void)
{
	setBit(TCCR2B, FOC2A);
    114e:	e1 eb       	ldi	r30, 0xB1	; 177
    1150:	f0 e0       	ldi	r31, 0x00	; 0
    1152:	80 81       	ld	r24, Z
    1154:	80 68       	ori	r24, 0x80	; 128
    1156:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1158:	80 e0       	ldi	r24, 0x00	; 0
    115a:	08 95       	ret

0000115c <timer2ForceCompareB>:
 * Forces a comparison on the output compare B of the timer2
 * -------------------------------------------------------------------------- */

resultValue_t timer2ForceCompareB(void)
{
	setBit(TCCR2B, FOC2B);
    115c:	e1 eb       	ldi	r30, 0xB1	; 177
    115e:	f0 e0       	ldi	r31, 0x00	; 0
    1160:	80 81       	ld	r24, Z
    1162:	80 64       	ori	r24, 0x40	; 64
    1164:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1166:	80 e0       	ldi	r24, 0x00	; 0
    1168:	08 95       	ret

0000116a <timer2SetCounterValue>:
 * Sets the timer2 counter value
 * -------------------------------------------------------------------------- */

resultValue_t timer2SetCounterValue(uint8 value)
{
	TCNT2 = value;
    116a:	80 93 b2 00 	sts	0x00B2, r24
	return RESULT_OK;
}
    116e:	80 e0       	ldi	r24, 0x00	; 0
    1170:	08 95       	ret

00001172 <timer2GetCounterValue>:
 * Gets the timer2 counter value
 * -------------------------------------------------------------------------- */

uint8 timer2GetCounterValue(void)
{
	return TCNT2;
    1172:	80 91 b2 00 	lds	r24, 0x00B2
}
    1176:	08 95       	ret

00001178 <timer2SetCompareAValue>:
 * Sets the timer2 compare A value
 * -------------------------------------------------------------------------- */

resultValue_t timer2SetCompareAValue(uint8 value)
{
	OCR2A = value;
    1178:	80 93 b3 00 	sts	0x00B3, r24
	return RESULT_OK;
}
    117c:	80 e0       	ldi	r24, 0x00	; 0
    117e:	08 95       	ret

00001180 <timer2GetCompareAValue>:
 * Gets the timer2 compare A value
 * -------------------------------------------------------------------------- */

uint8 timer2GetCompareAValue(void)
{
	return OCR2A;
    1180:	80 91 b3 00 	lds	r24, 0x00B3
}
    1184:	08 95       	ret

00001186 <timer2SetCompareBValue>:
 * Sets the timer2 compare B value
 * -------------------------------------------------------------------------- */

resultValue_t timer2SetCompareBValue(uint8 value)
{
	OCR2B = value;
    1186:	80 93 b4 00 	sts	0x00B4, r24
	return RESULT_OK;
}
    118a:	80 e0       	ldi	r24, 0x00	; 0
    118c:	08 95       	ret

0000118e <timer2GetCompareBValue>:
 * Gets the timer2 compare B value
 * -------------------------------------------------------------------------- */

uint8 timer2GetCompareBValue(void)
{
	return OCR2B;
    118e:	80 91 b4 00 	lds	r24, 0x00B4
}
    1192:	08 95       	ret

00001194 <adcConfig>:

resultValue_t adcConfig(adcMode_t mode, adcReference_t reference, adcPrescaler_t  prescaler)
{
	uint8 reg = 0;

	if(reference != ADC_REFERENCE_NO_CHANGE){
    1194:	6f 3f       	cpi	r22, 0xFF	; 255
    1196:	51 f0       	breq	.+20     	; 0x11ac <adcConfig+0x18>
		reg = ADMUX;
    1198:	90 91 7c 00 	lds	r25, 0x007C
		reg &= ~(0x03 << REFS0);
		reg |= reference << REFS0;
    119c:	20 e4       	ldi	r18, 0x40	; 64
    119e:	62 9f       	mul	r22, r18
    11a0:	b0 01       	movw	r22, r0
    11a2:	11 24       	eor	r1, r1
{
	uint8 reg = 0;

	if(reference != ADC_REFERENCE_NO_CHANGE){
		reg = ADMUX;
		reg &= ~(0x03 << REFS0);
    11a4:	9f 73       	andi	r25, 0x3F	; 63
		reg |= reference << REFS0;
    11a6:	96 2b       	or	r25, r22
		ADMUX = reg;
    11a8:	90 93 7c 00 	sts	0x007C, r25
	}

	if(prescaler != ADC_PRESCALER_NO_CHANGE){
    11ac:	4f 3f       	cpi	r20, 0xFF	; 255
    11ae:	31 f0       	breq	.+12     	; 0x11bc <adcConfig+0x28>
		reg = ADCSRA;
    11b0:	90 91 7a 00 	lds	r25, 0x007A
		reg &= ~(0x07 << ADPS0);
    11b4:	98 7f       	andi	r25, 0xF8	; 248
		reg |= prescaler << ADPS0;
    11b6:	94 2b       	or	r25, r20
		ADCSRA = reg;
    11b8:	90 93 7a 00 	sts	0x007A, r25
	}

	if(mode != ADC_MODE_NO_CHANGE){
    11bc:	8f 3f       	cpi	r24, 0xFF	; 255
    11be:	39 f1       	breq	.+78     	; 0x120e <adcConfig+0x7a>
		if(mode == ADC_MODE_SINGLE_CONVERSION)
    11c0:	81 11       	cpse	r24, r1
    11c2:	04 c0       	rjmp	.+8      	; 0x11cc <adcConfig+0x38>
			clrBit(ADCSRA, ADATE);
    11c4:	80 91 7a 00 	lds	r24, 0x007A
    11c8:	8f 7d       	andi	r24, 0xDF	; 223
    11ca:	1f c0       	rjmp	.+62     	; 0x120a <adcConfig+0x76>
		else{
			reg = ADCSRB;
    11cc:	20 91 7b 00 	lds	r18, 0x007B
			reg &= ~(0x07 << ADTS0);
    11d0:	28 7f       	andi	r18, 0xF8	; 248
			switch(mode){
    11d2:	90 e0       	ldi	r25, 0x00	; 0
    11d4:	fc 01       	movw	r30, r24
    11d6:	32 97       	sbiw	r30, 0x02	; 2
    11d8:	e7 30       	cpi	r30, 0x07	; 7
    11da:	f1 05       	cpc	r31, r1
    11dc:	d0 f4       	brcc	.+52     	; 0x1212 <adcConfig+0x7e>
    11de:	e3 5a       	subi	r30, 0xA3	; 163
    11e0:	ff 4f       	sbci	r31, 0xFF	; 255
    11e2:	0c 94 63 0d 	jmp	0x1ac6	; 0x1ac6 <__tablejump2__>
				case ADC_MODE_AUTO_ANALOG_COMP:		reg |= (1 << ADTS0);	break;
    11e6:	21 60       	ori	r18, 0x01	; 1
    11e8:	0b c0       	rjmp	.+22     	; 0x1200 <adcConfig+0x6c>
				case ADC_MODE_AUTO_INT0:			reg |= (2 << ADTS0);	break;
    11ea:	22 60       	ori	r18, 0x02	; 2
    11ec:	09 c0       	rjmp	.+18     	; 0x1200 <adcConfig+0x6c>
				case ADC_MODE_AUTO_TIMER0_COMPA:	reg |= (3 << ADTS0);	break;
    11ee:	23 60       	ori	r18, 0x03	; 3
    11f0:	07 c0       	rjmp	.+14     	; 0x1200 <adcConfig+0x6c>
				case ADC_MODE_AUTO_TIMER0_OVERFLOW:	reg |= (4 << ADTS0);	break;
    11f2:	24 60       	ori	r18, 0x04	; 4
    11f4:	05 c0       	rjmp	.+10     	; 0x1200 <adcConfig+0x6c>
				case ADC_MODE_AUTO_TIMER1_COMPB:	reg |= (5 << ADTS0);	break;
    11f6:	25 60       	ori	r18, 0x05	; 5
    11f8:	03 c0       	rjmp	.+6      	; 0x1200 <adcConfig+0x6c>
				case ADC_MODE_AUTO_TIMER1_OVERFLOW:	reg |= (6 << ADTS0);	break;
    11fa:	26 60       	ori	r18, 0x06	; 6
    11fc:	01 c0       	rjmp	.+2      	; 0x1200 <adcConfig+0x6c>
				case ADC_MODE_AUTO_TIMER1_CAPTURE:	reg |= (7 << ADTS0);	break;
    11fe:	27 60       	ori	r18, 0x07	; 7
				default:							return RESULT_UNSUPPORTED_VALUE;	break;
			}
			ADCSRB = reg;
    1200:	20 93 7b 00 	sts	0x007B, r18
			setBit(ADCSRA, ADATE);
    1204:	80 91 7a 00 	lds	r24, 0x007A
    1208:	80 62       	ori	r24, 0x20	; 32
    120a:	80 93 7a 00 	sts	0x007A, r24
		}
	}

	return RESULT_OK;
    120e:	80 e0       	ldi	r24, 0x00	; 0
    1210:	08 95       	ret
				case ADC_MODE_AUTO_TIMER0_COMPA:	reg |= (3 << ADTS0);	break;
				case ADC_MODE_AUTO_TIMER0_OVERFLOW:	reg |= (4 << ADTS0);	break;
				case ADC_MODE_AUTO_TIMER1_COMPB:	reg |= (5 << ADTS0);	break;
				case ADC_MODE_AUTO_TIMER1_OVERFLOW:	reg |= (6 << ADTS0);	break;
				case ADC_MODE_AUTO_TIMER1_CAPTURE:	reg |= (7 << ADTS0);	break;
				default:							return RESULT_UNSUPPORTED_VALUE;	break;
    1212:	87 e0       	ldi	r24, 0x07	; 7
			setBit(ADCSRA, ADATE);
		}
	}

	return RESULT_OK;
 }
    1214:	08 95       	ret

00001216 <adcSelectChannel>:
 * Selects the adc channel
 * -------------------------------------------------------------------------- */

resultValue_t adcSelectChannel(adcChannel_t channel)
{
	uint8 reg = ADMUX;
    1216:	ec e7       	ldi	r30, 0x7C	; 124
    1218:	f0 e0       	ldi	r31, 0x00	; 0
    121a:	90 81       	ld	r25, Z

	reg &= ~(0x0F << MUX0);
    121c:	90 7f       	andi	r25, 0xF0	; 240
	reg |= (channel << MUX0);
    121e:	98 2b       	or	r25, r24
	ADMUX = reg;
    1220:	90 83       	st	Z, r25

	return RESULT_OK;
}
    1222:	80 e0       	ldi	r24, 0x00	; 0
    1224:	08 95       	ret

00001226 <adcEnableDigitalInput>:
 * Enable adc digital inputs
 * -------------------------------------------------------------------------- */

resultValue_t adcEnableDigitalInput(uint8 flagInputs)
{
	DIDR0 &= (~flagInputs);
    1226:	ee e7       	ldi	r30, 0x7E	; 126
    1228:	f0 e0       	ldi	r31, 0x00	; 0
    122a:	90 81       	ld	r25, Z
    122c:	80 95       	com	r24
    122e:	89 23       	and	r24, r25
    1230:	80 83       	st	Z, r24

	return RESULT_OK;
}
    1232:	80 e0       	ldi	r24, 0x00	; 0
    1234:	08 95       	ret

00001236 <adcDisableDigitalInput>:
 * Enable adc digital inputs
 * -------------------------------------------------------------------------- */

resultValue_t adcDisableDigitalInput(uint8 flagInputs)
{
	DIDR0 |= flagInputs;
    1236:	ee e7       	ldi	r30, 0x7E	; 126
    1238:	f0 e0       	ldi	r31, 0x00	; 0
    123a:	90 81       	ld	r25, Z
    123c:	98 2b       	or	r25, r24
    123e:	90 83       	st	Z, r25

	return RESULT_OK;
}
    1240:	80 e0       	ldi	r24, 0x00	; 0
    1242:	08 95       	ret

00001244 <adcDataPresentation>:
 * Sets the adc data presentation
 * -------------------------------------------------------------------------- */

resultValue_t adcDataPresentation(adcDataPresentation_t presentation)
{
	if(presentation == ADC_LEFT_ADJUSTED)
    1244:	81 11       	cpse	r24, r1
    1246:	04 c0       	rjmp	.+8      	; 0x1250 <adcDataPresentation+0xc>
		setBit(ADMUX, ADLAR);
    1248:	80 91 7c 00 	lds	r24, 0x007C
    124c:	80 62       	ori	r24, 0x20	; 32
    124e:	03 c0       	rjmp	.+6      	; 0x1256 <adcDataPresentation+0x12>
	else
		clrBit(ADMUX, ADLAR);
    1250:	80 91 7c 00 	lds	r24, 0x007C
    1254:	8f 7d       	andi	r24, 0xDF	; 223
    1256:	80 93 7c 00 	sts	0x007C, r24

	return RESULT_OK;
}
    125a:	80 e0       	ldi	r24, 0x00	; 0
    125c:	08 95       	ret

0000125e <adcEnable>:
 * Enables the adc module
 * -------------------------------------------------------------------------- */

resultValue_t adcEnable(void)
{
	setBit(ADCSRA, ADEN);
    125e:	ea e7       	ldi	r30, 0x7A	; 122
    1260:	f0 e0       	ldi	r31, 0x00	; 0
    1262:	80 81       	ld	r24, Z
    1264:	80 68       	ori	r24, 0x80	; 128
    1266:	80 83       	st	Z, r24

	return RESULT_OK;
}
    1268:	80 e0       	ldi	r24, 0x00	; 0
    126a:	08 95       	ret

0000126c <adcDisable>:
 * Disables the adc module
 * -------------------------------------------------------------------------- */

resultValue_t adcDisable(void)
{
	clrBit(ADCSRA, ADEN);
    126c:	ea e7       	ldi	r30, 0x7A	; 122
    126e:	f0 e0       	ldi	r31, 0x00	; 0
    1270:	80 81       	ld	r24, Z
    1272:	8f 77       	andi	r24, 0x7F	; 127
    1274:	80 83       	st	Z, r24

	return RESULT_OK;
}
    1276:	80 e0       	ldi	r24, 0x00	; 0
    1278:	08 95       	ret

0000127a <adcClearInterruptRequest>:
 * Clears the adc interrupt request
 * -------------------------------------------------------------------------- */

resultValue_t adcClearInterruptRequest(void)
{
	setBit(ADCSRA, ADIF);
    127a:	ea e7       	ldi	r30, 0x7A	; 122
    127c:	f0 e0       	ldi	r31, 0x00	; 0
    127e:	80 81       	ld	r24, Z
    1280:	80 61       	ori	r24, 0x10	; 16
    1282:	80 83       	st	Z, r24

	return RESULT_OK;
}
    1284:	80 e0       	ldi	r24, 0x00	; 0
    1286:	08 95       	ret

00001288 <adcActivateInterrupt>:
 * Enables the adc interrupt
 * -------------------------------------------------------------------------- */

resultValue_t adcActivateInterrupt(void)
{
	setBit(ADCSRA, ADIE);
    1288:	ea e7       	ldi	r30, 0x7A	; 122
    128a:	f0 e0       	ldi	r31, 0x00	; 0
    128c:	80 81       	ld	r24, Z
    128e:	88 60       	ori	r24, 0x08	; 8
    1290:	80 83       	st	Z, r24

	return RESULT_OK;
}
    1292:	80 e0       	ldi	r24, 0x00	; 0
    1294:	08 95       	ret

00001296 <adcDeactivateInterrupt>:
 * Disables the adc interrupt
 * -------------------------------------------------------------------------- */

resultValue_t adcDeactivateInterrupt(void)
{
	clrBit(ADCSRA, ADIE);
    1296:	ea e7       	ldi	r30, 0x7A	; 122
    1298:	f0 e0       	ldi	r31, 0x00	; 0
    129a:	80 81       	ld	r24, Z
    129c:	87 7f       	andi	r24, 0xF7	; 247
    129e:	80 83       	st	Z, r24

	return RESULT_OK;
}
    12a0:	80 e0       	ldi	r24, 0x00	; 0
    12a2:	08 95       	ret

000012a4 <adcStartConversion>:
 * Starts an adc conversion
 * -------------------------------------------------------------------------- */

resultValue_t adcStartConversion(void)
{
	setBit(ADCSRA, ADSC);
    12a4:	ea e7       	ldi	r30, 0x7A	; 122
    12a6:	f0 e0       	ldi	r31, 0x00	; 0
    12a8:	80 81       	ld	r24, Z
    12aa:	80 64       	ori	r24, 0x40	; 64
    12ac:	80 83       	st	Z, r24

	return RESULT_OK;
}
    12ae:	80 e0       	ldi	r24, 0x00	; 0
    12b0:	08 95       	ret

000012b2 <adcIsBusy>:
 * Returns if an adc conversion is running
 * -------------------------------------------------------------------------- */

bool_t adcIsBusy(void)
{
	return isBitSet(ADCSRA, ADSC);
    12b2:	80 91 7a 00 	lds	r24, 0x007A
}
    12b6:	86 fb       	bst	r24, 6
    12b8:	88 27       	eor	r24, r24
    12ba:	80 f9       	bld	r24, 0
    12bc:	08 95       	ret

000012be <adcWaitUntilConversionFinish>:
 * Waits until the current conversion is finished
 * -------------------------------------------------------------------------- */

resultValue_t adcWaitUntilConversionFinish(void)
{
	waitUntilBitIsClear(ADCSRA, ADSC);
    12be:	80 91 7a 00 	lds	r24, 0x007A
    12c2:	86 fd       	sbrc	r24, 6
    12c4:	fc cf       	rjmp	.-8      	; 0x12be <adcWaitUntilConversionFinish>
	return RESULT_OK;
}
    12c6:	80 e0       	ldi	r24, 0x00	; 0
    12c8:	08 95       	ret

000012ca <usartConfig>:
/* -----------------------------------------------------------------------------
 * Configures the USART controller
 * -------------------------------------------------------------------------- */

resultValue_t usartConfig(usartMode_t mode, usartBaudRate_t baudRate, usartDataBits_t dataBits, usartParity_t parity, usartStopBits_t stopBits)
{
    12ca:	8f 92       	push	r8
    12cc:	9f 92       	push	r9
    12ce:	af 92       	push	r10
    12d0:	bf 92       	push	r11
    12d2:	cf 92       	push	r12
    12d4:	df 92       	push	r13
    12d6:	ef 92       	push	r14
    12d8:	ff 92       	push	r15
    12da:	0f 93       	push	r16
    12dc:	4a 01       	movw	r8, r20
    12de:	5b 01       	movw	r10, r22
    12e0:	9e 2d       	mov	r25, r14
	uint8 reg1 = UCSR0A;
    12e2:	30 91 c0 00 	lds	r19, 0x00C0
	uint8 reg2 = UCSR0B;
    12e6:	30 91 c1 00 	lds	r19, 0x00C1
	uint8 reg3 = UCSR0C;
    12ea:	30 91 c2 00 	lds	r19, 0x00C2

	// Clear errors
	reg1 &= ~((1 << FE0) | (1 << DOR0) | (1 << UPE0));

	// USART stop bits
	if(stopBits != USART_STOP_BIT_NO_CHANGE){
    12ee:	9f 3f       	cpi	r25, 0xFF	; 255
    12f0:	19 f0       	breq	.+6      	; 0x12f8 <usartConfig+0x2e>
		switch(stopBits){
    12f2:	92 30       	cpi	r25, 0x02	; 2
    12f4:	08 f0       	brcs	.+2      	; 0x12f8 <usartConfig+0x2e>
    12f6:	5f c0       	rjmp	.+190    	; 0x13b6 <usartConfig+0xec>
			default:					return RESULT_UNSUPPORTED_VALUE;	break;
		}
	}

	// USART parity bits
	if(parity != USART_PARITY_NO_CHANGE){
    12f8:	0f 3f       	cpi	r16, 0xFF	; 255
    12fa:	19 f0       	breq	.+6      	; 0x1302 <usartConfig+0x38>
		reg3 &= ~(0x03 << UPM00);
		switch(parity){
    12fc:	03 30       	cpi	r16, 0x03	; 3
    12fe:	08 f0       	brcs	.+2      	; 0x1302 <usartConfig+0x38>
    1300:	5c c0       	rjmp	.+184    	; 0x13ba <usartConfig+0xf0>
			default:					return RESULT_USART_PARITY_UNSUPORTED;	break;
		}
	}

	// USART data bits
	if(dataBits != USART_DATA_BITS_NO_CHANGE){
    1302:	2f 3f       	cpi	r18, 0xFF	; 255
    1304:	19 f0       	breq	.+6      	; 0x130c <usartConfig+0x42>
		clrBit(reg2, UCSZ02);
		reg3 &= ~(0x03 << UCSZ00);
		switch(dataBits){
    1306:	25 30       	cpi	r18, 0x05	; 5
    1308:	08 f0       	brcs	.+2      	; 0x130c <usartConfig+0x42>
    130a:	57 c0       	rjmp	.+174    	; 0x13ba <usartConfig+0xf0>
			break;
		}
	}

	// USART mode
	if(mode != USART_MODE_NO_CHANGE){
    130c:	8f 3f       	cpi	r24, 0xFF	; 255
    130e:	79 f4       	brne	.+30     	; 0x132e <usartConfig+0x64>
			reg3 |= (3 << UMSEL00);		// Synchronous SPI Mode
			setBit(reg3, UCPOL0);		// Polarity
			break;
		}
	}else{
		aux8 = (0x03 & (UCSR0C >> UMSEL00));
    1310:	80 91 c2 00 	lds	r24, 0x00C2
    1314:	82 95       	swap	r24
    1316:	86 95       	lsr	r24
    1318:	86 95       	lsr	r24
    131a:	83 70       	andi	r24, 0x03	; 3
		switch(aux8){
    131c:	21 f0       	breq	.+8      	; 0x1326 <usartConfig+0x5c>
    131e:	83 30       	cpi	r24, 0x03	; 3
    1320:	e9 f0       	breq	.+58     	; 0x135c <usartConfig+0x92>
resultValue_t usartConfig(usartMode_t mode, usartBaudRate_t baudRate, usartDataBits_t dataBits, usartParity_t parity, usartStopBits_t stopBits)
{
	uint8 reg1 = UCSR0A;
	uint8 reg2 = UCSR0B;
	uint8 reg3 = UCSR0C;
	uint8 modeAux = 0;
    1322:	80 e0       	ldi	r24, 0x00	; 0
    1324:	04 c0       	rjmp	.+8      	; 0x132e <usartConfig+0x64>
		}
	}else{
		aux8 = (0x03 & (UCSR0C >> UMSEL00));
		switch(aux8){
		case 0:	// Asynchronous mode
			if(isBitClr(UCSR0A, U2X0)){	// Single speed
    1326:	80 91 c0 00 	lds	r24, 0x00C0
    132a:	86 95       	lsr	r24
    132c:	81 70       	andi	r24, 0x01	; 1
			modeAux = USART_MODE_SYNCHRONOUS_SPI;
			break;
		}
	}

	if(baudRate != USART_BAUD_NO_CHANGE){
    132e:	9f ef       	ldi	r25, 0xFF	; 255
    1330:	89 16       	cp	r8, r25
    1332:	99 06       	cpc	r9, r25
    1334:	a9 06       	cpc	r10, r25
    1336:	b9 06       	cpc	r11, r25
    1338:	09 f4       	brne	.+2      	; 0x133c <usartConfig+0x72>
    133a:	41 c0       	rjmp	.+130    	; 0x13be <usartConfig+0xf4>
		switch(modeAux){
    133c:	81 30       	cpi	r24, 0x01	; 1
    133e:	49 f0       	breq	.+18     	; 0x1352 <usartConfig+0x88>
    1340:	18 f0       	brcs	.+6      	; 0x1348 <usartConfig+0x7e>
    1342:	84 30       	cpi	r24, 0x04	; 4
    1344:	89 f0       	breq	.+34     	; 0x1368 <usartConfig+0x9e>
    1346:	22 c0       	rjmp	.+68     	; 0x138c <usartConfig+0xc2>
		case USART_MODE_ASYNCHRONOUS:
			aux64 = (F_CPU / 16 / baudRate) - 1;
    1348:	60 e4       	ldi	r22, 0x40	; 64
    134a:	72 e4       	ldi	r23, 0x42	; 66
    134c:	8f e0       	ldi	r24, 0x0F	; 15
    134e:	90 e0       	ldi	r25, 0x00	; 0
    1350:	0f c0       	rjmp	.+30     	; 0x1370 <usartConfig+0xa6>
			break;
		case USART_MODE_ASYNCHRONOUS_DOUBLE_SPEED:
			aux64 = (F_CPU / 8 / baudRate) - 1;
    1352:	60 e8       	ldi	r22, 0x80	; 128
    1354:	74 e8       	ldi	r23, 0x84	; 132
    1356:	8e e1       	ldi	r24, 0x1E	; 30
    1358:	90 e0       	ldi	r25, 0x00	; 0
    135a:	0a c0       	rjmp	.+20     	; 0x1370 <usartConfig+0xa6>
			modeAux = USART_MODE_SYNCHRONOUS_SPI;
			break;
		}
	}

	if(baudRate != USART_BAUD_NO_CHANGE){
    135c:	8f ef       	ldi	r24, 0xFF	; 255
    135e:	88 16       	cp	r8, r24
    1360:	98 06       	cpc	r9, r24
    1362:	a8 06       	cpc	r10, r24
    1364:	b8 06       	cpc	r11, r24
    1366:	59 f1       	breq	.+86     	; 0x13be <usartConfig+0xf4>
			break;
		case USART_MODE_ASYNCHRONOUS_DOUBLE_SPEED:
			aux64 = (F_CPU / 8 / baudRate) - 1;
			break;
		case USART_MODE_SYNCHRONOUS_SPI:
			aux64 = (F_CPU / 2 / baudRate) - 1;
    1368:	60 e0       	ldi	r22, 0x00	; 0
    136a:	72 e1       	ldi	r23, 0x12	; 18
    136c:	8a e7       	ldi	r24, 0x7A	; 122
    136e:	90 e0       	ldi	r25, 0x00	; 0
    1370:	a5 01       	movw	r20, r10
    1372:	94 01       	movw	r18, r8
    1374:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <__udivmodsi4>
    1378:	21 50       	subi	r18, 0x01	; 1
    137a:	31 09       	sbc	r19, r1
    137c:	41 09       	sbc	r20, r1
    137e:	51 09       	sbc	r21, r1
    1380:	49 01       	movw	r8, r18
    1382:	5a 01       	movw	r10, r20
    1384:	c1 2c       	mov	r12, r1
    1386:	d1 2c       	mov	r13, r1
    1388:	76 01       	movw	r14, r12
			break;
    138a:	08 c0       	rjmp	.+16     	; 0x139c <usartConfig+0xd2>
	uint8 reg1 = UCSR0A;
	uint8 reg2 = UCSR0B;
	uint8 reg3 = UCSR0C;
	uint8 modeAux = 0;
	uint8 aux8 = 0;
	uint64 aux64 = 0;
    138c:	81 2c       	mov	r8, r1
    138e:	91 2c       	mov	r9, r1
    1390:	a1 2c       	mov	r10, r1
    1392:	b1 2c       	mov	r11, r1
    1394:	c1 2c       	mov	r12, r1
    1396:	d1 2c       	mov	r13, r1
    1398:	e1 2c       	mov	r14, r1
    139a:	f1 2c       	mov	r15, r1
			aux64 = (F_CPU / 2 / baudRate) - 1;
			break;
		}
//		if((aux64 > (1.05 * baudRate)) || (aux64 < (0.95 * baudRate)))
//			return RESULT_USART_BAUD_RATE_UNSUPORTED;
		UBRR0H = 0x0F & (aux64 >> 8);
    139c:	94 01       	movw	r18, r8
    139e:	a5 01       	movw	r20, r10
    13a0:	b6 01       	movw	r22, r12
    13a2:	c7 01       	movw	r24, r14
    13a4:	08 e0       	ldi	r16, 0x08	; 8
    13a6:	0e 94 6b 0d 	call	0x1ad6	; 0x1ad6 <__lshrdi3>
    13aa:	2f 70       	andi	r18, 0x0F	; 15
    13ac:	20 93 c5 00 	sts	0x00C5, r18
		UBRR0L = (0xFF & aux64);
    13b0:	80 92 c4 00 	sts	0x00C4, r8
    13b4:	04 c0       	rjmp	.+8      	; 0x13be <usartConfig+0xf4>
	// USART stop bits
	if(stopBits != USART_STOP_BIT_NO_CHANGE){
		switch(stopBits){
			case USART_STOP_BIT_SINGLE:	clrBit(reg3, USBS0);				break;
			case USART_STOP_BIT_DOUBLE:	setBit(reg3, USBS0);				break;
			default:					return RESULT_UNSUPPORTED_VALUE;	break;
    13b6:	87 e0       	ldi	r24, 0x07	; 7
    13b8:	03 c0       	rjmp	.+6      	; 0x13c0 <usartConfig+0xf6>
		case USART_DATA_BITS_9:
			setBit(reg2, UCSZ02);
			reg3 |= (0x03 << UCSZ00);
			break;
		default:
			return RESULT_USART_PARITY_UNSUPORTED;
    13ba:	85 e0       	ldi	r24, 0x05	; 5
    13bc:	01 c0       	rjmp	.+2      	; 0x13c0 <usartConfig+0xf6>
//			return RESULT_USART_BAUD_RATE_UNSUPORTED;
		UBRR0H = 0x0F & (aux64 >> 8);
		UBRR0L = (0xFF & aux64);
	}

	return RESULT_OK;
    13be:	80 e0       	ldi	r24, 0x00	; 0
}
    13c0:	0f 91       	pop	r16
    13c2:	ff 90       	pop	r15
    13c4:	ef 90       	pop	r14
    13c6:	df 90       	pop	r13
    13c8:	cf 90       	pop	r12
    13ca:	bf 90       	pop	r11
    13cc:	af 90       	pop	r10
    13ce:	9f 90       	pop	r9
    13d0:	8f 90       	pop	r8
    13d2:	08 95       	ret

000013d4 <usartEnableReceiver>:
 * Enables USART reception module
 * -------------------------------------------------------------------------- */

resultValue_t usartEnableReceiver(void)
{
	setBit(UCSR0B, RXEN0);
    13d4:	e1 ec       	ldi	r30, 0xC1	; 193
    13d6:	f0 e0       	ldi	r31, 0x00	; 0
    13d8:	80 81       	ld	r24, Z
    13da:	80 61       	ori	r24, 0x10	; 16
    13dc:	80 83       	st	Z, r24
	return RESULT_OK;
}
    13de:	80 e0       	ldi	r24, 0x00	; 0
    13e0:	08 95       	ret

000013e2 <usartDisableReceiver>:
 * Disables USART reception module
 * -------------------------------------------------------------------------- */

resultValue_t usartDisableReceiver(void)
{
	clrBit(UCSR0B, RXEN0);
    13e2:	e1 ec       	ldi	r30, 0xC1	; 193
    13e4:	f0 e0       	ldi	r31, 0x00	; 0
    13e6:	80 81       	ld	r24, Z
    13e8:	8f 7e       	andi	r24, 0xEF	; 239
    13ea:	80 83       	st	Z, r24
	return RESULT_OK;
}
    13ec:	80 e0       	ldi	r24, 0x00	; 0
    13ee:	08 95       	ret

000013f0 <usartEnableTransmitter>:
 * Enables USART transmission module
 * -------------------------------------------------------------------------- */

resultValue_t usartEnableTransmitter(void)
{
	setBit(UCSR0B, TXEN0);
    13f0:	e1 ec       	ldi	r30, 0xC1	; 193
    13f2:	f0 e0       	ldi	r31, 0x00	; 0
    13f4:	80 81       	ld	r24, Z
    13f6:	88 60       	ori	r24, 0x08	; 8
    13f8:	80 83       	st	Z, r24
	return RESULT_OK;
}
    13fa:	80 e0       	ldi	r24, 0x00	; 0
    13fc:	08 95       	ret

000013fe <usartDisableTransmitter>:
 * Disables USART transmission module
 * -------------------------------------------------------------------------- */

resultValue_t usartDisableTransmitter(void)
{
	clrBit(UCSR0B, TXEN0);
    13fe:	e1 ec       	ldi	r30, 0xC1	; 193
    1400:	f0 e0       	ldi	r31, 0x00	; 0
    1402:	80 81       	ld	r24, Z
    1404:	87 7f       	andi	r24, 0xF7	; 247
    1406:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1408:	80 e0       	ldi	r24, 0x00	; 0
    140a:	08 95       	ret

0000140c <usartActivateReceptionCompleteInterrupt>:
 * Activates USART reception complete interrupt
 * -------------------------------------------------------------------------- */

resultValue_t usartActivateReceptionCompleteInterrupt(void)
{
	setBit(UCSR0B, RXCIE0);
    140c:	e1 ec       	ldi	r30, 0xC1	; 193
    140e:	f0 e0       	ldi	r31, 0x00	; 0
    1410:	80 81       	ld	r24, Z
    1412:	80 68       	ori	r24, 0x80	; 128
    1414:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1416:	80 e0       	ldi	r24, 0x00	; 0
    1418:	08 95       	ret

0000141a <usartDeactivateReceptionCompleteInterrupt>:
 * Deactivates USART reception complete interrupt
 * -------------------------------------------------------------------------- */

resultValue_t usartDeactivateReceptionCompleteInterrupt(void)
{
	clrBit(UCSR0B, RXCIE0);
    141a:	e1 ec       	ldi	r30, 0xC1	; 193
    141c:	f0 e0       	ldi	r31, 0x00	; 0
    141e:	80 81       	ld	r24, Z
    1420:	8f 77       	andi	r24, 0x7F	; 127
    1422:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1424:	80 e0       	ldi	r24, 0x00	; 0
    1426:	08 95       	ret

00001428 <usartActivateTransmissionCompleteInterrupt>:
 * Activates USART transmission complete interrupt
 * -------------------------------------------------------------------------- */

resultValue_t usartActivateTransmissionCompleteInterrupt(void)
{
	setBit(UCSR0B, TXCIE0);
    1428:	e1 ec       	ldi	r30, 0xC1	; 193
    142a:	f0 e0       	ldi	r31, 0x00	; 0
    142c:	80 81       	ld	r24, Z
    142e:	80 64       	ori	r24, 0x40	; 64
    1430:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1432:	80 e0       	ldi	r24, 0x00	; 0
    1434:	08 95       	ret

00001436 <usartDeactivateTransmissionCompleteInterrupt>:
 * Deactivates USART transmission complete interrupt
 * -------------------------------------------------------------------------- */

resultValue_t usartDeactivateTransmissionCompleteInterrupt(void)
{
	clrBit(UCSR0B, TXCIE0);
    1436:	e1 ec       	ldi	r30, 0xC1	; 193
    1438:	f0 e0       	ldi	r31, 0x00	; 0
    143a:	80 81       	ld	r24, Z
    143c:	8f 7b       	andi	r24, 0xBF	; 191
    143e:	80 83       	st	Z, r24
	return RESULT_OK;
}
    1440:	80 e0       	ldi	r24, 0x00	; 0
    1442:	08 95       	ret

00001444 <usartActivateBufferEmptyInterrupt>:
 * Activates USART buffer empty interrupt
 * -------------------------------------------------------------------------- */

resultValue_t usartActivateBufferEmptyInterrupt(void)
{
	setBit(UCSR0B, UDRIE0);
    1444:	e1 ec       	ldi	r30, 0xC1	; 193
    1446:	f0 e0       	ldi	r31, 0x00	; 0
    1448:	80 81       	ld	r24, Z
    144a:	80 62       	ori	r24, 0x20	; 32
    144c:	80 83       	st	Z, r24
	return RESULT_OK;
}
    144e:	80 e0       	ldi	r24, 0x00	; 0
    1450:	08 95       	ret

00001452 <usartDeactivateBufferEmptyInterrupt>:
 * Deactivates USART buffer empty interrupt
 * -------------------------------------------------------------------------- */

resultValue_t usartDeactivateBufferEmptyInterrupt(void)
{
	clrBit(UCSR0B, UDRIE0);
    1452:	e1 ec       	ldi	r30, 0xC1	; 193
    1454:	f0 e0       	ldi	r31, 0x00	; 0
    1456:	80 81       	ld	r24, Z
    1458:	8f 7d       	andi	r24, 0xDF	; 223
    145a:	80 83       	st	Z, r24
	return RESULT_OK;
}
    145c:	80 e0       	ldi	r24, 0x00	; 0
    145e:	08 95       	ret

00001460 <usartStdio>:
 * Changes the std handlers to usart module
 * -------------------------------------------------------------------------- */

resultValue_t usartStdio(void)
{
	stdin = stdout = stderr = &usartStream;
    1460:	88 e0       	ldi	r24, 0x08	; 8
    1462:	91 e0       	ldi	r25, 0x01	; 1
    1464:	90 93 79 01 	sts	0x0179, r25
    1468:	80 93 78 01 	sts	0x0178, r24
    146c:	90 93 77 01 	sts	0x0177, r25
    1470:	80 93 76 01 	sts	0x0176, r24
    1474:	90 93 75 01 	sts	0x0175, r25
    1478:	80 93 74 01 	sts	0x0174, r24
	return RESULT_OK;
}
    147c:	80 e0       	ldi	r24, 0x00	; 0
    147e:	08 95       	ret

00001480 <usartIsReceptionComplete>:
 * Checks if a reception has been completed
 * -------------------------------------------------------------------------- */

bool_t usartIsReceptionComplete(void)
{
	return isBitSet(UCSR0A, RXC0);
    1480:	80 91 c0 00 	lds	r24, 0x00C0
}
    1484:	88 1f       	adc	r24, r24
    1486:	88 27       	eor	r24, r24
    1488:	88 1f       	adc	r24, r24
    148a:	08 95       	ret

0000148c <usartIsTransmissionComplete>:
 * Checks if a transmission has been completed
 * -------------------------------------------------------------------------- */

bool_t usartIsTransmissionComplete(void)
{
	return isBitSet(UCSR0A, TXC0);
    148c:	80 91 c0 00 	lds	r24, 0x00C0
}
    1490:	86 fb       	bst	r24, 6
    1492:	88 27       	eor	r24, r24
    1494:	80 f9       	bld	r24, 0
    1496:	08 95       	ret

00001498 <usartIsBufferEmpty>:
 * Checks if the buffer is empty
 * -------------------------------------------------------------------------- */

bool_t usartIsBufferEmpty(void)
{
	return isBitSet(UCSR0A, UDRE0);
    1498:	80 91 c0 00 	lds	r24, 0x00C0
}
    149c:	85 fb       	bst	r24, 5
    149e:	88 27       	eor	r24, r24
    14a0:	80 f9       	bld	r24, 0
    14a2:	08 95       	ret

000014a4 <usartTransmitStd>:
 * Transmits data in 5, 6, 7 or 8 bits modes using the USART controller and
 * standard output heandler
 * -------------------------------------------------------------------------- */

resultValue_t usartTransmitStd(int8 data, FILE * stream)
{
    14a4:	cf 93       	push	r28
    14a6:	c8 2f       	mov	r28, r24
	while(!usartIsBufferEmpty())
    14a8:	0e 94 4c 0a 	call	0x1498	; 0x1498 <usartIsBufferEmpty>
    14ac:	88 23       	and	r24, r24
    14ae:	e1 f3       	breq	.-8      	; 0x14a8 <usartTransmitStd+0x4>
		;	// Waits until last transmission ends
	UDR0 = data;
    14b0:	c0 93 c6 00 	sts	0x00C6, r28
	return RESULT_OK;
}
    14b4:	80 e0       	ldi	r24, 0x00	; 0
    14b6:	cf 91       	pop	r28
    14b8:	08 95       	ret

000014ba <usartCheckError>:

usartError_t usartCheckError(void)
{
	usartError_t error = 0;

	if(isBitSet(UCSR0A, FE0))
    14ba:	80 91 c0 00 	lds	r24, 0x00C0
    14be:	84 fd       	sbrc	r24, 4
    14c0:	02 c0       	rjmp	.+4      	; 0x14c6 <usartCheckError+0xc>
 * Checks if an error occurred during transmission or reception
 * -------------------------------------------------------------------------- */

usartError_t usartCheckError(void)
{
	usartError_t error = 0;
    14c2:	80 e0       	ldi	r24, 0x00	; 0
    14c4:	01 c0       	rjmp	.+2      	; 0x14c8 <usartCheckError+0xe>

	if(isBitSet(UCSR0A, FE0))
		error |= USART_FRAME_ERROR;
    14c6:	82 e0       	ldi	r24, 0x02	; 2
	if(isBitSet(UCSR0A, DOR0))
    14c8:	90 91 c0 00 	lds	r25, 0x00C0
    14cc:	93 fd       	sbrc	r25, 3
		error |= USART_PARITY_ERROR;
    14ce:	84 60       	ori	r24, 0x04	; 4
	if(isBitSet(UCSR0A, UPE0))
    14d0:	90 91 c0 00 	lds	r25, 0x00C0
    14d4:	92 ff       	sbrs	r25, 2
    14d6:	02 c0       	rjmp	.+4      	; 0x14dc <usartCheckError+0x22>
		error |= USART_BUFFER_OVERFLOW_ERROR;
    14d8:	88 60       	ori	r24, 0x08	; 8
    14da:	08 95       	ret

	if(error == 0)
    14dc:	81 11       	cpse	r24, r1
    14de:	01 c0       	rjmp	.+2      	; 0x14e2 <usartCheckError+0x28>
		return USART_OK;
    14e0:	81 e0       	ldi	r24, 0x01	; 1
	return error;
}
    14e2:	08 95       	ret

000014e4 <usartTransmit>:
/* -----------------------------------------------------------------------------
 * Transmits data in 5, 6, 7 or 8 bits modes using the USART controller
 * -------------------------------------------------------------------------- */

resultValue_t usartTransmit(int8 data)
{
    14e4:	cf 93       	push	r28
    14e6:	c8 2f       	mov	r28, r24
	while(!usartIsBufferEmpty())
    14e8:	0e 94 4c 0a 	call	0x1498	; 0x1498 <usartIsBufferEmpty>
    14ec:	88 23       	and	r24, r24
    14ee:	e1 f3       	breq	.-8      	; 0x14e8 <usartTransmit+0x4>
		;	// Waits until last transmission ends
	UDR0 = data;
    14f0:	c0 93 c6 00 	sts	0x00C6, r28
	return RESULT_OK;
}
    14f4:	80 e0       	ldi	r24, 0x00	; 0
    14f6:	cf 91       	pop	r28
    14f8:	08 95       	ret

000014fa <usartTransmit9bits>:
/* -----------------------------------------------------------------------------
 * Transmits data in 9 bits mode using the USART controller
 * -------------------------------------------------------------------------- */

resultValue_t usartTransmit9bits(uint16 data)
{
    14fa:	cf 93       	push	r28
    14fc:	df 93       	push	r29
    14fe:	ec 01       	movw	r28, r24
	uint8 aux;

	while(!usartIsBufferEmpty())
    1500:	0e 94 4c 0a 	call	0x1498	; 0x1498 <usartIsBufferEmpty>
    1504:	88 23       	and	r24, r24
    1506:	e1 f3       	breq	.-8      	; 0x1500 <usartTransmit9bits+0x6>
		;	// Waits until last transmission ends
	aux = ((data & 0x100) >> 8);
    1508:	ce 01       	movw	r24, r28
    150a:	88 27       	eor	r24, r24
    150c:	91 70       	andi	r25, 0x01	; 1
	if(aux)
		setBit(UCSR0B, TXB80);
    150e:	80 91 c1 00 	lds	r24, 0x00C1
	uint8 aux;

	while(!usartIsBufferEmpty())
		;	// Waits until last transmission ends
	aux = ((data & 0x100) >> 8);
	if(aux)
    1512:	99 23       	and	r25, r25
    1514:	11 f0       	breq	.+4      	; 0x151a <usartTransmit9bits+0x20>
		setBit(UCSR0B, TXB80);
    1516:	81 60       	ori	r24, 0x01	; 1
    1518:	01 c0       	rjmp	.+2      	; 0x151c <usartTransmit9bits+0x22>
	else
		clrBit(UCSR0B, TXB80);
    151a:	8e 7f       	andi	r24, 0xFE	; 254
    151c:	80 93 c1 00 	sts	0x00C1, r24
	UDR0 = (uint8)data;
    1520:	c0 93 c6 00 	sts	0x00C6, r28
	return RESULT_OK;
}
    1524:	80 e0       	ldi	r24, 0x00	; 0
    1526:	df 91       	pop	r29
    1528:	cf 91       	pop	r28
    152a:	08 95       	ret

0000152c <usartReceive>:
 * Checks if a reception has been completed
 * -------------------------------------------------------------------------- */

bool_t usartIsReceptionComplete(void)
{
	return isBitSet(UCSR0A, RXC0);
    152c:	80 91 c0 00 	lds	r24, 0x00C0

uint8 usartReceive(void)
{
	uint8 status;

	while(!usartIsReceptionComplete())
    1530:	87 ff       	sbrs	r24, 7
    1532:	fc cf       	rjmp	.-8      	; 0x152c <usartReceive>
		;	// Waits until last reception ends
	status = UCSR0A;
    1534:	80 91 c0 00 	lds	r24, 0x00C0
	return UDR0;
    1538:	80 91 c6 00 	lds	r24, 0x00C6
}
    153c:	08 95       	ret

0000153e <usartReceive9bits>:
 * Checks if a reception has been completed
 * -------------------------------------------------------------------------- */

bool_t usartIsReceptionComplete(void)
{
	return isBitSet(UCSR0A, RXC0);
    153e:	80 91 c0 00 	lds	r24, 0x00C0
	uint8 status;
	uint8 byteh;
	uint8 bytel;
	uint16 byte;

	while(!usartIsReceptionComplete())
    1542:	87 ff       	sbrs	r24, 7
    1544:	fc cf       	rjmp	.-8      	; 0x153e <usartReceive9bits>
		;	// Waits until last reception ends
	status = UCSR0A;
    1546:	80 91 c0 00 	lds	r24, 0x00C0
	byteh = UCSR0B;
    154a:	80 91 c1 00 	lds	r24, 0x00C1
	bytel = UDR0;
    154e:	20 91 c6 00 	lds	r18, 0x00C6

	byte = (uint16)(byteh & 0x02) << 7;
    1552:	82 70       	andi	r24, 0x02	; 2
    1554:	90 e0       	ldi	r25, 0x00	; 0
    1556:	96 95       	lsr	r25
    1558:	98 2f       	mov	r25, r24
    155a:	88 27       	eor	r24, r24
    155c:	97 95       	ror	r25
    155e:	87 95       	ror	r24
	byte |= bytel;
	return  byte;
}
    1560:	82 2b       	or	r24, r18
    1562:	08 95       	ret

00001564 <usartClearReceptionBuffer>:
 * Checks if a reception has been completed
 * -------------------------------------------------------------------------- */

bool_t usartIsReceptionComplete(void)
{
	return isBitSet(UCSR0A, RXC0);
    1564:	80 91 c0 00 	lds	r24, 0x00C0
 * -------------------------------------------------------------------------- */

void usartClearReceptionBuffer(void)
{
	uint8 aux;
	while(usartIsReceptionComplete())
    1568:	87 ff       	sbrs	r24, 7
    156a:	03 c0       	rjmp	.+6      	; 0x1572 <usartClearReceptionBuffer+0xe>
		aux = UDR0;
    156c:	80 91 c6 00 	lds	r24, 0x00C6
    1570:	f9 cf       	rjmp	.-14     	; 0x1564 <usartClearReceptionBuffer>
	return;
}
    1572:	08 95       	ret

00001574 <usartAddDataToReceiverBuffer>:
/* -----------------------------------------------------------------------------
 * Adds data to the reception buffer. The function has NO CONTROL of lost data.
 * -------------------------------------------------------------------------- */

void usartAddDataToReceiverBuffer(uint8 data)
{
    1574:	ff 92       	push	r15
    1576:	0f 93       	push	r16
    1578:	1f 93       	push	r17
    157a:	cf 93       	push	r28
    157c:	df 93       	push	r29
    157e:	f8 2e       	mov	r15, r24
	if(((usartReceiverBufferNextWrite + 1) % USART_RECEIVER_BUFFER_SIZE) != usartReceiverBufferNextRead){
    1580:	c0 91 71 01 	lds	r28, 0x0171
    1584:	d0 e0       	ldi	r29, 0x00	; 0
    1586:	be 01       	movw	r22, r28
    1588:	6f 5f       	subi	r22, 0xFF	; 255
    158a:	7f 4f       	sbci	r23, 0xFF	; 255
    158c:	88 27       	eor	r24, r24
    158e:	77 fd       	sbrc	r23, 7
    1590:	80 95       	com	r24
    1592:	98 2f       	mov	r25, r24
    1594:	22 e3       	ldi	r18, 0x32	; 50
    1596:	30 e0       	ldi	r19, 0x00	; 0
    1598:	40 e0       	ldi	r20, 0x00	; 0
    159a:	50 e0       	ldi	r21, 0x00	; 0
    159c:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <__udivmodsi4>
    15a0:	00 91 73 01 	lds	r16, 0x0173
    15a4:	10 e0       	ldi	r17, 0x00	; 0
    15a6:	20 e0       	ldi	r18, 0x00	; 0
    15a8:	30 e0       	ldi	r19, 0x00	; 0
    15aa:	60 17       	cp	r22, r16
    15ac:	71 07       	cpc	r23, r17
    15ae:	82 07       	cpc	r24, r18
    15b0:	93 07       	cpc	r25, r19
    15b2:	51 f0       	breq	.+20     	; 0x15c8 <usartAddDataToReceiverBuffer+0x54>
		usartReceiverBuffer[usartReceiverBufferNextWrite] = data;
    15b4:	c1 5c       	subi	r28, 0xC1	; 193
    15b6:	de 4f       	sbci	r29, 0xFE	; 254
    15b8:	f8 82       	st	Y, r15
		usartReceiverBufferNextWrite = (usartReceiverBufferNextWrite + 1) % USART_RECEIVER_BUFFER_SIZE;
    15ba:	60 93 71 01 	sts	0x0171, r22
		usartReceiverBufferLength++;
    15be:	80 91 72 01 	lds	r24, 0x0172
    15c2:	8f 5f       	subi	r24, 0xFF	; 255
    15c4:	80 93 72 01 	sts	0x0172, r24
	}
	return;
}
    15c8:	df 91       	pop	r29
    15ca:	cf 91       	pop	r28
    15cc:	1f 91       	pop	r17
    15ce:	0f 91       	pop	r16
    15d0:	ff 90       	pop	r15
    15d2:	08 95       	ret

000015d4 <usartGetDataFromReceiverBuffer>:
 * usartIsReceiverBufferEmpty() function must be called to check if there is new
 * data in the buffer.
 * -------------------------------------------------------------------------- */

uint8 usartGetDataFromReceiverBuffer(void)
{
    15d4:	cf 93       	push	r28
    15d6:	df 93       	push	r29
	uint8 data = usartReceiverBuffer[usartReceiverBufferNextRead];
    15d8:	60 91 73 01 	lds	r22, 0x0173
    15dc:	70 e0       	ldi	r23, 0x00	; 0
    15de:	fb 01       	movw	r30, r22
    15e0:	e1 5c       	subi	r30, 0xC1	; 193
    15e2:	fe 4f       	sbci	r31, 0xFE	; 254
    15e4:	d0 81       	ld	r29, Z
	if(usartReceiverBufferLength > 0){
    15e6:	c0 91 72 01 	lds	r28, 0x0172
    15ea:	cc 23       	and	r28, r28
    15ec:	89 f0       	breq	.+34     	; 0x1610 <usartGetDataFromReceiverBuffer+0x3c>
		usartReceiverBufferNextRead = (usartReceiverBufferNextRead + 1) % USART_RECEIVER_BUFFER_SIZE;
    15ee:	6f 5f       	subi	r22, 0xFF	; 255
    15f0:	7f 4f       	sbci	r23, 0xFF	; 255
    15f2:	88 27       	eor	r24, r24
    15f4:	77 fd       	sbrc	r23, 7
    15f6:	80 95       	com	r24
    15f8:	98 2f       	mov	r25, r24
    15fa:	22 e3       	ldi	r18, 0x32	; 50
    15fc:	30 e0       	ldi	r19, 0x00	; 0
    15fe:	40 e0       	ldi	r20, 0x00	; 0
    1600:	50 e0       	ldi	r21, 0x00	; 0
    1602:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <__udivmodsi4>
    1606:	60 93 73 01 	sts	0x0173, r22
		usartReceiverBufferLength--;
    160a:	c1 50       	subi	r28, 0x01	; 1
    160c:	c0 93 72 01 	sts	0x0172, r28
	}
	return data;
}
    1610:	8d 2f       	mov	r24, r29
    1612:	df 91       	pop	r29
    1614:	cf 91       	pop	r28
    1616:	08 95       	ret

00001618 <usartIsReceiverBufferEmpty>:
 * reading the buffer.
 * -------------------------------------------------------------------------- */

uint8 usartIsReceiverBufferEmpty(void)
{
	if(usartReceiverBufferLength == 0)
    1618:	81 e0       	ldi	r24, 0x01	; 1
    161a:	90 91 72 01 	lds	r25, 0x0172
    161e:	91 11       	cpse	r25, r1
    1620:	80 e0       	ldi	r24, 0x00	; 0
		return TRUE;
	return FALSE;
}
    1622:	08 95       	ret

00001624 <usartGetCurrentBaudRate>:
//	case 2:
//		aux32 = F_CPU / 2 / (UBRR0 + 1);
//		break;
//	}
	return aux32;
 }
    1624:	60 e0       	ldi	r22, 0x00	; 0
    1626:	70 e0       	ldi	r23, 0x00	; 0
    1628:	cb 01       	movw	r24, r22
    162a:	08 95       	ret

0000162c <spiInit>:
/* -----------------------------------------------------------------------------
 * Configures the SPI controller
 * -------------------------------------------------------------------------- */

void spiInit(void)
{
    162c:	08 95       	ret

0000162e <spiMasterTransmit>:
 * Transmit data at the SPI bus in master mode
 * -------------------------------------------------------------------------- */

uint8 spiMasterTransmit(uint8 data)
{
	SPDR = data;
    162e:	8e bd       	out	0x2e, r24	; 46
	waitUntilBitIsClear(SPSR, SPIF);
    1630:	0d b4       	in	r0, 0x2d	; 45
    1632:	07 fc       	sbrc	r0, 7
    1634:	fd cf       	rjmp	.-6      	; 0x1630 <spiMasterTransmit+0x2>
	return SPDR;
    1636:	8e b5       	in	r24, 0x2e	; 46
}
    1638:	08 95       	ret

0000163a <spiSlaveTransmit>:
 * Receives data from the SPI bus
 * -------------------------------------------------------------------------- */

uint8 spiSlaveTransmit(void)
{
	waitUntilBitIsClear(SPSR, SPIF);
    163a:	0d b4       	in	r0, 0x2d	; 45
    163c:	07 fc       	sbrc	r0, 7
    163e:	fd cf       	rjmp	.-6      	; 0x163a <spiSlaveTransmit>
	return SPDR;
    1640:	8e b5       	in	r24, 0x2e	; 46
}
    1642:	08 95       	ret

00001644 <main>:
	+ (str[2]-48)*10 + str[3]-48);
	return value;
}

int main(void)
{
    1644:	cf 93       	push	r28
    1646:	df 93       	push	r29
    1648:	cd b7       	in	r28, 0x3d	; 61
    164a:	de b7       	in	r29, 0x3e	; 62
    164c:	ce 59       	subi	r28, 0x9E	; 158
    164e:	d1 09       	sbc	r29, r1
    1650:	0f b6       	in	r0, 0x3f	; 63
    1652:	f8 94       	cli
    1654:	de bf       	out	0x3e, r29	; 62
    1656:	0f be       	out	0x3f, r0	; 63
    1658:	cd bf       	out	0x3d, r28	; 61
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    165a:	2f ef       	ldi	r18, 0xFF	; 255
    165c:	33 ed       	ldi	r19, 0xD3	; 211
    165e:	80 e3       	ldi	r24, 0x30	; 48
    1660:	21 50       	subi	r18, 0x01	; 1
    1662:	30 40       	sbci	r19, 0x00	; 0
    1664:	80 40       	sbci	r24, 0x00	; 0
    1666:	e1 f7       	brne	.-8      	; 0x1660 <main+0x1c>
    1668:	00 c0       	rjmp	.+0      	; 0x166a <main+0x26>
    166a:	00 00       	nop
	_delay_ms(1000);
	flags.mode = SERIAL_MODE;
    166c:	80 91 37 01 	lds	r24, 0x0137
    1670:	83 7f       	andi	r24, 0xF3	; 243
    1672:	84 60       	ori	r24, 0x04	; 4
    1674:	80 93 37 01 	sts	0x0137, r24
	status.freq = 1000;
    1678:	88 ee       	ldi	r24, 0xE8	; 232
    167a:	93 e0       	ldi	r25, 0x03	; 3
    167c:	90 93 39 01 	sts	0x0139, r25
    1680:	80 93 38 01 	sts	0x0138, r24
	status.on = 0;			//indica que o sistema inicia sem acionar o motor
    1684:	10 92 3e 01 	sts	0x013E, r1
	status.dc = 0;
    1688:	10 92 3b 01 	sts	0x013B, r1

	// VARIAVEIS LOCAIS;
	char frameData[50];
	uint8 frameIndex = 0;
	char recebido[100] = "";
    168c:	19 82       	std	Y+1, r1	; 0x01
    168e:	1a 82       	std	Y+2, r1	; 0x02
    1690:	1b 82       	std	Y+3, r1	; 0x03
    1692:	1c 82       	std	Y+4, r1	; 0x04
    1694:	fe 01       	movw	r30, r28
    1696:	35 96       	adiw	r30, 0x05	; 5
    1698:	80 e6       	ldi	r24, 0x60	; 96
    169a:	df 01       	movw	r26, r30
    169c:	1d 92       	st	X+, r1
    169e:	8a 95       	dec	r24
    16a0:	e9 f7       	brne	.-6      	; 0x169c <main+0x58>
	char msgToSend[8] = "";
    16a2:	c9 56       	subi	r28, 0x69	; 105
    16a4:	df 4f       	sbci	r29, 0xFF	; 255
    16a6:	18 82       	st	Y, r1
    16a8:	19 82       	std	Y+1, r1	; 0x01
    16aa:	1a 82       	std	Y+2, r1	; 0x02
    16ac:	1b 82       	std	Y+3, r1	; 0x03
    16ae:	c7 59       	subi	r28, 0x97	; 151
    16b0:	d0 40       	sbci	r29, 0x00	; 0
    16b2:	c5 56       	subi	r28, 0x65	; 101
    16b4:	df 4f       	sbci	r29, 0xFF	; 255
    16b6:	18 82       	st	Y, r1
    16b8:	19 82       	std	Y+1, r1	; 0x01
    16ba:	1a 82       	std	Y+2, r1	; 0x02
    16bc:	1b 82       	std	Y+3, r1	; 0x03
    16be:	cb 59       	subi	r28, 0x9B	; 155
    16c0:	d0 40       	sbci	r29, 0x00	; 0
	uint8 pos =  0;
	
	// CONFIGURA ADC
	clrBit(DDRC,POT_BIT);		//SETA O PINO DO ADC COMO ENTRADA
    16c2:	39 98       	cbi	0x07, 1	; 7
	adcConfig(ADC_MODE_SINGLE_CONVERSION, ADC_REFRENCE_POWER_SUPPLY , ADC_PRESCALER_128);
    16c4:	47 e0       	ldi	r20, 0x07	; 7
    16c6:	61 e0       	ldi	r22, 0x01	; 1
    16c8:	80 e0       	ldi	r24, 0x00	; 0
    16ca:	0e 94 ca 08 	call	0x1194	; 0x1194 <adcConfig>
	adcSelectChannel(POT_CHANNEL);
    16ce:	81 e0       	ldi	r24, 0x01	; 1
    16d0:	0e 94 0b 09 	call	0x1216	; 0x1216 <adcSelectChannel>
	adcClearInterruptRequest();
    16d4:	0e 94 3d 09 	call	0x127a	; 0x127a <adcClearInterruptRequest>
	adcActivateInterrupt();
    16d8:	0e 94 44 09 	call	0x1288	; 0x1288 <adcActivateInterrupt>
	adcEnable();
    16dc:	0e 94 2f 09 	call	0x125e	; 0x125e <adcEnable>
	adcStartConversion();
    16e0:	0e 94 52 09 	call	0x12a4	; 0x12a4 <adcStartConversion>
	
	// CONFIGURA PWM
	timer1Config(TIMER_B_MODE_CTC, TIMER_A_PRESCALER_64);
    16e4:	63 e0       	ldi	r22, 0x03	; 3
    16e6:	84 e0       	ldi	r24, 0x04	; 4
    16e8:	0e 94 81 07 	call	0xf02	; 0xf02 <timer1Config>
	timer1ClearCompareBInterruptRequest();									
    16ec:	0e 94 ec 07 	call	0xfd8	; 0xfd8 <timer1ClearCompareBInterruptRequest>
	timer1ClearCompareAInterruptRequest();
    16f0:	0e 94 db 07 	call	0xfb6	; 0xfb6 <timer1ClearCompareAInterruptRequest>
	timer1ActivateCompareBInterrupt();									//ativa a interrupcao do compA
    16f4:	0e 94 de 07 	call	0xfbc	; 0xfbc <timer1ActivateCompareBInterrupt>
	timer1ActivateCompareAInterrupt();									//ativa a interrupcao do compB
    16f8:	0e 94 cd 07 	call	0xf9a	; 0xf9a <timer1ActivateCompareAInterrupt>
	timer1SetCompareAValue((F_CPU/64)/status.freq);							//valor do comparador A,  define a frequencia
    16fc:	20 91 38 01 	lds	r18, 0x0138
    1700:	30 91 39 01 	lds	r19, 0x0139
    1704:	40 e0       	ldi	r20, 0x00	; 0
    1706:	50 e0       	ldi	r21, 0x00	; 0
    1708:	60 e9       	ldi	r22, 0x90	; 144
    170a:	70 ed       	ldi	r23, 0xD0	; 208
    170c:	83 e0       	ldi	r24, 0x03	; 3
    170e:	90 e0       	ldi	r25, 0x00	; 0
    1710:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <__udivmodsi4>
    1714:	c9 01       	movw	r24, r18
    1716:	0e 94 1c 08 	call	0x1038	; 0x1038 <timer1SetCompareAValue>
	timer1SetCompareBValue((status.dc * (timer1GetCompareAValue()))/100);		//valor do comparador B,  define Duty Cicle
    171a:	00 91 3b 01 	lds	r16, 0x013B
    171e:	10 e0       	ldi	r17, 0x00	; 0
    1720:	0e 94 25 08 	call	0x104a	; 0x104a <timer1GetCompareAValue>
    1724:	9c 01       	movw	r18, r24
    1726:	20 9f       	mul	r18, r16
    1728:	c0 01       	movw	r24, r0
    172a:	21 9f       	mul	r18, r17
    172c:	90 0d       	add	r25, r0
    172e:	30 9f       	mul	r19, r16
    1730:	90 0d       	add	r25, r0
    1732:	11 24       	eor	r1, r1
    1734:	64 e6       	ldi	r22, 0x64	; 100
    1736:	70 e0       	ldi	r23, 0x00	; 0
    1738:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <__udivmodhi4>
    173c:	cb 01       	movw	r24, r22
    173e:	0e 94 2a 08 	call	0x1054	; 0x1054 <timer1SetCompareBValue>

	// CONFIGURA A INTERRUPÇÃO DE CONTROLE(60Hz)
	timer0Config(TIMER_A_MODE_NORMAL, TIMER_A_PRESCALER_1024);			
    1742:	65 e0       	ldi	r22, 0x05	; 5
    1744:	80 e0       	ldi	r24, 0x00	; 0
    1746:	0e 94 dc 06 	call	0xdb8	; 0xdb8 <timer0Config>
	timer0ClearOverflowInterruptRequest();								//limpa a interrupcao de OVF
    174a:	0e 94 4f 07 	call	0xe9e	; 0xe9e <timer0ClearOverflowInterruptRequest>
	timer0ActivateOverflowInterrupt();
    174e:	0e 94 43 07 	call	0xe86	; 0xe86 <timer0ActivateOverflowInterrupt>

	//se estiver no modo Serial configura a usart							
	if (flags.mode == SERIAL_MODE)
    1752:	80 91 37 01 	lds	r24, 0x0137
    1756:	8c 70       	andi	r24, 0x0C	; 12
    1758:	84 30       	cpi	r24, 0x04	; 4
    175a:	81 f4       	brne	.+32     	; 0x177c <main+0x138>
	{
		// CONFIGURA A USART
		usartConfig(USART_MODE_ASYNCHRONOUS,USART_BAUD_9600 ,USART_DATA_BITS_8,USART_PARITY_NONE,USART_STOP_BIT_SINGLE);
    175c:	e1 2c       	mov	r14, r1
    175e:	00 e0       	ldi	r16, 0x00	; 0
    1760:	23 e0       	ldi	r18, 0x03	; 3
    1762:	40 e8       	ldi	r20, 0x80	; 128
    1764:	55 e2       	ldi	r21, 0x25	; 37
    1766:	60 e0       	ldi	r22, 0x00	; 0
    1768:	70 e0       	ldi	r23, 0x00	; 0
    176a:	80 e0       	ldi	r24, 0x00	; 0
    176c:	0e 94 65 09 	call	0x12ca	; 0x12ca <usartConfig>
		usartEnableReceiver();
    1770:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <usartEnableReceiver>
		usartEnableTransmitter();
    1774:	0e 94 f8 09 	call	0x13f0	; 0x13f0 <usartEnableTransmitter>
		usartActivateReceptionCompleteInterrupt();
    1778:	0e 94 06 0a 	call	0x140c	; 0x140c <usartActivateReceptionCompleteInterrupt>
	}

	sei();
    177c:	78 94       	sei
	
	setBit(PWM_DDR,PWM_BIT);			//define o pino do pwm como saída
    177e:	21 9a       	sbi	0x04, 1	; 4

	setBit(ON_PORT,ON_BIT);				//habilita o pull-up da chave on
    1780:	5d 9a       	sbi	0x0b, 5	; 11
	setBit(DMS_PORT,DMS_BIT);			//habilita o pull-up da chave dms
    1782:	5c 9a       	sbi	0x0b, 4	; 11

	//configura o buzzer e da sinal de alerta de ligação
	setBit(BUZZER_DDR,BUZZER_BIT);			
    1784:	3c 9a       	sbi	0x07, 4	; 7
	setBit(BUZZER_PORT,BUZZER_BIT);
    1786:	44 9a       	sbi	0x08, 4	; 8
    1788:	3f ef       	ldi	r19, 0xFF	; 255
    178a:	83 ed       	ldi	r24, 0xD3	; 211
    178c:	90 e3       	ldi	r25, 0x30	; 48
    178e:	31 50       	subi	r19, 0x01	; 1
    1790:	80 40       	sbci	r24, 0x00	; 0
    1792:	90 40       	sbci	r25, 0x00	; 0
    1794:	e1 f7       	brne	.-8      	; 0x178e <main+0x14a>
    1796:	00 c0       	rjmp	.+0      	; 0x1798 <main+0x154>
    1798:	00 00       	nop
	_delay_ms(1000);
	clrBit(BUZZER_PORT,BUZZER_BIT);
    179a:	44 98       	cbi	0x08, 4	; 8
	status.on = 0;			//indica que o sistema inicia sem acionar o motor
	status.dc = 0;

	// VARIAVEIS LOCAIS;
	char frameData[50];
	uint8 frameIndex = 0;
    179c:	81 2c       	mov	r8, r1
	else
		if(freqReq > MAX_FREQ)
			status.freq = MAX_FREQ;
		else
			status.freq = freqReq;
	timer1SetCompareAValue((F_CPU/1024)/status.freq);
    179e:	09 e0       	ldi	r16, 0x09	; 9
    17a0:	1d e3       	ldi	r17, 0x3D	; 61
	timer1SetCompareBValue((status.dc * (timer1GetCompareAValue()))/100);//bota o dc
    17a2:	24 e6       	ldi	r18, 0x64	; 100
    17a4:	e2 2e       	mov	r14, r18
    17a6:	f1 2c       	mov	r15, r1
	setBit(PORTD,PD0);			
	*/

    while(1)
    {
    	if(flags.mode == SERIAL_MODE)
    17a8:	80 91 37 01 	lds	r24, 0x0137
    17ac:	8c 70       	andi	r24, 0x0C	; 12
    17ae:	84 30       	cpi	r24, 0x04	; 4
    17b0:	09 f0       	breq	.+2      	; 0x17b4 <main+0x170>
    17b2:	ff cf       	rjmp	.-2      	; 0x17b2 <main+0x16e>
{
	if(freqReq < MIN_FREQ)
		status.freq = MIN_FREQ;
	else
		if(freqReq > MAX_FREQ)
			status.freq = MAX_FREQ;
    17b4:	88 ee       	ldi	r24, 0xE8	; 232
    17b6:	c8 2e       	mov	r12, r24
    17b8:	83 e0       	ldi	r24, 0x03	; 3
    17ba:	d8 2e       	mov	r13, r24
}

inline void seta_freq(uint16 freqReq)		//função para definição da frequencia do PWM
{
	if(freqReq < MIN_FREQ)
		status.freq = MIN_FREQ;
    17bc:	94 ef       	ldi	r25, 0xF4	; 244
    17be:	a9 2e       	mov	r10, r25
    17c0:	bb 24       	eor	r11, r11
    17c2:	b3 94       	inc	r11

    while(1)
    {
    	if(flags.mode == SERIAL_MODE)
    	{
	    	while(!usartIsReceiverBufferEmpty())
    17c4:	0e 94 0c 0b 	call	0x1618	; 0x1618 <usartIsReceiverBufferEmpty>
    17c8:	81 11       	cpse	r24, r1
    17ca:	ee cf       	rjmp	.-36     	; 0x17a8 <main+0x164>
	    	{
				frameData[frameIndex++] = usartGetDataFromReceiverBuffer();
    17cc:	99 24       	eor	r9, r9
    17ce:	93 94       	inc	r9
    17d0:	98 0c       	add	r9, r8
    17d2:	0e 94 ea 0a 	call	0x15d4	; 0x15d4 <usartGetDataFromReceiverBuffer>
    17d6:	e5 e6       	ldi	r30, 0x65	; 101
    17d8:	f0 e0       	ldi	r31, 0x00	; 0
    17da:	ec 0f       	add	r30, r28
    17dc:	fd 1f       	adc	r31, r29
    17de:	e8 0d       	add	r30, r8
    17e0:	f1 1d       	adc	r31, r1
    17e2:	80 83       	st	Z, r24
				if ((frameData[frameIndex-1] == FINALDOPACOTE))
    17e4:	e5 e6       	ldi	r30, 0x65	; 101
    17e6:	f0 e0       	ldi	r31, 0x00	; 0
    17e8:	ec 0f       	add	r30, r28
    17ea:	fd 1f       	adc	r31, r29
    17ec:	e9 0d       	add	r30, r9
    17ee:	f1 1d       	adc	r31, r1
    17f0:	31 97       	sbiw	r30, 0x01	; 1
    17f2:	80 81       	ld	r24, Z
    17f4:	8a 32       	cpi	r24, 0x2A	; 42
    17f6:	11 f0       	breq	.+4      	; 0x17fc <main+0x1b8>
    {
    	if(flags.mode == SERIAL_MODE)
    	{
	    	while(!usartIsReceiverBufferEmpty())
	    	{
				frameData[frameIndex++] = usartGetDataFromReceiverBuffer();
    17f8:	89 2c       	mov	r8, r9
    17fa:	e4 cf       	rjmp	.-56     	; 0x17c4 <main+0x180>
				if ((frameData[frameIndex-1] == FINALDOPACOTE))
				{//se esta no final da palavra
					if(frameData[0] == INICIODOPACOTE )
    17fc:	a6 96       	adiw	r28, 0x26	; 38
    17fe:	8f ad       	ldd	r24, Y+63	; 0x3f
    1800:	a6 97       	sbiw	r28, 0x26	; 38
    1802:	80 34       	cpi	r24, 0x40	; 64
    1804:	09 f0       	breq	.+2      	; 0x1808 <main+0x1c4>
    1806:	25 c1       	rjmp	.+586    	; 0x1a52 <main+0x40e>
					{//verifica se o inicio da palavra esta correto
						strcpy(recebido,frameData);
    1808:	be 01       	movw	r22, r28
    180a:	6b 59       	subi	r22, 0x9B	; 155
    180c:	7f 4f       	sbci	r23, 0xFF	; 255
    180e:	ce 01       	movw	r24, r28
    1810:	01 96       	adiw	r24, 0x01	; 1
    1812:	0e 94 92 0d 	call	0x1b24	; 0x1b24 <strcpy>
						pos = (recebido[2]-48) + (recebido[1] - 48)*10;
    1816:	8b 81       	ldd	r24, Y+3	; 0x03
    1818:	80 53       	subi	r24, 0x30	; 48
    181a:	9a 81       	ldd	r25, Y+2	; 0x02
    181c:	99 0f       	add	r25, r25
    181e:	90 56       	subi	r25, 0x60	; 96
    1820:	29 2f       	mov	r18, r25
    1822:	22 0f       	add	r18, r18
    1824:	22 0f       	add	r18, r18
    1826:	29 0f       	add	r18, r25
    1828:	82 0f       	add	r24, r18
						if(frameIndex == GETWORDSIZE)
    182a:	a4 e0       	ldi	r26, 0x04	; 4
    182c:	9a 12       	cpse	r9, r26
    182e:	68 c0       	rjmp	.+208    	; 0x1900 <main+0x2bc>
						{
							memcpy( recebido,  (recebido+1), 2);
    1830:	2a 81       	ldd	r18, Y+2	; 0x02
    1832:	3b 81       	ldd	r19, Y+3	; 0x03
    1834:	3a 83       	std	Y+2, r19	; 0x02
    1836:	29 83       	std	Y+1, r18	; 0x01
							recebido[2] = '\0';//isola o id
    1838:	1b 82       	std	Y+3, r1	; 0x03
							switch (pos)
    183a:	90 e0       	ldi	r25, 0x00	; 0
    183c:	8e 30       	cpi	r24, 0x0E	; 14
    183e:	91 05       	cpc	r25, r1
    1840:	08 f0       	brcs	.+2      	; 0x1844 <main+0x200>
    1842:	44 c0       	rjmp	.+136    	; 0x18cc <main+0x288>
    1844:	fc 01       	movw	r30, r24
    1846:	ec 5c       	subi	r30, 0xCC	; 204
    1848:	ff 4f       	sbci	r31, 0xFF	; 255
    184a:	0c 94 63 0d 	jmp	0x1ac6	; 0x1ac6 <__tablejump2__>
							{
								case 0:
									strcpy(msgToSend,"OK");
    184e:	66 e1       	ldi	r22, 0x16	; 22
    1850:	71 e0       	ldi	r23, 0x01	; 1
    1852:	3e c0       	rjmp	.+124    	; 0x18d0 <main+0x28c>
									break;
								case 1:
									uint16ToString4(msgToSend,status.freq);
    1854:	60 91 38 01 	lds	r22, 0x0138
    1858:	70 91 39 01 	lds	r23, 0x0139
    185c:	ce 01       	movw	r24, r28
    185e:	89 56       	subi	r24, 0x69	; 105
    1860:	9f 4f       	sbci	r25, 0xFF	; 255
    1862:	0e 94 c8 00 	call	0x190	; 0x190 <uint16ToString4>
									break;
    1866:	39 c0       	rjmp	.+114    	; 0x18da <main+0x296>
								case 2:
									uint8ToString4(msgToSend,maxCurrent);
    1868:	60 91 06 01 	lds	r22, 0x0106
    186c:	28 c0       	rjmp	.+80     	; 0x18be <main+0x27a>
									break;
								case 3:
									uint8ToString4(msgToSend,maxDC);
    186e:	60 91 04 01 	lds	r22, 0x0104
    1872:	25 c0       	rjmp	.+74     	; 0x18be <main+0x27a>
									break;
								case 4:
									uint8ToString4(msgToSend,minDC);
    1874:	60 91 05 01 	lds	r22, 0x0105
    1878:	22 c0       	rjmp	.+68     	; 0x18be <main+0x27a>
									break;
								case 5:
									uint8ToString4(msgToSend,maxDV);
    187a:	60 91 03 01 	lds	r22, 0x0103
    187e:	1f c0       	rjmp	.+62     	; 0x18be <main+0x27a>
									break;
								case 6 :
									if(flags.on)
    1880:	80 91 37 01 	lds	r24, 0x0137
    1884:	84 ff       	sbrs	r24, 4
    1886:	07 c0       	rjmp	.+14     	; 0x1896 <main+0x252>
										strcpy(msgToSend, "0001");
    1888:	69 e1       	ldi	r22, 0x19	; 25
    188a:	71 e0       	ldi	r23, 0x01	; 1
    188c:	21 c0       	rjmp	.+66     	; 0x18d0 <main+0x28c>
									else
										strcpy(msgToSend, "0000");
									break;
								case 7:
									if(flags.dms)
    188e:	80 91 37 01 	lds	r24, 0x0137
    1892:	85 fd       	sbrc	r24, 5
    1894:	f9 cf       	rjmp	.-14     	; 0x1888 <main+0x244>
									break;
								case 6 :
									if(flags.on)
										strcpy(msgToSend, "0001");
									else
										strcpy(msgToSend, "0000");
    1896:	6e e1       	ldi	r22, 0x1E	; 30
    1898:	71 e0       	ldi	r23, 0x01	; 1
    189a:	1a c0       	rjmp	.+52     	; 0x18d0 <main+0x28c>
										strcpy(msgToSend, "0001");
									else
										strcpy(msgToSend, "0000");
									break;
								case 8:
									uint8ToString4(msgToSend,maxTemp);
    189c:	60 91 02 01 	lds	r22, 0x0102
    18a0:	0e c0       	rjmp	.+28     	; 0x18be <main+0x27a>
									break;
								case 9:
									uint8ToString4(msgToSend,minVotage);
    18a2:	60 91 00 01 	lds	r22, 0x0100
    18a6:	0b c0       	rjmp	.+22     	; 0x18be <main+0x27a>
									break;
								case 10:
									uint8ToString4(msgToSend,status.dc);
    18a8:	60 91 3b 01 	lds	r22, 0x013B
    18ac:	08 c0       	rjmp	.+16     	; 0x18be <main+0x27a>
									break;
								case 11:
									uint8ToString4(msgToSend,status.temperature);
    18ae:	60 91 3c 01 	lds	r22, 0x013C
    18b2:	05 c0       	rjmp	.+10     	; 0x18be <main+0x27a>
									break;
								case 12:
									uint8ToString4(msgToSend,status.current);
    18b4:	60 91 3a 01 	lds	r22, 0x013A
    18b8:	02 c0       	rjmp	.+4      	; 0x18be <main+0x27a>
									break;
								case 13:
									uint8ToString4(msgToSend,status.voltage);
    18ba:	60 91 3d 01 	lds	r22, 0x013D
    18be:	70 e0       	ldi	r23, 0x00	; 0
    18c0:	ce 01       	movw	r24, r28
    18c2:	89 56       	subi	r24, 0x69	; 105
    18c4:	9f 4f       	sbci	r25, 0xFF	; 255
    18c6:	0e 94 fc 00 	call	0x1f8	; 0x1f8 <uint8ToString4>
									break;
    18ca:	07 c0       	rjmp	.+14     	; 0x18da <main+0x296>
								default:
									strcpy(msgToSend,"ERRO");
    18cc:	63 e2       	ldi	r22, 0x23	; 35
    18ce:	71 e0       	ldi	r23, 0x01	; 1
    18d0:	ce 01       	movw	r24, r28
    18d2:	89 56       	subi	r24, 0x69	; 105
    18d4:	9f 4f       	sbci	r25, 0xFF	; 255
    18d6:	0e 94 92 0d 	call	0x1b24	; 0x1b24 <strcpy>
							}
							strcat(recebido,msgToSend);
    18da:	be 01       	movw	r22, r28
    18dc:	69 56       	subi	r22, 0x69	; 105
    18de:	7f 4f       	sbci	r23, 0xFF	; 255
    18e0:	ce 01       	movw	r24, r28
    18e2:	01 96       	adiw	r24, 0x01	; 1
    18e4:	0e 94 87 0d 	call	0x1b0e	; 0x1b0e <strcat>
							strcpy(msgToSend,recebido);
    18e8:	be 01       	movw	r22, r28
    18ea:	6f 5f       	subi	r22, 0xFF	; 255
    18ec:	7f 4f       	sbci	r23, 0xFF	; 255
    18ee:	ce 01       	movw	r24, r28
    18f0:	89 56       	subi	r24, 0x69	; 105
    18f2:	9f 4f       	sbci	r25, 0xFF	; 255
    18f4:	0e 94 92 0d 	call	0x1b24	; 0x1b24 <strcpy>

							stringTransmit(msgToSend);
    18f8:	ce 01       	movw	r24, r28
    18fa:	89 56       	subi	r24, 0x69	; 105
    18fc:	9f 4f       	sbci	r25, 0xFF	; 255
    18fe:	a2 c0       	rjmp	.+324    	; 0x1a44 <main+0x400>
						}
						else
						{
							if(frameIndex == SETWORDSIZE)
    1900:	b8 e0       	ldi	r27, 0x08	; 8
    1902:	9b 12       	cpse	r9, r27
    1904:	a2 c0       	rjmp	.+324    	; 0x1a4a <main+0x406>
							{
								memcpy((void *) recebido, (void *) (recebido+3), 4);//isola somente o valor, usando 4 caracteres
    1906:	4c 81       	ldd	r20, Y+4	; 0x04
    1908:	5d 81       	ldd	r21, Y+5	; 0x05
    190a:	6e 81       	ldd	r22, Y+6	; 0x06
    190c:	7f 81       	ldd	r23, Y+7	; 0x07
    190e:	49 83       	std	Y+1, r20	; 0x01
    1910:	5a 83       	std	Y+2, r21	; 0x02
    1912:	6b 83       	std	Y+3, r22	; 0x03
    1914:	7c 83       	std	Y+4, r23	; 0x04
								recebido[4] = '\0';
    1916:	1d 82       	std	Y+5, r1	; 0x05

								switch (pos){
    1918:	90 e0       	ldi	r25, 0x00	; 0
    191a:	fc 01       	movw	r30, r24
    191c:	31 97       	sbiw	r30, 0x01	; 1
    191e:	ea 30       	cpi	r30, 0x0A	; 10
    1920:	f1 05       	cpc	r31, r1
    1922:	08 f0       	brcs	.+2      	; 0x1926 <main+0x2e2>
    1924:	8d c0       	rjmp	.+282    	; 0x1a40 <main+0x3fc>
    1926:	ee 5b       	subi	r30, 0xBE	; 190
    1928:	ff 4f       	sbci	r31, 0xFF	; 255
    192a:	0c 94 63 0d 	jmp	0x1ac6	; 0x1ac6 <__tablejump2__>
									case 1:
										seta_freq(string4ToUint16(recebido));
    192e:	ce 01       	movw	r24, r28
    1930:	01 96       	adiw	r24, 0x01	; 1
    1932:	0e 94 27 01 	call	0x24e	; 0x24e <string4ToUint16>
	}
}

inline void seta_freq(uint16 freqReq)		//função para definição da frequencia do PWM
{
	if(freqReq < MIN_FREQ)
    1936:	84 3f       	cpi	r24, 0xF4	; 244
    1938:	21 e0       	ldi	r18, 0x01	; 1
    193a:	92 07       	cpc	r25, r18
    193c:	28 f4       	brcc	.+10     	; 0x1948 <main+0x304>
		status.freq = MIN_FREQ;
    193e:	b0 92 39 01 	sts	0x0139, r11
    1942:	a0 92 38 01 	sts	0x0138, r10
    1946:	0d c0       	rjmp	.+26     	; 0x1962 <main+0x31e>
	else
		if(freqReq > MAX_FREQ)
    1948:	89 3e       	cpi	r24, 0xE9	; 233
    194a:	33 e0       	ldi	r19, 0x03	; 3
    194c:	93 07       	cpc	r25, r19
    194e:	28 f0       	brcs	.+10     	; 0x195a <main+0x316>
			status.freq = MAX_FREQ;
    1950:	d0 92 39 01 	sts	0x0139, r13
    1954:	c0 92 38 01 	sts	0x0138, r12
    1958:	04 c0       	rjmp	.+8      	; 0x1962 <main+0x31e>
		else
			status.freq = freqReq;
    195a:	90 93 39 01 	sts	0x0139, r25
    195e:	80 93 38 01 	sts	0x0138, r24
	timer1SetCompareAValue((F_CPU/1024)/status.freq);
    1962:	60 91 38 01 	lds	r22, 0x0138
    1966:	70 91 39 01 	lds	r23, 0x0139
    196a:	c8 01       	movw	r24, r16
    196c:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <__udivmodhi4>
    1970:	cb 01       	movw	r24, r22
    1972:	0e 94 1c 08 	call	0x1038	; 0x1038 <timer1SetCompareAValue>
	timer1SetCompareBValue((status.dc * (timer1GetCompareAValue()))/100);//bota o dc
    1976:	80 90 3b 01 	lds	r8, 0x013B
    197a:	91 2c       	mov	r9, r1
    197c:	0e 94 25 08 	call	0x104a	; 0x104a <timer1GetCompareAValue>
    1980:	dc 01       	movw	r26, r24
    1982:	a8 9d       	mul	r26, r8
    1984:	c0 01       	movw	r24, r0
    1986:	a9 9d       	mul	r26, r9
    1988:	90 0d       	add	r25, r0
    198a:	b8 9d       	mul	r27, r8
    198c:	90 0d       	add	r25, r0
    198e:	11 24       	eor	r1, r1
    1990:	b7 01       	movw	r22, r14
    1992:	0e 94 2d 0d 	call	0x1a5a	; 0x1a5a <__udivmodhi4>
    1996:	cb 01       	movw	r24, r22
    1998:	0e 94 2a 08 	call	0x1054	; 0x1054 <timer1SetCompareBValue>
    199c:	5c c0       	rjmp	.+184    	; 0x1a56 <main+0x412>
								switch (pos){
									case 1:
										seta_freq(string4ToUint16(recebido));
										break;
									case 2:
										maxCurrent = string4Touint8(recebido);
    199e:	ce 01       	movw	r24, r28
    19a0:	01 96       	adiw	r24, 0x01	; 1
    19a2:	0e 94 52 01 	call	0x2a4	; 0x2a4 <string4Touint8>
    19a6:	80 93 06 01 	sts	0x0106, r24
										break;
    19aa:	55 c0       	rjmp	.+170    	; 0x1a56 <main+0x412>
									case 3:
										maxDC = string4Touint8(recebido);
    19ac:	ce 01       	movw	r24, r28
    19ae:	01 96       	adiw	r24, 0x01	; 1
    19b0:	0e 94 52 01 	call	0x2a4	; 0x2a4 <string4Touint8>
    19b4:	80 93 04 01 	sts	0x0104, r24
										break;
    19b8:	4e c0       	rjmp	.+156    	; 0x1a56 <main+0x412>
									case 4:
										minDC = string4Touint8(recebido);
    19ba:	ce 01       	movw	r24, r28
    19bc:	01 96       	adiw	r24, 0x01	; 1
    19be:	0e 94 52 01 	call	0x2a4	; 0x2a4 <string4Touint8>
    19c2:	80 93 05 01 	sts	0x0105, r24
										seta_dc(dcReq);
    19c6:	80 91 34 01 	lds	r24, 0x0134
    19ca:	0e 94 83 00 	call	0x106	; 0x106 <seta_dc>
										break;
    19ce:	43 c0       	rjmp	.+134    	; 0x1a56 <main+0x412>
									case 5:
										maxDV = string4Touint8(recebido);
    19d0:	ce 01       	movw	r24, r28
    19d2:	01 96       	adiw	r24, 0x01	; 1
    19d4:	0e 94 52 01 	call	0x2a4	; 0x2a4 <string4Touint8>
    19d8:	80 93 03 01 	sts	0x0103, r24
										break;
    19dc:	3c c0       	rjmp	.+120    	; 0x1a56 <main+0x412>
									case 6 :
										if(recebido[3] == '1')
    19de:	8c 81       	ldd	r24, Y+4	; 0x04
    19e0:	81 33       	cpi	r24, 0x31	; 49
    19e2:	21 f4       	brne	.+8      	; 0x19ec <main+0x3a8>
											flags.on = 1;
    19e4:	80 91 37 01 	lds	r24, 0x0137
    19e8:	80 61       	ori	r24, 0x10	; 16
    19ea:	0c c0       	rjmp	.+24     	; 0x1a04 <main+0x3c0>
										if(recebido[3] == '0')
    19ec:	80 33       	cpi	r24, 0x30	; 48
    19ee:	99 f5       	brne	.+102    	; 0x1a56 <main+0x412>
											flags.on = 0;
    19f0:	80 91 37 01 	lds	r24, 0x0137
    19f4:	8f 7e       	andi	r24, 0xEF	; 239
    19f6:	06 c0       	rjmp	.+12     	; 0x1a04 <main+0x3c0>
										break;
									case 7:
										if(recebido[3] == '1')
    19f8:	8c 81       	ldd	r24, Y+4	; 0x04
    19fa:	81 33       	cpi	r24, 0x31	; 49
    19fc:	31 f4       	brne	.+12     	; 0x1a0a <main+0x3c6>
											flags.dms = 1;
    19fe:	80 91 37 01 	lds	r24, 0x0137
    1a02:	80 62       	ori	r24, 0x20	; 32
    1a04:	80 93 37 01 	sts	0x0137, r24
    1a08:	26 c0       	rjmp	.+76     	; 0x1a56 <main+0x412>
										if(recebido[3] == '0')
    1a0a:	80 33       	cpi	r24, 0x30	; 48
    1a0c:	21 f5       	brne	.+72     	; 0x1a56 <main+0x412>
											flags.dms = 0;
    1a0e:	80 91 37 01 	lds	r24, 0x0137
    1a12:	8f 7d       	andi	r24, 0xDF	; 223
    1a14:	f7 cf       	rjmp	.-18     	; 0x1a04 <main+0x3c0>
										break;
									case 8:
										maxTemp = string4Touint8(recebido);
    1a16:	ce 01       	movw	r24, r28
    1a18:	01 96       	adiw	r24, 0x01	; 1
    1a1a:	0e 94 52 01 	call	0x2a4	; 0x2a4 <string4Touint8>
    1a1e:	80 93 02 01 	sts	0x0102, r24
										break;
    1a22:	19 c0       	rjmp	.+50     	; 0x1a56 <main+0x412>
									case 9:
										minVotage = string4Touint8(recebido);
    1a24:	ce 01       	movw	r24, r28
    1a26:	01 96       	adiw	r24, 0x01	; 1
    1a28:	0e 94 52 01 	call	0x2a4	; 0x2a4 <string4Touint8>
    1a2c:	80 93 00 01 	sts	0x0100, r24
										break;
    1a30:	12 c0       	rjmp	.+36     	; 0x1a56 <main+0x412>
									case 10:
										//seta_dc(string4Touint8(recebido));
										dcReq = string4Touint8(recebido);
    1a32:	ce 01       	movw	r24, r28
    1a34:	01 96       	adiw	r24, 0x01	; 1
    1a36:	0e 94 52 01 	call	0x2a4	; 0x2a4 <string4Touint8>
    1a3a:	80 93 34 01 	sts	0x0134, r24
										break;
    1a3e:	0b c0       	rjmp	.+22     	; 0x1a56 <main+0x412>
									case 11:
									case 12:
									case 13:

									default:
										stringTransmit("ERRO");
    1a40:	83 e2       	ldi	r24, 0x23	; 35
    1a42:	91 e0       	ldi	r25, 0x01	; 1
    1a44:	0e 94 b0 00 	call	0x160	; 0x160 <stringTransmit>
    1a48:	06 c0       	rjmp	.+12     	; 0x1a56 <main+0x412>
								}
							}
							else
							{
								stringTransmit("wrong size");	
    1a4a:	88 e2       	ldi	r24, 0x28	; 40
    1a4c:	91 e0       	ldi	r25, 0x01	; 1
    1a4e:	0e 94 b0 00 	call	0x160	; 0x160 <stringTransmit>
							}
						}
					}
					else
					{//se o inicio da palavra nao esta correto
						esvaziaBuffer();
    1a52:	0e 94 a8 00 	call	0x150	; 0x150 <esvaziaBuffer>
    1a56:	81 2c       	mov	r8, r1
    1a58:	b5 ce       	rjmp	.-662    	; 0x17c4 <main+0x180>

00001a5a <__udivmodhi4>:
    1a5a:	aa 1b       	sub	r26, r26
    1a5c:	bb 1b       	sub	r27, r27
    1a5e:	51 e1       	ldi	r21, 0x11	; 17
    1a60:	07 c0       	rjmp	.+14     	; 0x1a70 <__udivmodhi4_ep>

00001a62 <__udivmodhi4_loop>:
    1a62:	aa 1f       	adc	r26, r26
    1a64:	bb 1f       	adc	r27, r27
    1a66:	a6 17       	cp	r26, r22
    1a68:	b7 07       	cpc	r27, r23
    1a6a:	10 f0       	brcs	.+4      	; 0x1a70 <__udivmodhi4_ep>
    1a6c:	a6 1b       	sub	r26, r22
    1a6e:	b7 0b       	sbc	r27, r23

00001a70 <__udivmodhi4_ep>:
    1a70:	88 1f       	adc	r24, r24
    1a72:	99 1f       	adc	r25, r25
    1a74:	5a 95       	dec	r21
    1a76:	a9 f7       	brne	.-22     	; 0x1a62 <__udivmodhi4_loop>
    1a78:	80 95       	com	r24
    1a7a:	90 95       	com	r25
    1a7c:	bc 01       	movw	r22, r24
    1a7e:	cd 01       	movw	r24, r26
    1a80:	08 95       	ret

00001a82 <__udivmodsi4>:
    1a82:	a1 e2       	ldi	r26, 0x21	; 33
    1a84:	1a 2e       	mov	r1, r26
    1a86:	aa 1b       	sub	r26, r26
    1a88:	bb 1b       	sub	r27, r27
    1a8a:	fd 01       	movw	r30, r26
    1a8c:	0d c0       	rjmp	.+26     	; 0x1aa8 <__udivmodsi4_ep>

00001a8e <__udivmodsi4_loop>:
    1a8e:	aa 1f       	adc	r26, r26
    1a90:	bb 1f       	adc	r27, r27
    1a92:	ee 1f       	adc	r30, r30
    1a94:	ff 1f       	adc	r31, r31
    1a96:	a2 17       	cp	r26, r18
    1a98:	b3 07       	cpc	r27, r19
    1a9a:	e4 07       	cpc	r30, r20
    1a9c:	f5 07       	cpc	r31, r21
    1a9e:	20 f0       	brcs	.+8      	; 0x1aa8 <__udivmodsi4_ep>
    1aa0:	a2 1b       	sub	r26, r18
    1aa2:	b3 0b       	sbc	r27, r19
    1aa4:	e4 0b       	sbc	r30, r20
    1aa6:	f5 0b       	sbc	r31, r21

00001aa8 <__udivmodsi4_ep>:
    1aa8:	66 1f       	adc	r22, r22
    1aaa:	77 1f       	adc	r23, r23
    1aac:	88 1f       	adc	r24, r24
    1aae:	99 1f       	adc	r25, r25
    1ab0:	1a 94       	dec	r1
    1ab2:	69 f7       	brne	.-38     	; 0x1a8e <__udivmodsi4_loop>
    1ab4:	60 95       	com	r22
    1ab6:	70 95       	com	r23
    1ab8:	80 95       	com	r24
    1aba:	90 95       	com	r25
    1abc:	9b 01       	movw	r18, r22
    1abe:	ac 01       	movw	r20, r24
    1ac0:	bd 01       	movw	r22, r26
    1ac2:	cf 01       	movw	r24, r30
    1ac4:	08 95       	ret

00001ac6 <__tablejump2__>:
    1ac6:	ee 0f       	add	r30, r30
    1ac8:	ff 1f       	adc	r31, r31

00001aca <__tablejump__>:
    1aca:	05 90       	lpm	r0, Z+
    1acc:	f4 91       	lpm	r31, Z
    1ace:	e0 2d       	mov	r30, r0
    1ad0:	09 94       	ijmp

00001ad2 <__ashrdi3>:
    1ad2:	97 fb       	bst	r25, 7
    1ad4:	10 f8       	bld	r1, 0

00001ad6 <__lshrdi3>:
    1ad6:	16 94       	lsr	r1
    1ad8:	00 08       	sbc	r0, r0
    1ada:	0f 93       	push	r16
    1adc:	08 30       	cpi	r16, 0x08	; 8
    1ade:	98 f0       	brcs	.+38     	; 0x1b06 <__lshrdi3+0x30>
    1ae0:	08 50       	subi	r16, 0x08	; 8
    1ae2:	23 2f       	mov	r18, r19
    1ae4:	34 2f       	mov	r19, r20
    1ae6:	45 2f       	mov	r20, r21
    1ae8:	56 2f       	mov	r21, r22
    1aea:	67 2f       	mov	r22, r23
    1aec:	78 2f       	mov	r23, r24
    1aee:	89 2f       	mov	r24, r25
    1af0:	90 2d       	mov	r25, r0
    1af2:	f4 cf       	rjmp	.-24     	; 0x1adc <__lshrdi3+0x6>
    1af4:	05 94       	asr	r0
    1af6:	97 95       	ror	r25
    1af8:	87 95       	ror	r24
    1afa:	77 95       	ror	r23
    1afc:	67 95       	ror	r22
    1afe:	57 95       	ror	r21
    1b00:	47 95       	ror	r20
    1b02:	37 95       	ror	r19
    1b04:	27 95       	ror	r18
    1b06:	0a 95       	dec	r16
    1b08:	aa f7       	brpl	.-22     	; 0x1af4 <__lshrdi3+0x1e>
    1b0a:	0f 91       	pop	r16
    1b0c:	08 95       	ret

00001b0e <strcat>:
    1b0e:	fb 01       	movw	r30, r22
    1b10:	dc 01       	movw	r26, r24
    1b12:	0d 90       	ld	r0, X+
    1b14:	00 20       	and	r0, r0
    1b16:	e9 f7       	brne	.-6      	; 0x1b12 <strcat+0x4>
    1b18:	11 97       	sbiw	r26, 0x01	; 1
    1b1a:	01 90       	ld	r0, Z+
    1b1c:	0d 92       	st	X+, r0
    1b1e:	00 20       	and	r0, r0
    1b20:	e1 f7       	brne	.-8      	; 0x1b1a <strcat+0xc>
    1b22:	08 95       	ret

00001b24 <strcpy>:
    1b24:	fb 01       	movw	r30, r22
    1b26:	dc 01       	movw	r26, r24
    1b28:	01 90       	ld	r0, Z+
    1b2a:	0d 92       	st	X+, r0
    1b2c:	00 20       	and	r0, r0
    1b2e:	e1 f7       	brne	.-8      	; 0x1b28 <strcpy+0x4>
    1b30:	08 95       	ret

00001b32 <_exit>:
    1b32:	f8 94       	cli

00001b34 <__stop_program>:
    1b34:	ff cf       	rjmp	.-2      	; 0x1b34 <__stop_program>
