# digitaldesign
The projects which are done for Digital Design Laboratory course.

We created SystemVerilog codes for the digital design and RTLs in each lab sessions, then we have created testbenches or used testbenches that were already done by our teacher, Mr. Cayci, for the test of digital design.Â 

You can reach .sv code folders and also RTL screenshots of every fully designed modules.
