// Seed: 1308685759
module module_0 (
    input tri0 sample,
    input uwire id_1,
    output tri1 module_0,
    input supply0 id_3,
    input uwire id_4,
    input wand id_5,
    output supply1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    output wor id_9
);
  wire [-1 : -1] id_11;
  logic id_12;
  ;
  logic id_13;
  ;
  logic id_14 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd21,
    parameter id_5 = 32'd62
) (
    input wand id_0,
    input supply0 id_1,
    output wor _id_2,
    input wire id_3,
    output supply1 id_4,
    input wand _id_5
    , id_9,
    input supply1 id_6,
    output supply0 id_7
);
  struct packed {
    id_10 id_11;
    id_12 id_13;
  } [id_2 : (  id_5  )] id_14;
  ;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_7,
      id_3,
      id_1,
      id_3,
      id_7,
      id_6,
      id_1,
      id_7
  );
  assign modCall_1.id_1 = 0;
  parameter id_15 = 1 == 1'b0 - -1;
  wire id_16;
endmodule
