# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do BB_SYSTEM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/rtl {C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/rtl/SC_RegSHIFTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:10 on Mar 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/rtl" C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/rtl/SC_RegSHIFTER.v 
# -- Compiling module SC_RegSHIFTER
# 
# Top level modules:
# 	SC_RegSHIFTER
# End time: 16:30:10 on Mar 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/rtl {C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/rtl/SC_RegGENERAL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:10 on Mar 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/rtl" C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/rtl/SC_RegGENERAL.v 
# -- Compiling module SC_RegGENERAL
# 
# Top level modules:
# 	SC_RegGENERAL
# End time: 16:30:10 on Mar 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/rtl {C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/rtl/SC_DEBOUNCE1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:10 on Mar 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/rtl" C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/rtl/SC_DEBOUNCE1.v 
# -- Compiling module SC_DEBOUNCE1
# 
# Top level modules:
# 	SC_DEBOUNCE1
# End time: 16:30:10 on Mar 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/rtl {C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/rtl/SC_STATEMACHINE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:10 on Mar 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/rtl" C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/rtl/SC_STATEMACHINE.v 
# -- Compiling module SC_STATEMACHINE
# 
# Top level modules:
# 	SC_STATEMACHINE
# End time: 16:30:10 on Mar 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1 {C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/BB_SYSTEM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:10 on Mar 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1" C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/BB_SYSTEM.v 
# -- Compiling module BB_SYSTEM
# 
# Top level modules:
# 	BB_SYSTEM
# End time: 16:30:10 on Mar 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/simulation/modelsim {C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/simulation/modelsim/TB_SYSTEM.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:10 on Mar 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/simulation/modelsim" C:/Users/juanc/Documents/6to_semestre/digitales/quartus_projects/PRJ0_RegGENERAL_1/PRJ0_RegGENERAL_1/simulation/modelsim/TB_SYSTEM.vt 
# -- Compiling module TB_SYSTEM
# 
# Top level modules:
# 	TB_SYSTEM
# End time: 16:30:10 on Mar 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  TB_SYSTEM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" TB_SYSTEM 
# Start time: 16:30:11 on Mar 13,2023
# Loading work.TB_SYSTEM
# Loading work.BB_SYSTEM
# Loading work.SC_DEBOUNCE1
# Loading work.SC_STATEMACHINE
# Loading work.SC_RegSHIFTER
# Loading work.SC_RegGENERAL
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: fsegura  Hostname: fsegura  ProcessID: 10400
#           Attempting to use alternate WLF file "./wlftqb17j0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqb17j0
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# 0 - Time: 90000000 TB_SYSTEM_clear_InLow:  1, TB_SYSTEM_load_InLow:  1, TB_SYSTEM_data_OutBUS: 178
# 1 - Time: 130000000 TB_SYSTEM_clear_InLow:  1, TB_SYSTEM_load_InLow:  1, TB_SYSTEM_data_OutBUS: 80
# 2 - Time: 170000000 TB_SYSTEM_clear_InLow:  1, TB_SYSTEM_load_InLow:  1, TB_SYSTEM_data_OutBUS: 198
# 3 - Time: 210000000 TB_SYSTEM_clear_InLow:  1, TB_SYSTEM_load_InLow:  1, TB_SYSTEM_data_OutBUS: 65
# 4 - Time: 250000000 TB_SYSTEM_clear_InLow:  1, TB_SYSTEM_load_InLow:  1, TB_SYSTEM_data_OutBUS: 173
# 5 - Time: 290000000 TB_SYSTEM_clear_InLow:  1, TB_SYSTEM_load_InLow:  1, TB_SYSTEM_data_OutBUS: 57
# 6 - Time: 330000000 TB_SYSTEM_clear_InLow:  1, TB_SYSTEM_load_InLow:  1, TB_SYSTEM_data_OutBUS:  8
# 7 - Time: 370000000 TB_SYSTEM_clear_InLow:  1, TB_SYSTEM_load_InLow:  1, TB_SYSTEM_data_OutBUS: 216
# 8 - Time: 410000000 TB_SYSTEM_clear_InLow:  1, TB_SYSTEM_load_InLow:  1, TB_SYSTEM_data_OutBUS: 243
# 9 - Time: 450000000 TB_SYSTEM_clear_InLow:  1, TB_SYSTEM_load_InLow:  1, TB_SYSTEM_data_OutBUS: 253
