TimeQuest Timing Analyzer report for ad9767_test
Fri Apr 28 19:20:41 2017
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 12. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV 0C Model Metastability Report
 31. Fast 1200mV 0C Model Setup Summary
 32. Fast 1200mV 0C Model Hold Summary
 33. Fast 1200mV 0C Model Recovery Summary
 34. Fast 1200mV 0C Model Removal Summary
 35. Fast 1200mV 0C Model Minimum Pulse Width Summary
 36. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 38. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Fast 1200mV 0C Model Metastability Report
 43. Multicorner Timing Analysis Summary
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths
 56. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; ad9767_test                                       ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE6F17C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clk }                                                  ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                   ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
; 275.18 MHz ; 238.04 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.282 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.466 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.731 ; 0.000         ;
; clk                                                  ; 9.858 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.282 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 2.100      ;
; 2.395 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.987      ;
; 2.686 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.696      ;
; 2.705 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.677      ;
; 2.711 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.671      ;
; 2.715 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.667      ;
; 2.720 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.662      ;
; 2.748 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.634      ;
; 2.754 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.628      ;
; 2.756 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.626      ;
; 2.770 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.612      ;
; 3.079 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.303      ;
; 3.092 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.290      ;
; 3.113 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.269      ;
; 3.113 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.269      ;
; 3.113 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.269      ;
; 3.130 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.252      ;
; 3.143 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.239      ;
; 3.150 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.232      ;
; 3.156 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.334      ; 1.226      ;
; 4.366 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.122     ; 3.428      ;
; 4.366 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.122     ; 3.428      ;
; 4.366 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.122     ; 3.428      ;
; 4.366 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.122     ; 3.428      ;
; 4.366 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.122     ; 3.428      ;
; 4.366 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.122     ; 3.428      ;
; 4.366 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.122     ; 3.428      ;
; 4.366 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.122     ; 3.428      ;
; 4.366 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.122     ; 3.428      ;
; 4.366 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.122     ; 3.428      ;
; 4.366 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.122     ; 3.428      ;
; 4.366 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.122     ; 3.428      ;
; 4.366 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.122     ; 3.428      ;
; 4.366 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.122     ; 3.428      ;
; 5.421 ; rom_addr[1]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.500      ;
; 5.439 ; rom_addr[1]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.482      ;
; 5.518 ; rom_addr[2]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.403      ;
; 5.567 ; rom_addr[1]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.354      ;
; 5.585 ; rom_addr[1]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.336      ;
; 5.614 ; rom_addr[0]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.307      ;
; 5.630 ; rom_addr[0]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.291      ;
; 5.664 ; rom_addr[4]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.257      ;
; 5.664 ; rom_addr[2]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.257      ;
; 5.694 ; rom_addr[2]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.227      ;
; 5.713 ; rom_addr[1]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.208      ;
; 5.731 ; rom_addr[1]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.190      ;
; 5.759 ; rom_addr[3]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.162      ;
; 5.760 ; rom_addr[0]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.161      ;
; 5.775 ; rom_addr[3]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.146      ;
; 5.776 ; rom_addr[0]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.145      ;
; 5.806 ; rom_addr[6]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.115      ;
; 5.810 ; rom_addr[4]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.111      ;
; 5.810 ; rom_addr[2]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.111      ;
; 5.840 ; rom_addr[4]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.081      ;
; 5.840 ; rom_addr[2]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.081      ;
; 5.859 ; rom_addr[1]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.062      ;
; 5.877 ; rom_addr[1]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.044      ;
; 5.896 ; rom_addr[5]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.025      ;
; 5.905 ; rom_addr[3]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.016      ;
; 5.906 ; rom_addr[0]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.015      ;
; 5.921 ; rom_addr[3]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 2.000      ;
; 5.922 ; rom_addr[0]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.999      ;
; 5.924 ; rom_addr[5]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.997      ;
; 5.952 ; rom_addr[8]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.969      ;
; 5.952 ; rom_addr[6]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.969      ;
; 5.956 ; rom_addr[4]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.965      ;
; 5.956 ; rom_addr[2]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.965      ;
; 5.982 ; rom_addr[6]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.939      ;
; 5.986 ; rom_addr[4]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.935      ;
; 5.986 ; rom_addr[2]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.935      ;
; 6.042 ; rom_addr[5]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.879      ;
; 6.049 ; rom_addr[7]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.872      ;
; 6.051 ; rom_addr[3]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.870      ;
; 6.052 ; rom_addr[0]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.869      ;
; 6.066 ; rom_addr[7]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.855      ;
; 6.067 ; rom_addr[3]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.854      ;
; 6.068 ; rom_addr[0]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.853      ;
; 6.070 ; rom_addr[5]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.851      ;
; 6.461 ; rom_addr[1]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.460      ;
; 6.626 ; rom_addr[5]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.295      ;
; 6.634 ; rom_addr[7]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.287      ;
; 6.636 ; rom_addr[3]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.285      ;
; 6.637 ; rom_addr[0]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.284      ;
; 6.651 ; rom_addr[8]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.270      ;
; 6.651 ; rom_addr[6]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.270      ;
; 6.654 ; rom_addr[4]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.267      ;
; 6.654 ; rom_addr[2]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 1.267      ;
; 7.000 ; rom_addr[9]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 0.921      ;
; 7.063 ; rom_addr[0]                                                                                                 ; rom_addr[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.080     ; 0.858      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.466 ; rom_addr[0]                                                                                                 ; rom_addr[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.510 ; rom_addr[9]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.763 ; rom_addr[2]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; rom_addr[4]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.765 ; rom_addr[5]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; rom_addr[6]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; rom_addr[8]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; rom_addr[3]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; rom_addr[7]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.059      ;
; 0.783 ; rom_addr[0]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.075      ;
; 0.987 ; rom_addr[1]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.279      ;
; 1.118 ; rom_addr[4]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; rom_addr[2]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; rom_addr[8]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; rom_addr[6]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.411      ;
; 1.126 ; rom_addr[0]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; rom_addr[5]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; rom_addr[3]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; rom_addr[7]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.420      ;
; 1.135 ; rom_addr[0]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; rom_addr[5]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; rom_addr[3]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.428      ;
; 1.137 ; rom_addr[7]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.429      ;
; 1.249 ; rom_addr[4]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; rom_addr[2]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; rom_addr[6]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.542      ;
; 1.258 ; rom_addr[4]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; rom_addr[2]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.550      ;
; 1.259 ; rom_addr[6]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.551      ;
; 1.266 ; rom_addr[0]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.558      ;
; 1.266 ; rom_addr[5]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.558      ;
; 1.267 ; rom_addr[3]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.559      ;
; 1.275 ; rom_addr[0]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.567      ;
; 1.275 ; rom_addr[5]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.567      ;
; 1.276 ; rom_addr[3]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.568      ;
; 1.320 ; rom_addr[1]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.612      ;
; 1.338 ; rom_addr[1]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.630      ;
; 1.389 ; rom_addr[4]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.681      ;
; 1.389 ; rom_addr[2]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.681      ;
; 1.398 ; rom_addr[4]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.690      ;
; 1.398 ; rom_addr[2]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.690      ;
; 1.406 ; rom_addr[0]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.698      ;
; 1.407 ; rom_addr[3]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.699      ;
; 1.415 ; rom_addr[0]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.707      ;
; 1.416 ; rom_addr[3]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.708      ;
; 1.460 ; rom_addr[1]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.752      ;
; 1.478 ; rom_addr[1]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.770      ;
; 1.529 ; rom_addr[2]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.821      ;
; 1.538 ; rom_addr[2]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.830      ;
; 1.546 ; rom_addr[0]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.838      ;
; 1.555 ; rom_addr[0]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.847      ;
; 1.600 ; rom_addr[1]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.892      ;
; 1.618 ; rom_addr[1]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.910      ;
; 1.740 ; rom_addr[1]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.032      ;
; 1.758 ; rom_addr[1]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 2.050      ;
; 3.057 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 3.301      ;
; 3.057 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 3.301      ;
; 3.057 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 3.301      ;
; 3.057 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 3.301      ;
; 3.057 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 3.301      ;
; 3.057 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 3.301      ;
; 3.057 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 3.301      ;
; 3.057 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 3.301      ;
; 3.057 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 3.301      ;
; 3.057 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 3.301      ;
; 3.057 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 3.301      ;
; 3.057 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 3.301      ;
; 3.057 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 3.301      ;
; 3.057 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 3.301      ;
; 4.408 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.493      ; 1.175      ;
; 4.413 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.493      ; 1.180      ;
; 4.417 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.493      ; 1.184      ;
; 4.431 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.493      ; 1.198      ;
; 4.443 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.493      ; 1.210      ;
; 4.444 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.493      ; 1.211      ;
; 4.448 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.493      ; 1.215      ;
; 4.462 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.493      ; 1.229      ;
; 4.487 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.493      ; 1.254      ;
; 4.751 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.493      ; 1.518      ;
; 4.754 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.493      ; 1.521      ;
; 4.758 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.493      ; 1.525      ;
; 4.763 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.493      ; 1.530      ;
; 4.791 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.493      ; 1.558      ;
; 4.792 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.493      ; 1.559      ;
; 4.799 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.493      ; 1.566      ;
; 4.803 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.493      ; 1.570      ;
; 4.837 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.493      ; 1.604      ;
; 5.071 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.493      ; 1.838      ;
; 5.189 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.493      ; 1.956      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 3.731 ; 3.966        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.732 ; 3.967        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ;
; 3.732 ; 3.967        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ;
; 3.732 ; 3.967        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ;
; 3.732 ; 3.967        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ;
; 3.732 ; 3.967        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ;
; 3.732 ; 3.967        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ;
; 3.732 ; 3.967        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ;
; 3.732 ; 3.967        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ;
; 3.732 ; 3.967        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ;
; 3.732 ; 3.967        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.733 ; 3.968        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ;
; 3.733 ; 3.968        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ;
; 3.733 ; 3.968        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ;
; 3.733 ; 3.968        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ;
; 3.733 ; 3.968        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[0]                                                                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[1]                                                                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[2]                                                                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[3]                                                                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[4]                                                                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[5]                                                                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[6]                                                                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[7]                                                                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[8]                                                                                                 ;
; 3.778 ; 3.966        ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[9]                                                                                                 ;
; 3.779 ; 4.014        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ;
; 3.779 ; 4.014        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ;
; 3.779 ; 4.014        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ;
; 3.779 ; 4.014        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ;
; 3.779 ; 4.014        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ;
; 3.779 ; 4.014        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ;
; 3.779 ; 4.014        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ;
; 3.779 ; 4.014        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ;
; 3.779 ; 4.014        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ;
; 3.779 ; 4.014        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ;
; 3.779 ; 4.014        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ;
; 3.779 ; 4.014        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ;
; 3.779 ; 4.014        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ;
; 3.779 ; 4.014        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ;
; 3.781 ; 4.016        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.781 ; 4.016        ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.813 ; 4.033        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[0]                                                                                                 ;
; 3.813 ; 4.033        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[1]                                                                                                 ;
; 3.813 ; 4.033        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[2]                                                                                                 ;
; 3.813 ; 4.033        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[3]                                                                                                 ;
; 3.813 ; 4.033        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[4]                                                                                                 ;
; 3.813 ; 4.033        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[5]                                                                                                 ;
; 3.813 ; 4.033        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[6]                                                                                                 ;
; 3.813 ; 4.033        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[7]                                                                                                 ;
; 3.813 ; 4.033        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[8]                                                                                                 ;
; 3.813 ; 4.033        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[9]                                                                                                 ;
; 3.967 ; 3.967        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                  ;
; 3.967 ; 3.967        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                    ;
; 3.987 ; 3.987        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a9|clk0                                              ;
; 3.987 ; 3.987        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[0]|clk                                                                                             ;
; 3.987 ; 3.987        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[1]|clk                                                                                             ;
; 3.987 ; 3.987        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[2]|clk                                                                                             ;
; 3.987 ; 3.987        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[3]|clk                                                                                             ;
; 3.987 ; 3.987        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[4]|clk                                                                                             ;
; 3.987 ; 3.987        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[5]|clk                                                                                             ;
; 3.987 ; 3.987        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[6]|clk                                                                                             ;
; 3.987 ; 3.987        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[7]|clk                                                                                             ;
; 3.987 ; 3.987        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[8]|clk                                                                                             ;
; 3.987 ; 3.987        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[9]|clk                                                                                             ;
; 3.988 ; 3.988        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 4.012 ; 4.012        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 4.012 ; 4.012        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a9|clk0                                              ;
; 4.012 ; 4.012        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[0]|clk                                                                                             ;
; 4.012 ; 4.012        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[1]|clk                                                                                             ;
; 4.012 ; 4.012        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[2]|clk                                                                                             ;
; 4.012 ; 4.012        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[3]|clk                                                                                             ;
; 4.012 ; 4.012        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[4]|clk                                                                                             ;
; 4.012 ; 4.012        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[5]|clk                                                                                             ;
; 4.012 ; 4.012        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[6]|clk                                                                                             ;
; 4.012 ; 4.012        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[7]|clk                                                                                             ;
; 4.012 ; 4.012        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[8]|clk                                                                                             ;
; 4.012 ; 4.012        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[9]|clk                                                                                             ;
; 4.031 ; 4.031        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                  ;
; 4.031 ; 4.031        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                    ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[0]                                                                                                 ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[1]                                                                                                 ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[2]                                                                                                 ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[3]                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                    ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                    ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; da1_clk       ; clk        ; 3.109 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_data[*]   ; clk        ; 6.230 ; 5.864 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[0]  ; clk        ; 5.147 ; 4.872 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[1]  ; clk        ; 5.274 ; 5.023 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[2]  ; clk        ; 5.258 ; 5.020 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[3]  ; clk        ; 5.375 ; 5.165 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[4]  ; clk        ; 5.529 ; 5.240 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[5]  ; clk        ; 5.814 ; 5.475 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[6]  ; clk        ; 5.567 ; 5.279 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[7]  ; clk        ; 5.709 ; 5.478 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[8]  ; clk        ; 5.402 ; 5.113 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[9]  ; clk        ; 5.683 ; 5.457 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[10] ; clk        ; 5.809 ; 5.497 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[11] ; clk        ; 6.201 ; 5.844 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[12] ; clk        ; 6.230 ; 5.864 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[13] ; clk        ; 6.200 ; 5.852 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ; 3.108 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ; 3.119 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_data[*]   ; clk        ; 6.084 ; 5.737 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[0]  ; clk        ; 6.084 ; 5.737 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[1]  ; clk        ; 6.017 ; 5.679 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[2]  ; clk        ; 5.192 ; 4.955 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[3]  ; clk        ; 5.547 ; 5.248 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[4]  ; clk        ; 5.560 ; 5.263 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[5]  ; clk        ; 5.834 ; 5.500 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[6]  ; clk        ; 5.582 ; 5.284 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[7]  ; clk        ; 5.588 ; 5.256 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[8]  ; clk        ; 5.932 ; 5.578 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[9]  ; clk        ; 5.703 ; 5.473 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[10] ; clk        ; 5.998 ; 5.608 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[11] ; clk        ; 5.719 ; 5.368 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[12] ; clk        ; 5.652 ; 5.307 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[13] ; clk        ; 5.406 ; 5.122 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ; 3.109 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_clk       ; clk        ;       ; 2.931 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ;       ; 2.930 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ;       ; 2.941 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ;       ; 2.932 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; da1_clk       ; clk        ; 2.610 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_data[*]   ; clk        ; 4.578 ; 4.309 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[0]  ; clk        ; 4.578 ; 4.309 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[1]  ; clk        ; 4.700 ; 4.454 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[2]  ; clk        ; 4.684 ; 4.451 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[3]  ; clk        ; 4.797 ; 4.590 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[4]  ; clk        ; 4.945 ; 4.662 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[5]  ; clk        ; 5.218 ; 4.888 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[6]  ; clk        ; 4.981 ; 4.699 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[7]  ; clk        ; 5.117 ; 4.891 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[8]  ; clk        ; 4.822 ; 4.540 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[9]  ; clk        ; 5.092 ; 4.871 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[10] ; clk        ; 5.214 ; 4.909 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[11] ; clk        ; 5.589 ; 5.243 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[12] ; clk        ; 5.618 ; 5.262 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[13] ; clk        ; 5.589 ; 5.251 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ; 2.610 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ; 2.620 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_data[*]   ; clk        ; 4.620 ; 4.388 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[0]  ; clk        ; 5.478 ; 5.140 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[1]  ; clk        ; 5.408 ; 5.080 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[2]  ; clk        ; 4.620 ; 4.388 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[3]  ; clk        ; 4.962 ; 4.670 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[4]  ; clk        ; 4.974 ; 4.684 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[5]  ; clk        ; 5.237 ; 4.911 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[6]  ; clk        ; 4.995 ; 4.704 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[7]  ; clk        ; 5.002 ; 4.678 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[8]  ; clk        ; 5.331 ; 4.986 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[9]  ; clk        ; 5.112 ; 4.886 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[10] ; clk        ; 5.395 ; 5.016 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[11] ; clk        ; 5.127 ; 4.785 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[12] ; clk        ; 5.062 ; 4.726 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[13] ; clk        ; 4.826 ; 4.550 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ; 2.611 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_clk       ; clk        ;       ; 2.436 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ;       ; 2.435 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ;       ; 2.446 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ;       ; 2.436 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                   ;
+-----------+-----------------+------------------------------------------------------+------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note                                           ;
+-----------+-----------------+------------------------------------------------------+------------------------------------------------+
; 302.3 MHz ; 238.04 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+-----------+-----------------+------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.346 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.419 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.725 ; 0.000         ;
; clk                                                  ; 9.855 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.346 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.310      ; 2.003      ;
; 2.455 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.310      ; 1.894      ;
; 2.740 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.308      ; 1.607      ;
; 2.750 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.308      ; 1.597      ;
; 2.754 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.308      ; 1.593      ;
; 2.757 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.308      ; 1.590      ;
; 2.772 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.308      ; 1.575      ;
; 2.794 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.308      ; 1.553      ;
; 2.798 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.308      ; 1.549      ;
; 2.802 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.308      ; 1.545      ;
; 2.815 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.308      ; 1.532      ;
; 3.122 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.310      ; 1.227      ;
; 3.123 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.310      ; 1.226      ;
; 3.142 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.310      ; 1.207      ;
; 3.146 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.310      ; 1.203      ;
; 3.146 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.308      ; 1.201      ;
; 3.167 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.310      ; 1.182      ;
; 3.174 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.310      ; 1.175      ;
; 3.181 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.310      ; 1.168      ;
; 3.187 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.310      ; 1.162      ;
; 4.696 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.109     ; 3.119      ;
; 4.696 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.109     ; 3.119      ;
; 4.696 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.109     ; 3.119      ;
; 4.696 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.109     ; 3.119      ;
; 4.696 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.109     ; 3.119      ;
; 4.696 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.109     ; 3.119      ;
; 4.696 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.109     ; 3.119      ;
; 4.696 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.109     ; 3.119      ;
; 4.696 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.109     ; 3.119      ;
; 4.696 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.109     ; 3.119      ;
; 4.696 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.109     ; 3.119      ;
; 4.696 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.109     ; 3.119      ;
; 4.696 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.109     ; 3.119      ;
; 4.696 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.109     ; 3.119      ;
; 5.656 ; rom_addr[1]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 2.276      ;
; 5.695 ; rom_addr[1]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 2.237      ;
; 5.782 ; rom_addr[1]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 2.150      ;
; 5.787 ; rom_addr[2]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 2.145      ;
; 5.821 ; rom_addr[1]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 2.111      ;
; 5.863 ; rom_addr[0]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 2.069      ;
; 5.875 ; rom_addr[0]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 2.057      ;
; 5.908 ; rom_addr[1]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 2.024      ;
; 5.913 ; rom_addr[4]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 2.019      ;
; 5.913 ; rom_addr[2]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 2.019      ;
; 5.947 ; rom_addr[1]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.985      ;
; 5.952 ; rom_addr[2]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.980      ;
; 5.988 ; rom_addr[3]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.944      ;
; 5.989 ; rom_addr[0]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.943      ;
; 5.999 ; rom_addr[3]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.933      ;
; 6.001 ; rom_addr[0]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.931      ;
; 6.034 ; rom_addr[1]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.898      ;
; 6.034 ; rom_addr[6]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.898      ;
; 6.039 ; rom_addr[4]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.893      ;
; 6.039 ; rom_addr[2]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.893      ;
; 6.073 ; rom_addr[1]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.859      ;
; 6.078 ; rom_addr[4]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.854      ;
; 6.078 ; rom_addr[2]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.854      ;
; 6.114 ; rom_addr[3]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.818      ;
; 6.115 ; rom_addr[0]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.817      ;
; 6.117 ; rom_addr[5]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.815      ;
; 6.118 ; rom_addr[5]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.814      ;
; 6.125 ; rom_addr[3]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.807      ;
; 6.127 ; rom_addr[0]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.805      ;
; 6.160 ; rom_addr[8]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.772      ;
; 6.160 ; rom_addr[6]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.772      ;
; 6.165 ; rom_addr[4]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.767      ;
; 6.165 ; rom_addr[2]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.767      ;
; 6.199 ; rom_addr[6]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.733      ;
; 6.204 ; rom_addr[4]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.728      ;
; 6.204 ; rom_addr[2]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.728      ;
; 6.239 ; rom_addr[7]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.693      ;
; 6.240 ; rom_addr[3]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.692      ;
; 6.241 ; rom_addr[0]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.691      ;
; 6.243 ; rom_addr[5]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.689      ;
; 6.244 ; rom_addr[5]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.688      ;
; 6.250 ; rom_addr[7]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.682      ;
; 6.251 ; rom_addr[3]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.681      ;
; 6.253 ; rom_addr[0]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.679      ;
; 6.619 ; rom_addr[1]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.313      ;
; 6.763 ; rom_addr[5]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.169      ;
; 6.770 ; rom_addr[7]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.162      ;
; 6.771 ; rom_addr[3]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.161      ;
; 6.773 ; rom_addr[0]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.159      ;
; 6.783 ; rom_addr[8]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.149      ;
; 6.783 ; rom_addr[6]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.149      ;
; 6.786 ; rom_addr[4]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.146      ;
; 6.786 ; rom_addr[2]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 1.146      ;
; 7.095 ; rom_addr[9]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 0.837      ;
; 7.162 ; rom_addr[0]                                                                                                 ; rom_addr[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.070     ; 0.770      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.419 ; rom_addr[0]                                                                                                 ; rom_addr[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.684      ;
; 0.472 ; rom_addr[9]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.737      ;
; 0.708 ; rom_addr[2]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.973      ;
; 0.709 ; rom_addr[4]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.974      ;
; 0.711 ; rom_addr[5]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.976      ;
; 0.712 ; rom_addr[6]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.977      ;
; 0.712 ; rom_addr[8]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.977      ;
; 0.714 ; rom_addr[3]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.979      ;
; 0.715 ; rom_addr[7]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.980      ;
; 0.732 ; rom_addr[0]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.997      ;
; 0.881 ; rom_addr[1]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.146      ;
; 1.030 ; rom_addr[2]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; rom_addr[5]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.295      ;
; 1.031 ; rom_addr[0]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.296      ;
; 1.031 ; rom_addr[4]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.296      ;
; 1.032 ; rom_addr[3]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.297      ;
; 1.033 ; rom_addr[7]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.298      ;
; 1.036 ; rom_addr[8]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.301      ;
; 1.036 ; rom_addr[6]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.301      ;
; 1.045 ; rom_addr[5]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.310      ;
; 1.047 ; rom_addr[0]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.312      ;
; 1.048 ; rom_addr[3]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.313      ;
; 1.049 ; rom_addr[7]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.314      ;
; 1.124 ; rom_addr[2]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.389      ;
; 1.124 ; rom_addr[4]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.389      ;
; 1.131 ; rom_addr[6]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.396      ;
; 1.152 ; rom_addr[2]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.417      ;
; 1.152 ; rom_addr[5]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.417      ;
; 1.153 ; rom_addr[4]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.418      ;
; 1.153 ; rom_addr[0]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.418      ;
; 1.154 ; rom_addr[3]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.419      ;
; 1.158 ; rom_addr[6]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.423      ;
; 1.167 ; rom_addr[5]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.432      ;
; 1.169 ; rom_addr[0]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.434      ;
; 1.170 ; rom_addr[3]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.435      ;
; 1.185 ; rom_addr[1]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.450      ;
; 1.246 ; rom_addr[2]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.511      ;
; 1.246 ; rom_addr[4]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.511      ;
; 1.247 ; rom_addr[1]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.512      ;
; 1.274 ; rom_addr[2]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.539      ;
; 1.275 ; rom_addr[4]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.540      ;
; 1.275 ; rom_addr[0]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.540      ;
; 1.276 ; rom_addr[3]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.541      ;
; 1.291 ; rom_addr[0]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.556      ;
; 1.292 ; rom_addr[3]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.557      ;
; 1.307 ; rom_addr[1]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.572      ;
; 1.368 ; rom_addr[2]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.633      ;
; 1.369 ; rom_addr[1]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.634      ;
; 1.396 ; rom_addr[2]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.661      ;
; 1.397 ; rom_addr[0]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.662      ;
; 1.413 ; rom_addr[0]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.678      ;
; 1.429 ; rom_addr[1]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.694      ;
; 1.491 ; rom_addr[1]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.756      ;
; 1.551 ; rom_addr[1]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.816      ;
; 1.613 ; rom_addr[1]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.878      ;
; 2.784 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 3.003      ;
; 2.784 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 3.003      ;
; 2.784 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 3.003      ;
; 2.784 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 3.003      ;
; 2.784 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 3.003      ;
; 2.784 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 3.003      ;
; 2.784 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 3.003      ;
; 2.784 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 3.003      ;
; 2.784 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 3.003      ;
; 2.784 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 3.003      ;
; 2.784 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 3.003      ;
; 2.784 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 3.003      ;
; 2.784 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 3.003      ;
; 2.784 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.029      ; 3.003      ;
; 4.373 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.449      ; 1.072      ;
; 4.379 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.449      ; 1.078      ;
; 4.383 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.449      ; 1.082      ;
; 4.392 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.449      ; 1.091      ;
; 4.404 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.449      ; 1.103      ;
; 4.406 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.449      ; 1.105      ;
; 4.410 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.447      ; 1.107      ;
; 4.423 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.449      ; 1.122      ;
; 4.446 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.449      ; 1.145      ;
; 4.680 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.447      ; 1.377      ;
; 4.686 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.447      ; 1.383      ;
; 4.690 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.447      ; 1.387      ;
; 4.691 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.447      ; 1.388      ;
; 4.720 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.447      ; 1.417      ;
; 4.721 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.447      ; 1.418      ;
; 4.722 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.447      ; 1.419      ;
; 4.729 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.447      ; 1.426      ;
; 4.758 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.447      ; 1.455      ;
; 4.963 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.449      ; 1.662      ;
; 5.080 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.449      ; 1.779      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 3.725 ; 3.955        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.726 ; 3.956        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.732 ; 3.962        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ;
; 3.732 ; 3.962        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ;
; 3.732 ; 3.962        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ;
; 3.732 ; 3.962        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ;
; 3.732 ; 3.962        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ;
; 3.733 ; 3.963        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ;
; 3.733 ; 3.963        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ;
; 3.733 ; 3.963        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ;
; 3.733 ; 3.963        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ;
; 3.733 ; 3.963        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ;
; 3.733 ; 3.963        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ;
; 3.733 ; 3.963        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ;
; 3.733 ; 3.963        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ;
; 3.733 ; 3.963        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[0]                                                                                                 ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[1]                                                                                                 ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[2]                                                                                                 ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[3]                                                                                                 ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[4]                                                                                                 ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[5]                                                                                                 ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[6]                                                                                                 ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[7]                                                                                                 ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[8]                                                                                                 ;
; 3.764 ; 3.948        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[9]                                                                                                 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.799 ; 8.000        ; 4.201          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ;
; 3.801 ; 4.031        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ;
; 3.801 ; 4.031        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ;
; 3.801 ; 4.031        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ;
; 3.801 ; 4.031        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ;
; 3.801 ; 4.031        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ;
; 3.803 ; 4.033        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.804 ; 4.034        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.832 ; 4.048        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[0]                                                                                                 ;
; 3.832 ; 4.048        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[1]                                                                                                 ;
; 3.832 ; 4.048        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[2]                                                                                                 ;
; 3.832 ; 4.048        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[3]                                                                                                 ;
; 3.832 ; 4.048        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[4]                                                                                                 ;
; 3.832 ; 4.048        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[5]                                                                                                 ;
; 3.832 ; 4.048        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[6]                                                                                                 ;
; 3.832 ; 4.048        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[7]                                                                                                 ;
; 3.832 ; 4.048        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[8]                                                                                                 ;
; 3.832 ; 4.048        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[9]                                                                                                 ;
; 3.965 ; 3.965        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                  ;
; 3.965 ; 3.965        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                    ;
; 3.988 ; 3.988        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[0]|clk                                                                                             ;
; 3.988 ; 3.988        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[1]|clk                                                                                             ;
; 3.988 ; 3.988        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[2]|clk                                                                                             ;
; 3.988 ; 3.988        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[3]|clk                                                                                             ;
; 3.988 ; 3.988        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[4]|clk                                                                                             ;
; 3.988 ; 3.988        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[5]|clk                                                                                             ;
; 3.988 ; 3.988        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[6]|clk                                                                                             ;
; 3.988 ; 3.988        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[7]|clk                                                                                             ;
; 3.988 ; 3.988        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[8]|clk                                                                                             ;
; 3.988 ; 3.988        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[9]|clk                                                                                             ;
; 3.989 ; 3.989        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 3.990 ; 3.990        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a9|clk0                                              ;
; 4.009 ; 4.009        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a9|clk0                                              ;
; 4.010 ; 4.010        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 4.011 ; 4.011        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[0]|clk                                                                                             ;
; 4.011 ; 4.011        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[1]|clk                                                                                             ;
; 4.011 ; 4.011        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[2]|clk                                                                                             ;
; 4.011 ; 4.011        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[3]|clk                                                                                             ;
; 4.011 ; 4.011        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[4]|clk                                                                                             ;
; 4.011 ; 4.011        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[5]|clk                                                                                             ;
; 4.011 ; 4.011        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[6]|clk                                                                                             ;
; 4.011 ; 4.011        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[7]|clk                                                                                             ;
; 4.011 ; 4.011        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[8]|clk                                                                                             ;
; 4.011 ; 4.011        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[9]|clk                                                                                             ;
; 4.033 ; 4.033        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                  ;
; 4.033 ; 4.033        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                    ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[0]                                                                                                 ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[1]                                                                                                 ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[2]                                                                                                 ;
; 5.513 ; 8.000        ; 2.487          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[3]                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                    ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                    ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; da1_clk       ; clk        ; 2.938 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_data[*]   ; clk        ; 5.861 ; 5.365 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[0]  ; clk        ; 4.829 ; 4.479 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[1]  ; clk        ; 4.935 ; 4.621 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[2]  ; clk        ; 4.914 ; 4.616 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[3]  ; clk        ; 5.016 ; 4.750 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[4]  ; clk        ; 5.180 ; 4.810 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[5]  ; clk        ; 5.464 ; 5.019 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[6]  ; clk        ; 5.220 ; 4.850 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[7]  ; clk        ; 5.344 ; 5.020 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[8]  ; clk        ; 5.058 ; 4.700 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[9]  ; clk        ; 5.322 ; 5.006 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[10] ; clk        ; 5.446 ; 5.042 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[11] ; clk        ; 5.823 ; 5.356 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[12] ; clk        ; 5.861 ; 5.364 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[13] ; clk        ; 5.818 ; 5.365 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ; 2.937 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ; 2.948 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_data[*]   ; clk        ; 5.702 ; 5.197 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[0]  ; clk        ; 5.702 ; 5.182 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[1]  ; clk        ; 5.686 ; 5.197 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[2]  ; clk        ; 4.852 ; 4.554 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[3]  ; clk        ; 5.205 ; 4.821 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[4]  ; clk        ; 5.213 ; 4.831 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[5]  ; clk        ; 5.490 ; 5.042 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[6]  ; clk        ; 5.238 ; 4.853 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[7]  ; clk        ; 5.269 ; 4.814 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[8]  ; clk        ; 5.605 ; 5.098 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[9]  ; clk        ; 5.343 ; 5.023 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[10] ; clk        ; 5.680 ; 5.124 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[11] ; clk        ; 5.391 ; 4.913 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[12] ; clk        ; 5.326 ; 4.852 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[13] ; clk        ; 5.080 ; 4.693 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ; 2.939 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_clk       ; clk        ;       ; 2.731 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ;       ; 2.730 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ;       ; 2.741 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ;       ; 2.731 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; da1_clk       ; clk        ; 2.477 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_data[*]   ; clk        ; 4.301 ; 3.961 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[0]  ; clk        ; 4.301 ; 3.961 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[1]  ; clk        ; 4.403 ; 4.098 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[2]  ; clk        ; 4.383 ; 4.093 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[3]  ; clk        ; 4.481 ; 4.221 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[4]  ; clk        ; 4.639 ; 4.279 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[5]  ; clk        ; 4.911 ; 4.480 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[6]  ; clk        ; 4.676 ; 4.317 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[7]  ; clk        ; 4.796 ; 4.481 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[8]  ; clk        ; 4.520 ; 4.172 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[9]  ; clk        ; 4.775 ; 4.468 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[10] ; clk        ; 4.894 ; 4.502 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[11] ; clk        ; 5.256 ; 4.804 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[12] ; clk        ; 5.292 ; 4.811 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[13] ; clk        ; 5.251 ; 4.812 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ; 2.477 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ; 2.487 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_data[*]   ; clk        ; 4.323 ; 4.032 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[0]  ; clk        ; 5.140 ; 4.636 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[1]  ; clk        ; 5.122 ; 4.649 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[2]  ; clk        ; 4.323 ; 4.032 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[3]  ; clk        ; 4.662 ; 4.289 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[4]  ; clk        ; 4.670 ; 4.299 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[5]  ; clk        ; 4.936 ; 4.501 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[6]  ; clk        ; 4.694 ; 4.320 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[7]  ; clk        ; 4.724 ; 4.283 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[8]  ; clk        ; 5.046 ; 4.555 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[9]  ; clk        ; 4.796 ; 4.483 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[10] ; clk        ; 5.118 ; 4.581 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[11] ; clk        ; 4.841 ; 4.378 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[12] ; clk        ; 4.778 ; 4.319 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[13] ; clk        ; 4.543 ; 4.166 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ; 2.478 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_clk       ; clk        ;       ; 2.274 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ;       ; 2.274 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ;       ; 2.284 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ;       ; 2.275 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.100 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.192 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.735 ; 0.000         ;
; clk                                                  ; 9.423 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.100 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.102      ; 1.011      ;
; 3.196 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.102      ; 0.915      ;
; 3.317 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.101      ; 0.793      ;
; 3.332 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.101      ; 0.778      ;
; 3.338 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.101      ; 0.772      ;
; 3.338 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.101      ; 0.772      ;
; 3.339 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.101      ; 0.771      ;
; 3.355 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.101      ; 0.755      ;
; 3.356 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.101      ; 0.754      ;
; 3.358 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.101      ; 0.752      ;
; 3.363 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.101      ; 0.747      ;
; 3.500 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.102      ; 0.611      ;
; 3.512 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.102      ; 0.599      ;
; 3.523 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.101      ; 0.587      ;
; 3.526 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.102      ; 0.585      ;
; 3.526 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.102      ; 0.585      ;
; 3.531 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.102      ; 0.580      ;
; 3.536 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.102      ; 0.575      ;
; 3.539 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.102      ; 0.572      ;
; 3.544 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.000        ; 0.102      ; 0.567      ;
; 6.661 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.232      ;
; 6.661 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.232      ;
; 6.661 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.232      ;
; 6.661 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.232      ;
; 6.661 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.232      ;
; 6.661 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.232      ;
; 6.661 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.232      ;
; 6.661 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.232      ;
; 6.661 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.232      ;
; 6.661 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.232      ;
; 6.661 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.232      ;
; 6.661 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.232      ;
; 6.661 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.232      ;
; 6.661 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.062     ; 1.232      ;
; 6.877 ; rom_addr[1]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 1.072      ;
; 6.912 ; rom_addr[2]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 1.037      ;
; 6.916 ; rom_addr[1]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 1.033      ;
; 6.945 ; rom_addr[1]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 1.004      ;
; 6.957 ; rom_addr[0]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.992      ;
; 6.976 ; rom_addr[2]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.973      ;
; 6.980 ; rom_addr[2]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.969      ;
; 6.981 ; rom_addr[4]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.968      ;
; 6.984 ; rom_addr[1]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.965      ;
; 6.988 ; rom_addr[0]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.961      ;
; 7.013 ; rom_addr[1]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.936      ;
; 7.025 ; rom_addr[3]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.924      ;
; 7.025 ; rom_addr[0]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.924      ;
; 7.044 ; rom_addr[6]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.905      ;
; 7.044 ; rom_addr[2]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.905      ;
; 7.045 ; rom_addr[4]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.904      ;
; 7.048 ; rom_addr[2]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.901      ;
; 7.049 ; rom_addr[4]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.900      ;
; 7.052 ; rom_addr[1]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.897      ;
; 7.055 ; rom_addr[3]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.894      ;
; 7.056 ; rom_addr[0]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.893      ;
; 7.081 ; rom_addr[1]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.868      ;
; 7.093 ; rom_addr[3]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.856      ;
; 7.093 ; rom_addr[0]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.856      ;
; 7.094 ; rom_addr[5]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.855      ;
; 7.108 ; rom_addr[6]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.841      ;
; 7.112 ; rom_addr[6]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.837      ;
; 7.112 ; rom_addr[2]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.837      ;
; 7.113 ; rom_addr[8]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.836      ;
; 7.113 ; rom_addr[4]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.836      ;
; 7.116 ; rom_addr[2]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.833      ;
; 7.117 ; rom_addr[4]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.832      ;
; 7.120 ; rom_addr[1]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.829      ;
; 7.123 ; rom_addr[5]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.826      ;
; 7.123 ; rom_addr[3]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.826      ;
; 7.124 ; rom_addr[0]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.825      ;
; 7.160 ; rom_addr[7]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.789      ;
; 7.161 ; rom_addr[3]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.788      ;
; 7.161 ; rom_addr[0]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.788      ;
; 7.162 ; rom_addr[5]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.787      ;
; 7.191 ; rom_addr[7]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.758      ;
; 7.191 ; rom_addr[5]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.758      ;
; 7.191 ; rom_addr[3]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.758      ;
; 7.192 ; rom_addr[0]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.757      ;
; 7.316 ; rom_addr[1]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.633      ;
; 7.396 ; rom_addr[7]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.553      ;
; 7.397 ; rom_addr[5]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.552      ;
; 7.397 ; rom_addr[3]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.552      ;
; 7.397 ; rom_addr[0]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.552      ;
; 7.405 ; rom_addr[6]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.544      ;
; 7.406 ; rom_addr[8]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.543      ;
; 7.408 ; rom_addr[2]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.541      ;
; 7.409 ; rom_addr[4]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.540      ;
; 7.565 ; rom_addr[9]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.384      ;
; 7.590 ; rom_addr[0]                                                                                                 ; rom_addr[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8.000        ; -0.038     ; 0.359      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.192 ; rom_addr[0]                                                                                                 ; rom_addr[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.203 ; rom_addr[9]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.325      ;
; 0.303 ; rom_addr[2]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; rom_addr[4]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; rom_addr[5]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; rom_addr[6]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; rom_addr[3]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; rom_addr[7]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; rom_addr[8]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.427      ;
; 0.310 ; rom_addr[0]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.432      ;
; 0.379 ; rom_addr[1]                                                                                                 ; rom_addr[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.501      ;
; 0.452 ; rom_addr[4]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; rom_addr[2]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; rom_addr[6]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.575      ;
; 0.454 ; rom_addr[8]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.576      ;
; 0.462 ; rom_addr[5]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.584      ;
; 0.463 ; rom_addr[0]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; rom_addr[3]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; rom_addr[7]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.585      ;
; 0.465 ; rom_addr[5]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; rom_addr[3]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; rom_addr[0]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; rom_addr[7]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.588      ;
; 0.515 ; rom_addr[4]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.637      ;
; 0.515 ; rom_addr[2]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.637      ;
; 0.516 ; rom_addr[6]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.638      ;
; 0.518 ; rom_addr[4]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.640      ;
; 0.518 ; rom_addr[2]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.640      ;
; 0.519 ; rom_addr[6]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.641      ;
; 0.528 ; rom_addr[5]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.650      ;
; 0.529 ; rom_addr[3]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.651      ;
; 0.529 ; rom_addr[0]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.651      ;
; 0.531 ; rom_addr[1]                                                                                                 ; rom_addr[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.653      ;
; 0.531 ; rom_addr[5]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.653      ;
; 0.532 ; rom_addr[3]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.654      ;
; 0.532 ; rom_addr[0]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.654      ;
; 0.534 ; rom_addr[1]                                                                                                 ; rom_addr[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.656      ;
; 0.581 ; rom_addr[4]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.703      ;
; 0.581 ; rom_addr[2]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.703      ;
; 0.584 ; rom_addr[4]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.706      ;
; 0.584 ; rom_addr[2]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.706      ;
; 0.595 ; rom_addr[3]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.717      ;
; 0.595 ; rom_addr[0]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.717      ;
; 0.597 ; rom_addr[1]                                                                                                 ; rom_addr[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.719      ;
; 0.598 ; rom_addr[3]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.720      ;
; 0.598 ; rom_addr[0]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.720      ;
; 0.600 ; rom_addr[1]                                                                                                 ; rom_addr[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.722      ;
; 0.647 ; rom_addr[2]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.769      ;
; 0.650 ; rom_addr[2]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.772      ;
; 0.661 ; rom_addr[0]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.783      ;
; 0.663 ; rom_addr[1]                                                                                                 ; rom_addr[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.785      ;
; 0.664 ; rom_addr[0]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.786      ;
; 0.666 ; rom_addr[1]                                                                                                 ; rom_addr[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.788      ;
; 0.729 ; rom_addr[1]                                                                                                 ; rom_addr[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.851      ;
; 0.732 ; rom_addr[1]                                                                                                 ; rom_addr[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.854      ;
; 1.034 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.027      ; 1.151      ;
; 4.171 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.186      ; 0.481      ;
; 4.177 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.186      ; 0.487      ;
; 4.179 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.186      ; 0.489      ;
; 4.184 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.186      ; 0.494      ;
; 4.184 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.186      ; 0.494      ;
; 4.185 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.186      ; 0.495      ;
; 4.188 ; rom_addr[0]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.185      ; 0.497      ;
; 4.195 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.186      ; 0.505      ;
; 4.205 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.186      ; 0.515      ;
; 4.323 ; rom_addr[1]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.185      ; 0.632      ;
; 4.329 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.185      ; 0.638      ;
; 4.330 ; rom_addr[2]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.185      ; 0.639      ;
; 4.332 ; rom_addr[5]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.185      ; 0.641      ;
; 4.344 ; rom_addr[4]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.185      ; 0.653      ;
; 4.344 ; rom_addr[9]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.185      ; 0.653      ;
; 4.346 ; rom_addr[6]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.185      ; 0.655      ;
; 4.347 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.185      ; 0.656      ;
; 4.359 ; rom_addr[7]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.185      ; 0.668      ;
; 4.468 ; rom_addr[8]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.186      ; 0.778      ;
; 4.543 ; rom_addr[3]                                                                                                 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.000       ; 0.186      ; 0.853      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.735 ; 3.965        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ;
; 3.757 ; 3.973        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[0]                                                                                                 ;
; 3.757 ; 3.973        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[1]                                                                                                 ;
; 3.757 ; 3.973        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[2]                                                                                                 ;
; 3.757 ; 3.973        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[3]                                                                                                 ;
; 3.757 ; 3.973        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[4]                                                                                                 ;
; 3.757 ; 3.973        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[5]                                                                                                 ;
; 3.757 ; 3.973        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[6]                                                                                                 ;
; 3.757 ; 3.973        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[7]                                                                                                 ;
; 3.757 ; 3.973        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[8]                                                                                                 ;
; 3.757 ; 3.973        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[9]                                                                                                 ;
; 3.799 ; 4.029        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ;
; 3.799 ; 4.029        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ;
; 3.799 ; 4.029        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ;
; 3.799 ; 4.029        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ;
; 3.799 ; 4.029        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ;
; 3.800 ; 4.030        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ;
; 3.801 ; 4.031        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ;
; 3.802 ; 4.032        ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.843 ; 4.027        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[0]                                                                                                 ;
; 3.843 ; 4.027        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[1]                                                                                                 ;
; 3.843 ; 4.027        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[2]                                                                                                 ;
; 3.843 ; 4.027        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[3]                                                                                                 ;
; 3.843 ; 4.027        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[4]                                                                                                 ;
; 3.843 ; 4.027        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[5]                                                                                                 ;
; 3.843 ; 4.027        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[6]                                                                                                 ;
; 3.843 ; 4.027        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[7]                                                                                                 ;
; 3.843 ; 4.027        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[8]                                                                                                 ;
; 3.843 ; 4.027        ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[9]                                                                                                 ;
; 3.978 ; 3.978        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 3.978 ; 3.978        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[0]|clk                                                                                             ;
; 3.978 ; 3.978        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[1]|clk                                                                                             ;
; 3.978 ; 3.978        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[2]|clk                                                                                             ;
; 3.978 ; 3.978        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[3]|clk                                                                                             ;
; 3.978 ; 3.978        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[4]|clk                                                                                             ;
; 3.978 ; 3.978        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[5]|clk                                                                                             ;
; 3.978 ; 3.978        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[6]|clk                                                                                             ;
; 3.978 ; 3.978        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[7]|clk                                                                                             ;
; 3.978 ; 3.978        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[8]|clk                                                                                             ;
; 3.978 ; 3.978        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[9]|clk                                                                                             ;
; 3.979 ; 3.979        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a9|clk0                                              ;
; 3.999 ; 3.999        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                  ;
; 3.999 ; 3.999        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                    ;
; 4.001 ; 4.001        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0]                                  ;
; 4.001 ; 4.001        ; 0.000          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk                                    ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                              ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM_inst|altsyncram_component|auto_generated|ram_block1a9|clk0                                              ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[0]|clk                                                                                             ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[1]|clk                                                                                             ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[2]|clk                                                                                             ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[3]|clk                                                                                             ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[4]|clk                                                                                             ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[5]|clk                                                                                             ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[6]|clk                                                                                             ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[7]|clk                                                                                             ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[8]|clk                                                                                             ;
; 4.021 ; 4.021        ; 0.000          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; rom_addr[9]|clk                                                                                             ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[0]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[10]                         ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[11]                         ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[12]                         ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[13]                         ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[1]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[2]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[3]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[4]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[5]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[6]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[7]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[8]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|q_a[9]                          ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a0~porta_address_reg0 ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_h891:auto_generated|ram_block1a9~porta_address_reg0 ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[0]                                                                                                 ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[1]                                                                                                 ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[2]                                                                                                 ;
; 6.000 ; 8.000        ; 2.000          ; Min Period       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; rom_addr[3]                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                    ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                    ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                    ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; da1_clk       ; clk        ; 1.441 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_data[*]   ; clk        ; 2.803 ; 2.834 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[0]  ; clk        ; 2.313 ; 2.296 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[1]  ; clk        ; 2.396 ; 2.394 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[2]  ; clk        ; 2.390 ; 2.391 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[3]  ; clk        ; 2.464 ; 2.475 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[4]  ; clk        ; 2.496 ; 2.500 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[5]  ; clk        ; 2.601 ; 2.615 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[6]  ; clk        ; 2.520 ; 2.531 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[7]  ; clk        ; 2.586 ; 2.612 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[8]  ; clk        ; 2.434 ; 2.425 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[9]  ; clk        ; 2.601 ; 2.630 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[10] ; clk        ; 2.624 ; 2.641 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[11] ; clk        ; 2.792 ; 2.823 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[12] ; clk        ; 2.786 ; 2.824 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[13] ; clk        ; 2.803 ; 2.834 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ; 1.440 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ; 1.451 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_data[*]   ; clk        ; 2.716 ; 2.734 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[0]  ; clk        ; 2.716 ; 2.734 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[1]  ; clk        ; 2.676 ; 2.724 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[2]  ; clk        ; 2.350 ; 2.344 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[3]  ; clk        ; 2.498 ; 2.504 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[4]  ; clk        ; 2.505 ; 2.511 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[5]  ; clk        ; 2.612 ; 2.629 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[6]  ; clk        ; 2.515 ; 2.527 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[7]  ; clk        ; 2.507 ; 2.504 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[8]  ; clk        ; 2.639 ; 2.659 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[9]  ; clk        ; 2.592 ; 2.626 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[10] ; clk        ; 2.647 ; 2.664 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[11] ; clk        ; 2.542 ; 2.554 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[12] ; clk        ; 2.514 ; 2.518 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[13] ; clk        ; 2.436 ; 2.432 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ; 1.441 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_clk       ; clk        ;       ; 1.431 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ;       ; 1.430 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ;       ; 1.441 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ;       ; 1.432 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; da1_clk       ; clk        ; 1.207 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_data[*]   ; clk        ; 2.038 ; 2.021 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[0]  ; clk        ; 2.038 ; 2.021 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[1]  ; clk        ; 2.118 ; 2.115 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[2]  ; clk        ; 2.113 ; 2.111 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[3]  ; clk        ; 2.183 ; 2.192 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[4]  ; clk        ; 2.214 ; 2.216 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[5]  ; clk        ; 2.315 ; 2.326 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[6]  ; clk        ; 2.237 ; 2.246 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[7]  ; clk        ; 2.301 ; 2.323 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[8]  ; clk        ; 2.154 ; 2.144 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[9]  ; clk        ; 2.316 ; 2.342 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[10] ; clk        ; 2.338 ; 2.351 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[11] ; clk        ; 2.499 ; 2.527 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[12] ; clk        ; 2.493 ; 2.527 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[13] ; clk        ; 2.510 ; 2.537 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ; 1.206 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ; 1.217 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_data[*]   ; clk        ; 2.073 ; 2.066 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[0]  ; clk        ; 2.430 ; 2.445 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[1]  ; clk        ; 2.389 ; 2.433 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[2]  ; clk        ; 2.073 ; 2.066 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[3]  ; clk        ; 2.216 ; 2.220 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[4]  ; clk        ; 2.223 ; 2.227 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[5]  ; clk        ; 2.325 ; 2.340 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[6]  ; clk        ; 2.232 ; 2.241 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[7]  ; clk        ; 2.225 ; 2.221 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[8]  ; clk        ; 2.351 ; 2.368 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[9]  ; clk        ; 2.306 ; 2.337 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[10] ; clk        ; 2.359 ; 2.373 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[11] ; clk        ; 2.258 ; 2.269 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[12] ; clk        ; 2.231 ; 2.233 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[13] ; clk        ; 2.157 ; 2.151 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ; 1.207 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_clk       ; clk        ;       ; 1.195 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ;       ; 1.194 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ;       ; 1.205 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ;       ; 1.196 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 2.282 ; 0.192 ; N/A      ; N/A     ; 3.725               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.282 ; 0.192 ; N/A      ; N/A     ; 3.725               ;
;  clk                                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                                  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; da1_clk       ; clk        ; 3.109 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_data[*]   ; clk        ; 6.230 ; 5.864 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[0]  ; clk        ; 5.147 ; 4.872 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[1]  ; clk        ; 5.274 ; 5.023 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[2]  ; clk        ; 5.258 ; 5.020 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[3]  ; clk        ; 5.375 ; 5.165 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[4]  ; clk        ; 5.529 ; 5.240 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[5]  ; clk        ; 5.814 ; 5.475 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[6]  ; clk        ; 5.567 ; 5.279 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[7]  ; clk        ; 5.709 ; 5.478 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[8]  ; clk        ; 5.402 ; 5.113 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[9]  ; clk        ; 5.683 ; 5.457 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[10] ; clk        ; 5.809 ; 5.497 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[11] ; clk        ; 6.201 ; 5.844 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[12] ; clk        ; 6.230 ; 5.864 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[13] ; clk        ; 6.200 ; 5.852 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ; 3.108 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ; 3.119 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_data[*]   ; clk        ; 6.084 ; 5.737 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[0]  ; clk        ; 6.084 ; 5.737 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[1]  ; clk        ; 6.017 ; 5.679 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[2]  ; clk        ; 5.192 ; 4.955 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[3]  ; clk        ; 5.547 ; 5.248 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[4]  ; clk        ; 5.560 ; 5.263 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[5]  ; clk        ; 5.834 ; 5.500 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[6]  ; clk        ; 5.582 ; 5.284 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[7]  ; clk        ; 5.588 ; 5.256 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[8]  ; clk        ; 5.932 ; 5.578 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[9]  ; clk        ; 5.703 ; 5.473 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[10] ; clk        ; 5.998 ; 5.608 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[11] ; clk        ; 5.719 ; 5.368 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[12] ; clk        ; 5.652 ; 5.307 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[13] ; clk        ; 5.406 ; 5.122 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ; 3.109 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_clk       ; clk        ;       ; 2.931 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ;       ; 2.930 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ;       ; 2.941 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ;       ; 2.932 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; da1_clk       ; clk        ; 1.207 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_data[*]   ; clk        ; 2.038 ; 2.021 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[0]  ; clk        ; 2.038 ; 2.021 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[1]  ; clk        ; 2.118 ; 2.115 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[2]  ; clk        ; 2.113 ; 2.111 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[3]  ; clk        ; 2.183 ; 2.192 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[4]  ; clk        ; 2.214 ; 2.216 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[5]  ; clk        ; 2.315 ; 2.326 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[6]  ; clk        ; 2.237 ; 2.246 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[7]  ; clk        ; 2.301 ; 2.323 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[8]  ; clk        ; 2.154 ; 2.144 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[9]  ; clk        ; 2.316 ; 2.342 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[10] ; clk        ; 2.338 ; 2.351 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[11] ; clk        ; 2.499 ; 2.527 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[12] ; clk        ; 2.493 ; 2.527 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da1_data[13] ; clk        ; 2.510 ; 2.537 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ; 1.206 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ; 1.217 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_data[*]   ; clk        ; 2.073 ; 2.066 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[0]  ; clk        ; 2.430 ; 2.445 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[1]  ; clk        ; 2.389 ; 2.433 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[2]  ; clk        ; 2.073 ; 2.066 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[3]  ; clk        ; 2.216 ; 2.220 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[4]  ; clk        ; 2.223 ; 2.227 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[5]  ; clk        ; 2.325 ; 2.340 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[6]  ; clk        ; 2.232 ; 2.241 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[7]  ; clk        ; 2.225 ; 2.221 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[8]  ; clk        ; 2.351 ; 2.368 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[9]  ; clk        ; 2.306 ; 2.337 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[10] ; clk        ; 2.359 ; 2.373 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[11] ; clk        ; 2.258 ; 2.269 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[12] ; clk        ; 2.231 ; 2.233 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  da2_data[13] ; clk        ; 2.157 ; 2.151 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ; 1.207 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_clk       ; clk        ;       ; 1.195 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da1_wrt       ; clk        ;       ; 1.194 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_clk       ; clk        ;       ; 1.205 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; da2_wrt       ; clk        ;       ; 1.196 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; da1_clk      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_wrt      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da1_data[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_clk      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_wrt      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; da2_data[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------+
; Input Transition Times                                 ;
+-----+--------------+-----------------+-----------------+
; Pin ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----+--------------+-----------------+-----------------+
; clk ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-----+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; da1_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da1_wrt      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da1_data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da1_data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da1_data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da1_data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da1_data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da1_data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da1_data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da1_data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da1_data[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da1_data[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da1_data[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da1_data[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da1_data[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da1_data[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da2_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da2_wrt      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da2_data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; da2_data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; da2_data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da2_data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da2_data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da2_data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da2_data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da2_data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da2_data[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da2_data[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da2_data[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da2_data[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da2_data[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; da2_data[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; da1_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da1_wrt      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da1_data[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da2_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da2_wrt      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; da2_data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; da2_data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; da2_data[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; da1_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da1_wrt      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da1_data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da1_data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da1_data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da1_data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da1_data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da1_data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da1_data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da1_data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da1_data[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da1_data[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da1_data[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da1_data[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da1_data[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da1_data[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da2_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da2_wrt      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da2_data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; da2_data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; da2_data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da2_data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da2_data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da2_data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da2_data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da2_data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da2_data[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da2_data[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da2_data[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da2_data[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da2_data[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; da2_data[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14       ; 20       ; 0        ; 55       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 14       ; 20       ; 0        ; 55       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Fri Apr 28 19:20:38 2017
Info: Command: quartus_sta ad9767_test -c ad9767_test
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ad9767_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.282
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.282         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.466
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.466         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.731
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.731         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.858         0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.346
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.346         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.419
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.419         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.725
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.725         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.855         0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.100
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.100         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.192
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.192         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.735
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.735         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.423         0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 463 megabytes
    Info: Processing ended: Fri Apr 28 19:20:41 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


