<!DOCTYPE html>
<html lang="en-us">
<head>

    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />

    
    
        <meta name="twitter:card" content="summary"/>
    



<meta name="twitter:title" content="异步fifo的设计"/>
<meta name="twitter:description" content=""/>
<meta name="twitter:site" content="@"/>



  	<meta property="og:title" content="异步fifo的设计 &middot; My New Hugo Site" />
  	<meta property="og:site_name" content="My New Hugo Site" />
  	<meta property="og:url" content="http://example.org/posts/%E5%BC%82%E6%AD%A5fifo%E7%9A%84%E8%AE%BE%E8%AE%A1/" />

    
        
    

    
    <meta property="og:description" content="" />
  	<meta property="og:type" content="article" />
    <meta property="article:published_time" content="2020-03-15T17:58:18Z" />

    
    <meta property="article:tag" content="IC design" />
    
    <meta property="article:tag" content="FIFO" />
    
    

    <title>异步fifo的设计 &middot; My New Hugo Site</title>

    
    <meta name="description" content="&lt;!-- raw HTML omitted --&gt;" />
    

    <meta name="HandheldFriendly" content="True" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />

    <link rel="shortcut icon" href="/images/favicon.ico">
	  <link rel="apple-touch-icon" href="/images/apple-touch-icon.png" />

    <link rel="stylesheet" type="text/css" href="/css/screen.css" />
    <link rel="stylesheet" type="text/css" href="/css/nav.css" />

    

    

    
      
          <link href="/index.xml" rel="alternate" type="application/rss+xml" title="My New Hugo Site" />
      
      
    
    <meta name="generator" content="Hugo 0.68.3" />

    <link rel="canonical" href="http://example.org/posts/%E5%BC%82%E6%AD%A5fifo%E7%9A%84%E8%AE%BE%E8%AE%A1/" />

    
      
    
    <script type="application/ld+json">
{
    "@context": "https://schema.org",
    "@type": "Article",
    "publisher": {
        "@type": "Organization",
        "name":  null 
    },
    "author": {
        "@type": "Person",
        "name":  null ,
        
        "url":  null ,
        "sameAs": [
            
            
             
             
             
             
             
            
        ]
    },
    "headline": "异步fifo的设计",
    "name": "异步fifo的设计",
    "wordCount":  760 ,
    "timeRequired": "PT4M",
    "inLanguage": {
      "@type": "Language",
      "alternateName": "en"
    },
    "url": "http://example.org/posts/%E5%BC%82%E6%AD%A5fifo%E7%9A%84%E8%AE%BE%E8%AE%A1/",
    "datePublished": "2020-03-15T17:58Z",
    "dateModified": "2020-03-15T17:58Z",
    
    "keywords": "IC design, FIFO",
    "description": "",
    "mainEntityOfPage": {
        "@type": "WebPage",
        "@id": "http://example.org/posts/%E5%BC%82%E6%AD%A5fifo%E7%9A%84%E8%AE%BE%E8%AE%A1/"
    }
}
    </script>
    


    

    

    
</head>
<body class="nav-closed">

  <div class="nav">
    <h3 class="nav-title">Menu</h3>
    <a href="#" class="nav-close">
        <span class="hidden">Close</span>
    </a>
    <ul>
        
        
    </ul>

    
    <a class="subscribe-button icon-feed" href="/index.xml">Subscribe</a>
    
</div>
<span class="nav-cover"></span>


 <div class="site-wrapper">



<header class="main-header post-head no-cover">
  <nav class="main-nav clearfix">


  
  
      <a class="menu-button icon-feed" href="/index.xml" >&nbsp;&nbsp;Subscribe</a>
  
  </nav>
</header>



<main class="content" role="main">




  <article class="post posts">

    <header class="post-header">
        <h1 class="post-title">异步fifo的设计</h1>
        <small></small>

        <section class="post-meta">
        
         
          <span class="post-tag small"><a href="http://example.org//tags/ic-design/">#IC design</a></span>
         
          <span class="post-tag small"><a href="http://example.org//tags/fifo/">#FIFO</a></span>
         
        </section>
    </header>

    <section class="post-content">
      <!-- raw HTML omitted -->
<h2 id="1-资料">1. 资料</h2>
<p><a href="https://zhuanlan.zhihu.com/p/42991844">异步FIFO设计（1）</a></p>
<p><a href="https://blog.csdn.net/deng_d1/article/details/50179677">异步FIFO设计原理及Verliog源代码_网络_deng_d1的博客-CSDN博客</a></p>
<h2 id="2-原理介绍">2. 原理介绍</h2>
<p>{% asset_img 1.png %}</p>
<h3 id="21-使用fifo的情况">2.1 使用FIFO的情况</h3>
<ul>
<li>两个不同时钟域进行数据传输时可以用FIFO</li>
<li>对于不同宽度的数据接口也可以用FIFO， 例如单片机8位输出，而DSP 16位数据输入。</li>
</ul>
<h3 id="22-fifo的相关参数">2.2 FIFO的相关参数</h3>
<ul>
<li>FIFO的宽度：表示FIFO进行一次读写操作的数据位。</li>
<li>FIFO的深度：指的是FIFO能存储多少个N位的数据，N为宽度。</li>
<li>满标志：FIFO已满或将要满时由FIFO的状态电路送出的一个信号，以阻止FIFO的写操作继续向FIFO中写数据而造成溢出（overflow）</li>
<li>空标志：FIFO已空或将要空时由FIFO的状态电路送出的一个信号，以阻止FIFO的读操作继续从FIFO中读出数据而造成无效数据的读出（underflow）。</li>
<li>读时钟：读数据所遵循的时钟。</li>
<li>写时钟：写操作所需要遵循的时钟。</li>
<li>读指针：指向下一个读出地址。读完后自动加1</li>
<li>写指针：指向下一个写入地址，写完后自动加1</li>
</ul>
<h3 id="23-空满状态的判断">2.3 空满状态的判断</h3>
<p><a href="https://blog.csdn.net/zyn1347806/article/details/79626452">FIFO空满判断与地址转换的思考_网络_zyn1347806的博客-CSDN博客</a></p>
<p><a href="https://www.cnblogs.com/xh13dream/p/9265042.html">异步fifo设计（1）</a></p>
<ul>
<li>用格雷码来作地址判断（多引入一位作位判断，比如设计深度为8，宽度为8的异步FIFO，设计其指针位数为4,即 n+1）
<ul>
<li>当最高位和次高位相同时，其余位相同认为是读空</li>
<li>当最高位和次高位不同时，其余位相同认为是写满</li>
</ul>
</li>
</ul>
<h3 id="24-读空标志位的产生">2.4 读空标志位的产生</h3>
<p><a href="https://www.sohu.com/a/114158723_458015">异步FIFO设计(非常详细，图文并茂，值得一看！）</a></p>
<p>FIFO中存在两种指针，rd_ptr 和 wr_ptr。只有两种状态下FIFO才会为空：</p>
<ul>
<li>系统复位，读写指针都被清空。</li>
<li>读出速度大于写入速度，读地址赶上写地址。</li>
</ul>
<p>空标志位的产生要在读时钟域里完成，这样不至于FIFO为空时，而空标志位还没有发生，但是可能发生FIFO里已经有数据了，但是空标志位还是没有被撤销，不过就算在最坏的情况下，空标志撤销也只是滞后3个周期（因为会需要时钟的同步，经过两级触发器）。还有一种情况，就是空标志比较逻辑检测到读地址和写地址相同后，紧接着发生写操作，导致写地址加1，由于同步模块的滞后性，导致没法及时更新写地址，会产生一个虚假的空信号，称作“虚空”。</p>
<h3 id="25-读满标志位的产生">2.5 读满标志位的产生</h3>
<p>读满状态可以理解为，读地址超写地址一圈，两个地址仍然在同一个地方，这时候引入指示位来进行区别和判断。</p>
<p>读满状态判断：</p>
<ol>
<li>
<p><strong>最高位相异，因为两个指针速度不同， 写超前于读。</strong></p>
</li>
<li>
<p><strong>出去最高位，次高位取反后两者相同。比如：写指针已经走了一圈了跑到3，此时写指针：1110，而读指针第一次走到3，指针数值为：0010。⇒ 发现最高位和次高位均不同，表示满状态。</strong></p>
</li>
<li>
<p><strong>相应的，如果最高位和次高位均相同则表示空状态。</strong></p>
<p>{% asset_img Untitled.png %}</p>
</li>
</ol>
<h2 id="3代码的实现">3.代码的实现</h2>
<p>这里以一个8x8的fifo作为案例来进行代码的设计，之后再做一个fifo的封装实现自定义化模块。</p>
<h3 id="31-格雷码转换">3.1 格雷码转换</h3>
<p>需要用Gray Code来实现地址，从而降低亚稳态。</p>
<p>基本的转换关系：</p>
<ul>
<li>二进制转格雷码：
<ul>
<li>G[ n-1 ] = b[ n - 1 ] （最高位）</li>
<li>G [i] = b [ i ] ^ b [i + 1]</li>
</ul>
</li>
<li>格雷码转换二进制：
<ul>
<li>b[n-1] = G [n-1]</li>
<li>b [ i ] = G [ i ]^ G [i+1] ^ &hellip;&hellip;^ G[ n - 1] = G [ i ] ^ b[ i + 1 ]</li>
</ul>
</li>
</ul>
<p>EDA link: <a href="https://www.edaplayground.com/x/4QrG">https://www.edaplayground.com/x/4QrG</a></p>
<pre><code>//sample of Binary to Gray
module B2G (
		B,   // B input binary
		G    // output Gray
);
input wire [3:0] B;
output reg [3:0] G;
always @(*) begin // 使用always时，要加@
		G [3] = B [3];
		G [2] = B[2] ^ B[3];
		G [1] = B[1] ^ B[2];
		G [0] = B[0] ^ B[1];
end
endmodule

//TestBench
module tb ();
  reg [3:0] B,G;
  reg [2:0] i;
//  reg clk;
  initial begin
    $dumpfile(&quot;dump.vcd&quot;);// dump waive
    $dumpvars(1, tb);
    B = 0;
    i = 0;
    #10;
    B =1; #10;
   for (i=0; i&lt;=7; i = i+1) begin
		   B = B +1;
			  #10;
   end
  end

  B2G dut(
    .B(B),
    .G(G)
  );
endmodule
</code></pre><h3 id="32-写模块控制">3.2 写模块控制</h3>
<p>写模块的功能</p>
<ul>
<li>写信号来的时候，写指针地址加1</li>
<li>将wr 指针和rd 指针进行比较，看是否写满了。其中注意的是，满状态要将读指针同步到写时钟里，需要进行同步后再比较。</li>
</ul>
<p>输入信号：wr_clk, wr_en, wr_rst_n, rd_add_glay</p>
<p>输出信号：wr_add_bin, wr_add_glay</p>
<p>EDA link <a href="https://www.edaplayground.com/x/5565">https://www.edaplayground.com/x/5565</a></p>
<div class="highlight"><pre style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#75715e">// Code your design here
</span><span style="color:#75715e"></span><span style="color:#66d9ef">`include</span> <span style="color:#e6db74">&#34;B2G.v&#34;</span>
<span style="color:#66d9ef">module</span> wr_ctrl (
		<span style="color:#66d9ef">input</span> wr_clk,
        <span style="color:#66d9ef">input</span> wr_rst_n,
		<span style="color:#66d9ef">input</span> wr_en,
 		 <span style="color:#66d9ef">input</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] rd_add_glay,
 		 <span style="color:#66d9ef">output</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] wr_add_bin,
 		 <span style="color:#66d9ef">output</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] wr_add_glay,
		<span style="color:#66d9ef">output</span> <span style="color:#66d9ef">reg</span> wr_full
);

<span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] wr_add_bin_r;
<span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] wr_add_glay_r;
<span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] rd_add_glay_r1;
<span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] rd_add_glay_r2;
<span style="color:#75715e">// 地址增加模块
</span><span style="color:#75715e"></span>
<span style="color:#66d9ef">always</span> @ (<span style="color:#66d9ef">posedge</span> wr_clk <span style="color:#66d9ef">or</span> <span style="color:#66d9ef">negedge</span> wr_rst_n <span style="color:#66d9ef">or</span> <span style="color:#66d9ef">posedge</span> wr_en) <span style="color:#66d9ef">begin</span>
	<span style="color:#66d9ef">if</span> (wr_en) <span style="color:#66d9ef">begin</span> <span style="color:#75715e">// 所有的操作都是在始能下开始的
</span><span style="color:#75715e"></span>	<span style="color:#66d9ef">if</span> (<span style="color:#f92672">!</span>wr_rst_n) <span style="color:#66d9ef">begin</span> <span style="color:#75715e">//复位操作
</span><span style="color:#75715e"></span>		wr_add_bin_r <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">0</span>; <span style="color:#75715e">//地址指针复位
</span><span style="color:#75715e"></span>		wr_full <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">0</span>;
	<span style="color:#66d9ef">end</span>
    <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (<span style="color:#f92672">!</span>wr_full) <span style="color:#66d9ef">begin</span> <span style="color:#75715e">//不满情况下
</span><span style="color:#75715e"></span>       wr_add_bin_r <span style="color:#f92672">&lt;=</span> wr_add_bin_r <span style="color:#f92672">+</span> <span style="color:#ae81ff">1</span>;<span style="color:#75715e">// 地址加1
</span><span style="color:#75715e"></span>      <span style="color:#66d9ef">end</span>
<span style="color:#66d9ef">end</span>
<span style="color:#66d9ef">end</span>

<span style="color:#75715e">//调用格雷码转换
</span><span style="color:#75715e"></span>B2G wr_B2G(
	.B (wr_add_bin_r),
	.G (wr_add_glay_r)
);

<span style="color:#75715e">//判断满状态，如果格雷码首两位和读地址互异，则满
</span><span style="color:#75715e">//同步读地址
</span><span style="color:#75715e"></span><span style="color:#66d9ef">always</span> @(<span style="color:#66d9ef">posedge</span> wr_clk) <span style="color:#66d9ef">begin</span>
	{rd_add_glay_r2,rd_add_glay_r1} <span style="color:#f92672">&lt;=</span> {rd_add_glay_r1, rd_add_glay} ;
<span style="color:#66d9ef">end</span>
  <span style="color:#66d9ef">always</span> @(<span style="color:#f92672">*</span>) <span style="color:#66d9ef">begin</span>
    wr_full <span style="color:#f92672">=</span> (rd_add_glay_r2[<span style="color:#ae81ff">3</span>]<span style="color:#f92672">^</span>wr_add_glay_r[<span style="color:#ae81ff">3</span>]) <span style="color:#f92672">&amp;&amp;</span> (rd_add_glay_r2[<span style="color:#ae81ff">2</span>]<span style="color:#f92672">^</span>wr_add_glay_r[<span style="color:#ae81ff">2</span>]) <span style="color:#f92672">&amp;&amp;</span> (rd_add_glay_r2[<span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] <span style="color:#f92672">==</span> wr_add_glay_r [<span style="color:#ae81ff">1</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>]); <span style="color:#75715e">// 首两位互异，且后几位相同
</span><span style="color:#75715e"></span>  <span style="color:#66d9ef">end</span>
<span style="color:#66d9ef">assign</span> wr_add_bin <span style="color:#f92672">=</span> wr_add_bin_r;
<span style="color:#66d9ef">assign</span> wr_add_glay <span style="color:#f92672">=</span> wr_add_glay_r;

<span style="color:#66d9ef">endmodule</span>
</code></pre></div><h3 id="33-读模块控制">3.3 读模块控制</h3>
<p>功能代码和写模块相似，只是空标志的判断条件不同，要求两个地址完全相同才可以。</p>
<p>EDA Link:  <a href="https://www.edaplayground.com/x/3tfy">https://www.edaplayground.com/x/3tfy</a></p>
<div class="highlight"><pre style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#75715e">// Code your design here
</span><span style="color:#75715e"></span><span style="color:#66d9ef">`include</span> <span style="color:#e6db74">&#34;B2G.v&#34;</span>
<span style="color:#66d9ef">module</span> rd_ctrl (
		<span style="color:#66d9ef">input</span> rd_clk,
     <span style="color:#66d9ef">input</span> rd_rst_n,
		<span style="color:#66d9ef">input</span> rd_en,
 		 <span style="color:#66d9ef">input</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] wr_add_glay,
 		 <span style="color:#66d9ef">output</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] rd_add_bin,
 		 <span style="color:#66d9ef">output</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] rd_add_glay,
		<span style="color:#66d9ef">output</span> <span style="color:#66d9ef">reg</span> rd_empty
);

<span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] rd_add_bin_r;
<span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] rd_add_glay_r;
<span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] wr_add_glay_r1;
<span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] wr_add_glay_r2;
<span style="color:#75715e">// 地址增加模块
</span><span style="color:#75715e"></span>
<span style="color:#66d9ef">always</span> @ (<span style="color:#66d9ef">posedge</span> rd_clk <span style="color:#66d9ef">or</span> <span style="color:#66d9ef">negedge</span> rd_rst_n <span style="color:#66d9ef">or</span> <span style="color:#66d9ef">posedge</span> rd_en) <span style="color:#66d9ef">begin</span>
	<span style="color:#66d9ef">if</span> (rd_en) <span style="color:#66d9ef">begin</span> <span style="color:#75715e">// 所有的操作都是在始能下开始的
</span><span style="color:#75715e"></span>	<span style="color:#66d9ef">if</span> (<span style="color:#f92672">!</span>rd_rst_n) <span style="color:#66d9ef">begin</span> <span style="color:#75715e">//复位操作
</span><span style="color:#75715e"></span>		rd_add_bin_r <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">0</span>; <span style="color:#75715e">//地址指针复位
</span><span style="color:#75715e"></span>		rd_empty <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">0</span>;
	<span style="color:#66d9ef">end</span>
    <span style="color:#66d9ef">else</span> <span style="color:#66d9ef">if</span> (<span style="color:#f92672">!</span>rd_empty) <span style="color:#66d9ef">begin</span> <span style="color:#75715e">//不满情况下
</span><span style="color:#75715e"></span>       rd_add_bin_r <span style="color:#f92672">&lt;=</span> rd_add_bin_r <span style="color:#f92672">+</span> <span style="color:#ae81ff">1</span>;<span style="color:#75715e">// 地址加1
</span><span style="color:#75715e"></span>      <span style="color:#66d9ef">end</span>
<span style="color:#66d9ef">end</span>
<span style="color:#66d9ef">end</span>

<span style="color:#75715e">//调用格雷码转换
</span><span style="color:#75715e"></span>B2G rd_B2G(
	.B (rd_add_bin_r),
	.G (rd_add_glay_r)
);

<span style="color:#75715e">//判断满状态，如果格雷码首两位和读地址互异，则满
</span><span style="color:#75715e">//同步读地址
</span><span style="color:#75715e"></span><span style="color:#66d9ef">always</span> @(<span style="color:#66d9ef">posedge</span> rd_clk) <span style="color:#66d9ef">begin</span>
	{wr_add_glay_r2,wr_add_glay_r1} <span style="color:#f92672">&lt;=</span> {wr_add_glay_r1, wr_add_glay} ;
<span style="color:#66d9ef">end</span>
  <span style="color:#66d9ef">always</span> @(<span style="color:#f92672">*</span>) <span style="color:#66d9ef">begin</span>
    rd_empty <span style="color:#f92672">=</span> wr_add_glay_r2 <span style="color:#f92672">==</span> rd_add_glay_r ; <span style="color:#75715e">// 地址相同时，表示读空
</span><span style="color:#75715e"></span>  <span style="color:#66d9ef">end</span>
<span style="color:#66d9ef">assign</span> rd_add_bin <span style="color:#f92672">=</span> rd_add_bin_r;
<span style="color:#66d9ef">assign</span> rd_add_glay <span style="color:#f92672">=</span> rd_add_glay_r;

<span style="color:#66d9ef">endmodule</span>
</code></pre></div><h3 id="34-fifo-mem-ctrl">3.4 FIFO Mem Ctrl</h3>
<p>主体部分会建立一个FIFO的mem，并且输入数据和读出数据。</p>
<p>控制模块功能简介：</p>
<ul>
<li>根据地址将对应的数据存储或者读取</li>
<li>EDA link <a href="https://www.edaplayground.com/x/bWf">https://www.edaplayground.com/x/bWf</a></li>
</ul>
<p>Bug ： 因为弄错数组的写法，导致出现了bug reg [wordsize : 0] array_name [0 : arraysize]; 其中第二个是0-size，例如需要生成8x8 size的数组，应该为 reg [7:0] mem [0:7] 不是 reg [7:0] mem [2:0] ;</p>
<div class="highlight"><pre style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#66d9ef">module</span> fifo_mem (
		<span style="color:#66d9ef">input</span> wr_clk,
		<span style="color:#66d9ef">input</span> rd_clk,
  <span style="color:#66d9ef">input</span> rst_n,
  <span style="color:#66d9ef">input</span> [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] wdata,
  <span style="color:#66d9ef">input</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] wr_add_bin, <span style="color:#75715e">//写地址
</span><span style="color:#75715e"></span>  <span style="color:#66d9ef">input</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] rd_add_bin, <span style="color:#75715e">//读地址
</span><span style="color:#75715e"></span>		<span style="color:#66d9ef">input</span> wr_full,
		<span style="color:#66d9ef">input</span> rd_empty,
	<span style="color:#66d9ef">output</span> <span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] rdata

);

<span style="color:#75715e">// 建立一个8x8的reg
</span><span style="color:#75715e"></span>  <span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] fifo_mem [<span style="color:#ae81ff">0</span><span style="color:#f92672">:</span><span style="color:#ae81ff">7</span>]; <span style="color:#75715e">//建立一个宽度为8深度也为8的mem
</span><span style="color:#75715e"></span><span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">2</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] wr_add; <span style="color:#75715e">//内部3位地址
</span><span style="color:#75715e"></span><span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">2</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] rd_add; <span style="color:#75715e">//内部3位地址
</span><span style="color:#75715e"></span>  <span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">2</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] i;
  
<span style="color:#66d9ef">assign</span> wr_add <span style="color:#f92672">=</span> wr_add_bin [<span style="color:#ae81ff">2</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>];
<span style="color:#66d9ef">assign</span> rd_add <span style="color:#f92672">=</span> rd_add_bin [<span style="color:#ae81ff">2</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>];

<span style="color:#75715e">// 初始化
</span><span style="color:#75715e"></span>  
  <span style="color:#66d9ef">always</span> @(<span style="color:#66d9ef">negedge</span> rst_n) <span style="color:#66d9ef">begin</span>
    <span style="color:#66d9ef">if</span> (<span style="color:#f92672">!</span>rst_n) <span style="color:#66d9ef">begin</span>
      <span style="color:#66d9ef">for</span> (i<span style="color:#f92672">=</span><span style="color:#ae81ff">0</span>; i<span style="color:#f92672">&lt;=</span><span style="color:#ae81ff">7</span> ; i <span style="color:#f92672">=</span> i<span style="color:#f92672">+</span><span style="color:#ae81ff">1</span>) <span style="color:#66d9ef">begin</span>
        fifo_mem [i] <span style="color:#f92672">&lt;=</span> <span style="color:#ae81ff">0</span>;
      <span style="color:#66d9ef">end</span>
    <span style="color:#66d9ef">end</span>
  <span style="color:#66d9ef">end</span>
      
<span style="color:#66d9ef">always</span> @(<span style="color:#66d9ef">posedge</span> wr_clk) <span style="color:#66d9ef">begin</span>
  <span style="color:#66d9ef">if</span> (<span style="color:#f92672">!</span>wr_full) <span style="color:#66d9ef">begin</span>
			fifo_mem [wr_add] <span style="color:#f92672">&lt;=</span> wdata;
  <span style="color:#66d9ef">end</span>
<span style="color:#66d9ef">end</span>

<span style="color:#66d9ef">always</span> @(<span style="color:#66d9ef">posedge</span> rd_clk) <span style="color:#66d9ef">begin</span>
		<span style="color:#66d9ef">if</span> (<span style="color:#f92672">!</span>rd_empty) 
			rdata <span style="color:#f92672">&lt;=</span> fifo_mem [rd_add] ;
<span style="color:#66d9ef">end</span>


<span style="color:#66d9ef">endmodule</span>
</code></pre></div><h3 id="35-top-level-各模块集成">3.5 Top level 各模块集成</h3>
<p>EDA link : <a href="https://www.edaplayground.com/x/6Mfp">https://www.edaplayground.com/x/6Mfp</a></p>
<div class="highlight"><pre style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4"><code class="language-verilog" data-lang="verilog"><span style="color:#75715e">// Code your design here
</span><span style="color:#75715e"></span><span style="color:#66d9ef">`include</span> <span style="color:#e6db74">&#34;fifo_mem.v&#34;</span>
<span style="color:#66d9ef">`include</span> <span style="color:#e6db74">&#34;wr_ctrl.v&#34;</span>
<span style="color:#66d9ef">`include</span> <span style="color:#e6db74">&#34;rd_ctrl.v&#34;</span>
<span style="color:#66d9ef">`include</span> <span style="color:#e6db74">&#34;B2G.v&#34;</span>


<span style="color:#66d9ef">module</span> fifo(
	<span style="color:#66d9ef">input</span> wr_clk,
	<span style="color:#66d9ef">input</span> rd_clk,
	<span style="color:#66d9ef">input</span> rst_n,
	<span style="color:#66d9ef">input</span> wr_en,
	<span style="color:#66d9ef">input</span> rd_en,
	<span style="color:#66d9ef">input</span> [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] data_i,
  	<span style="color:#66d9ef">output</span> <span style="color:#66d9ef">reg</span> [<span style="color:#ae81ff">7</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] data_o,
  	<span style="color:#66d9ef">output</span> <span style="color:#66d9ef">reg</span> full, <span style="color:#75715e">// 用于控制数据的输入
</span><span style="color:#75715e"></span>);

<span style="color:#66d9ef">wire</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] wr_add_glay;
<span style="color:#66d9ef">wire</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] rd_add_glay;
<span style="color:#66d9ef">wire</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] wr_add_bin;
<span style="color:#66d9ef">wire</span> [<span style="color:#ae81ff">3</span><span style="color:#f92672">:</span><span style="color:#ae81ff">0</span>] rd_add_bin;
<span style="color:#66d9ef">wire</span> empty;
<span style="color:#66d9ef">wire</span> wr_rst_n,rd_rst_n;

<span style="color:#66d9ef">assign</span> wr_rst_n <span style="color:#f92672">=</span> rst_n;
<span style="color:#66d9ef">assign</span> rd_rst_n <span style="color:#f92672">=</span> rst_n;

fifo_mem dut(
    .rst_n (rst_n),
    .wr_clk (wr_clk),
    .rd_clk (rd_clk),
    .wdata (data_i),
    .wr_add_bin(wr_add_bin),
    .rd_add_bin(rd_add_bin),
    .wr_full(full),
    .rd_empty(empty),
    .rdata(data_o)
  );

wr_ctrl write(
    .wr_clk(wr_clk),
    .wr_rst_n(wr_rst_n),
    .wr_en(wr_en),
    .rd_add_glay(rd_add_glay),
    .wr_add_bin(wr_add_bin),
    .wr_add_glay(wr_add_glay),
    .wr_full(full)
  );

rd_ctrl read (
		.rd_clk(rd_clk),
    .rd_rst_n(rd_rst_n),
		.rd_en(rd_en),
 		.wr_add_glay(wr_add_glay),
 		.rd_add_bin(rd_add_bin),
 		.rd_add_glay(rd_add_glay),
		.rd_empty(empty)
);

<span style="color:#66d9ef">endmodule</span>
</code></pre></div><p>{% asset_img 3.png Simulation Result %}</p>
    </section>


  <footer class="post-footer">


    




    
<section class="share">
  <h4>Share this posts</h4>
  <a class="icon-twitter" style="font-size: 1.4em" href="https://twitter.com/share?text=%e5%bc%82%e6%ad%a5fifo%e7%9a%84%e8%ae%be%e8%ae%a1&nbsp;-&nbsp;My%20New%20Hugo%20Site&amp;url=http%3a%2f%2fexample.org%2fposts%2f%25E5%25BC%2582%25E6%25AD%25A5fifo%25E7%259A%2584%25E8%25AE%25BE%25E8%25AE%25A1%2f"
      onclick="window.open(this.href, 'twitter-share', 'width=550,height=235');return false;">
      <span class="hidden">Twitter</span>
  </a>
  <a class="icon-facebook" style="font-size: 1.4em" href="https://www.facebook.com/sharer/sharer.php?u=http%3a%2f%2fexample.org%2fposts%2f%25E5%25BC%2582%25E6%25AD%25A5fifo%25E7%259A%2584%25E8%25AE%25BE%25E8%25AE%25A1%2f"
      onclick="window.open(this.href, 'facebook-share','width=580,height=296');return false;">
      <span class="hidden">Facebook</span>
  </a>
  <a class="icon-pinterest" style="font-size: 1.4em" href="http://pinterest.com/pin/create/button/?url=http%3a%2f%2fexample.org%2fposts%2f%25E5%25BC%2582%25E6%25AD%25A5fifo%25E7%259A%2584%25E8%25AE%25BE%25E8%25AE%25A1%2f&amp;description=%e5%bc%82%e6%ad%a5fifo%e7%9a%84%e8%ae%be%e8%ae%a1"
      onclick="window.open(this.href, 'pinterest-share','width=580,height=296');return false;">
      <span class="hidden">Pinterest</span>
  </a>
  <a class="icon-google-plus" style="font-size: 1.4em" href="https://plus.google.com/share?url=http%3a%2f%2fexample.org%2fposts%2f%25E5%25BC%2582%25E6%25AD%25A5fifo%25E7%259A%2584%25E8%25AE%25BE%25E8%25AE%25A1%2f"
     onclick="window.open(this.href, 'google-plus-share', 'width=490,height=530');return false;">
      <span class="hidden">Google+</span>
  </a>
</section>



    







  </footer>
</article>

</main>


  <aside class="read-next">
  
      <a class="read-next-story" style="no-cover" href="/posts/%E7%AE%80%E5%8D%95%E5%8A%A0%E6%B3%95%E5%99%A8%E7%9A%84%E8%AE%BE%E8%AE%A1/">
          <section class="post">
              <h2>简单加法器的设计</h2>
              
          </section>
      </a>
  
  
</aside>



    <footer class="site-footer clearfix">
        <section class="copyright"><a href="">My New Hugo Site</a> </section>
        
        <section class="poweredby">Proudly generated by <a class="icon-hugo" href="http://gohugo.io">HUGO</a>, with <a class="icon-theme" href="https://github.com/vjeantet/hugo-theme-casper">Casper</a> theme</section>
        
    </footer>
    </div>
    <script type="text/javascript" src="/js/jquery.js"></script>
    <script type="text/javascript" src="/js/jquery.fitvids.js"></script>
    <script type="text/javascript" src="/js/index.js"></script>
    
</body>
</html>

