// Seed: 561737421
module module_0 (
    input wor id_0,
    input uwire id_1,
    input wire id_2,
    input supply0 id_3,
    input wor id_4,
    input supply1 id_5,
    output uwire id_6,
    input tri1 id_7,
    output tri0 id_8,
    input tri id_9,
    output supply1 id_10,
    output tri id_11,
    output tri0 id_12,
    output tri id_13
);
endmodule
module module_0 (
    input wand id_0,
    input wire id_1,
    input tri id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wand id_5,
    input wand id_6,
    input tri1 id_7,
    input tri0 id_8
    , id_19,
    output wire id_9,
    output tri1 id_10,
    input tri1 id_11,
    output logic id_12,
    input tri0 module_1,
    output logic id_14,
    input wor id_15,
    input supply0 id_16,
    output tri1 id_17
);
  wire id_20;
  initial begin : LABEL_0
    id_14 <= -1;
    id_12 <= id_5;
  end
  wire id_21;
  module_0 modCall_1 (
      id_16,
      id_1,
      id_6,
      id_4,
      id_6,
      id_6,
      id_17,
      id_11,
      id_9,
      id_16,
      id_17,
      id_17,
      id_10,
      id_10
  );
  assign modCall_1.id_8 = 0;
  assign id_12 = id_4 * -1 + id_21;
endmodule
