// Seed: 3911158011
module module_0 (
    output tri0 id_0,
    input  wire id_1,
    output wire id_2
);
  wire id_4 = id_4, id_5;
  tri1 id_6 = 1;
  id_7(
      .id_0(id_1), .id_1(id_4), .id_2(id_0 & 1 & 1), .id_3(id_0), .id_4(1'b0), .id_5((1'b0))
  );
endmodule
module module_1 (
    input tri0  id_0,
    input uwire id_1,
    input wor   id_2
);
  assign id_4 = 1;
  assign id_4 = id_0;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4
  );
  assign modCall_1.type_9 = 0;
  always @(1 or posedge id_4);
endmodule
