m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/intelFPGA_pro/22.4
T_opt
!s110 1677188659
V0Qm>GkdNIcWSUBNOA?D3j0
Z2 04 3 4 work alu fast 0
=2-709cd15a7431-63f7de33-1dc-10b8
R0
Z3 !s124 OEM10U1 
o-quiet -auto_acc_if_foreign -work work
Z4 tCvgOpt 0
n@_opt
Z5 OL;O;2022.1;75
R1
T_opt1
!s110 1677243703
V5c2B_3@gCh^ol1kUHZ=`60
R2
=1-000ae431a4f1-63f8b537-c44c2-3bf1
R0
R3
Z6 o-quiet -auto_acc_if_foreign -work work +acc
R4
n@_opt1
R5
R1
T_opt2
!s110 1677262576
VO3XV`SikD@Ak6lO4_=BaE3
04 6 4 work alu_tb fast 0
=7-000ae431a4f1-63f8fef0-c818-68f5
R0
!s124 OEM10U2 
R6
R4
n@_opt2
R5
R1
valu
Z7 !s110 1678053647
!i10b 1
!s100 KOCg8HZ>HG9o[kEGnK^JO0
IM<<TEU@=6Okb^fzhW1;DS1
Z8 dC:/Users/jules/Documents/RISC-V
w1678053644
8C:/Users/jules/Documents/RISC-V/verilog/alu.v
FC:/Users/jules/Documents/RISC-V/verilog/alu.v
Z9 FC:/Users/jules/Documents/RISC-V/verilog/parameters.vh
!i122 60
L0 1 130
Z10 VDg1SIo80bB@j0V0VzS_@n1
Z11 OL;L;2022.1;75
r1
!s85 0
31
Z12 !s108 1678053647.000000
!s107 C:/Users/jules/Documents/RISC-V/verilog/parameters.vh|C:/Users/jules/Documents/RISC-V/verilog/alu.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V/verilog/alu.v|
!i113 0
Z13 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R4
valu_tb
!s110 1677262560
!i10b 1
!s100 U`]BhMG>Uo[m;aGAQW_G[1
I6GjBOLT6z@3gaN34@a<I@0
d/home/jules/Documents/RISC-V
w1677262555
8/home/jules/Documents/RISC-V/tb/alu_tb.v
F/home/jules/Documents/RISC-V/tb/alu_tb.v
F/home/jules/Documents/RISC-V/tb/../verilog/parameters.vh
!i122 58
L0 1 141
R10
R11
r1
!s85 0
31
!s108 1677262560.000000
!s107 /home/jules/Documents/RISC-V/tb/../verilog/parameters.vh|/home/jules/Documents/RISC-V/tb/alu_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|/home/jules/Documents/RISC-V/tb/alu_tb.v|
!i113 0
R13
R4
vcontroler
R7
!i10b 1
!s100 VYo9>9eSY;omVWK6XH3oP0
IQX7hgLeBlYi@4WTl9QJlO2
R8
w1678053643
8C:/Users/jules/Documents/RISC-V/verilog/controler.v
FC:/Users/jules/Documents/RISC-V/verilog/controler.v
R9
!i122 61
L0 1 408
R10
R11
r1
!s85 0
31
R12
!s107 C:/Users/jules/Documents/RISC-V/verilog/parameters.vh|C:/Users/jules/Documents/RISC-V/verilog/controler.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V/verilog/controler.v|
!i113 0
R13
R4
vmux2x32
R7
!i10b 1
!s100 @DcDV?hRbIoKSaHkN]TSI1
IO?N@gj8S2OgH^Vld7<GQD0
R8
w1678053641
8C:/Users/jules/Documents/RISC-V/verilog/mux2x32.v
FC:/Users/jules/Documents/RISC-V/verilog/mux2x32.v
!i122 62
L0 1 14
R10
R11
r1
!s85 0
31
R12
!s107 C:/Users/jules/Documents/RISC-V/verilog/mux2x32.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V/verilog/mux2x32.v|
!i113 0
R13
R4
vmux3x32
R7
!i10b 1
!s100 5BWIV8U7<T0SdUMPKMYH51
IYO:1]0:QDG1e:Hj<2<oYF1
R8
w1678053642
8C:/Users/jules/Documents/RISC-V/verilog/mux3x32.v
FC:/Users/jules/Documents/RISC-V/verilog/mux3x32.v
!i122 63
L0 1 17
R10
R11
r1
!s85 0
31
R12
!s107 C:/Users/jules/Documents/RISC-V/verilog/mux3x32.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V/verilog/mux3x32.v|
!i113 0
R13
R4
vparameters
!s110 1677178495
!i10b 1
!s100 JQ^In:KJcIF[Q=;OKIV8_0
IT=1?a0k^@fR2cceS4TSJH3
R8
w1677178400
8C:/Users/jules/Documents/RISC-V/verilog/parameters.vh
R9
!i122 2
L0 2 14
R10
R11
r1
!s85 0
31
!s108 1677178495.000000
!s107 C:/Users/jules/Documents/RISC-V/verilog/parameters.vh|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/Users/jules/Documents/RISC-V/verilog/parameters.vh|
!i113 0
R13
R4
