module sixteen_bit_two_one_mux(A, B, S, Out);

	parameter SIZE = 16;
	input [0:SIZE-1] A,B;
	input S;
	
	
	output [0:SIZE-1] Out;
	wire notS, and1, and2;
	
	not first_not(notS, S);
	and first_and(and1, A, notS);
	and second_and(and2, B, S);
	
	
	or first_or(Out, and1, and2);
	

endmodule