LIBRARY IEEE;
USE  IEEE.STD_LOGIC_1164.ALL;
USE  IEEE.STD_LOGIC_ARITH.ALL;
USE  IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY hex_2_7seg IS
	PORT(
			HEX : IN STD_LOGIC_VECTOR(3 downto 0);
			SEG_A : OUT STD_LOGIC;
			SEG_B : OUT STD_LOGIC;
			SEG_C : OUT STD_LOGIC;
			SEG_D : OUT STD_LOGIC;
			SEG_E : OUT STD_LOGIC;
			SEG_F : OUT STD_LOGIC;
			SEG_G : OUT STD_LOGIC
		);
END hex_2_7seg;

ARCHITECTURE main OF hex_2_7seg IS
SIGNAL SEG_DATA : STD_LOGIC_VECTOR(6 DOWNTO 0);
BEGIN
	PROCESS(HEX)
	BEGIN
		CASE HEX IS
			WHEN "0000" =>
				SEG_DATA <= "1111110";
			WHEN "0001" =>
				SEG_DATA <= "0110000";
			WHEN "0010" =>
				SEG_DATA <= "1101101";
			WHEN "0011" =>
				SEG_DATA <= "1111001";
			WHEN "0100" =>
				SEG_DATA <= "0110011";
			WHEN "0101" =>
				SEG_DATA <= "1011011";
			WHEN "0110" =>
				SEG_DATA <= "1011111";
			WHEN "0111" =>
				SEG_DATA <= "1110000";
			WHEN "1000" =>
				SEG_DATA <= "1111111";
			WHEN "1001" =>
				SEG_DATA <= "1111011"; 
			WHEN "1010" =>
				SEG_DATA <= "1110111";
			WHEN "1011" =>
				SEG_DATA <= "0011111"; 
			WHEN "1100" =>
				SEG_DATA <= "1001110"; 
			WHEN "1101" =>
				SEG_DATA <= "0111101"; 
			WHEN "1110" =>
				SEG_DATA <= "1001111"; 
			WHEN "1111" =>
				SEG_DATA <= "1000111"; 
			WHEN OTHERS =>
				SEG_DATA <= "0000001";
		END CASE;
	END PROCESS;

SEG_A <= NOT SEG_DATA(6);
SEG_B <= NOT SEG_DATA(5);
SEG_C <= NOT SEG_DATA(4);
SEG_D <= NOT SEG_DATA(3);
SEG_E <= NOT SEG_DATA(2);
SEG_F <= NOT SEG_DATA(1);
SEG_G <= NOT SEG_DATA(0);

END main;