/*
 * system.h - SOPC Builder system and BSP software package information
 *
 * Machine generated for CPU 'nios2cpu' in SOPC Builder design 'DE0Qsys'
 * SOPC Builder design path: F:/git_file/robot/DE0_TOP_New/Qsys/DE0Qsys.sopcinfo
 *
 * Generated: Mon Dec 25 17:28:57 CST 2023
 */

/*
 * DO NOT MODIFY THIS FILE
 *
 * Changing this file will have subtle consequences
 * which will almost certainly lead to a nonfunctioning
 * system. If you do modify this file, be aware that your
 * changes will be overwritten and lost when this file
 * is generated again.
 *
 * DO NOT MODIFY THIS FILE
 */

/*
 * License Agreement
 *
 * Copyright (c) 2008
 * Altera Corporation, San Jose, California, USA.
 * All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * This agreement shall be governed in all respects by the laws of the State
 * of California and by the laws of the United States of America.
 */

#ifndef __SYSTEM_H_
#define __SYSTEM_H_

/* Include definitions from linker script generator */
#include "linker.h"


/*
 * CPU configuration
 *
 */

#define ALT_CPU_ARCHITECTURE "altera_nios2_qsys"
#define ALT_CPU_BIG_ENDIAN 0
#define ALT_CPU_BREAK_ADDR 0x3000820
#define ALT_CPU_CPU_FREQ 133333328u
#define ALT_CPU_CPU_ID_SIZE 1
#define ALT_CPU_CPU_ID_VALUE 0x00000000
#define ALT_CPU_CPU_IMPLEMENTATION "tiny"
#define ALT_CPU_DATA_ADDR_WIDTH 0x1a
#define ALT_CPU_DCACHE_LINE_SIZE 0
#define ALT_CPU_DCACHE_LINE_SIZE_LOG2 0
#define ALT_CPU_DCACHE_SIZE 0
#define ALT_CPU_EXCEPTION_ADDR 0x2800020
#define ALT_CPU_FLUSHDA_SUPPORTED
#define ALT_CPU_FREQ 133333328
#define ALT_CPU_HARDWARE_DIVIDE_PRESENT 0
#define ALT_CPU_HARDWARE_MULTIPLY_PRESENT 0
#define ALT_CPU_HARDWARE_MULX_PRESENT 0
#define ALT_CPU_HAS_DEBUG_CORE 1
#define ALT_CPU_HAS_DEBUG_STUB
#define ALT_CPU_HAS_JMPI_INSTRUCTION
#define ALT_CPU_ICACHE_LINE_SIZE 0
#define ALT_CPU_ICACHE_LINE_SIZE_LOG2 0
#define ALT_CPU_ICACHE_SIZE 0
#define ALT_CPU_INST_ADDR_WIDTH 0x1a
#define ALT_CPU_NAME "nios2cpu"
#define ALT_CPU_RESET_ADDR 0x2800000


/*
 * CPU configuration (with legacy prefix - don't use these anymore)
 *
 */

#define NIOS2_BIG_ENDIAN 0
#define NIOS2_BREAK_ADDR 0x3000820
#define NIOS2_CPU_FREQ 133333328u
#define NIOS2_CPU_ID_SIZE 1
#define NIOS2_CPU_ID_VALUE 0x00000000
#define NIOS2_CPU_IMPLEMENTATION "tiny"
#define NIOS2_DATA_ADDR_WIDTH 0x1a
#define NIOS2_DCACHE_LINE_SIZE 0
#define NIOS2_DCACHE_LINE_SIZE_LOG2 0
#define NIOS2_DCACHE_SIZE 0
#define NIOS2_EXCEPTION_ADDR 0x2800020
#define NIOS2_FLUSHDA_SUPPORTED
#define NIOS2_HARDWARE_DIVIDE_PRESENT 0
#define NIOS2_HARDWARE_MULTIPLY_PRESENT 0
#define NIOS2_HARDWARE_MULX_PRESENT 0
#define NIOS2_HAS_DEBUG_CORE 1
#define NIOS2_HAS_DEBUG_STUB
#define NIOS2_HAS_JMPI_INSTRUCTION
#define NIOS2_ICACHE_LINE_SIZE 0
#define NIOS2_ICACHE_LINE_SIZE_LOG2 0
#define NIOS2_ICACHE_SIZE 0
#define NIOS2_INST_ADDR_WIDTH 0x1a
#define NIOS2_RESET_ADDR 0x2800000


/*
 * Define for each module class mastered by the CPU
 *
 */

#define __ALTERA_AVALON_DMA
#define __ALTERA_AVALON_JTAG_UART
#define __ALTERA_AVALON_NEW_SDRAM_CONTROLLER
#define __ALTERA_AVALON_PIO
#define __ALTERA_AVALON_TIMER
#define __ALTERA_AVALON_UART
#define __ALTERA_NIOS2_QSYS
#define __ALTPLL


/*
 * System configuration
 *
 */

#define ALT_DEVICE_FAMILY "Cyclone III"
#define ALT_ENHANCED_INTERRUPT_API_PRESENT
#define ALT_IRQ_BASE NULL
#define ALT_LOG_PORT "/dev/null"
#define ALT_LOG_PORT_BASE 0x0
#define ALT_LOG_PORT_DEV null
#define ALT_LOG_PORT_TYPE ""
#define ALT_NUM_EXTERNAL_INTERRUPT_CONTROLLERS 0
#define ALT_NUM_INTERNAL_INTERRUPT_CONTROLLERS 1
#define ALT_NUM_INTERRUPT_CONTROLLERS 1
#define ALT_STDERR "/dev/jtag_uart"
#define ALT_STDERR_BASE 0x10000c0
#define ALT_STDERR_DEV jtag_uart
#define ALT_STDERR_IS_JTAG_UART
#define ALT_STDERR_PRESENT
#define ALT_STDERR_TYPE "altera_avalon_jtag_uart"
#define ALT_STDIN "/dev/jtag_uart"
#define ALT_STDIN_BASE 0x10000c0
#define ALT_STDIN_DEV jtag_uart
#define ALT_STDIN_IS_JTAG_UART
#define ALT_STDIN_PRESENT
#define ALT_STDIN_TYPE "altera_avalon_jtag_uart"
#define ALT_STDOUT "/dev/jtag_uart"
#define ALT_STDOUT_BASE 0x10000c0
#define ALT_STDOUT_DEV jtag_uart
#define ALT_STDOUT_IS_JTAG_UART
#define ALT_STDOUT_PRESENT
#define ALT_STDOUT_TYPE "altera_avalon_jtag_uart"
#define ALT_SYSTEM_NAME "DE0Qsys"


/*
 * button1 configuration
 *
 */

#define ALT_MODULE_CLASS_button1 altera_avalon_pio
#define BUTTON1_BASE 0x1000090
#define BUTTON1_BIT_CLEARING_EDGE_REGISTER 0
#define BUTTON1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define BUTTON1_CAPTURE 1
#define BUTTON1_DATA_WIDTH 1
#define BUTTON1_DO_TEST_BENCH_WIRING 0
#define BUTTON1_DRIVEN_SIM_VALUE 0
#define BUTTON1_EDGE_TYPE "FALLING"
#define BUTTON1_FREQ 133333328
#define BUTTON1_HAS_IN 1
#define BUTTON1_HAS_OUT 0
#define BUTTON1_HAS_TRI 0
#define BUTTON1_IRQ 4
#define BUTTON1_IRQ_INTERRUPT_CONTROLLER_ID 0
#define BUTTON1_IRQ_TYPE "EDGE"
#define BUTTON1_NAME "/dev/button1"
#define BUTTON1_RESET_VALUE 0
#define BUTTON1_SPAN 16
#define BUTTON1_TYPE "altera_avalon_pio"


/*
 * button1 configuration as viewed by dma_read_master
 *
 */

#define DMA_READ_MASTER_BUTTON1_BASE 0x1000090
#define DMA_READ_MASTER_BUTTON1_BIT_CLEARING_EDGE_REGISTER 0
#define DMA_READ_MASTER_BUTTON1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define DMA_READ_MASTER_BUTTON1_CAPTURE 1
#define DMA_READ_MASTER_BUTTON1_DATA_WIDTH 1
#define DMA_READ_MASTER_BUTTON1_DO_TEST_BENCH_WIRING 0
#define DMA_READ_MASTER_BUTTON1_DRIVEN_SIM_VALUE 0
#define DMA_READ_MASTER_BUTTON1_EDGE_TYPE "FALLING"
#define DMA_READ_MASTER_BUTTON1_FREQ 133333328
#define DMA_READ_MASTER_BUTTON1_HAS_IN 1
#define DMA_READ_MASTER_BUTTON1_HAS_OUT 0
#define DMA_READ_MASTER_BUTTON1_HAS_TRI 0
#define DMA_READ_MASTER_BUTTON1_IRQ -1
#define DMA_READ_MASTER_BUTTON1_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_READ_MASTER_BUTTON1_IRQ_TYPE "EDGE"
#define DMA_READ_MASTER_BUTTON1_NAME "/dev/button1"
#define DMA_READ_MASTER_BUTTON1_RESET_VALUE 0
#define DMA_READ_MASTER_BUTTON1_SPAN 16
#define DMA_READ_MASTER_BUTTON1_TYPE "altera_avalon_pio"


/*
 * button1 configuration as viewed by dma_write_master
 *
 */

#define DMA_WRITE_MASTER_BUTTON1_BASE 0x1000090
#define DMA_WRITE_MASTER_BUTTON1_BIT_CLEARING_EDGE_REGISTER 0
#define DMA_WRITE_MASTER_BUTTON1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define DMA_WRITE_MASTER_BUTTON1_CAPTURE 1
#define DMA_WRITE_MASTER_BUTTON1_DATA_WIDTH 1
#define DMA_WRITE_MASTER_BUTTON1_DO_TEST_BENCH_WIRING 0
#define DMA_WRITE_MASTER_BUTTON1_DRIVEN_SIM_VALUE 0
#define DMA_WRITE_MASTER_BUTTON1_EDGE_TYPE "FALLING"
#define DMA_WRITE_MASTER_BUTTON1_FREQ 133333328
#define DMA_WRITE_MASTER_BUTTON1_HAS_IN 1
#define DMA_WRITE_MASTER_BUTTON1_HAS_OUT 0
#define DMA_WRITE_MASTER_BUTTON1_HAS_TRI 0
#define DMA_WRITE_MASTER_BUTTON1_IRQ -1
#define DMA_WRITE_MASTER_BUTTON1_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_WRITE_MASTER_BUTTON1_IRQ_TYPE "EDGE"
#define DMA_WRITE_MASTER_BUTTON1_NAME "/dev/button1"
#define DMA_WRITE_MASTER_BUTTON1_RESET_VALUE 0
#define DMA_WRITE_MASTER_BUTTON1_SPAN 16
#define DMA_WRITE_MASTER_BUTTON1_TYPE "altera_avalon_pio"


/*
 * button2 configuration
 *
 */

#define ALT_MODULE_CLASS_button2 altera_avalon_pio
#define BUTTON2_BASE 0x1000080
#define BUTTON2_BIT_CLEARING_EDGE_REGISTER 0
#define BUTTON2_BIT_MODIFYING_OUTPUT_REGISTER 0
#define BUTTON2_CAPTURE 0
#define BUTTON2_DATA_WIDTH 1
#define BUTTON2_DO_TEST_BENCH_WIRING 0
#define BUTTON2_DRIVEN_SIM_VALUE 0
#define BUTTON2_EDGE_TYPE "NONE"
#define BUTTON2_FREQ 133333328
#define BUTTON2_HAS_IN 1
#define BUTTON2_HAS_OUT 0
#define BUTTON2_HAS_TRI 0
#define BUTTON2_IRQ -1
#define BUTTON2_IRQ_INTERRUPT_CONTROLLER_ID -1
#define BUTTON2_IRQ_TYPE "NONE"
#define BUTTON2_NAME "/dev/button2"
#define BUTTON2_RESET_VALUE 0
#define BUTTON2_SPAN 16
#define BUTTON2_TYPE "altera_avalon_pio"


/*
 * button2 configuration as viewed by dma_read_master
 *
 */

#define DMA_READ_MASTER_BUTTON2_BASE 0x1000080
#define DMA_READ_MASTER_BUTTON2_BIT_CLEARING_EDGE_REGISTER 0
#define DMA_READ_MASTER_BUTTON2_BIT_MODIFYING_OUTPUT_REGISTER 0
#define DMA_READ_MASTER_BUTTON2_CAPTURE 0
#define DMA_READ_MASTER_BUTTON2_DATA_WIDTH 1
#define DMA_READ_MASTER_BUTTON2_DO_TEST_BENCH_WIRING 0
#define DMA_READ_MASTER_BUTTON2_DRIVEN_SIM_VALUE 0
#define DMA_READ_MASTER_BUTTON2_EDGE_TYPE "NONE"
#define DMA_READ_MASTER_BUTTON2_FREQ 133333328
#define DMA_READ_MASTER_BUTTON2_HAS_IN 1
#define DMA_READ_MASTER_BUTTON2_HAS_OUT 0
#define DMA_READ_MASTER_BUTTON2_HAS_TRI 0
#define DMA_READ_MASTER_BUTTON2_IRQ -1
#define DMA_READ_MASTER_BUTTON2_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_READ_MASTER_BUTTON2_IRQ_TYPE "NONE"
#define DMA_READ_MASTER_BUTTON2_NAME "/dev/button2"
#define DMA_READ_MASTER_BUTTON2_RESET_VALUE 0
#define DMA_READ_MASTER_BUTTON2_SPAN 16
#define DMA_READ_MASTER_BUTTON2_TYPE "altera_avalon_pio"


/*
 * button2 configuration as viewed by dma_write_master
 *
 */

#define DMA_WRITE_MASTER_BUTTON2_BASE 0x1000080
#define DMA_WRITE_MASTER_BUTTON2_BIT_CLEARING_EDGE_REGISTER 0
#define DMA_WRITE_MASTER_BUTTON2_BIT_MODIFYING_OUTPUT_REGISTER 0
#define DMA_WRITE_MASTER_BUTTON2_CAPTURE 0
#define DMA_WRITE_MASTER_BUTTON2_DATA_WIDTH 1
#define DMA_WRITE_MASTER_BUTTON2_DO_TEST_BENCH_WIRING 0
#define DMA_WRITE_MASTER_BUTTON2_DRIVEN_SIM_VALUE 0
#define DMA_WRITE_MASTER_BUTTON2_EDGE_TYPE "NONE"
#define DMA_WRITE_MASTER_BUTTON2_FREQ 133333328
#define DMA_WRITE_MASTER_BUTTON2_HAS_IN 1
#define DMA_WRITE_MASTER_BUTTON2_HAS_OUT 0
#define DMA_WRITE_MASTER_BUTTON2_HAS_TRI 0
#define DMA_WRITE_MASTER_BUTTON2_IRQ -1
#define DMA_WRITE_MASTER_BUTTON2_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_WRITE_MASTER_BUTTON2_IRQ_TYPE "NONE"
#define DMA_WRITE_MASTER_BUTTON2_NAME "/dev/button2"
#define DMA_WRITE_MASTER_BUTTON2_RESET_VALUE 0
#define DMA_WRITE_MASTER_BUTTON2_SPAN 16
#define DMA_WRITE_MASTER_BUTTON2_TYPE "altera_avalon_pio"


/*
 * dma configuration
 *
 */

#define ALT_MODULE_CLASS_dma altera_avalon_dma
#define DMA_ALLOW_BYTE_TRANSACTIONS 1
#define DMA_ALLOW_DOUBLEWORD_TRANSACTIONS 1
#define DMA_ALLOW_HW_TRANSACTIONS 1
#define DMA_ALLOW_QUADWORD_TRANSACTIONS 1
#define DMA_ALLOW_WORD_TRANSACTIONS 1
#define DMA_BASE 0x3001020
#define DMA_IRQ 0
#define DMA_IRQ_INTERRUPT_CONTROLLER_ID 0
#define DMA_LENGTHWIDTH 13
#define DMA_MAX_BURST_SIZE 128
#define DMA_NAME "/dev/dma"
#define DMA_SPAN 32
#define DMA_TYPE "altera_avalon_dma"


/*
 * hal configuration
 *
 */

#define ALT_MAX_FD 32
#define ALT_SYS_CLK none
#define ALT_TIMESTAMP_CLK TIMER


/*
 * hex0 configuration
 *
 */

#define ALT_MODULE_CLASS_hex0 altera_avalon_pio
#define HEX0_BASE 0x1000070
#define HEX0_BIT_CLEARING_EDGE_REGISTER 0
#define HEX0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HEX0_CAPTURE 0
#define HEX0_DATA_WIDTH 8
#define HEX0_DO_TEST_BENCH_WIRING 0
#define HEX0_DRIVEN_SIM_VALUE 0
#define HEX0_EDGE_TYPE "NONE"
#define HEX0_FREQ 133333328
#define HEX0_HAS_IN 0
#define HEX0_HAS_OUT 1
#define HEX0_HAS_TRI 0
#define HEX0_IRQ -1
#define HEX0_IRQ_INTERRUPT_CONTROLLER_ID -1
#define HEX0_IRQ_TYPE "NONE"
#define HEX0_NAME "/dev/hex0"
#define HEX0_RESET_VALUE 0
#define HEX0_SPAN 16
#define HEX0_TYPE "altera_avalon_pio"


/*
 * hex0 configuration as viewed by dma_read_master
 *
 */

#define DMA_READ_MASTER_HEX0_BASE 0x1000070
#define DMA_READ_MASTER_HEX0_BIT_CLEARING_EDGE_REGISTER 0
#define DMA_READ_MASTER_HEX0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define DMA_READ_MASTER_HEX0_CAPTURE 0
#define DMA_READ_MASTER_HEX0_DATA_WIDTH 8
#define DMA_READ_MASTER_HEX0_DO_TEST_BENCH_WIRING 0
#define DMA_READ_MASTER_HEX0_DRIVEN_SIM_VALUE 0
#define DMA_READ_MASTER_HEX0_EDGE_TYPE "NONE"
#define DMA_READ_MASTER_HEX0_FREQ 133333328
#define DMA_READ_MASTER_HEX0_HAS_IN 0
#define DMA_READ_MASTER_HEX0_HAS_OUT 1
#define DMA_READ_MASTER_HEX0_HAS_TRI 0
#define DMA_READ_MASTER_HEX0_IRQ -1
#define DMA_READ_MASTER_HEX0_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_READ_MASTER_HEX0_IRQ_TYPE "NONE"
#define DMA_READ_MASTER_HEX0_NAME "/dev/hex0"
#define DMA_READ_MASTER_HEX0_RESET_VALUE 0
#define DMA_READ_MASTER_HEX0_SPAN 16
#define DMA_READ_MASTER_HEX0_TYPE "altera_avalon_pio"


/*
 * hex0 configuration as viewed by dma_write_master
 *
 */

#define DMA_WRITE_MASTER_HEX0_BASE 0x1000070
#define DMA_WRITE_MASTER_HEX0_BIT_CLEARING_EDGE_REGISTER 0
#define DMA_WRITE_MASTER_HEX0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define DMA_WRITE_MASTER_HEX0_CAPTURE 0
#define DMA_WRITE_MASTER_HEX0_DATA_WIDTH 8
#define DMA_WRITE_MASTER_HEX0_DO_TEST_BENCH_WIRING 0
#define DMA_WRITE_MASTER_HEX0_DRIVEN_SIM_VALUE 0
#define DMA_WRITE_MASTER_HEX0_EDGE_TYPE "NONE"
#define DMA_WRITE_MASTER_HEX0_FREQ 133333328
#define DMA_WRITE_MASTER_HEX0_HAS_IN 0
#define DMA_WRITE_MASTER_HEX0_HAS_OUT 1
#define DMA_WRITE_MASTER_HEX0_HAS_TRI 0
#define DMA_WRITE_MASTER_HEX0_IRQ -1
#define DMA_WRITE_MASTER_HEX0_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_WRITE_MASTER_HEX0_IRQ_TYPE "NONE"
#define DMA_WRITE_MASTER_HEX0_NAME "/dev/hex0"
#define DMA_WRITE_MASTER_HEX0_RESET_VALUE 0
#define DMA_WRITE_MASTER_HEX0_SPAN 16
#define DMA_WRITE_MASTER_HEX0_TYPE "altera_avalon_pio"


/*
 * hex1 configuration
 *
 */

#define ALT_MODULE_CLASS_hex1 altera_avalon_pio
#define HEX1_BASE 0x1000060
#define HEX1_BIT_CLEARING_EDGE_REGISTER 0
#define HEX1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HEX1_CAPTURE 0
#define HEX1_DATA_WIDTH 8
#define HEX1_DO_TEST_BENCH_WIRING 0
#define HEX1_DRIVEN_SIM_VALUE 0
#define HEX1_EDGE_TYPE "NONE"
#define HEX1_FREQ 133333328
#define HEX1_HAS_IN 0
#define HEX1_HAS_OUT 1
#define HEX1_HAS_TRI 0
#define HEX1_IRQ -1
#define HEX1_IRQ_INTERRUPT_CONTROLLER_ID -1
#define HEX1_IRQ_TYPE "NONE"
#define HEX1_NAME "/dev/hex1"
#define HEX1_RESET_VALUE 0
#define HEX1_SPAN 16
#define HEX1_TYPE "altera_avalon_pio"


/*
 * hex1 configuration as viewed by dma_read_master
 *
 */

#define DMA_READ_MASTER_HEX1_BASE 0x1000060
#define DMA_READ_MASTER_HEX1_BIT_CLEARING_EDGE_REGISTER 0
#define DMA_READ_MASTER_HEX1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define DMA_READ_MASTER_HEX1_CAPTURE 0
#define DMA_READ_MASTER_HEX1_DATA_WIDTH 8
#define DMA_READ_MASTER_HEX1_DO_TEST_BENCH_WIRING 0
#define DMA_READ_MASTER_HEX1_DRIVEN_SIM_VALUE 0
#define DMA_READ_MASTER_HEX1_EDGE_TYPE "NONE"
#define DMA_READ_MASTER_HEX1_FREQ 133333328
#define DMA_READ_MASTER_HEX1_HAS_IN 0
#define DMA_READ_MASTER_HEX1_HAS_OUT 1
#define DMA_READ_MASTER_HEX1_HAS_TRI 0
#define DMA_READ_MASTER_HEX1_IRQ -1
#define DMA_READ_MASTER_HEX1_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_READ_MASTER_HEX1_IRQ_TYPE "NONE"
#define DMA_READ_MASTER_HEX1_NAME "/dev/hex1"
#define DMA_READ_MASTER_HEX1_RESET_VALUE 0
#define DMA_READ_MASTER_HEX1_SPAN 16
#define DMA_READ_MASTER_HEX1_TYPE "altera_avalon_pio"


/*
 * hex1 configuration as viewed by dma_write_master
 *
 */

#define DMA_WRITE_MASTER_HEX1_BASE 0x1000060
#define DMA_WRITE_MASTER_HEX1_BIT_CLEARING_EDGE_REGISTER 0
#define DMA_WRITE_MASTER_HEX1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define DMA_WRITE_MASTER_HEX1_CAPTURE 0
#define DMA_WRITE_MASTER_HEX1_DATA_WIDTH 8
#define DMA_WRITE_MASTER_HEX1_DO_TEST_BENCH_WIRING 0
#define DMA_WRITE_MASTER_HEX1_DRIVEN_SIM_VALUE 0
#define DMA_WRITE_MASTER_HEX1_EDGE_TYPE "NONE"
#define DMA_WRITE_MASTER_HEX1_FREQ 133333328
#define DMA_WRITE_MASTER_HEX1_HAS_IN 0
#define DMA_WRITE_MASTER_HEX1_HAS_OUT 1
#define DMA_WRITE_MASTER_HEX1_HAS_TRI 0
#define DMA_WRITE_MASTER_HEX1_IRQ -1
#define DMA_WRITE_MASTER_HEX1_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_WRITE_MASTER_HEX1_IRQ_TYPE "NONE"
#define DMA_WRITE_MASTER_HEX1_NAME "/dev/hex1"
#define DMA_WRITE_MASTER_HEX1_RESET_VALUE 0
#define DMA_WRITE_MASTER_HEX1_SPAN 16
#define DMA_WRITE_MASTER_HEX1_TYPE "altera_avalon_pio"


/*
 * hex2 configuration
 *
 */

#define ALT_MODULE_CLASS_hex2 altera_avalon_pio
#define HEX2_BASE 0x1000050
#define HEX2_BIT_CLEARING_EDGE_REGISTER 0
#define HEX2_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HEX2_CAPTURE 0
#define HEX2_DATA_WIDTH 8
#define HEX2_DO_TEST_BENCH_WIRING 0
#define HEX2_DRIVEN_SIM_VALUE 0
#define HEX2_EDGE_TYPE "NONE"
#define HEX2_FREQ 133333328
#define HEX2_HAS_IN 0
#define HEX2_HAS_OUT 1
#define HEX2_HAS_TRI 0
#define HEX2_IRQ -1
#define HEX2_IRQ_INTERRUPT_CONTROLLER_ID -1
#define HEX2_IRQ_TYPE "NONE"
#define HEX2_NAME "/dev/hex2"
#define HEX2_RESET_VALUE 0
#define HEX2_SPAN 16
#define HEX2_TYPE "altera_avalon_pio"


/*
 * hex2 configuration as viewed by dma_read_master
 *
 */

#define DMA_READ_MASTER_HEX2_BASE 0x1000050
#define DMA_READ_MASTER_HEX2_BIT_CLEARING_EDGE_REGISTER 0
#define DMA_READ_MASTER_HEX2_BIT_MODIFYING_OUTPUT_REGISTER 0
#define DMA_READ_MASTER_HEX2_CAPTURE 0
#define DMA_READ_MASTER_HEX2_DATA_WIDTH 8
#define DMA_READ_MASTER_HEX2_DO_TEST_BENCH_WIRING 0
#define DMA_READ_MASTER_HEX2_DRIVEN_SIM_VALUE 0
#define DMA_READ_MASTER_HEX2_EDGE_TYPE "NONE"
#define DMA_READ_MASTER_HEX2_FREQ 133333328
#define DMA_READ_MASTER_HEX2_HAS_IN 0
#define DMA_READ_MASTER_HEX2_HAS_OUT 1
#define DMA_READ_MASTER_HEX2_HAS_TRI 0
#define DMA_READ_MASTER_HEX2_IRQ -1
#define DMA_READ_MASTER_HEX2_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_READ_MASTER_HEX2_IRQ_TYPE "NONE"
#define DMA_READ_MASTER_HEX2_NAME "/dev/hex2"
#define DMA_READ_MASTER_HEX2_RESET_VALUE 0
#define DMA_READ_MASTER_HEX2_SPAN 16
#define DMA_READ_MASTER_HEX2_TYPE "altera_avalon_pio"


/*
 * hex2 configuration as viewed by dma_write_master
 *
 */

#define DMA_WRITE_MASTER_HEX2_BASE 0x1000050
#define DMA_WRITE_MASTER_HEX2_BIT_CLEARING_EDGE_REGISTER 0
#define DMA_WRITE_MASTER_HEX2_BIT_MODIFYING_OUTPUT_REGISTER 0
#define DMA_WRITE_MASTER_HEX2_CAPTURE 0
#define DMA_WRITE_MASTER_HEX2_DATA_WIDTH 8
#define DMA_WRITE_MASTER_HEX2_DO_TEST_BENCH_WIRING 0
#define DMA_WRITE_MASTER_HEX2_DRIVEN_SIM_VALUE 0
#define DMA_WRITE_MASTER_HEX2_EDGE_TYPE "NONE"
#define DMA_WRITE_MASTER_HEX2_FREQ 133333328
#define DMA_WRITE_MASTER_HEX2_HAS_IN 0
#define DMA_WRITE_MASTER_HEX2_HAS_OUT 1
#define DMA_WRITE_MASTER_HEX2_HAS_TRI 0
#define DMA_WRITE_MASTER_HEX2_IRQ -1
#define DMA_WRITE_MASTER_HEX2_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_WRITE_MASTER_HEX2_IRQ_TYPE "NONE"
#define DMA_WRITE_MASTER_HEX2_NAME "/dev/hex2"
#define DMA_WRITE_MASTER_HEX2_RESET_VALUE 0
#define DMA_WRITE_MASTER_HEX2_SPAN 16
#define DMA_WRITE_MASTER_HEX2_TYPE "altera_avalon_pio"


/*
 * hex3 configuration
 *
 */

#define ALT_MODULE_CLASS_hex3 altera_avalon_pio
#define HEX3_BASE 0x1000040
#define HEX3_BIT_CLEARING_EDGE_REGISTER 0
#define HEX3_BIT_MODIFYING_OUTPUT_REGISTER 0
#define HEX3_CAPTURE 0
#define HEX3_DATA_WIDTH 8
#define HEX3_DO_TEST_BENCH_WIRING 0
#define HEX3_DRIVEN_SIM_VALUE 0
#define HEX3_EDGE_TYPE "NONE"
#define HEX3_FREQ 133333328
#define HEX3_HAS_IN 0
#define HEX3_HAS_OUT 1
#define HEX3_HAS_TRI 0
#define HEX3_IRQ -1
#define HEX3_IRQ_INTERRUPT_CONTROLLER_ID -1
#define HEX3_IRQ_TYPE "NONE"
#define HEX3_NAME "/dev/hex3"
#define HEX3_RESET_VALUE 0
#define HEX3_SPAN 16
#define HEX3_TYPE "altera_avalon_pio"


/*
 * hex3 configuration as viewed by dma_read_master
 *
 */

#define DMA_READ_MASTER_HEX3_BASE 0x1000040
#define DMA_READ_MASTER_HEX3_BIT_CLEARING_EDGE_REGISTER 0
#define DMA_READ_MASTER_HEX3_BIT_MODIFYING_OUTPUT_REGISTER 0
#define DMA_READ_MASTER_HEX3_CAPTURE 0
#define DMA_READ_MASTER_HEX3_DATA_WIDTH 8
#define DMA_READ_MASTER_HEX3_DO_TEST_BENCH_WIRING 0
#define DMA_READ_MASTER_HEX3_DRIVEN_SIM_VALUE 0
#define DMA_READ_MASTER_HEX3_EDGE_TYPE "NONE"
#define DMA_READ_MASTER_HEX3_FREQ 133333328
#define DMA_READ_MASTER_HEX3_HAS_IN 0
#define DMA_READ_MASTER_HEX3_HAS_OUT 1
#define DMA_READ_MASTER_HEX3_HAS_TRI 0
#define DMA_READ_MASTER_HEX3_IRQ -1
#define DMA_READ_MASTER_HEX3_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_READ_MASTER_HEX3_IRQ_TYPE "NONE"
#define DMA_READ_MASTER_HEX3_NAME "/dev/hex3"
#define DMA_READ_MASTER_HEX3_RESET_VALUE 0
#define DMA_READ_MASTER_HEX3_SPAN 16
#define DMA_READ_MASTER_HEX3_TYPE "altera_avalon_pio"


/*
 * hex3 configuration as viewed by dma_write_master
 *
 */

#define DMA_WRITE_MASTER_HEX3_BASE 0x1000040
#define DMA_WRITE_MASTER_HEX3_BIT_CLEARING_EDGE_REGISTER 0
#define DMA_WRITE_MASTER_HEX3_BIT_MODIFYING_OUTPUT_REGISTER 0
#define DMA_WRITE_MASTER_HEX3_CAPTURE 0
#define DMA_WRITE_MASTER_HEX3_DATA_WIDTH 8
#define DMA_WRITE_MASTER_HEX3_DO_TEST_BENCH_WIRING 0
#define DMA_WRITE_MASTER_HEX3_DRIVEN_SIM_VALUE 0
#define DMA_WRITE_MASTER_HEX3_EDGE_TYPE "NONE"
#define DMA_WRITE_MASTER_HEX3_FREQ 133333328
#define DMA_WRITE_MASTER_HEX3_HAS_IN 0
#define DMA_WRITE_MASTER_HEX3_HAS_OUT 1
#define DMA_WRITE_MASTER_HEX3_HAS_TRI 0
#define DMA_WRITE_MASTER_HEX3_IRQ -1
#define DMA_WRITE_MASTER_HEX3_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_WRITE_MASTER_HEX3_IRQ_TYPE "NONE"
#define DMA_WRITE_MASTER_HEX3_NAME "/dev/hex3"
#define DMA_WRITE_MASTER_HEX3_RESET_VALUE 0
#define DMA_WRITE_MASTER_HEX3_SPAN 16
#define DMA_WRITE_MASTER_HEX3_TYPE "altera_avalon_pio"


/*
 * jtag_uart configuration
 *
 */

#define ALT_MODULE_CLASS_jtag_uart altera_avalon_jtag_uart
#define JTAG_UART_BASE 0x10000c0
#define JTAG_UART_IRQ 1
#define JTAG_UART_IRQ_INTERRUPT_CONTROLLER_ID 0
#define JTAG_UART_NAME "/dev/jtag_uart"
#define JTAG_UART_READ_DEPTH 64
#define JTAG_UART_READ_THRESHOLD 8
#define JTAG_UART_SPAN 8
#define JTAG_UART_TYPE "altera_avalon_jtag_uart"
#define JTAG_UART_WRITE_DEPTH 64
#define JTAG_UART_WRITE_THRESHOLD 8


/*
 * jtag_uart configuration as viewed by dma_read_master
 *
 */

#define DMA_READ_MASTER_JTAG_UART_BASE 0x10000c0
#define DMA_READ_MASTER_JTAG_UART_IRQ -1
#define DMA_READ_MASTER_JTAG_UART_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_READ_MASTER_JTAG_UART_NAME "/dev/jtag_uart"
#define DMA_READ_MASTER_JTAG_UART_READ_DEPTH 64
#define DMA_READ_MASTER_JTAG_UART_READ_THRESHOLD 8
#define DMA_READ_MASTER_JTAG_UART_SPAN 8
#define DMA_READ_MASTER_JTAG_UART_TYPE "altera_avalon_jtag_uart"
#define DMA_READ_MASTER_JTAG_UART_WRITE_DEPTH 64
#define DMA_READ_MASTER_JTAG_UART_WRITE_THRESHOLD 8


/*
 * jtag_uart configuration as viewed by dma_write_master
 *
 */

#define DMA_WRITE_MASTER_JTAG_UART_BASE 0x10000c0
#define DMA_WRITE_MASTER_JTAG_UART_IRQ -1
#define DMA_WRITE_MASTER_JTAG_UART_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_WRITE_MASTER_JTAG_UART_NAME "/dev/jtag_uart"
#define DMA_WRITE_MASTER_JTAG_UART_READ_DEPTH 64
#define DMA_WRITE_MASTER_JTAG_UART_READ_THRESHOLD 8
#define DMA_WRITE_MASTER_JTAG_UART_SPAN 8
#define DMA_WRITE_MASTER_JTAG_UART_TYPE "altera_avalon_jtag_uart"
#define DMA_WRITE_MASTER_JTAG_UART_WRITE_DEPTH 64
#define DMA_WRITE_MASTER_JTAG_UART_WRITE_THRESHOLD 8


/*
 * led configuration
 *
 */

#define ALT_MODULE_CLASS_led altera_avalon_pio
#define LED_BASE 0x10000a0
#define LED_BIT_CLEARING_EDGE_REGISTER 0
#define LED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define LED_CAPTURE 0
#define LED_DATA_WIDTH 10
#define LED_DO_TEST_BENCH_WIRING 0
#define LED_DRIVEN_SIM_VALUE 0
#define LED_EDGE_TYPE "NONE"
#define LED_FREQ 133333328
#define LED_HAS_IN 0
#define LED_HAS_OUT 1
#define LED_HAS_TRI 0
#define LED_IRQ -1
#define LED_IRQ_INTERRUPT_CONTROLLER_ID -1
#define LED_IRQ_TYPE "NONE"
#define LED_NAME "/dev/led"
#define LED_RESET_VALUE 0
#define LED_SPAN 16
#define LED_TYPE "altera_avalon_pio"


/*
 * led configuration as viewed by dma_read_master
 *
 */

#define DMA_READ_MASTER_LED_BASE 0x10000a0
#define DMA_READ_MASTER_LED_BIT_CLEARING_EDGE_REGISTER 0
#define DMA_READ_MASTER_LED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define DMA_READ_MASTER_LED_CAPTURE 0
#define DMA_READ_MASTER_LED_DATA_WIDTH 10
#define DMA_READ_MASTER_LED_DO_TEST_BENCH_WIRING 0
#define DMA_READ_MASTER_LED_DRIVEN_SIM_VALUE 0
#define DMA_READ_MASTER_LED_EDGE_TYPE "NONE"
#define DMA_READ_MASTER_LED_FREQ 133333328
#define DMA_READ_MASTER_LED_HAS_IN 0
#define DMA_READ_MASTER_LED_HAS_OUT 1
#define DMA_READ_MASTER_LED_HAS_TRI 0
#define DMA_READ_MASTER_LED_IRQ -1
#define DMA_READ_MASTER_LED_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_READ_MASTER_LED_IRQ_TYPE "NONE"
#define DMA_READ_MASTER_LED_NAME "/dev/led"
#define DMA_READ_MASTER_LED_RESET_VALUE 0
#define DMA_READ_MASTER_LED_SPAN 16
#define DMA_READ_MASTER_LED_TYPE "altera_avalon_pio"


/*
 * led configuration as viewed by dma_write_master
 *
 */

#define DMA_WRITE_MASTER_LED_BASE 0x10000a0
#define DMA_WRITE_MASTER_LED_BIT_CLEARING_EDGE_REGISTER 0
#define DMA_WRITE_MASTER_LED_BIT_MODIFYING_OUTPUT_REGISTER 0
#define DMA_WRITE_MASTER_LED_CAPTURE 0
#define DMA_WRITE_MASTER_LED_DATA_WIDTH 10
#define DMA_WRITE_MASTER_LED_DO_TEST_BENCH_WIRING 0
#define DMA_WRITE_MASTER_LED_DRIVEN_SIM_VALUE 0
#define DMA_WRITE_MASTER_LED_EDGE_TYPE "NONE"
#define DMA_WRITE_MASTER_LED_FREQ 133333328
#define DMA_WRITE_MASTER_LED_HAS_IN 0
#define DMA_WRITE_MASTER_LED_HAS_OUT 1
#define DMA_WRITE_MASTER_LED_HAS_TRI 0
#define DMA_WRITE_MASTER_LED_IRQ -1
#define DMA_WRITE_MASTER_LED_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_WRITE_MASTER_LED_IRQ_TYPE "NONE"
#define DMA_WRITE_MASTER_LED_NAME "/dev/led"
#define DMA_WRITE_MASTER_LED_RESET_VALUE 0
#define DMA_WRITE_MASTER_LED_SPAN 16
#define DMA_WRITE_MASTER_LED_TYPE "altera_avalon_pio"


/*
 * sdram_ctrl configuration
 *
 */

#define ALT_MODULE_CLASS_sdram_ctrl altera_avalon_new_sdram_controller
#define SDRAM_CTRL_BASE 0x2800000
#define SDRAM_CTRL_CAS_LATENCY 3
#define SDRAM_CTRL_CONTENTS_INFO
#define SDRAM_CTRL_INIT_NOP_DELAY 0.0
#define SDRAM_CTRL_INIT_REFRESH_COMMANDS 2
#define SDRAM_CTRL_IRQ -1
#define SDRAM_CTRL_IRQ_INTERRUPT_CONTROLLER_ID -1
#define SDRAM_CTRL_IS_INITIALIZED 1
#define SDRAM_CTRL_NAME "/dev/sdram_ctrl"
#define SDRAM_CTRL_POWERUP_DELAY 200.0
#define SDRAM_CTRL_REFRESH_PERIOD 7.8125
#define SDRAM_CTRL_REGISTER_DATA_IN 1
#define SDRAM_CTRL_SDRAM_ADDR_WIDTH 0x16
#define SDRAM_CTRL_SDRAM_BANK_WIDTH 2
#define SDRAM_CTRL_SDRAM_COL_WIDTH 8
#define SDRAM_CTRL_SDRAM_DATA_WIDTH 16
#define SDRAM_CTRL_SDRAM_NUM_BANKS 4
#define SDRAM_CTRL_SDRAM_NUM_CHIPSELECTS 1
#define SDRAM_CTRL_SDRAM_ROW_WIDTH 12
#define SDRAM_CTRL_SHARED_DATA 0
#define SDRAM_CTRL_SIM_MODEL_BASE 0
#define SDRAM_CTRL_SPAN 8388608
#define SDRAM_CTRL_STARVATION_INDICATOR 0
#define SDRAM_CTRL_TRISTATE_BRIDGE_SLAVE ""
#define SDRAM_CTRL_TYPE "altera_avalon_new_sdram_controller"
#define SDRAM_CTRL_T_AC 5.5
#define SDRAM_CTRL_T_MRD 3
#define SDRAM_CTRL_T_RCD 20.0
#define SDRAM_CTRL_T_RFC 70.0
#define SDRAM_CTRL_T_RP 20.0
#define SDRAM_CTRL_T_WR 14.0


/*
 * sdram_ctrl configuration as viewed by dma_read_master
 *
 */

#define DMA_READ_MASTER_SDRAM_CTRL_BASE 0x2800000
#define DMA_READ_MASTER_SDRAM_CTRL_CAS_LATENCY 3
#define DMA_READ_MASTER_SDRAM_CTRL_CONTENTS_INFO
#define DMA_READ_MASTER_SDRAM_CTRL_INIT_NOP_DELAY 0.0
#define DMA_READ_MASTER_SDRAM_CTRL_INIT_REFRESH_COMMANDS 2
#define DMA_READ_MASTER_SDRAM_CTRL_IRQ -1
#define DMA_READ_MASTER_SDRAM_CTRL_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_READ_MASTER_SDRAM_CTRL_IS_INITIALIZED 1
#define DMA_READ_MASTER_SDRAM_CTRL_NAME "/dev/sdram_ctrl"
#define DMA_READ_MASTER_SDRAM_CTRL_POWERUP_DELAY 200.0
#define DMA_READ_MASTER_SDRAM_CTRL_REFRESH_PERIOD 7.8125
#define DMA_READ_MASTER_SDRAM_CTRL_REGISTER_DATA_IN 1
#define DMA_READ_MASTER_SDRAM_CTRL_SDRAM_ADDR_WIDTH 0x16
#define DMA_READ_MASTER_SDRAM_CTRL_SDRAM_BANK_WIDTH 2
#define DMA_READ_MASTER_SDRAM_CTRL_SDRAM_COL_WIDTH 8
#define DMA_READ_MASTER_SDRAM_CTRL_SDRAM_DATA_WIDTH 16
#define DMA_READ_MASTER_SDRAM_CTRL_SDRAM_NUM_BANKS 4
#define DMA_READ_MASTER_SDRAM_CTRL_SDRAM_NUM_CHIPSELECTS 1
#define DMA_READ_MASTER_SDRAM_CTRL_SDRAM_ROW_WIDTH 12
#define DMA_READ_MASTER_SDRAM_CTRL_SHARED_DATA 0
#define DMA_READ_MASTER_SDRAM_CTRL_SIM_MODEL_BASE 0
#define DMA_READ_MASTER_SDRAM_CTRL_SPAN 8388608
#define DMA_READ_MASTER_SDRAM_CTRL_STARVATION_INDICATOR 0
#define DMA_READ_MASTER_SDRAM_CTRL_TRISTATE_BRIDGE_SLAVE ""
#define DMA_READ_MASTER_SDRAM_CTRL_TYPE "altera_avalon_new_sdram_controller"
#define DMA_READ_MASTER_SDRAM_CTRL_T_AC 5.5
#define DMA_READ_MASTER_SDRAM_CTRL_T_MRD 3
#define DMA_READ_MASTER_SDRAM_CTRL_T_RCD 20.0
#define DMA_READ_MASTER_SDRAM_CTRL_T_RFC 70.0
#define DMA_READ_MASTER_SDRAM_CTRL_T_RP 20.0
#define DMA_READ_MASTER_SDRAM_CTRL_T_WR 14.0


/*
 * sdram_ctrl configuration as viewed by dma_write_master
 *
 */

#define DMA_WRITE_MASTER_SDRAM_CTRL_BASE 0x2800000
#define DMA_WRITE_MASTER_SDRAM_CTRL_CAS_LATENCY 3
#define DMA_WRITE_MASTER_SDRAM_CTRL_CONTENTS_INFO
#define DMA_WRITE_MASTER_SDRAM_CTRL_INIT_NOP_DELAY 0.0
#define DMA_WRITE_MASTER_SDRAM_CTRL_INIT_REFRESH_COMMANDS 2
#define DMA_WRITE_MASTER_SDRAM_CTRL_IRQ -1
#define DMA_WRITE_MASTER_SDRAM_CTRL_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_WRITE_MASTER_SDRAM_CTRL_IS_INITIALIZED 1
#define DMA_WRITE_MASTER_SDRAM_CTRL_NAME "/dev/sdram_ctrl"
#define DMA_WRITE_MASTER_SDRAM_CTRL_POWERUP_DELAY 200.0
#define DMA_WRITE_MASTER_SDRAM_CTRL_REFRESH_PERIOD 7.8125
#define DMA_WRITE_MASTER_SDRAM_CTRL_REGISTER_DATA_IN 1
#define DMA_WRITE_MASTER_SDRAM_CTRL_SDRAM_ADDR_WIDTH 0x16
#define DMA_WRITE_MASTER_SDRAM_CTRL_SDRAM_BANK_WIDTH 2
#define DMA_WRITE_MASTER_SDRAM_CTRL_SDRAM_COL_WIDTH 8
#define DMA_WRITE_MASTER_SDRAM_CTRL_SDRAM_DATA_WIDTH 16
#define DMA_WRITE_MASTER_SDRAM_CTRL_SDRAM_NUM_BANKS 4
#define DMA_WRITE_MASTER_SDRAM_CTRL_SDRAM_NUM_CHIPSELECTS 1
#define DMA_WRITE_MASTER_SDRAM_CTRL_SDRAM_ROW_WIDTH 12
#define DMA_WRITE_MASTER_SDRAM_CTRL_SHARED_DATA 0
#define DMA_WRITE_MASTER_SDRAM_CTRL_SIM_MODEL_BASE 0
#define DMA_WRITE_MASTER_SDRAM_CTRL_SPAN 8388608
#define DMA_WRITE_MASTER_SDRAM_CTRL_STARVATION_INDICATOR 0
#define DMA_WRITE_MASTER_SDRAM_CTRL_TRISTATE_BRIDGE_SLAVE ""
#define DMA_WRITE_MASTER_SDRAM_CTRL_TYPE "altera_avalon_new_sdram_controller"
#define DMA_WRITE_MASTER_SDRAM_CTRL_T_AC 5.5
#define DMA_WRITE_MASTER_SDRAM_CTRL_T_MRD 3
#define DMA_WRITE_MASTER_SDRAM_CTRL_T_RCD 20.0
#define DMA_WRITE_MASTER_SDRAM_CTRL_T_RFC 70.0
#define DMA_WRITE_MASTER_SDRAM_CTRL_T_RP 20.0
#define DMA_WRITE_MASTER_SDRAM_CTRL_T_WR 14.0


/*
 * sw configuration
 *
 */

#define ALT_MODULE_CLASS_sw altera_avalon_pio
#define SW_BASE 0x10000b0
#define SW_BIT_CLEARING_EDGE_REGISTER 0
#define SW_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SW_CAPTURE 0
#define SW_DATA_WIDTH 4
#define SW_DO_TEST_BENCH_WIRING 0
#define SW_DRIVEN_SIM_VALUE 0
#define SW_EDGE_TYPE "NONE"
#define SW_FREQ 133333328
#define SW_HAS_IN 1
#define SW_HAS_OUT 0
#define SW_HAS_TRI 0
#define SW_IRQ -1
#define SW_IRQ_INTERRUPT_CONTROLLER_ID -1
#define SW_IRQ_TYPE "NONE"
#define SW_NAME "/dev/sw"
#define SW_RESET_VALUE 0
#define SW_SPAN 16
#define SW_TYPE "altera_avalon_pio"


/*
 * sw configuration as viewed by dma_read_master
 *
 */

#define DMA_READ_MASTER_SW_BASE 0x10000b0
#define DMA_READ_MASTER_SW_BIT_CLEARING_EDGE_REGISTER 0
#define DMA_READ_MASTER_SW_BIT_MODIFYING_OUTPUT_REGISTER 0
#define DMA_READ_MASTER_SW_CAPTURE 0
#define DMA_READ_MASTER_SW_DATA_WIDTH 4
#define DMA_READ_MASTER_SW_DO_TEST_BENCH_WIRING 0
#define DMA_READ_MASTER_SW_DRIVEN_SIM_VALUE 0
#define DMA_READ_MASTER_SW_EDGE_TYPE "NONE"
#define DMA_READ_MASTER_SW_FREQ 133333328
#define DMA_READ_MASTER_SW_HAS_IN 1
#define DMA_READ_MASTER_SW_HAS_OUT 0
#define DMA_READ_MASTER_SW_HAS_TRI 0
#define DMA_READ_MASTER_SW_IRQ -1
#define DMA_READ_MASTER_SW_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_READ_MASTER_SW_IRQ_TYPE "NONE"
#define DMA_READ_MASTER_SW_NAME "/dev/sw"
#define DMA_READ_MASTER_SW_RESET_VALUE 0
#define DMA_READ_MASTER_SW_SPAN 16
#define DMA_READ_MASTER_SW_TYPE "altera_avalon_pio"


/*
 * sw configuration as viewed by dma_write_master
 *
 */

#define DMA_WRITE_MASTER_SW_BASE 0x10000b0
#define DMA_WRITE_MASTER_SW_BIT_CLEARING_EDGE_REGISTER 0
#define DMA_WRITE_MASTER_SW_BIT_MODIFYING_OUTPUT_REGISTER 0
#define DMA_WRITE_MASTER_SW_CAPTURE 0
#define DMA_WRITE_MASTER_SW_DATA_WIDTH 4
#define DMA_WRITE_MASTER_SW_DO_TEST_BENCH_WIRING 0
#define DMA_WRITE_MASTER_SW_DRIVEN_SIM_VALUE 0
#define DMA_WRITE_MASTER_SW_EDGE_TYPE "NONE"
#define DMA_WRITE_MASTER_SW_FREQ 133333328
#define DMA_WRITE_MASTER_SW_HAS_IN 1
#define DMA_WRITE_MASTER_SW_HAS_OUT 0
#define DMA_WRITE_MASTER_SW_HAS_TRI 0
#define DMA_WRITE_MASTER_SW_IRQ -1
#define DMA_WRITE_MASTER_SW_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_WRITE_MASTER_SW_IRQ_TYPE "NONE"
#define DMA_WRITE_MASTER_SW_NAME "/dev/sw"
#define DMA_WRITE_MASTER_SW_RESET_VALUE 0
#define DMA_WRITE_MASTER_SW_SPAN 16
#define DMA_WRITE_MASTER_SW_TYPE "altera_avalon_pio"


/*
 * syspll configuration
 *
 */

#define ALT_MODULE_CLASS_syspll altpll
#define SYSPLL_BASE 0x3001040
#define SYSPLL_IRQ -1
#define SYSPLL_IRQ_INTERRUPT_CONTROLLER_ID -1
#define SYSPLL_NAME "/dev/syspll"
#define SYSPLL_SPAN 16
#define SYSPLL_TYPE "altpll"


/*
 * timer configuration
 *
 */

#define ALT_MODULE_CLASS_timer altera_avalon_timer
#define TIMER_ALWAYS_RUN 0
#define TIMER_BASE 0x1000020
#define TIMER_COUNTER_SIZE 32
#define TIMER_FIXED_PERIOD 0
#define TIMER_FREQ 133333328
#define TIMER_IRQ 2
#define TIMER_IRQ_INTERRUPT_CONTROLLER_ID 0
#define TIMER_LOAD_VALUE 132
#define TIMER_MULT 1.0E-6
#define TIMER_NAME "/dev/timer"
#define TIMER_PERIOD 1
#define TIMER_PERIOD_UNITS "us"
#define TIMER_RESET_OUTPUT 0
#define TIMER_SNAPSHOT 1
#define TIMER_SPAN 32
#define TIMER_TICKS_PER_SEC 1000000.0
#define TIMER_TIMEOUT_PULSE_OUTPUT 0
#define TIMER_TYPE "altera_avalon_timer"


/*
 * timer configuration as viewed by dma_read_master
 *
 */

#define DMA_READ_MASTER_TIMER_ALWAYS_RUN 0
#define DMA_READ_MASTER_TIMER_BASE 0x1000020
#define DMA_READ_MASTER_TIMER_COUNTER_SIZE 32
#define DMA_READ_MASTER_TIMER_FIXED_PERIOD 0
#define DMA_READ_MASTER_TIMER_FREQ 133333328
#define DMA_READ_MASTER_TIMER_IRQ -1
#define DMA_READ_MASTER_TIMER_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_READ_MASTER_TIMER_LOAD_VALUE 132
#define DMA_READ_MASTER_TIMER_MULT 1.0E-6
#define DMA_READ_MASTER_TIMER_NAME "/dev/timer"
#define DMA_READ_MASTER_TIMER_PERIOD 1
#define DMA_READ_MASTER_TIMER_PERIOD_UNITS "us"
#define DMA_READ_MASTER_TIMER_RESET_OUTPUT 0
#define DMA_READ_MASTER_TIMER_SNAPSHOT 1
#define DMA_READ_MASTER_TIMER_SPAN 32
#define DMA_READ_MASTER_TIMER_TICKS_PER_SEC 1000000.0
#define DMA_READ_MASTER_TIMER_TIMEOUT_PULSE_OUTPUT 0
#define DMA_READ_MASTER_TIMER_TYPE "altera_avalon_timer"


/*
 * timer configuration as viewed by dma_write_master
 *
 */

#define DMA_WRITE_MASTER_TIMER_ALWAYS_RUN 0
#define DMA_WRITE_MASTER_TIMER_BASE 0x1000020
#define DMA_WRITE_MASTER_TIMER_COUNTER_SIZE 32
#define DMA_WRITE_MASTER_TIMER_FIXED_PERIOD 0
#define DMA_WRITE_MASTER_TIMER_FREQ 133333328
#define DMA_WRITE_MASTER_TIMER_IRQ -1
#define DMA_WRITE_MASTER_TIMER_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_WRITE_MASTER_TIMER_LOAD_VALUE 132
#define DMA_WRITE_MASTER_TIMER_MULT 1.0E-6
#define DMA_WRITE_MASTER_TIMER_NAME "/dev/timer"
#define DMA_WRITE_MASTER_TIMER_PERIOD 1
#define DMA_WRITE_MASTER_TIMER_PERIOD_UNITS "us"
#define DMA_WRITE_MASTER_TIMER_RESET_OUTPUT 0
#define DMA_WRITE_MASTER_TIMER_SNAPSHOT 1
#define DMA_WRITE_MASTER_TIMER_SPAN 32
#define DMA_WRITE_MASTER_TIMER_TICKS_PER_SEC 1000000.0
#define DMA_WRITE_MASTER_TIMER_TIMEOUT_PULSE_OUTPUT 0
#define DMA_WRITE_MASTER_TIMER_TYPE "altera_avalon_timer"


/*
 * uart0 configuration
 *
 */

#define ALT_MODULE_CLASS_uart0 altera_avalon_uart
#define UART0_BASE 0x1000000
#define UART0_BAUD 115200
#define UART0_DATA_BITS 8
#define UART0_FIXED_BAUD 1
#define UART0_FREQ 133333328
#define UART0_IRQ 3
#define UART0_IRQ_INTERRUPT_CONTROLLER_ID 0
#define UART0_NAME "/dev/uart0"
#define UART0_PARITY 'N'
#define UART0_SIM_CHAR_STREAM ""
#define UART0_SIM_TRUE_BAUD 0
#define UART0_SPAN 32
#define UART0_STOP_BITS 1
#define UART0_SYNC_REG_DEPTH 2
#define UART0_TYPE "altera_avalon_uart"
#define UART0_USE_CTS_RTS 0
#define UART0_USE_EOP_REGISTER 0


/*
 * uart0 configuration as viewed by dma_read_master
 *
 */

#define DMA_READ_MASTER_UART0_BASE 0x1000000
#define DMA_READ_MASTER_UART0_BAUD 115200
#define DMA_READ_MASTER_UART0_DATA_BITS 8
#define DMA_READ_MASTER_UART0_FIXED_BAUD 1
#define DMA_READ_MASTER_UART0_FREQ 133333328
#define DMA_READ_MASTER_UART0_IRQ -1
#define DMA_READ_MASTER_UART0_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_READ_MASTER_UART0_NAME "/dev/uart0"
#define DMA_READ_MASTER_UART0_PARITY 'N'
#define DMA_READ_MASTER_UART0_SIM_CHAR_STREAM ""
#define DMA_READ_MASTER_UART0_SIM_TRUE_BAUD 0
#define DMA_READ_MASTER_UART0_SPAN 32
#define DMA_READ_MASTER_UART0_STOP_BITS 1
#define DMA_READ_MASTER_UART0_SYNC_REG_DEPTH 2
#define DMA_READ_MASTER_UART0_TYPE "altera_avalon_uart"
#define DMA_READ_MASTER_UART0_USE_CTS_RTS 0
#define DMA_READ_MASTER_UART0_USE_EOP_REGISTER 0


/*
 * uart0 configuration as viewed by dma_write_master
 *
 */

#define DMA_WRITE_MASTER_UART0_BASE 0x1000000
#define DMA_WRITE_MASTER_UART0_BAUD 115200
#define DMA_WRITE_MASTER_UART0_DATA_BITS 8
#define DMA_WRITE_MASTER_UART0_FIXED_BAUD 1
#define DMA_WRITE_MASTER_UART0_FREQ 133333328
#define DMA_WRITE_MASTER_UART0_IRQ -1
#define DMA_WRITE_MASTER_UART0_IRQ_INTERRUPT_CONTROLLER_ID -1
#define DMA_WRITE_MASTER_UART0_NAME "/dev/uart0"
#define DMA_WRITE_MASTER_UART0_PARITY 'N'
#define DMA_WRITE_MASTER_UART0_SIM_CHAR_STREAM ""
#define DMA_WRITE_MASTER_UART0_SIM_TRUE_BAUD 0
#define DMA_WRITE_MASTER_UART0_SPAN 32
#define DMA_WRITE_MASTER_UART0_STOP_BITS 1
#define DMA_WRITE_MASTER_UART0_SYNC_REG_DEPTH 2
#define DMA_WRITE_MASTER_UART0_TYPE "altera_avalon_uart"
#define DMA_WRITE_MASTER_UART0_USE_CTS_RTS 0
#define DMA_WRITE_MASTER_UART0_USE_EOP_REGISTER 0

#endif /* __SYSTEM_H_ */
