================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Wed Jul 09 04:33:10 -03 2025
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         TRANS_FFT
    * Solution:        solution0 (Vivado IP Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu50-fsvh2104-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  8 ns
    * C-Synthesis target clock:    8 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              27244
FF:               13125
DSP:              274
BRAM:             20
URAM:             0
SRL:              60


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 8.000       |
| Post-Synthesis | 6.525       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                          | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                          | 27244 | 13125 | 274 | 20   |      |     |        |      |         |          |        |
|   (inst)                                      | 223   | 2674  |     |      |      |     |        |      |         |          |        |
|   DATA_x_U                                    | 1016  |       |     | 4    |      |     |        |      |         |          |        |
|   DATA_y_U                                    | 1283  |       |     | 4    |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U84      | 1572  | 370   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U85      | 1575  | 370   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U86      | 1279  | 370   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U87      | 1318  | 370   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U88      | 883   | 370   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_4_full_dsp_1_U89      | 884   | 370   | 3   |      |      |     |        |      |         |          |        |
|   data_x_U_x                                  | 8     |       |     | 4    |      |     |        |      |         |          |        |
|   data_y_U_x                                  | 17    |       |     | 4    |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U92           | 216   | 150   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U93           | 185   | 149   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U94           | 88    | 149   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U95           | 88    | 149   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U96           | 77    | 149   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_4_max_dsp_1_U97           | 77    | 149   | 8   |      |      |     |        |      |         |          |        |
|   dsub_64ns_64ns_64_4_full_dsp_1_U90          | 786   | 369   | 3   |      |      |     |        |      |         |          |        |
|   dsub_64ns_64ns_64_4_full_dsp_1_U91          | 784   | 369   | 3   |      |      |     |        |      |         |          |        |
|   grp_loady8_fu_1853                          | 57    | 5     |     |      |      |     |        |      |         |          |        |
|   grp_twiddles8_fu_1829                       | 14537 | 6593  | 202 |      |      |     |        |      |         |          |        |
|     (grp_twiddles8_fu_1829)                   | 26    | 683   |     |      |      |     |        |      |         |          |        |
|     dadd_64ns_64ns_64_4_full_dsp_1_U63        | 717   | 369   | 3   |      |      |     |        |      |         |          |        |
|     ddiv_64ns_64ns_64_14_no_dsp_1_U68         | 3214  | 1327  |     |      |      |     |        |      |         |          |        |
|     dmul_64ns_64ns_64_4_max_dsp_1_U64         | 231   | 213   | 8   |      |      |     |        |      |         |          |        |
|     dmul_64ns_64ns_64_4_max_dsp_1_U65         | 104   | 149   | 8   |      |      |     |        |      |         |          |        |
|     dmul_64ns_64ns_64_4_max_dsp_1_U66         | 104   | 149   | 8   |      |      |     |        |      |         |          |        |
|     dmul_64ns_64ns_64_4_max_dsp_1_U67         | 104   | 213   | 8   |      |      |     |        |      |         |          |        |
|     dsub_64ns_64ns_64_4_full_dsp_1_U62        | 718   | 369   | 3   |      |      |     |        |      |         |          |        |
|     grp_sin_or_cos_double_s_fu_109            | 4484  | 1555  | 82  |      |      |     |        |      |         |          |        |
|       (grp_sin_or_cos_double_s_fu_109)        | 1731  | 637   | 4   |      |      |     |        |      |         |          |        |
|       fourth_order_double_sin_cos_K0_U        | 249   | 59    |     |      |      |     |        |      |         |          |        |
|       fourth_order_double_sin_cos_K1_U        | 207   | 18    |     |      |      |     |        |      |         |          |        |
|       fourth_order_double_sin_cos_K2_U        | 165   | 26    |     |      |      |     |        |      |         |          |        |
|       fourth_order_double_sin_cos_K3_U        | 128   | 16    |     |      |      |     |        |      |         |          |        |
|       fourth_order_double_sin_cos_K4_U        | 91    | 25    |     |      |      |     |        |      |         |          |        |
|       grp_scaled_fixed2ieee_63_1_s_fu_314     | 441   | 465   |     |      |      |     |        |      |         |          |        |
|         (grp_scaled_fixed2ieee_63_1_s_fu_314) | 218   | 276   |     |      |      |     |        |      |         |          |        |
|       mul_170s_53ns_170_2_1_U40               | 458   | 86    | 27  |      |      |     |        |      |         |          |        |
|       mul_35ns_25ns_60_1_1_U33                |       |       | 2   |      |      |     |        |      |         |          |        |
|       mul_42ns_33ns_75_1_1_U34                | 6     |       | 4   |      |      |     |        |      |         |          |        |
|       mul_49ns_44s_93_1_1_U35                 | 6     |       | 6   |      |      |     |        |      |         |          |        |
|       mul_49ns_49ns_98_1_1_U36                | 144   |       | 9   |      |      |     |        |      |         |          |        |
|       mul_49ns_49ns_98_1_1_U37                | 81    |       | 9   |      |      |     |        |      |         |          |        |
|       mul_56ns_52s_108_1_1_U38                | 568   |       | 9   |      |      |     |        |      |         |          |        |
|       mul_64s_63ns_126_1_1_U39                | 208   |       | 12  |      |      |     |        |      |         |          |        |
|       ref_4oPi_table_256_U                    | 48    | 223   |     |      |      |     |        |      |         |          |        |
|     grp_sin_or_cos_double_s_fu_128            | 4519  | 1555  | 82  |      |      |     |        |      |         |          |        |
|       (grp_sin_or_cos_double_s_fu_128)        | 1808  | 637   | 4   |      |      |     |        |      |         |          |        |
|       fourth_order_double_sin_cos_K0_U        | 243   | 59    |     |      |      |     |        |      |         |          |        |
|       fourth_order_double_sin_cos_K1_U        | 208   | 18    |     |      |      |     |        |      |         |          |        |
|       fourth_order_double_sin_cos_K2_U        | 165   | 26    |     |      |      |     |        |      |         |          |        |
|       fourth_order_double_sin_cos_K3_U        | 128   | 16    |     |      |      |     |        |      |         |          |        |
|       fourth_order_double_sin_cos_K4_U        | 91    | 25    |     |      |      |     |        |      |         |          |        |
|       grp_scaled_fixed2ieee_63_1_s_fu_314     | 443   | 465   |     |      |      |     |        |      |         |          |        |
|         (grp_scaled_fixed2ieee_63_1_s_fu_314) | 220   | 276   |     |      |      |     |        |      |         |          |        |
|       mul_170s_53ns_170_2_1_U40               | 459   | 86    | 27  |      |      |     |        |      |         |          |        |
|       mul_35ns_25ns_60_1_1_U33                |       |       | 2   |      |      |     |        |      |         |          |        |
|       mul_42ns_33ns_75_1_1_U34                | 6     |       | 4   |      |      |     |        |      |         |          |        |
|       mul_49ns_44s_93_1_1_U35                 | 6     |       | 6   |      |      |     |        |      |         |          |        |
|       mul_49ns_49ns_98_1_1_U36                | 144   |       | 9   |      |      |     |        |      |         |          |        |
|       mul_49ns_49ns_98_1_1_U37                | 81    |       | 9   |      |      |     |        |      |         |          |        |
|       mul_56ns_52s_108_1_1_U38                | 574   |       | 9   |      |      |     |        |      |         |          |        |
|       mul_64s_63ns_126_1_1_U39                | 208   |       | 12  |      |      |     |        |      |         |          |        |
|       ref_4oPi_table_256_U                    | 2     | 223   |     |      |      |     |        |      |         |          |        |
|     sitodp_32ns_64_2_no_dsp_1_U69             | 158   | 5     |     |      |      |     |        |      |         |          |        |
|       (sitodp_32ns_64_2_no_dsp_1_U69)         | 3     | 5     |     |      |      |     |        |      |         |          |        |
|     sitodp_32ns_64_2_no_dsp_1_U70             | 158   | 6     |     |      |      |     |        |      |         |          |        |
|       (sitodp_32ns_64_2_no_dsp_1_U70)         | 3     | 6     |     |      |      |     |        |      |         |          |        |
|   smem_U                                      | 291   |       |     | 4    |      |     |        |      |         |          |        |
+-----------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 3.13%  | OK     |
| FD                                                        | 50%       | 0.75%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.01%  | OK     |
| CARRY8                                                    | 25%       | 1.00%  | OK     |
| MUXF7                                                     | 15%       | 0.18%  | OK     |
| DSP                                                       | 80%       | 4.60%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.74%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 2.67%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16344     | 170    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.29   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                              | ENDPOINT PIN                                                                                                         | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                             |                                                                                                                      |              |            |                |          DELAY |        DELAY |
+-------+-------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 1.475 | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/Ex_1_reg_1331_reg[4]/C | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_42ns_33ns_75_1_1_U34/tmp_product/DSP_A_B_DATA_INST/A[23]    |           21 |        136 |          6.217 |          3.708 |        2.509 |
| Path2 | 1.475 | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/Ex_1_reg_1331_reg[4]/C | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_42ns_33ns_75_1_1_U34/tmp_product__0/DSP_A_B_DATA_INST/A[23] |           21 |        136 |          6.217 |          3.708 |        2.509 |
| Path3 | 1.475 | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[4]/C | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_42ns_33ns_75_1_1_U34/tmp_product/DSP_A_B_DATA_INST/A[23]    |           21 |        136 |          6.217 |          3.708 |        2.509 |
| Path4 | 1.475 | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[4]/C | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_42ns_33ns_75_1_1_U34/tmp_product__0/DSP_A_B_DATA_INST/A[23] |           21 |        136 |          6.217 |          3.708 |        2.509 |
| Path5 | 1.507 | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/Ex_1_reg_1331_reg[4]/C | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_42ns_33ns_75_1_1_U34/tmp_product/DSP_A_B_DATA_INST/A[21]    |           21 |        136 |          6.208 |          3.708 |        2.500 |
+-------+-------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                    | Primitive Type         |
    +----------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/Ex_1_reg_1331_reg[4]                                      | REGISTER.SDR.FDRE      |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11      | CLB.LUT.LUT5           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[38]_i_7       | CLB.LUT.LUT4           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[27]_i_8       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[27]_i_6       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[25]_i_8       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[25]_i_4       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[25]_i_1       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product_i_24                 | CLB.LUT.LUT3           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__0/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__0/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__1/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__1/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384[39]_i_2       | CLB.LUT.LUT4           |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1                                                        | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[47]_i_1                                                        | CLB.CARRY.CARRY8       |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_42ns_33ns_75_1_1_U34/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    +----------------------------------------------------------------------------------------------------------------+------------------------+

    +----------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                    | Primitive Type         |
    +----------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/Ex_1_reg_1331_reg[4]                                      | REGISTER.SDR.FDRE      |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11      | CLB.LUT.LUT5           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[38]_i_7       | CLB.LUT.LUT4           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[27]_i_8       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[27]_i_6       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[25]_i_8       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[25]_i_4       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[25]_i_1       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product_i_24                 | CLB.LUT.LUT3           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__0/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__0/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__1/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__1/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384[39]_i_2       | CLB.LUT.LUT4           |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1                                                        | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[47]_i_1                                                        | CLB.CARRY.CARRY8       |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_42ns_33ns_75_1_1_U34/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +----------------------------------------------------------------------------------------------------------------+------------------------+

    +----------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                    | Primitive Type         |
    +----------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[4]                                      | REGISTER.SDR.FDRE      |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0   | CLB.LUT.LUT5           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[38]_i_7__0    | CLB.LUT.LUT4           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[27]_i_8__0    | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[27]_i_6__0    | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[25]_i_8__0    | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[25]_i_4__0    | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[25]_i_1__0    | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_24__0              | CLB.LUT.LUT3           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__0/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__0/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__1/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__1/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384[39]_i_2__0    | CLB.LUT.LUT4           |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0                                                     | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[47]_i_1__0                                                     | CLB.CARRY.CARRY8       |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_42ns_33ns_75_1_1_U34/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    +----------------------------------------------------------------------------------------------------------------+------------------------+

    +----------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                    | Primitive Type         |
    +----------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[4]                                      | REGISTER.SDR.FDRE      |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0   | CLB.LUT.LUT5           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[38]_i_7__0    | CLB.LUT.LUT4           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[27]_i_8__0    | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[27]_i_6__0    | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[25]_i_8__0    | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[25]_i_4__0    | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[25]_i_1__0    | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_24__0              | CLB.LUT.LUT3           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__0/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__0/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__1/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__1/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384[39]_i_2__0    | CLB.LUT.LUT4           |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0                                                     | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[47]_i_1__0                                                     | CLB.CARRY.CARRY8       |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_42ns_33ns_75_1_1_U34/tmp_product__0/DSP_A_B_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    +----------------------------------------------------------------------------------------------------------------+------------------------+

    +----------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                    | Primitive Type         |
    +----------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/Ex_1_reg_1331_reg[4]                                      | REGISTER.SDR.FDRE      |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11      | CLB.LUT.LUT5           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[38]_i_7       | CLB.LUT.LUT4           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[27]_i_8       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[27]_i_6       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[25]_i_8       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[25]_i_4       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[25]_i_1       | CLB.LUT.LUT6           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product_i_24                 | CLB.LUT.LUT3           |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__0/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__0/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__1/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__1/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384[39]_i_2       | CLB.LUT.LUT4           |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1                                                        | CLB.CARRY.CARRY8       |
    | mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[47]_i_1                                                        | CLB.CARRY.CARRY8       |
    | grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_42ns_33ns_75_1_1_U34/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    +----------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------------+
| Report Type              | Report Location                                                  |
+--------------------------+------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/fft1D_512_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/fft1D_512_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/fft1D_512_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/fft1D_512_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/fft1D_512_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/fft1D_512_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------------+


