5 18 1fd81 4 9 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (task4.vcd) 2 -o (task4.cdd) 2 -v (task4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 task4.v 1 15 1 
3 0 mod_a "main.a" 0 task4.v 18 31 1 
2 1 20 20 20 8000a 1 3b 5002 0 0 1 18 0 1 0 0 0 0 foo
4 1 1 0 0 1
3 3 mod_a.foo "main.a.foo" 0 task4.v 22 29 1 
2 2 24 24 24 20006 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 23 1070006 1 0 0 0 1 17 0 1 0 0 1 0
4 2 11 0 0 2
3 1 mod_a.foo.u$0 "main.a.foo.u$0" 0 task4.v 24 28 1 
2 3 25 25 25 7000a 1 0 21008 0 0 1 16 1 0
2 4 25 25 25 30003 0 1 1410 0 0 1 1 a
2 5 25 25 25 3000a 1 37 1a 3 4
2 6 26 26 26 40004 1 0 1008 0 0 32 48 5 0
2 7 26 26 26 30004 2 2c 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 27 27 27 7000a 1 0 21004 0 0 1 16 0 0
2 9 27 27 27 30003 0 1 1410 0 0 1 1 a
2 10 27 27 27 3000a 1 37 16 8 9
4 5 11 7 7 5
4 7 0 10 0 5
4 10 0 0 0 5
3 0 mod_b "main.b" 0 task4.v 34 47 1 
2 11 36 36 36 8000a 1 3b 5002 0 0 1 18 0 1 0 0 0 0 foo
4 11 1 0 0 11
3 3 mod_b.foo "main.b.foo" 0 task4.v 38 45 1 
2 12 40 40 40 20006 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 b 2 39 1070006 1 0 0 0 1 17 0 1 0 1 0 0
4 12 11 0 0 12
3 1 mod_b.foo.u$0 "main.b.foo.u$0" 0 task4.v 40 44 1 
2 13 41 41 41 7000a 1 0 21004 0 0 1 16 0 0
2 14 41 41 41 30003 0 1 1410 0 0 1 1 b
2 15 41 41 41 3000a 1 37 16 13 14
2 16 42 42 42 40004 1 0 1008 0 0 32 48 5 0
2 17 42 42 42 30004 2 2c 900a 16 0 32 18 0 ffffffff 0 0 0 0
2 18 43 43 43 7000a 1 0 21008 0 0 1 16 1 0
2 19 43 43 43 30003 0 1 1410 0 0 1 1 b
2 20 43 43 43 3000a 1 37 1a 18 19
4 15 11 17 17 15
4 17 0 20 0 15
4 20 0 0 0 15
3 1 main.u$0 "main.u$0" 0 task4.v 6 13 1 
