	Branch	RegDst	RegWrite ALUSrc	MemWr MemtoReg MemtoRead	Encoding
ADD	0	1	1	0	0	0	0		0000 00

SUB	0	1	1	0	0	0	0		0000 00
-------------------------------------------------------------------------------
ADDI	0	0	1	1	0	0	0		0010 00

LW	0	0	1	1	0	1	1		1000 11
-------------------------------------------------------------------------------
SW	0	0	0	1	1	0	0		1010 11

AND	0	1	1	0	0	0	0		0000 00
-------------------------------------------------------------------------------
OR	0	1	1	0	0	0	0		0000 00

ANDI	0	0	1	1	0	0	0		0011 00
-------------------------------------------------------------------------------
ORI	0	0	1	1	0	0	0		0011 01

SLT	0	1	1	0	0	0	0		0000 00
-------------------------------------------------------------------------------
SLTI	0	0	1	1	0	0	0		0010 10

BEQ	1								0001 00
-------------------------------------------------------------------------------
J	1								0000 10

JAL	1								0000 11
-------------------------------------------------------------------------------
JR	0	1	1	0	0	0	0		0000 00