/* Generated by Yosys 0.43+3 (git sha1 b08688f71, clang++ 10.0.0-4ubuntu1 -fPIC -Os) */

(* hdlname = "main" *)
(* top =  1  *)
(* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:3.1-42.10" *)
module main(x, y, o);
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:61.14-61.15" *)
  wire _00_;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:61.14-61.15" *)
  wire _01_;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:61.14-61.15" *)
  wire _02_;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:61.14-61.15" *)
  wire _03_;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:61.14-61.15" *)
  wire _04_;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:6.6-6.12" *)
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:4.13-4.14" *)
  wire _33_;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:4.13-4.14" *)
  wire _34_;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:4.13-4.14" *)
  wire _35_;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:4.15-4.16" *)
  wire _36_;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:4.15-4.16" *)
  wire _37_;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:4.15-4.16" *)
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire _42_;
  wire _43_;
  wire _44_;
  wire _45_;
  wire _46_;
  wire _47_;
  wire _48_;
  wire _49_;
  wire _50_;
  wire _51_;
  wire _52_;
  wire _53_;
  wire _54_;
  wire _55_;
  wire _56_;
  wire _57_;
  wire _58_;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:20.12-20.13" *)
  wire [5:0] a;
  (* hdlname = "add a" *)
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:60.13-60.14" *)
  wire [5:0] \add.a ;
  (* hdlname = "add b" *)
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:60.15-60.16" *)
  wire [5:0] \add.b ;
  (* hdlname = "add s" *)
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:61.14-61.15" *)
  wire [5:0] \add.s ;
  wire [3:0] b;
  (* hdlname = "ha0 a" *)
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:45.7-45.8" *)
  wire \ha0.a ;
  (* hdlname = "ha0 b" *)
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:45.9-45.10" *)
  wire \ha0.b ;
  (* hdlname = "ha0 c" *)
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:46.8-46.9" *)
  wire \ha0.c ;
  (* hdlname = "ha0 s" *)
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:46.10-46.11" *)
  wire \ha0.s ;
  (* hdlname = "ha1 a" *)
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:45.7-45.8" *)
  wire \ha1.a ;
  (* hdlname = "ha1 b" *)
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:45.9-45.10" *)
  wire \ha1.b ;
  (* hdlname = "ha1 c" *)
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:46.8-46.9" *)
  wire \ha1.c ;
  (* hdlname = "ha1 s" *)
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:46.10-46.11" *)
  wire \ha1.s ;
  (* hdlname = "ha2 a" *)
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:45.7-45.8" *)
  wire \ha2.a ;
  (* hdlname = "ha2 b" *)
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:45.9-45.10" *)
  wire \ha2.b ;
  (* hdlname = "ha2 c" *)
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:46.8-46.9" *)
  wire \ha2.c ;
  (* hdlname = "ha2 s" *)
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:46.10-46.11" *)
  wire \ha2.s ;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:6.6-6.12" *)
  wire ip_0_0;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:6.13-6.19" *)
  wire ip_0_1;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:6.20-6.26" *)
  wire ip_0_2;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:6.27-6.33" *)
  wire ip_1_0;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:6.34-6.40" *)
  wire ip_1_1;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:6.41-6.47" *)
  wire ip_1_2;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:6.48-6.54" *)
  wire ip_2_0;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:6.55-6.61" *)
  wire ip_2_1;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:6.62-6.68" *)
  wire ip_2_2;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:5.14-5.15" *)
  output [5:0] o;
  wire [5:0] o;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:7.6-7.8" *)
  wire p0;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:7.9-7.11" *)
  wire p1;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:7.12-7.14" *)
  wire p2;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:7.15-7.17" *)
  wire p3;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:7.18-7.20" *)
  wire p4;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:7.21-7.23" *)
  wire p5;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:21.12-21.13" *)
  wire [5:0] s;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:4.13-4.14" *)
  input [2:0] x;
  wire [2:0] x;
  (* src = "run_verilog_mult_mid/multiplier_3b_fe21ea08a7fdcb1178848f4a41e9c734.v:4.15-4.16" *)
  input [2:0] y;
  wire [2:0] y;
  AND2_X1 _59_ (
    .A1(_36_),
    .A2(_33_),
    .ZN(_05_)
  );
  NAND2_X1 _60_ (
    .A1(_36_),
    .A2(_34_),
    .ZN(_06_)
  );
  NAND2_X1 _61_ (
    .A1(_37_),
    .A2(_33_),
    .ZN(_07_)
  );
  XOR2_X1 _62_ (
    .A(_06_),
    .B(_07_),
    .Z(_00_)
  );
  INV_X1 _63_ (
    .A(_37_),
    .ZN(_08_)
  );
  INV_X1 _64_ (
    .A(_34_),
    .ZN(_09_)
  );
  NOR2_X1 _65_ (
    .A1(_08_),
    .A2(_09_),
    .ZN(_10_)
  );
  NAND2_X1 _66_ (
    .A1(_38_),
    .A2(_33_),
    .ZN(_11_)
  );
  XOR2_X1 _67_ (
    .A(_10_),
    .B(_11_),
    .Z(_12_)
  );
  INV_X1 _68_ (
    .A(_36_),
    .ZN(_13_)
  );
  INV_X1 _69_ (
    .A(_35_),
    .ZN(_14_)
  );
  OR3_X1 _70_ (
    .A1(_12_),
    .A2(_13_),
    .A3(_14_),
    .ZN(_15_)
  );
  OAI21_X1 _71_ (
    .A(_12_),
    .B1(_13_),
    .B2(_14_),
    .ZN(_16_)
  );
  NAND2_X1 _72_ (
    .A1(_15_),
    .A2(_16_),
    .ZN(_17_)
  );
  OR2_X1 _73_ (
    .A1(_06_),
    .A2(_07_),
    .ZN(_18_)
  );
  XOR2_X1 _74_ (
    .A(_17_),
    .B(_18_),
    .Z(_01_)
  );
  OAI21_X1 _75_ (
    .A(_15_),
    .B1(_17_),
    .B2(_18_),
    .ZN(_19_)
  );
  NAND2_X1 _76_ (
    .A1(_35_),
    .A2(_37_),
    .ZN(_20_)
  );
  NAND2_X1 _77_ (
    .A1(_38_),
    .A2(_34_),
    .ZN(_21_)
  );
  XOR2_X1 _78_ (
    .A(_20_),
    .B(_21_),
    .Z(_22_)
  );
  NOR3_X1 _79_ (
    .A1(_11_),
    .A2(_08_),
    .A3(_09_),
    .ZN(_23_)
  );
  XOR2_X1 _80_ (
    .A(_22_),
    .B(_23_),
    .Z(_24_)
  );
  INV_X1 _81_ (
    .A(_24_),
    .ZN(_25_)
  );
  XNOR2_X1 _82_ (
    .A(_19_),
    .B(_25_),
    .ZN(_02_)
  );
  NAND2_X1 _83_ (
    .A1(_22_),
    .A2(_23_),
    .ZN(_26_)
  );
  NAND3_X1 _84_ (
    .A1(_24_),
    .A2(_15_),
    .A3(_16_),
    .ZN(_27_)
  );
  OAI221_X1 _85_ (
    .A(_26_),
    .B1(_25_),
    .B2(_15_),
    .C1(_27_),
    .C2(_18_),
    .ZN(_28_)
  );
  OAI211_X1 _86_ (
    .A(_35_),
    .B(_38_),
    .C1(_08_),
    .C2(_09_),
    .ZN(_29_)
  );
  XNOR2_X1 _87_ (
    .A(_28_),
    .B(_29_),
    .ZN(_03_)
  );
  INV_X1 _88_ (
    .A(_29_),
    .ZN(_30_)
  );
  NAND2_X1 _89_ (
    .A1(_28_),
    .A2(_30_),
    .ZN(_31_)
  );
  NAND4_X1 _90_ (
    .A1(_35_),
    .A2(_37_),
    .A3(_38_),
    .A4(_34_),
    .ZN(_32_)
  );
  XOR2_X1 _91_ (
    .A(_31_),
    .B(_32_),
    .Z(_04_)
  );
  assign a = { \ha2.c , \ha2.s , \ha0.c , ip_2_0, ip_0_1, ip_0_0 };
  assign \add.a  = { \ha2.c , \ha2.s , \ha0.c , ip_2_0, ip_0_1, ip_0_0 };
  assign \add.b  = { 2'h0, \ha1.s , \ha0.s , ip_1_0, 1'h0 };
  assign \add.s [0] = ip_0_0;
  assign b = { \ha1.s , \ha0.s , ip_1_0, 1'h0 };
  assign \ha2.b  = \ha1.c ;
  assign ip_0_2 = \ha0.a ;
  assign ip_1_1 = \ha0.b ;
  assign ip_1_2 = \ha1.a ;
  assign ip_2_1 = \ha1.b ;
  assign ip_2_2 = \ha2.a ;
  assign o = { \add.s [5:1], ip_0_0 };
  assign p0 = \ha0.c ;
  assign p1 = \ha0.s ;
  assign p2 = \ha1.c ;
  assign p3 = \ha1.s ;
  assign p4 = \ha2.c ;
  assign p5 = \ha2.s ;
  assign s = { \add.s [5:1], ip_0_0 };
  assign _36_ = y[0];
  assign _35_ = x[2];
  assign _37_ = y[1];
  assign _38_ = y[2];
  assign _33_ = x[0];
  assign ip_0_0 = _05_;
  assign _34_ = x[1];
  assign \add.s [1] = _00_;
  assign \add.s [2] = _01_;
  assign \add.s [3] = _02_;
  assign \add.s [4] = _03_;
  assign \add.s [5] = _04_;
endmodule
