Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May  1 20:22:40 2018
| Host         : DESKTOP-OQNQAOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SoC_fpga_control_sets_placed.rpt
| Design       : SoC_fpga
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              92 |           36 |
| No           | No                    | Yes                    |               4 |            4 |
| No           | Yes                   | No                     |             199 |          120 |
| Yes          | No                    | No                     |              36 |           10 |
| Yes          | No                    | Yes                    |             134 |           38 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------------+----------------------------------+------------------+----------------+
|      Clock Signal     |           Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------+----------------------------------+----------------------------------+------------------+----------------+
|  clk_pb_BUFG          |                                  | SoC/mips/dp/MEMORY/go_pulse_cmb  |                2 |              2 |
|  clk_pb_BUFG          | SoC/mips/dp/MEMORY/Q_reg[0]_0[0] |                                  |                1 |              4 |
|  clk_pb_BUFG          | SoC/mips/dp/EXECUTE/E[0]         | rst_IBUF                         |                2 |              5 |
|  clk_gen/index_reg[2] |                                  |                                  |                6 |             20 |
|  clk_pb_BUFG          | SoC/mips/dp/EXECUTE/Q_reg[2][0]  | SoC/mips/dp/EXECUTE/AR[0]        |                6 |             27 |
|  clk_pb_BUFG          | SoC/fa/fact/dp/CNT/f_done        |                                  |                9 |             32 |
|  clk_pb_BUFG          | SoC/mips/dp/MEMORY/Q_reg[0][0]   | rst_IBUF                         |               11 |             32 |
| ~clk_pb_BUFG          | SoC/mips/dp/MEMORY/wem           |                                  |                8 |             32 |
|  clk_IBUF_BUFG        |                                  | rst_IBUF                         |               10 |             33 |
|  clk_pb_BUFG          | SoC/mips/dp/MEMORY/E[0]          | rst_IBUF                         |               14 |             34 |
|  clk_pb_BUFG          | SoC/fa/fact/dp/CNT/E[0]          | rst_IBUF                         |                5 |             36 |
|  clk_pb_BUFG          |                                  |                                  |               30 |             72 |
|  clk_pb_BUFG          |                                  | rst_IBUF                         |               58 |             73 |
|  clk_pb_BUFG          |                                  | SoC/mips/dp/hu/flush_E_reg/SR[0] |               54 |             95 |
| ~clk_pb_BUFG          | SoC/mips/dp/WRITEBACK/rf_we_W    |                                  |               12 |             96 |
+-----------------------+----------------------------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 16+    |                    12 |
+--------+-----------------------+


