Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat May 04 16:06:19 2024
| Host         : LAPTOP-7NTTMRAQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+--------------------------+------------------+------------------+----------------+
|              Clock Signal              |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------------+--------------------------+------------------+------------------+----------------+
|  inst_time_mux0/cathode_reg[6]_i_2_n_0 |                          |                  |                4 |              7 |
|  clk_IBUF_BUFG                         | cu/E[0]                  |                  |                6 |             16 |
|  clk_IBUF_BUFG                         | cu/readResult_reg[15][0] |                  |                6 |             16 |
|  clk_IBUF_BUFG                         |                          |                  |                7 |             28 |
+----------------------------------------+--------------------------+------------------+------------------+----------------+


