AIMMS. 2012. Optimization software for operations research applications. http://www.aimms.com
Shekhar Borkar, Thousand core chips: a technology perspective, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278667]
Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
Evgeny Bolotin , Israel Cidon , Ran Ginosar , Avinoam Kolodny, Routing table minimization for irregular mesh NoCs, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Ewerson Carvalho , Ney Calazans , Fernando Moraes, Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs, Proceedings of the 18th IEEE/IFIP International Workshop on Rapid System Prototyping, p.34-40, May 28-30, 2007[doi>10.1109/RSP.2007.26]
Jeremy Chan , Sri Parameswaran, NoCOUT: NoC topology generation with mixed packet-switched and point-to-point networks, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Jui-Ming Chang , M. Pedram, Codex-dp: co-design of communicating systems using dynamic programming, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.7, p.732-744, November 2006[doi>10.1109/43.851989]
Po-Chun Chang , I-Wei Wu , Jyh-Jiun Shann , Chung-Ping Chung, ETAHM: an energy-aware task allocation algorithm for heterogeneous multiprocessor, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391667]
K. S. Chathak , K. Srinivasan , G. Konjevod, Automated Techniques for Synthesis of Application-Specific Network-on-Chip Architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.8, p.1425-1438, August 2008[doi>10.1109/TCAD.2008.925775]
Guangyu Chen , Feihui Li , S. W. Son , M. Kandemir, Application mapping for chip multiprocessors, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391628]
Chen-Ling Chou , U. Y. Ogras , R. Marculescu, Energy- and Performance-Aware Incremental Mapping for Networks on Chip With Multiple Voltage Levels, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.10, p.1866-1879, October 2008[doi>10.1109/TCAD.2008.2003301]
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
Dick, P. R. 2012. Embedded system synthesis benchmarks suites (E3S). http://www.ece.northwestern.edu/∼dickrp/e3s/
Robert P. Dick , David L. Rhodes , Wayne Wolf, TGFF: task graphs for free, Proceedings of the 6th international workshop on Hardware/software codesign, p.97-101, March 15-18, 1998, Seattle, Washington, USA
Santanu Dutta , Rune Jensen , Alf Rieckmann, Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems, IEEE Design & Test, v.18 n.5, p.21-31, September 2001[doi>10.1109/54.953269]
Mohammad Abdullah Al Faruque , Rudolf Krist , Jörg Henkel, ADAM: run-time agent-based distributed application mapping for on-chip communication, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391664]
Pavel Ghosh , Arunabha Sen , Alexander Hall, Energy efficient application mapping to NoC processing elements operating at multiple voltage levels, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.80-85, May 10-13, 2009[doi>10.1109/NOCS.2009.5071448]
Padmini Gopalakrishnan , Xin Li , Lawrence Pileggi, Architecture-aware FPGA placement using metric embedding, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147033]
Grossmann, E. I. and Kravanja, Z. 1997. Mixed-Integer Nonlinear Programming: A Survey of Algorithms and Applications, Large-Scale Optimization with Applications, Part II: Optimal Design and Control. A. R. Conn, L. T. Biegler, T. F. Coleman, and F. N. Santosa, Eds. Springer.
Andreas Hansson , Kees Goossens , Andrei Rǎdulescu, A unified approach to constrained mapping and routing on network-on-chip architectures, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084857]
He, O., Dong, S., Jang, W., Bian, J., and Pan, Z. D. 2011. UNISM: Unified scheduling and mapping for general networks on chip. IEEE Trans. VLSI Syst. 99, 1--14.
hMETIS. 2012. Hypergraph and circuit partitioning. http://glaros.dtc.umn.edu/gkhome/views/metis
Rickard Holsmark , Maurizio Palesi , Shashi Kumar, Deadlock free routing algorithms for irregular mesh topology NoC systems with rectangular regions, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.3-4, p.427-440, March, 2008[doi>10.1016/j.sysarc.2007.07.005]
Jingcao Hu , Radu Marculescu, Energy-aware mapping for tile-based NoC architectures under performance constraints, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119818]
Hu, J. and Marculescu, R. 2005. Communication and task scheduling of application-specific networks-on-chip. IEEE Proc. Comput. Digit. Tech. 152, 5, 643--651.
Jang, W. 2011. Architecture and physical design for advanced networks-on-chip. Ph.D. dissertation, University of Texas at Austin.
Wooyoung Jang , David Z. Pan, A3MAP: architecture-aware analytic mapping for networks-on-chip, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Wooyoung Jang , David Z. Pan, An SDRAM-aware router for networks-on-chip, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.10, p.1572-1585, October 2010[doi>10.1109/TCAD.2010.2061251]
Jang, W., Ding, D., and Pan, Z. D. 2010. Voltage and frequency island optimizations for many-core/NoC designs. In Proceedings of the International Conference on Green Circuits and Systems. 217--220.
Jang, W. and Pan, Z. D. 2011a. A voltage-frequency island aware energy optimization framework for networks-on-chip. IEEE J. Emerg. Select. Topics Circ. Syst. 1, 3, 420--432.
Wooyoung Jang , David Z. Pan, Application-Aware NoC Design for Efficient SDRAM Access, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.10, p.1521-1533, October 2011[doi>10.1109/TCAD.2011.2160176]
Wooyoung Jang , Ou He , Jae-Seok Yang , David Z. Pan, Chemical-mechanical polishing aware application-specific 3D NoC design, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Sébastien Le Beux , Guy Bois , Gabriela Nicolescu , Youcef Bouchebaba , Michel Langevin , Pierre Paulin, Combining mapping and partitioning exploration for NoC-based embedded systems, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.7, p.223-232, July, 2010[doi>10.1016/j.sysarc.2010.03.005]
Yury Markovsky , Yatish Patel , John Wawrzynek, Using adaptive routing to compensate for performance heterogeneity, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.12-21, May 10-13, 2009[doi>10.1109/NOCS.2009.5071440]
Matousek, J. 2002. Lectures in Discrete Geometry. Springer.
Srinivasan Murali , Paolo Meloni , Federico Angiolini , David Atienza , Salvatore Carta , Luca Benini , Giovanni De Micheli , Luigi Raffo, Designing application-specific networks on chips with floorplan information, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233573]
Srinivasan Murali , Giovanni De Micheli, Bandwidth-Constrained Mapping of Cores onto NoC Architectures, Proceedings of the conference on Design, automation and test in Europe, p.20896, February 16-20, 2004
Oliver, I., Smith, D., and Holland, J. 1987. A study of permutation crossover operators on the traveling salesman problem. In Proceedings of the Conference on Genetic Algorithms. 224--230.
Sahni, S. and Gonzalez, T. 1976. P-Complete approximation problems. J. ACM 23, 3, 555--565.
M. K. F. Schafer , T. Hollstein , H. Zimmer , M. Glesner, Deadlock-free routing and component placement for irregular mesh-based networks-on-chip, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.238-245, November 06-10, 2005, San Jose, CA
Dongkun Shin , Jihong Kim, Power-aware communication optimization for networks-on-chips with voltage scalable links, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden[doi>10.1145/1016720.1016763]
Amit Kumar Singh , Wu Jigang , Alok Prakash , Thambipillai Srikanthan, Efficient Heuristics for Minimizing Communication Overhead in NoC-based Heterogeneous MPSoC Platforms, Proceedings of the 2009 IEEE/IFIP International Symposium on Rapid System Prototyping, p.55-60, June 23-26, 2009[doi>10.1109/RSP.2009.18]
Amit Kumar Singh , Thambipillai Srikanthan , Akash Kumar , Wu Jigang, Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.7, p.242-255, July, 2010[doi>10.1016/j.sysarc.2010.04.007]
Smit, T. L., Smit, J. M. G., Hurink, L. J., Broersma, H., Paulusma, D., and Wolkotte, T. P. 2004. Run-Time assignment of tasks to multiple heterogeneous processors. In Proceedings of the 4<sup>th</sup> PROGRESS Workshop on Embedded Systems. 185--192.
STMicroelectronics. 2012. Nomadik multimedia processors. http://www.st.com
Texas Instruments. 2012. Wireless handset solutions: OMAP platform. http://www.ti.com
Rafael Tornero , Juan M. Orduña , Maurizio Palesi , José Duato, A Communication-Aware Topological Mapping Technique for NoCs, Proceedings of the 14th international Euro-Par conference on Parallel Processing, August 26-29, 2008, Las Palmas de Gran Canaria, Spain[doi>10.1007/978-3-540-85451-7_98]
Van Der Tol, B. E. and Jaspers, G. T. E. 2002. Mapping of the mpeg-4 decoding on flexible architecture platform. In Proce. SPIE 4674, 1, 1--13.
