-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  2024.1/1091966 Production Release                   
-- Build Date:               Wed Feb 14 09:07:18 PST 2024                        
                                                                                 
-- Generated by:             u110020015@ws41                                     
-- Generated date:           Tue May 21 22:17:09 CST 2024                        

Solution Settings: Out_state.v1
  Current state: schedule
  Project: Catapult

Design Input Files Specified
  $PROJECT_HOME/hls_c/Out_copy.h
    $MGC_HOME/shared/include/ac_int.h
    $MGC_HOME/shared/include/ac_math.h
      $MGC_HOME/shared/include/ac_math/ac_abs.h
        $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_float.h
        $MGC_HOME/shared/include/ac_complex.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_shift.h
          $MGC_HOME/shared/include/ac_math/ac_normalize.h
      $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_std_float.h
      $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
      $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
      $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
      $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
      $MGC_HOME/shared/include/ac_math/ac_barrel_shift.h
      $MGC_HOME/shared/include/ac_math/ac_div.h
      $MGC_HOME/shared/include/ac_math/ac_hcordic.h
      $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
      $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
      $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
      $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
      $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
      $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
      $MGC_HOME/shared/include/ac_math/ac_sqrt.h
      $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
      $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
      $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
      $MGC_HOME/shared/include/ac_float_add_tree.h
    $MGC_HOME/shared/include/ac_channel.h
    $MGC_HOME/shared/include/mc_scverify.h

Processes/Blocks in Design
  Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
  -------------- ----------------------- ------- ---------- ------------ -- --------
  /Out_state/run                     134    3073       3074            1  0          
  Design Total:                      134    3073       3074            1  0          
  
Clock Information
  Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
  ------------ ------ ------ ----------------- ----------- ------------------------
  clk          rising 10.000             20.00    0.000000 /Out_state/run           
  
I/O Data Ranges
  Port                    Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
  ----------------------- ---- -------- --------- --------- ------- -------- --------
  clk                     IN   Unsigned         1                                     
  rst                     IN   Unsigned         1                                     
  arst_n                  IN   Unsigned         1                                     
  ap_start:rsc.dat        IN   Unsigned         1                                     
  ap_start:rsc.vld        IN   Unsigned         1                                     
  ap_done:rsc.rdy         IN   Unsigned         1                                     
  out1:rsc.rdy            IN   Unsigned         1                                     
  mode:rsc.dat            IN   Unsigned        16                                     
  line_buf0.f.d:rsc.q     IN   Unsigned        64                                     
  line_buf0.u:rsc.q       IN   Unsigned        16                                     
  ap_start:rsc.rdy        OUT  Unsigned         1                                     
  ap_done:rsc.dat         OUT  Unsigned         1                                     
  ap_done:rsc.vld         OUT  Unsigned         1                                     
  out1:rsc.dat            OUT  Unsigned        80                                     
  out1:rsc.vld            OUT  Unsigned         1                                     
  mode.triosy.lz          OUT  Unsigned         1                                     
  line_buf0.f.d:rsc.adr   OUT  Unsigned        10                                     
  line_buf0.f.d:rsc.d     OUT  Unsigned        64                                     
  line_buf0.f.d:rsc.we    OUT  Unsigned         1                                     
  line_buf0.f.d:rsc.en    OUT  Unsigned         1                                     
  line_buf0.f.d.triosy.lz OUT  Unsigned         1                                     
  line_buf0.u:rsc.adr     OUT  Unsigned        10                                     
  line_buf0.u:rsc.d       OUT  Unsigned        16                                     
  line_buf0.u:rsc.we      OUT  Unsigned         1                                     
  line_buf0.u:rsc.en      OUT  Unsigned         1                                     
  line_buf0.u.triosy.lz   OUT  Unsigned         1                                     
  
Memory Resources
  Resource Name: /Out_state/ap_start:rsc
    Memory Component: ccs_in_wait                  Size:         1 x 1
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable            Indices Phys Memory Address     
    ------------------- ------- -----------------------
    /Out_state/ap_start     0:0 00000000-00000000 (0-0) 
    
  Resource Name: /Out_state/ap_done:rsc
    Memory Component: ccs_out_wait                 Size:         1 x 1
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable           Indices Phys Memory Address     
    ------------------ ------- -----------------------
    /Out_state/ap_done     0:0 00000000-00000000 (0-0) 
    
  Resource Name: /Out_state/out1:rsc
    Memory Component: ccs_out_wait                 Size:         1 x 80
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable        Indices Phys Memory Address     
    --------------- ------- -----------------------
    /Out_state/out1    0:79 00000000-00000000 (0-0) 
    
  Resource Name: /Out_state/mode:rsc
    Memory Component: ccs_in                       Size:         1 x 16
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable        Indices Phys Memory Address     
    --------------- ------- -----------------------
    /Out_state/mode    0:15 00000000-00000000 (0-0) 
    
  Resource Name: /Out_state/line_buf0.f.d:rsc
    Memory Component: ccs_ram_sync_singleport      Size:         1024 x 64
    External:         false                        Packing Mode: absolute
    Memory Map:
    Variable                 Indices Phys Memory Address        
    ------------------------ ------- --------------------------
    /Out_state/line_buf0.f.d    0:63 000003ff-00000000 (1023-0) 
    
  Resource Name: /Out_state/line_buf0.u:rsc
    Memory Component: ccs_ram_sync_singleport      Size:         1024 x 16
    External:         false                        Packing Mode: absolute
    Memory Map:
    Variable               Indices Phys Memory Address        
    ---------------------- ------- --------------------------
    /Out_state/line_buf0.u    0:15 000003ff-00000000 (1023-0) 
    
C++ to Interface Mappings
  Resource/Fields     C++ Type         Interface Range Range Expression(x)    x=step+offset Expression Limits 
  ------------------- ---------------- --------------- ---------------------- ------------- -----------------
  /Out_state/out1:rsc                  [79:0]                                                                 
    out1.f.d          long long        [63:0]          out1_rsc_dat[x+64-1:x] 0                               
    out1.u            ac_int<16,false> [79:64]         out1_rsc_dat[x+16-1:x] 64                              
  
Multi-Cycle (Combinational) Component Usage
  Instance Component Name Cycles 
  -------- -------------- ------
  
Loops
  Process        Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
  -------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
  /Out_state/run run:rlp            Infinite       1         3075  30.75 us                       
  /Out_state/run  main              Infinite       2         3074  30.74 us                       
  /Out_state/run   for                  1024       3         3072  30.72 us                       
  
Loop Execution Profile
  Process        Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
  -------------- ---------------- ------------ -------------------------- ----------------- --------
  /Out_state/run run:rlp                    1                        0.03             3074           
  /Out_state/run  main                      2                        0.07             3074           
  /Out_state/run   for                   3072                       99.90             3072           
  
End of Report
