// Seed: 3705737928
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output id_17;
  output id_16;
  output id_15;
  input id_14;
  output id_13;
  output id_12;
  input id_11;
  output id_10;
  input id_9;
  output id_8;
  input id_7;
  output id_6;
  output id_5;
  input id_4;
  output id_3;
  input id_2;
  input id_1;
  type_22(
      1, 1, id_12 == 1
  );
  assign id_7 = (1'b0 && 1 && id_7[1] == id_13) - id_14#(
      .id_15(1'd0),
      .id_16(id_7[1]),
      .id_12(1),
      .id_15(id_3),
      .id_6 (1),
      .id_3 (id_3),
      .id_4 (id_14),
      .id_17(id_7),
      .id_3 (""),
      .id_13(1)
  );
  logic id_18, id_19;
  assign id_16   = id_6;
  assign id_6[1] = id_9;
  logic id_20 (
      .id_0(id_2),
      .id_1(id_12),
      .id_2(1),
      .id_3(id_16[1 : 1]),
      .id_4(1)
  );
  always begin
    id_17 <= id_9;
  end
  type_25 id_21 (
      1,
      1,
      {id_13, id_20},
      id_9 > {id_3, 1}
  );
  always @(id_16) begin
    id_21 <= id_14[1 : 1];
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd27,
    parameter id_4 = 32'd67
);
  type_0 _id_1 (
      .id_0(id_2),
      .id_1({id_2{1'b0}}),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(id_2 !== 1),
      .id_6(id_3[1]),
      .id_7(id_2),
      .id_8(id_2 & 1),
      .id_9(1)
  );
  type_5(
      1 / 0 - 1'd0, 1, |id_1[1 : id_1]
  );
  logic _id_4;
  always @(posedge 1 - 1) begin
    id_4 <= id_4;
  end
  always @(posedge id_3[&id_4]) begin
    id_2 <= id_3;
  end
  assign id_3[1] = id_3;
  type_7(
      1, id_1[1], 1, id_3, id_1[1'd0|1'b0 : 1'b0]
  ); type_8(
      id_3, id_3, ~(id_1), 1, id_3
  );
  assign id_1[1'b0] = id_3;
endmodule
