<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv</a>
defines: 
time_elapsed: 0.488s
ram usage: 29620 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpbwdjbd8g/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv:1</a>: No timescale set for &#34;multiple2&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv:13</a>: No timescale set for &#34;multiple3&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv:19</a>: No timescale set for &#34;multiple4&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv:1</a>: Compile module &#34;work@multiple2&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv:13</a>: Compile module &#34;work@multiple3&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv:19</a>: Compile module &#34;work@multiple4&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv:1</a>: Top level module &#34;work@multiple2&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html#l-13" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv:13</a>: Top level module &#34;work@multiple3&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv:19</a>: Top level module &#34;work@multiple4&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 3.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 8
+ cat /tmpfs/tmp/tmpbwdjbd8g/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_multiple2
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpbwdjbd8g/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpbwdjbd8g/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@multiple2)
 |vpiName:work@multiple2
 |uhdmallPackages:
 \_package: builtin, parent:work@multiple2
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@multiple2, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv</a>, line:1, parent:work@multiple2
   |vpiDefName:work@multiple2
   |vpiFullName:work@multiple2
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_assignment: , line:3
       |vpiOpType:82
       |vpiBlocking:1
       |vpiLhs:
       \_ref_obj: (a), line:3
         |vpiName:a
         |vpiFullName:work@multiple2.a
       |vpiRhs:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_assignment: , line:4
       |vpiOpType:82
       |vpiLhs:
       \_ref_obj: (a), line:4
         |vpiName:a
         |vpiFullName:work@multiple2.a
       |vpiRhs:
       \_constant: , line:4
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_assignment: , line:5
       |vpiOpType:82
       |vpiLhs:
       \_ref_obj: (a), line:5
         |vpiName:a
         |vpiFullName:work@multiple2.a
       |vpiRhs:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiNet:
   \_logic_net: (a), line:2
     |vpiName:a
     |vpiFullName:work@multiple2.a
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@multiple3, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv</a>, line:13, parent:work@multiple2
   |vpiDefName:work@multiple3
   |vpiFullName:work@multiple3
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_delay_control: , line:15
       |#8
       |vpiStmt:
       \_assignment: , line:15
         |vpiOpType:82
         |vpiLhs:
         \_ref_obj: (a), line:15
           |vpiName:a
           |vpiFullName:work@multiple3.a
         |vpiRhs:
         \_constant: , line:15
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_delay_control: , line:16
       |#12
       |vpiStmt:
       \_assignment: , line:16
         |vpiOpType:82
         |vpiLhs:
         \_ref_obj: (a), line:16
           |vpiName:a
           |vpiFullName:work@multiple3.a
         |vpiRhs:
         \_constant: , line:16
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
   |vpiNet:
   \_logic_net: (a), line:14
     |vpiName:a
     |vpiFullName:work@multiple3.a
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@multiple4, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv</a>, line:19, parent:work@multiple2
   |vpiDefName:work@multiple4
   |vpiFullName:work@multiple4
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:22
       |vpiFullName:work@multiple4
       |vpiStmt:
       \_for_stmt: , line:24
         |vpiFullName:work@multiple4
         |vpiCondition:
         \_operation: , line:24
           |vpiOpType:21
           |vpiOperand:
           \_ref_obj: (i), line:24
             |vpiName:i
             |vpiFullName:work@multiple4.i
           |vpiOperand:
           \_constant: , line:24
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:24
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:24
             |vpiFullName:work@multiple4
         |vpiForIncStmt:
         \_operation: , line:24
           |vpiOpType:62
           |vpiOperand:
           \_ref_obj: (i), line:24
             |vpiName:i
         |vpiStmt:
         \_assignment: , line:25
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (r1), line:25
             |vpiName:r1
             |vpiFullName:work@multiple4.r1
           |vpiRhs:
           \_bit_select: (i), line:25
             |vpiName:i
             |vpiFullName:work@multiple4.i
             |vpiIndex:
             \_constant: , line:25
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
   |vpiNet:
   \_logic_net: (r1), line:20
     |vpiName:r1
     |vpiFullName:work@multiple4.r1
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (i), line:21
     |vpiName:i
     |vpiFullName:work@multiple4.i
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@multiple2 (work@multiple2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv</a>, line:1
   |vpiDefName:work@multiple2
   |vpiName:work@multiple2
   |vpiNet:
   \_logic_net: (a), line:2, parent:work@multiple2
     |vpiName:a
     |vpiFullName:work@multiple2.a
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@multiple3 (work@multiple3), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv</a>, line:13
   |vpiDefName:work@multiple3
   |vpiName:work@multiple3
   |vpiNet:
   \_logic_net: (a), line:14, parent:work@multiple3
     |vpiName:a
     |vpiFullName:work@multiple3.a
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@multiple4 (work@multiple4), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p240.sv</a>, line:19
   |vpiDefName:work@multiple4
   |vpiName:work@multiple4
   |vpiNet:
   \_logic_net: (r1), line:20, parent:work@multiple4
     |vpiName:r1
     |vpiFullName:work@multiple4.r1
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (i), line:21, parent:work@multiple4
     |vpiName:i
     |vpiFullName:work@multiple4.i
     |vpiNetType:36
     |vpiRange:
     \_range: , line:21
       |vpiLeftRange:
       \_constant: , line:21
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:21
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_multiple2 of type 3000
Object: \work_multiple2 of type 32
Object: \a of type 36
Object: \work_multiple3 of type 32
Object: \a of type 36
Object: \work_multiple4 of type 32
Object: \r1 of type 36
Object: \i of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_multiple2 of type 32
Object:  of type 24
Object:  of type 3
Object: \a of type 608
Object:  of type 7
Object:  of type 24
Object:  of type 3
Object: \a of type 608
Object:  of type 7
Object:  of type 24
Object:  of type 3
Object: \a of type 608
Object:  of type 7
Object: \a of type 36
Object: \work_multiple3 of type 32
Object:  of type 24
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>