

================================================================
== Vitis HLS Report for 'test_Pipeline_ARRAY_2_READ'
================================================================
* Date:           Fri May 10 15:12:28 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_17 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ARRAY_2_READ  |       16|       16|         2|          1|          1|    16|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      29|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|     524|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     524|      74|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_325_p2         |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_319_p2        |      icmp|   0|  0|  13|           5|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  29|          12|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    5|         10|
    |i_1_fu_110               |   9|          2|    5|         10|
    |mem_blk_n_R              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   13|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |arg2_r_10_fu_154         |  32|   0|   32|          0|
    |arg2_r_11_fu_158         |  32|   0|   32|          0|
    |arg2_r_12_fu_162         |  32|   0|   32|          0|
    |arg2_r_13_fu_166         |  32|   0|   32|          0|
    |arg2_r_14_fu_170         |  32|   0|   32|          0|
    |arg2_r_15_fu_174         |  32|   0|   32|          0|
    |arg2_r_1_fu_118          |  32|   0|   32|          0|
    |arg2_r_2_fu_122          |  32|   0|   32|          0|
    |arg2_r_3_fu_126          |  32|   0|   32|          0|
    |arg2_r_4_fu_130          |  32|   0|   32|          0|
    |arg2_r_5_fu_134          |  32|   0|   32|          0|
    |arg2_r_6_fu_138          |  32|   0|   32|          0|
    |arg2_r_7_fu_142          |  32|   0|   32|          0|
    |arg2_r_8_fu_146          |  32|   0|   32|          0|
    |arg2_r_9_fu_150          |  32|   0|   32|          0|
    |arg2_r_fu_114            |  32|   0|   32|          0|
    |i_1_fu_110               |   5|   0|    5|          0|
    |trunc_ln31_reg_595       |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 524|   0|  524|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_2_READ|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_2_READ|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_2_READ|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_2_READ|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_2_READ|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  test_Pipeline_ARRAY_2_READ|  return value|
|m_axi_mem_AWVALID     |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_AWREADY     |   in|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_AWADDR      |  out|   64|       m_axi|                         mem|       pointer|
|m_axi_mem_AWID        |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_AWLEN       |  out|   32|       m_axi|                         mem|       pointer|
|m_axi_mem_AWSIZE      |  out|    3|       m_axi|                         mem|       pointer|
|m_axi_mem_AWBURST     |  out|    2|       m_axi|                         mem|       pointer|
|m_axi_mem_AWLOCK      |  out|    2|       m_axi|                         mem|       pointer|
|m_axi_mem_AWCACHE     |  out|    4|       m_axi|                         mem|       pointer|
|m_axi_mem_AWPROT      |  out|    3|       m_axi|                         mem|       pointer|
|m_axi_mem_AWQOS       |  out|    4|       m_axi|                         mem|       pointer|
|m_axi_mem_AWREGION    |  out|    4|       m_axi|                         mem|       pointer|
|m_axi_mem_AWUSER      |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_WVALID      |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_WREADY      |   in|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_WDATA       |  out|   32|       m_axi|                         mem|       pointer|
|m_axi_mem_WSTRB       |  out|    4|       m_axi|                         mem|       pointer|
|m_axi_mem_WLAST       |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_WID         |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_WUSER       |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_ARVALID     |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_ARREADY     |   in|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_ARADDR      |  out|   64|       m_axi|                         mem|       pointer|
|m_axi_mem_ARID        |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_ARLEN       |  out|   32|       m_axi|                         mem|       pointer|
|m_axi_mem_ARSIZE      |  out|    3|       m_axi|                         mem|       pointer|
|m_axi_mem_ARBURST     |  out|    2|       m_axi|                         mem|       pointer|
|m_axi_mem_ARLOCK      |  out|    2|       m_axi|                         mem|       pointer|
|m_axi_mem_ARCACHE     |  out|    4|       m_axi|                         mem|       pointer|
|m_axi_mem_ARPROT      |  out|    3|       m_axi|                         mem|       pointer|
|m_axi_mem_ARQOS       |  out|    4|       m_axi|                         mem|       pointer|
|m_axi_mem_ARREGION    |  out|    4|       m_axi|                         mem|       pointer|
|m_axi_mem_ARUSER      |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_RVALID      |   in|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_RREADY      |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_RDATA       |   in|   32|       m_axi|                         mem|       pointer|
|m_axi_mem_RLAST       |   in|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_RID         |   in|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_RFIFONUM    |   in|    9|       m_axi|                         mem|       pointer|
|m_axi_mem_RUSER       |   in|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_RRESP       |   in|    2|       m_axi|                         mem|       pointer|
|m_axi_mem_BVALID      |   in|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_BREADY      |  out|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_BRESP       |   in|    2|       m_axi|                         mem|       pointer|
|m_axi_mem_BID         |   in|    1|       m_axi|                         mem|       pointer|
|m_axi_mem_BUSER       |   in|    1|       m_axi|                         mem|       pointer|
|sext_ln31             |   in|   62|     ap_none|                   sext_ln31|        scalar|
|arg2_r_15_out         |  out|   32|      ap_vld|               arg2_r_15_out|       pointer|
|arg2_r_15_out_ap_vld  |  out|    1|      ap_vld|               arg2_r_15_out|       pointer|
|arg2_r_14_out         |  out|   32|      ap_vld|               arg2_r_14_out|       pointer|
|arg2_r_14_out_ap_vld  |  out|    1|      ap_vld|               arg2_r_14_out|       pointer|
|arg2_r_13_out         |  out|   32|      ap_vld|               arg2_r_13_out|       pointer|
|arg2_r_13_out_ap_vld  |  out|    1|      ap_vld|               arg2_r_13_out|       pointer|
|arg2_r_12_out         |  out|   32|      ap_vld|               arg2_r_12_out|       pointer|
|arg2_r_12_out_ap_vld  |  out|    1|      ap_vld|               arg2_r_12_out|       pointer|
|arg2_r_11_out         |  out|   32|      ap_vld|               arg2_r_11_out|       pointer|
|arg2_r_11_out_ap_vld  |  out|    1|      ap_vld|               arg2_r_11_out|       pointer|
|arg2_r_10_out         |  out|   32|      ap_vld|               arg2_r_10_out|       pointer|
|arg2_r_10_out_ap_vld  |  out|    1|      ap_vld|               arg2_r_10_out|       pointer|
|arg2_r_9_out          |  out|   32|      ap_vld|                arg2_r_9_out|       pointer|
|arg2_r_9_out_ap_vld   |  out|    1|      ap_vld|                arg2_r_9_out|       pointer|
|arg2_r_8_out          |  out|   32|      ap_vld|                arg2_r_8_out|       pointer|
|arg2_r_8_out_ap_vld   |  out|    1|      ap_vld|                arg2_r_8_out|       pointer|
|arg2_r_7_out          |  out|   32|      ap_vld|                arg2_r_7_out|       pointer|
|arg2_r_7_out_ap_vld   |  out|    1|      ap_vld|                arg2_r_7_out|       pointer|
|arg2_r_6_out          |  out|   32|      ap_vld|                arg2_r_6_out|       pointer|
|arg2_r_6_out_ap_vld   |  out|    1|      ap_vld|                arg2_r_6_out|       pointer|
|arg2_r_5_out          |  out|   32|      ap_vld|                arg2_r_5_out|       pointer|
|arg2_r_5_out_ap_vld   |  out|    1|      ap_vld|                arg2_r_5_out|       pointer|
|arg2_r_4_out          |  out|   32|      ap_vld|                arg2_r_4_out|       pointer|
|arg2_r_4_out_ap_vld   |  out|    1|      ap_vld|                arg2_r_4_out|       pointer|
|arg2_r_3_out          |  out|   32|      ap_vld|                arg2_r_3_out|       pointer|
|arg2_r_3_out_ap_vld   |  out|    1|      ap_vld|                arg2_r_3_out|       pointer|
|arg2_r_2_out          |  out|   32|      ap_vld|                arg2_r_2_out|       pointer|
|arg2_r_2_out_ap_vld   |  out|    1|      ap_vld|                arg2_r_2_out|       pointer|
|arg2_r_1_out          |  out|   32|      ap_vld|                arg2_r_1_out|       pointer|
|arg2_r_1_out_ap_vld   |  out|    1|      ap_vld|                arg2_r_1_out|       pointer|
|arg2_r_out            |  out|   32|      ap_vld|                  arg2_r_out|       pointer|
|arg2_r_out_ap_vld     |  out|    1|      ap_vld|                  arg2_r_out|       pointer|
+----------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arg2_r = alloca i32 1"   --->   Operation 6 'alloca' 'arg2_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg2_r_1 = alloca i32 1"   --->   Operation 7 'alloca' 'arg2_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg2_r_2 = alloca i32 1"   --->   Operation 8 'alloca' 'arg2_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg2_r_3 = alloca i32 1"   --->   Operation 9 'alloca' 'arg2_r_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg2_r_4 = alloca i32 1"   --->   Operation 10 'alloca' 'arg2_r_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg2_r_5 = alloca i32 1"   --->   Operation 11 'alloca' 'arg2_r_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg2_r_6 = alloca i32 1"   --->   Operation 12 'alloca' 'arg2_r_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg2_r_7 = alloca i32 1"   --->   Operation 13 'alloca' 'arg2_r_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg2_r_8 = alloca i32 1"   --->   Operation 14 'alloca' 'arg2_r_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg2_r_9 = alloca i32 1"   --->   Operation 15 'alloca' 'arg2_r_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg2_r_10 = alloca i32 1"   --->   Operation 16 'alloca' 'arg2_r_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg2_r_11 = alloca i32 1"   --->   Operation 17 'alloca' 'arg2_r_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg2_r_12 = alloca i32 1"   --->   Operation 18 'alloca' 'arg2_r_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg2_r_13 = alloca i32 1"   --->   Operation 19 'alloca' 'arg2_r_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg2_r_14 = alloca i32 1"   --->   Operation 20 'alloca' 'arg2_r_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg2_r_15 = alloca i32 1"   --->   Operation 21 'alloca' 'arg2_r_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln31_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln31"   --->   Operation 22 'read' 'sext_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln31_cast = sext i62 %sext_ln31_read"   --->   Operation 23 'sext' 'sext_ln31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 16, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i_1"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc12"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = load i5 %i_1" [d2.cpp:31]   --->   Operation 27 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln31_cast" [d2.cpp:31]   --->   Operation 29 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.78ns)   --->   "%icmp_ln31 = icmp_eq  i5 %i, i5 16" [d2.cpp:31]   --->   Operation 31 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln31 = add i5 %i, i5 1" [d2.cpp:31]   --->   Operation 32 'add' 'add_ln31' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc12.split, void %VITIS_LOOP_42_1.exitStub" [d2.cpp:31]   --->   Operation 33 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i5 %i" [d2.cpp:31]   --->   Operation 34 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.74ns)   --->   "%switch_ln33 = switch i4 %trunc_ln31, void %arrayidx11.case.15, i4 0, void %for.inc12.split.arrayidx11.exit_crit_edge3, i4 1, void %arrayidx11.case.1, i4 2, void %arrayidx11.case.2, i4 3, void %arrayidx11.case.3, i4 4, void %arrayidx11.case.4, i4 5, void %arrayidx11.case.5, i4 6, void %arrayidx11.case.6, i4 7, void %arrayidx11.case.7, i4 8, void %arrayidx11.case.8, i4 9, void %arrayidx11.case.9, i4 10, void %arrayidx11.case.10, i4 11, void %arrayidx11.case.11, i4 12, void %arrayidx11.case.12, i4 13, void %arrayidx11.case.13, i4 14, void %for.inc12.split.arrayidx11.exit_crit_edge" [d2.cpp:33]   --->   Operation 35 'switch' 'switch_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.74>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln31 = store i5 %add_ln31, i5 %i_1" [d2.cpp:31]   --->   Operation 36 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc12" [d2.cpp:31]   --->   Operation 37 'br' 'br_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%arg2_r_load = load i32 %arg2_r"   --->   Operation 73 'load' 'arg2_r_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%arg2_r_1_load = load i32 %arg2_r_1"   --->   Operation 74 'load' 'arg2_r_1_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%arg2_r_2_load = load i32 %arg2_r_2"   --->   Operation 75 'load' 'arg2_r_2_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%arg2_r_3_load = load i32 %arg2_r_3"   --->   Operation 76 'load' 'arg2_r_3_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%arg2_r_4_load = load i32 %arg2_r_4"   --->   Operation 77 'load' 'arg2_r_4_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%arg2_r_5_load = load i32 %arg2_r_5"   --->   Operation 78 'load' 'arg2_r_5_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arg2_r_6_load = load i32 %arg2_r_6"   --->   Operation 79 'load' 'arg2_r_6_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%arg2_r_7_load = load i32 %arg2_r_7"   --->   Operation 80 'load' 'arg2_r_7_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%arg2_r_8_load = load i32 %arg2_r_8"   --->   Operation 81 'load' 'arg2_r_8_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%arg2_r_9_load = load i32 %arg2_r_9"   --->   Operation 82 'load' 'arg2_r_9_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%arg2_r_10_load = load i32 %arg2_r_10"   --->   Operation 83 'load' 'arg2_r_10_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%arg2_r_11_load = load i32 %arg2_r_11"   --->   Operation 84 'load' 'arg2_r_11_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%arg2_r_12_load = load i32 %arg2_r_12"   --->   Operation 85 'load' 'arg2_r_12_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%arg2_r_13_load = load i32 %arg2_r_13"   --->   Operation 86 'load' 'arg2_r_13_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%arg2_r_14_load = load i32 %arg2_r_14"   --->   Operation 87 'load' 'arg2_r_14_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%arg2_r_15_load = load i32 %arg2_r_15"   --->   Operation 88 'load' 'arg2_r_15_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_15_out, i32 %arg2_r_15_load"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_14_out, i32 %arg2_r_14_load"   --->   Operation 90 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_13_out, i32 %arg2_r_13_load"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_12_out, i32 %arg2_r_12_load"   --->   Operation 92 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_11_out, i32 %arg2_r_11_load"   --->   Operation 93 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_10_out, i32 %arg2_r_10_load"   --->   Operation 94 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_9_out, i32 %arg2_r_9_load"   --->   Operation 95 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_8_out, i32 %arg2_r_8_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_7_out, i32 %arg2_r_7_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_6_out, i32 %arg2_r_6_load"   --->   Operation 98 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_5_out, i32 %arg2_r_5_load"   --->   Operation 99 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_4_out, i32 %arg2_r_4_load"   --->   Operation 100 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_3_out, i32 %arg2_r_3_load"   --->   Operation 101 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_2_out, i32 %arg2_r_2_load"   --->   Operation 102 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_1_out, i32 %arg2_r_1_load"   --->   Operation 103 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg2_r_out, i32 %arg2_r_load"   --->   Operation 104 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [d2.cpp:14]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [d2.cpp:31]   --->   Operation 39 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (7.30ns)   --->   "%arg2_r_16 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %mem_addr" [d2.cpp:33]   --->   Operation 40 'read' 'arg2_r_16' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_16, i32 %arg2_r_14" [d2.cpp:33]   --->   Operation 41 'store' 'store_ln33' <Predicate = (trunc_ln31 == 14)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 42 'br' 'br_ln33' <Predicate = (trunc_ln31 == 14)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_16, i32 %arg2_r_13" [d2.cpp:33]   --->   Operation 43 'store' 'store_ln33' <Predicate = (trunc_ln31 == 13)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 44 'br' 'br_ln33' <Predicate = (trunc_ln31 == 13)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_16, i32 %arg2_r_12" [d2.cpp:33]   --->   Operation 45 'store' 'store_ln33' <Predicate = (trunc_ln31 == 12)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 46 'br' 'br_ln33' <Predicate = (trunc_ln31 == 12)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_16, i32 %arg2_r_11" [d2.cpp:33]   --->   Operation 47 'store' 'store_ln33' <Predicate = (trunc_ln31 == 11)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 48 'br' 'br_ln33' <Predicate = (trunc_ln31 == 11)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_16, i32 %arg2_r_10" [d2.cpp:33]   --->   Operation 49 'store' 'store_ln33' <Predicate = (trunc_ln31 == 10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 50 'br' 'br_ln33' <Predicate = (trunc_ln31 == 10)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_16, i32 %arg2_r_9" [d2.cpp:33]   --->   Operation 51 'store' 'store_ln33' <Predicate = (trunc_ln31 == 9)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 52 'br' 'br_ln33' <Predicate = (trunc_ln31 == 9)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_16, i32 %arg2_r_8" [d2.cpp:33]   --->   Operation 53 'store' 'store_ln33' <Predicate = (trunc_ln31 == 8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 54 'br' 'br_ln33' <Predicate = (trunc_ln31 == 8)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_16, i32 %arg2_r_7" [d2.cpp:33]   --->   Operation 55 'store' 'store_ln33' <Predicate = (trunc_ln31 == 7)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 56 'br' 'br_ln33' <Predicate = (trunc_ln31 == 7)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_16, i32 %arg2_r_6" [d2.cpp:33]   --->   Operation 57 'store' 'store_ln33' <Predicate = (trunc_ln31 == 6)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 58 'br' 'br_ln33' <Predicate = (trunc_ln31 == 6)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_16, i32 %arg2_r_5" [d2.cpp:33]   --->   Operation 59 'store' 'store_ln33' <Predicate = (trunc_ln31 == 5)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 60 'br' 'br_ln33' <Predicate = (trunc_ln31 == 5)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_16, i32 %arg2_r_4" [d2.cpp:33]   --->   Operation 61 'store' 'store_ln33' <Predicate = (trunc_ln31 == 4)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 62 'br' 'br_ln33' <Predicate = (trunc_ln31 == 4)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_16, i32 %arg2_r_3" [d2.cpp:33]   --->   Operation 63 'store' 'store_ln33' <Predicate = (trunc_ln31 == 3)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 64 'br' 'br_ln33' <Predicate = (trunc_ln31 == 3)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_16, i32 %arg2_r_2" [d2.cpp:33]   --->   Operation 65 'store' 'store_ln33' <Predicate = (trunc_ln31 == 2)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 66 'br' 'br_ln33' <Predicate = (trunc_ln31 == 2)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_16, i32 %arg2_r_1" [d2.cpp:33]   --->   Operation 67 'store' 'store_ln33' <Predicate = (trunc_ln31 == 1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 68 'br' 'br_ln33' <Predicate = (trunc_ln31 == 1)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_16, i32 %arg2_r" [d2.cpp:33]   --->   Operation 69 'store' 'store_ln33' <Predicate = (trunc_ln31 == 0)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 70 'br' 'br_ln33' <Predicate = (trunc_ln31 == 0)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln33 = store i32 %arg2_r_16, i32 %arg2_r_15" [d2.cpp:33]   --->   Operation 71 'store' 'store_ln33' <Predicate = (trunc_ln31 == 15)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx11.exit" [d2.cpp:33]   --->   Operation 72 'br' 'br_ln33' <Predicate = (trunc_ln31 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg2_r_15_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_14_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_13_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_12_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arg2_r_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 010]
arg2_r                 (alloca           ) [ 011]
arg2_r_1               (alloca           ) [ 011]
arg2_r_2               (alloca           ) [ 011]
arg2_r_3               (alloca           ) [ 011]
arg2_r_4               (alloca           ) [ 011]
arg2_r_5               (alloca           ) [ 011]
arg2_r_6               (alloca           ) [ 011]
arg2_r_7               (alloca           ) [ 011]
arg2_r_8               (alloca           ) [ 011]
arg2_r_9               (alloca           ) [ 011]
arg2_r_10              (alloca           ) [ 011]
arg2_r_11              (alloca           ) [ 011]
arg2_r_12              (alloca           ) [ 011]
arg2_r_13              (alloca           ) [ 011]
arg2_r_14              (alloca           ) [ 011]
arg2_r_15              (alloca           ) [ 011]
sext_ln31_read         (read             ) [ 000]
sext_ln31_cast         (sext             ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i                      (load             ) [ 000]
specbitsmap_ln0        (specbitsmap      ) [ 000]
mem_addr               (getelementptr    ) [ 011]
specpipeline_ln0       (specpipeline     ) [ 000]
icmp_ln31              (icmp             ) [ 010]
add_ln31               (add              ) [ 000]
br_ln31                (br               ) [ 000]
trunc_ln31             (trunc            ) [ 011]
switch_ln33            (switch           ) [ 000]
store_ln31             (store            ) [ 000]
br_ln31                (br               ) [ 000]
speclooptripcount_ln14 (speclooptripcount) [ 000]
specloopname_ln31      (specloopname     ) [ 000]
arg2_r_16              (read             ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
arg2_r_load            (load             ) [ 000]
arg2_r_1_load          (load             ) [ 000]
arg2_r_2_load          (load             ) [ 000]
arg2_r_3_load          (load             ) [ 000]
arg2_r_4_load          (load             ) [ 000]
arg2_r_5_load          (load             ) [ 000]
arg2_r_6_load          (load             ) [ 000]
arg2_r_7_load          (load             ) [ 000]
arg2_r_8_load          (load             ) [ 000]
arg2_r_9_load          (load             ) [ 000]
arg2_r_10_load         (load             ) [ 000]
arg2_r_11_load         (load             ) [ 000]
arg2_r_12_load         (load             ) [ 000]
arg2_r_13_load         (load             ) [ 000]
arg2_r_14_load         (load             ) [ 000]
arg2_r_15_load         (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln31">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg2_r_15_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_15_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg2_r_14_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_14_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg2_r_13_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_13_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg2_r_12_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_12_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg2_r_11_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_11_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg2_r_10_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_10_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg2_r_9_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_9_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg2_r_8_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_8_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg2_r_7_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_7_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arg2_r_6_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_6_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arg2_r_5_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_5_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arg2_r_4_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_4_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arg2_r_3_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_3_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arg2_r_2_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_2_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="arg2_r_1_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_1_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="arg2_r_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg2_r_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="i_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arg2_r_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="arg2_r_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="arg2_r_2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="arg2_r_3_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="arg2_r_4_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_4/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="arg2_r_5_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_5/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="arg2_r_6_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_6/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="arg2_r_7_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_7/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="arg2_r_8_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_8/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="arg2_r_9_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_9/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="arg2_r_10_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_10/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="arg2_r_11_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_11/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="arg2_r_12_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_12/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="arg2_r_13_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_13/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="arg2_r_14_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_14/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="arg2_r_15_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg2_r_15/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sext_ln31_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="62" slack="0"/>
<pin id="180" dir="0" index="1" bw="62" slack="0"/>
<pin id="181" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln31_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="arg2_r_16_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg2_r_16/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="write_ln0_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="0"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln0_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="write_ln0_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="0"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="write_ln0_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="write_ln0_write_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="32" slack="0"/>
<pin id="221" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="write_ln0_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="write_ln0_write_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="write_ln0_write_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="write_ln0_write_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="0" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="32" slack="0"/>
<pin id="249" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="write_ln0_write_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="write_ln0_write_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="write_ln0_write_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="write_ln0_write_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="0" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="write_ln0_write_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="write_ln0_write_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="32" slack="0"/>
<pin id="291" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="write_ln0_write_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="0" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="32" slack="0"/>
<pin id="298" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sext_ln31_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="62" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_cast/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln0_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="5" slack="0"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="i_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="mem_addr_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln31_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="5" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln31_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln31_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln31_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="0" index="1" bw="5" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln33_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="1"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln33_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="1"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln33_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="1"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln33_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="1"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln33_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="1"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln33_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="1"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln33_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="1"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln33_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="1"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln33_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="1"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln33_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="1"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln33_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="1"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln33_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="1"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln33_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="1"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln33_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="1"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln33_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="1"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln33_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="1"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="arg2_r_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_load/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="arg2_r_1_load_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_1_load/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="arg2_r_2_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_2_load/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="arg2_r_3_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_3_load/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="arg2_r_4_load_load_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_4_load/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="arg2_r_5_load_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_5_load/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="arg2_r_6_load_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_6_load/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="arg2_r_7_load_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_7_load/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="arg2_r_8_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_8_load/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="arg2_r_9_load_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_9_load/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="arg2_r_10_load_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_10_load/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="arg2_r_11_load_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_11_load/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="arg2_r_12_load_load_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_12_load/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="arg2_r_13_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_13_load/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="arg2_r_14_load_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_14_load/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="arg2_r_15_load_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg2_r_15_load/1 "/>
</bind>
</comp>

<comp id="484" class="1005" name="i_1_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="491" class="1005" name="arg2_r_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r "/>
</bind>
</comp>

<comp id="497" class="1005" name="arg2_r_1_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="arg2_r_2_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_2 "/>
</bind>
</comp>

<comp id="509" class="1005" name="arg2_r_3_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_3 "/>
</bind>
</comp>

<comp id="515" class="1005" name="arg2_r_4_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_4 "/>
</bind>
</comp>

<comp id="521" class="1005" name="arg2_r_5_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_5 "/>
</bind>
</comp>

<comp id="527" class="1005" name="arg2_r_6_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_6 "/>
</bind>
</comp>

<comp id="533" class="1005" name="arg2_r_7_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_7 "/>
</bind>
</comp>

<comp id="539" class="1005" name="arg2_r_8_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_8 "/>
</bind>
</comp>

<comp id="545" class="1005" name="arg2_r_9_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_9 "/>
</bind>
</comp>

<comp id="551" class="1005" name="arg2_r_10_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_10 "/>
</bind>
</comp>

<comp id="557" class="1005" name="arg2_r_11_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_11 "/>
</bind>
</comp>

<comp id="563" class="1005" name="arg2_r_12_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_12 "/>
</bind>
</comp>

<comp id="569" class="1005" name="arg2_r_13_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_13 "/>
</bind>
</comp>

<comp id="575" class="1005" name="arg2_r_14_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_14 "/>
</bind>
</comp>

<comp id="581" class="1005" name="arg2_r_15_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="arg2_r_15 "/>
</bind>
</comp>

<comp id="587" class="1005" name="mem_addr_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="595" class="1005" name="trunc_ln31_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="1"/>
<pin id="597" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="106" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="108" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="108" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="6" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="108" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="108" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="108" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="108" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="108" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="108" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="18" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="108" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="108" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="108" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="108" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="108" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="28" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="108" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="30" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="108" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="32" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="108" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="34" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="178" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="56" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="317"><net_src comp="0" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="301" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="310" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="64" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="310" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="66" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="310" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="325" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="184" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="184" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="184" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="184" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="184" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="184" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="184" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="184" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="184" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="184" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="184" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="184" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="184" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="184" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="184" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="184" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="420" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="427"><net_src comp="424" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="431"><net_src comp="428" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="435"><net_src comp="432" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="439"><net_src comp="436" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="443"><net_src comp="440" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="447"><net_src comp="444" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="451"><net_src comp="448" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="455"><net_src comp="452" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="459"><net_src comp="456" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="463"><net_src comp="460" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="467"><net_src comp="464" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="471"><net_src comp="468" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="475"><net_src comp="472" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="479"><net_src comp="476" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="483"><net_src comp="480" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="487"><net_src comp="110" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="490"><net_src comp="484" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="494"><net_src comp="114" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="500"><net_src comp="118" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="506"><net_src comp="122" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="512"><net_src comp="126" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="518"><net_src comp="130" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="524"><net_src comp="134" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="530"><net_src comp="138" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="536"><net_src comp="142" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="542"><net_src comp="146" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="548"><net_src comp="150" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="554"><net_src comp="154" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="560"><net_src comp="158" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="566"><net_src comp="162" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="572"><net_src comp="166" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="578"><net_src comp="170" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="584"><net_src comp="174" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="590"><net_src comp="313" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="598"><net_src comp="331" pin="1"/><net_sink comp="595" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {}
	Port: arg2_r_15_out | {1 }
	Port: arg2_r_14_out | {1 }
	Port: arg2_r_13_out | {1 }
	Port: arg2_r_12_out | {1 }
	Port: arg2_r_11_out | {1 }
	Port: arg2_r_10_out | {1 }
	Port: arg2_r_9_out | {1 }
	Port: arg2_r_8_out | {1 }
	Port: arg2_r_7_out | {1 }
	Port: arg2_r_6_out | {1 }
	Port: arg2_r_5_out | {1 }
	Port: arg2_r_4_out | {1 }
	Port: arg2_r_3_out | {1 }
	Port: arg2_r_2_out | {1 }
	Port: arg2_r_1_out | {1 }
	Port: arg2_r_out | {1 }
 - Input state : 
	Port: test_Pipeline_ARRAY_2_READ : mem | {2 }
	Port: test_Pipeline_ARRAY_2_READ : sext_ln31 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		mem_addr : 1
		icmp_ln31 : 2
		add_ln31 : 2
		br_ln31 : 3
		trunc_ln31 : 2
		switch_ln33 : 3
		store_ln31 : 3
		arg2_r_load : 1
		arg2_r_1_load : 1
		arg2_r_2_load : 1
		arg2_r_3_load : 1
		arg2_r_4_load : 1
		arg2_r_5_load : 1
		arg2_r_6_load : 1
		arg2_r_7_load : 1
		arg2_r_8_load : 1
		arg2_r_9_load : 1
		arg2_r_10_load : 1
		arg2_r_11_load : 1
		arg2_r_12_load : 1
		arg2_r_13_load : 1
		arg2_r_14_load : 1
		arg2_r_15_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln31_fu_319      |    0    |    12   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln31_fu_325      |    0    |    12   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln31_read_read_fu_178 |    0    |    0    |
|          |    arg2_r_16_read_fu_184   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   write_ln0_write_fu_189   |    0    |    0    |
|          |   write_ln0_write_fu_196   |    0    |    0    |
|          |   write_ln0_write_fu_203   |    0    |    0    |
|          |   write_ln0_write_fu_210   |    0    |    0    |
|          |   write_ln0_write_fu_217   |    0    |    0    |
|          |   write_ln0_write_fu_224   |    0    |    0    |
|          |   write_ln0_write_fu_231   |    0    |    0    |
|   write  |   write_ln0_write_fu_238   |    0    |    0    |
|          |   write_ln0_write_fu_245   |    0    |    0    |
|          |   write_ln0_write_fu_252   |    0    |    0    |
|          |   write_ln0_write_fu_259   |    0    |    0    |
|          |   write_ln0_write_fu_266   |    0    |    0    |
|          |   write_ln0_write_fu_273   |    0    |    0    |
|          |   write_ln0_write_fu_280   |    0    |    0    |
|          |   write_ln0_write_fu_287   |    0    |    0    |
|          |   write_ln0_write_fu_294   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln31_cast_fu_301   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln31_fu_331     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    24   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| arg2_r_10_reg_551|   32   |
| arg2_r_11_reg_557|   32   |
| arg2_r_12_reg_563|   32   |
| arg2_r_13_reg_569|   32   |
| arg2_r_14_reg_575|   32   |
| arg2_r_15_reg_581|   32   |
| arg2_r_1_reg_497 |   32   |
| arg2_r_2_reg_503 |   32   |
| arg2_r_3_reg_509 |   32   |
| arg2_r_4_reg_515 |   32   |
| arg2_r_5_reg_521 |   32   |
| arg2_r_6_reg_527 |   32   |
| arg2_r_7_reg_533 |   32   |
| arg2_r_8_reg_539 |   32   |
| arg2_r_9_reg_545 |   32   |
|  arg2_r_reg_491  |   32   |
|    i_1_reg_484   |    5   |
| mem_addr_reg_587 |   32   |
|trunc_ln31_reg_595|    4   |
+------------------+--------+
|       Total      |   553  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   553  |    -   |
+-----------+--------+--------+
|   Total   |   553  |   24   |
+-----------+--------+--------+
