// Seed: 3664666240
module module_0 (
    output tri1 id_0,
    output wor id_1,
    input wire id_2
    , id_32,
    output supply0 id_3,
    input uwire id_4,
    output supply0 id_5,
    input uwire id_6,
    output tri1 id_7,
    input supply0 id_8,
    output wand id_9,
    output uwire id_10,
    input tri0 id_11,
    input wor id_12,
    input wand id_13,
    output tri0 id_14,
    input supply1 id_15,
    input supply1 id_16,
    input uwire id_17,
    input wor id_18,
    input uwire id_19,
    input supply0 id_20,
    output uwire id_21,
    input supply0 id_22,
    input wand id_23,
    input tri id_24,
    input wand id_25,
    input tri1 id_26,
    output wand id_27,
    input supply1 id_28,
    output tri1 id_29,
    output tri1 id_30
);
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input wand id_2,
    input tri1 id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input wire id_8,
    output supply1 id_9,
    input supply1 id_10,
    output supply1 id_11,
    input wand id_12
);
  logic id_14;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_6,
      id_9,
      id_5,
      id_9,
      id_6,
      id_9,
      id_10,
      id_9,
      id_0,
      id_3,
      id_2,
      id_3,
      id_11,
      id_12,
      id_6,
      id_3,
      id_12,
      id_3,
      id_12,
      id_7,
      id_10,
      id_8,
      id_12,
      id_12,
      id_6,
      id_9,
      id_1,
      id_11,
      id_4
  );
  assign modCall_1.id_30 = 0;
  wire id_15;
endmodule
