@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
@W [SIM-76] Bus port 'm_mm2s_ctl' has a depth of '500'. Insufficient depth may result in simulation mismatch or freeze.
@W [SIM-76] Bus port 'm_s2mm_ctl' has a depth of '500'. Insufficient depth may result in simulation mismatch or freeze.
@W [SIM-82] Fifo port 's_in_V' has a depth of '1000'. Insufficient depth may result in simulation mismatch or freeze.
@W [SIM-82] Fifo port 's_out_V' has a depth of '1000'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "/Xilinx/Vivado_HLS/2014.1/lnx64/tools/gcc/bin/g++"
   Compiling aes_runner_testbench.cpp_pre.cpp.tb.cpp
   Compiling apatb_aes.cpp
   Compiling aes_runner.cpp_pre.cpp.tb.cpp
   Compiling aes.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Generating test vectors ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
@E [SIM-362] Aborting co-simulation: C TB post check failed.

Generated AES key: èéêëíîïðòóôõ÷øùú
Generated AES key hex: 0xe8e9eaebedeeeff0f2f3f4f5f7f8f9fa
Generated AES key hex: 0xE8E9EAEBEDEEEFF0F2F3F4F5F7F8F9FA - fabric
Data to encrypt: 0x014baf2278a69d331d5180103643e99a
Data to encrypt: 0x014BAF2278A69D331D5180103643E99A - ap_uint<128> sent to fabric
Encrypted data as hex: 0x6743c3d1519ab4f2cd9a78ab09a511bd - first from openssl
Encrypted data as hex: 0x6743C3D1519AB4F2CD9A78AB09A511BD - from fabric software implementation
Encrypted data as hex: 0x6743C3D1519AB4F2CD9A78AB09A511BD - fabric 1
Encrypted data as hex: 0x10D3D99802DCE62BFD563B2B6615D1DE - fabric 2
Encrypted data as hex: 0x10d3d99802dce62bfd563b2b6615d1de - second from openssl


mm2s control registers:
00001001
00000000
00000000
00000000
00000000
00000000
00001000
00000000
00000000
00000000
00000020
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000

s2mm control registers:
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00001001
00000000
00000000
00000000
00000000
00000000
00002000
00000000
00000000
00000000
00000020
00000000
Vivado Simulator 2014.1
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /Xilinx/Vivado/2014.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_aes_top -prj aes.prj --lib ieee_proposed=./ieee_proposed -s aes 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-165] Analyzing Verilog file "aes.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_aes_top
INFO: [VRFC 10-165] Analyzing Verilog file "aes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes
INFO: [VRFC 10-165] Analyzing Verilog file "AESL_autobus_m_mm2s_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobus_m_mm2s_ctl
INFO: [VRFC 10-165] Analyzing Verilog file "AESL_autobus_m_s2mm_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobus_m_s2mm_ctl
INFO: [VRFC 10-165] Analyzing Verilog file "AESL_axi_s_s_in_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_s_in_V
INFO: [VRFC 10-165] Analyzing Verilog file "AESL_axi_s_s_out_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_s_out_V
INFO: [VRFC 10-165] Analyzing Verilog file "aestest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aestest
INFO: [VRFC 10-165] Analyzing Verilog file "aestest_sboxes_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aestest_sboxes_0_rom
INFO: [VRFC 10-311] analyzing module aestest_sboxes_0
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.aestest_sboxes_0_rom
Compiling module xil_defaultlib.aestest_sboxes_0(DataWidth=8,Add...
Compiling module xil_defaultlib.aestest
Compiling module xil_defaultlib.aes
Compiling module xil_defaultlib.AESL_autobus_m_mm2s_ctl
Compiling module xil_defaultlib.AESL_autobus_m_s2mm_ctl
Compiling module xil_defaultlib.AESL_axi_s_s_in_V
Compiling module xil_defaultlib.AESL_axi_s_s_out_V
Compiling module xil_defaultlib.apatb_aes_top
Built simulation snapshot aes

****** xsim v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:00:25 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source xsim.dir/aes/xsim_script.tcl
# xsim {aes} -maxdeltaid 10000 -tclbatch {aes.tcl} -noieeewarnings
Vivado Simulator 2014.1
Time resolution is 1 ps
source aes.tcl
## run all
$finish called at time : 735400 ps : File "aes.autotb.v" Line 737
## quit
INFO: [Common 17-206] Exiting xsim at Thu Apr  2 17:40:41 2015...
@E [SIM-4] *** C/RTL co-simulation finished: FAIL ***
