
*** Running vivado
    with args -log lab_irq_ZedboardOLED_v1_0_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab_irq_ZedboardOLED_v1_0_0_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

WARNING: [Common 17-1221] Tcl app 'designutils' is out of date for this release. Please run tclapp::reset_tclstore and reinstall the app.
source lab_irq_ZedboardOLED_v1_0_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/scratch/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top lab_irq_ZedboardOLED_v1_0_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8424
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2717.191 ; gain = 0.000 ; free physical = 3767 ; free virtual = 13613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab_irq_ZedboardOLED_v1_0_0_0' [/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_ZedboardOLED_v1_0_0_0/synth/lab_irq_ZedboardOLED_v1_0_0_0.vhd:88]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ZedboardOLED_v1_0' declared at '/scratch/smr3765/labs/lab_irq/lab_irq.srcs/sources_1/imports/oled/ZedboardOLED_v1_0.v:41' bound to instance 'U0' of component 'ZedboardOLED_v1_0' [/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_ZedboardOLED_v1_0_0_0/synth/lab_irq_ZedboardOLED_v1_0_0_0.vhd:162]
INFO: [Synth 8-6157] synthesizing module 'ZedboardOLED_v1_0' [/scratch/smr3765/labs/lab_irq/lab_irq.srcs/sources_1/imports/oled/ZedboardOLED_v1_0.v:41]
INFO: [Synth 8-6157] synthesizing module 'ZedboardOLED_v1_0_S00_AXI' [/scratch/smr3765/labs/lab_irq/lab_irq.srcs/sources_1/imports/oled/ZedboardOLED_v1_0_S00_AXI.v:42]
INFO: [Synth 8-6157] synthesizing module 'SpiCtrl' [/scratch/smr3765/labs/lab_irq/lab_irq.srcs/sources_1/imports/oled/SpiCtrl.v:20]
INFO: [Synth 8-6155] done synthesizing module 'SpiCtrl' (0#1) [/scratch/smr3765/labs/lab_irq/lab_irq.srcs/sources_1/imports/oled/SpiCtrl.v:20]
INFO: [Synth 8-6157] synthesizing module 'Delay' [/scratch/smr3765/labs/lab_irq/lab_irq.srcs/sources_1/imports/oled/Delay.v:19]
INFO: [Synth 8-6155] done synthesizing module 'Delay' (0#1) [/scratch/smr3765/labs/lab_irq/lab_irq.srcs/sources_1/imports/oled/Delay.v:19]
INFO: [Synth 8-638] synthesizing module 'charLib' [/scratch/smr3765/labs/lab_irq/lab_irq.runs/lab_irq_ZedboardOLED_v1_0_0_0_synth_1/.Xil/Vivado-8253-hp6g4-inf-21.ictp.it/realtime/charLib_stub.vhdl:14]
INFO: [Synth 8-6155] done synthesizing module 'ZedboardOLED_v1_0_S00_AXI' (0#1) [/scratch/smr3765/labs/lab_irq/lab_irq.srcs/sources_1/imports/oled/ZedboardOLED_v1_0_S00_AXI.v:42]
INFO: [Synth 8-6155] done synthesizing module 'ZedboardOLED_v1_0' (0#1) [/scratch/smr3765/labs/lab_irq/lab_irq.srcs/sources_1/imports/oled/ZedboardOLED_v1_0.v:41]
INFO: [Synth 8-256] done synthesizing module 'lab_irq_ZedboardOLED_v1_0_0_0' (0#1) [/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_ZedboardOLED_v1_0_0_0/synth/lab_irq_ZedboardOLED_v1_0_0_0.vhd:88]
WARNING: [Synth 8-5856] 3D RAM current_screen_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  current_screen_reg 
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module ZedboardOLED_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module ZedboardOLED_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module ZedboardOLED_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module ZedboardOLED_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module ZedboardOLED_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module ZedboardOLED_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.191 ; gain = 0.000 ; free physical = 4841 ; free virtual = 14689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.191 ; gain = 0.000 ; free physical = 4841 ; free virtual = 14688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.191 ; gain = 0.000 ; free physical = 4841 ; free virtual = 14688
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2717.191 ; gain = 0.000 ; free physical = 4833 ; free virtual = 14680
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch/smr3765/labs/lab_irq/lab_irq.runs/lab_irq_ZedboardOLED_v1_0_0_0_synth_1/.Xil/Vivado-8253-hp6g4-inf-21.ictp.it/charLib/charLib/charLib_in_context.xdc] for cell 'U0/ZedboardOLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP'
Finished Parsing XDC File [/scratch/smr3765/labs/lab_irq/lab_irq.runs/lab_irq_ZedboardOLED_v1_0_0_0_synth_1/.Xil/Vivado-8253-hp6g4-inf-21.ictp.it/charLib/charLib/charLib_in_context.xdc] for cell 'U0/ZedboardOLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP'
Parsing XDC File [/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_ZedboardOLED_v1_0_0_0/lab_irq_ZedboardOLED_v1_0_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/scratch/smr3765/labs/lab_irq/lab_irq.gen/sources_1/bd/lab_irq/ip/lab_irq_ZedboardOLED_v1_0_0_0/lab_irq_ZedboardOLED_v1_0_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/scratch/smr3765/labs/lab_irq/lab_irq.runs/lab_irq_ZedboardOLED_v1_0_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch/smr3765/labs/lab_irq/lab_irq.runs/lab_irq_ZedboardOLED_v1_0_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.223 ; gain = 0.000 ; free physical = 4729 ; free virtual = 14576
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2781.223 ; gain = 0.000 ; free physical = 4728 ; free virtual = 14576
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2781.223 ; gain = 64.031 ; free physical = 4816 ; free virtual = 14674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2781.223 ; gain = 64.031 ; free physical = 4816 ; free virtual = 14674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /scratch/smr3765/labs/lab_irq/lab_irq.runs/lab_irq_ZedboardOLED_v1_0_0_0_synth_1/dont_touch.xdc, line 12).
Applied set_property KEEP_HIERARCHY = SOFT for U0/ZedboardOLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2781.223 ; gain = 64.031 ; free physical = 4816 ; free virtual = 14674
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'SpiCtrl'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Delay'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 | 0000000001001001011001000110110001100101
                 iSTATE0 |                              010 | 0000000001010011011001010110111001100100
                 iSTATE1 |                              100 | 0000000001000100011011110110111001100101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'SpiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 | 01001001011001000110110001100101
                 iSTATE0 |                              010 | 01001000011011110110110001100100
                 iSTATE1 |                              100 | 01000100011011110110111001100101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Delay'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2781.223 ; gain = 64.031 ; free physical = 4803 ; free virtual = 14652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	              143 Bit    Registers := 1     
	              112 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 67    
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	  19 Input  143 Bit        Muxes := 1     
	   2 Input  143 Bit        Muxes := 1     
	  51 Input  112 Bit        Muxes := 1     
	   2 Input  103 Bit        Muxes := 1     
	   2 Input   95 Bit        Muxes := 2     
	   2 Input   87 Bit        Muxes := 1     
	   4 Input   87 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 17    
	  18 Input   32 Bit        Muxes := 17    
	   2 Input   17 Bit        Muxes := 1     
	  51 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	  51 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 16    
	  51 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 31    
	  51 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module ZedboardOLED_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module ZedboardOLED_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module ZedboardOLED_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module ZedboardOLED_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module ZedboardOLED_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module ZedboardOLED_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 2785.996 ; gain = 68.805 ; free physical = 4870 ; free virtual = 14730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 2785.996 ; gain = 68.805 ; free physical = 4816 ; free virtual = 14680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:42 . Memory (MB): peak = 2785.996 ; gain = 68.805 ; free physical = 4744 ; free virtual = 14600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 2794.004 ; gain = 76.812 ; free physical = 4755 ; free virtual = 14612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 2794.004 ; gain = 76.812 ; free physical = 4754 ; free virtual = 14611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 2794.004 ; gain = 76.812 ; free physical = 4754 ; free virtual = 14611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 2794.004 ; gain = 76.812 ; free physical = 4754 ; free virtual = 14611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 2794.004 ; gain = 76.812 ; free physical = 4754 ; free virtual = 14611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 2794.004 ; gain = 76.812 ; free physical = 4754 ; free virtual = 14611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 2794.004 ; gain = 76.812 ; free physical = 4754 ; free virtual = 14611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |charLib       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |charLib_bbox |     1|
|2     |CARRY4       |    20|
|3     |LUT1         |    12|
|4     |LUT2         |   287|
|5     |LUT3         |   160|
|6     |LUT4         |   270|
|7     |LUT5         |   428|
|8     |LUT6         |  1313|
|9     |MUXF7        |    82|
|10    |MUXF8        |    32|
|11    |FDRE         |  1303|
|12    |FDSE         |    78|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 2794.004 ; gain = 76.812 ; free physical = 4754 ; free virtual = 14611
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 2794.004 ; gain = 12.781 ; free physical = 4805 ; free virtual = 14662
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 2794.012 ; gain = 76.812 ; free physical = 4805 ; free virtual = 14662
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2794.012 ; gain = 0.000 ; free physical = 4897 ; free virtual = 14754
INFO: [Netlist 29-17] Analyzing 134 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'lab_irq_ZedboardOLED_v1_0_0_0' is not ideal for floorplanning, since the cellview 'ZedboardOLED_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.020 ; gain = 0.000 ; free physical = 4845 ; free virtual = 14702
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e2f7ec58
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:01:51 . Memory (MB): peak = 2826.020 ; gain = 109.035 ; free physical = 5119 ; free virtual = 14976
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/scratch/smr3765/labs/lab_irq/lab_irq.runs/lab_irq_ZedboardOLED_v1_0_0_0_synth_1/lab_irq_ZedboardOLED_v1_0_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab_irq_ZedboardOLED_v1_0_0_0_utilization_synth.rpt -pb lab_irq_ZedboardOLED_v1_0_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 21 15:24:58 2022...
