{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572204417529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572204417535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 27 13:26:57 2019 " "Processing started: Sun Oct 27 13:26:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572204417535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572204417535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_ECE3710_RegFile_and_ALU -c CPU_ECE3710_RegFile_and_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_ECE3710_RegFile_and_ALU -c CPU_ECE3710_RegFile_and_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572204417535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572204418106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572204418106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572204428016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572204428016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572204428020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572204428020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572204428023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572204428023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572204428028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572204428028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572204428033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572204428033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram.v 1 1 " "Found 1 design units, including 1 entities, in source file blockram.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlockRam " "Found entity 1: BlockRam" {  } { { "BlockRam.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572204428037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572204428037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572204428041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572204428041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572204428044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572204428044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextender.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroExtender " "Found entity 1: ZeroExtender" {  } { { "ZeroExtender.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ZeroExtender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572204428049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572204428049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "SignExtender.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/SignExtender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572204428053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572204428053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "luishift.v 1 1 " "Found 1 design units, including 1 entities, in source file luishift.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUIShift " "Found entity 1: LUIShift" {  } { { "LUIShift.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/LUIShift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572204428057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572204428057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Decoder.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572204428067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572204428067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572204428071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572204428071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572204428076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572204428076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ramReadAddress Datapath.v(24) " "Verilog HDL Implicit Net warning at Datapath.v(24): created implicit net for \"ramReadAddress\"" {  } { { "Datapath.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcEnable CPU.v(13) " "Verilog HDL Implicit Net warning at CPU.v(13): created implicit net for \"pcEnable\"" {  } { { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcIncrementOrSet CPU.v(13) " "Verilog HDL Implicit Net warning at CPU.v(13): created implicit net for \"pcIncrementOrSet\"" {  } { { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ramReadEnable CPU.v(15) " "Verilog HDL Implicit Net warning at CPU.v(15): created implicit net for \"ramReadEnable\"" {  } { { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "irReadEnable CPU.v(15) " "Verilog HDL Implicit Net warning at CPU.v(15): created implicit net for \"irReadEnable\"" {  } { { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instructionRegisterValue CPU.v(15) " "Verilog HDL Implicit Net warning at CPU.v(15): created implicit net for \"instructionRegisterValue\"" {  } { { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcAluOut CPU.v(20) " "Verilog HDL Implicit Net warning at CPU.v(20): created implicit net for \"pcAluOut\"" {  } { { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regWriteAddr CPU.v(21) " "Verilog HDL Implicit Net warning at CPU.v(21): created implicit net for \"regWriteAddr\"" {  } { { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428076 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(10) " "Verilog HDL Parameter Declaration warning at ALU.v(10): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1572204428077 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(16) " "Verilog HDL Parameter Declaration warning at ALU.v(16): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 16 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1572204428077 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(18) " "Verilog HDL Parameter Declaration warning at ALU.v(18): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1572204428077 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572204428123 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "jalRegister CPU.v(3) " "Verilog HDL warning at CPU.v(3): object jalRegister used but never assigned" {  } { { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 3 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1572204428125 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jalAddrLine CPU.v(7) " "Verilog HDL or VHDL warning at CPU.v(7): object \"jalAddrLine\" assigned a value but never read" {  } { { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572204428125 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm\"" {  } { { "CPU.v" "fsm" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428126 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FSM.v(104) " "Verilog HDL Case Statement warning at FSM.v(104): incomplete case statement has no default case item" {  } { { "FSM.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/FSM.v" 104 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572204428127 "|CPU|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ramReadEnable FSM.v(20) " "Verilog HDL Always Construct warning at FSM.v(20): inferring latch(es) for variable \"ramReadEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/FSM.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572204428127 "|CPU|FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "irReadEnable FSM.v(20) " "Verilog HDL Always Construct warning at FSM.v(20): inferring latch(es) for variable \"irReadEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/FSM.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572204428127 "|CPU|FSM:fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "instructionRegisterValue FSM.v(12) " "Output port \"instructionRegisterValue\" at FSM.v(12) has no driver" {  } { { "FSM.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/FSM.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1572204428127 "|CPU|FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irReadEnable FSM.v(20) " "Inferred latch for \"irReadEnable\" at FSM.v(20)" {  } { { "FSM.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/FSM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572204428127 "|CPU|FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ramReadEnable FSM.v(20) " "Inferred latch for \"ramReadEnable\" at FSM.v(20)" {  } { { "FSM.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/FSM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572204428128 "|CPU|FSM:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC\"" {  } { { "CPU.v" "PC" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ProgramCounter.v(9) " "Verilog HDL assignment warning at ProgramCounter.v(9): truncated value with size 32 to match size of target (16)" {  } { { "ProgramCounter.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ProgramCounter.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572204428130 "|CPU|ProgramCounter:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:decoder\"" {  } { { "CPU.v" "decoder" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:dataPath " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:dataPath\"" {  } { { "CPU.v" "dataPath" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 Datapath:dataPath\|mux4to1:integerTypeSelectionMux " "Elaborating entity \"mux4to1\" for hierarchy \"Datapath:dataPath\|mux4to1:integerTypeSelectionMux\"" {  } { { "Datapath.v" "integerTypeSelectionMux" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 Datapath:dataPath\|mux2to1:reg2OrImmediateMux " "Elaborating entity \"mux2to1\" for hierarchy \"Datapath:dataPath\|mux2to1:reg2OrImmediateMux\"" {  } { { "Datapath.v" "reg2OrImmediateMux" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender Datapath:dataPath\|SignExtender:immediateSignExtender " "Elaborating entity \"SignExtender\" for hierarchy \"Datapath:dataPath\|SignExtender:immediateSignExtender\"" {  } { { "Datapath.v" "immediateSignExtender" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroExtender Datapath:dataPath\|ZeroExtender:immediateZeroExtender " "Elaborating entity \"ZeroExtender\" for hierarchy \"Datapath:dataPath\|ZeroExtender:immediateZeroExtender\"" {  } { { "Datapath.v" "immediateZeroExtender" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Datapath:dataPath\|RegisterFile:registerFile " "Elaborating entity \"RegisterFile\" for hierarchy \"Datapath:dataPath\|RegisterFile:registerFile\"" {  } { { "Datapath.v" "registerFile" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428164 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RegisterFile.v(20) " "Verilog HDL assignment warning at RegisterFile.v(20): truncated value with size 32 to match size of target (16)" {  } { { "RegisterFile.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572204428165 "|RegisterFile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RegisterFile.v(21) " "Verilog HDL assignment warning at RegisterFile.v(21): truncated value with size 32 to match size of target (16)" {  } { { "RegisterFile.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/RegisterFile.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572204428165 "|RegisterFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl Datapath:dataPath\|ALUControl:controller " "Elaborating entity \"ALUControl\" for hierarchy \"Datapath:dataPath\|ALUControl:controller\"" {  } { { "Datapath.v" "controller" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428167 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUControl.v(10) " "Verilog HDL Case Statement warning at ALUControl.v(10): incomplete case statement has no default case item" {  } { { "ALUControl.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALUControl.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572204428168 "|Datapath|ALUControl:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:dataPath\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Datapath:dataPath\|ALU:alu\"" {  } { { "Datapath.v" "alu" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428169 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(290) " "Verilog HDL Case Statement warning at ALU.v(290): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/ALU.v" 290 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1572204428171 "|Datapath|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockRam Datapath:dataPath\|BlockRam:blockRam " "Elaborating entity \"BlockRam\" for hierarchy \"Datapath:dataPath\|BlockRam:blockRam\"" {  } { { "Datapath.v" "blockRam" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428172 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "65535 0 65535 BlockRam.v(17) " "Verilog HDL warning at BlockRam.v(17): number of words (65535) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "BlockRam.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/BlockRam.v" 17 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1572204428174 "|CPU|Datapath:dataPath|BlockRam:blockRam"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|programCounter\[15\] " "Net \"Datapath:dataPath\|programCounter\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "programCounter\[15\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|programCounter\[14\] " "Net \"Datapath:dataPath\|programCounter\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "programCounter\[14\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|programCounter\[13\] " "Net \"Datapath:dataPath\|programCounter\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "programCounter\[13\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|programCounter\[12\] " "Net \"Datapath:dataPath\|programCounter\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "programCounter\[12\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|programCounter\[11\] " "Net \"Datapath:dataPath\|programCounter\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "programCounter\[11\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|programCounter\[10\] " "Net \"Datapath:dataPath\|programCounter\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "programCounter\[10\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|programCounter\[9\] " "Net \"Datapath:dataPath\|programCounter\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "programCounter\[9\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|programCounter\[8\] " "Net \"Datapath:dataPath\|programCounter\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "programCounter\[8\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|programCounter\[7\] " "Net \"Datapath:dataPath\|programCounter\[7\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "programCounter\[7\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|programCounter\[6\] " "Net \"Datapath:dataPath\|programCounter\[6\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "programCounter\[6\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|programCounter\[5\] " "Net \"Datapath:dataPath\|programCounter\[5\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "programCounter\[5\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|programCounter\[4\] " "Net \"Datapath:dataPath\|programCounter\[4\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "programCounter\[4\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|programCounter\[3\] " "Net \"Datapath:dataPath\|programCounter\[3\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "programCounter\[3\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|programCounter\[2\] " "Net \"Datapath:dataPath\|programCounter\[2\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "programCounter\[2\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|programCounter\[1\] " "Net \"Datapath:dataPath\|programCounter\[1\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "programCounter\[1\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|programCounter\[0\] " "Net \"Datapath:dataPath\|programCounter\[0\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "programCounter\[0\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|operationControlLine\[15\] " "Net \"Datapath:dataPath\|operationControlLine\[15\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "operationControlLine\[15\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|operationControlLine\[14\] " "Net \"Datapath:dataPath\|operationControlLine\[14\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "operationControlLine\[14\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|operationControlLine\[13\] " "Net \"Datapath:dataPath\|operationControlLine\[13\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "operationControlLine\[13\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|operationControlLine\[12\] " "Net \"Datapath:dataPath\|operationControlLine\[12\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "operationControlLine\[12\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|operationControlLine\[11\] " "Net \"Datapath:dataPath\|operationControlLine\[11\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "operationControlLine\[11\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|operationControlLine\[10\] " "Net \"Datapath:dataPath\|operationControlLine\[10\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "operationControlLine\[10\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|operationControlLine\[9\] " "Net \"Datapath:dataPath\|operationControlLine\[9\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "operationControlLine\[9\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Datapath:dataPath\|operationControlLine\[8\] " "Net \"Datapath:dataPath\|operationControlLine\[8\]\" is missing source, defaulting to GND" {  } { { "Datapath.v" "operationControlLine\[8\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/Datapath.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428222 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1572204428222 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "intSel\[1\] " "Net \"intSel\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "intSel\[1\]" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1572204428224 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1572204428224 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1572204428653 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572204428676 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572204428845 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572204428845 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572204428920 "|CPU|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "CPU.v" "" { Text "C:/Users/kenne/Documents/ECE 3710/Project/CPU.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572204428920 "|CPU|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572204428920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572204428920 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572204428920 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572204428920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572204428961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 27 13:27:08 2019 " "Processing ended: Sun Oct 27 13:27:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572204428961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572204428961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572204428961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572204428961 ""}
