# STM32
## Table of contents
- [M1S1 - T·ªïng quan ch∆∞∆°ng tr√¨nh h·ªçc](#m1s1)
- [M1S2 - √în t·∫≠p ng√¥n ng·ªØ l·∫≠p tr√¨nh C](#m1s2)
- [M1S3 - T·ªïng quan vi ƒëi·ªÅu khi·ªÉn, k·∫øt n·ªëi ph·∫ßn c·ª©ng, ph·∫ßn m·ªÅm](#m1s3)
  
- [M2S1 - GPIO, OUTPUT](#m2s1)
- [M2S2 - GPIO, INPUT](#m2s2)
- [M2S3 - GPIO, Button, Debug, Polling](#m2s3)

- [M3S1 - Exception, External Interrupt](#m3s1)
- [M3S2 - External Interrupt](#m3s2)
  
- [M4S1 - √în t·∫≠p EXTI & Clock tree](#m4s1)
  
- [M5S1 - TIMER - TIME BASE](#m5s1)
- [M5S2 - TIMER - PWM](#m5s2)
  
- [M6 - UART Transmit](#m6)
- [M7 - UART Receive IT](#m7)
  
- [M2S3 - GPIO, Button, Debug, Polling](#m2s3)

# M1S1 
<img width="450" alt="image" src="https://github.com/user-attachments/assets/e3bc6c3f-fe9f-45f1-ac4d-02be285479a6">

--------------------------------------------------------------------------------------------------------------------------------

# M1S2 
<img width="450" alt="image" src="https://github.com/user-attachments/assets/47073b04-b513-443f-8618-166f95a0eea8">

## I. S∆† L∆Ø·ª¢C V·ªÄ CH∆Ø∆†NG TR√åNH C
### A, Qu√° tr√¨nh bi√™n d·ªãch m·ªôt ch∆∞∆°ng tr√¨nh C/C++
> https://tapit.vn/qua-trinh-bien-dich-mot-chuong-trinh-cc/?fbclid=IwAR30Vb0QtPRumEMEmWeFqYsndk2tRrhgGLDh16K8cHTBoPU1J-A_XpFGl9o
#### 1. ƒê·ªäNH NGHƒ®A
- Bi√™n d·ªãch l√† qu√° tr√¨nh chuy·ªÉn ƒë·ªïi t·ª´ ng√¥n ng·ªØ b·∫≠c cao (C/C++, Pascal, Java, C#‚Ä¶) sang ng√¥n ng·ªØ ng√¥n ng·ªØ m√°y-> m√°y t√≠nh c√≥ th·ªÉ hi·ªÉu v√† th·ª±c thi.
- Ng√¥n ng·ªØ C l√† m·ªôt ng√¥n ng·ªØ d·∫°ng bi√™n d·ªãch. Ch∆∞∆°ng tr√¨nh ƒë∆∞·ª£c vi·∫øt b·∫±ng C mu·ªën ch·∫°y ƒë∆∞·ª£c tr√™n m√°y t√≠nh ph·∫£i tr·∫£i qua m·ªôt qu√° tr√¨nh bi√™n d·ªãch ƒë·ªÉ chuy·ªÉn ƒë·ªïi t·ª´ d·∫°ng m√£ ngu·ªìn sang ch∆∞∆°ng tr√¨nh d·∫°ng m√£ th·ª±c thi.
- Qu√° tr√¨nh ƒë∆∞·ª£c chia ra l√†m 4 giai ƒëo·∫°n ch√≠nh:
	+ Giai ƒëo√†n ti·ªÅn x·ª≠ l√Ω (Pre-processor)
	+ Giai ƒëo·∫°n d·ªãch NNBC sang Asembly (Compiler)
	+ Giai ƒëo·∫°n d·ªãch asembly sang ng√¥n ng·ªØ m√°y (Asember)
	+ Giai ƒëo·∫°n li√™n k·∫øt (Linker)

![image](https://github.com/minchangggg/Stm32/assets/125820144/bc85d275-e61e-4deb-a55a-7ab20df96215)
#### 2. HO·∫†T ƒê·ªòNG
#### 2.1. Giai ƒëo·∫°n ti·ªÅn x·ª≠ l√Ω ‚Äì Preprocessor
+ Nh·∫≠n m√£ ngu·ªìn
+ X√≥a b·ªè t·∫•t c·∫£ ch√∫ th√≠ch, comments c·ªßa ch∆∞∆°ng tr√¨nh
+ Ch·ªâ th·ªã ti·ªÅn x·ª≠ l√Ω (b·∫Øt ƒë·∫ßu b·∫±ng #) c≈©ng ƒë∆∞·ª£c x·ª≠ l√Ω
+ V√≠ d·ª•: ch·ªâ th·ªã #include cho ph√©p gh√©p th√™m m√£ ch∆∞∆°ng tr√¨nh c·ªßa m·ªôt t·ªáp ti√™u ƒë·ªÉ v√†o m√£ ngu·ªìn c·∫ßn d·ªãch. C√°c h·∫±ng s·ªë ƒë∆∞·ª£c ƒë·ªãnh nghƒ©a b·∫±ng #define s·∫Ω ƒë∆∞·ª£c thay th·∫ø b·∫±ng gi√° tr·ªã c·ª• th·ªÉ t·∫°i m·ªói n∆°i s·ª≠ d·ª•ng trong ch∆∞∆°ng tr√¨nh.
#### 2.2. C·ªông ƒëo·∫°n d·ªãch Ng√¥n Ng·ªØ B·∫≠c Cao sang Assembly
+ Ph√¢n t√≠ch c√∫ ph√°p (syntax) c·ªßa m√£ ngu·ªìn NNBC
+ Chuy·ªÉn ch√∫ng sang d·∫°ng m√£ Assembly l√† m·ªôt ng√¥n ng·ªØ b·∫≠c th·∫•p (h·ª£p ng·ªØ) g·∫ßn v·ªõi t·∫≠p l·ªánh c·ªßa b·ªô vi x·ª≠ l√Ω.
#### 2.3. C√¥ng ƒëo·∫°n d·ªãch Assembly
+ Dich ch∆∞∆°ng tr√¨nh => Sang m√£ m√°y 0 v√† 1
+ M·ªôt t·ªáp m√£ m√°y (.obj) sinh ra trong h·ªá th·ªëng sau ƒë√≥.
#### 2.4. Giai ƒëo·∫°n Linker
+ Trong giai ƒëo·∫°n n√†y m√£ m√°y c·ªßa m·ªôt ch∆∞∆°ng tr√¨nh d·ªãch t·ª´ nhi·ªÅu ngu·ªìn (file .c ho·∫∑c file th∆∞ vi·ªán .lib) ƒë∆∞·ª£c li√™n k·∫øt l·∫°i v·ªõi nhau ƒë·ªÉ t·∫°o th√†nh ch∆∞∆°ng tr√¨nh ƒë√≠ch duy nh·∫•t
+ M√£ m√°y c·ªßa c√°c h√†m th∆∞ vi·ªán g·ªçi trong ch∆∞∆°ng tr√¨nh c≈©ng ƒë∆∞·ª£c ƒë∆∞a v√†o ch∆∞∆°ng tr√¨nh cu·ªëi trong giai ƒëo·∫°n n√†y. -> Ch√≠nh v√¨ v·∫≠y m√† c√°c l·ªói li√™n quan ƒë·∫øn vi·ªác g·ªçi h√†m hay s·ª≠ d·ª•ng bi·∫øn t·ªïng th·ªÉ m√† kh√¥ng t·ªìn t·∫°i s·∫Ω b·ªã ph√°t hi·ªán. K·ªÉ c·∫£ l·ªói vi·∫øt ch∆∞∆°ng tr√¨nh ch√≠nh kh√¥ng c√≥ h√†m main() c≈©ng ƒë∆∞·ª£c ph√°t hi·ªán trong li√™n k·∫øt.
+ K·∫øt th√∫c qu√° tr√¨nh t·∫•t c·∫£ c√°c ƒë·ªëi t∆∞·ª£ng ƒë∆∞·ª£c li√™n k·∫øt l·∫°i v·ªõi nhau th√†nh m·ªôt ch∆∞∆°ng tr√¨nh c√≥ th·ªÉ th·ª±c thi ƒë∆∞·ª£c (executable hay .exe) th·ªëng nh·∫•t.
### B. C√°c th∆∞ vi·ªán c·∫ßn h·ªçc trong C
### C Library - <time.h>
*The time.h header defines: four variable types + two macro + various functions -> for manipulating date and time.*
#### 1. Library Variables
|  No |       Variable     |                                    Description                                     | 
| :---| :------------------|------------------------------------------------------------------------------------| 
|  1  |   **size_t**       |  *This is the unsigned integral type and is the **result of the sizeof keyword***  | 
|  2  |   **clock_t**      |  *This is a type suitable for storing the **processor time***                      | 
|  3  |   **time_t is**    |  *This is a type suitable for storing the **calendar time***                       | 
|  4  |   **struct tm**    |  *This is a **structure** used to hold the **time and date***                      | 

The **struct tm** has the following definition

      struct tm {
	 int tm_sec;       // seconds,  range 0 to 59
	 int tm_min;       // minutes, range 0 to 59
	 int tm_hour;      // hours, range 0 to 23     
	 int tm_mday;      // day of the month, range 1 to 31  
	 int tm_mon;       // month, range 0 to 11            
	 int tm_year;      // The number of years since 1900  
	 int tm_wday;      // day of the week, range 0 to 6    
	 int tm_yday;      // day in the year, range 0 to 365  
	 int tm_isdst;     // daylight saving time             
      };
#### 2. Library Macros
|  No |          Macro        |                             Description                                         | 
| :---| :---------------------|---------------------------------------------------------------------------------| 
|  1  |   **NULL**            |  *This macro is the value of a **null pointer constant***                       | 
|  2  |   **CLOCKS_PER_SEC**  |  *This macro represents the **number of processor clocks per second***          | 
#### 3. Library Functions 
|  No |      Function      |                                   Description                                                       | 
| :---| :------------------|-----------------------------------------------------------------------------------------------------| 
|  1  | ```char *asctime(const struct tm *timeptr)```  |  *Returns a pointer to a string which represents the day and time of the structure timeptr*  | 
|  2  | ```clock_t clock(void)```  |  *Returns the processor clock time used since the beginning of an implementation defined era (normally the beginning of the program)*  |
|  3  | ```char *ctime(const time_t *timer)```  |  *Returns a string representing the localtime based on the argument timer*| 
|  4  | ```double difftime(time_t time1, time_t time2)```  |  *Returns the difference of seconds between time1 and time2 (time1-time2)*  |
|  5  | ```struct tm *gmtime(const time_t *timer)```  |  *The value of timer is broken up into the structure tm and expressed in Coordinated Universal Time (UTC) also known as Greenwich Mean Time (GMT)*  | 
|  6  | ```struct tm *localtime(const time_t *timer)```  |  *The value of timer is broken up into the structure tm and expressed in the local time zone*  |
|  7  | ```time_t mktime(struct tm *timeptr)```  |  *Converts the structure pointed to by timeptr into a time_t value according to the local time zone*  | 
|  8  | ```size_t strftime(char *str, size_t maxsize, const char *format, const struct tm *timeptr)```  |  *Formats the time represented in the structure timeptr according to the formatting rules defined in format and stored into str*  |
|  9  | ```time_t time(time_t *timer)``` |  *Calculates the current calender time and encodes it into time_t format*  | 

## II. C·∫§U TR√öC C·ª¶A M·ªòT CH∆Ø∆†NG TR√åNH C CHO VI ƒêI·ªÄU KHI·ªÇN 
<img width="700" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/9a676761-63a9-4fa3-9066-bd4ddaaba427">

<img width="580" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/18b5990f-0c9f-4a68-b69c-a62e4189deb4">

### 1. Qu√° tr√¨nh th·ª±c hi·ªán ng·∫Øt c·ªßa vi ƒëi·ªÅu khi·ªÉn ‚Äì MCU Interrupt processing
> https://tapit.vn/qua-trinh-thuc-hien-ngat-cua-vi-dieu-khien-mcu-interrupt-processing/?fbclid=IwAR2PXlKLeeP945BvFNK_58rtfPEntMePA2Nz42NHYgTHVPACBNR3fAmJtDA

- B√¨nh th∆∞·ªùng, vi ƒëi·ªÅu khi·ªÉn s·∫Ω th·ª±c thi c√°c l·ªánh do ng∆∞·ªùi d√πng vi·∫øt m·ªôt c√°ch tu·∫ßn t·ª± t·ª´ tr√™n xu·ªëng. 
- Tuy nhi√™n, n√≥ c≈©ng ƒë∆∞·ª£c thi·∫øt k·∫ø ƒë·ªÉ s·∫µn s√†ng x·ª≠ l√Ω c√°c t√¨nh hu·ªëng, s·ª± ki·ªán do t√°c ƒë·ªông t·ª´ b√™n ngo√†i c·ªßa con ng∆∞·ªùi, c√°c c·∫£m bi·∫øn, ho·∫∑c t·ª´ c√°c ngo·∫°i vi b√™n trong nh∆∞ Timer, UART, ADC‚Ä¶vv‚Ä¶ m√† ch√∫ng ta kh√¥ng bi·∫øt, kh√¥ng d·ª± ƒëo√°n tr∆∞·ªõc ƒë∆∞·ª£c khi n√†o t√¨nh hu·ªëng, s·ª± ki·ªán ƒë√≥ s·∫Ω x·∫£y ra. 
- M·ªôt c√°ch t·ªïng qu√°t, khi x·∫£y ra Interrupt, vi ƒëi·ªÅu khi·ªÉn s·∫Ω th·ª±c hi·ªán qua c√°c b∆∞·ªõc sau:
  
	1. Th·ª±c hi·ªán xong c√¢u l·ªánh ƒëang th·ª±c hi·ªán (c√¢u l·ªánh ·ªü m√£ m√°y sau qu√° tr√¨nh compiler, asembler t·ª´ ng√¥n ng·ªØ b·∫≠t cao do ng∆∞·ªùi d√πng vi·∫øt. ƒê·ªÉ th·ª±c hi·ªán 1 c√¢u l·ªánh ·ªü m√£ m√°y, vi ƒëi·ªÅu khi·ªÉn th∆∞·ªùng th·ª±c hi·ªán c√°c b∆∞·ªõc sau: l·∫•y l·ªánh t·ª´ b·ªô nh·ªõ; gi·∫£i m√£ l·ªánh; th·ª±c thi l·ªánh). 
	2. L∆∞u ng·ªØ c·∫£nh g·ªìm l∆∞u ƒë·ªãa ch·ªâ c√¢u l·ªánh ti·∫øp theo s·∫Ω th·ª±c hi·ªán (gi√° tr·ªã thanh ghi Program Counter), l∆∞u tr·∫°ng th√°i nƒÉng l∆∞·ª£ng ƒëang ho·∫°t ƒë·ªông (trong thanh ghi Status) v√†o v√πng nh·ªõ Stack, g·ªçi l√† qu√° tr√¨nh Stacking.(V√πng nh·ªõ Stack l√† v√πng nh·ªõ First In Last Out.)
	3. X√≥a bit cho ph√©p ng·∫Øt to√†n c·ª•c trong thanh ghi Status, ƒë∆∞a vi ƒëi·ªÅu khi·ªÉn v·ªÅ ch·∫ø ƒë·ªô ho·∫°t ƒë·ªông b√¨nh th∆∞·ªùng (active mode) n·∫øu n√≥ ƒëang ·ªü ch·∫ø ƒë·ªô ti·∫øt ki·ªám nƒÉng l∆∞·ª£ng. Bit cho ph√©p ng·∫Øt c≈©ng c√≥ th·ªÉ ƒë∆∞·ª£c b·∫≠t l√™n l·∫°i ƒë·ªÉ cho ph√©p ng·∫Øt ch·ªìng ng·∫Øt (Nested Interrupt)
	4. Vi ƒëi·ªÅu khi·ªÉn th·ª±c thi ch∆∞∆°ng tr√¨nh ph·ª•c v·ª• ng·∫Øt (ISR) b·∫±ng c√°ch n·∫°p ƒë·ªãa ch·ªâ c√¢u l·ªánh ƒë·∫ßu ti√™n c·ªßa ch∆∞∆°ng tr√¨nh ph·ª•c v·ª• ng·∫Øt v√†o thanh ghi PC. (ƒê·ªãa ch·ªâ n√†y c≈©ng l√† ƒë·ªãa ch·ªâ c·ªßa vecter ng·∫Øt trong interrupt vector table)
	5. Khi th·ª±c hi·ªán xong ch∆∞∆°ng tr√¨nh ph·ª•c v·ª• ng·∫Øt, vi ƒëi·ªÅu khi·ªÉn s·∫Ω th·ª±c hi·ªán qu√° tr√¨nh unstacking: n·∫°p l·∫°i gi√° tr·ªã thanh ghi PC ƒë√£ l∆∞u, b·∫≠t l·∫°i bit cho ph√©p ng·∫Øt to√†n c·ª•c, quay v·ªÅ tr·∫°ng th√°i nƒÉng l∆∞·ª£ng ban ƒë·∫ßu.

- M·ªôt s·ªë ng·∫Øt ph·ªï bi·∫øn tr√™n vi ƒëi·ªÅu khi·ªÉn ph·ªï bi·∫øn m√† ch√∫ng ta th∆∞·ªùng s·ª≠ d·ª•ng:
  	+ Ng·∫Øt ngo√†i: S·ª± ki·ªán l√† khi s·ª± thay ƒë·ªïi s∆∞·ªùn t√≠n hi·ªáu (edge) s∆∞·ªùn l√™n, s∆∞·ªùn xu·ªëng, ho·∫∑c c·∫£ 2. 	
	+ Ng·∫Øt UART: Th∆∞·ªùng s·ª≠ d·ª•ng ng·∫Øt nh·∫≠n, s·ª± ki·ªán l√† khi buffer nh·∫≠n ƒë·ªß 1 byte d·ªØ li·ªáu
	+ Ng·∫Øt ADC: Th∆∞·ªùng s·ª≠ d·ª•ng khi ho√†n th√†nh vi·ªác chuy·ªÉn ƒë·ªïi ADC
	+ Ng·∫Øt Timer: Th∆∞·ªùng s·ª≠ d·ª•ng khi tr√†n thanh ghi ƒë·∫øm, ho·∫∑c khi gi√° tr·ªã ƒë·∫øm b·∫±ng v·ªõi thanh ghi so s√°nh

### 2. C√°c thi·∫øt b·ªã v√†o ra ti√™u bi·ªÉu
- Timer (B·ªô ƒë·ªãnh th·ªùi): C√°c timer c√≥ th·ªÉ ƒë∆∞·ª£c l·∫≠p tr√¨nh cho kho·∫£ng th·ªùi gian ƒë·ªãnh tr∆∞·ªõc. V√≠ d·ª•: ƒë·ªÉ ƒëo kho·∫£ng th·ªùi gian gi·ªØa hai s·ª± ki·ªán, t·∫°o s·ª± ki·ªán t·∫°i c√°c kho·∫£ng th·ªùi gian x√°c ƒë·ªãnh, ho·∫∑c t·∫°o t√≠n hi·ªáu ·ªü t·∫ßn s·ªë x√°c ƒë·ªãnh, ·ª©ng d·ª•ng cho b·ªô ƒëi·ªÅu bi·∫øn ƒë·ªô r·ªông xung (PWM) v√† nhi·ªÅu s·ª± ki·ªán kh√°c.
- Watch-Dog-Timer (WDT - ƒê·ªìng h·ªì b·∫•m gi·ªù): ƒê√¢y l√† m·ªôt lo·∫°i timer ƒë·∫∑c bi·ªát, ƒë∆∞·ª£c s·ª≠ d·ª•ng nh∆∞ m·ªôt thi·∫øt b·ªã an to√†n. WDT s·∫Ω reset h·ªá th·ªëng (ch∆∞∆°ng tr√¨nh) n·∫øu kh√¥ng nh·∫≠n ƒë∆∞·ª£c t√≠n hi·ªáu do ch∆∞∆°ng tr√¨nh t·∫°o ra sau m·ªói ƒë∆°n v·ªã th·ªùi gian X, m·ªôt t√≠nh nƒÉng h·ªØu √≠ch trong m·ªôt s·ªë ·ª©ng d·ª•ng ƒë·ªÅ ph√≤ng tr∆∞·ªùng h·ª£p ch∆∞∆°ng tr√¨nh b·ªã treo. WDT c≈©ng c√≥ th·ªÉ ƒë∆∞·ª£c c·∫•u h√¨nh ƒë·ªÉ t·ª± t·∫°o t√≠n hi·ªáu ng·∫Øt trong kho·∫£ng th·ªùi gian ƒë·ªÅu ƒë·∫∑n.
- Communication Interfaces (C√°c giao di·ªán truy·ªÅn th√¥ng): bao g·ªìm UART, SPI, USB, I2C, etc.
- ADC (B·ªô chuy·ªÉn ƒë·ªïi t∆∞∆°ng t·ª± - s·ªë)
- DAC (B·ªô chuy·ªÉn ƒë·ªïi s·ªë - t∆∞∆°ng t·ª±)

> Xem th√™m: T·ªïng h·ª£p c√°c b√†i h∆∞·ªõng d·∫´n L·∫≠p tr√¨nh vi ƒëi·ªÅu khi·ªÉn STM32 
> https://tapit.vn/tong-hop-cac-bai-huong-dan-lap-trinh-vi-dieu-khien-stm32/

## III. T·ªî CH·ª®C B·ªò NH·ªö C·ª¶A VI ƒêI·ªÄU KHI·ªÇN, CH∆Ø∆†NG TR√åNH V√Ä D·ªÆ LI·ªÜU TRONG B·ªò NH·ªö 
### T·ªï ch·ª©c b·ªô nh·ªõ
+ B·ªô nh·ªõ ch∆∞∆°ng tr√¨nh - FLASH (ROM)
+ B·ªô nh·ªõ d·ªØ li·ªáu - SRAM
+ C√°c ngo·∫°i vi - Register

<img width="467" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/acc0f60b-38e8-45d5-badc-9a3b5f6620b6">

<img width="179" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/4e67c60b-b7b8-4a35-ac71-2fcee694ceaf">

## IV. C√ÅC PH√âP TO√ÅN TRONG C
### 1. √âp ki·ªÉu
### 2. Ph√©p tƒÉng gi·∫£m gi√° tr·ªã
#### a. ++ l√† to√°n t·ª≠ tƒÉng
++i t∆∞∆°ng ƒë∆∞∆°ng v·ªõi i = i + 1
#### b. -- l√† to√°n t·ª≠ gi·∫£m
--i t∆∞∆°ng ƒë∆∞∆°ng v·ªõi i = i - 1

+ C√≥ 2 c√°ch vi·∫øt ++i v√† i++ nh∆∞ng √Ω nghƒ©a c·ªßa ch√∫ng kh√°c nhau:
+ ++i th√¨ i ƒë∆∞·ª£c tƒÉng tr∆∞·ªõc sau ƒë√≥ s·∫Ω l·∫•y k·∫øt qu·∫£ ƒë·ªÉ th·ª±c hi·ªán bi·ªÉu th·ª©c
+ i++ th√¨ i ƒë∆∞·ª£c ƒë∆∞a v√†o th·ª±c hi·ªán bi·ªÉu th·ª©c tr∆∞·ªõc sau ƒë√≥ m·ªõi tƒÉng i l√™n.  
+ Xem v√≠ d·ª• sau:

		TƒÉng tr∆∞·ªõc:
		x = 10; y = ++x;// x = 11 v√† y = 11.
		N·∫øu d√πng to√°n t·ª≠ tƒÉng ++ tr∆∞·ªõc bi·∫øn x th√¨ bi·∫øn x s·∫Ω tƒÉng l√™n 1 tr∆∞·ªõc r·ªìi m·ªõi g√°n gi√° tr·ªã cho bi·∫øn y.

  		TƒÉng sau:
		Xem v√≠ d·ª• sau: x = 10; y = x++;// y = 10 v√† x = 11.
		N·∫øu d√πng to√°n t·ª≠ tƒÉng ++ sau bi·∫øn x th√¨ gi√° tr·ªã c·ªßa bi·∫øn x s·∫Ω ƒë∆∞·ª£c g√°n cho bi·∫øn y, r·ªìi sau ƒë√≥ bi·∫øn x m·ªõi tƒÉng l√™n 1.

### 3. Ph√©p to√°n s·ªë h·ªçc
### 4.  Ph√©p to√°n quan h·ªá
<img width="230" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/1cbfd42a-4b43-4f16-bcb0-cb8aeab336d9">

`Note 1: ƒê·ª´ng qu√™n d·∫•u "=" trong ph√©p so s√°nh B·∫±ng nh√©, n·∫øu kh√¥ng n√≥ s·∫Ω tr·ªü th√†nh ph√©p g√°n. ƒê√¢y l√† m·ªôt l·ªói sai r·∫•t c∆° b·∫£n.`

<img width="750" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/83dd4693-ef94-4b34-a602-0915dcbedab9">

`Note 2: Kh√¥ng bao gi·ªù so s√°nh hai gi√° tr·ªã d·∫•u ch·∫•m ƒë·ªông b·∫±ng nhau hay kh√¥ng. H·∫ßu nh∆∞ lu√¥n lu√¥n c√≥ s·ª± kh√°c bi·ªát nh·ªè gi·ªØa hai s·ªë ch·∫•m ƒë·ªông. C√°ch ph·ªï bi·∫øn ƒë·ªÉ so s√°nh 2 s·ªë ch·∫•m ƒë·ªông l√† t√≠nh kho·∫£ng c√°ch gi·ªØa 2 s·ªë ƒë√≥, n·∫øu kho·∫£ng c√°ch ƒë√≥ l√† r·∫•t nh·ªè th√¨ ta cho l√† b·∫±ng nhau. Gi√° tr·ªã d√πng ƒë·ªÉ so s√°nh v·ªõi kho·∫£ng c√°ch ƒë√≥ th∆∞·ªùng ƒë∆∞·ª£c g·ªçi l√† epsilon.`

<img width="450" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/ed37a163-3ee3-48a6-a3b1-97c79465e08a">

### 5.  Ph√©p g√°n
### 6.  Ph√©p to√°n ƒëi·ªÅn ki·ªán
### 7.  Ph√©p to√°n logic
<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/eff30b5e-02dc-4156-9a70-80dda4810576">

- VD1: Gi·∫£ s·ª≠ bi·∫øn A gi·ªØ gi√° tr·ªã 1 v√† bi·∫øn B gi·ªØ gi√° tr·ªã 0, th√¨ khi ƒë√≥:

		(A && B) l√† false.
		(A || B) l√† true.
		!(A && B) l√† true.
- VD2:

<img width="550" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/9125fdc2-78b1-47df-85fd-4e3425e81a87">

### 8. Ph√©p to√°n Bitwise
> https://viblo.asia/p/toan-tu-bitwise-naQZR9qGKvx
> https://openplanning.net/12281/cac-toan-tu-bitwise
> https://byjus.com/gate/bitwise-operators-in-c/

<img width="700" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/a7f26a16-ef26-4f01-8c6e-ee4ca44da596">

#### a. Bitwise AND operator & 
<img width="300" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/52bbce36-cae4-44d5-b864-d6c64254cd6e">

+ Khi m·ªôt bitwise AND ƒë∆∞·ª£c th·ª±c hi·ªán tr√™n m·ªôt c·∫∑p bit, n√≥ tr·∫£ v·ªÅ 1 n·∫øu c·∫£ 2 bit l√† 1, ng∆∞·ª£c l·∫°i tr·∫£ v·ªÅ 0.
+ H√£y xem x√©t bi·ªÉu th·ª©c 0b0101 & 0b0110. S·∫Øp x·∫øp t·ª´ng bit l√™n v√† √°p d·ª•ng thao t√°c AND cho t·ª´ng c·ªôt bit:
		0 1 0 1 AND
		0 1 1 0
		--------
		0 1 0 0

<img width="450" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/2a6b1b49-2fea-4141-84c0-971f993bf4da">

<img width="530" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/9b842310-35c5-4c70-8f54-4a56ce11b3d5">

#### b. Bitwise OR operator |
<img width="300" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/8a8646c4-8238-4164-bc47-72d0836a5649">

+ Khi m·ªôt bitwise OR ƒë∆∞·ª£c th·ª±c hi·ªán tr√™n m·ªôt c·∫∑p bit, n√≥ tr·∫£ v·ªÅ 1 n·∫øu m·ªôt trong c√°c bit l√† 1, ng∆∞·ª£c l·∫°i tr·∫£ v·ªÅ 0.

		0 1 0 1 OR
		0 1 1 0
		-----------
		0 1 1 1

<img width="455" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/05135ab0-dc5e-4be7-bbef-b1f609a3a910">

<img width="550" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/fef4f79d-1b04-40d8-a0c3-8fed15ab23ac">

#### c. Bitwise XOR (exclusive OR) operator ^
<img width="300" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/edb7c512-c685-4396-a4f1-e57b5e4eb342">

+ Khi m·ªôt bitwise XOR ƒë∆∞·ª£c th·ª±c hi·ªán tr√™n m·ªôt c·∫∑p bit, n√≥ tr·∫£ v·ªÅ 1 n·∫øu c√°c bit kh√°c nhau, ng∆∞·ª£c l·∫°i (c·∫£ 2 ƒë·ªÅu ƒë√∫ng ho·∫∑c kh√¥ng ƒë√∫ng) tr·∫£ v·ªÅ 0.
+ H√£y xem x√©t bi·ªÉu th·ª©c 0b0110 ^ 0b0011:
		0 1 1 0 XOR
		0 0 1 1
		-------
		0 1 0 1

+ Ta c≈©ng c√≥ th·ªÉ ƒë√°nh gi√° ki·ªÉu c·ªôt bi·ªÉu th·ª©c XOR gh√©p, ch·∫≥ng h·∫°n nh∆∞ 0b0001 ^ 0b0011 ^ 0b0111. N·∫øu c√≥ s·ªë ch·∫µn bit 1 trong m·ªôt c·ªôt, k·∫øt qu·∫£ l√† 0. N·∫øu c√≥ m·ªôt s·ªë l·∫ª bit 1 trong m·ªôt c·ªôt, k·∫øt qu·∫£ l√† 1:
		0 0 0 1 XOR
		0 0 1 1 XOR
		0 1 1 1
		--------
		0 1 0 1
		hay d·ªÖ hi·ªÉu h∆°n l√†: (0 0 0 1 XOR 0 0 1 1) XOR 0 1 1 1 = 0 0 1 0 ^ 0 1 1 1 = 0 1 0 1
		
#### d. Bitwise NOT operator ~
<img width="300" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/d8a580e8-c843-4b76-a649-1f92f4436e6b">

+ Khi m·ªôt Bitwise NOT ƒë∆∞·ª£c s·ª≠ d·ª•ng n√≥ s·∫Ω ƒë·∫£o ng∆∞·ª£c t·∫•t c·∫£ c√°c bit. 1 th√†nh 0, v√† 0 th√†nh 1
+ L∆∞u √Ω r·∫±ng k·∫øt qu·∫£ c·ªßa NOT ph·ª• thu·ªôc v√†o k√≠ch th∆∞·ªõc lo·∫°i d·ªØ li·ªáu c·ªßa b·∫°n:
		+ L·∫≠t 4 bits: ~0100 = 1011
		+ l·∫≠t 8 bits: ~0000 0100 = ~0100u = 1111 1011
  
<img width="500" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/ccda5143-6449-442b-8fc1-5a6374c1f1d2">

#### e. To√°n t·ª≠ d·ªãch bit tr√°i (<<) v√† to√°n t·ª≠ d·ªãch bit ph·∫£i (>>)
- Trong ph√©p d·ªãch tr√°i, to√°n h·∫°ng b√™n tr√°i l√† bi·ªÉu th·ª©c ƒë·ªÉ d·ªãch chuy·ªÉn c√°c bit, c√≤n to√°n h·∫°ng b√™n ph·∫£i l√† con s·ªë bit c·∫ßn d·ªãch chuy·ªÉn. v√¨ v·∫≠y, khi ch√∫ng ta vi·∫øt x<<1, nghƒ©a l√† ch√∫ng ta d·ªãch chuy·ªÉn x sang tr√°i 1 bit. c√°c bit m·ªõi ƒë∆∞·ª£c d·ªãch chuy·ªÉn b√™n ph·∫£i s·∫Ω l√† 0.
- VD:
	0011 << 1 == 0110
	0011 << 2 == 1100
	0011 << 3 == 1000
  
	1100 >> 1 l√† 0110
	1100 >> 2 l√† 0011
	1100 >> 3 l√† 0001

![image](https://github.com/minchangggg/Stm32/assets/125820144/c2ab7160-6a45-45b9-becf-417f44f9ab7d)

#### f. Ph√©p g√°n to√°n t·ª≠ bitwise
<img width="650" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/993470f6-5de5-4fe3-8e97-b23024d39c64">

- VD:

<img width="300" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/469aaf64-078f-473b-8ba2-b9085803b6ff">

## V. K·ªπ thu·∫≠t m·∫∑t n·∫° bit - Bit Mask
> https://www.laptrinhdientu.com/2021/08/bitwise-operator.html
### 1. Gi·ªõi thi·ªáu
+ Bitwise l√† to√°n t·ª≠ x·ª≠ l√Ω v·ªõi c√°c bit trong m·ªôt s·ªë, n√≥ l√† m·ªôt to√°n t·ª≠ r·∫•t quan tr·ªçng trong C, ƒë·∫∑c bi·ªát l√† C nh√∫ng. C√°c to√°n t·ª≠ bitwise cho ph√©p x·ª≠ l√Ω v·ªõi t·ª´ng bit ri√™ng l·∫ª tr√™n m·ªôt s·ªë nguy√™n, m·ªôt thanh ghi. 
    ‚û§ Ng∆∞·ªùi d√πng c√≥ th·ªÉ set, clear, toggle, read a bit, ... m√† kh√¥ng l√†m ·∫£nh h∆∞·ªüng ƒë·∫øn c√°c th√†nh ph·∫ßn kh√°c c·ªßa thanh ghi b·∫±ng to√°n t·ª≠ bitwise. 
    ‚û§ V√≠ d·ª• vi ƒëi·ªÅu khi·ªÉn 8051 cho ph√©p t√°c ƒë·ªông t·ªõi t·ª´ng bit c·ªßa thanh ghi port, mu·ªën t√°c ƒë·ªông ƒë·∫øn ch√¢n P1.0 th√¨ ta d√πng bit P1_0.
    M·ªôt s·ªë d√≤ng vi ƒëi·ªÅu khi·ªÉn, ho·∫∑c IDE kh√°c l·∫°i kh√¥ng cho ph√©p ƒëi·ªÅu n√†y (ch√∫ng ta ch·ªâ c√≥ th·ªÉ t√°c ƒë·ªông ƒë·∫øn c·∫£ thanh ghi).
    ‚û§ Tr∆∞·ªùng h·ª£p kh√°c l√† mu·ªën t√°c ƒë·ªông l√™n nhi·ªÅu bit trong thanh ghi (kho·∫£ng 3 4 bit ch·∫≥ng h·∫°n), m√† ch·ªâ d√πng 1 l·ªánh üòÉ

+ ƒê√¢y, **x·ª≠ l√Ω v·ªõi c·∫£ byte th√¨ ƒë∆°n gi·∫£n** r·ªìi:
	Mu·ªën ƒë·∫£o c·∫£ byte: P2 = ~P2; (trong khi mu·ªën ƒë·∫£o bit th√¨ ta s·ª≠ d·ª•ng P2_1 = !P2_1;
	Mu·ªën thay ƒë·ªïi gi√° tr·ªã c·∫£ byte: P2 = 0x5A; // P2 = 0b0101.1010
  
+ X·ª≠ l√Ω v·ªõi **bit (1 ho·∫∑c 1 v√†i bit) xem ch·ª´ng kh√≥ khƒÉn h∆°n**:
	N·∫øu MCU ch·ªâ cho ph√©p t√°c ƒë·ªông ƒë·∫øn byte, ta n√™n s·ª≠ d·ª•ng k·ªπ thu·∫≠t m·∫∑t n·∫°: "Mask" - ƒê√≥ l√† c√°ch s·ª≠ d·ª•ng c√°c ph√©p AND (&), OR (|), EXOR (^) c√°c thanh ghi v·ªõi c√°c s·ªë ƒë·∫∑c bi·ªát ƒë·ªÉ ch·ªâ t√°c ƒë·ªông t·ªõi c√°c bit c·∫ßn thi·∫øt.`

### 2. ·ª®ng d·ª•ng
<img width="300" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/e2520455-45e5-4e11-ad75-09b67b44011a">

#### a. SET BITS 
`Set 1 (1 v√†i) bit l√™n m·ª©c 1 => d√πng OR`

- V√≠ d·ª•: set ch√¢n P1.4 l√™n m·ª©c 1

	+ C√°ch th√¥ng th∆∞·ªùng: P1_4 = 1;
	+ C√°ch s·ª≠ d·ª•ng ph√©p OR: P1 |= 0x10;
	+ C√°ch s·ª≠ d·ª•ng Bit - Mask: P1 |= (1 << 4);

<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/03de2689-fa61-4306-9037-6a246cdca656">

#### b. CLEAR BITS
`Clear 1 (1 v√†i) bit = 0 => d√πng AND + NOT`

- V√≠ d·ª•: Clear ch√¢n P1.4 v·ªÅ m·ª©c 0

	+ C√°ch th√¥ng th∆∞·ªùng: P1_4 = 0;
	+ C√°ch s·ª≠ d·ª•ng ph√©p AND: P1 &= ~0x10;
	+ C√°ch s·ª≠ d·ª•ng Bit - Mask: P1 &= ~(1 << 4);
	+ Clear 2 bit (ho·∫∑c nhi·ªÅu h∆°n) - Clear P1.4 v√† P1.5: P1 &= ~(0x03 << 4);

<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/a8713f3e-9fdd-4d77-9127-a40c2a29d1e4">

#### c. TOGGLE BITS
`ƒê·∫£o logic 1 (1 v√†i) bit => d√πng EXOR`

- V√≠ d·ª•: ƒê·∫£o logic ch√¢n P1.4

	+ C√°ch th√¥ng th∆∞·ªùng: if (P1_4 == 0) P1_4 = 1;
			     else P1_4 = 0;	
	+ C√°ch s·ª≠ d·ª•ng ph√©p EXOR: P1 ^= 0x10;
	+ C√°ch s·ª≠ d·ª•ng Bit - Mask: P1 ^= (1 << 4);

<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/b3e1dad0-e7f2-40b4-8fee-688a63666deb">

#### d. CHECKING BITS
`Ki·ªÉm tra gi√° tr·ªã 1 bit => d√πng AND`

- V√≠ d·ª•: Ki·ªÉm tra n√∫t b·∫•m t·∫°i ch√¢n P1.4

        + C√°ch th√¥ng th∆∞·ªùng: if (P1_4 == 0) ho·∫∑c if (!P1_4)
        + C√°ch s·ª≠ d·ª•ng ph√©p AND: if ((P1 & 0x10) == 0) ho·∫∑c if (!(P1 & 0x10))
        + C√°ch s·ª≠ d·ª•ng Bit - Mask: if ((P1 & (1 << 4)) == 0) ho·∫∑c if (!(P1 & (1 << 4)))

<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/b5214141-e849-44ba-bcdf-26a88e30ec2c">

#### Nh·∫≠n x√©t
Nh·∫≠n x√©t 3 tr∆∞·ªùng h·ª£p tr√™n:

	+ C√°ch 1 (C√°ch th√¥ng th∆∞·ªùng): **kh√¥ng √°p d·ª•ng cho MCU, ch·ªâ cho ph√©p t√°c ƒë·ªông theo byte, tr∆∞·ªùng h·ª£p ƒë·∫£o bit ph·∫£i d√πng if** -> d√†i d√≤ng.
	+ C√°ch 2: **ph·∫£i nh·ªõ m√£ hexa t∆∞∆°ng ·ª©ng v·ªõi t·ª´ng bit mu·ªën t√°c ƒë·ªông**, **kh√≥ thay ƒë·ªïi ch∆∞∆°ng tr√¨nh khi mu·ªën thay ƒë·ªïi bit kh√°c**. **Tr∆∞·ªùng h·ª£p ƒë·ªçc n√∫t nh·∫•n c√≤n g√¢y thay ƒë·ªïi c√°c bit kh√°c.**
	+ C√°ch 3, bitmask -> Oke nh·∫•t üòÅüòÅüòÅ
#### K·∫øt lu·∫≠n 
<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/dae45f23-07f4-4f07-a599-b9d088677b9d">

--------------------------------------------------------------------------------------------------------------------------------

# M1S3 
<img width="750" alt="image" src="https://github.com/user-attachments/assets/5b55facd-766b-482d-8fc9-7b6990154cbb">

## I, M·ªôt s·ªë kh√°i ni·ªám c∆° b·∫£n v√† C·∫•u tr√∫c c·ªßa 1 vi ƒëi·ªÅu khi·ªÉn
### 1. M·ªôt s·ªë kh√°i ni·ªám c∆° b·∫£n
- User manual board: T·ªïng quan v√† h∆∞·ªõng d·∫´n s·ª≠ d·ª•ng board m·∫°ch th·ª±c h√†nh, c√°c th√†nh ph·∫ßn tr√™n board m·∫°ch. (F103 BluePill: website)
- Schematic: S∆° ƒë·ªì nguy√™n l√Ω m·∫°ch c·ªßa board m·∫°ch th·ª±c h√†nh, linh ki·ªán n√†o, ch√¢n n√†o n·ªëi v·ªõi ch√¢n n√†o. 
- Datasheet: T·ªïng quan v·ªÅ thi·∫øt b·ªã v√† th√¥ng su·∫•t k·ªπ thu·∫≠t.
- Reference manual: H∆∞·ªõng d·∫´n s·ª≠ d·ª•ng thi·∫øt b·ªã, c√°c t√≠nh nƒÉng, b∆∞·ªõc th·ª±c hi·ªán v√† thanh ghi => Hi·ªÉu ch·ª©c nƒÉng.
- T√†i li·ªáu HAL Description: Hi·ªÉu th∆∞ vi·ªán, hi·ªÉu c√°ch d√πng.
- Application note: Ghi ch√∫, h∆∞·ªõng d·∫´n s·ª≠ d·ª•ng m·ªôt t√≠nh nƒÉng ngo·∫°i vi n√†o ƒë·∫•y.
- √ù nghƒ©a c·ªßa vi x·ª≠ l√Ω 8 bits, 16 bits, 32 bits
  + ƒê·ªô r·ªông thanh ghi c·ªßa vi x·ª≠: Th·ª±c hi·ªán 1 s·ªë ch·ª©c nƒÉng nh·∫•t ƒë·ªãnh, ch·ª©a ho·∫∑c t√≠nh to√°n c√°c d·ªØ li·ªáu. VD: MCU 8 bits th√¨ thanh ghi 8 bit, MCU 16 bits th√¨ thanh ghi 16 bits....
  + ƒê·ªô r·ªông ƒë∆∞·ªùng bus d·ªØ li·ªáu ( kh·∫£ nƒÉng v·∫≠n chuy·ªÉn c·ªßa n√≥, bao nhi√™u bits trong 1 l·∫ßn v·∫≠n chuy·ªÉn d·ªØ ). VD: c√≥ 1 bi·∫øn d·ªØ li·ªáu 32 bits (d·ªØ li·ªáu ƒëc l∆∞u trong b·ªô nh·ªõ) -> ƒë·ªÉ t√≠nh to√°n nh·ªØng d·ªØ li·ªáu n√†y th√¨ ch√≠nh Vi X·ª≠ L√Ω l√† n∆°i t√≠nh to√°n -> C·∫ßn chuy·ªÉn d·ªØ li·ªáu 32 bits t·ª´ b·ªô nh·ªõ l√™n Vi X·ª≠ L√Ω => ƒë·ªëi v·ªõi MCU 32 bits, ch·ªâ c·∫ßn load 1 l∆∞·ª£t; ƒë·ªëi v·ªõi MCU 8 bits c·∫ßn l·∫•y 4 l∆∞·ª£t. => S·ªë bits c√†ng l·ªõn th√¨ kh·∫£ nƒÉng l√†m vi·ªác c√†ng nhanh c√†ng t·ªëi ∆∞u (l·∫•y d·ªØ li·ªáu v√† t√≠nh to√°n nhanh h∆°n). 
### 2. C·∫•u tr√∫c c·ªßa vi ƒëi·ªÅu khi·ªÉn
+ Vi x·ª≠ l√Ω - CPU
+ B·ªô nh·ªõ 
+ Ngo·∫°i vi 
+ H·ªá th·ªëng bus 
> https://www.keil.com/dd/docs/datashts/atmel/at89c51_ds.pdf
> https://ww1.microchip.com/downloads/en/devicedoc/41291d.pdf
> https://www.ti.com/lit/ds/symlink/msp430g2553.pdf
> https://www.st.com/resource/en/datasheet/stm32f103c8.pdf

<img width="800" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/ae9b56c5-d8be-490b-8f74-87465986bfbe">
<img width="800" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/35a032e7-b732-46dc-b936-d6bf8743bcdb">
<img width="800" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/737d574d-a87e-41a1-96fd-f3d0b7447af4">

#### CPU, MPU, MCU v√† GPU l√† g√¨?
> https://www.eejournal.com/article/what-the-faq-are-cpus-mpus-mcus-and-gpus/

`a. CPU (Central Processing Unit) ‚Äì B·ªô x·ª≠ l√Ω trung t√¢m`

- L√† b·ªô x·ª≠ l√Ω ch√≠nh c·ªßa m√°y t√≠nh, ƒëi·ªÅu khi·ªÉn h·∫ßu h·∫øt c√°c ho·∫°t ƒë·ªông t√≠nh to√°n v√† x·ª≠ l√Ω d·ªØ li·ªáu.
- C√≥ th·ªÉ th·ª±c hi·ªán c√°c t√°c v·ª• chung nh∆∞ ch·∫°y ph·∫ßn m·ªÅm, x·ª≠ l√Ω d·ªØ li·ªáu, ƒëi·ªÅu khi·ªÉn h·ªá ƒëi·ªÅu h√†nh.
- V√≠ d·ª•: Intel Core i9, AMD Ryzen 7.
- ƒê·∫∑c ƒëi·ªÉm ch√≠nh: Hi·ªáu su·∫•t cao, c√≥ nhi·ªÅu l√µi (core) v√† lu·ªìng (thread).

`b. MPU (Microprocessor Unit) ‚Äì Vi x·ª≠ l√Ω`

- Th·ª±c ch·∫•t l√† m·ªôt lo·∫°i CPU thu nh·ªè, th∆∞·ªùng ƒë∆∞·ª£c d√πng trong c√°c h·ªá th·ªëng nh√∫ng ho·∫∑c thi·∫øt b·ªã ƒëi·ªán t·ª≠ ƒë∆°n gi·∫£n.
- MPU th∆∞·ªùng kh√¥ng c√≥ b·ªô nh·ªõ RAM hay b·ªô nh·ªõ Flash t√≠ch h·ª£p, n√™n c·∫ßn c√°c linh ki·ªán ngo√†i ƒë·ªÉ ho·∫°t ƒë·ªông.
- V√≠ d·ª•: Intel 8086, ARM Cortex-A.
- ƒê·∫∑c ƒëi·ªÉm ch√≠nh: D√πng cho c√°c ·ª©ng d·ª•ng c·∫ßn linh ho·∫°t v√† hi·ªáu su·∫•t cao, nh∆∞ng ph·∫£i c√≥ b·ªô nh·ªõ ngo√†i.

`c. MCU (Microcontroller Unit) ‚Äì Vi ƒëi·ªÅu khi·ªÉn`

- L√† m·ªôt h·ªá th·ªëng t√≠ch h·ª£p bao g·ªìm CPU, RAM, ROM (Flash), v√† c√°c ngo·∫°i vi (GPIO, UART, SPI, I2C, PWM...) tr√™n m·ªôt chip duy nh·∫•t.
- MCU th∆∞·ªùng ƒë∆∞·ª£c d√πng trong c√°c ·ª©ng d·ª•ng nh√∫ng, ƒëi·ªÅu khi·ªÉn c√°c thi·∫øt b·ªã nh∆∞ xe h∆°i, m√°y gi·∫∑t, robot, IoT.
- V√≠ d·ª•: Arduino (ATmega328), STM32, ESP32.
- ƒê·∫∑c ƒëi·ªÉm ch√≠nh: Ti√™u th·ª• ƒëi·ªán nƒÉng th·∫•p, t√≠ch h·ª£p nhi·ªÅu th√†nh ph·∫ßn, chuy√™n d·ª•ng cho ƒëi·ªÅu khi·ªÉn nh√∫ng.

`d. GPU (Graphics Processing Unit) ‚Äì B·ªô x·ª≠ l√Ω ƒë·ªì h·ªça`

- Chuy√™n x·ª≠ l√Ω c√°c t√°c v·ª• ƒë·ªì h·ªça, x·ª≠ l√Ω song song nhi·ªÅu d·ªØ li·ªáu h√¨nh ·∫£nh.
- ƒê∆∞·ª£c s·ª≠ d·ª•ng trong game, ƒë·ªì h·ªça, AI, t√≠nh to√°n khoa h·ªçc.
- V√≠ d·ª•: NVIDIA GeForce RTX, AMD Radeon.
- ƒê·∫∑c ƒëi·ªÉm ch√≠nh: X·ª≠ l√Ω song song m·∫°nh m·∫Ω, t·ªëi ∆∞u h√≥a cho ƒë·ªì h·ªça v√† tr√≠ tu·ªá nh√¢n t·∫°o (AI).

<img width="600" alt="image" src="https://github.com/user-attachments/assets/e9bf3ce9-7126-4249-abc8-8e84ab4b10a8">

## II, PH·∫¶N C·ª®NG TH·ª∞C H√ÄNH
<img width="700" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/83ad9192-6abb-446d-ab46-129fde9f087e">

> https://stm32-base.org/boards/STM32F103C8T6-Blue-Pill.html

### 1. Gi·ªõi thi·ªáu vi ƒëi·ªÅu khi·ªÉn STM32F103C8T6
- STM32F103C8T6 l√† vi ƒëi·ªÅu khi·ªÉn **32bit**, thu·ªôc h·ªç F1 c·ªßa d√≤ng chip STM32 h√£ng ST.
- L√µi **ARM COTEX M3**.
- T·ªëc ƒë·ªô t·ªëi ƒëa **72Mhz**. 
- B·ªô nh·ªõ :
	+ **64** kbytes b·ªô nh·ªõ **Flash** 
	+ **20** kbytes b·ªô nh·ªõ **SRAM**      
- Clock, reset v√† qu·∫£n l√Ω ngu·ªìn
	+ ƒêi·ªán √°p ho·∫°t ƒë·ªông t·ª´ 2.0 ‚Üí 3.6V.
	+ S·ª≠ d·ª•ng th·∫°ch anh ngo√†i t·ª´ 4Mhz ‚Üí 20Mhz.     
	+ Th·∫°ch anh n·ªôi d√πng dao ƒë·ªông RC ·ªü mode 8Mhz ho·∫∑c 40Khz.	 
- Ch·∫ø ƒë·ªô ƒëi·ªán √°p th·∫•p:        
	+ C√≥ c√°c mode: ng·ªß, ng·ª´ng ho·∫°t ƒë·ªông ho·∫∑c ho·∫°t ƒë·ªông ·ªü ch·∫ø ƒë·ªô ch·ªù.
	+ C·∫•p ngu·ªìn ·ªü ch√¢n Vbat b·∫±ng pin ngo√†i ƒë·ªÉ d√πng b·ªô RTC v√† s·ª≠ d·ª•ng d·ªØ li·ªáu ƒë∆∞·ª£c l∆∞u tr·ªØ khi m·∫•t ngu·ªìn c·∫•p ch√≠nh. 
- 2 b·ªô ADC 12 bit v·ªõi 9 k√™nh cho m·ªói b·ªô        
	+ Kho·∫£ng gi√° tr·ªã chuy·ªÉn ƒë·ªïi t·ª´ 0 ‚Äì 3.6 V
	+ C√≥ ch·∫ø ƒë·ªô l·∫•y m·∫´u 1 k√™nh ho·∫∑c nhi·ªÅu k√™nh.    
- DMA:         
	+ 7 k√™nh DMA
	+ C√≥ h·ªó tr·ª£ DMA cho ADC, UART, I2C, SPI.
- 7 b·ªô Timer:
	+ 3 Timer 16 bit h·ªó tr·ª£ c√°c mode Input Capture/ Output Compare/ PWM.
	+ 1 Timer 16 bit h·ªó tr·ª£ ƒë·ªÉ ƒëi·ªÅu khi·ªÉn ƒë·ªông c∆° v·ªõi c√°c mode b·∫£o v·ªá ng·∫Øt Input, dead-time.
	+ 2 Watchdog Timer ƒë·ªÉ b·∫£o v·ªá v√† ki·ªÉm tra l·ªói.
	+ 1 Systick Timer 24 bit ƒë·∫øm xu·ªëng cho h√†m Delay,‚Ä¶.
- C√≥ h·ªó tr·ª£ 9 k√™nh giao ti·∫øp:
	+ 2 b·ªô I2C
 	+ 3 b·ªô USART
	+ 2 SPI
	+ 1 CAN	
	+ USB 2.0 full-speed interface
 - Ki·ªÉm tra l·ªói CRC v√† 96-bit ID.
### 2. Gi·ªõi thi·ªáu kit BluePill s·ª≠ d·ª•ng STM32F103C8T6
Kit ph√°t tri·ªÉn STM32F103C8T6 Blue Pill ARM Cortex-M3 l√† lo·∫°i ƒë∆∞·ª£c s·ª≠ d·ª•ng ƒë·ªÉ nghi√™n c·ª©u v·ªÅ ARM nhi·ªÅu nh·∫•t hi·ªán nay. 

![image](https://github.com/minchangggg/Stm32/assets/125820144/da5c1792-a962-4398-af54-928af0681355)
#### Th√¥ng s·ªë k·ªπ thu·∫≠t
+ Vi ƒëi·ªÅu khi·ªÉn: STM32F103C8T6.
+ ƒêi·ªán √°p c·∫•p 5VDC qua c·ªïng Micro USB s·∫Ω ƒë∆∞·ª£c chuy·ªÉn ƒë·ªïi th√†nh 3.3VDC qua IC ngu·ªìn v√† c·∫•p cho Vi ƒëi·ªÅu khi·ªÉn ch√≠nh.
+ T√≠ch h·ª£p s·∫µn th·∫°ch anh 8Mhz.
+ T√≠ch h·ª£p s·∫µn th·∫°nh anh 32Khz cho c√°c ·ª©ng d·ª•ng RTC.
+ Ra ch√¢n ƒë·∫ßy ƒë·ªß t·∫•t c·∫£ c√°c GPIO v√† giao ti·∫øp: CAN, I2C, SPI, UART, USB,...
+ T√≠ch h·ª£p Led tr·∫°ng th√°i ngu·ªìn, Led PC13, N√∫t Reset.
+ K√≠ch th∆∞·ªõc: 53.34 x 15.24mm.

## III, L√ÄM QUEN M·ªòT S·ªê THAO T√ÅC IDE
<img width="500" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/827f61cb-0350-47c7-bace-fb6ad4b3fa56">

### C√°c b∆∞·ªõc t·∫°o ra m·ªôt project
	+ B∆∞·ªõc 1: Ch·ªçn Workspace (th∆∞ m·ª•c)
	+ B∆∞·ªõc 2: Ch·ªçn vi ƒëi·ªÅu khi·ªÉn
	+ B∆∞·ªõc 3: C·∫•u h√¨nh -> Sinh m√£ code
	+ B∆∞·ªõc 4: Vi·∫øt m√£ code, bi√™n d·ªãch
	+ B∆∞·ªõc 5: N·∫°p ch∆∞∆°ng tr√¨nh/ debug
## IV. ST-Link v2
- ST-Link v2 l√† c√¥ng c·ª• l·∫≠p tr√¨nh v√† debug cho STM8 v√† STM32.
- K·∫øt n·ªëi v·ªõi Blue Pill qua c√°c ch√¢n: GND, SWCLK, SWDIO, v√† 3.3V.
- K·∫øt n·ªëi ph·∫ßn c·ª©ng [Blue Pill to ST-LINK v2]
	+ GND to GND
	+ CLK to SWCLK
	+ DIO to SWDIO
	+ 3.3 to 3.3V
- Trong ST-Link, c√°c ch√¢n SWCLK v√† SWDIO ƒë∆∞·ª£c s·ª≠ d·ª•ng ƒë·ªÉ giao ti·∫øp v·ªõi vi ƒëi·ªÅu khi·ªÉn th√¥ng qua giao th·ª©c SWD (Serial Wire Debug). D∆∞·ªõi ƒë√¢y l√† gi·∫£i th√≠ch chi ti·∫øt v·ªÅ vai tr√≤ c·ªßa hai ch√¢n n√†y:
#### SWCLK (Serial Wire Clock)
- Ch·ª©c nƒÉng: Cung c·∫•p xung nh·ªãp (clock signal) ƒë·ªÉ ƒë·ªìng b·ªô h√≥a qu√° tr√¨nh truy·ªÅn d·ªØ li·ªáu gi·ªØa ST-Link v√† vi ƒëi·ªÅu khi·ªÉn.
- C√°ch ho·∫°t ƒë·ªông:
	+ ST-Link t·∫°o ra t√≠n hi·ªáu xung nh·ªãp tr√™n ch√¢n SWCLK, ƒë∆∞·ª£c g·ª≠i ƒë·∫øn vi ƒëi·ªÅu khi·ªÉn.
	+ Xung nh·ªãp n√†y ƒëi·ªÅu khi·ªÉn th·ªùi ƒëi·ªÉm d·ªØ li·ªáu ƒë∆∞·ª£c g·ª≠i ho·∫∑c nh·∫≠n tr√™n ch√¢n SWDIO.
	+ T·∫ßn s·ªë SWCLK c√≥ th·ªÉ ƒë∆∞·ª£c ƒëi·ªÅu ch·ªânh b·ªüi ST-Link (th∆∞·ªùng t·ªëi ƒëa v√†i MHz, t√πy thu·ªôc v√†o c·∫•u h√¨nh v√† ph·∫ßn c·ª©ng).
	- Vai tr√≤ trong debug:
	+ ƒê·ªìng b·ªô h√≥a c√°c l·ªánh debug (v√≠ d·ª•: ƒë·ªçc/ghi thanh ghi, n·∫°p ch∆∞∆°ng tr√¨nh, ƒë·∫∑t ƒëi·ªÉm d·ª´ng).
	+ ƒê·∫£m b·∫£o d·ªØ li·ªáu ƒë∆∞·ª£c truy·ªÅn ch√≠nh x√°c gi·ªØa ST-Link v√† vi ƒëi·ªÅu khi·ªÉn.
#### SWDIO (Serial Wire Data Input/Output)
- Ch·ª©c nƒÉng: L√† ƒë∆∞·ªùng d·ªØ li·ªáu hai chi·ªÅu (bidirectional) d√πng ƒë·ªÉ truy·ªÅn l·ªánh v√† d·ªØ li·ªáu gi·ªØa ST-Link v√† vi ƒëi·ªÅu khi·ªÉn.
- C√°ch ho·∫°t ƒë·ªông:
	+ T·ª´ ST-Link ƒë·∫øn vi ƒëi·ªÅu khi·ªÉn: SWDIO g·ª≠i c√°c l·ªánh debug ho·∫∑c d·ªØ li·ªáu ch∆∞∆°ng tr√¨nh (v√≠ d·ª•: n·∫°p firmware v√†o b·ªô nh·ªõ Flash).
	+ T·ª´ vi ƒëi·ªÅu khi·ªÉn ƒë·∫øn ST-Link: SWDIO tr·∫£ v·ªÅ d·ªØ li·ªáu tr·∫°ng th√°i, gi√° tr·ªã thanh ghi, ho·∫∑c th√¥ng tin debug (v√≠ d·ª•: n·ªôi dung b·ªô nh·ªõ ho·∫∑c CPU state).
	+ D·ªØ li·ªáu tr√™n SWDIO ƒë∆∞·ª£c g·ª≠i/nh·∫≠n ƒë·ªìng b·ªô v·ªõi c√°c c·∫°nh c·ªßa t√≠n hi·ªáu SWCLK (th∆∞·ªùng l√† c·∫°nh l√™n ho·∫∑c xu·ªëng, t√πy c·∫•u h√¨nh).
	- Vai tr√≤ trong debug: Cho ph√©p ST-Link th·ª±c hi·ªán c√°c t√°c v·ª• nh∆∞:
	+ N·∫°p ch∆∞∆°ng tr√¨nh v√†o Flash.
	+ ƒê·ªçc/ghi thanh ghi CPU ho·∫∑c b·ªô nh·ªõ.
	+ Theo d√µi v√† ki·ªÉm so√°t qu√° tr√¨nh th·ª±c thi ch∆∞∆°ng tr√¨nh (breakpoints, stepping).
#### => Giao th·ª©c SWD (Serial Wire Debug)
- SWD l√† giao th·ª©c debug ƒë∆∞·ª£c ARM ph√°t tri·ªÉn, s·ª≠ d·ª•ng ch·ªâ hai ch√¢n (SWCLK v√† SWDIO), so v·ªõi JTAG (y√™u c·∫ßu nhi·ªÅu ch√¢n h∆°n: TCK, TMS, TDI, TDO).
- ∆Øu ƒëi·ªÉm c·ªßa SWD:
	+ Ti·∫øt ki·ªám ch√¢n GPIO tr√™n vi ƒëi·ªÅu khi·ªÉn (ch·ªâ c·∫ßn 2 ch√¢n thay v√¨ 4-5 ch√¢n nh∆∞ JTAG).
	+ T·ªëc ƒë·ªô truy·ªÅn d·ªØ li·ªáu cao, ph√π h·ª£p cho debug th·ªùi gian th·ª±c.
	+ ƒê∆°n gi·∫£n h∆°n JTAG, d·ªÖ tri·ªÉn khai tr√™n c√°c vi ƒëi·ªÅu khi·ªÉn nh·ªè nh∆∞ STM32F103.
	- ·ª®ng d·ª•ng:
	+ L·∫≠p tr√¨nh: N·∫°p firmware v√†o b·ªô nh·ªõ Flash c·ªßa STM32.
	+ Debug: Theo d√µi tr·∫°ng th√°i CPU, ƒë·∫∑t ƒëi·ªÉm d·ª´ng (breakpoints), ch·∫°y t·ª´ng b∆∞·ªõc (stepping), ƒë·ªçc/ghi b·ªô nh·ªõ.
	+ Ki·ªÉm tra: ƒê·ªçc th√¥ng tin chip (IDCODE) ho·∫∑c ki·ªÉm tra tr·∫°ng th√°i h·ªá th·ªëng.
  
--------------------------------------------------------------------------------------------------------------------------------

# M2S1 
<img width="300" alt="image" src="https://github.com/user-attachments/assets/2a49b6b2-7570-4e1c-8c3f-4056c9ac4144">

## I, T√åM HI·ªÇU CHUNG CH·ª®C NƒÇNG C·ª¶A C√ÅC CH√ÇN STM32F103C8T6
![B·∫£n sao c·ªßa Blue-Pink Cute Class Schedule (4)](https://github.com/minchangggg/Stm32/assets/125820144/ec67b5bb-7804-4734-b973-d52d16a4908e)
### 1, C√°c ch√¢n kh√¥ng ph·∫£i GPIO
#### a, Nh·ªØng ngu·ªìn cung c·∫•p cho m·∫°ch g·ªìm 
> Note: Nh·ªØng ch√¢n VDD (nh∆∞ VCC) v√† VSS (nh∆∞ GND) l√† nh·ªØng ch√¢n d√πng ƒë·ªÉ c·∫•p ngu·ªìn

+ 3 c·∫∑p ch√¢n ngu·ªìn (VDD1, VSS1), (VDD2, VSS2), (VDD3, VSS3) l√† 3 c·∫∑p ch√¢n c·∫•p ngu·ªìn cho ph·∫ßn m·∫°ch c√≥ t√≠nh nƒÉng digital.
+ 1 c·∫∑p ch√¢n ngu·ªìn (VDDA, VSSA) l√† c·∫∑p ch√¢n c·∫•p ngu·ªìn cho ph·∫ßn m·∫°ch c√≥ t√≠nh nƒÉng analog, ƒë∆∞·ª£c thi·∫øt k·∫ø r·ªùi. V·ªõi m·∫°ch ngu·ªìn t·∫°o ra ƒëi·ªán √°p ph·∫£i l√† 1 m·∫°ch ngu·ªìn c√≥ ch·∫•t l∆∞·ª£ng cao (c√≥ ƒë·ªô g·ª£n Vr r·∫•t nh·ªè) ƒë·ªÉ ph·∫ßn analog ho·∫°t ƒë·ªông ch√≠nh.
> Th√¥ng th∆∞·ªùng ch√∫ng ta kh√¥ng quan t√¢m nhi·ªÅu ƒë·∫øn t√≠nh nƒÉng analog, ch·ªâ l√†m vi·ªác v·ªõi digital => Ng∆∞·ªùi ta n·ªëi chung VDDA v·ªõi VDD v√† VSSA v·ªõi VSS.
>
>  Khi m√† layout m·∫°ch, ch√∫ √Ω s∆° ƒë·ªì nguy√™n l√Ω ph·∫£i c·∫•p ngu·ªìn h·∫øt t·∫•t c·∫£ 3 c·∫∑p ch√¢n ngu·ªìn digital (VDD1, VSS1), (VDD2, VSS2), (VDD3, VSS3) v√† c·∫∑p ch√¢n ngu·ªìn analog (VDDA, VSSA).
+ 1 Ch√¢n ngu·ªìn VBAT (Volt battery) d√†nh ri√™ng cho Real-time clock ho·∫°t ƒë·ªông (ƒë·∫øm gi·ªù, ph√∫t, gi√¢y)
  
### b, Ch√¢n NRST
+ l√† ch√¢n Reset (RST)
+ NRST l√† T√≠ch c·ª±c m·ª©c 0 (t√≠ch c·ª±c th·∫•p).
+ Khi ch√¢n Reset t√≠ch c·ª±c th·∫•p, nghƒ©a l√† n√≥ s·∫Ω th·ª±c hi·ªán ch·ª©c nƒÉng Reset khi c·∫•p m·ª©c logic 0.
> Note: T√¨m hi·ªÉu v·ªÅ POR (power on reset)

#### c, Ch√¢n BOOT
L√† ch√¢n ch·ªçn v√πng nh·ªõ kh·ªüi ƒë·ªông, ch·∫°y c√°c ch∆∞∆°ng tr√¨nh kh√°c nhau trong vi ƒëi·ªÅu khi·ªÉn (n√™n ƒë·ªÉ m·∫∑c ƒë·ªãnh, kh√¥ng t√°c ƒë·ªông ƒë·∫øn n√≥)
### 2, C√°c ch√¢n GPIO
- GPIO (GENERAL PURPOSE INPUT OUPUT) pin l√† c√°c ch√¢n Input/ Ouput c·ªßa vi ƒëi·ªÅu khi·ªÉn c√≥ th·ªÉ ƒë∆∞·ª£c s·ª≠ d·ª•ng v·ªõi nhi·ªÅu m·ª•c ƒë√≠ch kh√°c nhau -> Gi√∫p vi ƒëi·ªÅu khi·ªÉn c√≥ th·ªÉ giao ti·∫øp v·ªõi th·∫ø gi·ªõi b√™n ngo√†i.
- M·ªói GPIO port c√≥:
  + 32-bit configuration registers (Thanh ghi c·∫•u h√¨nh): GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, GPIOx_PUPDR
  + 32-bit data registers (Thanh ghi ch·ª©a d·ªØ li·ªáu ): GPIOx_IDR, GPIOx_ODR
  + 32-bit set/reset register (Thanh ghi ƒëi·ªÅu khi·ªÉn): GPIOx_BSRR 
  + 32-bit locking register:GPIOx_LCKR 
  + 32-bit alternate function selection registers (Thanh ghi c√†i ƒë·∫∑t c√°c ch·ª©c nƒÉng kh√°c d√πng ƒë·ªÉ thay th·∫ø): GPIOx_AFRH and GPIOx_AFRL

=> C√°c nh√≥m thanh ghi c·ªßa m·ªôt ngo·∫°i vi g·ªìm:
	+ Thanh ghi c·∫•u h√¨nh (VXL t√°c ƒë·ªông ƒë·∫øn c√°c thanh ghi c·∫•u h√¨nh c·ªßa c√°c ngo·∫°i vi -> c√†i ƒë·∫∑t ƒë·ªÉ n√≥ th·ª±c hi·ªán ch·ª©c nƒÉng ch√∫ng ta mong mu·ªën)
	+ Thanh ghi d·ªØ li·ªáu (Sau khi c·∫•u h√¨nh, th√¨ ch√∫ng ta s·ª≠ d·ª•ng n√≥ -> t√°c ƒë·ªông v√†o d·ªØ li·ªáu c·ªßa n√≥) 
	+ Thanh ghi tr·∫°ng th√°i (Tr·∫°ng th√°i c·ªßa n√≥ nh∆∞ th·∫ø n√†o, c√≥ s·∫µn s√†ng l√†m vi·ªác hay kh√¥ng)

=> `B·∫£n ch·∫•t c·ªßa l·∫≠p tr√¨nh c√°c ngo·∫°i vi c·ªßa vi ƒëi·ªÅu khi·ªÉn` l√† `l√†m vi·ªác v·ªõi c√°c thanh ghi`:
	+ ƒê·ªçc thanh ghi (r)
	+ Ghi thanh ghi (w)
 
## II, Output 
### 1, S∆° ƒë·ªì nguy√™n l√Ω
![B·∫£n sao c·ªßa Blue-Pink Cute Class Schedule (5)](https://github.com/minchangggg/Stm32/assets/125820144/b60a78f2-01f1-4c66-ab08-3ac52e267a0a)

#### [INPUT]
- Bit n√†o t∆∞∆°ng ·ª©ng pin ƒë√≥, bit1 t∆∞∆°ng ·ª©ng pin1, bit2 t∆∞∆°ng ·ª©ng pin2
#### [OUTPUT]
- P-MOS k√©o l√™n VDƒë t·∫°o ra ƒëi·ªán √°p 3.3v
- N-MOS k√©o xu·ªëng VSs t·∫°o ra ƒëi·ªán √°p 0V
### 2, C·∫•u h√¨nh thanh ghi d·ªØ li·ªáu c·ªßa c√°c Port
<img width="650" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/6aa28a55-c481-4085-83ab-a26225dbd6ad">
### 3, Ph√¢n t√≠ch c√°ch ho·∫°t ƒë·ªông h√†m HAL_GPIO_WritePin()
<img width="950" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/8a722b81-6da8-49d2-a417-72c06f088c46">

--------------------------------------------------------------------------------------------------------------------------------

# M2S2 
<img width="290" alt="image" src="https://github.com/user-attachments/assets/7b9dd2b1-0509-444e-ac47-a80d3796cbca">

### 3, T√≠nh t·ªëi ∆∞u c·ªßa thanh ghi BSRR c·ªßa vi x·ª≠ l√Ω 32 bit 
#### Mu·ªën ƒëi·ªÅu ch·ªânh tr·∫°ng th√°i c·ªßa 1 ch√¢n b·∫•t k√¨ (VD PC13) t s·∫Ω c√≥ 2 c√°ch: t√°c ƒë·ªông l√™n ODR v√† t√°c ƒë·ªông l√™n BSRR
#### C√°ch 1: T√°c ƒë·ªông tr·ª±c ti·∫øp l√™n ODR (thanh ghi d·ªØ li·ªáu) m√† kh√¥ng th√¥ng qua BSRR
- VD: ODR ban ƒë·∫ßu = 0x0000 -> mu·ªën ODR 13 b·∫±ng 1 th√¨ l√†m c√°ch n√†o?
- C√°ch gi·∫£i: T s·∫Ω d√πng pp set bit (trong bitmask ƒë√£ h·ªçc ƒë·ªÉ th·ª±c hi·ªán): ODR = ODR | 0x 0010 0000 0000 0000
	Th·ª±c ch·∫•t ƒë·ªÉ s·ª≠ d·ª•ng ph∆∞∆°ng ph√°p n√†y, m√†y ph·∫£i th·ª±c hi·ªán tu·∫ßn t·ª± 3 b∆∞·ªõc sau:
	+ B∆∞·ªõc 1: READ -> vi x·ª≠ l√Ω ph·∫£i ƒë·ªçc c√°c gi√° tr·ªã c·ªßa ODR l√™n vi x·ª≠ l√Ω (l∆∞u tr√™n thanh ghi c·ªßa vi x·ª≠ l√Ω)
	+ B∆∞·ªõc 2: MODIFY -> vi x·ª≠ l√Ω th·ª±c hi·ªán to√°n t·ª≠ bit OR c·ªßa thanh ghi ch·ª©a gi√° tr·ªã ODR v√† 0x 0010 0000 0000 0000
	+ B∆∞·ªõc 3: WRITE -> vi x·ª≠ l√Ω ghi l·∫°i gi√° tr·ªã ƒë√£ ƒë∆∞·ª£c hi·ªáu ch·ªânh v·ªÅ l·∫°i thanh ghi ODR
- L∆∞u √Ω: 
	+ Vi x·ª≠ l√Ω th∆∞·ªùng ph·∫£i x·ª≠ l√Ω nhi·ªÅu vi·ªác, c√≥ th·ªÉ x·∫£y ra 1 lu·ªìng ng·∫Øt interrupt -> l√†m gi√°n ƒëo·∫°n 3 b∆∞·ªõc tr√™n v√† l√†m thay ƒë·ªïi gi√° tr·ªã ODR -> x·∫£y ra l·ªói kh√¥ng mong mu·ªën
	+ T gi·∫£ s·ª≠ sau khi th·ª±c hi·ªán B1, c√≥ 1 lu·ªìng ng·∫Øt ƒëc g·ªüi ƒë·∫øn, gi√° tr·ªã ODR l√∫c n√†y th·ª±c ch·∫•t ƒë√£ tr·ªü th√†nh ob 1111 1111 1111 1111, tuy nhi√™n l√∫c n√†y gi√° tr·ªã ƒë∆∞·ª£c l∆∞u tr·ªØ tr√™n vi x·ª≠ l√Ω v·∫´n l√† 0x 0000 0000 0000 0000.
	+ Sau khi ng·∫Øt, vi x·ª≠ l√Ω ti·∫øp t·ª•c l√†m vi·ªác v·ªõi b∆∞·ªõc 2, r·ªìi ƒë·∫øn b∆∞·ªõc 3. Tuy nhi√™n l√∫c n√†y gi√° tr·ªã ƒë√£ x·∫£y ra sai s√≥t (n√≥ l√†m vi·ªác vs b·∫£n sao ODR tr∆∞·ªõc ƒë√≥ m√† ko l√†m vi·ªác v·ªõi gi√° tr·ªã m·ªõi nh·∫•t -> h·ªá th·ªëng ghi ng∆∞·ª£c l·∫°i k·∫øt qu·∫£ l√†m vi·ªác v·ªõi b·∫£n sao c≈© ƒë√≥ -> ch∆∞∆°ng tr√¨nh ch·∫°y sai)
#### C√°ch 2: T√°c ƒë·ªông gi√°n ti·∫øp l√™n thanh ghi ODR th√¥ng qua thanh qua thanh ghi BSRR
VD:

<img width="600" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/441cb9c1-1ed2-4a0f-9ec1-e09c312dec83">

+ ·ªû ƒë√¢y t ch·ªâ ƒë∆°n gi·∫£n th·ª±c hi·ªán ph√©p g√°n -> ch·ªâ c·∫ßn 1 b∆∞·ªõc g√°n l√† xong, kh√¥ng b·ªã m·∫Øc sai l·∫ßm nh∆∞ TH tr√™n 
  
## III, Input
### 1, M·ª©c ƒëi·ªán √°p ng√µ v√†o
+ M·ª©c logic 0 c·ªßa 1 ch√¢n Input l√† t·ª´ -0.3V ƒë·∫øn 1.164V
+ M·ª©c logic 1 c·ªßa 1 ch√¢n Input l√† t·ª´ 1.833V ƒë·∫øn 4V
### 2, S∆° ƒë·ªì nguy√™n l√Ω
![B·∫£n sao c·ªßa Blue-Pink Cute Class Schedule (6)](https://github.com/minchangggg/Stm32/assets/125820144/58abc013-0e26-454c-a12c-e2398f612f30)

### 3, Ph√¢n t√≠ch c√°c ch·∫ø ƒë·ªô Input
#### a, Input floating
![image](https://github.com/minchangggg/Stm32/assets/125820144/b7a8c900-a564-4d7a-8a57-725af9e9b923)

> 1 ch√¢n Input ·ªü ch·∫ø ƒë·ªô Floating n·∫øu **ng√µ v√†o h·ªü m·∫°ch** ho·∫∑c **tr·ªü kh√°ng cao** => ƒëi·ªán √°p kh√¥ng x√°c ƒë·ªãnh => gi√° tr·ªã logic c·ªßa bit t∆∞∆°ng ·ª©ng tr√™n thanh ghi ODR thay ƒë·ªïi ng·∫´u nhi√™n, kh√¥ng x√°c ƒë·ªãnh, b·ªã tr√¥i n·ªïi.

#### Khi n√†o n√™n n√™n s·ª≠ d·ª•ng Input floating?
- Khi **m·∫°ch b√™n ngo√†i n·ªëi v·ªõi ch√¢n vi ƒëi·ªÅu khi·ªÉn lu√¥n x√°c ƒë·ªãnh v·ªõi 2 m·ª©c logic c·∫£ 0 v√† 1** (vd nh∆∞ c·∫£m bi·∫øn ƒë·ªçc d·ªØ li·ªáu)
- Kh√¥ng thu·ªôc TH h·ªü m·∫°ch ho·∫∑c tr·ªü kh√°ng cao.
- Kh√¥ng s·ª≠ d·ª•ng 2 ƒëi·ªán tr·ªü b√™n trong, gi√° tr·ªã Input ph·ª• thu·ªôc ho√†n to√†n v√†o m·∫°ch b√™n ngo√†i, m·∫°ch b√™n ngo√†i b·∫±ng 1 th√¨ gi√° tr·ªã input b·∫±ng 1, m·∫°ch b√™n ngo√†i b·∫±ng 0 th√¨ gi√° tr·ªã input b·∫±ng 0.
  
![image](https://github.com/minchangggg/Stm32/assets/125820144/91730a57-94f8-41ba-b96b-15629f2070a8)

- VD1: (Nh·∫•n n√∫t th√¨ xu·ªëng VSS -> m·ª©c 0) v√† (Kh√¥ng nh·∫•n th√¨ c√≥ tr·ªü k√©o l√™n, l√™n ngu·ªìn -> m·ª©c 1)
  
![image](https://github.com/minchangggg/Stm32/assets/125820144/3765d798-9819-4b03-b6a8-0c58bd7e5105)
  
- VD2: (Nh·∫•n n√∫t th√¨ l√™n ngu·ªìn -> m·ª©c 1) v√† (Kh√¥ng nh·∫•n n√∫t, tr·ªü k√©o xu·ªëng -> m·ª©c 0)

![image](https://github.com/minchangggg/Stm32/assets/125820144/fe278d7f-4a9d-4f9b-a897-8e3e0995e824)

#### b, Input pull-up
![image](https://github.com/minchangggg/Stm32/assets/125820144/5c92976c-d47f-40a4-adfa-1241a92393c4)

> L√† ch·∫ø ƒë·ªô s·ª≠ d·ª•ng ƒëi·ªán tr·ªü n·ªôi k√©o l√™n (INTERNAL PULL UP RESISTOR)
> ƒêi·ªán tr·ªü k√©o l√™n gi√∫p ch√¢n Input c√≥ gi√° tr·ªã logic b·∫±ng 1 khi ch√¢n I/O h·ªü m·∫°ch ho·∫∑c c√≥ tr·ªü kh√°ng l·ªõn

#### Khi n√†o n√™n n√™n s·ª≠ d·ª•ng Input pull-up?
- Khi m·∫°ch b√™n ngo√†i ho·∫°t ƒë·ªông th√¨ t·∫°o ra gi√° tr·ªã logic m·ª©c 0, c√≤n l·∫°i th√¨ kh√¥ng x√°c ƒë·ªãnh
- C·∫ßn ƒëi·ªán tr·ªü pull-up h·ªó tr·ª£ t·∫°o ra logic m·ª©c 1
- VD:
  
![image](https://github.com/minchangggg/Stm32/assets/125820144/791daa1c-be53-41b5-8e90-9bf4f433c756)

#### c, Input pull-down
![image](https://github.com/minchangggg/Stm32/assets/125820144/614d086b-cd45-4244-a483-fd07ea8eb5d1)

> L√† ch·∫ø ƒë·ªô s·ª≠ d·ª•ng ƒëi·ªán tr·ªü n·ªôi k√©o xu·ªëng (INTERNAL PULL DOWN RESISTOR)
> ƒêi·ªán tr·ªü k√©o l√™n gi√∫p ch√¢n Input c√≥ gi√° tr·ªã logic b·∫±ng 0 khi ch√¢n I/O h·ªü m·∫°ch ho·∫∑c c√≥ tr·ªü kh√°ng l·ªõn

#### Khi n√†o n√™n n√™n s·ª≠ d·ª•ng Input pull-down?
- Khi m·∫°ch b√™n ngo√†i ho·∫°t ƒë·ªông th√¨ t·∫°o ra gi√° tr·ªã logic m·ª©c 1, c√≤n l·∫°i th√¨ kh√¥ng x√°c ƒë·ªãnh
- C·∫ßn ƒëi·ªán tr·ªü pull-up h·ªó tr·ª£ t·∫°o ra logic m·ª©c 0
- VD:
  
![image](https://github.com/minchangggg/Stm32/assets/125820144/a54d6bff-3ecd-473b-b52c-57a9be1a5526)

--------------------------------------------------------------------------------------------------------------------------------

# M2S3 
<img width="450" alt="image" src="https://github.com/user-attachments/assets/06942956-10cc-42c7-b1f0-3afef582c3b9">

## I. V·∫•n ƒë·ªÅ 1
### 1. B√†i to√°n ƒë·∫∑t ra
- C·∫•u h√¨nh v√† vi·∫øt ch∆∞∆°ng tr√¨nh th·ª±c hi·ªán: Ban ƒë·∫ßu LED s√°ng, khi "nh·∫•n th·∫£" n√∫t, LED ƒë·∫£o tr·∫°ng th√°i.

=> Ta th·ª±c hi·ªán b·∫±ng c√°ch d√πng h√†m HAL_GPIO_TogglePin(...). ƒê·ªçc gi√° tr·ªã c·ªßa PC13 => n·∫øu nh·∫•n n√∫t, gi√° tr·ªã LEDSTATUS = 1 th√¨ ƒë·∫£o = 0, v√† ng∆∞·ª£c l·∫°i

=> Nh·∫≠n x√©t: gi√° tr·ªã c·ªßa LEDSTATUS kh√¥ng ·ªïn ƒë·ªãnh -> c√≥ v·∫•n ƒë·ªÅ ·ªü ph·∫ßn m·ªÅm/ ph·∫ßn c·ª©ng 

- C√¢u h·ªèi: N·∫øu vi·∫øt h√†m nh∆∞ v·∫≠y th√¨ chtr√¨nh ch·∫°y ƒë∆∞·ª£c kh√¥ng? => ch·∫°y l√∫c ƒë∆∞·ª£c l√∫c kh√¥ng
### 2. Gi·∫£i th√≠ch v·∫•n ƒë·ªÅ
+ V·ªõi n√∫t nh·∫•n l√Ω t∆∞·ªüng, nh·∫•n n√∫t l·∫≠p t·ª©c v·ªÅ 0, th·∫£ ra l·∫≠p t·ª©c v·ªÅ l·∫°i 1.
+ Tuy nhi√™n trong th·ª±c t·∫ø s·∫Ω kh√¥ng nh∆∞ v·∫≠y, mu·ªën ·ªü m·ª©c logic 0 v·ªÅ m·ª©c logic 1, t s·∫Ω m·∫•t 1 kho·∫£ng th·ªùi gian T-Low (kho·∫£ng th·ªùi gian n√∫t nh·∫•n gi·ªØ m·ª©c logic 0) v·ªõi T-low b√© nh·∫•t ·ªü ƒë∆°n v·ªã mili gi√¢y.
  
![image](https://github.com/minchangggg/Stm32/assets/125820144/bce405dd-85b2-4b0f-adbc-ad2e5c91423c)

+ T·ªëc ƒë·ªô vi x·ª≠ l√Ω khi ch∆∞a c·∫•u h√¨nh l√† 8MHz hay 1s s·∫Ω th·ª±c hi·ªán ƒë∆∞·ª£c 8 tri·ªáu l·ªánh (·ªü d·∫°ng m√£ m√°y). Gi·∫£ s·ª≠ 3 c√¢u l·ªánh C trong v√≤ng l·∫∑p ph√≠a tr√™n t∆∞∆°ng ƒë∆∞∆°ng 8 c√¢u l·ªánh m√£ m√°y -> Trong 1s v√≤ng l·∫∑p ƒë∆∞·ª£c th·ª±c hi·ªán 1 tri·ªáu l·∫ßn -> Trong 1ms v√≤ng l·∫∑p ƒë∆∞·ª£c th·ª±c hi·ªán 1 ng√†n l·∫ßn.
+ V·∫≠y b·∫£n th√¢n GPIO ƒë√£ ƒë·∫£o h√†ng ngh√¨n l·∫ßn trong 1s (v√¨ c·ª© ktra ƒëi·ªÅu ki·ªán, c·ª© m·ª©c logic n√∫t nh·∫•n b·∫±ng 0 th√¨ ƒë·∫£o led) -> n·∫øu may m·∫Øn, th√¨ s·ªë l·∫ßn ƒë·∫£o l√† s·ªë l·∫ª -> ƒë√∫ng y√™u c·∫ßu b√†i to√°n.
### 3. C√°ch gi·∫£i quy·∫øt v·∫•n ƒë·ªÅ
![image](https://github.com/minchangggg/Stm32/assets/125820144/c5e33e14-12a5-4eaf-8031-ed0fe8e2e951)
## II. V·∫•n ƒë·ªÅ 2 v√† ph∆∞∆°ng ph√°p Polling
### 1. B√†i to√°n ƒë·∫∑t ra
- C·∫•u h√¨nh v√† vi·∫øt ch∆∞∆°ng tr√¨nh th·ª±c hi·ªán: Ban ƒë·∫ßu LED s√°ng, khi "nh·∫•n th·∫£" n√∫t, LED ƒë·∫£o mode: T·ª´ 1->2, t·ª´ 2->1.
- Trong ƒë√≥:
	mode1: LED nh·∫•p nh√°y 500ms
	mode2: LED nh·∫•p nh√°y 1000ms

### 2. Ho·∫°t ƒë·ªông c·ªßa c∆° ch·∫ø Polling
<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/2d6a9de1-c36e-4216-87e2-6c916e53eec9">

### 3. L∆∞u ƒë·ªì thu·∫≠t to√°n ph∆∞∆°ng ph√°p Polling
<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/c15c579a-5cf9-497c-8081-d6531999cb1f">

--------------------------------------------------------------------------------------------------------------------------------

# M3S1
<img width="440" alt="image" src="https://github.com/user-attachments/assets/b284774b-d716-40ef-8084-e248f66a2973">

### Ki·∫øn tr√∫c c∆° b·∫£n c·ªßa Vi ƒëi·ªÅu khi·ªÉn
<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/7370bc6c-e0a4-4253-9663-6ff45b38a659">

## I, Exception
- L√† m·ªôt ƒëi·ªÅu ki·ªán l√†m thay ƒë·ªïi th·ª© t·ª± th·ª±c hi·ªán b√¨nh th∆∞·ªùng c·ªßa m·ªôt ch∆∞∆°ng tr√¨nh.
- G·ªìm 2 lo·∫°i:
    + System Exceptions (h·∫ßu nh∆∞ l√† l·ªói, kh√¥ng mong mu·ªën, ƒë·∫øn t·ª´ b√™n trong vi x·ª≠ l√Ω)
    + Interrupts (l√† t√≠nh nƒÉng, ch·ª©c nƒÉng mong mu·ªën, t·ª´ b√™n ngo√†i c√°c ngo·∫°i vi vi ƒëi·ªÅu khi·ªÉn g·ª≠i ƒë·∫øn vi x·ª≠ l√Ω)
      
## II, Interrupt
### 1. T·ªïng quan v·ªÅ Interrupt
<img width="454" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/75ab877c-5deb-43c3-8934-134487fa1d0f">

	+ C√°c t√≠n hi·ªáu Interrupt ƒë∆∞·ª£c t·∫°o ra b·ªüi c√°c ngo·∫°i vi c·ªßa vi ƒëi·ªÅu khi·ªÉn (INPUT, ADC, TIMER, UART..) v√† ƒë∆∞·ª£c g·ª≠i ƒë·∫øn vi x·ª≠ l√Ω. C√°c t√≠n hi·ªáu n√†y ƒë∆∞·ª£c g·ªçi l√† Interrupt Request (IRQ).
	+ Vi x·ª≠ l√Ω t·∫°m ng∆∞ng th·ª±c thi ch∆∞∆°ng tr√¨nh b√¨nh th∆∞·ªùng ƒë·ªÉ th·ª±c thi m·ªôt ƒëo·∫°n ch∆∞∆°ng tr√¨nh ƒë·∫∑c bi·ªát l√† Interrupt Service Routine (ISR) ‚Äì Interrupt Handler - Callback function (STM32).

- **C√°c t√≠n hi·ªáu y√™u c·∫ßu Interrupt (IRQ) ƒë∆∞·ª£c g·ª≠i v√†o kh·ªëi NVIC c·ªßa vi x·ª≠ l√Ω**
  
#### 1.1. C∆° ch·∫ø ho·∫°t ƒë·ªông c·ªßa c∆° ch·∫ø Interrupt
<img width="407" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/d53cd2bc-ddf4-4cee-8d45-dd9d48fc473d">

#### 1.2. L∆∞u ƒë·ªì thu·∫≠t to√°n Interrupt
<img width="379" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/530f410c-b0b0-424e-ab9e-85ce5cdcf3b8">

#### 1.3. NVIC (Nested Vector Interrupt Controller) ‚Äì B·ªô x·ª≠ l√Ω ng·∫Øt l·ªìng nhau
> https://www.laptrinhdientu.com/2021/09/Core8.html

	+ L√† m·ªôt ngo·∫°i vi c·ªßa l√µi vi x·ª≠ l√Ω ARM-Cortex M
	+ C·∫•u h√¨nh enable/disable c√°c ng·∫Øt
	+ C·∫•u h√¨nh ƒë·ªô ∆∞u ti√™n (priority) c√°c ng·∫Øt

### 2. Ph√¢n t√≠ch v·ªÅ qu√° tr√¨nh stacking v√† unstacking khi v√†o v√† tho√°t ng·∫Øt
![B·∫£n sao c·ªßa Blue-Pink Cute Class Schedule (7)](https://github.com/minchangggg/Stm32/assets/125820144/13c6847b-301d-4b08-8964-60bb0292b32c)

+ C√°c thanh ghi t·ª´ R0 ƒë·∫øn R12 (13 thanh ghi) l√† nh·ªØng thanh ghi ƒë∆∞·ª£c s·ª≠ d·ª•ng v·ªõi nhi·ªÅu m·ª•c ƒë√≠ch chung nh∆∞ l∆∞u tr·ªØ d·ªØ li·ªáu c·ªßa c√°c ph√©p t√≠nh to√°n, l∆∞u tr·ªØ ƒë·ªãa ch·ªâ‚Ä¶ T·∫•t c·∫£ nh·ªØng thanh ghi n√†y ƒë·ªÅu c√≥ ƒë·ªô r·ªông 32bit.
+ Thanh ghi R13 ƒë∆∞·ª£c g·ªçi l√† StackPointer (SP). Thanh ghi n√†y ƒë∆∞·ª£c s·ª≠ d·ª•ng ƒë·ªÉ theo d√µi b·ªô nh·ªõ stack. V√† b√™n c·∫°nh thanh ghi R13, c√≥ 2 th√™m 2 thanh ghi n·ªØa ƒë∆∞·ª£c ch·ªâ ra tr√™n h√¨nh l√† PSP (Processor Stack Pointer) v√† MSP (Main Stack pointer), nh·ªØng thanh ghi n√†y ƒë∆∞·ª£c g·ªçi l√† Banked version of SP.
+ Thanh ghi R14 ƒë∆∞·ª£c g·ªçi l√† Link Register (LR). N√≥ l∆∞u th√¥ng tin c·ªßa subroutines, function call v√† exceptions.
+ Thanh ghi R15 l√† thanh ghi Program Counter(PC). Thanh ghi n√†y ch·ª©a ƒë·ªãa ch·ªâ c√¢u l·ªánh s·∫Ω ƒë∆∞·ª£c th·ª±c thi. Khi reset, vi x·ª≠ l√Ω s·∫Ω n·∫°p thanh ghi PC v·ªõi gi√° tr·ªã reset l√† 0x00000004.
+ Ngo√†i c√°c thanh ghi ƒë∆∞·ª£c s·ª≠ d·ª•ng v·ªõi nhi·ªÅu m·ª•c ƒë√≠ch chung (R0-R12), SP, LR, PC th√¨ vi x·ª≠ l√Ω ARM Cortex-M4 c√≤n c√≥ 5 thanh ghi ƒë·∫∑c bi·ªát. Trong ƒë√≥, thanh ghi Program status (PSR) bao g·ªìm c√°c thanh ghi cung c·∫•p th√¥ng tin tr·∫°ng th√°i c·ªßa ch∆∞∆°ng tr√¨nh Application v·ªõi c√°c c·ªù N,Z,C,V,Q, ch∆∞∆°ng tr√¨nh Interrupt v√† c√°c thanh ghi li√™n quan ƒë·∫øn stack c·ªßa vi x·ª≠ l√Ω. Nh·ªØng thanh ghi c√≤n l·∫°i, c√°c b·∫°n t√¨m ƒë·ªçc trong t√†i li·ªáu ƒë√£ ƒë∆∞·ª£c ƒë·ªÅ c·∫≠p ƒë·∫øn ·ªü ph·∫ßn tr√™n.

### 3. Ph√¢n t√≠ch v·ªÅ c√°c tr∆∞·ªùng h·ª£p ƒë·ªô ∆∞u ti√™n v√† tr·∫°ng th√°i c·ªßa c√°c ng·∫Øt.
> https://tapit.vn/cau-hinh-uu-tien-ngat-vi-dieu-khien-stm32-tren-cubemx/
 
<img width="" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/cb915b9a-0e6b-45ad-b358-bbe1cbd53a79">

<img width="500" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/a4190936-289a-44d9-97c1-085d83b3bf43">

- Trong th·ª±c t·∫ø, c√≥ nh·ªØng tr∆∞·ªùng h·ª£p sau: 

	- Ch·ªâ 1 ng·∫Øt y√™u c·∫ßu => ch·∫Øc ch·∫Øn ƒëc ph·ª•c v·ª•. 
	- 1 ng·∫Øt ƒëang th·ª±c thi th√¨ xu·∫•t hi·ªán 1 y√™u c·∫ßu ng·∫Øt kh√°c (Ng·∫Øt EXTI ƒëang ƒë∆∞·ª£c th·ª±c thi th√¨ c√≥ y√™u c·∫ßu ng·∫Øt t·ª´ System Timer).
  
		+ Y√™u c·∫ßu ng·∫Øt m·ªõi c√≥ ƒë·ªô ∆∞u ti√™n th·∫•p h∆°n ng·∫Øt ƒëang th·ª±c thi => Ph·∫£i ch·ªù (·ªü tr·∫°ng th√°i Pending) 
		+ Y√™u c·∫ßu ng·∫Øt m·ªõi c√≥ ƒë·ªô ∆∞u ti√™n b·∫±ng ng·∫Øt ƒëang th·ª±c thi => Ph·∫£i ch·ªù (·ªü tr·∫°ng th√°i Pending)
		+ Y√™u c·∫ßu ng·∫Øt m·ªõi c√≥ ƒë·ªô ∆∞u ti√™n cao h∆°n ng·∫Øt ƒëang th·ª±c thi => Chi·∫øm d·ª•ng ng·∫Øt (th·ª±c thi ng·∫Øt m·ªõi,tr·∫°ng th√°i active, ng·∫Øt c≈© s·∫Ω ·ªü tr·∫°ng th√°i inactive )

> C√°c tr·∫°ng th√°i:
> 
> pending: Ch∆∞a ƒë∆∞·ª£c ch·∫•p nh·∫≠n x·ª≠ l√Ω, ƒëang ch·ªù
> 
> active: ƒêang ƒë∆∞·ª£c ph·ª•c v·ª•, ISR ƒëang ƒë∆∞·ª£c th·ª±c thi
> 
> inactive: ƒê√£ ƒë∆∞·ª£c ch·∫•p nh·∫≠n x·ª≠ l√Ω r·ªìi, ƒë√£ th·ª±c thi r·ªìi nh∆∞ng b·ªã gi√†nh quy·ªÅn b·ªüi 1 ng·∫Øt kh√°c c√≥ ƒë·ªô ∆∞u ti√™n cao h∆°n. 

![image](https://github.com/minchangggg/Stm32/assets/125820144/5a031478-7c14-4647-ab06-6e983d114584)

- Tr√™n MCU STM32F103C8T6 c√≥ hai lo·∫°i ∆∞u ti√™n ng·∫Øt kh√°c nhau ƒë√≥ l√† Preemption Priorities v√† Sub Priorities:
		+ M·∫∑c ƒë·ªãnh th√¨ ng·∫Øt n√†o c√≥ Preemtion Priority cao h∆°n th√¨ s·∫Ω ƒë∆∞·ª£c th·ª±c hi·ªán tr∆∞·ªõc.
		+ Khi n√†o 2 ng·∫Øt c√≥ c√πng m·ªôt m·ª©c Preemption Priority th√¨ ng·∫Øt n√†o c√≥ Sub Priority cao h∆°n th√¨ ng·∫Øt ƒë√≥ ƒë∆∞·ª£c th·ª±c hi·ªán tr∆∞·ªõc.
		+ C√≤n tr∆∞·ªùng h·ª£p 2 ng·∫Øt c√≥ c√πng m·ª©c Preemption v√† Sub Priority lu√¥n th√¨ ng·∫Øt n√†o ƒë·∫øn tr∆∞·ªõc ƒë∆∞·ª£c th·ª±c hi·ªán tr∆∞·ªõc

## II, External Interrupt
+ C·∫•u h√¨nh ch√¢n EXTI
+ C·∫•u h√¨nh s∆∞·ªùn k√≠ch ho·∫°t ng·∫Øt
+ C·∫•u h√¨nh tr·ªü k√©o n·∫øu c·∫ßn
+ C·∫•u h√¨nh cho ph√©p ng·∫Øt t·∫°i NVIC
+ H√†m ph·ª•c v·ª• ng·∫Øt callback
+ Debug ƒë·∫∑t breakpoint ƒë·ªÉ ki·ªÉm tra ƒë√£ v√†o ƒë∆∞·ª£c h√†m x·ª≠ l√Ω ng·∫Øt.

![image](https://github.com/minchangggg/Stm32/assets/125820144/deed445c-0f8b-40ee-a668-7be31b788bd6)

> void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin):
>
> Khi c√≥ s·ª± ki·ªán ng·∫Øt n√∫t nh·∫•n EXTI th√¨ h√†m n√†y s·∫Ω ƒë∆∞·ª£c g·ªçi. H√†m HAL_GPIO_EXTI_Callback ƒë∆∞·ª£c t·∫°o s·∫µn khi s·ª≠ d·ª•ng EXTI. GPIO_Pin ƒë·ªëi s·ªë ch√≠nh l√† bi·∫øn ƒë·ªÉ ki·ªÉm tra xem ch√¢n n√†o ƒëang ƒë∆∞·ª£c ng·∫Øt.

--------------------------------------------------------------------------------------------------------------------------------

# M3S2
<img width="450" alt="image" src="https://github.com/user-attachments/assets/500ebf49-1d02-4da7-8f29-029f6f94e186">

> https://tapit.vn/hieu-va-lap-trinh-ngat-ngoai-stm32f411/

EXTI (External Interupts) t·∫°m d·ªãch l√† ng·∫Øt ngo√†i hay ng·∫Øt s·ª± ki·ªán b√™n ngo√†i. Ng·∫Øt EXTI ƒë∆∞·ª£c k√≠ch ho·∫°t khi c√≥ s·ª± ki·ªán t·ª´ b√™n ngo√†i t√°c ƒë·ªông v√†o ch√¢n EXTI ƒë√≥, t√πy theo s·ª± ki·ªán ƒë√≥ c√≥ ph√π h·ª£p v·ªõi ƒëi·ªÅu ki·ªán ng·∫Øt kh√¥ng th√¨ ng·∫Øt ngo√†i m·ªõi s·∫£y ra.

# I. C√°c ch·ª©c nƒÉng ch√≠nh c·ªßa kh·ªëi External Interrupt
![image](https://github.com/minchangggg/Stm32/assets/125820144/850adfec-310e-47ff-940f-a6c62141bead)

+ Kh·ªëi External Interrupt bao g·ªìm 23 b·ªô ph√°t hi·ªán s∆∞·ªùn ƒë·ªÉ t·∫°o ra y√™u c·∫ßu ng·∫Øt, ng∆∞·ªùi s·ª≠ d·ª•ng c√≥ th·ªÉ c·∫•u h√¨nh l·ª±a ch·ªçn s∆∞·ªùn ng·∫Øt (s∆∞·ªùn l√™n, s∆∞·ªùn xu·ªëng ho·∫∑c c·∫£ 2) ƒë·ªÉ k√≠ch ho·∫°t ng·∫Øt.
+ M·ªói line ng·∫Øt ƒë·ªÅu c√≥ th·ªÉ c·∫•u h√¨nh cho ph√©p t·∫°o y√™u c·∫ßu ng·∫Øt ho·∫∑c kh√¥ng m·ªôt c√°ch ƒë·ªôc l·∫≠p. Khi c√≥ y√™u c·∫ßu ng·∫Øt th√¨ ng∆∞·ªùi s·ª≠ d·ª•ng c√≥ th·ªÉ gi√°m s√°t ƒë∆∞·ª£c tr·∫°ng th√°i c·ªßa line ng·∫Øt.

# II. Hi·ªÉu v·ªÅ Line Interrupt
> M·∫°ch mux (m·∫°ch ch·ªçn k√™nh) l√† g√¨ ?

+ Vi ƒëi·ªÅu khi·ªÉn STM32F411VET6 tr√™n board STM32F411DISCOVERY c√≥ 81 ch√¢n GPIO ƒë∆∞·ª£c chia th√†nh 16 line ng·∫Øt ngo√†i theo s∆° ƒë·ªì b√™n d∆∞·ªõi.
+ M·ªói line ng·∫Øt l√† t·∫≠p h·ª£p c√°c ch√¢n c√≥ c√πng th·ª© t·ª± tr√™n c√°c Port kh√°c nhau.
+ V√≠ d·ª• line 0 (EXTI0) l√† t·∫≠p h·ª£p c√°c ch√¢n PA0, PB0, PC0, PD0, PE0 v√† PH0.
  
# III. ƒê·∫∑t v·∫•n ƒë·ªÅ
## 1. B√†i to√°n
Vi·∫øt ch∆∞∆°ng tr√¨nh ƒë·∫£o led d√πng ng·∫Øt ngo√†i
## 2. B√†i gi·∫£i
![image](https://github.com/minchangggg/Stm32/assets/125820144/9bb25c38-1107-4613-bb4e-173237cc3d23)
## 3. T·∫°i sao kh√¥ng d√πng h√†m HAL_Delay m√† l·∫°i d√πng `for(int i = 0; i < 100000; i++);`
### a. T·∫°i sao s·ª≠ d·ª•ng HAL_Delay ·ªü ch∆∞∆°ng tr√¨nh ph·ª•c v·ª• ng·∫Øt th√¨ vi ƒëi·ªÅu khi·ªÉn b·ªã treo?
> https://tapit.vn/tim-hieu-system-timer-ngat-systick-va-su-dung-hal_delay-trong-trinh-phuc-vu-ngat-vdk-stm32/

<img width="550" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/b4101ba3-faf5-4900-9840-6cd48b349a6a">

- ƒê·ªÉ tr·∫£ l·ªùi cho c√¢u h·ªèi tr√™n, ch√∫ng ta c√πng ph√¢n t√≠ch h√¨nh ·∫£nh minh h·ªça lu·ªìng th·ª±c thi c·ªßa vi ƒëi·ªÅu khi·ªÉn ·ªü tr√™n. 
- Gi·∫£ s·ª≠ vi x·ª≠ l√Ω s·∫Ω x·ª≠ l√Ω 2 t√≠n hi·ªáu y√™u c·∫ßu ng·∫Øt: m·ªôt ƒë·∫øn t·ª´ system timer v√† m·ªôt ƒë·∫øn t·ª´ ngo·∫°i vi b·∫•t k·ª≥, 2 t√≠n hi·ªáu n√†y c√≥ c√πng ƒë·ªô ∆∞u ti√™n ho·∫∑c ƒë·ªô ∆∞u ti√™n c·ªßa t√≠n hi·ªáu y√™u c·∫ßu ng·∫Øt Systick (ƒë·∫øn t·ª´ h√†m HAL_Delay) nh·ªè h∆°n ƒë·ªô ∆∞u ti√™n c·ªßa t√≠n hi·ªáu y√™u c·∫ßu ng·∫Øt (ƒë·∫øn t·ª´ h√†m HAL_GPIO_EXTI_Callback) c√≤n l·∫°i. 
- C·ª© m·ªói 1 mili gi√¢y th√¨ vi x·ª≠ l√Ω s·∫Ω th·ª±c hi·ªán h√†m SysTick_Handler m·ªôt l·∫ßn v√† gi√° tr·ªã uwTick s·∫Ω ƒë∆∞·ª£c tƒÉng th√™m m·ªôt ƒë∆°n v·ªã. Gi·∫£ s·ª≠ c√≥ m·ªôt t√≠n hi·ªáu y√™u c·∫ßu ng·∫Øt ƒë·∫øn t·ª´ m·ªôt ngo·∫°i vi b√™n ngo√†i v√† ch∆∞∆°ng tr√¨nh ph·ª•c v·ª• ng·∫Øt c·ªßa ngo·∫°i vi n√†y (Peripheral_Handler) c√≥ g·ªçi h√†m HAL_Delay, l√∫c n√†y vi x·ª≠ l√Ω th·ª±c hi·ªán c√°c c√¢u l·ªánh trong Peripheral_Handler cho ƒë·∫øn khi g·∫∑p c√¢u l·ªánh HAL_Delay(x); //delay x mili giay.
- V√¨ t√≠n hi·ªáu y√™u c·∫ßu ng·∫Øt c·ªßa ngo·∫°i vi n√†y ƒëang ƒë∆∞·ª£c x·ª≠ l√Ω n√™n t√≠n hi·ªáu y√™u c·∫ßu ng·∫Øt Systick ƒë·∫øn sau s·∫Ω ƒë∆∞·ª£c ƒë∆∞a v√†o tr·∫°ng th√°i ch·ªù (pending), h√†m SysTick_Handler ch∆∞a ƒë∆∞·ª£c th·ª±c hi·ªán d·∫´n ƒë·∫øn gi√° tr·ªã uwTick kh√¥ng ƒë·ªïi, vi x·ª≠ l√Ω s·∫Ω th·ª±c hi·ªán l·∫∑p v√¥ t·∫≠n trong c√¢u l·ªánh while c·ªßa h√†m HAL_Delay, ƒëi·ªÅu n√†y d·∫´n ƒë·∫øn ch∆∞∆°ng tr√¨nh b·ªã treo t·∫°i v√≤ng l·∫∑p while n√†y. 

`Xem v√≠ d·ª• d∆∞·ªõi ƒë√¢y ƒë·ªÉ hi·ªÉu v√¨ sao vi x·ª≠ l√Ω th·ª±c hi·ªán l·∫∑p v√¥ t·∫≠n trong c√¢u l·ªánh while`

<img width="500" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/3661ce60-16de-427c-a373-924374598d3e">

	+ ƒê·∫ßu ti√™n, bi·∫øn tickstart ch·ª©a gi√° tr·ªã uwTick hi·ªán t·∫°i ƒë∆∞·ª£c tr·∫£ v·ªÅ t·ª´ h√†m HAL_GetTick.
	+ V√¨ SysTick_Handler ch∆∞a ƒë∆∞·ª£c th·ª±c hi·ªán d·∫´n ƒë·∫øn gi√° tr·ªã uwTick kh√¥ng ƒë·ªïi, gi√° tr·ªã tr·∫£ v·ªÅ c·ªßa HAL_GetTick trong ƒëi·ªÅu ki·ªán while b·∫±ng gi√° tr·ªã c·ªßa tickstart ban ƒë·∫ßu, d·∫´n ƒë·∫øn k·∫øt qu·∫£ c·ªßa HAL_GetTick() ‚Äì tickstart lu√¥n b√© h∆°n wait, d·∫´n ƒë·∫øn vi ƒëi·ªÅu khi·ªÉn th·ª±c hi·ªán l·∫∑p v√¥ h·∫°n trong v√≤ng l·∫∑p while n√†y.

### b. V·∫≠y l√†m th·∫ø n√†o ƒë·ªÉ c√≥ th·ªÉ s·ª≠ d·ª•ng HAL_Delay trong c√°c ch∆∞∆°ng tr√¨nh ph·ª•c ng·∫Øt?
C√°c b·∫°n ph·∫£i th·ª±c hi·ªán ƒëi·ªÅu ch·ªânh ƒë·ªô ∆∞u ti√™n c·ªßa ng·∫Øt SysTick cao h∆°n so v·ªõi c√°c ng·∫Øt ngo·∫°i vi ƒë√≥. V√≠ d·ª•:

![image](https://github.com/minchangggg/Stm32/assets/125820144/1f7781e4-7a83-41bb-a9e1-953f22ec614c)

L∆∞u √Ω: C√°c b·∫°n n√™n xem x√©t s·ª≠ d·ª•ng h√†m HAL_Delay trong c√°c ch∆∞∆°ng tr√¨nh ph·ª•c v·ª• ng·∫Øt v√†o c√°c tr∆∞·ªùng h·ª£p c·∫ßn thi·∫øt v√¨ c√°c ch∆∞∆°ng tr√¨nh ph·ª•c v·ª• ng·∫Øt n√™n ƒë∆∞·ª£c x·ª≠ l√Ω t·ª©c th·ªùi v√† c√†ng ng·∫Øn g·ªçn c√†ng t·ªët, tr√°nh ·∫£nh h∆∞·ªüng ƒë·∫øn c√°c ng·∫Øt ƒë·∫øn sau, kh√¥ng ƒë√°p ·ª©ng ƒë∆∞·ª£c t√≠nh realtime c·ªßa h·ªá th·ªëng d·∫´n ƒë·∫øn b·ªè l·ª° s·ª± ki·ªán ho·∫∑c m·∫•t d·ªØ li·ªáu. 

## 4. T·∫°i sao c·∫ßn ph·∫£i d√πng `EXTI->PR |= GPIO_PIN_0;` ƒë·ªÉ x√≥a pending ng·∫Øt
#### ƒê·ªÉ tr√°nh t√¨nh tr·∫°ng nh·∫£y v√†o h√†m ng·∫Øt nhi·ªÅu l·∫ßn khi nh·∫•n n√∫t.
![image](https://github.com/minchangggg/Stm32/assets/125820144/821ae480-11e7-4c26-a973-26f5e1a25aa0)

+ Trong th·ª±c t·∫ø, ta s·∫Ω g·∫∑p tr∆∞·ªùng h·ª£p rung ph√≠m, t s·∫Ω g·∫∑p nhi·ªÅu h∆°n 1 s∆∞·ªùn xu·ªëng
+ ·ªû l·∫ßn nh·∫•n n√∫t ƒë·∫ßu ti√™n, sinh ra y√™u c·∫ßu ng·∫Øt v√† bit pending l√∫c n√†y = 1 -> vi x·ª≠ l√Ω th·ª±c hi·ªán x·ª≠ l√Ω y√™u c·∫ßu ng·∫Øt, th·ª±c hi·ªán c√°c h√†m c·ªßa th∆∞ vi·ªán, trong ƒë√≥ c√≥ vi·ªác x√≥a c·ªù ng·∫Øt hay bit pending = 0.
+ Tuy nhi√™n trong qu√° tr√¨nh th·ª±c hi·ªán vi·ªác delay, v·∫´n ti·∫øp t·ª•c c√≥ s∆∞·ªùn xu·ªëng, m·∫°ch v·∫´n ph√°t hi·ªán s∆∞·ªùn -> ƒë∆∞a bit pending l√™n l·∫°i = 1, t·∫°o ra th√™m y√™u c·∫ßu ng·∫Øt ·ªü s∆∞·ªùn s·ªë 2 n√†y v·ªõi ƒë·ªô ∆∞u ti√™n ngang b·∫±ng v·ªõi y√™u c·∫ßu ng·∫Øt ·ªü s∆∞·ªùn th·ª© nh·∫•t -> ng·∫Øt ·ªü s∆∞·ªùn th·ª© 2 s·∫Ω ph·∫£i ch·ªù, ƒë·ª£i ƒë·∫øn h·∫øt delay ·ªü s∆∞·ªùn th·ª© nh·∫•t.

--------------------------------------------------------------------------------------------------------------------------------

# M4S1
<img width="400" alt="image" src="https://github.com/user-attachments/assets/23b68ec1-94ff-426b-b2a2-e37f62c13990">

> https://www.laptrinhdientu.com/2021/09/STM2.html

## 1. Kh√°i ni·ªám Xung clock l√† g√¨? Xung clock d√πng ƒë·ªÉ l√†m g√¨?
![image](https://github.com/minchangggg/Stm32/assets/125820144/427bfc18-512f-4d1b-a840-ab8f255db57d)

- Trong v·∫•n ƒë·ªÅ logic, ch·ªâ c√≥ 2 kh√°i ni·ªám ƒë√∫ng (true) ho·∫∑c sai (false). C≈©ng nh∆∞ v·∫≠y, trong k·ªπ thu·∫≠t logic, t√≠n hi·ªáu c√≥ d·∫°ng m·ª©c "cao" (H) v√† m·ª©c "th·∫•p" (L) hay c√≤n g·ªçi l√† m·ª©c "1" & m·ª©c "0". ƒê·ªÉ c√≥ t√≠n hi·ªáu nh∆∞ v·∫≠y, linh ki·ªán ph·∫£i c√≥ tr·∫°ng th√°i "d·∫´n" ho·∫∑c "kh√¥ng d·∫´n" -> c·∫ßn c√≥ m·ªôt t√≠n hi·ªáu ƒë·ªÉ ƒëi·ªÅu khi·ªÉn. Trong k·ªπ thu√¢t logic, ng∆∞·ªùi ta s·ª≠ d·ª•ng t√≠n hi·ªáu d·∫°ng xung (c√≥ m·ª©c cao v√† m·ª©c th·∫•p) ƒë·ªÉ l√†m vi·ªác ƒëi·ªÅu khi·ªÉn ƒë√≥. T√≠n hi·ªáu n√†y ƒë∆∞·ª£c g·ªçi l√† clock (xung nh·ªãp).
- M·∫∑t kh√°c, t·∫•t c·∫£ c√°c thi·∫øt b·ªã IC s·ªë ƒë·ªÅu c·∫ßn m·ªôt c√°ch ƒë·ªÉ ƒë·ªìng b·ªô ho·∫°t ƒë·ªông c·ªßa c√°c m·∫°ch ƒëi·ªán b√™n trong IC ho·∫∑c ƒë·ªÉ ƒë·ªìng b·ªô IC v·ªõi c√°c m·∫°ch kh√°c ·ªü b√™n ngo√†i khi giao ti·∫øp v·ªõi nhau. V√† t√≠n hi·ªáu clock ƒë√£ ƒë∆∞·ª£c s·ª≠ d·ª•ng cho m·ª•c ƒë√≠ch n√†y. T√≠n hi·ªáu clock l√† m·ªôt t√≠n hi·ªáu dao ƒë·ªông ƒë·ªãnh k·ª≥, v·ªõi th√¥ng s·ªë quan tr·ªçng nh·∫•t m√† ch√∫ng ta th∆∞·ªùng bi·∫øt ƒë·∫øn l√† t·∫ßn s·ªë, ƒë∆∞·ª£c th·ªÉ hi·ªán b·∫±ng ƒë∆°n v·ªã Hertz. Ng∆∞·ªùi ta th∆∞·ªùng v√≠ t√≠n hi·ªáu clock gi·ªëng nh∆∞ nh·ªãp tim c·ªßa thi·∫øt b·ªã ƒëi·ªán t·ª≠.
- Nh∆∞ v·∫≠y c√≥ th·ªÉ th·∫•y, clock c√≥ ·∫£nh h∆∞·ªüng ƒë·∫øn vi·ªác truy·ªÅn d·∫´n t√≠n hi·ªáu. **T·∫ßn s·ªë clock c√†ng cao, th√¨ l∆∞·ª£ng d·ªØ li·ªáu (t√≠n hi·ªáu) ƒë∆∞·ª£c truy·ªÅn t·∫£i c√†ng nhanh**.
## 2. Thi·∫øt k·∫ø clock c·ªßa mcu 
> Clock secure: https://tapit.vn/tim-hieu-clock-secuity-system-css-vi-dieu-khien-stm32-qua-vi-du-thuc-te/

- T·∫ßn s·ªë clock b√™n trong vi ƒëi·ªÅu khi·ªÉn li√™n quan tr·ª±c ti·∫øp ƒë·∫øn **hi·ªáu nƒÉng** v√† **m·ª©c ƒë·ªô ti√™u th·ª• nƒÉng l∆∞·ª£ng** b√™n trong vi ƒëi·ªÅu khi·ªÉn (hi·ªáu nƒÉng cao -> m·ª©c ƒë·ªô ti√™u th·ª• nƒÉng l∆∞∆°ng cao, v√† ng∆∞·ª£c l·∫°i).
- ƒêi·ªÅu n√†y ƒë√≤i h·ªèi clock ph·∫£i ƒë∆∞·ª£c thi·∫øt k·∫ø ƒë·ªÉ c√≥ th·ªÉ l·ª±a ch·ªçn c√°c ngu·ªìn cung c·∫•p clock kh√°c nhau.
- Clock ph·∫£i ƒë∆∞·ª£c t·ªï ch·ª©c theo m·ªôt c·∫•u tr√∫c ph√¢n c·∫•p
- Ph·∫£i ƒë∆∞·ª£c thi·∫øt k·∫ø ƒë·ªÉ c√≥ th·ªÉ th·ª±c hi·ªán ƒë∆∞·ª£c vi·ªác b·∫≠t/t·∫Øt
- C·∫•u h√¨nh t·ªëc ƒë·ªô ri√™ng bi·ªát cho c√°c kh·ªëi kh√°c nhau b√™n trong vi ƒëi·ªÅu khi·ªÉn.

### C√¥ng su·∫•t ti√™u th·ª• c·ªßa m·ªôt MCU ph·ª• thu·ªôc v√†o c√°c y·∫øu t·ªë
> NƒÉng l∆∞·ª£ng ti√™u th·ª•: https://tapit.vn/co-cong-suat-va-nang-luong-tieu-thu-tren-mcu/

		+ K√≠ch c·ª° c·ªßa MCU: C√¥ng ngh·ªá s·ª≠ d·ª•ng, s·ªë l∆∞·ª£ng transistor, c√°c ngo·∫°i vi ƒë∆∞·ª£c t√≠ch h·ª£p b√™n trong vi ƒëi·ªÅu khi·ªÉn c√†ng nhi·ªÅu th√¨ c√†ng xu·∫•t hi·ªán nhi·ªÅu CMOS.
		+ ƒêi·ªán √°p cung c·∫•p cho MCU (VDD): C√¥ng su·∫•t s·ª≠ d·ª•ng c·ªßa c√°c CMOS t·ªâ l·ªá thu·∫≠t v·ªõi b√¨nh ph∆∞∆°ng ƒëi·ªán √°p VDD, cho n√™n c√≥ th·ªÉ gi·∫£m ƒë∆∞·ª£c ƒëi·ªán nƒÉng ti√™u th·ª• b·∫±ng c√°ch h·∫° th·∫•p ƒëi·ªán √°p VDD.
		+ T·∫ßn s·ªë clock: C√¥ng su·∫•t ti√™u th·ª• c√≥ th·ªÉ ƒë∆∞·ª£c gi·∫£m ƒëi b·∫±ng c√°ch gi·∫£m t·∫ßn s·ªë ho·∫°t ƒë·ªông c·ªßa vi ƒëi·ªÅu khi·ªÉn (s·ª≠ d·ª•ng t·∫ßn s·ªë ph√π h·ª£p v·ªõi y√™u c·∫ßu c·ªßa ·ª©ng d·ª•ng).
		+ Ch·∫ø ƒë·ªô ho·∫°t ƒë·ªông: Vi ƒëi·ªÅu khi·ªÉn cung c·∫•p nhi·ªÅu ch·∫ø ƒë·ªô ho·∫°t ƒë·ªông t∆∞∆°ng ·ª©ng v·ªõi nhi·ªÅu m·ª©c ti√™u hao nƒÉng l∆∞·ª£ng kh√°c nhau b·∫±ng c√°ch ƒëi·ªÅu khi·ªÉn kh·ªëi ngu·ªìn ho·∫∑c b·ªô giao ƒë·ªông ƒë·∫øn CPU hay c√°c ngo·∫°i vi
  
## 3. Ngu·ªìn cung c·∫•p clock 
![image](https://github.com/minchangggg/Stm32/assets/125820144/73d77dc0-db3a-4864-87bb-37423a645f58)

### 3.1. G·ªìm 2 nh√°nh l·ªõn l√†: High Speed (MHz) v√† Low Speed (KHz)
#### High Speed - HS (MHz) : Ngu·ªìn cung c·∫•p ch√≠nh cho mcu
+ B·ªô dao ƒë·ªông n·ªôi RC -> **HSI** (High Speed Internal)
+ B·ªô dao ƒë·ªông th·∫°ch anh b√™n ngo√†i -> **HSE** (High Speed External)
#### Low Speed - LS (KHz) : S·ª≠ d·ª•ng cho RTC (real-time clock) v√† IWDG (Independent Watchdog Timer)
+ B·ªô dao ƒë·ªông n·ªôi RC T·ªêC ƒê·ªò TH·∫§P chuy√™n d·ª•ng -> **LSI** (Low Speed Internal)
+ B·ªô dao ƒë·ªông th·∫°ch anh b√™n ngo√†i T·ªêC ƒê·ªò TH·∫§P -> **LSE** (Low Speed External)

### 3.2. S·ª≠ dung B·ªô dao ƒë·ªông ngo·∫°i th·∫°ch anh hay B·ªô dao ƒë·ªông n·ªôi RC 
![image](https://github.com/minchangggg/Stm32/assets/125820144/e2bc48b3-658f-4302-92b6-2a4158d1c340)

- C√≥ nhi·ªÅu l√Ω do ta s·∫Ω s·ª≠ dung xung ngo·∫°i thay cho xung n·ªôi nh∆∞ khi th·∫°ch anh ngo√†i c√≥ th·ªÉ cung c·∫•p dao ƒë·ªông cao h∆°n ngu·ªìn xung n·ªôi, gi√∫p thu ƒë∆∞·ª£c s·ªë lieu ch√≠nh x√°c h∆°n khi giao ti·∫øp v·ªõi ngo·∫°i vi ƒëo nhi·ªát ƒë·ªô cao h∆°n r·∫•t nhi·ªÅu so v·ªõi 25 ƒë·ªô C.
- Hay nh∆∞ trong m·ªôt v√†i tr∆∞·ªùng h·ª£p ph·∫£i giao ti·∫øp v·ªõi ngo·∫°i vi ch·ªâ c√≥ th·ªÉ ho·∫°t ƒë·ªông ·ªü m·ªôt t·∫ßn s·ªë x√°c ƒë·ªãnh.

## 4. Clock Tree l√† g√¨ ?
![image](https://github.com/minchangggg/Stm32/assets/125820144/284412b2-9108-4bae-9192-77f508257d97)

- **M·ªôt m·∫°ng l∆∞·ªõi ph·ª©c t·∫°p ch·ªãu tr√°ch nhi·ªám truy·ªÅn t√≠n hi·ªáu dao ƒë·ªông b√™n trong STM32 ƒë∆∞·ª£c g·ªçi l√† Clock Tree**.

![image](https://github.com/minchangggg/Stm32/assets/125820144/dee89e18-373b-4eab-9fd5-a41eb6cb9030)

- Clock tree s·ª≠ dung nhi·ªÅu b·ªô Phase-Locked Loops (PLL) v√† Prescalers ƒë·ªÉ tƒÉng / gi·∫£m t·∫ßn s·ªë ngu·ªìn khi c·∫ßn thi·∫øt.
- L√Ω do ch√∫ng ta c·∫ßn nhi·ªÅu b·ªô chia t·∫ßn s·ªë ngu·ªìn l√† ƒë·ªÉ ƒë·∫£m b·∫£o kh·∫£ nƒÉng ho·∫°t ƒë·ªông c≈©ng nh∆∞ gi·∫£m thi·ªÉu nƒÉng l∆∞·ª£ng ti√™u th·ª• ·ªü nh·ªØng ch·∫Øc nƒÉng kh√¥ng c·∫ßn thi·∫øt.
- C·∫•u h√¨nh ClockTree s·∫Ω ƒë∆∞·ª£c th·ª±c hi·ªán qua m·ªôt thi·∫øt b·ªã ngo·∫°i vi c√≥ t√™n l√† Reset and Clock Control (RCC),  v√† n√≥ s·∫Ω ƒë·ª±·ª£c th·ª±c hi·ªán qua 3 b∆∞·ªõc :
  
		1. Ch·ªçn s·ª≠ dung HSI hay HSE.
		2. N·∫øu ngu·ªìn cung c·∫•p dao ƒë·ªông kh√¥ng ƒë·ªß so v·ªõi nhu c·∫ßu t·ªëc ƒë·ªô dao ƒë·ªông c·ªßa h·ªá th·ªëng, ta s·∫Ω ƒëi·ªÅu ch·ªânh th√¥ng s·ªë c·ªßa PLL ch√≠nh ƒë·ªÉ kh·ªüi t·∫°o xung PLL (PLLCLK).  N·∫øu kh√¥ng c√≥ th·ªÉ b·ªè qua b∆∞·ªõc n√†y.
		3. C·∫•u h√¨nh System Clock Switch (SW) v·ªõi ngu·ªìn dao ƒë·ªông ca

--------------------------------------------------------------------------------------------------------------------------------
# M5S1
<img width="400" alt="image" src="https://github.com/user-attachments/assets/f2f86f73-9b3f-4d79-829c-ecdabe5c18d0">

> https://www.st.com/resource/en/reference_manual/cd00171190-stm32f101xx-stm32f102xx-stm32f103xx-stm32f105xx-and-stm32f107xx-advanced-arm-based-32-bit-mcus-stmicroelectronics.pdf
>
> https://fr.scribd.com/upload-document?archive_doc=236018793
> 
> file:///C:/Users/tnmtr/Downloads/533355187-16-Timer-C%C6%A1-B%E1%BA%A3n-Va-Cac-Ch%E1%BA%BF-%C4%90%E1%BB%99-C%E1%BB%A7a-Timer.pdf
>
> https://tapit.vn/tim-hieu-va-su-dung-timer-tren-stm32f411/
>
> https://123docz.net/document/12290211-huong-dan-thuc-hanh-bai-03.htm
> 
> Timer l√† m·ªôt lo·∫°i ngo·∫°i vi ƒë∆∞·ª£c t√≠ch h·ª£p ·ªü h·∫ßu h·∫øt c√°c vi ƒëi·ªÅu khi·ªÉn, cung c·∫•p cho ng∆∞·ªùi d√πng nhi·ªÅu ·ª©ng d·ª•ng nh∆∞ x√°c ƒë·ªãnh ch√≠nh x√°c m·ªôt kho·∫£ng th·ªùi gian, ƒëo ‚Äì ƒë·∫øm xung ƒë·∫ßu v√†o, ƒëi·ªÅu khi·ªÉn d·∫°ng s√≥ng ƒë·∫ßu ra, bƒÉm xung‚Ä¶.

# I. Gi·ªõi thi·ªáu chung v·ªÅ timer
## 1. C√°c lo·∫°i c·ªßa timer
D√≤ng vi ƒëi·ªÅu khi·ªÉn STM32 c√≥ ba lo·∫°i Timer:

+ Basic Timer: l√† lo·∫°i Timer ƒë∆°n gi·∫£n v√† d·ªÖ s·ª≠ d·ª•ng nh·∫•t, ch·ªâ c√≥ ch·ª©c nƒÉng ƒë·∫øm v√† th∆∞·ªùng ƒë∆∞·ª£c d√πng ƒë·ªÉ t·∫°o c∆° s·ªü th·ªùi gian.

![image](https://github.com/minchangggg/Stm32/assets/125820144/09020758-8fbb-4e69-8538-1588784c84fe)

+ General Purpose Timer: l√† lo·∫°i Timer nhi·ªÅu t√≠nh nƒÉng h∆°n Basic Timer, c√≥ ƒë·∫ßy ƒë·ªß c√°c t√≠nh nƒÉng c·ªßa m·ªôt b·ªô ƒë·ªãnh th·ªùi nh∆∞ ƒë·∫øm th·ªùi gian, t·∫°o xung PWM, x·ª≠ l√≠ t√≠n hi·ªáu v√†o, so s√°nh ƒë·∫ßu ra, ‚Ä¶

![image](https://github.com/minchangggg/Stm32/assets/125820144/216e8c0c-d86d-4396-ac89-d0ad40033c65)

+ Advanced Timer: ƒë√¢y l√† lo·∫°i Timer n√¢ng cao, mang ƒë·∫ßy ƒë·ªß ƒë·∫∑c ƒëi·ªÉm c·ªßa General Purpose Timer, ngo√†i ra c√≤n c√≥ nhi·ªÅu t√≠nh nƒÉng kh√°c v√† ƒë·ªô ch√≠nh x√°c cao h∆°n. Th∆∞·ªùng ƒë∆∞·ª£c s·ª≠ d·ª•ng ƒë·ªÉ l√†m b·ªô ƒë·∫øm th·ªùi gian cho h·ªá th·ªëng.
  
![image](https://github.com/minchangggg/Stm32/assets/125820144/b6e0c65c-d2a2-4754-a408-efb4a2d79cbd)

## 2. M·ªôt v√†i ch·ª©c nƒÉng th∆∞·ªùng xuy√™n ƒë∆∞·ª£c s·ª≠ d·ª•ng c·ªßa Timer:
Ngo·∫°i tr·ª´ c√°c Basic Timer ch·ªâ c√≥ ho·∫°t ƒë·ªông c∆° b·∫£n l√† ƒë·∫øm, c√°c Timers c√≤n l·∫°i c·ªßa vi ƒëi·ªÅu khi·ªÉn c√≤n c√≥ nhi·ªÅu ch·ª©c nƒÉng kh√°c, ƒëi·ªÉn h√¨nh nh∆∞:

	+ PWM Generation: T√≠nh nƒÉng ƒëi·ªÅu ch·∫ø ƒë·ªô r·ªông xung (bƒÉm xung).
	+ One Pulse Mode: T·∫°o ra m·ªôt xung duy nh·∫•t v·ªõi ƒë·ªô r·ªông c√≥ th·ªÉ c·∫•u h√¨nh ƒë∆∞·ª£c, CNT s·∫Ω t·ª± ƒë·ªông d·ª´ng khi c√≥ s·ª± ki·ªán tr√†n.
	+ Input Capture: Ch·∫ø ƒë·ªô n√†y ph√°t hi·ªán v√† l∆∞u l·∫°i s·ª± xu·∫•t hi·ªán s·ª± thay ƒë·ªïi m·ª©c logic (s∆∞·ªùn l√™n/ s∆∞·ªùn xu·ªëng) c·ªßa t√≠n hi·ªáu. T·ª´ ƒë√≥, ta c√≥ th·ªÉ bi·∫øt ƒë∆∞·ª£c kho·∫£ng th·ªùi gian gi·ªØa hai l·∫ßn c√≥ s∆∞·ªùn l√™n/ s∆∞·ªùn xu·ªëng.
	+ Output Compare: ƒê√¢y l√† ch·∫ø ƒë·ªô gi√∫p t·∫°o ra c√°c s·ª± ki·ªán(v√≠ d·ª• nh∆∞ ng·∫Øt) khi CNT ƒë·∫°t ƒë·∫øn gi√° tr·ªã ƒë∆∞·ª£c l∆∞u trong c√°c thanh ghi TIMx_CCMRx (capture/compare mode register). ·ª®ng d·ª•ng ph·ªï bi·∫øn nh·∫•t c·ªßa Output Compare l√† t·∫°o ra nhi·ªÅu xung PWM v·ªõi c√°c t·∫ßn s·ªë kh√°c nhau tr√™n c√πng m·ªôt Timer.

## 3. S∆° ƒë·ªì kh·ªëi General Purpose Timer
![image](https://github.com/minchangggg/Stm32/assets/125820144/ec4765bb-cfe2-4398-ac73-a9f4cbfebaf1)

# II. Time-base unit (Kh·ªëi c∆° s·ªü c·ªßa b·ªô Timer)
![image](https://github.com/minchangggg/Stm32/assets/125820144/6450db12-112c-4984-89d5-1f40932ecf58)

![image](https://github.com/minchangggg/Stm32/assets/125820144/47531b71-fba6-4dc2-96a0-e1936dc060d4)

## 1. C·∫•u tr√∫c c∆° b·∫£n c·ªßa m·ªôt b·ªô Timer
- B·ªô ƒë·∫øm (Gi√° tr·ªã ƒë∆∞·ª£c l∆∞u ·ªü thanh ghi Counter Register)
- Gi√° tr·ªã Auto Reload (Gi√° tr·ªã ƒë∆∞·ª£c l∆∞u ·ªü thanh ghi Auto Reload)
- B·ªô chia t·∫ßn (Gi√° tr·ªã ƒë∆∞·ª£c l∆∞u ·ªü thanh ghi Prescaler)

=> Th√†nh ph·∫ßn ch√≠nh c·ªßa timer ch√≠nh l√† b·ªô ƒë·∫øm ‚Äì counter (CNT), v·ªõi c√°c ng∆∞·ª°ng tr√™n ƒë∆∞·ª£c thi·∫øt l·∫≠p b·ªüi thanh ghi Auto Reload (ARR). Counter c√≥ th·ªÉ ƒë·∫øm l√™n l√™n ho·∫∑c ƒë·∫øm xu·ªëng. Clock ƒë∆∞a v√†o b·ªô ƒë·∫øm c√≥ th·ªÉ ƒë∆∞·ª£c chia b·ªüi m·ªôt b·ªô chia t·∫ßn ‚Äì Prescaler.

## 2. C√°c thanh ghi quan tr·ªçng:
Ng∆∞·ªùi d√πng c√≥ th·ªÉ th·ª±c hi·ªán c√°c l·ªánh ƒë·ªçc, ghi v√†o c√°c thanh ghi CNT, ARR v√† PSC ƒë·ªÉ c·∫•u h√¨nh cho kh·ªëi c∆° s·ªü c·ªßa m·ªói b·ªô Timer.

- Auto Reload(TIMx_ARR): Gi√° tr·ªã c·ªßa ARR ƒë∆∞·ª£c ng∆∞·ªùi d√πng x√°c ƒë·ªãnh s·∫µn khi c√†i ƒë·∫∑t b·ªô timer, l√†m c∆° s·ªü cho CNT th·ª±c hi·ªán n·∫°p l·∫°i gi√° tr·ªã ƒë·∫øm m·ªói khi tr√†n (overflow khi ƒë·∫øm l√™n ‚Äì CNT v∆∞·ª£t gi√° tr·ªã ARR, underflow khi ƒë·∫øm xu·ªëng ‚Äì CNT b√© h∆°n 0).T√πy v√†o b·ªô timer m√† counter n√†y c√≥ th·ªÉ l√† 16bit ho·∫∑c 32bit.
- Counter Register(TIMx_CNT): L∆∞u gi√° tr·ªã ƒë·∫øm Counter (CNT), tƒÉng ho·∫∑c gi·∫£m m·ªói nh·ªãp xung clock c·ªßa Timer. Gi√° tr·ªã c·ªßa Counter lu√¥n n·∫±m trong kho·∫£ng [0; ARR]. N·∫øu ngo√†i kho·∫£ng ƒë√≥, Timer s·∫Ω th·ª±c hi·ªán n·∫°p l·∫°i gi√° tr·ªã CNT nh∆∞ ban ƒë·∫ßu v√† ti·∫øp t·ª•c ho·∫°t ƒë·ªông. T√πy v√†o m·ªói Timer m√† CNT v√† ARR c√≥ c·ª° 16 ho·∫∑c 32 bit.
- Prescaler (TIMx_PSC): Gi√° tr·ªã c·ªßa thanh ghi b·ªô chia t·∫ßn (16bit) cho ph√©p ng∆∞·ªùi d√πng c·∫•u h√¨nh chia t·∫ßn s·ªë ƒë·∫ßu v√†o (CK_PSC) cho b·∫•t k√¨ gi√° tr·ªã n√†o t·ª´ [1- 65536]. S·ª≠ d·ª•ng k·∫øt h·ª£p b·ªô chia t·∫ßn c·ªßa timer v√† c·ªßa RCC gi√∫p ch√∫ng ta c√≥ th·ªÉ thay ƒë·ªïi ƒë∆∞·ª£c th·ªùi gian c·ªßa m·ªói l·∫ßn CNT th·ª±c hi·ªán ƒë·∫øm, gi√∫p t·∫°o ra ƒë∆∞·ª£c nh·ªØng kho·∫£ng th·ªùi gian, ƒëi·ªÅu ch·∫ø ƒë∆∞·ª£c ƒë·ªô r·ªông xung ph√π h·ª£p v·ªõi nhu c·∫ßu.

## 3. C√°c ch·∫ø ƒë·ªô ho·∫°t ƒë·ªông:
C√°c ch·∫ø ƒë·ªô ƒë·∫øm: M·ªói b·ªô timer ƒë·ªÅu h·ªó tr·ª£ 3 ch·∫ø ch·∫ø ƒë·ªô ƒë·∫øm sau: 

+ Upcounting mode (ch·∫ø ƒë·ªô ƒë·∫øm l√™n): ·ªû ch·∫ø ƒë·ªô n√†y, CNT ƒë·∫øm l√™n t·ª´ 0 (ho·∫∑c m·ªôt gi√° tr·ªã n√†o ƒë√≥ ƒë∆∞·ª£c ng∆∞·ªùi d√πng ghi v√†o CNT tr∆∞·ªõc) ƒë·∫øn gi√° tr·ªã c·ªßa thanh ghi ARR, sau ƒë√≥ CNT b·∫Øt ƒë·∫ßu l·∫°i t·ª´ 0. L√∫c n√†y c√≥ s·ª± ki·ªán tr√†n counter ‚Äì overflow, s·ª± ki·ªán n√†y c√≥ th·ªÉ t·∫°o y√™u c·∫ßu ng·∫Øt n·∫øu ng∆∞·ªùi d√πng c·∫•u h√¨nh cho ph√©p ng·∫Øt. M·ªôt v√≠ d·ª• v·ªõi ARR = 36:

![image](https://github.com/minchangggg/Stm32/assets/125820144/f1d95e3e-4158-4003-8a82-86e1dbb2d8a1)

+ Downcouting mode (ch·∫ø ƒë·ªô ƒë·∫øm xu·ªëng): ·ªû ch·∫ø ƒë·ªô n√†y, CNT ƒë·∫øm xu·ªëng t·ª´ gi√° tr·ªã thanh ghi ARR (ho·∫∑c 1 gi√° tr·ªã n√†o ƒë√≥ do ng∆∞·ªùi d√πng ghi tr·ª±c ti·∫øp v√†o CNT tr∆∞·ªõc) ƒë·∫øn 0, sau ƒë√≥ CNT b·∫Øt ƒë·∫ßu l·∫°i t·ª´ gi√° tr·ªã ARR, l√∫c n√†y c√≥ s·ª± ki·ªán tr√†n counter ‚Äì underflow, s·ª± ki·ªán n√†y c√≥ th·ªÉ t·∫°o y√™u c·∫ßu ng·∫Øt n·∫øu ng∆∞·ªùi d√πng c·∫•u h√¨nh cho ph√©p ng·∫Øt. M·ªôt v√≠ d·ª• v·ªõi ARR = 36:

![image](https://github.com/minchangggg/Stm32/assets/125820144/b8122242-a3d3-468c-b991-49e23bd15eb3)

+ Center-Aligned mode (ch·∫ø ƒë·ªô ƒë·∫øm l√™n v√† xu·ªëng): ·ªû ch·∫ø ƒë·ªô n√†y, counter s·∫Ω ƒë·∫øm l√™n t·ª´ 0 (ho·∫∑c m·ªôt gi√° tr·ªã n√†o ƒë√≥ ƒë∆∞·ª£c ng∆∞·ªùi d√πng ghi v√†o CNT tr∆∞·ªõc) ƒë·∫øn gi√° tr·ªã thanh ghi ARR ‚Äì 1, l√∫c n√†y xu·∫•t hi·ªán s·ª± ki·ªán tr√†n counter ‚Äì overflow, ti·∫øp theo CNT  s·∫Ω ƒë·∫øm xu·ªëng t·ª´ ARR t·ªõi 1, l√∫c n√†y c√≥ s·ª± ki·ªán tr√†n counter ‚Äì underflow, sau ƒë√≥ CNT s·∫Ω v·ªÅ gi√° tr·ªã 0 v√† b·∫Øt ƒë·∫ßu l·∫°i qu√° tr√¨nh ƒë·∫øm l√™n. M·ªôt v√≠ d·ª• v·ªõi ARR = 06:

![image](https://github.com/minchangggg/Stm32/assets/125820144/bc6f821c-97f8-48c4-9471-1b5251ddb4b7)

## 4. T√≠nh to√°n c√°c th√¥ng s·ªë c∆° b·∫£n c·ªßa timer
![image](https://github.com/minchangggg/Stm32/assets/125820144/6450db12-112c-4984-89d5-1f40932ecf58)

	- F_PSC: T·∫ßn s·ªë c·∫•p v√†o b·ªô chia t·∫ßn
	- F_CNT: T·∫ßn s·ªë counter 
	- t : th·ªùi gian timebase mong mu·ªën (th·ªùi gian timer tr√†n)
	- ARR: Thanh ghi do ng∆∞·ªùi d√πng c·∫•u h√¨nh, l·ª±a ch·ªçn gi√° tr·ªã
	- PSC: Thanh ghi do ng∆∞·ªùi d√πng c·∫•u h√¨nh, l·ª±a ch·ªçn gi√° tr·ªã
  
- Note: 

	+ Thanh ghi PSC quy·∫øt ƒë·ªãnh gi√° tr·ªã chia. N·∫øu PSC = 0 th√¨ chia 1; **PSC = PSC th√¨ chia (PSC + 1)**
	+ Counter s·∫Ω tr√†n khi g·∫∑p gi√° tr·ªã b·∫±ng 0. N·∫øu ARR = 10 th√¨ ƒë·∫øm 11 l·∫ßn; **ARR = ARR th√¨ ƒë·∫øm (ARR + 1) l·∫ßn**
	+ Gi√° tr·ªã c·ªßa thanh ghi PSC v√† ARR l√† c√≥ gi·ªõi h·∫°n. C√≥ ƒë·ªô r·ªông l√† n bit th√¨ gi√° tr·ªã t·ªëi ƒëa l√† (2^n) - 1. VD thanh ghi ARR c√≥ ƒë·ªô r·ªông l√† 16 bit th√¨ c√≥ gi√° tr·ªã t·ªëi ƒëa l√† 65535

- VD: Cho t·∫ßn s·ªë v√†o PSC l√† 8MHz. T√≠nh to√°n PSC v√† ARR ƒë·ªÉ th·ªùi gian tr√†n timer l√† 150ms
	Theo ƒë·ªÅ, ta c√≥ F_PSC = 8MHz, t = 150ms
	Ch·ªçn **PSC = 7999Hz** hay  PSC + 1 = 8KHz 

	+) F_CNT = F_PSC/(PSC+1) = 8M/8K = 1KHz -> T_CNT = 1/F_CNT = 1ms
	+) t = (ARR+1) * T_CNT <-> 150ms = (ARR+1) * 1ms -> ARR = 149

# III. Th·ª±c h√†nh v·ªõi timer (ƒêang c·∫≠p nh·∫≠t)
## 1. Y√™u c·∫ßu b√†i to√°n:
Thay ƒë·ªïi tr·∫°ng th√°i ƒë√®n LED m·ªói 1 gi√¢y, s·ª≠ d·ª•ng time-base unit. 
## 2. C√¥ng th·ª©c
![image](https://github.com/minchangggg/Stm32/assets/125820144/efd8b60b-35c3-40c1-86dd-fe67725b3657)

## 3. √Åp d·ª•ng t√≠nh to√°n v√†o Configuration 
+ Clock Source: ch·ªçn Internal Clock (8Mhz nh∆∞ m√¨nh c·∫•u h√¨nh ·ªü tr√™n) -> F[h·ªá_th·ªëng] = F_PSC = 8Mhz

![image](https://github.com/minchangggg/Stm32/assets/125820144/3b8acfd3-315d-4b83-a021-584e70daaf09)

+ Ch·ªçn **Prescaler = PSC = 8KHz-1** => F[timer] = F_CNT = F_PSC/(PSC+1) = 8M/8K = 1KHz -> T[timer] = T_CNT = 1/F_CNT = 1/1K = 1ms
+ T√¨m ARR (hay Counter Period)
+ T[event] = T_CNT * (ARR+1) M√† ƒë·ªÉ thay ƒë·ªïi tr·∫°ng th√°i ƒë√®n LED m·ªói 1 gi√¢y th√¨ T[event] = 1000 ms = 1s
  
=> 1000ms = 1ms * (ARR+1) => **Counter Period = ARR = 999**

![image](https://github.com/minchangggg/Stm32/assets/125820144/c161d0c3-29b4-44f4-ae66-45c3aec2c851)

### 4. Code 

--------------------------------------------------------------------------------------------------------------------------------

# M5S2
<img width="400" alt="image" src="https://github.com/user-attachments/assets/0c380080-11fd-4b68-bd17-11353cf065f1">

> https://mecsu.vn/ho-tro-ky-thuat/moi-2022-pwm-la-gi-nguyen-ly-hoat-dong-pwm.rP0

# I. Kh√°i ni·ªám PWM
- PWM vi·∫øt t·∫Øt c·ªßa Pulse Width Modulation, c√≥ nghƒ©a l√† ph∆∞∆°ng ph√°p ƒëi·ªÅu ch·ªânh ƒëi·ªán √°p t·∫£i, hay hi·ªÉu ƒë∆°n gi·∫£n h∆°n ƒë√¢y l√† ph∆∞∆°ng ph√°p ƒëi·ªÅu ch·ªânh, thay ƒë·ªïi ƒëi·ªán √°p t·∫£i ra b·∫±ng vi·ªác thay ƒë·ªïi ƒë·ªô r·ªông c·ªßa chu·ªói xung vu√¥ng, t·ª´ ƒë√≥ c√≥ s·ª± thay ƒë·ªïi ƒëi·ªán √°p.
- T·∫°i sao n√™n d√πng PWM? D√πng PWM ƒë·ªÉ ƒëi·ªÅu ch·ªânh c∆∞·ªùng ƒë·ªô d√≤ng ƒëi·ªán s·∫Ω hi·ªáu qu·∫£ h∆°n v√† c≈©ng ti·∫øt ki·ªám h∆°n. C√°c ph∆∞∆°ng ph√°p ƒëi·ªÅu ch·ªânh d√≤ng ƒëi·ªán kh√°c r·∫•t t·ªën k√©m v√† ph·ª©c t·∫°p.

![image](https://github.com/minchangggg/Stm32/assets/125820144/329fe9f3-195e-4d0f-b514-4bac6ab23899)

- Duty cycle (D): ph·∫ßn trƒÉm th·ªùi gian xung ·ªü m·ª©c cao trong 1 chu k√¨ xung 
- PWM generation: T√≠nh nƒÉng ƒëi·ªÅu ch·∫ø ƒë·ªô r·ªông xung cho ph√©p t·∫°o ra xung v·ªõi t·∫ßn s·ªë ƒë∆∞·ª£c x√°c ƒë·ªãnh b·ªüi gi√° tr·ªã c·ªßa thanh ghi ARR, v√† chu k·ª≥ nhi·ªám v·ª• (Duty cycle) ƒë∆∞·ª£c x√°c ƒë·ªãnh b·ªüi gi√° tr·ªã thanh ghi CCR.

![image](https://github.com/user-attachments/assets/929c486f-d688-4e9e-a319-8159d09f2feb)

![image](https://github.com/user-attachments/assets/1186a5d9-7186-437e-8d27-8cc653979d71)

- PWM kh√¥ng t·∫°o ra ƒëi·ªán √°p ‚Äú·ªïn ƒë·ªãnh‚Äù li√™n t·ª•c, m√† t·∫°o ra c√°c xung b·∫≠t/t·∫Øt c·ª±c nhanh.
- B·ªô l·ªçc m·∫Øt ng∆∞·ªùi, tai ng∆∞·ªùi, ho·∫∑c m√°y ƒëo ƒëi·ªán √°p s·ªë kh√¥ng nh·∫≠n bi·∫øt ƒë∆∞·ª£c xung dao ƒë·ªông qu√° nhanh.
- Thay v√†o ƒë√≥, ch√∫ng ‚Äúc·∫£m‚Äù th·∫•y m·ª©c trung b√¨nh c·ªßa ƒëi·ªán √°p ‚Üí ch√≠nh l√† Vavg = Duty √ó Vmax

![image](https://github.com/minchangggg/Stm32/assets/125820144/9b785752-6917-4977-8676-21369c8affa0)

+ Mode1: N·∫øu s·ª≠ d·ª•ng ch·∫ø ƒë·ªô ƒë·∫øm l√™n th√¨ ng√µ ra s·∫Ω ·ªü m·ª©c logic 1 khi CNT <CCR v√† ng∆∞·ª£c l·∫°i, ·ªü m·ª©c 0 n·∫øu CNT>CCR.  N·∫øu s·ª≠ d·ª•ng ch·∫ø ƒë·ªô ƒë·∫øm xu·ªëng, ƒë·∫ßu ra s·∫Ω ·ªü m·ª©c 0 khi CNT > CCR v√† ng∆∞·ª£c l·∫°i, ·ªü m·ª©c 1 khi CNT < CCR. 
+ Mode2: N·∫øu s·ª≠ d·ª•ng ch·∫ø ƒë·ªô ƒë·∫øm l√™n th√¨ ng√µ ra s·∫Ω ·ªü m·ª©c logic 0 khi CNT <CCR v√† ng∆∞·ª£c l·∫°i, ·ªü m·ª©c 1 n·∫øu CNT>CCR.  N·∫øu s·ª≠ d·ª•ng ch·∫ø ƒë·ªô ƒë·∫øm xu·ªëng, ƒë·∫ßu ra s·∫Ω ·ªü m·ª©c 1 khi CNT > CCR v√† ng∆∞·ª£c l·∫°i, ·ªü m·ª©c 0 khi CNT<CCR.

![image](https://github.com/user-attachments/assets/18314c6f-ec4e-49b9-b7c3-513a8c6e7dfc)

![image](https://github.com/user-attachments/assets/4564e0c2-7da1-4738-a755-2565f784e982)

# II. T√≠nh to√°n th√¥ng s·ªë c∆° b·∫£n 
![image](https://github.com/minchangggg/Stm32/assets/125820144/7f6e6685-e098-4233-9a90-1eeade71060c)

## 1.
### ƒê·ªÅ b√†i:
+ T√≠nh to√°n c·∫•u h√¨nh ƒë·ªÉ c√≥ ƒë∆∞·ª£c 1 t√≠n hi·ªáu PWM v·ªõi th√¥ng s·ªë nh∆∞ sau: 
+ F = 10KHz; D = 50%. Bi·∫øt F_APB_TIMER2 = 8MHz, d√πng timer2, ch·∫ø ƒë·ªô ƒë·∫øm l√™n
+ Cho bi·∫øt PSC, ARR, CRR
### ƒê√°p √°n:
+ F = 10KHz -> T = 0.1ms = 100 * 10^-6
+ Ch·ªçn PSC = 7 -> F_CNT = F_APB_TIMER2 / (PSC+1) = 8MHz/8 = 1MHz -> T_CNT = 1/F_CNT = 10^-6 
+ 100 * 10^-6 = 10^-6  * (ARR+1) -> ARR = 99
+ CRR/ARR * 100% = 50% -> CRR = 50
### 2.
### ƒê·ªÅ b√†i:
+ T√≠nh to√°n c·∫•u h√¨nh ƒë·ªÉ c√≥ ƒë∆∞·ª£c 1 t√≠n hi·ªáu PWM v·ªõi th√¥ng s·ªë nh∆∞ sau: 
+ F = 5KHz; D = 30%. Bi·∫øt F_APB_TIMER2 = 16MHz, d√πng timer2, ch·∫ø ƒë·ªô ƒë·∫øm l√™n
+ Cho bi·∫øt PSC, ARR, CRR
### ƒê√°p √°n:
+ F = 5KHz -> T = 0.2ms = 200 * 10^-6
+ Ch·ªçn PSC = 15 -> F_CNT = F_APB_TIMER2 / (PSC+1) = 16MHz/16 = 1MHz -> T_CNT = 1/F_CNT = 10^-6 
+ 200 * 10^-6 = 10^-6  * (ARR+1) -> ARR = 199
+ CRR/(ARR+1) * 100% = 30% -> CRR = 60
  
--------------------------------------------------------------------------------------------------------------------------------

# M6
<img width="400" alt="image" src="https://github.com/user-attachments/assets/799a508f-c290-4e10-99d7-c7713416b78d">

> https://tapit.vn/truyen-thong-noi-tiep-trong-lap-trinh-vi-dieu-khien-giao-tiep-uart/

## I. T·ªïng qu√°t 
### 1. Kh√°i ni·ªám
- UART (Universal synchronous asynchronous receiver transmitter ) l√† m·ªôt ngo·∫°i vi c∆° b·∫£n c·ªßa STM32 s·ª≠ d·ª•ng 2 ch√¢n Rx v√† Tx ƒë·ªÉ nh·∫≠n v√† truy·ªÅn d·ªØ li·ªáu.
- UART l√† giao th·ª©c truy·ªÅn d·ªØ li·ªáu kh√¥ng ƒë·ªìng b·ªô, c√≥ nghƒ©a l√† kh√¥ng c√≥ t√≠n hi·ªáu ƒë·ªÉ ƒë·ªìng b·ªô h√≥a ƒë·∫ßu ra c·ªßa c√°c bit t·ª´ UART truy·ªÅn ƒë·∫øn vi·ªác l·∫•y m·∫´u c√°c bit b·ªüi UART nh·∫≠n., do ƒë√≥ kh√¥ng c√≥ ƒë∆∞·ªùng clock n√†o ƒëi·ªÅu ch·ªânh t·ªëc ƒë·ªô truy·ªÅn d·ªØ li·ªáu. Ng∆∞·ªùi d√πng ph·∫£i ƒë·∫∑t c·∫£ hai thi·∫øt b·ªã ƒë·ªÉ giao ti·∫øp ·ªü c√πng t·ªëc ƒë·ªô. T·ªëc ƒë·ªô n√†y ƒë∆∞·ª£c g·ªçi l√† t·ªëc ƒë·ªô truy·ªÅn, ƒë∆∞·ª£c bi·ªÉu th·ªã b·∫±ng bit tr√™n gi√¢y ho·∫∑c bps. T·ªëc ƒë·ªô truy·ªÅn thay ƒë·ªïi ƒë√°ng k·ªÉ, t·ª´ 9600 baud ƒë·∫øn 115200 v√† h∆°n n·ªØa. T·ªëc ƒë·ªô truy·ªÅn gi·ªØa UART truy·ªÅn v√† nh·∫≠n ch·ªâ c√≥ th·ªÉ ch√™nh l·ªách kho·∫£ng 10% tr∆∞·ªõc khi th·ªùi gian c·ªßa c√°c bit b·ªã l·ªách qu√° xa.
- Thay v√¨ t√≠n hi·ªáu ƒë·ªìng b·ªô, UART truy·ªÅn th√™m c√°c bit start v√† stop v√†o g√≥i d·ªØ li·ªáu ƒë∆∞·ª£c chuy·ªÉn. C√°c bit n√†y x√°c ƒë·ªãnh ƒëi·ªÉm b·∫Øt ƒë·∫ßu v√† ƒëi·ªÉm k·∫øt th√∫c c·ªßa g√≥i d·ªØ li·ªáu ƒë·ªÉ UART nh·∫≠n bi·∫øt khi n√†o b·∫Øt ƒë·∫ßu ƒë·ªçc c√°c bit.

<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/e175ae03-5459-488d-9056-979055bcb800">

#### Trong m·ªôt s∆° ƒë·ªì giao ti·∫øp UART:
1. Ch√¢n Tx (truy·ªÅn) c·ªßa m·ªôt chip k·∫øt n·ªëi tr·ª±c ti·∫øp v·ªõi ch√¢n Rx (nh·∫≠n) c·ªßa chip kia v√† ng∆∞·ª£c l·∫°i. Th√¥ng th∆∞·ªùng, qu√° tr√¨nh truy·ªÅn s·∫Ω di·ªÖn ra ·ªü 3.3V ho·∫∑c 5V. UART l√† m·ªôt giao th·ª©c m·ªôt master, m·ªôt slave, trong ƒë√≥ m·ªôt thi·∫øt b·ªã ƒë∆∞·ª£c thi·∫øt l·∫≠p ƒë·ªÉ giao ti·∫øp v·ªõi duy nh·∫•t m·ªôt thi·∫øt b·ªã kh√°c.
2. D·ªØ li·ªáu truy·ªÅn ƒë·∫øn v√† ƒëi t·ª´ UART song song v·ªõi thi·∫øt b·ªã ƒëi·ªÅu khi·ªÉn (v√≠ d·ª•: CPU).
3. Khi g·ª≠i tr√™n ch√¢n Tx, UART ƒë·∫ßu ti√™n s·∫Ω d·ªãch th√¥ng tin song song n√†y th√†nh n·ªëi ti·∫øp v√† truy·ªÅn ƒë·∫øn thi·∫øt b·ªã nh·∫≠n.
4. UART th·ª© hai nh·∫≠n d·ªØ li·ªáu n√†y tr√™n ch√¢n Rx c·ªßa n√≥ v√† bi·∫øn ƒë·ªïi n√≥ tr·ªü l·∫°i th√†nh song song ƒë·ªÉ giao ti·∫øp v·ªõi thi·∫øt b·ªã ƒëi·ªÅu khi·ªÉn c·ªßa n√≥.
#### UART truy·ªÅn d·ªØ li·ªáu n·ªëi ti·∫øp, theo m·ªôt trong ba ch·∫ø ƒë·ªô:
- Full duplex: Giao ti·∫øp ƒë·ªìng th·ªùi ƒë·∫øn v√† ƒëi t·ª´ m·ªói master v√† slave
- Half duplex: D·ªØ li·ªáu ƒëi theo m·ªôt h∆∞·ªõng t·∫°i m·ªôt th·ªùi ƒëi·ªÉm
- Simplex: Ch·ªâ giao ti·∫øp m·ªôt chi·ªÅu
### 2. C√°c th√¥ng s·ªë c∆° b·∫£n trong truy·ªÅn nh·∫≠n UART
- Data Frame (khung truy·ªÅn)
- Baund rate (t·ªëc ƒë·ªô baund)
#### a. Data Frame (khung truy·ªÅn)
D·ªØ li·ªáu truy·ªÅn qua UART ƒë∆∞·ª£c t·ªï ch·ª©c th√†nh c√°c g√≥i. M·ªói g√≥i ch·ª©a 1 bit b·∫Øt ƒë·∫ßu, 5 ƒë·∫øn 9 bit d·ªØ li·ªáu (t√πy thu·ªôc v√†o UART), m·ªôt bit ch·∫µn l·∫ª t√πy ch·ªçn v√† 1 ho·∫∑c 2 bit d·ª´ng.

![image](https://github.com/user-attachments/assets/611836eb-c178-44f9-8be1-c4b9872c404d)

// M·ªôt k√Ω t·ª± (v√≠ d·ª•: 'A', m√£ ASCII l√† 65) th∆∞·ªùng ƒë∆∞·ª£c bi·ªÉu di·ªÖn b·∫±ng 8 bit d·ªØ li·ªáu trong UART

![image](https://github.com/user-attachments/assets/5399383f-9ad2-442d-a30d-bcefacf07546)

<img width="600" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/51d96603-251f-48a6-b23e-8bdfc7be0843">

- **Data Frame**: Khung truy·ªÅn quy ƒë·ªãnh v·ªÅ s·ªë bit trong m·ªói l·∫ßn truy·ªÅn.
- **Start bit**: l√† bit ƒë·∫ßu ti√™n ƒë∆∞·ª£c truy·ªÅn trong 1 Frame. B√°o hi·ªáu cho thi·∫øt b·ªã nh·∫≠n c√≥ m·ªôt g√≥i d·ªØ li·ªáu s·∫Øp ƒëc truy·ªÅn ƒë·∫øn. Bit b·∫Øt bu·ªôc. (ƒê∆∞·ªùng truy·ªÅn d·ªØ li·ªáu UART th∆∞·ªùng ƒë∆∞·ª£c gi·ªØ ·ªü m·ª©c ƒëi·ªán √°p cao khi kh√¥ng truy·ªÅn d·ªØ li·ªáu. ƒê·ªÉ b·∫Øt ƒë·∫ßu truy·ªÅn d·ªØ li·ªáu, UART truy·ªÅn s·∫Ω k√©o ƒë∆∞·ªùng truy·ªÅn t·ª´ m·ª©c cao xu·ªëng m·ª©c th·∫•p trong m·ªôt chu k·ª≥ clock. Khi UART nh·∫≠n ph√°t hi·ªán s·ª± chuy·ªÉn ƒë·ªïi ƒëi·ªán √°p cao xu·ªëng th·∫•p, n√≥ b·∫Øt ƒë·∫ßu ƒë·ªçc c√°c bit trong khung d·ªØ li·ªáu ·ªü t·∫ßn s·ªë c·ªßa t·ªëc ƒë·ªô truy·ªÅn.)
- **Data**: d·ªØ li·ªáu c·∫ßn truy·ªÅn. Bit c√≥ tr·ªçng s·ªë nh·ªè nh·∫•t LSB ƒë∆∞·ª£c truy·ªÅn tr∆∞·ªõc sau ƒë√≥ ƒë·∫øn bit MSB. (Khung d·ªØ li·ªáu ch·ª©a d·ªØ li·ªáu th·ª±c t·∫ø ƒë∆∞·ª£c chuy·ªÉn. N√≥ c√≥ th·ªÉ d√†i t·ª´ 5 bit ƒë·∫øn 8 bit n·∫øu s·ª≠ d·ª•ng bit ch·∫µn l·∫ª. N·∫øu kh√¥ng s·ª≠ d·ª•ng bit ch·∫µn l·∫ª, khung d·ªØ li·ªáu c√≥ th·ªÉ d√†i 9 bit.)
- **Parity bit**: ki·ªÉm tra d·ªØ li·ªáu truy·ªÅn c√≥ ƒë√∫ng kh√¥ng. Bit ch·∫µn l·∫ª l√† m·ªôt c√°ch ƒë·ªÉ UART nh·∫≠n cho bi·∫øt li·ªáu c√≥ b·∫•t k·ª≥ d·ªØ li·ªáu n√†o ƒë√£ thay ƒë·ªïi trong qu√° tr√¨nh truy·ªÅn hay kh√¥ng. Bit c√≥ th·ªÉ b·ªã thay ƒë·ªïi b·ªüi b·ª©c x·∫° ƒëi·ªán t·ª´, t·ªëc ƒë·ªô truy·ªÅn kh√¥ng kh·ªõp ho·∫∑c truy·ªÅn d·ªØ li·ªáu kho·∫£ng c√°ch xa. Sau khi UART nh·∫≠n ƒë·ªçc khung d·ªØ li·ªáu, n√≥ s·∫Ω ƒë·∫øm s·ªë bit c√≥ gi√° tr·ªã l√† 1 v√† ki·ªÉm tra xem t·ªïng s·ªë l√† s·ªë ch·∫µn hay l·∫ª. N·∫øu bit ch·∫µn l·∫ª l√† 0 (t√≠nh ch·∫µn), th√¨ t·ªïng c√°c bit 1 trong khung d·ªØ li·ªáu ph·∫£i l√† m·ªôt s·ªë ch·∫µn. N·∫øu bit ch·∫µn l·∫ª l√† 1 (t√≠nh l·∫ª), c√°c bit 1 trong khung d·ªØ li·ªáu s·∫Ω t·ªïng th√†nh m·ªôt s·ªë l·∫ª. Khi bit ch·∫µn l·∫ª kh·ªõp v·ªõi d·ªØ li·ªáu, UART s·∫Ω bi·∫øt r·∫±ng qu√° tr√¨nh truy·ªÅn kh√¥ng c√≥ l·ªói. Nh∆∞ng n·∫øu bit ch·∫µn l·∫ª l√† 0 v√† t·ªïng l√† s·ªë l·∫ª; ho·∫∑c bit ch·∫µn l·∫ª l√† 1 v√† t·ªïng s·ªë l√† ch·∫µn, UART s·∫Ω bi·∫øt r·∫±ng c√°c bit trong khung d·ªØ li·ªáu ƒë√£ thay ƒë·ªïi.
> T√¨m hi·ªÉu error detection and correction + CRC check
- **Stop bit**: l√† 1 ho·∫∑c c√°c bit b√°o hi·ªáu s·ª± k·∫øt th√∫c c·ªßa g√≥i d·ªØ li·ªáu, UART g·ª≠i s·∫Ω ƒëi·ªÅu khi·ªÉn ƒë∆∞·ªùng truy·ªÅn d·ªØ li·ªáu t·ª´ ƒëi·ªán √°p th·∫•p ƒë·∫øn ƒëi·ªán √°p cao trong √≠t nh·∫•t kho·∫£ng 2 bit. Thi·∫øt b·ªã nh·∫≠n s·∫Ω ti·∫øn h√†nh ki·ªÉm tra khung truy·ªÅn nh·∫±m ƒë·∫£m b·∫£o t√≠nh ƒë√∫ng ƒë·∫Øn c·ªßa d·ªØ li·ªáu. Bit b·∫Øt bu·ªôc.

=> C√≥ th·ªÉ t√≥m t·∫Øt l·∫°i nh∆∞ sau. Qu√° tr√¨nh truy·ªÅn d·ªØ li·ªáu di·ªÖn ra d∆∞·ªõi d·∫°ng c√°c g√≥i d·ªØ li·ªáu, b·∫Øt ƒë·∫ßu b·∫±ng m·ªôt bit b·∫Øt ƒë·∫ßu, ƒë∆∞·ªùng m·ª©c cao ƒë∆∞·ª£c k√©o xu·ªëng ƒë·∫•t. Sau bit b·∫Øt ƒë·∫ßu, nƒÉm ƒë·∫øn ch√≠n bit d·ªØ li·ªáu truy·ªÅn trong khung d·ªØ li·ªáu c·ªßa g√≥i, theo sau l√† bit ch·∫µn l·∫ª t√πy ch·ªçn ƒë·ªÉ x√°c minh vi·ªác truy·ªÅn d·ªØ li·ªáu th√≠ch h·ª£p. Cu·ªëi c√πng, m·ªôt ho·∫∑c nhi·ªÅu bit d·ª´ng ƒë∆∞·ª£c truy·ªÅn ·ªü n∆°i ƒë∆∞·ªùng ƒë·∫∑t ·ªü m·ª©c cao. Nh∆∞ v·∫≠y l√† k·∫øt th√∫c m·ªôt g√≥i.

[Ex]

<img width="600" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/a356abde-7c71-40c5-ba1b-5078047231e0">

+ 1001111 = 79 = 'O'
+ 1001011 = 75 = 'K'
  
=> data truy·ªÅn ƒëi l√† OK  

#### b. Baudrate (t·ªëc ƒë·ªô baund)
- Baudrate (t·ªëc ƒë·ªô baund): Kho·∫£ng th·ªùi gian d√†nh cho 1 bit ƒë∆∞·ª£c truy·ªÅn. Ph·∫£i ƒë∆∞·ª£c c√†i ƒë·∫∑t gi·ªëng nhau ·ªü g·ª≠i v√† nh·∫≠n. M·ªôt s·ªë Baud Rate th√¥ng d·ª•ng: 9600, 38400, 115200, 230400,‚Ä¶
- UART l√† giao th·ª©c kh√¥ng ƒë·ªìng b·ªô, do ƒë√≥ kh√¥ng c√≥ ƒë∆∞·ªùng clock n√†o ƒëi·ªÅu ch·ªânh t·ªëc ƒë·ªô truy·ªÅn d·ªØ li·ªáu. Ng∆∞·ªùi d√πng ph·∫£i ƒë·∫∑t c·∫£ hai thi·∫øt b·ªã ƒë·ªÉ giao ti·∫øp ·ªü c√πng t·ªëc ƒë·ªô. T·ªëc ƒë·ªô n√†y ƒë∆∞·ª£c g·ªçi l√† t·ªëc ƒë·ªô truy·ªÅn, ƒë∆∞·ª£c bi·ªÉu th·ªã b·∫±ng bit tr√™n gi√¢y ho·∫∑c bps. T·ªëc ƒë·ªô truy·ªÅn thay ƒë·ªïi ƒë√°ng k·ªÉ, t·ª´ 9600 baud ƒë·∫øn 115200 v√† h∆°n n·ªØa. T·ªëc ƒë·ªô truy·ªÅn gi·ªØa UART truy·ªÅn v√† nh·∫≠n ch·ªâ c√≥ th·ªÉ ch√™nh l·ªách kho·∫£ng 10% tr∆∞·ªõc khi th·ªùi gian c·ªßa c√°c bit b·ªã l·ªách qu√° xa.
- T·ªëc ƒë·ªô baund c√†ng cao th√¨ t·ªëc ƒë·ªô truy·ªÅn/nh·∫≠n d·ªØ li·ªáu c√†ng nhanh.

[Ex]

![image](https://github.com/minchangggg/Stm32/assets/125820144/392c40ce-573d-4561-bfe7-db4caf0a00a2)

-> 115200/(8+2) = 11520 byte d·ªØ li·ªáu (byte d·ªØ li·ªáu c√≥ th√™m 2 bit l√† start bit v√† stop bit)

#### T·ªëc ƒë·ªô bit v√† t·ªëc ƒë·ªô baud
- C√≥ hai thu·∫≠t ng·ªØ th∆∞·ªùng d√πng trong truy·ªÅn s·ªë li·ªáu l√† t·ªëc ƒë·ªô bit (bit rate) v√† t·ªëc ƒë·ªô baud (baud rate) th∆∞·ªùng b·ªã nh·∫ßm l·∫´n. T·ªëc ƒë·ªô bit l√† s·ªë bit ƒë∆∞·ª£c truy·ªÅn trong m·ªôt gi√¢y, T·ªëc ƒë·ªô baud l√† s·ªë ƒë∆°n v·ªã t√≠n hi·ªáu trong m·ªôt gi√¢y c·∫ßn c√≥ ƒë·ªÉ bi·ªÉu di·ªÖn s·ªë bit v·ª´a n√™u. Khi n√≥i v·ªÅ hi·ªáu qu·∫£ c·ªßa m√°y t√≠nh, th√¨ t·ªëc ƒë·ªô bit lu√¥n l√† y·∫øu t·ªë quan tr·ªçng. Tuy nhi√™n, trong truy·ªÅn s·ªë li·ªáu ta l·∫°i c·∫ßn quan t√¢m ƒë·∫øn hi·ªáu qu·∫£ truy·ªÅn d·∫´n d·ªØ li·ªáu t·ª´ n∆°i n√†y ƒë·∫øn n∆°i kh√°c, nh∆∞ th·∫ø khi d√πng √≠t ƒë∆°n v·ªã t√≠n hi·ªáu c·∫ßn c√≥, th√¨ hi·ªáu qu·∫£ c√†ng cao, v√† bƒÉng th√¥ng truy·ªÅn c√†ng th·∫•p; nh∆∞ th·∫ø th√¨ c·∫ßn ch√∫ √Ω ƒë·∫øn t·ªëc ƒë·ªô baud. T·ªëc ƒë·ªô baud x√°c ƒë·ªãnh bƒÉng th√¥ng c·∫ßn thi·∫øt ƒë·ªÉ truy·ªÅn t√≠n hi·ªáu.T·ªëc ƒë·ªô bit l√† t·ªëc ƒë·ªô baud nh√¢n v·ªõi s·ªë bit trong m·ªói ƒë∆°n v·ªã t√≠n hi·ªáu. T·ªëc ƒë·ªô baud schia cho s·ªë bit bi·ªÉu di·ªÖn trong m·ªói ƒë∆°n v·ªã truy·ªÅn.
  
	   + T·ªëc ƒë·ªô bit l√† s·ªë bit trong m·ªói gi√¢y.
	   + T·ªëc ƒë·ªô baud l√† s·ªë ƒë∆°n v·ªã t√≠n hi·ªáu trong m·ªói gi√¢y.
	   + T·ªëc ƒë·ªô baud th∆∞·ªùng b√© h∆°n hay b·∫±ng t·ªëc ƒë·ªô bit.
  
- M·ªôt √Ω ni·ªám t∆∞∆°ng ƒë·ªìng c√≥ th·ªÉ gi√∫p hi·ªÉu r√µ v·∫•n ƒë·ªÅ n√†y; baud t∆∞∆°ng t∆∞ nh∆∞ xe kh√°ch, c√≤n bit t∆∞∆°ng t·ª± nh∆∞ s·ªë h√†nh kh√°ch. M·ªôt chuy·∫øn xe mang m·ªôt ho·∫∑c nhi·ªÅu h√†nh kh√°ch. N·∫øu 1000 xe di chuy·ªÉn t·ª´ ƒëi·ªÉm n√†y sang ƒëi·ªÉm kh√°c ch·ªâ mang m·ªôt h√†nh kh√°ch (th√≠ d·ª• l√°i xe) th√¨ mang ƒë∆∞·ª£c 1000 h√†nh kh√°ch. Tuy nhi√™n, v·ªõi s·ªë xe n√†y, m·ªói xe mang 4 ng∆∞·ªùi, th√¨ ta v·∫≠n chuy·ªÉn ƒë∆∞·ª£c 4000 h√†nh kh√°ch. Ch√∫ √Ω l√† ch√≠nh s·ªë xe, ch·ª© kh√¥ng ph·∫£i s·ªë h√†nh kh√°ch, l√† ƒë∆°n v·ªã l∆∞u th√¥ng tr√™n ƒë∆∞·ªùng, t·ª©c l√† t·∫°o nhu c·∫ßu v·ªÅ ƒë·ªô r·ªông c·ªßa xa l·ªô. N√≥i c√°ch kh√°c, t·ªëc ƒë·ªô baud x√°c ƒë·ªãnh bƒÉng th√¥ng c·∫ßn thi·∫øt, ch·ª© kh√¥ng ph·∫£i s·ªë bit.
  
[Ex] M·ªôt t√≠n hi·ªáu analog mang 4 bit trong m·ªói ph·∫ßn t·ª≠ t√≠n hi·ªáu. N·∫øu 1000 ph·∫ßn t·ª≠ t√≠n hi·ªáu ƒë∆∞·ª£c g·ªüi trong m·ªôt gi√¢y, x√°c ƒë·ªãnh t·ªëc ƒë·ªô baud v√† t·ªëc ƒë·ªô bit.

		+ T·ªëc ƒë·ªô baud = s·ªë ƒë∆°n v·ªã t√≠n hi·ªáu = 1000 baud/gi√¢y
		+ T·ªëc ƒë·ªô bit = t·ªëc ƒë·ªô baud x s·ªë bit trong m·ªôt  ƒë∆°n v·ªã t√≠n hi·ªáu =1000 x 4 = 4000 bps.
  
[Ex] T·ªëc ƒë·ªô bit c·ªßa t√≠n hi·ªáu l√† 3000. N·∫øu m·ªói ph·∫ßn t·ª≠ t√≠n hi·ªáu mang 6 bit, cho bi·∫øt t·ªëc ƒë·ªô baud?

		+ T·ªëc ƒë·ªô baud = t·ªëc ƒë·ªô bit/ s·ªë bit trong m·ªói ph·∫ßn t·ª≠ t√≠n hi·ªáu = 3000/6 =500 baud/gi√¢y
### 3. C√°ch th·ª©c ƒë·ªìng b·ªô h√≥a t√≠nh hi·ªáu
Trong giao ti·∫øp UART, hai ch·∫ø ƒë·ªô Asynchronous v√† Synchronous li√™n quan ƒë·∫øn c√°ch th·ª©c ƒë·ªìng b·ªô h√≥a t√≠n hi·ªáu gi·ªØa c√°c thi·∫øt b·ªã:
#### +) Ch·∫ø ƒë·ªô Asynchronous (B·∫•t ƒë·ªìng b·ªô)
- Kh√¥ng c√≥ t√≠n hi·ªáu ƒë·ªìng h·ªì chung (Clock).
- M·ªói thi·∫øt b·ªã g·ª≠i v√† nh·∫≠n d·ªØ li·ªáu m·ªôt c√°ch ƒë·ªôc l·∫≠p.
- Th·ªùi gian gi·ªØa c√°c bit d·ªØ li·ªáu c√≥ th·ªÉ thay ƒë·ªïi t√πy theo t·ªëc ƒë·ªô baud rate.
- ∆Øu ƒëi·ªÉm: ƒê∆°n gi·∫£n, √≠t y√™u c·∫ßu ph·∫ßn c·ª©ng.
- ·ª®ng d·ª•ng: D√πng trong truy·ªÅn th√¥ng ƒë∆°n gi·∫£n, th√¥ng th∆∞·ªùng nh∆∞ giao ti·∫øp v·ªõi c·∫£m bi·∫øn, module GSM, v√† h·∫ßu h·∫øt c√°c ·ª©ng d·ª•ng UART.
#### +) Ch·∫ø ƒë·ªô Synchronous (ƒê·ªìng b·ªô)
- C√≥ t√≠n hi·ªáu ƒë·ªìng h·ªì chung gi·ªØa hai thi·∫øt b·ªã.
- D·ªØ li·ªáu ƒë∆∞·ª£c truy·ªÅn v√† nh·∫≠n c√πng v·ªõi t√≠n hi·ªáu ƒë·ªìng h·ªì, ƒë·∫£m b·∫£o c√°c bit ƒë∆∞·ª£c truy·ªÅn ch√≠nh x√°c theo th·ªùi gian.
- ∆Øu ƒëi·ªÉm: ƒê·∫£m b·∫£o ƒë·ªô ch√≠nh x√°c cao, t·ªëc ƒë·ªô truy·ªÅn nhanh h∆°n v√¨ kh√¥ng ph·∫£i truy·ªÅn th√™m c√°c bit start/stop nh∆∞ trong ch·∫ø ƒë·ªô b·∫•t ƒë·ªìng b·ªô.
- ·ª®ng d·ª•ng: D√πng khi c·∫ßn truy·ªÅn t·∫£i d·ªØ li·ªáu ·ªü t·ªëc ƒë·ªô cao v√† ƒë·ªô ch√≠nh x√°c cao, nh∆∞ trong c√°c giao ti·∫øp truy·ªÅn th√¥ng ph·ª©c t·∫°p.
#### => T√≥m l·∫°i:
- Asynchronous (B·∫•t ƒë·ªìng b·ªô): Kh√¥ng c√≥ ƒë·ªìng h·ªì chung, truy·ªÅn d·ªØ li·ªáu theo c√°ch ƒë∆°n gi·∫£n, ph·ªï bi·∫øn.
- Synchronous (ƒê·ªìng b·ªô): C√≥ t√≠n hi·ªáu ƒë·ªìng h·ªì chung, ch√≠nh x√°c h∆°n, th∆∞·ªùng d√πng khi y√™u c·∫ßu t·ªëc ƒë·ªô v√† ƒë·ªô ch√≠nh x√°c cao.

=> ch·∫ø ƒë·ªô UART2 ƒë∆∞·ª£c c√†i ƒë·∫∑t l√† Asynchronous, nghƒ©a l√† kh√¥ng s·ª≠ d·ª•ng ƒë·ªìng h·ªì chung, v√† d·ªØ li·ªáu ƒë∆∞·ª£c truy·ªÅn theo c√°ch b·∫•t ƒë·ªìng b·ªô.

### 4. ∆Øu v√† nh∆∞·ª£c ƒëi·ªÉm c·ªßa UART
Kh√¥ng c√≥ giao th·ª©c truy·ªÅn th√¥ng n√†o l√† ho√†n h·∫£o, nh∆∞ng UART th·ª±c hi·ªán kh√° t·ªët c√¥ng vi·ªác c·ªßa n√≥. D∆∞·ªõi ƒë√¢y l√† m·ªôt s·ªë ∆∞u v√† nh∆∞·ª£c ƒëi·ªÉm ƒë·ªÉ gi√∫p b·∫°n quy·∫øt ƒë·ªãnh xem n√≥ c√≥ ph√π h·ª£p v·ªõi nhu c·∫ßu c·ªßa b·∫°n hay kh√¥ng:
#### ∆Øu ƒëi·ªÉm
- Ch·ªâ s·ª≠ d·ª•ng hai d√¢y
- Kh√¥ng c·∫ßn t√≠n hi·ªáu clock
- C√≥ m·ªôt bit ch·∫µn l·∫ª ƒë·ªÉ cho ph√©p ki·ªÉm tra l·ªói
- C·∫•u tr√∫c c·ªßa g√≥i d·ªØ li·ªáu c√≥ th·ªÉ ƒë∆∞·ª£c thay ƒë·ªïi mi·ªÖn l√† c·∫£ hai b√™n ƒë·ªÅu ƒë∆∞·ª£c thi·∫øt l·∫≠p cho n√≥
- Ph∆∞∆°ng ph√°p c√≥ nhi·ªÅu t√†i li·ªáu v√† ƒë∆∞·ª£c s·ª≠ d·ª•ng r·ªông r√£i
#### Nh∆∞·ª£c ƒëi·ªÉm
- K√≠ch th∆∞·ªõc c·ªßa khung d·ªØ li·ªáu ƒë∆∞·ª£c gi·ªõi h·∫°n t·ªëi ƒëa l√† 9 bit
- Kh√¥ng h·ªó tr·ª£ nhi·ªÅu h·ªá th·ªëng slave ho·∫∑c nhi·ªÅu h·ªá th·ªëng master
- T·ªëc ƒë·ªô truy·ªÅn c·ªßa m·ªói UART ph·∫£i n·∫±m trong kho·∫£ng 10% c·ªßa nhau
### 5. K·∫øt n·ªëi ph·∫ßn c·ª©ng 
![image](https://github.com/minchangggg/Stm32/assets/125820144/c951302a-40b2-4308-82ee-f6fd5552dece)

> T√¨m h·ªâu v·ªÅ c√°ch ly quang trong vi·ªác truy·ªÅn nh·∫≠n d·ªØ li·ªáu

## II. S∆° ƒë·ªì kh·ªëi qu√° tr√¨nh truy·ªÅn nh·∫≠n 1 byte d·ªØ li·ªáu 
### Qu√° tr√¨nh truy·ªÅn 1 byte d·ªØ li·ªáu
![image](https://github.com/minchangggg/Stm32/assets/125820144/8807eba4-c470-43f2-a5b0-0d6817b49f74)

### Qu√° tr√¨nh nh·∫≠n 1 byte d·ªØ li·ªáu
![image](https://github.com/minchangggg/Stm32/assets/125820144/44552493-1e44-48df-a481-edad4320a14e)

--------------------------------------------------------------------------------------------------------------------------------

# M7
<img width="400" alt="image" src="https://github.com/user-attachments/assets/822aef49-f79c-415e-93c1-9223732e2d08">

### Nh·∫≠n d·ªØ li·ªáu ·ªü ch·∫ø ƒë·ªô Interrupt 
![image](https://github.com/minchangggg/Stm32/assets/125820144/9b90231c-d56a-4fa6-be6b-5987eb3eb196)

--------------------------------------------------------------------------------------------------------------------------------

<img width="400" alt="image" src="https://github.com/user-attachments/assets/50f54d67-6b7d-49a3-8b7b-1408ffd293a2">

# 1. Giao th·ª©c I2C l√† g√¨
- I2C vi·∫øt t·∫Øt c·ªßa Inter- Integrated Circuit  l√† m·ªôt ph∆∞∆°ng th·ª©c giao ti·∫øp ƒë∆∞·ª£c ph√°t tri·ªÉn b·ªüi h√£ng Philips Semiconductors. D√πng ƒë·ªÉ truy·ªÅn t√≠n hi·ªáu gi·ªØa vi x·ª≠ l√Ω v√† c√°c IC tr√™n c√°c bus n·ªëi ti·∫øp.
- ƒê·∫∑c ƒëi·ªÉm:
	+ T·ªëc ƒë·ªô kh√¥ng cao
	+ Th∆∞·ªùng s·ª≠ d·ª•ng onboard v·ªõi ƒë∆∞·ªùng truy·ªÅn ng·∫Øn
	+ N·ªëi ƒë∆∞·ª£c nhi·ªÅu thi·∫øt b·ªã tr√™n c√πng m·ªôt bus
	+ Giao ti·∫øp ƒë·ªìng b·ªô, s·ª≠ d·ª•ng Clock t·ª´ master
	+ S·ª≠ d·ª•ng 7 bit ho·∫∑c 10 bit ƒë·ªãa ch·ªâ
	+ Ch·ªâ s·ª≠ d·ª•ng 2 ch√¢n t√≠n hi·ªáu SDA, SCL
	+ C√≥ 2 t·ªëc ƒë·ªô ti√™u chu·∫©n l√† Standard mode (100 kb/s)v√† Low mode (10 kbit/s)

- K·∫øt n·ªëi v·∫≠t l√Ω c·ªßa giao th·ª©c I2C:
	+ Bus I2C s·ª≠ d·ª•ng 2 d√¢y t√≠n hi·ªáu l√† SDA (Serial Data Line) v√† SCL (Serial Clock Line).
	+ D·ªØ li·ªáu truy·ªÅn tr√™n SDA ƒë∆∞·ª£c ƒë·ªìng b·ªô v·ªõi m·ªói xung SCL. ƒê∆∞·ªùng SCL ch·ªâ master m·ªõi c√≥ quy·ªÅn ƒëi·ªÅu khi·ªÉn.
	+ T·∫•t c·∫£ c√°c thi·∫øt b·ªã ƒë·ªÅu d√πng chung 2 ƒë∆∞·ªùng t√≠n hi·ªáu n√†y
	+ Hai ƒë∆∞·ªùng bus SDA v√† SCL ho·∫°t ƒë·ªông ·ªü ch·∫ø ƒë·ªô Open Drain hay c·ª±c m√°ng h·ªü. Nghƒ©a l√† t·∫•t c·∫£ c√°c thi·∫øt b·ªã trong m·∫°ng ƒë·ªÅu ch·ªâ c√≥ th·ªÉ l√°i 2 ch√¢n n√†y v·ªÅ 0 ch·ª© ko th·ªÉ k√©o l√™n 1. ƒê·ªÉ tr√°nh vi·ªác s·∫£y ra ng·∫Øn m·∫°ch khi thi·∫øt b·ªã n√†y k√©o l√™n cao, thi·∫øt b·ªã kia k√©o xu·ªëng th·∫•p.
	+ ƒê·ªÉ gi·ªØ m·ª©c logic l√† 1 ·ªü tr·∫°ng th√°i m·∫∑c ƒë·ªãnh ph·∫£i m·∫Øc th√™m 2 ƒëi·ªán tr·ªü treo l√™n Vcc (th∆∞·ªùng t·ª´ 1k ‚Äì 4k7).

- M·ªói Bus I2C s·∫Ω c√≥ 3 ch·∫ø ƒë·ªô ch√≠nh:
	+ M·ªôt Master, nhi·ªÅu Slave
	+ Nhi·ªÅu master, nhi·ªÅu Slave
	+ M·ªôt Master, m·ªôt Slave

M·ªôt master nhi·ªÅu Slave

Nhi·ªÅu Master, nhi·ªÅu Slave

- T·∫°i m·ªôt th·ªùi ƒëi·ªÉm truy·ªÅn nh·∫≠n d·ªØ li·ªáu ch·ªâ c√≥ m·ªôt Master ƒë∆∞·ª£c ho·∫°t ƒë·ªông, ƒëi·ªÅu khi·ªÉn d√¢y SCL v√† ph√°t t√≠n hi·ªáu b·∫Øt ƒë·∫ßu t·ªõi c√°c Slave.
- T·∫•t c·∫£ c√°c thi·∫øt b·ªã ƒë√°p ·ª©ng s·ª± ƒëi·ªÅu h∆∞·ªõng c·ªßa Master g·ªçi l√† Slave. Gi·ªØa c√°c Slave v·ªõi nhau, ph√¢n bi·ªát b·∫±ng 7bit ƒë·ªãa ch·ªâ.

# II. C√°ch truy·ªÅn d·ªØ li·ªáu c·ªßa giao th·ª©c I2C
- Giao th·ª©c (ph∆∞∆°ng th·ª©c giao ti·∫øp) l√† c√°ch c√°c thi·∫øt b·ªã ƒë√£ th·ªëng nh·∫•t v·ªõi nhau khi s·ª≠ d·ª•ng m·ªôt chu·∫©n n√†o ƒë√≥ ƒë·ªÉ truy·ªÅn v√† nh·∫≠n t√≠n hi·ªáu.
- D·ªØ li·ªáu ƒë∆∞·ª£c truy·ªÅn ƒëi tr√™n d√¢y SDA ƒë∆∞·ª£c th·ª±c hi·ªán nh∆∞ sau:
1. Master th·ª±c hi·ªán ƒëi·ªÅu ki·ªán b·∫Øt ƒë·∫ßu I2C (Start Condition)
2. G·ª≠i ƒë·ªãa ch·ªâ 7 bit + 1bit ƒê·ªçc/Ghi (R/W) ƒë·ªÉ giao ti·∫øp mu·ªën ƒë·ªçc ho·∫∑c ghi d·ªØ li·ªáu t·∫°i Slave c√≥ ƒë·ªãa ch·ªâ tr√™n
3. Nh·∫≠n ph·∫£i h·ªìi t·ª´ Bus, n·∫øu c√≥ m·ªôt bit ACK (K√©o SDA xu·ªëng th·∫•p) Master s·∫Ω g·ª≠i d·ªØ li·ªáu
4. N·∫øu l√† ƒë·ªçc d·ªØ li·ªáu R/W bit = 1, ch√¢n SDA c·ªßa master s·∫Ω l√† input, ƒë·ªçc d·ªØ li·ªáu t·ª´ Slave g·ª≠i v·ªÅ. N·∫øu l√† ghi d·ªØ li·ªáu R/W = 0, ch√¢n SDA s·∫Ω l√† output ghi d·ªØ li·ªáu v√†o Slave
5. Truy·ªÅn ƒëi·ªÅu khi·ªán k·∫øt th√∫c (Stop Condition)

M·ªói l·∫ßn giao ti·∫øp c√≥ c·∫•u tr√∫c nh∆∞ sau


Start condition (ƒêi·ªÅu khi·ªán b·∫Øt ƒë·∫ßu)
B·∫•t c·ª© khi n√†o m·ªôt thi·∫øt b·ªã ch·ªß / IC quy·∫øt ƒë·ªãnh b·∫Øt ƒë·∫ßu m·ªôt giao d·ªãch, n√≥ s·∫Ω chuy·ªÉn m·∫°ch SDA t·ª´ m·ª©c ƒëi·ªán √°p cao xu·ªëng m·ª©c ƒëi·ªán √°p th·∫•p tr∆∞·ªõc khi ƒë∆∞·ªùng SCL chuy·ªÉn t·ª´ cao xu·ªëng th·∫•p.
Khi ƒëi·ªÅu ki·ªán b·∫Øt ƒë·∫ßu ƒë∆∞·ª£c g·ª≠i b·ªüi thi·∫øt b·ªã Master, t·∫•t c·∫£ c√°c thi·∫øt b·ªã Slave ƒë·ªÅu ho·∫°t ƒë·ªông ngay c·∫£ khi
ch√∫ng ·ªü ch·∫ø ƒë·ªô ng·ªß (sleep mode) v√† ƒë·ª£i bit ƒë·ªãa ch·ªâ.


--------------------------------------------------------------------------------------------------------------------------------

<img width="400" alt="image" src="https://github.com/user-attachments/assets/1e4c33c4-84e2-4242-b33c-8725d0b04b58">

--------------------------------------------------------------------------------------------------------------------------------

<img width="500" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/949972d7-a29b-4992-8cc3-070222dfb177">

> https://www.studocu.com/vn/document/truong-dai-hoc-tra-vinh/vat-ly-dai-cuong/stm32-adc/82063383
> 
> Trong c√°c ·ª©ng d·ª•ng vi ƒëi·ªÅu khi·ªÉn ‚Äì h·ªá th·ªëng nh√∫ng, b·ªô chuy·ªÉn ƒë·ªïi t∆∞∆°ng t·ª±-s·ªë (Analog Digital Converter - ADC) l√† 1 th√†nh ph·∫ßn r·∫•t quan tr·ªçng ƒë·ªÉ c√≥ th·ªÉ chuy·ªÉn ƒë·ªïi c√°c d·ªØ li·ªáu d·∫°ng analog t·ª´ m√¥i tr∆∞·ªùng (nhi·ªát ƒë·ªô, ƒë·ªô ·∫©m, ƒë·ªô s√°ng,‚Ä¶) sang d·∫°ng digital ƒë·ªÉ vi ƒëi·ªÅu khi·ªÉn c√≥ th·ªÉ x·ª≠ l√Ω ƒë∆∞·ª£c.
> 
> STM32F103C8 c√≥ t√≠ch h·ª£p s·∫µn c√°c b·ªô chuy·ªÉn ƒë·ªïi ADC v·ªõi ƒë·ªô ph√¢n gi·∫£i 12bit. C√≥ 12 k√™nh cho ph√©p ƒëo t√≠n hi·ªáu t·ª´ 10 ngu·ªìn b√™n ngo√†i v√† 2 ngu·ªìn n·ªôi b√™n trong.

# I. T·ªïng quan v·ªÅ c·∫£m bi·∫øn 
G·ªìm c√≥ 2 lo·∫°i c·∫£m bi·∫øn ch√≠nh:

- C·∫£m bi·∫øn c√≥ ng√µ ra t∆∞∆°ng t·ª± Analog. Trong ƒë√≥ l·∫°i chia l√†m 2 lo·∫°i l√†:
	+ ƒêi·ªán √°p (0V - 3.3V ; 0V - 5V ; 0V - 10V). VD: c·∫£m bi·∫øn nhi·ªát ƒë·ªô 
 	+ D√≤ng ƒëi·ªán (0/4 - 20/24 mA)
- C·∫£m bi·∫øn c√≥ ng√µ ra s·ªë Digital
	+ Logic high, logic low (m·∫°ch so s√°nh)
 	+ C√°c chu·∫©n giao ti·∫øp UART / I2C / SPI
	+ Xung (Pulse)

# II. Analog Digital Converter
### B·ªô chuy·ªÉn ƒë·ªïi ADC l√† g√¨
- ADC l√† t·ª´ vi·∫øt t·∫Øt c·ªßa Analog to Digital Converter hay b·ªô chuy·ªÉn ƒë·ªïi analog sang k·ªπ thu·∫≠t s·ªë l√† m·ªôt m·∫°ch chuy·ªÉn ƒë·ªïi gi√° tr·ªã ƒëi·ªán √°p li√™n t·ª•c (analog) sang gi√° tr·ªã nh·ªã ph√¢n (k·ªπ thu·∫≠t s·ªë) m√† thi·∫øt b·ªã k·ªπ thu·∫≠t s·ªë c√≥ th·ªÉ hi·ªÉu ƒë∆∞·ª£c sau ƒë√≥ c√≥ th·ªÉ ƒë∆∞·ª£c s·ª≠ d·ª•ng ƒë·ªÉ t√≠nh to√°n k·ªπ thu·∫≠t s·ªë. M·∫°ch ADC n√†y c√≥ th·ªÉ l√† vi m·∫°ch ADC ho·∫∑c ƒë∆∞·ª£c nh√∫ng v√†o m·ªôt b·ªô vi ƒëi·ªÅu khi·ªÉn.

<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/98d2560b-9534-4d1e-9c50-3866b820800f">

### T·∫°i sao ph·∫£i chuy·ªÉn ƒë·ªïi analog sang k·ªπ thu·∫≠t s·ªë
- Thi·∫øt b·ªã ƒëi·ªán t·ª≠ ng√†y nay ho√†n to√†n l√† k·ªπ thu·∫≠t s·ªë, kh√¥ng c√≤n l√† th·ªùi k·ª≥ c·ªßa m√°y t√≠nh analog. Th·∫≠t kh√¥ng may cho c√°c h·ªá th·ªëng k·ªπ thu·∫≠t s·ªë, th·∫ø gi·ªõi ch√∫ng ta ƒëang s·ªëng v·∫´n l√† analog v√† ƒë·∫ßy m√†u s·∫Øc, kh√¥ng ch·ªâ ƒëen v√† tr·∫Øng.
- V√≠ d·ª•, m·ªôt c·∫£m bi·∫øn nhi·ªát ƒë·ªô nh∆∞ LM35 t·∫°o ra ƒëi·ªán √°p ph·ª• thu·ªôc v√†o nhi·ªát ƒë·ªô, trong tr∆∞·ªùng h·ª£p c·ªßa thi·∫øt b·ªã c·ª• th·ªÉ n√≥ s·∫Ω tƒÉng 10mV khi nhi·ªát ƒë·ªô tƒÉng l√™n m·ªói ƒë·ªô. N·∫øu ch√∫ng ta k·∫øt n·ªëi tr·ª±c ti·∫øp thi·∫øt b·ªã n√†y v·ªõi ƒë·∫ßu v√†o k·ªπ thu·∫≠t s·ªë, n√≥ s·∫Ω ghi l√† cao ho·∫∑c th·∫•p t√πy thu·ªôc v√†o c√°c ng∆∞·ª°ng ƒë·∫ßu v√†o, ƒëi·ªÅu n√†y l√† ho√†n to√†n v√¥ d·ª•ng.
- Thay v√†o ƒë√≥, ch√∫ng ta s·ª≠ d·ª•ng m·ªôt b·ªô ADC ƒë·ªÉ chuy·ªÉn ƒë·ªïi ƒë·∫ßu v√†o ƒëi·ªán √°p analog th√†nh m·ªôt chu·ªói c√°c bit c√≥ th·ªÉ ƒë∆∞·ª£c k·∫øt n·ªëi tr·ª±c ti·∫øp v·ªõi bus d·ªØ li·ªáu c·ªßa b·ªô vi x·ª≠ l√Ω v√† ƒë∆∞·ª£c s·ª≠ d·ª•ng ƒë·ªÉ t√≠nh to√°n.
### ADC ho·∫°t ƒë·ªông nh∆∞ th·∫ø n√†o
- M·ªôt c√°ch r·∫•t hay ƒë·ªÉ xem x√©t ho·∫°t ƒë·ªông c·ªßa ADC l√† t∆∞·ªüng t∆∞·ª£ng n√≥ nh∆∞ m·ªôt **b·ªô chia t·ª∑ l·ªá to√°n h·ªçc**. **T·ª∑ l·ªá v·ªÅ c∆° b·∫£n l√† √°nh x·∫° c√°c gi√° tr·ªã t·ª´ d·∫£i n√†y sang d·∫£i kh√°c, v√¨ v·∫≠y ADC √°nh x·∫° m·ªôt gi√° tr·ªã ƒëi·ªán √°p sang m·ªôt s·ªë nh·ªã ph√¢n.** 

---
![image](https://github.com/minchangggg/Stm32/assets/125820144/0f925e69-61a6-4ad8-b386-fe5aad02ecd2)

- STM32F103C8T6 g·ªìm 2 kh·ªëi ngo·∫°i vi ADC

![image](https://github.com/minchangggg/Stm32/assets/125820144/f22b4a42-8825-4e2c-8727-e444680e008a)

- V·ªõi m·ªói kh·ªëi ngo·∫°i vi ADC g·ªìm c√≥ 2 lo·∫°i k√™nh ng√µ v√†o l√† b√™n ngo√†i v√† b√™n trong:
	+ K√™nh ng√µ v√†o b√™n ngo√†i n·ªëi tr·ª±c ti·∫øp ch√¢n c·ªßa vi ƒëi·ªÅu khi·ªÉn -> ƒëo t√≠n hi·ªáu analog t·ª´ ch√¢n c·ªßa vi ƒëi·ªÅu khi·ªÉn 
	+ K√™nh ng√µ v√†o b√™n trong th∆∞·ªùng k·∫øt n·ªëi c·∫£m bi·∫øn nhi·ªát ƒë·ªô v√† ƒëi·ªán √°p n·ªôi -> ƒëo ƒë∆∞·ª£c nhi·ªát ƒë·ªô v√† ƒëi·ªán √°p hi·ªán t·∫°i c·ªßa vi ƒëi·ªÅu khi·ªÉn l√† bao nhi√™u 

## 1. C√°c ch·∫ø ƒë·ªô input ADC trong STM32
![image](https://github.com/minchangggg/Stm32/assets/125820144/97bd8812-b712-4580-9961-38b9972cb880)

+ Single-ended mode: Sensor s·∫Ω ƒë∆∞·ª£c n·ªëi gnd chung v·ªõi STM32 v√† ch√¢n output c·ªßa sensor s·∫Ω ƒë∆∞·ª£c n·ªëi v√†o channel ADC c·ªßa STM32 t·ª´ ƒë√≥ gi√° tr·ªã ƒëo ƒë∆∞·ª£c s·∫Ω so v·ªõi GND chung (ƒë√¢y l√† mode th∆∞·ªùng xuy√™n s√†i).
+ Differential mode: Sensor s·∫Ω c√≥ 2 ƒë·∫ßu ra v√† 2 ƒë·∫ßu ra ƒë√≥ n·ªëi v·ªõi 2 channel ADC trong STM32 v√† ƒëi·ªán √°p ƒëo ƒë∆∞·ª£c l√† ƒëi·ªán √°p sai l·ªách gi·ªØa 2 ng√µ ra 

## 2. ƒê·ªô ph√¢n gi·∫£i ADC (resolution): d√πng ƒë·ªÉ ch·ªâ s·ªë bit c·∫ßn thi·∫øt ƒë·ªÉ ch·ª©a h·∫øt c√°c m·ª©c gi√° tr·ªã s·ªë (digital) sau qu√° tr√¨nh chuy·ªÉn ƒë·ªïi ·ªü ng√µ ra 
+ ƒê·ªÉ gi·∫£i th√≠ch r√µ h∆°n, ch√∫ng ta c√πng chuy·ªÉn ƒë·ªïi ƒëi·ªán √°p thay ƒë·ªïi t·ª´ 0 ‚Äì 3.3 V, nh∆∞ng ch·ªâ c√≥ 1 bit ƒë·ªÉ l∆∞u gi√° tr·ªã c·ªßa ƒëi·ªán √°p thay ƒë·ªïi n√†y:
  
<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/22f0659e-2423-46a1-ac7b-cc31588ebc6e">

-> Nh∆∞ v·∫≠y ch·ªâ c√≥ 2 m·ª©c, b·ªüi v√¨ 1 bit ch·ªâ c√≥ gi√° tr·ªã b·∫±ng 0 ho·∫∑c gi√° tr·ªã b·∫±ng 1, n√≥ s·∫Ω chia ƒë√¥i kho·∫£ng ƒëi·ªán √°p nh∆∞ h√¨nh v·∫Ω (·ªü ƒëi·ªÉm c·ªßa m≈©i t√™n ch·ªâ v√†o) v√† n·∫øu nh∆∞ b√© h∆°n m≈©i t√™n s·∫Ω mang gi√° tr·ªã l√† 0 v√† l·ªõn h∆°n l√† s·∫Ω mang gi√° tr·ªã l√† 1. T∆∞∆°ng t·ª± nh∆∞ v·∫≠y ta **tƒÉng l√™n n bit th√¨ chia c√°i kho·∫£ng ƒëi·ªán ƒë√≥ cho n l·∫ßn** v√† ta th·∫•y ƒë∆∞·ª£c **c√†ng nhi·ªÅu bit th√¨ ƒë·ªô ph√¢n gi·∫£i c√†ng m·ªãn h∆°n**.

![image](https://github.com/minchangggg/Stm32/assets/125820144/5342501a-96c7-4c95-a50f-67c0a831310f)

+ M√†u xanh t∆∞∆°ng ·ª©ng th·ªÉ hi·ªán ƒë·ªô ph√¢n gi·∫£i c·ªßa b·ªô chuy·ªÉn ƒë·ªïi n√†y l√† 3 bit, t∆∞∆°ng ·ª©ng v·ªõi 8 s·ª± thay ƒë·ªïi ·ªü ƒë·∫ßu ra s·ªë (23=8). Khi ƒë∆∞a v¬≠¬≠¬≠¬≠¬≠¬≠√†o ƒëi·ªán √°p t∆∞∆°ng t·ª±, b·ªô chuy·ªÉn ƒë·ªïi s·∫Ω th·ª±c hi·ªán m·ªôt c√¥ng ƒëo·∫°n l∆∞·ª£ng t·ª≠ h√≥a ƒë·ªÉ ƒë∆∞a c√°c k·∫øt qu·∫£ t∆∞∆°ng ·ª©ng t·ª´ ƒëi·ªán √°p t∆∞∆°ng t·ª± v·ªÅ s·ªë ·ªü ng√µ ra. 
+ M√†u t√≠m t∆∞∆°ng ·ª©ng v·ªõi ƒë·ªô ph√¢n gi·∫£i c·ªßa b·ªô chuy·ªÉn ƒë·ªïi 16 bit. D·ªÖ d√†ng nh·∫≠n th·∫•y v·ªõi m·ªôt b·ªô chuy·ªÉn ƒë·ªïi c√≥ ƒë·ªô ph√¢n gi·∫£i c√†ng th·∫•p, qu√° tr√¨nh chuy·ªÉn ƒë·ªïi s·∫Ω cho ra k·∫øt qu·∫£ l√† m·ªôt ƒëi·ªán √°p c√†ng bi·∫øn d·∫°ng ·ªü ng√µ ra so v·ªõi ng√µ v√†o v√† ng∆∞·ª£c l·∫°i. B·ªô chuy·ªÉn ƒë·ªïi ADC c·ªßa STM32F103 c√≥ ƒë·ªô ph√¢n gi·∫£i m·∫∑c ƒë·ªãnh l√† 12 bit, t·ª©c l√† c√≥ th·ªÉ chuy·ªÉn ƒë·ªïi ra 212 = 4096 gi√° tr·ªã ·ªü ng√µ ra s·ªë.
## 3. C√¥ng th·ª©c chuy·ªÉn ƒë·ªïi ADC
![image](https://github.com/minchangggg/Stm32/assets/125820144/4806b487-4589-4d58-982f-be59d6160095)

![image](https://github.com/minchangggg/Stm32/assets/125820144/c16fa7f7-8226-4087-9d70-7a6b938ce36f)

#### ƒêi·ªán √°p tham chi·∫øu:
- Kh√¥ng c√≥ ADC n√†o l√† tuy·ªát ƒë·ªëi, v√¨ v·∫≠y ƒëi·ªán √°p ƒë∆∞·ª£c √°nh x·∫° t·ªõi gi√° tr·ªã nh·ªã ph√¢n l·ªõn nh·∫•t ƒë∆∞·ª£c g·ªçi l√† ƒëi·ªán √°p tham chi·∫øu. V√≠ d·ª•: trong b·ªô chuy·ªÉn ƒë·ªïi 10 bit v·ªõi 5V l√†m ƒëi·ªán √°p tham chi·∫øu, 1111111111 (t·∫•t c·∫£ c√°c bit m·ªôt, s·ªë nh·ªã ph√¢n 10 bit cao nh·∫•t c√≥ th·ªÉ ) t∆∞∆°ng ·ª©ng v·ªõi 5V v√† 0000000000 (s·ªë th·∫•p nh·∫•t t∆∞∆°ng ·ª©ng v·ªõi 0V). V√¨ v·∫≠y, m·ªói b∆∞·ªõc nh·ªã ph√¢n l√™n ƒë·∫°i di·ªán cho kho·∫£ng 4,9mV, v√¨ c√≥ th·ªÉ c√≥ 1024 ch·ªØ s·ªë trong 10 bit. S·ªë ƒëo ƒëi·ªán √°p tr√™n m·ªói bit n√†y ƒë∆∞·ª£c g·ªçi l√† ƒë·ªô ph√¢n gi·∫£i c·ªßa ADC.
- ƒêi·ªÅu g√¨ s·∫Ω x·∫£y ra n·∫øu ƒëi·ªán √°p thay ƒë·ªïi d∆∞·ªõi 4,9mV m·ªói b∆∞·ªõc? N√≥ s·∫Ω ƒë·∫∑t ADC v√†o v√πng ch·∫øt, do ƒë√≥ k·∫øt qu·∫£ chuy·ªÉn ƒë·ªïi lu√¥n c√≥ m·ªôt l·ªói nh·ªè. C√≥ ngƒÉn ch·∫∑n l·ªói n√†y b·∫±ng c√°ch s·ª≠ d·ª•ng ADC c√≥ ƒë·ªô ph√¢n gi·∫£i cao h∆°n v√≠ d·ª• nh∆∞ b·ªô ADC l√™n ƒë·∫øn 24 bit, m·∫∑c d√π t·∫ßn s·ªë chuy·ªÉn ƒë·ªïi th·∫•p.
  
## 4. T√≠nh to√°n gi√° tr·ªã chuy·ªÉn ƒë·ªïi ADC
<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/babe80ce-4dc3-4033-934f-dd82dc30b105">

- B√†i 1:
		0x7FF = 2047; 2^12 - 1 = 4095
		Vin = (2047*3.3)/4095 = 1.65V

- B√†i 2:
		2^10 - 1 = 1023
		Vin = (511*3.3)/1023 = 1.65V

# III. Ch·∫°y ch∆∞∆°ng tr√¨nh
## 1. M·ªôt s·ªë h√†m li√™n quan ƒë·∫øn ADC:
- HAL_ADC_Start(ADC_HandleTypeDef* hadc): cho ph√©p ADC b·∫Øt ƒë·∫ßu chuy·ªÉn ƒë·ªïi
- HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout): polling ch·ªù cho chuy·ªÉn ƒë·ªïi ho√†n t·∫•t v·ªõi th·ªùi gian timeout.
- HAL_ADC_GetValue(ADC_HandleTypeDef* hadc): tr·∫£ v·ªÅ gi√° tr·ªã adc c·ªßa con tr·ªè hadc.
- HAL_ADC_Stop(ADC_HandleTypeDef* hadc): stop chuy·ªÉn ƒë·ªïi adc.
## 2. C√≥ 3 ph∆∞∆°ng ph√°p cho vi·ªác ƒë·ªçc ADC v√† c√°c h√†m d√πng cho t·ª´ng ph∆∞∆°ng ph√°p:
### a. Polling 
+ HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc); 
	‚ûî D√πng ƒë·ªÉ b·∫≠t ADC 
+ HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc); 
	‚ûî D√πng ƒë·ªÉ t·∫Øt ADC 
+ uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc); 
	‚ûî D√πng ƒë·ªÉ ƒë·ªçc gi√° tr·ªã chuy·ªÉn ƒë·ªïi 
+ HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout);
	‚ûî B·ªüi v√¨ s·∫Ω c√≥ 1 kho·∫£ng th·ªùi gian chuy·ªÉn ƒë·ªïi nh·∫•t ƒë·ªãnh sau ƒë√≥ m·ªõi ƒë·ªçc ƒë∆∞·ª£c n√™n s·∫Ω c·∫ßn h√†m n√†y ƒë·ªÉ k·∫πt t·∫°i h√†m ƒë√≥ cho ƒë·∫øn khi th·ªùi gian chuy·ªÉn ƒë·ªïi ho√†n t·∫•t. ·ªû ƒë√¢y c√≥ th√™m tham s·ªë truy·ªÅn v√†o l√† timeout, c√≥ nghƒ©a r·∫±ng sau kho·∫£ng th·ªùi gian timeout m√† kh√¥ng chuy·ªÉn ƒë·ªïi xog s·∫Ω l·∫≠p t·ª©c tho√°t kh·ªèi h√†m.
#### b. Interrupt
+ HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc); 
+ HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc); 
+ void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){}; // h√†m x·ª≠ l√Ω interrupt 
#### c. DMA
+ HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc); // c√≥ th·ªÉ s·ª≠ d·ª•ng ƒë·ªÉ ƒë·ªçc multiple channel 

--------------------------------------------------------------------------------------------------------------------------------

<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/e47dace1-c142-42cc-936f-5019d0fd8aac">

> https://tapit.vn/chuc-nang-adc-su-dung-vi-dieu-khien-stm32f103c8t6/
>
> https://www.laptrinhdientu.com/2022/01/STM19.html

## Ch·∫ø ƒë·ªô chuy·ªÉn ƒë·ªïi d·ªØ li·ªáu:
![image](https://github.com/minchangggg/Stm32/assets/125820144/76332aec-cc26-4d7b-af34-5279d7dfd216)

![image](https://github.com/minchangggg/Stm32/assets/125820144/0a683061-7ef0-42e3-a819-6138650da355)

V·ªõi c√°c ch·∫ø ƒë·ªô qu√©t nhi·ªÅu k√™nh, c√≥ th·ªÉ th·∫•y c√°c k√™nh c√≥ th·ªÉ ƒë∆∞·ª£c ƒë·ªçc l·∫ßn l∆∞·ª£t, v√† m·ªói k√™nh sau khi chuy·ªÉn ƒë·ªïi xong s·∫Ω t·∫°o ra m·ªôt t√≠n hi·ªáu trigger b√°o chuy·ªÉn ƒë·ªïi xong. N·∫øu nh∆∞ m·ªçi th·ª© di·ªÖn ra b√¨nh th∆∞·ªùng v√† c√°c k√™nh ƒë∆∞·ª£c ƒë·ªçc tu·∫ßn t·ª±, ƒë√≥ ch√≠nh l√† Regular Conversion, c√°c t√≠n hi·ªáu b√°o m·ªôt k√™nh ho·∫°t ƒë·ªông l√† Regular Trigger.
## Th·ªùi gian l·∫•y m·∫´u
### Kh√°i ni·ªám
- B√™n c·∫°nh ƒë·ªô ph√¢n gi·∫£i th√¨ t·ªëc ƒë·ªô chuy·ªÉn ƒë·ªïi c≈©ng r·∫•t quan tr·ªçng.
- Th·ªùi gian l·∫•y m·∫´u (sampling time) l√† kh√°i ni·ªám ƒë∆∞·ª£c d√πng ƒë·ªÉ ch·ªâ th·ªùi gian gi·ªØa 2 l·∫ßn s·ªë h√≥a c·ªßa b·ªô chuy·ªÉn ƒë·ªïi. Nh∆∞ ·ªü h√¨nh tr√™n, sau khi th·ª±c hi·ªán l·∫•y m·∫´u, c√°c ƒëi·ªÉm tr√≤n ch√≠nh l√† gi√° tr·ªã ƒë∆∞a ra t·∫°i ng√µ ra s·ªë. D·ªÖ nh·∫≠n th·∫•y n·∫øu th·ªùi gian l·∫•y m·∫´u qu√° l·ªõn th√¨ s·∫Ω l√†m cho qu√° tr√¨nh chuy·ªÉn ƒë·ªïi c√†ng b·ªã m·∫•t t√≠n hi·ªáu ·ªü nh·ªØng kho·∫£ng th·ªùi gian kh√¥ng n·∫±m t·∫°i th·ªùi ƒëi·ªÉm l·∫•y m·∫´u. Th·ªùi gian l·∫•y m·∫´u c√†ng nh·ªè s·∫Ω l√†m l√†m cho vi·ªác t√°i thi·∫øt t√≠n hi·ªáu tr·ªü n√™n tin c·∫≠y h∆°n.
  
- Th·ªùi gian l·∫•y m·∫´u ph·ª• thu·ªôc nhi·ªÅu v√†o ki·ªÉu ADC v√† c·∫•u t·∫°o ph·∫ßn l·∫•y m·∫´u, ƒë·ªìng th·ªùi n√≥ ·∫£nh h∆∞·ªüng t·ªõi ƒë·ªô ch√≠nh x√°c ph√©p ƒëo. V·ªõi vi ƒëi·ªÅu khi·ªÉn n√≥i chung c√≥ nhi·ªÅu ƒë·∫ßu v√†o ADC, khi chuy·ªÉn t·ª´ ƒë·∫ßu v√†o n√†y sang ƒë·∫ßu v√†o kh√°c th√¨ c·∫ßn c√≥ m·ªôt qu√£ng th·ªùi gian ƒë·ªÉ ·ªïn ƒë·ªãnh t√≠n hi·ªáu v√†o ph·∫ßn l·∫•y m·∫´u, v√¨ th·∫ø th·ªùi gian l·∫•y m·∫´u kh√¥ng th·ªÉ nhanh t√πy √Ω ƒë∆∞·ª£c, ƒë∆°n gi·∫£n v√¨ gi·ªõi h·∫°n v·ªÅ m·∫∑t v·∫≠t l√Ω. Ngo√†i ra, th·ªùi gian l·∫•y m·∫´u ph·∫£i t∆∞∆°ng th√≠ch v·ªõi c√°ch c·∫•u t·∫°o b√™n trong c·ªßa vi ƒëi·ªÅu khi·ªÉn n√™n kh√¥ng th·ªÉ nhanh qu√° (ph·∫ßn l·∫•y m·∫´u ch·∫°y kh√¥ng k·ªãp), c≈©ng kh√¥ng n√™n ch·∫≠m qu√° (sai s·ªë tƒÉng). B·∫°n ƒë·ªçc datasheet c·ªßa b·∫•t k·ª≥ chip PIC n√†o (ho·∫∑c vi ƒëi·ªÅu khi·ªÉn kh√°c c≈©ng t∆∞∆°ng t·ª±) ƒë·ªÅu c√≥ d·∫£i th·ªùi gian ch·ªù l·∫•y m·∫´u t·ªëi ∆∞u kh√¥ng nhanh kh√¥ng ch·∫≠m.

- Vi·ªác l·∫•y m·∫´u nhanh qu√° m·ª©c c·∫ßn thi·∫øt kh√¥ng ph·∫£i l√∫c n√†o c≈©ng t·ªët. Trong m·ªôt thi·∫øt k·∫ø b√†i b·∫£n, th·ªùi gian l·∫•y m·∫´u ph·∫£i ƒë∆∞·ª£c t√≠nh to√°n c·∫©n th·∫≠n x√©t theo c·∫£ h·ªá th√¥ng ch·ª© kh√¥ng ph·∫£i ch·ªâ ph·ª• thu·ªôc v√†o m·ªói kh·∫£ nƒÉng ADC v√¨ nhi·ªÅu l√Ω do.
	+ NƒÉng l·ª±c x·ª≠ l√Ω d·ªØ li·ªáu c·ªßa l√µi MCU
	+ Kh·∫£ nƒÉng l·ªçc nhi·ªÖu t·ª± th√¢n : v√≠ d·ª• ƒëo t√≠n hi·ªáu t·ª´ ƒëi·ªán √°p l∆∞·ªõi 50Hz (ho·∫∑c t√≠n hi·ªáu b·∫•t k·ª≥, ƒë·ªÅu b·ªã ·∫£nh h∆∞·ªüng b·ªüi nhi·ªÖu 50Hz ƒë·∫ßy r·∫´y trong kh√¥ng gian) 1 chu k·ª≥ l√† 20ms; ng∆∞·ªùi ta th∆∞·ªùng ch·ªçn ADC ki·ªÉu t√≠ch l≈©y (ADC t√≠ch ph√¢n hai s∆∞·ªùn xung ƒë·ªëi x·ª©ng) l·∫•y m·∫´u v·ªõi th·ªùi gian l√† b·ªôi s·ªë c·ªßa 20ms (40, 60, 100 ...) th√¨ c√°i nhi·ªÖu 50Hz ƒë√≥ n√≥ t·ª± tri·ªát ti√™u l·∫´n nhau m√† kh√¥ng c·∫ßn m·∫°ch l·ªçc ph·ª©c t·∫°p. L·∫•y m·∫´u ƒë√∫ng c√°ch l√† ki·ªÉu x·ª≠ l√Ω s·ªë t√≠n hi·ªáu ƒë∆°n gi·∫£n nh·∫•t.
	+ V·ªÅ m·∫∑t ƒëi·ªÅu khi·ªÉn h·ªçc, m·ªôt h·ªá th·ªëng s·ªë (ho·∫°t ƒë·ªông gi√°n ƒëo·∫°n trong c·∫£ mi·ªÅn th·ªùi gian l·∫´n mi·ªÅn gi√° tr·ªã) m·ªôt m·∫∑t c·∫ßn th·ªùi gian l·∫•y m·∫´u ƒë·ªß nhanh b·ªã r√†ng bu·ªôc b·ªüi ti√™u chu·∫©n Nyquist nh∆∞ng m·∫∑t kh√°c l·∫°i c√≥ th·ªÉ b·ªã m·∫•t ·ªïn ƒë·ªãnh khi l·∫•y m·∫´u qu√° nhanh. V·ª• n√†y gi√°o tr√¨nh l√Ω thuy·∫øt ƒëi·ªÅu khi·ªÉn c≈©ng ƒë√£ gi·∫£i th√≠ch r√µ.

### Coversion time (th·ªùi gian chuy·ªÉn ƒë·ªïi)
- Trong vi ƒëi·ªÅu khi·ªÉn STM32, ch√∫ng ta c√≥ th·ªÉ t√≠nh ƒë∆∞·ª£c t·ªëc ƒë·ªô chuy·ªÉn ƒë·ªïi c·ªßa b·ªô ADC b·∫±ng c√°ch sau:
- T·ªïng th·ªùi gian chuy·ªÉn ƒë·ªïi = Th·ªùi gian l·∫•y m·∫´u t√≠n hi·ªáu + th·ªùi gian chuy·ªÉn ƒë·ªïi

<img width="600" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/5be572f8-d232-47d4-86f9-cc6854602e2a">

![image](https://github.com/minchangggg/Stm32/assets/125820144/c1a6ef30-039b-425e-9d36-fd94bc7f7f9f)

- Trong ƒë√≥, ƒë·ªëi v·ªõi b·ªô ADC x·∫•p x·ªâ li√™n ti·∫øp, v·ªõi ƒë·ªô ph√¢n gi·∫£i N-bit, th√¨ th·ªùi gian chuy·ªÉn ƒë·ªïi s·∫Ω l√† N chu k·ª≥ clock. C√≤n ƒë·ªëi v·ªõi Th·ªùi gian l·∫•y m·∫´u t√≠n hi·ªáu, ch√∫ng ta c√≥ th·ªÉ c·∫•u h√¨nh nh∆∞ d∆∞·ªõi ƒë√¢y.

![image](https://github.com/minchangggg/Stm32/assets/125820144/69093f18-a99d-4948-bfa4-2b1f4b36c021)

- Ngo·∫°i vi ADC trong STM32 s·ª≠ d·ª•ng ngu·ªìn c·∫•p xung clock l√† APB2, v·ªõi m·ªôt b·ªô chia v·ªõi h·ªá s·ªë 2/4/6/8. T·∫°o th√†nh t√≠n hi·ªáu ADCCLK, ngu·ªìn clock n√†y c√≥ th·ªÉ c√πng v·ªõi c·∫•u h√¨nh 3 bit SMP[2:0] c·ªßa thanh ghi ADC_SMPR1 v√† ADC_SMPR2 ƒë·ªÉ t·∫°o ra c√°c Sampling time t·ª´ 1.5 ƒë·∫øn 239.5 chu k·ª≥ clock. 

### B√†i t·∫≠p v√≠ d·ª• 
<img width="400" alt="image" src="https://github.com/minchangggg/Stm32/assets/125820144/926c94b8-f7a2-46a1-a7fe-e9862244538a">

--------------------------------------------------------------------------------------------------------------------------------

<img width="400" alt="image" src="https://github.com/user-attachments/assets/64a1dbdf-aa51-4467-ad50-607625a8517b">

> https://tapit.vn/real-time-clock-rtc-tren-stm32f103c8t6/

## A. L√Ω thuy·∫øt chung v·ªÅ RTC
- RTC (Real time clock) l√† b·ªô th·ªùi gian th·ª±c ƒë∆∞·ª£c cung c·∫•p cho ch√∫ng ta th·ªùi gian gi·ªëng nh∆∞ m·ªôt chi·∫øc ƒë·ªìng h·ªì th√¥ng th∆∞·ªùng.
- So v·ªõi c√°c lo·∫°i module hi·ªán c√≥ tr√™n th·ªã tr∆∞·ªùng nh∆∞ DS3231, DS1307‚Ä¶ ch√∫ng ta ph·∫£i d√πng th√™m IC ƒë·ªÉ ƒë·ªçc ƒë∆∞·ª£c d·ªØ li·ªáu th·ªùi gian v·ªÅ ng√†y, th√°ng, nƒÉm, gi·ªù, ph√∫t, gi√¢y v√† ƒëa s·ªë c√°c lo·∫°i IC n√†y ƒë·ªÅu s·ª≠ d·ª•ng giao th·ª©c I2C ƒë·ªÉ ƒë·ªçc/ghi d·ªØ li·ªáu.
- C√≤n ƒë·ªëi v·ªõi chip STM32F103C8 c·ªßa ch√∫ng ta, ·ªü b√™n trong n√≥ ƒë√£ t√≠ch h·ª£p s·∫µn m·ªôt b·ªô th·ªùi gian th·ª±c.
### ∆Øu v√† nh∆∞·ª£c ƒëi·ªÉm khi s·ª≠ d·ª•ng b·ªô RTC trong chip STM32F103C8:
- ∆Øu ƒëi·ªÉm: Kh√¥ng ph·∫£i t·ªën chi ph√≠ cho b·∫•t k√¨ IC RTC n√†o v√¨ ƒë√£ ƒë∆∞·ª£c t√≠ch h·ª£p s·∫µn, ti·∫øt ki·ªÉm di·ªán t√≠ch thi·∫øt k·∫ø m·∫°ch. 
- Nh∆∞·ª£c ƒëi·ªÉm: B·ªô RTC trong chip STM32F103C8 s·ª≠ d·ª•ng t·ª´ Clock t·ª´ c√°c b·ªô LSI, LSE, HSE. N·∫øu s·ª≠ d·ª•ng LSI l√†m b·ªô ngu·ªìn Clock th√¨ ƒë√¢y l√† b·ªô clock n·ªôi v√† sai s·ªë t·∫ßm kho·∫£ng 1%, v√¨ v·∫≠y trong qu√° tr√¨nh ho·∫°t ƒë·ªông th√¨ khi ch√∫ng ta ƒë·ªçc th·ªùi gian s·∫Ω b·ªã sai l·ªách (c√≥ th·ªÉ l∆∞u √Ω kh·∫Øc ph·ª•c ƒë∆∞·ª£c)

Vi·ªác c·ªßa ch√∫ng ta ch·ªâ c·∫ßn t√¨m hi·ªÉu v√† s·ª≠ d·ª•ng ch·ª© kh√¥ng c·∫ßn b·∫≠n t√¢m ƒë·∫øn ph·∫ßn c·ª©ng n·ªØa. M·ªôt s·ªë ·ª©ng d·ª•ng ch√≠nh m√† b·ªô RTC mang l·∫°i l√† l√†m ƒë·ªìng h·ªì, m·∫°ch ki·ªÉm so√°t th·ªùi gian, b√°o th·ª©c, b·ªô ƒë·∫øm‚Ä¶B·ªô RTC n√†y s·ª≠ d·ª•ng timer ƒë·ªôc l·∫≠p, t√°ch bi·ªát v·ªõi c√°c b·ªô timer kh√°c. Vi·ªác c√†i ƒë·∫∑t th·ªùi gian, ƒë·ªçc th·ªùi gian c≈©ng tr·ªü n√™n d·ªÖ d√†ng b·∫±ng c√°ch t√°c ƒë·ªông tr·ª±c ti·∫øp v√†o thanh ghi.

--------------------------------------------------------------------------------------------------------------------------------

<img width="450" alt="image" src="https://github.com/user-attachments/assets/b4d8ec62-da06-4422-b371-71e277f6e9ec">

--------------------------------------------------------------------------------------------------------------------------------

<img width="400" alt="image" src="https://github.com/user-attachments/assets/72211819-c174-4b75-8285-9367c3b1cd17">
