

================================================================
== Vitis HLS Report for 'accelerator'
================================================================
* Date:           Sun Oct 20 17:38:09 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.30 ns|  20.707 ns|     2.00 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       13|    33516|  0.394 us|  1.016 ms|   14|  33517|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618   |accelerator_Pipeline_VITIS_LOOP_47_1   |        4|        4|  0.121 us|  0.121 us|    3|    3|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642   |accelerator_Pipeline_VITIS_LOOP_69_4   |       15|       64|  0.455 us|  1.939 us|   15|   64|                                             no|
        |grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720  |accelerator_Pipeline_VITIS_LOOP_156_9  |        4|        4|  0.121 us|  0.121 us|    3|    3|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_65_3  |        0|    33502|   18 ~ 67|          -|          -|  0 ~ 500|        no|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    503|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   22|    2494|   3785|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    418|    -|
|Register         |        -|    -|    1440|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   22|    3934|   4706|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720  |accelerator_Pipeline_VITIS_LOOP_156_9  |        0|   0|   196|   352|    0|
    |grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618   |accelerator_Pipeline_VITIS_LOOP_47_1   |        0|   0|   198|   366|    0|
    |grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642   |accelerator_Pipeline_VITIS_LOOP_69_4   |        0|  22|  2100|  3067|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |Total                                             |                                       |        0|  22|  2494|  3785|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_1000_p2             |         +|   0|  0|  16|           9|           1|
    |cmp_i_i100_fu_801_p2       |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln65_fu_994_p2        |      icmp|   0|  0|  16|           9|           5|
    |select_ln69_10_fu_1256_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln69_11_fu_1263_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln69_12_fu_1270_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln69_13_fu_1278_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln69_14_fu_1286_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln69_15_fu_1294_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln69_16_fu_1302_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln69_17_fu_1310_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln69_18_fu_1318_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln69_19_fu_1326_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln69_1_fu_1193_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln69_20_fu_1334_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln69_21_fu_1342_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln69_22_fu_1350_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln69_23_fu_1358_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln69_24_fu_1366_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln69_25_fu_1373_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln69_26_fu_1380_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln69_27_fu_1387_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln69_2_fu_1200_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln69_3_fu_1207_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln69_4_fu_1214_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln69_5_fu_1221_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln69_6_fu_1228_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln69_7_fu_1235_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln69_8_fu_1242_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln69_9_fu_1249_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln69_fu_1186_p3     |    select|   0|  0|  16|           1|          16|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 503|          62|         455|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  49|          9|    1|          9|
    |bias_1_local_0_fu_100                      |   9|          2|   16|         32|
    |bias_1_local_1_0_fu_104                    |   9|          2|   16|         32|
    |bias_2_local_0_fu_108                      |   9|          2|   16|         32|
    |bias_2_local_1_0_fu_112                    |   9|          2|   16|         32|
    |i_fu_64                                    |   9|          2|    9|         18|
    |mux_case_04520_fu_132                      |   9|          2|   16|         32|
    |mux_case_045_reg_568                       |   9|          2|   16|         32|
    |mux_case_04728_fu_140                      |   9|          2|   16|         32|
    |mux_case_047_reg_548                       |   9|          2|   16|         32|
    |mux_case_04936_fu_148                      |   9|          2|   16|         32|
    |mux_case_049_reg_528                       |   9|          2|   16|         32|
    |mux_case_05144_fu_156                      |   9|          2|   16|         32|
    |mux_case_051_reg_508                       |   9|          2|   16|         32|
    |mux_case_05352_fu_164                      |   9|          2|   16|         32|
    |mux_case_053_reg_488                       |   9|          2|   16|         32|
    |mux_case_05560_fu_172                      |   9|          2|   16|         32|
    |mux_case_055_reg_468                       |   9|          2|   16|         32|
    |mux_case_14624_fu_136                      |   9|          2|   16|         32|
    |mux_case_146_reg_558                       |   9|          2|   16|         32|
    |mux_case_14832_fu_144                      |   9|          2|   16|         32|
    |mux_case_148_reg_538                       |   9|          2|   16|         32|
    |mux_case_15040_fu_152                      |   9|          2|   16|         32|
    |mux_case_150_reg_518                       |   9|          2|   16|         32|
    |mux_case_15248_fu_160                      |   9|          2|   16|         32|
    |mux_case_152_reg_498                       |   9|          2|   16|         32|
    |mux_case_15456_fu_168                      |   9|          2|   16|         32|
    |mux_case_154_reg_478                       |   9|          2|   16|         32|
    |mux_case_15664_fu_176                      |   9|          2|   16|         32|
    |mux_case_156_reg_458                       |   9|          2|   16|         32|
    |retval_0_0_0_0_0_load_lcssa_lcssa_reg_608  |   9|          2|   16|         32|
    |retval_0_1_0_0_0_load_lcssa_lcssa_reg_598  |   9|          2|   16|         32|
    |retval_0_2_0_0_0_load_lcssa_lcssa_reg_588  |   9|          2|   16|         32|
    |retval_0_3_0_0_0_load_lcssa_lcssa_reg_578  |   9|          2|   16|         32|
    |w1_local_0_fu_68                           |   9|          2|   16|         32|
    |w1_local_1_0_fu_72                         |   9|          2|   16|         32|
    |w1_local_2_0_fu_76                         |   9|          2|   16|         32|
    |w1_local_3_0_fu_80                         |   9|          2|   16|         32|
    |w2_local_0_fu_84                           |   9|          2|   16|         32|
    |w2_local_1_0_fu_88                         |   9|          2|   16|         32|
    |w2_local_2_0_fu_92                         |   9|          2|   16|         32|
    |w2_local_3_0_fu_96                         |   9|          2|   16|         32|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 418|         91|  650|       1307|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |   8|   0|    8|          0|
    |array_back1_bias_change_2_loc_fu_228                           |  16|   0|   16|          0|
    |array_back1_bias_change_loc_fu_232                             |  16|   0|   16|          0|
    |array_back1_weight_changes_4_loc_fu_244                        |  16|   0|   16|          0|
    |array_back1_weight_changes_5_loc_fu_240                        |  16|   0|   16|          0|
    |array_back1_weight_changes_6_loc_fu_236                        |  16|   0|   16|          0|
    |array_back1_weight_changes_loc_fu_248                          |  16|   0|   16|          0|
    |array_back2_bias_change_2_loc_fu_252                           |  16|   0|   16|          0|
    |array_back2_bias_change_loc_fu_256                             |  16|   0|   16|          0|
    |array_back2_weight_changes_4_loc_fu_268                        |  16|   0|   16|          0|
    |array_back2_weight_changes_5_loc_fu_264                        |  16|   0|   16|          0|
    |array_back2_weight_changes_6_loc_fu_260                        |  16|   0|   16|          0|
    |array_back2_weight_changes_loc_fu_272                          |  16|   0|   16|          0|
    |bias_1_local_0_fu_100                                          |  16|   0|   16|          0|
    |bias_1_local_191_loc_fu_388                                    |  16|   0|   16|          0|
    |bias_1_local_1_0_fu_104                                        |  16|   0|   16|          0|
    |bias_1_local_1_1_loc_fu_392                                    |  16|   0|   16|          0|
    |bias_2_local_0_fu_108                                          |  16|   0|   16|          0|
    |bias_2_local_193_loc_fu_396                                    |  16|   0|   16|          0|
    |bias_2_local_1_0_fu_112                                        |  16|   0|   16|          0|
    |bias_2_local_1_1_loc_fu_400                                    |  16|   0|   16|          0|
    |cmp_i_i100_reg_2222                                            |   1|   0|    1|          0|
    |grp_accelerator_Pipeline_VITIS_LOOP_156_9_fu_720_ap_start_reg  |   1|   0|    1|          0|
    |grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_618_ap_start_reg   |   1|   0|    1|          0|
    |grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_642_ap_start_reg   |   1|   0|    1|          0|
    |i_2_reg_2287                                                   |   9|   0|    9|          0|
    |i_fu_64                                                        |   9|   0|    9|          0|
    |icmp_ln65_reg_2283                                             |   1|   0|    1|          0|
    |mux_case_04519_loc_fu_308                                      |  16|   0|   16|          0|
    |mux_case_04520_fu_132                                          |  16|   0|   16|          0|
    |mux_case_045_reg_568                                           |  16|   0|   16|          0|
    |mux_case_04727_loc_fu_316                                      |  16|   0|   16|          0|
    |mux_case_04728_fu_140                                          |  16|   0|   16|          0|
    |mux_case_047_reg_548                                           |  16|   0|   16|          0|
    |mux_case_04935_loc_fu_324                                      |  16|   0|   16|          0|
    |mux_case_04936_fu_148                                          |  16|   0|   16|          0|
    |mux_case_049_reg_528                                           |  16|   0|   16|          0|
    |mux_case_05143_loc_fu_332                                      |  16|   0|   16|          0|
    |mux_case_05144_fu_156                                          |  16|   0|   16|          0|
    |mux_case_051_reg_508                                           |  16|   0|   16|          0|
    |mux_case_05351_loc_fu_340                                      |  16|   0|   16|          0|
    |mux_case_05352_fu_164                                          |  16|   0|   16|          0|
    |mux_case_053_reg_488                                           |  16|   0|   16|          0|
    |mux_case_05559_loc_fu_348                                      |  16|   0|   16|          0|
    |mux_case_05560_fu_172                                          |  16|   0|   16|          0|
    |mux_case_055_reg_468                                           |  16|   0|   16|          0|
    |mux_case_14623_loc_fu_312                                      |  16|   0|   16|          0|
    |mux_case_14624_fu_136                                          |  16|   0|   16|          0|
    |mux_case_146_reg_558                                           |  16|   0|   16|          0|
    |mux_case_14831_loc_fu_320                                      |  16|   0|   16|          0|
    |mux_case_14832_fu_144                                          |  16|   0|   16|          0|
    |mux_case_148_reg_538                                           |  16|   0|   16|          0|
    |mux_case_15039_loc_fu_328                                      |  16|   0|   16|          0|
    |mux_case_15040_fu_152                                          |  16|   0|   16|          0|
    |mux_case_150_reg_518                                           |  16|   0|   16|          0|
    |mux_case_15247_loc_fu_336                                      |  16|   0|   16|          0|
    |mux_case_15248_fu_160                                          |  16|   0|   16|          0|
    |mux_case_152_reg_498                                           |  16|   0|   16|          0|
    |mux_case_15455_loc_fu_344                                      |  16|   0|   16|          0|
    |mux_case_15456_fu_168                                          |  16|   0|   16|          0|
    |mux_case_154_reg_478                                           |  16|   0|   16|          0|
    |mux_case_15663_loc_fu_352                                      |  16|   0|   16|          0|
    |mux_case_15664_fu_176                                          |  16|   0|   16|          0|
    |mux_case_156_reg_458                                           |  16|   0|   16|          0|
    |retval_0_0_0_0_0_load63_loc_fu_292                             |  16|   0|   16|          0|
    |retval_0_0_0_0_0_load64_fu_116                                 |  16|   0|   16|          0|
    |retval_0_0_0_0_0_load_lcssa_lcssa_reg_608                      |  16|   0|   16|          0|
    |retval_0_0_0_0_0_load_loc_fu_276                               |  16|   0|   16|          0|
    |retval_0_1_0_0_0_load69_loc_fu_296                             |  16|   0|   16|          0|
    |retval_0_1_0_0_0_load70_fu_120                                 |  16|   0|   16|          0|
    |retval_0_1_0_0_0_load_lcssa_lcssa_reg_598                      |  16|   0|   16|          0|
    |retval_0_1_0_0_0_load_loc_fu_280                               |  16|   0|   16|          0|
    |retval_0_2_0_0_0_load75_loc_fu_300                             |  16|   0|   16|          0|
    |retval_0_2_0_0_0_load76_fu_124                                 |  16|   0|   16|          0|
    |retval_0_2_0_0_0_load_lcssa_lcssa_reg_588                      |  16|   0|   16|          0|
    |retval_0_2_0_0_0_load_loc_fu_284                               |  16|   0|   16|          0|
    |retval_0_3_0_0_0_load81_loc_fu_304                             |  16|   0|   16|          0|
    |retval_0_3_0_0_0_load82_fu_128                                 |  16|   0|   16|          0|
    |retval_0_3_0_0_0_load_lcssa_lcssa_reg_578                      |  16|   0|   16|          0|
    |retval_0_3_0_0_0_load_loc_fu_288                               |  16|   0|   16|          0|
    |targetBlock_reg_2328                                           |   1|   0|    1|          0|
    |w1_local_0_fu_68                                               |  16|   0|   16|          0|
    |w1_local_187_loc_fu_356                                        |  16|   0|   16|          0|
    |w1_local_1_0_fu_72                                             |  16|   0|   16|          0|
    |w1_local_1_1_loc_fu_360                                        |  16|   0|   16|          0|
    |w1_local_2_0_fu_76                                             |  16|   0|   16|          0|
    |w1_local_2_1_loc_fu_364                                        |  16|   0|   16|          0|
    |w1_local_3_0_fu_80                                             |  16|   0|   16|          0|
    |w1_local_3_1_loc_fu_368                                        |  16|   0|   16|          0|
    |w2_local_0_fu_84                                               |  16|   0|   16|          0|
    |w2_local_189_loc_fu_372                                        |  16|   0|   16|          0|
    |w2_local_1_0_fu_88                                             |  16|   0|   16|          0|
    |w2_local_1_1_loc_fu_376                                        |  16|   0|   16|          0|
    |w2_local_2_0_fu_92                                             |  16|   0|   16|          0|
    |w2_local_2_1_loc_fu_380                                        |  16|   0|   16|          0|
    |w2_local_3_0_fu_96                                             |  16|   0|   16|          0|
    |w2_local_3_1_loc_fu_384                                        |  16|   0|   16|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |1440|   0| 1440|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|   accelerator|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|   accelerator|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|   accelerator|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|   accelerator|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|   accelerator|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|   accelerator|  return value|
|ap_return        |  out|  256|  ap_ctrl_hs|   accelerator|  return value|
|w1_address0      |  out|    2|   ap_memory|            w1|         array|
|w1_ce0           |  out|    1|   ap_memory|            w1|         array|
|w1_q0            |   in|   16|   ap_memory|            w1|         array|
|w1_address1      |  out|    2|   ap_memory|            w1|         array|
|w1_ce1           |  out|    1|   ap_memory|            w1|         array|
|w1_q1            |   in|   16|   ap_memory|            w1|         array|
|w2_address0      |  out|    2|   ap_memory|            w2|         array|
|w2_ce0           |  out|    1|   ap_memory|            w2|         array|
|w2_q0            |   in|   16|   ap_memory|            w2|         array|
|w2_address1      |  out|    2|   ap_memory|            w2|         array|
|w2_ce1           |  out|    1|   ap_memory|            w2|         array|
|w2_q1            |   in|   16|   ap_memory|            w2|         array|
|bias_1_address0  |  out|    1|   ap_memory|        bias_1|         array|
|bias_1_ce0       |  out|    1|   ap_memory|        bias_1|         array|
|bias_1_q0        |   in|   16|   ap_memory|        bias_1|         array|
|bias_2_address0  |  out|    1|   ap_memory|        bias_2|         array|
|bias_2_ce0       |  out|    1|   ap_memory|        bias_2|         array|
|bias_2_q0        |   in|   16|   ap_memory|        bias_2|         array|
|training         |   in|   16|     ap_none|      training|        scalar|
+-----------------+-----+-----+------------+--------------+--------------+

