Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/media/shared/share/ISE/P5/mips_tb_isim_beh.exe" -prj "/media/shared/share/ISE/P5/mips_tb_beh.prj" "work.mips_tb" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/media/shared/share/ISE/P5/v/splitter.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P5/v/Reg_M.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P5/v/Reg_F.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P5/v/Reg_E.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P5/v/Reg_D.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P5/v/PC.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P5/v/IM.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P5/v/GRF.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P5/v/Extender.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P5/v/DM.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P5/v/CU.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P5/v/ALU.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P5/v/mips.v" into library work
Analyzing Verilog file "/media/shared/share/ISE/P5/mips_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83360 KB
Fuse CPU Usage: 1560 ms
Compiling module PC
Compiling module IM
Compiling module Reg_F
Compiling module splitter
Compiling module CU
Compiling module GRF
Compiling module Extender
Compiling module Reg_D
Compiling module ALU
Compiling module Reg_E
Compiling module DM
Compiling module Reg_M
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 15 Verilog Units
Built simulation executable /media/shared/share/ISE/P5/mips_tb_isim_beh.exe
Fuse Memory Usage: 86812 KB
Fuse CPU Usage: 1680 ms
GCC CPU Usage: 590 ms
