module bcd_to_7seg (input [3:0] BCD, output reg [7:0] s);  
	always @ (BCD)  
	begin   
		case (BCD)    
			0:       s = 8'b10001000;    
			1:       s = 8'b11101101;    
			2:       s = 8'b10100010;    
			3:       s = 8'b10100100;    
			4:       s = 8'b11000101;    
			5:       s = 8'b10010100;    
			6:       s = 8'b10010000;    
			7:       s = 8'b10101101;    
			8:       s = 8'b10000000;    
			9:       s = 8'b10000100;
			10:      s = 8'b10000001; //A
			11:      s = 8'b11010000; //B
			12:      s = 8'b10011010; //C
			13:      s = 8'b11100000; //D
			14:      s = 8'b10010010; //E
			15:      s = 8'b10010011; //F    
			default: s = 8'b01111111;   
		endcase  
	end 
endmodule 