/*
 * arch/arm/cpu/armv8/rcar_gen3/pfc-r8a77990.c
 *     This file is r8a77990 processor support - PFC hardware block.
 *
 * Copyright (C) 2018 Renesas Electronics Corporation
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#include <common.h>
#include <sh_pfc.h>
#include <asm/arch/gpio.h>

#define CPU_32_PORT(fn, pfx, sfx)				\
	PORT_10(fn, pfx, sfx),					\
	PORT_10(fn, pfx##1, sfx),				\
	PORT_10(fn, pfx##2, sfx),				\
	PORT_1(fn, pfx##30, sfx),				\
	PORT_1(fn, pfx##31, sfx)

#define CPU_32_PORT_10(fn, pfx, sfx)				\
	PORT_10(fn, pfx, sfx)

#define CPU_32_PORT_18(fn, pfx, sfx)				\
	PORT_10(fn, pfx, sfx),					\
	PORT_1(fn, pfx##10, sfx),				\
	PORT_1(fn, pfx##11, sfx),				\
	PORT_1(fn, pfx##12, sfx),				\
	PORT_1(fn, pfx##13, sfx),				\
	PORT_1(fn, pfx##14, sfx),				\
	PORT_1(fn, pfx##15, sfx),				\
	PORT_1(fn, pfx##16, sfx),				\
	PORT_1(fn, pfx##17, sfx)

#define CPU_32_PORT_23(fn, pfx, sfx)				\
	PORT_10(fn, pfx, sfx),					\
	PORT_10(fn, pfx##1, sfx),				\
	PORT_1(fn, pfx##20, sfx),				\
	PORT_1(fn, pfx##21, sfx),				\
	PORT_1(fn, pfx##22, sfx)

#define CPU_32_PORT_26(fn, pfx, sfx)				\
	PORT_10(fn, pfx, sfx),					\
	PORT_10(fn, pfx##1, sfx),				\
	PORT_1(fn, pfx##20, sfx),				\
	PORT_1(fn, pfx##21, sfx),				\
	PORT_1(fn, pfx##22, sfx),				\
	PORT_1(fn, pfx##23, sfx),				\
	PORT_1(fn, pfx##24, sfx),				\
	PORT_1(fn, pfx##25, sfx)

#define CPU_32_PORT_16(fn, pfx, sfx)				\
	PORT_10(fn, pfx, sfx),					\
	PORT_1(fn, pfx##10, sfx),				\
	PORT_1(fn, pfx##11, sfx),				\
	PORT_1(fn, pfx##12, sfx),				\
	PORT_1(fn, pfx##13, sfx),				\
	PORT_1(fn, pfx##14, sfx),				\
	PORT_1(fn, pfx##15, sfx)


#define CPU_32_PORT_11(fn, pfx, sfx)				\
	PORT_10(fn, pfx, sfx),					\
	PORT_1(fn, pfx##10, sfx)

#define CPU_32_PORT_20(fn, pfx, sfx)				\
	PORT_10(fn, pfx, sfx),					\
	PORT_10(fn, pfx##1, sfx)

/* --gen3 -- */
/* GP_0_0_DATA -> GP_6_13_DATA */
/* except for GP0[18] - [31],
		GP1[23] - [31],
		GP2[26] - [31],
		GP3[16] - [31],
		GP4[11] - [31],
		GP5[20] - [31],
		GP6[18] - [31],
		GP7[0] - [31] */

#define CPU_ALL_PORT(fn, pfx, sfx)		\
	CPU_32_PORT_18(fn, pfx##_0_, sfx),	\
	CPU_32_PORT_23(fn, pfx##_1_, sfx),	\
	CPU_32_PORT_26(fn, pfx##_2_, sfx),	\
	CPU_32_PORT_16(fn, pfx##_3_, sfx),	\
	CPU_32_PORT_11(fn, pfx##_4_, sfx),	\
	CPU_32_PORT_20(fn, pfx##_5_, sfx),	\
	CPU_32_PORT_18(fn, pfx##_6_, sfx)

#define _GP_GPIO(pfx, sfx) PINMUX_GPIO(GPIO_GP##pfx, GP##pfx##_DATA)
#define _GP_DATA(pfx, sfx) PINMUX_DATA(GP##pfx##_DATA, GP##pfx##_FN,	\
				       GP##pfx##_IN, GP##pfx##_OUT)

#define _GP_INOUTSEL(pfx, sfx) GP##pfx##_IN, GP##pfx##_OUT
#define _GP_INDT(pfx, sfx) GP##pfx##_DATA

#define GP_ALL(str)	CPU_ALL_PORT(_PORT_ALL, GP, str)
#define PINMUX_GPIO_GP_ALL()	CPU_ALL_PORT(_GP_GPIO, , unused)
#define PINMUX_DATA_GP_ALL()	CPU_ALL_PORT(_GP_DATA, , unused)


#define PORT_10_REV(fn, pfx, sfx)				\
	PORT_1(fn, pfx##9, sfx), PORT_1(fn, pfx##8, sfx),	\
	PORT_1(fn, pfx##7, sfx), PORT_1(fn, pfx##6, sfx),	\
	PORT_1(fn, pfx##5, sfx), PORT_1(fn, pfx##4, sfx),	\
	PORT_1(fn, pfx##3, sfx), PORT_1(fn, pfx##2, sfx),	\
	PORT_1(fn, pfx##1, sfx), PORT_1(fn, pfx##0, sfx)

#define CPU_32_PORT_REV(fn, pfx, sfx)					\
	PORT_1(fn, pfx##31, sfx), PORT_1(fn, pfx##30, sfx),		\
	PORT_10_REV(fn, pfx##2, sfx), PORT_10_REV(fn, pfx##1, sfx),	\
	PORT_10_REV(fn, pfx, sfx)

#define GP_INOUTSEL(bank) CPU_32_PORT_REV(_GP_INOUTSEL, _##bank##_, unused)
#define GP_INDT(bank) CPU_32_PORT_REV(_GP_INDT, _##bank##_, unused)

#define PINMUX_IPSR_DATA(ipsr, fn) PINMUX_DATA(fn##_MARK, FN_##ipsr, FN_##fn)
#define PINMUX_IPSR_MODSEL_DATA(ipsr, fn, ms) PINMUX_DATA(fn##_MARK, FN_##ms, \
							  FN_##ipsr, FN_##fn)

enum {
	PINMUX_RESERVED = 0,

	PINMUX_DATA_BEGIN,
	GP_ALL(DATA),
	PINMUX_DATA_END,

	PINMUX_INPUT_BEGIN,
	GP_ALL(IN),
	PINMUX_INPUT_END,

	PINMUX_OUTPUT_BEGIN,
	GP_ALL(OUT),
	PINMUX_OUTPUT_END,

	PINMUX_FUNCTION_BEGIN,
	GP_ALL(FN),

	/* GPSR0 */
	GFN_SDA4,
	GFN_SCL4,
	GFN_D15,
	GFN_D14,
	GFN_D13,
	GFN_D12,
	GFN_D11,
	GFN_D10,
	GFN_D9,
	GFN_D8,
	GFN_D7,
	GFN_D6,
	GFN_D5,
	GFN_D4,
	GFN_D3,
	GFN_D2,
	GFN_D1,
	GFN_D0,

	/* GPSR1 */
	GFN_WE0x,
	GFN_CS0x,
	FN_CLKOUT,
	GFN_A19,
	GFN_A18,
	GFN_A17,
	GFN_A16,
	GFN_A15,
	GFN_A14,
	GFN_A13,
	GFN_A12,
	GFN_A11,
	GFN_A10,
	GFN_A9,
	GFN_A8,
	GFN_A7,
	GFN_A6,
	GFN_A5,
	GFN_A4,
	GFN_A3,
	GFN_A2,
	GFN_A1,
	GFN_A0,

	/* GPSR2 */
	GFN_EX_WAIT0,
	GFN_RD_WRx,
	GFN_RDx,
	GFN_BSx,
	FN_AVB_PHY_INT,
	GFN_AVB_TXCREFCLK,
	FN_AVB_RD3,
	GFN_AVB_RD2,
	GFN_AVB_RD1,
	GFN_AVB_RD0,
	FN_AVB_RXC,
	FN_AVB_RX_CTL,
	GFN_RPC_RESETx,
	GFN_RPC_INTx,
	GFN_QSPI1_SSL,
	GFN_QSPI1_IO3,
	GFN_QSPI1_IO2,
	GFN_QSPI1_MISO_IO1,
	GFN_QSPI1_MOSI_IO0,
	GFN_QSPI1_SPCLK,
	FN_QSPI0_SSL,
	GFN_QSPI0_IO3,
	GFN_QSPI0_IO2,
	GFN_QSPI0_MISO_IO1,
	GFN_QSPI0_MOSI_IO0,
	GFN_QSPI0_SPCLK,

	/* GPSR3 */
	GFN_SD1_WP,
	GFN_SD1_CD,
	GFN_SD0_WP,
	GFN_SD0_CD,
	GFN_SD1_DAT3,
	GFN_SD1_DAT2,
	GFN_SD1_DAT1,
	GFN_SD1_DAT0,
	GFN_SD1_CMD,
	GFN_SD1_CLK,
	GFN_SD0_DAT3,
	GFN_SD0_DAT2,
	GFN_SD0_DAT1,
	GFN_SD0_DAT0,
	GFN_SD0_CMD,
	GFN_SD0_CLK,

	/* GPSR4 */
	GFN_SD3_DS,
	GFN_SD3_DAT7,
	GFN_SD3_DAT6,
	GFN_SD3_DAT5,
	GFN_SD3_DAT4,
	GFN_SD3_DAT3,
	GFN_SD3_DAT2,
	GFN_SD3_DAT1,
	GFN_SD3_DAT0,
	GFN_SD3_CMD,
	GFN_SD3_CLK,

	/* GPSR5 */
	GFN_MLB_DAT,
	GFN_MLB_SIG,
	GFN_MLB_CLK,
	GFN_SSI_SDATA9,
	GFN_MSIOF0_SS2,
	GFN_MSIOF0_SS1,
	GFN_MSIOF0_SYNC,
	GFN_MSIOF0_TXD,
	GFN_MSIOF0_RXD,
	GFN_MSIOF0_SCK,
	GFN_RX2_A,
	GFN_TX2_A,
	GFN_SCK2_A,
	GFN_TX1,
	GFN_RX1,
	GFN_RTS0x_TANS_A,
	GFN_CTS0x_A,
	GFN_TX0_A,
	GFN_RX0_A,
	GFN_SCK0_A,

	/* GPSR6 */
	GFN_USB30_PWEN,
	GFN_SSI_SDATA6,
	GFN_SSI_WS6,
	GFN_SSI_SCK6,
	GFN_SSI_SDATA5,
	GFN_SSI_WS5,
	GFN_SSI_SCK5,
	GFN_SSI_SDATA4,
	GFN_USB30_OVC,
	GFN_AUDIO_CLKA,
	GFN_SSI_SDATA3,
	GFN_SSI_WS349,
	GFN_SSI_SCK349,
	GFN_SSI_SDATA2,
	GFN_SSI_SDATA1,
	GFN_SSI_SDATA0,
	GFN_SSI_WS01239,
	GFN_SSI_SCK01239,

	/* IP0 */
	IFN_QSPI0_SPCLK,
	FN_HSCK4_A,
	IFN_QSPI0_MOSI_IO0,
	FN_HCTS4x_A,
	IFN_QSPI0_MISO_IO1,
	FN_HRTS4x_A,
	IFN_QSPI0_IO2,
	FN_HTX4_A,
	IFN_QSPI0_IO3,
	FN_HRX4_A,
	IFN_QSPI1_SPCLK,
	FN_RIF2_CLK_A,
	FN_HSCK4_B,
	FN_VI4_DATA0_A,
	IFN_QSPI1_MOSI_IO0,
	FN_RIF2_SYNC_A,
	FN_HTX4_B,
	FN_VI4_DATA1_A,
	IFN_QSPI1_MISO_IO1,
	FN_RIF2_D0_A,
	FN_HRX4_B,
	FN_VI4_DATA2_A,

	/* IP1 */
	IFN_QSPI1_IO2,
	FN_RIF2_D1_A,
	FN_HTX3_C,
	FN_VI4_DATA3_A,
	IFN_QSPI1_IO3,
	FN_RIF3_CLK_A,
	FN_HRX3_C,
	FN_VI4_DATA4_A,
	IFN_QSPI1_SSL,
	FN_RIF3_SYNC_A,
	FN_HSCK3_C,
	FN_VI4_DATA5_A,
	IFN_RPC_INTx,
	FN_RIF3_D0_A,
	FN_HCTS3x_C,
	FN_VI4_DATA6_A,
	IFN_RPC_RESETx,
	FN_RIF3_D1_A,
	FN_HRTS3x_C,
	FN_VI4_DATA7_A,
	IFN_AVB_RD0,
	IFN_AVB_RD1,
	IFN_AVB_RD2,

	/* IP2 */
	IFN_AVB_TXCREFCLK,
	FN_AVB_MDIO,
	FN_AVB_MDC,
	IFN_BSx,
	FN_PWM0_A,
	FN_AVB_MAGIC,
	FN_VI4_CLK,
	FN_TX3_C,
	FN_VI5_CLK_B,
	IFN_RDx,
	FN_PWM1_A,
	FN_AVB_LINK,
	FN_VI4_FIELD,
	FN_RX3_C,
	FN_FSCLKST2x_A,
	FN_VI5_DATA0_B,
	IFN_RD_WRx,
	FN_SCL7_A,
	FN_AVB_AVTP_MATCH_A,
	FN_VI4_VSYNCx,
	FN_TX5_B,
	FN_SCK3_C,
	FN_PWM5_A,
	IFN_EX_WAIT0,
	FN_SDA7_A,
	FN_AVB_AVTP_CAPTURE_A,
	FN_VI4_HSYNCx,
	FN_RX5_B,
	FN_PWM6_A,
	IFN_A0,
	FN_IRQ0,
	FN_PWM2_A,
	FN_MSIOF3_SS1_B,
	FN_VI5_CLK_A,
	FN_DU_CDE,
	FN_HRX3_D,
	FN_IERX,
	FN_QSTB_QHE,

	/* IP3 */
	IFN_A1,
	FN_IRQ1,
	FN_PWM3_A,
	FN_DU_DOTCLKIN1,
	FN_VI5_DATA0_A,
	FN_DU_DISP_CDE,
	FN_SDA6_B,
	FN_IETX,
	FN_QCPV_QDE,
	IFN_A2,
	FN_IRQ2,
	FN_AVB_AVTP_PPS,
	FN_VI4_CLKENB,
	FN_VI5_DATA1_A,
	FN_DU_DISP,
	FN_SCL6_B,
	FN_QSTVB_QVE,
	IFN_A3,
	FN_CTS4x_A,
	FN_PWM4_A,
	FN_VI4_DATA12,
	FN_DU_DOTCLKOUT0,
	FN_HTX3_D,
	FN_IECLK,
	FN_LCDOUT12,
	IFN_A4,
	FN_RTS4x_TANS_A,
	FN_MSIOF3_SYNC_B,
	FN_VI4_DATA8,
	FN_PWM2_B,
	FN_DU_DG4,
	FN_RIF2_CLK_B,
	IFN_A5,
	FN_SCK4_A,
	FN_MSIOF3_SCK_B,
	FN_VI4_DATA9,
	FN_PWM3_B,
	FN_RIF2_SYNC_B,
	FN_QPOLA,
	IFN_A6,
	FN_RX4_A,
	FN_MSIOF3_RXD_B,
	FN_VI4_DATA10,
	FN_RIF2_D0_B,
	IFN_A7,
	FN_TX4_A,
	FN_MSIOF3_TXD_B,
	FN_VI4_DATA11,
	FN_RIF2_D1_B,
	IFN_A8,
	FN_SDA6_A,
	FN_RX3_B,
	FN_HRX4_C,
	FN_VI5_HSYNCx_A,
	FN_DU_HSYNC,
	FN_VI4_DATA0_B,
	FN_QSTH_QHS,

	/* IP4 */
	IFN_A9,
	FN_TX5_A,
	FN_IRQ3,
	FN_VI4_DATA16,
	FN_VI5_VSYNCx_A,
	FN_DU_DG7,
	FN_LCDOUT15,
	IFN_A10,
	FN_IRQ4,
	FN_MSIOF2_SYNC_B,
	FN_VI4_DATA13,
	FN_VI5_FIELD_A,
	FN_DU_DG5,
	FN_FSCLKST2x_B,
	FN_LCDOUT13,
	IFN_A11,
	FN_SCL6_A,
	FN_TX3_B,
	FN_HTX4_C,
	FN_DU_VSYNC,
	FN_VI4_DATA1_B,
	FN_QSTVA_QVS,
	IFN_A12,
	FN_RX5_A,
	FN_MSIOF2_SS2_B,
	FN_VI4_DATA17,
	FN_VI5_DATA3_A,
	FN_DU_DG6,
	FN_LCDOUT14,
	IFN_A13,
	FN_SCK5_A,
	FN_MSIOF2_SCK_B,
	FN_VI4_DATA14,
	FN_HRX4_D,
	FN_DU_DB2,
	FN_LCDOUT2,
	IFN_A14,
	FN_MSIOF1_SS1,
	FN_MSIOF2_RXD_B,
	FN_VI4_DATA15,
	FN_HTX4_D,
	FN_DU_DB3,
	FN_LCDOUT3,
	IFN_A15,
	FN_MSIOF1_SS2,
	FN_MSIOF2_TXD_B,
	FN_VI4_DATA18,
	FN_VI5_DATA4_A,
	FN_DU_DB4,
	FN_LCDOUT4,
	IFN_A16,
	FN_MSIOF1_SYNC,
	FN_MSIOF2_SS1_B,
	FN_VI4_DATA19,
	FN_VI5_DATA5_A,
	FN_DU_DB5,
	FN_LCDOUT5,

	/* IP5 */
	IFN_A17,
	FN_MSIOF1_RXD,
	FN_VI4_DATA20,
	FN_VI5_DATA6_A,
	FN_DU_DB6,
	FN_LCDOUT6,
	IFN_A18,
	FN_MSIOF1_TXD,
	FN_VI4_DATA21,
	FN_VI5_DATA7_A,
	FN_DU_DB0,
	FN_HRX4_E,
	FN_LCDOUT0,
	IFN_A19,
	FN_MSIOF1_SCK,
	FN_VI4_DATA22,
	FN_VI5_DATA2_A,
	FN_DU_DB1,
	FN_HTX4_E,
	FN_LCDOUT1,
	IFN_CS0x,
	FN_SCL5,
	FN_DU_DR0,
	FN_VI4_DATA2_B,
	FN_LCDOUT16,
	IFN_WE0x,
	FN_SDA5,
	FN_DU_DR1,
	FN_VI4_DATA3_B,
	FN_LCDOUT17,
	IFN_D0,
	FN_MSIOF3_SCK_A,
	FN_DU_DR2,
	FN_CTS4x_C,
	FN_LCDOUT18,
	IFN_D1,
	FN_MSIOF3_SYNC_A,
	FN_SCK3_A,
	FN_VI4_DATA23,
	FN_VI5_CLKENB_A,
	FN_DU_DB7,
	FN_RTS4x_TANS_C,
	FN_LCDOUT7,
	IFN_D2,
	FN_MSIOF3_RXD_A,
	FN_RX5_C,
	FN_VI5_DATA14_A,
	FN_DU_DR3,
	FN_RX4_C,
	FN_LCDOUT19,

	/* IP6 */
	IFN_D3,
	FN_MSIOF3_TXD_A,
	FN_TX5_C,
	FN_VI5_DATA15_A,
	FN_DU_DR4,
	FN_TX4_C,
	FN_LCDOUT20,
	IFN_D4,
	FN_CANFD1_TX,
	FN_HSCK3_B,
	FN_CAN1_TX,
	FN_RTS3x_TANS_A,
	FN_MSIOF3_SS2_A,
	FN_VI5_DATA1_B,
	IFN_D5,
	FN_RX3_A,
	FN_HRX3_B,
	FN_DU_DR5,
	FN_VI4_DATA4_B,
	FN_LCDOUT21,
	IFN_D6,
	FN_TX3_A,
	FN_HTX3_B,
	FN_DU_DR6,
	FN_VI4_DATA5_B,
	FN_LCDOUT22,
	IFN_D7,
	FN_CANFD1_RX,
	FN_IRQ5,
	FN_CAN1_RX,
	FN_CTS3x_A,
	FN_VI5_DATA2_B,
	IFN_D8,
	FN_MSIOF2_SCK_A,
	FN_SCK4_B,
	FN_VI5_DATA12_A,
	FN_DU_DR7,
	FN_RIF3_CLK_B,
	FN_HCTS3x_E,
	FN_LCDOUT23,
	IFN_D9,
	FN_MSIOF2_SYNC_A,
	FN_VI5_DATA10_A,
	FN_DU_DG0,
	FN_RIF3_SYNC_B,
	FN_HRX3_E,
	FN_LCDOUT8,
	IFN_D10,
	FN_MSIOF2_RXD_A,
	FN_VI5_DATA13_A,
	FN_DU_DG1,
	FN_RIF3_D0_B,
	FN_HTX3_E,
	FN_LCDOUT9,

	/* IP7 */
	IFN_D11,
	FN_MSIOF2_TXD_A,
	FN_VI5_DATA11_A,
	FN_DU_DG2,
	FN_RIF3_D1_B,
	FN_HRTS3x_E,
	FN_LCDOUT10,
	IFN_D12,
	FN_CANFD0_TX,
	FN_TX4_B,
	FN_CAN0_TX,
	FN_VI5_DATA8_A,
	FN_VI5_DATA3_B,
	IFN_D13,
	FN_CANFD0_RX,
	FN_RX4_B,
	FN_CAN0_RX,
	FN_VI5_DATA9_A,
	FN_SCL7_B,
	FN_VI5_DATA4_B,
	IFN_D14,
	FN_CAN_CLK,
	FN_HRX3_A,
	FN_MSIOF2_SS2_A,
	FN_SDA7_B,
	FN_VI5_DATA5_B,
	IFN_D15,
	FN_MSIOF2_SS1_A,
	FN_HTX3_A,
	FN_MSIOF3_SS1_A,
	FN_DU_DG3,
	FN_LCDOUT11,
	IFN_SCL4,
	FN_CS1x_A26,
	FN_DU_DOTCLKIN0,
	FN_VI4_DATA6_B,
	FN_VI5_DATA6_B,
	FN_QCLK,
	IFN_SDA4,
	FN_WE1x,
	FN_VI4_DATA7_B,
	FN_VI5_DATA7_B,
	FN_QPOLB,
	IFN_SD0_CLK,
	FN_NFDATA8,
	FN_SCL1_C,
	FN_HSCK1_B,
	FN_SDA2_E,
	FN_FMCLK_B,

	/* IP8 */
	IFN_SD0_CMD,
	FN_NFDATA9,
	FN_HRX1_B,
	FN_SPEEDIN_B,
	IFN_SD0_DAT0,
	FN_NFDATA10,
	FN_HTX1_B,
	FN_REMOCON_B,
	IFN_SD0_DAT1,
	FN_NFDATA11,
	FN_SDA2_C,
	FN_HCTS1x_B,
	FN_FMIN_B,
	IFN_SD0_DAT2,
	FN_NFDATA12,
	FN_SCL2_C,
	FN_HRTS1x_B,
	FN_BPFCLK_B,
	IFN_SD0_DAT3,
	FN_NFDATA13,
	FN_SDA1_C,
	FN_SCL2_E,
	FN_SPEEDIN_C,
	FN_REMOCON_C,
	IFN_SD1_CLK,
	FN_NFDATA14_B,
	IFN_SD1_CMD,
	FN_NFDATA15_B,
	IFN_SD1_DAT0,
	FN_NFWPx_B,

	/* IP9 */
	IFN_SD1_DAT1,
	FN_NFCEx_B,
	IFN_SD1_DAT2,
	FN_NFALE_B,
	IFN_SD1_DAT3,
	FN_NFRBx_B,
	IFN_SD3_CLK,
	FN_NFWEx,
	IFN_SD3_CMD,
	FN_NFREx,
	IFN_SD3_DAT0,
	FN_NFDATA0,
	IFN_SD3_DAT1,
	FN_NFDATA1,
	IFN_SD3_DAT2,
	FN_NFDATA2,

	/* IP10 */
	IFN_SD3_DAT3,
	FN_NFDATA3,
	IFN_SD3_DAT4,
	FN_NFDATA4,
	IFN_SD3_DAT5,
	FN_NFDATA5,
	IFN_SD3_DAT6,
	FN_NFDATA6,
	IFN_SD3_DAT7,
	FN_NFDATA7,
	IFN_SD3_DS,
	FN_NFCLE,
	IFN_SD0_CD,
	FN_NFALE_A,
	FN_SD3_CD,
	FN_RIF0_CLK_B,
	FN_SCL2_B,
	FN_TCLK1_A,
	FN_SSI_SCK2_B,
	FN_TS_SCK0,
	IFN_SD0_WP,
	FN_NFRBx_A,
	FN_SD3_WP,
	FN_RIF0_D0_B,
	FN_SDA2_B,
	FN_TCLK2_A,
	FN_SSI_WS2_B,
	FN_TS_SDAT0,

	/* IP11 */
	IFN_SD1_CD,
	FN_NFCEx_A,
	FN_SSI_SCK1,
	FN_RIF0_D1_B,
	FN_TS_SDEN0,
	IFN_SD1_WP,
	FN_NFWPx_A,
	FN_SSI_WS1,
	FN_RIF0_SYNC_B,
	FN_TS_SPSYNC0,
	IFN_RX0_A,
	FN_HRX1_A,
	FN_SSI_SCK2_A,
	FN_RIF1_SYNC,
	FN_TS_SCK1,
	IFN_TX0_A,
	FN_HTX1_A,
	FN_SSI_WS2_A,
	FN_RIF1_D0,
	FN_TS_SDAT1,
	IFN_CTS0x_A,
	FN_NFDATA14_A,
	FN_AUDIO_CLKOUT_A,
	FN_RIF1_D1,
	FN_SCIF_CLK_A,
	FN_FMCLK_A,
	IFN_RTS0x_TANS_A,
	FN_NFDATA15_A,
	FN_AUDIO_CLKOUT1_A,
	FN_RIF1_CLK,
	FN_SCL2_A,
	FN_FMIN_A,
	IFN_SCK0_A,
	FN_HSCK1_A,
	FN_USB3HS0_ID,
	FN_RTS1x_TANS,
	FN_SDA2_A,
	FN_FMCLK_C,
	FN_USB1_ID,
	IFN_RX1,
	FN_HRX2_B,
	FN_SSI_SCK9_B,
	FN_AUDIO_CLKOUT1_B,

	/* IP12 */
	IFN_TX1,
	FN_HTX2_B,
	FN_SSI_WS9_B,
	FN_AUDIO_CLKOUT3_B,
	IFN_SCK2_A,
	FN_HSCK0_A,
	FN_AUDIO_CLKB_A,
	FN_CTS1x,
	FN_RIF0_CLK_A,
	FN_REMOCON_A,
	FN_SCIF_CLK_B,
	IFN_TX2_A,
	FN_HRX0_A,
	FN_AUDIO_CLKOUT2_A,
	FN_SCL1_A,
	FN_FSO_CFE_0_N_A,
	FN_TS_SDEN1,
	IFN_RX2_A,
	FN_HTX0_A,
	FN_AUDIO_CLKOUT3_A,
	FN_SDA1_A,
	FN_FSO_CFE_1_N_A,
	FN_TS_SPSYNC1,
	IFN_MSIOF0_SCK,
	FN_SSI_SCK78,
	IFN_MSIOF0_RXD,
	FN_SSI_WS78,
	FN_TX2_B,
	IFN_MSIOF0_TXD,
	FN_SSI_SDATA7,
	FN_RX2_B,
	IFN_MSIOF0_SYNC,
	FN_AUDIO_CLKOUT_B,
	FN_SSI_SDATA8,

	/* IP13 */
	IFN_MSIOF0_SS1,
	FN_HRX2_A,
	FN_SSI_SCK4,
	FN_HCTS0x_A,
	FN_BPFCLK_C,
	FN_SPEEDIN_A,
	IFN_MSIOF0_SS2,
	FN_HTX2_A,
	FN_SSI_WS4,
	FN_HRTS0x_A,
	FN_FMIN_C,
	FN_BPFCLK_A,
	IFN_SSI_SDATA9,
	FN_AUDIO_CLKC_A,
	FN_SCK1,
	IFN_MLB_CLK,
	FN_RX0_B,
	FN_RIF0_D0_A,
	FN_SCL1_B,
	FN_TCLK1_B,
	FN_SIM0_RST_A,
	IFN_MLB_SIG,
	FN_SCK0_B,
	FN_RIF0_D1_A,
	FN_SDA1_B,
	FN_TCLK2_B,
	FN_SIM0_D_A,
	IFN_MLB_DAT,
	FN_TX0_B,
	FN_RIF0_SYNC_A,
	FN_SIM0_CLK_A,
	IFN_SSI_SCK01239,
	IFN_SSI_WS01239,

	/* IP14 */
	IFN_SSI_SDATA0,
	IFN_SSI_SDATA1,
	FN_AUDIO_CLKC_B,
	FN_PWM0_B,
	IFN_SSI_SDATA2,
	FN_AUDIO_CLKOUT2_B,
	FN_SSI_SCK9_A,
	FN_PWM1_B,
	IFN_SSI_SCK349,
	FN_PWM2_C,
	IFN_SSI_WS349,
	FN_PWM3_C,
	IFN_SSI_SDATA3,
	FN_AUDIO_CLKOUT1_C,
	FN_AUDIO_CLKB_B,
	FN_PWM4_B,
	IFN_SSI_SDATA4,
	FN_SSI_WS9_A,
	FN_PWM5_B,
	IFN_SSI_SCK5,
	FN_HRX0_B,
	FN_USB0_PWEN_B,
	FN_SCL2_D,
	FN_PWM6_B,

	/* IP15 */
	IFN_SSI_WS5,
	FN_HTX0_B,
	FN_USB0_OVC_B,
	FN_SDA2_D,
	IFN_SSI_SDATA5,
	FN_HSCK0_B,
	FN_AUDIO_CLKB_C,
	FN_TPU0TO0,
	IFN_SSI_SCK6,
	FN_HSCK2_A,
	FN_AUDIO_CLKC_C,
	FN_TPU0TO1,
	FN_FSO_CFE_0_N_B,
	FN_SIM0_RST_B,
	IFN_SSI_WS6,
	FN_HCTS2x_A,
	FN_AUDIO_CLKOUT2_C,
	FN_TPU0TO2,
	FN_SDA1_D,
	FN_FSO_CFE_1_N_B,
	FN_SIM0_D_B,
	IFN_SSI_SDATA6,
	FN_HRTS2x_A,
	FN_AUDIO_CLKOUT3_C,
	FN_TPU0TO3,
	FN_SCL1_D,
	FN_FSO_TOE_N_B,
	FN_SIM0_CLK_B,
	IFN_AUDIO_CLKA,
	IFN_USB30_PWEN,
	FN_USB0_PWEN_A,
	IFN_USB30_OVC,
	FN_USB0_OVC_A,
	FN_FSO_TOE_N_A,

	/* MOD_SEL0 */
	/* reserved[1] */
	/* sel_adgb[2](0,1,2) */
	FN_SEL_ADGB_0, FN_SEL_ADGB_1, FN_SEL_ADGB_2,
	/* sel_drif0[1](0,1) */
	FN_SEL_DRIF0_0, FN_SEL_DRIF0_1,
	/* sel_fm[2](0,1,2) */
	FN_SEL_FM_0, FN_SEL_FM_1, FN_SEL_FM_2,
	/* sel_fso[1](0,1) */
	FN_SEL_FSO_0, FN_SEL_FSO_1,
	/* sel_hscif0[1](0,1) */
	FN_SEL_HSCIF0_0, FN_SEL_HSCIF0_1,
	/* sel_hscif1[1](0,1) */
	FN_SEL_HSCIF1_0, FN_SEL_HSCIF1_1,
	/* sel_hscif2[1](0,1) */
	FN_SEL_HSCIF2_0, FN_SEL_HSCIF2_1,
	/* sel_i2c1[2](0,1,2,3) */
	FN_SEL_I2C1_0, FN_SEL_I2C1_1, FN_SEL_I2C1_2, FN_SEL_I2C1_3,
	/* sel_i2c2[3](0,1,2,3,4) */
	FN_SEL_I2C2_0, FN_SEL_I2C2_1, FN_SEL_I2C2_2, FN_SEL_I2C2_3,
	FN_SEL_I2C2_4,
	/* sel_ndfc[1](0,1) */
	FN_SEL_NDFC_0, FN_SEL_NDFC_1,
	/* sel_pwm0[1](0,1) */
	FN_SEL_PWM0_0, FN_SEL_PWM0_1,
	/* sel_pwm1[1](0,1) */
	FN_SEL_PWM1_0, FN_SEL_PWM1_1,
	/* sel_pwm2[2](0,1,2) */
	FN_SEL_PWM2_0, FN_SEL_PWM2_1, FN_SEL_PWM2_2,
	/* sel_pwm3[2](0,1,2) */
	FN_SEL_PWM3_0, FN_SEL_PWM3_1, FN_SEL_PWM3_2,
	/* sel_pwm4[1](0,1) */
	FN_SEL_PWM4_0, FN_SEL_PWM4_1,
	/* sel_pwm5[1](0,1) */
	FN_SEL_PWM5_0, FN_SEL_PWM5_1,
	/* sel_pwm6[1](0,1) */
	FN_SEL_PWM6_0, FN_SEL_PWM6_1,
	/* sel_remocon[2](0,1,2) */
	FN_SEL_REMOCON_0, FN_SEL_REMOCON_1, FN_SEL_REMOCON_2,
	/* sel_scif[1](0,1) */
	FN_SEL_SCIF_0, FN_SEL_SCIF_1,
	/* sel_scif0[1](0,1) */
	FN_SEL_SCIF0_0, FN_SEL_SCIF0_1,
	/* sel_scif2[1](0,1) */
	FN_SEL_SCIF2_0, FN_SEL_SCIF2_1,
	/* sel_speed_pulse_if[2](0,1,2) */
	FN_SEL_SPEED_PULSE_IF_0, FN_SEL_SPEED_PULSE_IF_1, FN_SEL_SPEED_PULSE_IF_2,

	/* MOD_SEL1 */
	/* sel_simcard[1](0,1) */
	FN_SEL_SIMCARD_0, FN_SEL_SIMCARD_1,
	/* sel_ssi2[1](0,1) */
	FN_SEL_SSI2_0, FN_SEL_SSI2_1,
	/* sel_timer_tmu[1](0,1) */
	FN_SEL_TIMER_TMU_0, FN_SEL_TIMER_TMU_1,
	/* sel_usb_20_ch0[1](0,1) */
	FN_SEL_USB_20_CH0_0, FN_SEL_USB_20_CH0_1,
	/* reserved[1] */
	/* sel_drif2[1](0,1) */
	FN_SEL_DRIF2_0, FN_SEL_DRIF2_1,
	/* sel_drif3[1](0,1) */
	FN_SEL_DRIF3_0, FN_SEL_DRIF3_1,
	/* sel_hscif3[3](0,1,2,3,4) */
	FN_SEL_HSCIF3_0, FN_SEL_HSCIF3_1, FN_SEL_HSCIF3_2, FN_SEL_HSCIF3_3,
	FN_SEL_HSCIF3_4,
	/* sel_hscif4[3](0,1,2,3,4) */
	FN_SEL_HSCIF4_0, FN_SEL_HSCIF4_1, FN_SEL_HSCIF4_2, FN_SEL_HSCIF4_3,
	FN_SEL_HSCIF4_4,
	/* sel_i2c6[1](0,1) */
	FN_SEL_I2C6_0, FN_SEL_I2C6_1,
	/* sel_i2c7[1](0,1) */
	FN_SEL_I2C7_0, FN_SEL_I2C7_1,
	/* sel_msiof2[1](0,1) */
	FN_SEL_MSIOF2_0, FN_SEL_MSIOF2_1,
	/* sel_msiof3[1](0,1) */
	FN_SEL_MSIOF3_0, FN_SEL_MSIOF3_1,
	/* sel_scif3[2](0,1,2) */
	FN_SEL_SCIF3_0, FN_SEL_SCIF3_1, FN_SEL_SCIF3_2,
	/* sel_scif4[2](0,1,2) */
	FN_SEL_SCIF4_0, FN_SEL_SCIF4_1, FN_SEL_SCIF4_2,
	/* sel_scif5[2](0,1,2) */
	FN_SEL_SCIF5_0, FN_SEL_SCIF5_1, FN_SEL_SCIF5_2,
	/* sel_vin4[1](0,1) */
	FN_SEL_VIN4_0, FN_SEL_VIN4_1,
	/* sel_vin5[1](0,1) */
	FN_SEL_VIN5_0, FN_SEL_VIN5_1,
	/* sel_adgc[2](0,1,2) */
	FN_SEL_ADGC_0, FN_SEL_ADGC_1, FN_SEL_ADGC_2,
	/* sel_ssi9[1](0,1) */
	FN_SEL_SSI9_0, FN_SEL_SSI9_1,
	/* reserved[4] */

	PINMUX_FUNCTION_END,

	PINMUX_MARK_BEGIN,

	/* GPSR0 */
	SDA4_GMARK,
	SCL4_GMARK,
	D15_GMARK,
	D14_GMARK,
	D13_GMARK,
	D12_GMARK,
	D11_GMARK,
	D10_GMARK,
	D9_GMARK,
	D8_GMARK,
	D7_GMARK,
	D6_GMARK,
	D5_GMARK,
	D4_GMARK,
	D3_GMARK,
	D2_GMARK,
	D1_GMARK,
	D0_GMARK,

	/* GPSR1 */
	WE0x_GMARK,
	CS0x_GMARK,
	CLKOUT_MARK,
	A19_GMARK,
	A18_GMARK,
	A17_GMARK,
	A16_GMARK,
	A15_GMARK,
	A14_GMARK,
	A13_GMARK,
	A12_GMARK,
	A11_GMARK,
	A10_GMARK,
	A9_GMARK,
	A8_GMARK,
	A7_GMARK,
	A6_GMARK,
	A5_GMARK,
	A4_GMARK,
	A3_GMARK,
	A2_GMARK,
	A1_GMARK,
	A0_GMARK,

	/* GPSR2 */
	EX_WAIT0_GMARK,
	RD_WRx_GMARK,
	RDx_GMARK,
	BSx_GMARK,
	AVB_PHY_INT_MARK,
	AVB_TXCREFCLK_GMARK,
	AVB_RD3_MARK,
	AVB_RD2_GMARK,
	AVB_RD1_GMARK,
	AVB_RD0_GMARK,
	AVB_RXC_MARK,
	AVB_RX_CTL_MARK,
	RPC_RESETx_GMARK,
	RPC_INTx_GMARK,
	QSPI1_SSL_GMARK,
	QSPI1_IO3_GMARK,
	QSPI1_IO2_GMARK,
	QSPI1_MISO_IO1_GMARK,
	QSPI1_MOSI_IO0_GMARK,
	QSPI1_SPCLK_GMARK,
	QSPI0_SSL_MARK,
	QSPI0_IO3_GMARK,
	QSPI0_IO2_GMARK,
	QSPI0_MISO_IO1_GMARK,
	QSPI0_MOSI_IO0_GMARK,
	QSPI0_SPCLK_GMARK,

	/* GPSR3 */
	SD1_WP_GMARK,
	SD1_CD_GMARK,
	SD0_WP_GMARK,
	SD0_CD_GMARK,
	SD1_DAT3_GMARK,
	SD1_DAT2_GMARK,
	SD1_DAT1_GMARK,
	SD1_DAT0_GMARK,
	SD1_CMD_GMARK,
	SD1_CLK_GMARK,
	SD0_DAT3_GMARK,
	SD0_DAT2_GMARK,
	SD0_DAT1_GMARK,
	SD0_DAT0_GMARK,
	SD0_CMD_GMARK,
	SD0_CLK_GMARK,

	/* GPSR4 */
	SD3_DS_GMARK,
	SD3_DAT7_GMARK,
	SD3_DAT6_GMARK,
	SD3_DAT5_GMARK,
	SD3_DAT4_GMARK,
	SD3_DAT3_GMARK,
	SD3_DAT2_GMARK,
	SD3_DAT1_GMARK,
	SD3_DAT0_GMARK,
	SD3_CMD_GMARK,
	SD3_CLK_GMARK,

	/* GPSR5 */
	MLB_DAT_GMARK,
	MLB_SIG_GMARK,
	MLB_CLK_GMARK,
	SSI_SDATA9_GMARK,
	MSIOF0_SS2_GMARK,
	MSIOF0_SS1_GMARK,
	MSIOF0_SYNC_GMARK,
	MSIOF0_TXD_GMARK,
	MSIOF0_RXD_GMARK,
	MSIOF0_SCK_GMARK,
	RX2_A_GMARK,
	TX2_A_GMARK,
	SCK2_A_GMARK,
	TX1_GMARK,
	RX1_GMARK,
	RTS0x_TANS_A_GMARK,
	CTS0x_A_GMARK,
	TX0_A_GMARK,
	RX0_A_GMARK,
	SCK0_A_GMARK,

	/* GPSR6 */
	USB30_PWEN_GMARK,
	SSI_SDATA6_GMARK,
	SSI_WS6_GMARK,
	SSI_SCK6_GMARK,
	SSI_SDATA5_GMARK,
	SSI_WS5_GMARK,
	SSI_SCK5_GMARK,
	SSI_SDATA4_GMARK,
	USB30_OVC_GMARK,
	AUDIO_CLKA_GMARK,
	SSI_SDATA3_GMARK,
	SSI_WS349_GMARK,
	SSI_SCK349_GMARK,
	SSI_SDATA2_GMARK,
	SSI_SDATA1_GMARK,
	SSI_SDATA0_GMARK,
	SSI_WS01239_GMARK,
	SSI_SCK01239_GMARK,

	/* IP0 */
	QSPI0_SPCLK_IMARK,
	HSCK4_A_MARK,
	QSPI0_MOSI_IO0_IMARK,
	HCTS4x_A_MARK,
	QSPI0_MISO_IO1_IMARK,
	HRTS4x_A_MARK,
	QSPI0_IO2_IMARK,
	HTX4_A_MARK,
	QSPI0_IO3_IMARK,
	HRX4_A_MARK,
	QSPI1_SPCLK_IMARK,
	RIF2_CLK_A_MARK,
	HSCK4_B_MARK,
	VI4_DATA0_A_MARK,
	QSPI1_MOSI_IO0_IMARK,
	RIF2_SYNC_A_MARK,
	HTX4_B_MARK,
	VI4_DATA1_A_MARK,
	QSPI1_MISO_IO1_IMARK,
	RIF2_D0_A_MARK,
	HRX4_B_MARK,
	VI4_DATA2_A_MARK,

	/* IP1 */
	QSPI1_IO2_IMARK,
	RIF2_D1_A_MARK,
	HTX3_C_MARK,
	VI4_DATA3_A_MARK,
	QSPI1_IO3_IMARK,
	RIF3_CLK_A_MARK,
	HRX3_C_MARK,
	VI4_DATA4_A_MARK,
	QSPI1_SSL_IMARK,
	RIF3_SYNC_A_MARK,
	HSCK3_C_MARK,
	VI4_DATA5_A_MARK,
	RPC_INTx_IMARK,
	RIF3_D0_A_MARK,
	HCTS3x_C_MARK,
	VI4_DATA6_A_MARK,
	RPC_RESETx_IMARK,
	RIF3_D1_A_MARK,
	HRTS3x_C_MARK,
	VI4_DATA7_A_MARK,
	AVB_RD0_IMARK,
	AVB_RD1_IMARK,
	AVB_RD2_IMARK,

	/* IP2 */
	AVB_TXCREFCLK_IMARK,
	AVB_MDIO_MARK,
	AVB_MDC_MARK,
	BSx_IMARK,
	PWM0_A_MARK,
	AVB_MAGIC_MARK,
	VI4_CLK_MARK,
	TX3_C_MARK,
	VI5_CLK_B_MARK,
	RDx_IMARK,
	PWM1_A_MARK,
	AVB_LINK_MARK,
	VI4_FIELD_MARK,
	RX3_C_MARK,
	FSCLKST2x_A_MARK,
	VI5_DATA0_B_MARK,
	RD_WRx_IMARK,
	SCL7_A_MARK,
	AVB_AVTP_MATCH_A_MARK,
	VI4_VSYNCx_MARK,
	TX5_B_MARK,
	SCK3_C_MARK,
	PWM5_A_MARK,
	EX_WAIT0_IMARK,
	SDA7_A_MARK,
	AVB_AVTP_CAPTURE_A_MARK,
	VI4_HSYNCx_MARK,
	RX5_B_MARK,
	PWM6_A_MARK,
	A0_IMARK,
	IRQ0_MARK,
	PWM2_A_MARK,
	MSIOF3_SS1_B_MARK,
	VI5_CLK_A_MARK,
	DU_CDE_MARK,
	HRX3_D_MARK,
	IERX_MARK,
	QSTB_QHE_MARK,

	/* IP3 */
	A1_IMARK,
	IRQ1_MARK,
	PWM3_A_MARK,
	DU_DOTCLKIN1_MARK,
	VI5_DATA0_A_MARK,
	DU_DISP_CDE_MARK,
	SDA6_B_MARK,
	IETX_MARK,
	QCPV_QDE_MARK,
	A2_IMARK,
	IRQ2_MARK,
	AVB_AVTP_PPS_MARK,
	VI4_CLKENB_MARK,
	VI5_DATA1_A_MARK,
	DU_DISP_MARK,
	SCL6_B_MARK,
	QSTVB_QVE_MARK,
	A3_IMARK,
	CTS4x_A_MARK,
	PWM4_A_MARK,
	VI4_DATA12_MARK,
	DU_DOTCLKOUT0_MARK,
	HTX3_D_MARK,
	IECLK_MARK,
	LCDOUT12_MARK,
	A4_IMARK,
	RTS4x_TANS_A_MARK,
	MSIOF3_SYNC_B_MARK,
	VI4_DATA8_MARK,
	PWM2_B_MARK,
	DU_DG4_MARK,
	RIF2_CLK_B_MARK,
	A5_IMARK,
	SCK4_A_MARK,
	MSIOF3_SCK_B_MARK,
	VI4_DATA9_MARK,
	PWM3_B_MARK,
	RIF2_SYNC_B_MARK,
	QPOLA_MARK,
	A6_IMARK,
	RX4_A_MARK,
	MSIOF3_RXD_B_MARK,
	VI4_DATA10_MARK,
	RIF2_D0_B_MARK,
	A7_IMARK,
	TX4_A_MARK,
	MSIOF3_TXD_B_MARK,
	VI4_DATA11_MARK,
	RIF2_D1_B_MARK,
	A8_IMARK,
	SDA6_A_MARK,
	RX3_B_MARK,
	HRX4_C_MARK,
	VI5_HSYNCx_A_MARK,
	DU_HSYNC_MARK,
	VI4_DATA0_B_MARK,
	QSTH_QHS_MARK,

	/* IP4 */
	A9_IMARK,
	TX5_A_MARK,
	IRQ3_MARK,
	VI4_DATA16_MARK,
	VI5_VSYNCx_A_MARK,
	DU_DG7_MARK,
	LCDOUT15_MARK,
	A10_IMARK,
	IRQ4_MARK,
	MSIOF2_SYNC_B_MARK,
	VI4_DATA13_MARK,
	VI5_FIELD_A_MARK,
	DU_DG5_MARK,
	FSCLKST2x_B_MARK,
	LCDOUT13_MARK,
	A11_IMARK,
	SCL6_A_MARK,
	TX3_B_MARK,
	HTX4_C_MARK,
	DU_VSYNC_MARK,
	VI4_DATA1_B_MARK,
	QSTVA_QVS_MARK,
	A12_IMARK,
	RX5_A_MARK,
	MSIOF2_SS2_B_MARK,
	VI4_DATA17_MARK,
	VI5_DATA3_A_MARK,
	DU_DG6_MARK,
	LCDOUT14_MARK,
	A13_IMARK,
	SCK5_A_MARK,
	MSIOF2_SCK_B_MARK,
	VI4_DATA14_MARK,
	HRX4_D_MARK,
	DU_DB2_MARK,
	LCDOUT2_MARK,
	A14_IMARK,
	MSIOF1_SS1_MARK,
	MSIOF2_RXD_B_MARK,
	VI4_DATA15_MARK,
	HTX4_D_MARK,
	DU_DB3_MARK,
	LCDOUT3_MARK,
	A15_IMARK,
	MSIOF1_SS2_MARK,
	MSIOF2_TXD_B_MARK,
	VI4_DATA18_MARK,
	VI5_DATA4_A_MARK,
	DU_DB4_MARK,
	LCDOUT4_MARK,
	A16_IMARK,
	MSIOF1_SYNC_MARK,
	MSIOF2_SS1_B_MARK,
	VI4_DATA19_MARK,
	VI5_DATA5_A_MARK,
	DU_DB5_MARK,
	LCDOUT5_MARK,

	/* IP5 */
	A17_IMARK,
	MSIOF1_RXD_MARK,
	VI4_DATA20_MARK,
	VI5_DATA6_A_MARK,
	DU_DB6_MARK,
	LCDOUT6_MARK,
	A18_IMARK,
	MSIOF1_TXD_MARK,
	VI4_DATA21_MARK,
	VI5_DATA7_A_MARK,
	DU_DB0_MARK,
	HRX4_E_MARK,
	LCDOUT0_MARK,
	A19_IMARK,
	MSIOF1_SCK_MARK,
	VI4_DATA22_MARK,
	VI5_DATA2_A_MARK,
	DU_DB1_MARK,
	HTX4_E_MARK,
	LCDOUT1_MARK,
	CS0x_IMARK,
	SCL5_MARK,
	DU_DR0_MARK,
	VI4_DATA2_B_MARK,
	LCDOUT16_MARK,
	WE0x_IMARK,
	SDA5_MARK,
	DU_DR1_MARK,
	VI4_DATA3_B_MARK,
	LCDOUT17_MARK,
	D0_IMARK,
	MSIOF3_SCK_A_MARK,
	DU_DR2_MARK,
	CTS4x_C_MARK,
	LCDOUT18_MARK,
	D1_IMARK,
	MSIOF3_SYNC_A_MARK,
	SCK3_A_MARK,
	VI4_DATA23_MARK,
	VI5_CLKENB_A_MARK,
	DU_DB7_MARK,
	RTS4x_TANS_C_MARK,
	LCDOUT7_MARK,
	D2_IMARK,
	MSIOF3_RXD_A_MARK,
	RX5_C_MARK,
	VI5_DATA14_A_MARK,
	DU_DR3_MARK,
	RX4_C_MARK,
	LCDOUT19_MARK,

	/* IP6 */
	D3_IMARK,
	MSIOF3_TXD_A_MARK,
	TX5_C_MARK,
	VI5_DATA15_A_MARK,
	DU_DR4_MARK,
	TX4_C_MARK,
	LCDOUT20_MARK,
	D4_IMARK,
	CANFD1_TX_MARK,
	HSCK3_B_MARK,
	CAN1_TX_MARK,
	RTS3x_TANS_A_MARK,
	MSIOF3_SS2_A_MARK,
	VI5_DATA1_B_MARK,
	D5_IMARK,
	RX3_A_MARK,
	HRX3_B_MARK,
	DU_DR5_MARK,
	VI4_DATA4_B_MARK,
	LCDOUT21_MARK,
	D6_IMARK,
	TX3_A_MARK,
	HTX3_B_MARK,
	DU_DR6_MARK,
	VI4_DATA5_B_MARK,
	LCDOUT22_MARK,
	D7_IMARK,
	CANFD1_RX_MARK,
	IRQ5_MARK,
	CAN1_RX_MARK,
	CTS3x_A_MARK,
	VI5_DATA2_B_MARK,
	D8_IMARK,
	MSIOF2_SCK_A_MARK,
	SCK4_B_MARK,
	VI5_DATA12_A_MARK,
	DU_DR7_MARK,
	RIF3_CLK_B_MARK,
	HCTS3x_E_MARK,
	LCDOUT23_MARK,
	D9_IMARK,
	MSIOF2_SYNC_A_MARK,
	VI5_DATA10_A_MARK,
	DU_DG0_MARK,
	RIF3_SYNC_B_MARK,
	HRX3_E_MARK,
	LCDOUT8_MARK,
	D10_IMARK,
	MSIOF2_RXD_A_MARK,
	VI5_DATA13_A_MARK,
	DU_DG1_MARK,
	RIF3_D0_B_MARK,
	HTX3_E_MARK,
	LCDOUT9_MARK,

	/* IP7 */
	D11_IMARK,
	MSIOF2_TXD_A_MARK,
	VI5_DATA11_A_MARK,
	DU_DG2_MARK,
	RIF3_D1_B_MARK,
	HRTS3x_E_MARK,
	LCDOUT10_MARK,
	D12_IMARK,
	CANFD0_TX_MARK,
	TX4_B_MARK,
	CAN0_TX_MARK,
	VI5_DATA8_A_MARK,
	VI5_DATA3_B_MARK,
	D13_IMARK,
	CANFD0_RX_MARK,
	RX4_B_MARK,
	CAN0_RX_MARK,
	VI5_DATA9_A_MARK,
	SCL7_B_MARK,
	VI5_DATA4_B_MARK,
	D14_IMARK,
	CAN_CLK_MARK,
	HRX3_A_MARK,
	MSIOF2_SS2_A_MARK,
	SDA7_B_MARK,
	VI5_DATA5_B_MARK,
	D15_IMARK,
	MSIOF2_SS1_A_MARK,
	HTX3_A_MARK,
	MSIOF3_SS1_A_MARK,
	DU_DG3_MARK,
	LCDOUT11_MARK,
	SCL4_IMARK,
	CS1x_A26_MARK,
	DU_DOTCLKIN0_MARK,
	VI4_DATA6_B_MARK,
	VI5_DATA6_B_MARK,
	QCLK_MARK,
	SDA4_IMARK,
	WE1x_MARK,
	VI4_DATA7_B_MARK,
	VI5_DATA7_B_MARK,
	QPOLB_MARK,
	SD0_CLK_IMARK,
	NFDATA8_MARK,
	SCL1_C_MARK,
	HSCK1_B_MARK,
	SDA2_E_MARK,
	FMCLK_B_MARK,

	/* IP8 */
	SD0_CMD_IMARK,
	NFDATA9_MARK,
	HRX1_B_MARK,
	SPEEDIN_B_MARK,
	SD0_DAT0_IMARK,
	NFDATA10_MARK,
	HTX1_B_MARK,
	REMOCON_B_MARK,
	SD0_DAT1_IMARK,
	NFDATA11_MARK,
	SDA2_C_MARK,
	HCTS1x_B_MARK,
	FMIN_B_MARK,
	SD0_DAT2_IMARK,
	NFDATA12_MARK,
	SCL2_C_MARK,
	HRTS1x_B_MARK,
	BPFCLK_B_MARK,
	SD0_DAT3_IMARK,
	NFDATA13_MARK,
	SDA1_C_MARK,
	SCL2_E_MARK,
	SPEEDIN_C_MARK,
	REMOCON_C_MARK,
	SD1_CLK_IMARK,
	NFDATA14_B_MARK,
	SD1_CMD_IMARK,
	NFDATA15_B_MARK,
	SD1_DAT0_IMARK,
	NFWPx_B_MARK,

	/* IP9 */
	SD1_DAT1_IMARK,
	NFCEx_B_MARK,
	SD1_DAT2_IMARK,
	NFALE_B_MARK,
	SD1_DAT3_IMARK,
	NFRBx_B_MARK,
	SD3_CLK_IMARK,
	NFWEx_MARK,
	SD3_CMD_IMARK,
	NFREx_MARK,
	SD3_DAT0_IMARK,
	NFDATA0_MARK,
	SD3_DAT1_IMARK,
	NFDATA1_MARK,
	SD3_DAT2_IMARK,
	NFDATA2_MARK,

	/* IP10 */
	SD3_DAT3_IMARK,
	NFDATA3_MARK,
	SD3_DAT4_IMARK,
	NFDATA4_MARK,
	SD3_DAT5_IMARK,
	NFDATA5_MARK,
	SD3_DAT6_IMARK,
	NFDATA6_MARK,
	SD3_DAT7_IMARK,
	NFDATA7_MARK,
	SD3_DS_IMARK,
	NFCLE_MARK,
	SD0_CD_IMARK,
	NFALE_A_MARK,
	SD3_CD_MARK,
	RIF0_CLK_B_MARK,
	SCL2_B_MARK,
	TCLK1_A_MARK,
	SSI_SCK2_B_MARK,
	TS_SCK0_MARK,
	SD0_WP_IMARK,
	NFRBx_A_MARK,
	SD3_WP_MARK,
	RIF0_D0_B_MARK,
	SDA2_B_MARK,
	TCLK2_A_MARK,
	SSI_WS2_B_MARK,
	TS_SDAT0_MARK,

	/* IP11 */
	SD1_CD_IMARK,
	NFCEx_A_MARK,
	SSI_SCK1_MARK,
	RIF0_D1_B_MARK,
	TS_SDEN0_MARK,
	SD1_WP_IMARK,
	NFWPx_A_MARK,
	SSI_WS1_MARK,
	RIF0_SYNC_B_MARK,
	TS_SPSYNC0_MARK,
	RX0_A_IMARK,
	HRX1_A_MARK,
	SSI_SCK2_A_MARK,
	RIF1_SYNC_MARK,
	TS_SCK1_MARK,
	TX0_A_IMARK,
	HTX1_A_MARK,
	SSI_WS2_A_MARK,
	RIF1_D0_MARK,
	TS_SDAT1_MARK,
	CTS0x_A_IMARK,
	NFDATA14_A_MARK,
	AUDIO_CLKOUT_A_MARK,
	RIF1_D1_MARK,
	SCIF_CLK_A_MARK,
	FMCLK_A_MARK,
	RTS0x_TANS_A_IMARK,
	NFDATA15_A_MARK,
	AUDIO_CLKOUT1_A_MARK,
	RIF1_CLK_MARK,
	SCL2_A_MARK,
	FMIN_A_MARK,
	SCK0_A_IMARK,
	HSCK1_A_MARK,
	USB3HS0_ID_MARK,
	RTS1x_TANS_MARK,
	SDA2_A_MARK,
	FMCLK_C_MARK,
	USB1_ID_MARK,
	RX1_IMARK,
	HRX2_B_MARK,
	SSI_SCK9_B_MARK,
	AUDIO_CLKOUT1_B_MARK,

	/* IP12 */
	TX1_IMARK,
	HTX2_B_MARK,
	SSI_WS9_B_MARK,
	AUDIO_CLKOUT3_B_MARK,
	SCK2_A_IMARK,
	HSCK0_A_MARK,
	AUDIO_CLKB_A_MARK,
	CTS1x_MARK,
	RIF0_CLK_A_MARK,
	REMOCON_A_MARK,
	SCIF_CLK_B_MARK,
	TX2_A_IMARK,
	HRX0_A_MARK,
	AUDIO_CLKOUT2_A_MARK,
	SCL1_A_MARK,
	FSO_CFE_0_N_A_MARK,
	TS_SDEN1_MARK,
	RX2_A_IMARK,
	HTX0_A_MARK,
	AUDIO_CLKOUT3_A_MARK,
	SDA1_A_MARK,
	FSO_CFE_1_N_A_MARK,
	TS_SPSYNC1_MARK,
	MSIOF0_SCK_IMARK,
	SSI_SCK78_MARK,
	MSIOF0_RXD_IMARK,
	SSI_WS78_MARK,
	TX2_B_MARK,
	MSIOF0_TXD_IMARK,
	SSI_SDATA7_MARK,
	RX2_B_MARK,
	MSIOF0_SYNC_IMARK,
	AUDIO_CLKOUT_B_MARK,
	SSI_SDATA8_MARK,

	/* IP13 */
	MSIOF0_SS1_IMARK,
	HRX2_A_MARK,
	SSI_SCK4_MARK,
	HCTS0x_A_MARK,
	BPFCLK_C_MARK,
	SPEEDIN_A_MARK,
	MSIOF0_SS2_IMARK,
	HTX2_A_MARK,
	SSI_WS4_MARK,
	HRTS0x_A_MARK,
	FMIN_C_MARK,
	BPFCLK_A_MARK,
	SSI_SDATA9_IMARK,
	AUDIO_CLKC_A_MARK,
	SCK1_MARK,
	MLB_CLK_IMARK,
	RX0_B_MARK,
	RIF0_D0_A_MARK,
	SCL1_B_MARK,
	TCLK1_B_MARK,
	SIM0_RST_A_MARK,
	MLB_SIG_IMARK,
	SCK0_B_MARK,
	RIF0_D1_A_MARK,
	SDA1_B_MARK,
	TCLK2_B_MARK,
	SIM0_D_A_MARK,
	MLB_DAT_IMARK,
	TX0_B_MARK,
	RIF0_SYNC_A_MARK,
	SIM0_CLK_A_MARK,
	SSI_SCK01239_IMARK,
	SSI_WS01239_IMARK,

	/* IP14 */
	SSI_SDATA0_IMARK,
	SSI_SDATA1_IMARK,
	AUDIO_CLKC_B_MARK,
	PWM0_B_MARK,
	SSI_SDATA2_IMARK,
	AUDIO_CLKOUT2_B_MARK,
	SSI_SCK9_A_MARK,
	PWM1_B_MARK,
	SSI_SCK349_IMARK,
	PWM2_C_MARK,
	SSI_WS349_IMARK,
	PWM3_C_MARK,
	SSI_SDATA3_IMARK,
	AUDIO_CLKOUT1_C_MARK,
	AUDIO_CLKB_B_MARK,
	PWM4_B_MARK,
	SSI_SDATA4_IMARK,
	SSI_WS9_A_MARK,
	PWM5_B_MARK,
	SSI_SCK5_IMARK,
	HRX0_B_MARK,
	USB0_PWEN_B_MARK,
	SCL2_D_MARK,
	PWM6_B_MARK,

	/* IP15 */
	SSI_WS5_IMARK,
	HTX0_B_MARK,
	USB0_OVC_B_MARK,
	SDA2_D_MARK,
	SSI_SDATA5_IMARK,
	HSCK0_B_MARK,
	AUDIO_CLKB_C_MARK,
	TPU0TO0_MARK,
	SSI_SCK6_IMARK,
	HSCK2_A_MARK,
	AUDIO_CLKC_C_MARK,
	TPU0TO1_MARK,
	FSO_CFE_0_N_B_MARK,
	SIM0_RST_B_MARK,
	SSI_WS6_IMARK,
	HCTS2x_A_MARK,
	AUDIO_CLKOUT2_C_MARK,
	TPU0TO2_MARK,
	SDA1_D_MARK,
	FSO_CFE_1_N_B_MARK,
	SIM0_D_B_MARK,
	SSI_SDATA6_IMARK,
	HRTS2x_A_MARK,
	AUDIO_CLKOUT3_C_MARK,
	TPU0TO3_MARK,
	SCL1_D_MARK,
	FSO_TOE_N_B_MARK,
	SIM0_CLK_B_MARK,
	AUDIO_CLKA_IMARK,
	USB30_PWEN_IMARK,
	USB0_PWEN_A_MARK,
	USB30_OVC_IMARK,
	USB0_OVC_A_MARK,
	FSO_TOE_N_A_MARK,

	PINMUX_MARK_END,
};

static pinmux_enum_t pinmux_data[] = {
	PINMUX_DATA_GP_ALL(), /* PINMUX_DATA(GP_M_N_DATA, GP_M_N_FN...), */

	/* GPSR0 */
	PINMUX_DATA(SDA4_GMARK, GFN_SDA4),
	PINMUX_DATA(SCL4_GMARK, GFN_SCL4),
	PINMUX_DATA(D15_GMARK, GFN_D15),
	PINMUX_DATA(D14_GMARK, GFN_D14),
	PINMUX_DATA(D13_GMARK, GFN_D13),
	PINMUX_DATA(D12_GMARK, GFN_D12),
	PINMUX_DATA(D11_GMARK, GFN_D11),
	PINMUX_DATA(D10_GMARK, GFN_D10),
	PINMUX_DATA(D9_GMARK, GFN_D9),
	PINMUX_DATA(D8_GMARK, GFN_D8),
	PINMUX_DATA(D7_GMARK, GFN_D7),
	PINMUX_DATA(D6_GMARK, GFN_D6),
	PINMUX_DATA(D5_GMARK, GFN_D5),
	PINMUX_DATA(D4_GMARK, GFN_D4),
	PINMUX_DATA(D3_GMARK, GFN_D3),
	PINMUX_DATA(D2_GMARK, GFN_D2),
	PINMUX_DATA(D1_GMARK, GFN_D1),
	PINMUX_DATA(D0_GMARK, GFN_D0),

	/* GPSR1 */
	PINMUX_DATA(WE0x_GMARK, GFN_WE0x),
	PINMUX_DATA(CS0x_GMARK, GFN_CS0x),
	PINMUX_DATA(CLKOUT_MARK, FN_CLKOUT),
	PINMUX_DATA(A19_GMARK, GFN_A19),
	PINMUX_DATA(A18_GMARK, GFN_A18),
	PINMUX_DATA(A17_GMARK, GFN_A17),
	PINMUX_DATA(A16_GMARK, GFN_A16),
	PINMUX_DATA(A15_GMARK, GFN_A15),
	PINMUX_DATA(A14_GMARK, GFN_A14),
	PINMUX_DATA(A13_GMARK, GFN_A13),
	PINMUX_DATA(A12_GMARK, GFN_A12),
	PINMUX_DATA(A11_GMARK, GFN_A11),
	PINMUX_DATA(A10_GMARK, GFN_A10),
	PINMUX_DATA(A9_GMARK, GFN_A9),
	PINMUX_DATA(A8_GMARK, GFN_A8),
	PINMUX_DATA(A7_GMARK, GFN_A7),
	PINMUX_DATA(A6_GMARK, GFN_A6),
	PINMUX_DATA(A5_GMARK, GFN_A5),
	PINMUX_DATA(A4_GMARK, GFN_A4),
	PINMUX_DATA(A3_GMARK, GFN_A3),
	PINMUX_DATA(A2_GMARK, GFN_A2),
	PINMUX_DATA(A1_GMARK, GFN_A1),
	PINMUX_DATA(A0_GMARK, GFN_A0),

	/* GPSR2 */
	PINMUX_DATA(EX_WAIT0_GMARK, GFN_EX_WAIT0),
	PINMUX_DATA(RD_WRx_GMARK, GFN_RD_WRx),
	PINMUX_DATA(RDx_GMARK, GFN_RDx),
	PINMUX_DATA(BSx_GMARK, GFN_BSx),
	PINMUX_DATA(AVB_PHY_INT_MARK, FN_AVB_PHY_INT),
	PINMUX_DATA(AVB_TXCREFCLK_GMARK, GFN_AVB_TXCREFCLK),
	PINMUX_DATA(AVB_RD3_MARK, FN_AVB_RD3),
	PINMUX_DATA(AVB_RD2_GMARK, GFN_AVB_RD2),
	PINMUX_DATA(AVB_RD1_GMARK, GFN_AVB_RD1),
	PINMUX_DATA(AVB_RD0_GMARK, GFN_AVB_RD0),
	PINMUX_DATA(AVB_RXC_MARK, FN_AVB_RXC),
	PINMUX_DATA(AVB_RX_CTL_MARK, FN_AVB_RX_CTL),
	PINMUX_DATA(RPC_RESETx_GMARK, GFN_RPC_RESETx),
	PINMUX_DATA(RPC_INTx_GMARK, GFN_RPC_INTx),
	PINMUX_DATA(QSPI1_SSL_GMARK, GFN_QSPI1_SSL),
	PINMUX_DATA(QSPI1_IO3_GMARK, GFN_QSPI1_IO3),
	PINMUX_DATA(QSPI1_IO2_GMARK, GFN_QSPI1_IO2),
	PINMUX_DATA(QSPI1_MISO_IO1_GMARK, GFN_QSPI1_MISO_IO1),
	PINMUX_DATA(QSPI1_MOSI_IO0_GMARK, GFN_QSPI1_MOSI_IO0),
	PINMUX_DATA(QSPI1_SPCLK_GMARK, GFN_QSPI1_SPCLK),
	PINMUX_DATA(QSPI0_SSL_MARK, FN_QSPI0_SSL),
	PINMUX_DATA(QSPI0_IO3_GMARK, GFN_QSPI0_IO3),
	PINMUX_DATA(QSPI0_IO2_GMARK, GFN_QSPI0_IO2),
	PINMUX_DATA(QSPI0_MISO_IO1_GMARK, GFN_QSPI0_MISO_IO1),
	PINMUX_DATA(QSPI0_MOSI_IO0_GMARK, GFN_QSPI0_MOSI_IO0),
	PINMUX_DATA(QSPI0_SPCLK_GMARK, GFN_QSPI0_SPCLK),

	/* GPSR3 */
	PINMUX_DATA(SD1_WP_GMARK, GFN_SD1_WP),
	PINMUX_DATA(SD1_CD_GMARK, GFN_SD1_CD),
	PINMUX_DATA(SD0_WP_GMARK, GFN_SD0_WP),
	PINMUX_DATA(SD0_CD_GMARK, GFN_SD0_CD),
	PINMUX_DATA(SD1_DAT3_GMARK, GFN_SD1_DAT3),
	PINMUX_DATA(SD1_DAT2_GMARK, GFN_SD1_DAT2),
	PINMUX_DATA(SD1_DAT1_GMARK, GFN_SD1_DAT1),
	PINMUX_DATA(SD1_DAT0_GMARK, GFN_SD1_DAT0),
	PINMUX_DATA(SD1_CMD_GMARK, GFN_SD1_CMD),
	PINMUX_DATA(SD1_CLK_GMARK, GFN_SD1_CLK),
	PINMUX_DATA(SD0_DAT3_GMARK, GFN_SD0_DAT3),
	PINMUX_DATA(SD0_DAT2_GMARK, GFN_SD0_DAT2),
	PINMUX_DATA(SD0_DAT1_GMARK, GFN_SD0_DAT1),
	PINMUX_DATA(SD0_DAT0_GMARK, GFN_SD0_DAT0),
	PINMUX_DATA(SD0_CMD_GMARK, GFN_SD0_CMD),
	PINMUX_DATA(SD0_CLK_GMARK, GFN_SD0_CLK),

	/* GPSR4 */
	PINMUX_DATA(SD3_DS_GMARK, GFN_SD3_DS),
	PINMUX_DATA(SD3_DAT7_GMARK, GFN_SD3_DAT7),
	PINMUX_DATA(SD3_DAT6_GMARK, GFN_SD3_DAT6),
	PINMUX_DATA(SD3_DAT5_GMARK, GFN_SD3_DAT5),
	PINMUX_DATA(SD3_DAT4_GMARK, GFN_SD3_DAT4),
	PINMUX_DATA(SD3_DAT3_GMARK, GFN_SD3_DAT3),
	PINMUX_DATA(SD3_DAT2_GMARK, GFN_SD3_DAT2),
	PINMUX_DATA(SD3_DAT1_GMARK, GFN_SD3_DAT1),
	PINMUX_DATA(SD3_DAT0_GMARK, GFN_SD3_DAT0),
	PINMUX_DATA(SD3_CMD_GMARK, GFN_SD3_CMD),
	PINMUX_DATA(SD3_CLK_GMARK, GFN_SD3_CLK),

	/* GPSR5 */
	PINMUX_DATA(MLB_DAT_GMARK, GFN_MLB_DAT),
	PINMUX_DATA(MLB_SIG_GMARK, GFN_MLB_SIG),
	PINMUX_DATA(MLB_CLK_GMARK, GFN_MLB_CLK),
	PINMUX_DATA(SSI_SDATA9_GMARK, GFN_SSI_SDATA9),
	PINMUX_DATA(MSIOF0_SS2_GMARK, GFN_MSIOF0_SS2),
	PINMUX_DATA(MSIOF0_SS1_GMARK, GFN_MSIOF0_SS1),
	PINMUX_DATA(MSIOF0_SYNC_GMARK, GFN_MSIOF0_SYNC),
	PINMUX_DATA(MSIOF0_TXD_GMARK, GFN_MSIOF0_TXD),
	PINMUX_DATA(MSIOF0_RXD_GMARK, GFN_MSIOF0_RXD),
	PINMUX_DATA(MSIOF0_SCK_GMARK, GFN_MSIOF0_SCK),
	PINMUX_DATA(RX2_A_GMARK, GFN_RX2_A),
	PINMUX_DATA(TX2_A_GMARK, GFN_TX2_A),
	PINMUX_DATA(SCK2_A_GMARK, GFN_SCK2_A),
	PINMUX_DATA(TX1_GMARK, GFN_TX1),
	PINMUX_DATA(RX1_GMARK, GFN_RX1),
	PINMUX_DATA(RTS0x_TANS_A_GMARK, GFN_RTS0x_TANS_A),
	PINMUX_DATA(CTS0x_A_GMARK, GFN_CTS0x_A),
	PINMUX_DATA(TX0_A_GMARK, GFN_TX0_A),
	PINMUX_DATA(RX0_A_GMARK, GFN_RX0_A),
	PINMUX_DATA(SCK0_A_GMARK, GFN_SCK0_A),

	/* GPSR6 */
	PINMUX_DATA(USB30_PWEN_GMARK, GFN_USB30_PWEN),
	PINMUX_DATA(SSI_SDATA6_GMARK, GFN_SSI_SDATA6),
	PINMUX_DATA(SSI_WS6_GMARK, GFN_SSI_WS6),
	PINMUX_DATA(SSI_SCK6_GMARK, GFN_SSI_SCK6),
	PINMUX_DATA(SSI_SDATA5_GMARK, GFN_SSI_SDATA5),
	PINMUX_DATA(SSI_WS5_GMARK, GFN_SSI_WS5),
	PINMUX_DATA(SSI_SCK5_GMARK, GFN_SSI_SCK5),
	PINMUX_DATA(SSI_SDATA4_GMARK, GFN_SSI_SDATA4),
	PINMUX_DATA(USB30_OVC_GMARK, GFN_USB30_OVC),
	PINMUX_DATA(AUDIO_CLKA_GMARK, GFN_AUDIO_CLKA),
	PINMUX_DATA(SSI_SDATA3_GMARK, GFN_SSI_SDATA3),
	PINMUX_DATA(SSI_WS349_GMARK, GFN_SSI_WS349),
	PINMUX_DATA(SSI_SCK349_GMARK, GFN_SSI_SCK349),
	PINMUX_DATA(SSI_SDATA2_GMARK, GFN_SSI_SDATA2),
	PINMUX_DATA(SSI_SDATA1_GMARK, GFN_SSI_SDATA1),
	PINMUX_DATA(SSI_SDATA0_GMARK, GFN_SSI_SDATA0),
	PINMUX_DATA(SSI_WS01239_GMARK, GFN_SSI_WS01239),
	PINMUX_DATA(SSI_SCK01239_GMARK, GFN_SSI_SCK01239),
};

static struct pinmux_gpio pinmux_gpios[] = {
	PINMUX_GPIO_GP_ALL(),

	/* GPSR0 */
	GPIO_GFN(SDA4),
	GPIO_GFN(SCL4),
	GPIO_GFN(D15),
	GPIO_GFN(D14),
	GPIO_GFN(D13),
	GPIO_GFN(D12),
	GPIO_GFN(D11),
	GPIO_GFN(D10),
	GPIO_GFN(D9),
	GPIO_GFN(D8),
	GPIO_GFN(D7),
	GPIO_GFN(D6),
	GPIO_GFN(D5),
	GPIO_GFN(D4),
	GPIO_GFN(D3),
	GPIO_GFN(D2),
	GPIO_GFN(D1),
	GPIO_GFN(D0),

	/* GPSR1 */
	GPIO_GFN(WE0x),
	GPIO_GFN(CS0x),
	GPIO_FN(CLKOUT),
	GPIO_GFN(A19),
	GPIO_GFN(A18),
	GPIO_GFN(A17),
	GPIO_GFN(A16),
	GPIO_GFN(A15),
	GPIO_GFN(A14),
	GPIO_GFN(A13),
	GPIO_GFN(A12),
	GPIO_GFN(A11),
	GPIO_GFN(A10),
	GPIO_GFN(A9),
	GPIO_GFN(A8),
	GPIO_GFN(A7),
	GPIO_GFN(A6),
	GPIO_GFN(A5),
	GPIO_GFN(A4),
	GPIO_GFN(A3),
	GPIO_GFN(A2),
	GPIO_GFN(A1),
	GPIO_GFN(A0),

	/* GPSR2 */
	GPIO_GFN(EX_WAIT0),
	GPIO_GFN(RD_WRx),
	GPIO_GFN(RDx),
	GPIO_GFN(BSx),
	GPIO_FN(AVB_PHY_INT),
	GPIO_GFN(AVB_TXCREFCLK),
	GPIO_FN(AVB_RD3),
	GPIO_GFN(AVB_RD2),
	GPIO_GFN(AVB_RD1),
	GPIO_GFN(AVB_RD0),
	GPIO_FN(AVB_RXC),
	GPIO_FN(AVB_RX_CTL),
	GPIO_GFN(RPC_RESETx),
	GPIO_GFN(RPC_INTx),
	GPIO_GFN(QSPI1_SSL),
	GPIO_GFN(QSPI1_IO3),
	GPIO_GFN(QSPI1_IO2),
	GPIO_GFN(QSPI1_MISO_IO1),
	GPIO_GFN(QSPI1_MOSI_IO0),
	GPIO_GFN(QSPI1_SPCLK),
	GPIO_FN(QSPI0_SSL),
	GPIO_GFN(QSPI0_IO3),
	GPIO_GFN(QSPI0_IO2),
	GPIO_GFN(QSPI0_MISO_IO1),
	GPIO_GFN(QSPI0_MOSI_IO0),
	GPIO_GFN(QSPI0_SPCLK),

	/* GPSR3 */
	GPIO_GFN(SD1_WP),
	GPIO_GFN(SD1_CD),
	GPIO_GFN(SD0_WP),
	GPIO_GFN(SD0_CD),
	GPIO_GFN(SD1_DAT3),
	GPIO_GFN(SD1_DAT2),
	GPIO_GFN(SD1_DAT1),
	GPIO_GFN(SD1_DAT0),
	GPIO_GFN(SD1_CMD),
	GPIO_GFN(SD1_CLK),
	GPIO_GFN(SD0_DAT3),
	GPIO_GFN(SD0_DAT2),
	GPIO_GFN(SD0_DAT1),
	GPIO_GFN(SD0_DAT0),
	GPIO_GFN(SD0_CMD),
	GPIO_GFN(SD0_CLK),

	/* GPSR4 */
	GPIO_GFN(SD3_DS),
	GPIO_GFN(SD3_DAT7),
	GPIO_GFN(SD3_DAT6),
	GPIO_GFN(SD3_DAT5),
	GPIO_GFN(SD3_DAT4),
	GPIO_GFN(SD3_DAT3),
	GPIO_GFN(SD3_DAT2),
	GPIO_GFN(SD3_DAT1),
	GPIO_GFN(SD3_DAT0),
	GPIO_GFN(SD3_CMD),
	GPIO_GFN(SD3_CLK),

	/* GPSR5 */
	GPIO_GFN(MLB_DAT),
	GPIO_GFN(MLB_SIG),
	GPIO_GFN(MLB_CLK),
	GPIO_GFN(SSI_SDATA9),
	GPIO_GFN(MSIOF0_SS2),
	GPIO_GFN(MSIOF0_SS1),
	GPIO_GFN(MSIOF0_SYNC),
	GPIO_GFN(MSIOF0_TXD),
	GPIO_GFN(MSIOF0_RXD),
	GPIO_GFN(MSIOF0_SCK),
	GPIO_GFN(RX2_A),
	GPIO_GFN(TX2_A),
	GPIO_GFN(SCK2_A),
	GPIO_GFN(TX1),
	GPIO_GFN(RX1),
	GPIO_GFN(RTS0x_TANS_A),
	GPIO_GFN(CTS0x_A),
	GPIO_GFN(TX0_A),
	GPIO_GFN(RX0_A),
	GPIO_GFN(SCK0_A),

	/* GPSR6 */
	GPIO_GFN(USB30_PWEN),
	GPIO_GFN(SSI_SDATA6),
	GPIO_GFN(SSI_WS6),
	GPIO_GFN(SSI_SCK6),
	GPIO_GFN(SSI_SDATA5),
	GPIO_GFN(SSI_WS5),
	GPIO_GFN(SSI_SCK5),
	GPIO_GFN(SSI_SDATA4),
	GPIO_GFN(USB30_OVC),
	GPIO_GFN(AUDIO_CLKA),
	GPIO_GFN(SSI_SDATA3),
	GPIO_GFN(SSI_WS349),
	GPIO_GFN(SSI_SCK349),
	GPIO_GFN(SSI_SDATA2),
	GPIO_GFN(SSI_SDATA1),
	GPIO_GFN(SSI_SDATA0),
	GPIO_GFN(SSI_WS01239),
	GPIO_GFN(SSI_SCK01239),

	/* IP0 */
	GPIO_IFN(QSPI0_SPCLK),
	GPIO_FN(HSCK4_A),
	GPIO_IFN(QSPI0_MOSI_IO0),
	GPIO_FN(HCTS4x_A),
	GPIO_IFN(QSPI0_MISO_IO1),
	GPIO_FN(HRTS4x_A),
	GPIO_IFN(QSPI0_IO2),
	GPIO_FN(HTX4_A),
	GPIO_IFN(QSPI0_IO3),
	GPIO_FN(HRX4_A),
	GPIO_IFN(QSPI1_SPCLK),
	GPIO_FN(RIF2_CLK_A),
	GPIO_FN(HSCK4_B),
	GPIO_FN(VI4_DATA0_A),
	GPIO_IFN(QSPI1_MOSI_IO0),
	GPIO_FN(RIF2_SYNC_A),
	GPIO_FN(HTX4_B),
	GPIO_FN(VI4_DATA1_A),
	GPIO_IFN(QSPI1_MISO_IO1),
	GPIO_FN(RIF2_D0_A),
	GPIO_FN(HRX4_B),
	GPIO_FN(VI4_DATA2_A),

	/* IP1 */
	GPIO_IFN(QSPI1_IO2),
	GPIO_FN(RIF2_D1_A),
	GPIO_FN(HTX3_C),
	GPIO_FN(VI4_DATA3_A),
	GPIO_IFN(QSPI1_IO3),
	GPIO_FN(RIF3_CLK_A),
	GPIO_FN(HRX3_C),
	GPIO_FN(VI4_DATA4_A),
	GPIO_IFN(QSPI1_SSL),
	GPIO_FN(RIF3_SYNC_A),
	GPIO_FN(HSCK3_C),
	GPIO_FN(VI4_DATA5_A),
	GPIO_IFN(RPC_INTx),
	GPIO_FN(RIF3_D0_A),
	GPIO_FN(HCTS3x_C),
	GPIO_FN(VI4_DATA6_A),
	GPIO_IFN(RPC_RESETx),
	GPIO_FN(RIF3_D1_A),
	GPIO_FN(HRTS3x_C),
	GPIO_FN(VI4_DATA7_A),
	GPIO_IFN(AVB_RD0),
	GPIO_IFN(AVB_RD1),
	GPIO_IFN(AVB_RD2),

	/* IP2 */
	GPIO_IFN(AVB_TXCREFCLK),
	GPIO_FN(AVB_MDIO),
	GPIO_FN(AVB_MDC),
	GPIO_IFN(BSx),
	GPIO_FN(PWM0_A),
	GPIO_FN(AVB_MAGIC),
	GPIO_FN(VI4_CLK),
	GPIO_FN(TX3_C),
	GPIO_FN(VI5_CLK_B),
	GPIO_IFN(RDx),
	GPIO_FN(PWM1_A),
	GPIO_FN(AVB_LINK),
	GPIO_FN(VI4_FIELD),
	GPIO_FN(RX3_C),
	GPIO_FN(FSCLKST2x_A),
	GPIO_FN(VI5_DATA0_B),
	GPIO_IFN(RD_WRx),
	GPIO_FN(SCL7_A),
	GPIO_FN(AVB_AVTP_MATCH_A),
	GPIO_FN(VI4_VSYNCx),
	GPIO_FN(TX5_B),
	GPIO_FN(SCK3_C),
	GPIO_FN(PWM5_A),
	GPIO_IFN(EX_WAIT0),
	GPIO_FN(SDA7_A),
	GPIO_FN(AVB_AVTP_CAPTURE_A),
	GPIO_FN(VI4_HSYNCx),
	GPIO_FN(RX5_B),
	GPIO_FN(PWM6_A),
	GPIO_IFN(A0),
	GPIO_FN(IRQ0),
	GPIO_FN(PWM2_A),
	GPIO_FN(MSIOF3_SS1_B),
	GPIO_FN(VI5_CLK_A),
	GPIO_FN(DU_CDE),
	GPIO_FN(HRX3_D),
	GPIO_FN(IERX),
	GPIO_FN(QSTB_QHE),

	/* IP3 */
	GPIO_IFN(A1),
	GPIO_FN(IRQ1),
	GPIO_FN(PWM3_A),
	GPIO_FN(DU_DOTCLKIN1),
	GPIO_FN(VI5_DATA0_A),
	GPIO_FN(DU_DISP_CDE),
	GPIO_FN(SDA6_B),
	GPIO_FN(IETX),
	GPIO_FN(QCPV_QDE),
	GPIO_IFN(A2),
	GPIO_FN(IRQ2),
	GPIO_FN(AVB_AVTP_PPS),
	GPIO_FN(VI4_CLKENB),
	GPIO_FN(VI5_DATA1_A),
	GPIO_FN(DU_DISP),
	GPIO_FN(SCL6_B),
	GPIO_FN(QSTVB_QVE),
	GPIO_IFN(A3),
	GPIO_FN(CTS4x_A),
	GPIO_FN(PWM4_A),
	GPIO_FN(VI4_DATA12),
	GPIO_FN(DU_DOTCLKOUT0),
	GPIO_FN(HTX3_D),
	GPIO_FN(IECLK),
	GPIO_FN(LCDOUT12),
	GPIO_IFN(A4),
	GPIO_FN(RTS4x_TANS_A),
	GPIO_FN(MSIOF3_SYNC_B),
	GPIO_FN(VI4_DATA8),
	GPIO_FN(PWM2_B),
	GPIO_FN(DU_DG4),
	GPIO_FN(RIF2_CLK_B),
	GPIO_IFN(A5),
	GPIO_FN(SCK4_A),
	GPIO_FN(MSIOF3_SCK_B),
	GPIO_FN(VI4_DATA9),
	GPIO_FN(PWM3_B),
	GPIO_FN(RIF2_SYNC_B),
	GPIO_FN(QPOLA),
	GPIO_IFN(A6),
	GPIO_FN(RX4_A),
	GPIO_FN(MSIOF3_RXD_B),
	GPIO_FN(VI4_DATA10),
	GPIO_FN(RIF2_D0_B),
	GPIO_IFN(A7),
	GPIO_FN(TX4_A),
	GPIO_FN(MSIOF3_TXD_B),
	GPIO_FN(VI4_DATA11),
	GPIO_FN(RIF2_D1_B),
	GPIO_IFN(A8),
	GPIO_FN(SDA6_A),
	GPIO_FN(RX3_B),
	GPIO_FN(HRX4_C),
	GPIO_FN(VI5_HSYNCx_A),
	GPIO_FN(DU_HSYNC),
	GPIO_FN(VI4_DATA0_B),
	GPIO_FN(QSTH_QHS),

	/* IP4 */
	GPIO_IFN(A9),
	GPIO_FN(TX5_A),
	GPIO_FN(IRQ3),
	GPIO_FN(VI4_DATA16),
	GPIO_FN(VI5_VSYNCx_A),
	GPIO_FN(DU_DG7),
	GPIO_FN(LCDOUT15),
	GPIO_IFN(A10),
	GPIO_FN(IRQ4),
	GPIO_FN(MSIOF2_SYNC_B),
	GPIO_FN(VI4_DATA13),
	GPIO_FN(VI5_FIELD_A),
	GPIO_FN(DU_DG5),
	GPIO_FN(FSCLKST2x_B),
	GPIO_FN(LCDOUT13),
	GPIO_IFN(A11),
	GPIO_FN(SCL6_A),
	GPIO_FN(TX3_B),
	GPIO_FN(HTX4_C),
	GPIO_FN(DU_VSYNC),
	GPIO_FN(VI4_DATA1_B),
	GPIO_FN(QSTVA_QVS),
	GPIO_IFN(A12),
	GPIO_FN(RX5_A),
	GPIO_FN(MSIOF2_SS2_B),
	GPIO_FN(VI4_DATA17),
	GPIO_FN(VI5_DATA3_A),
	GPIO_FN(DU_DG6),
	GPIO_FN(LCDOUT14),
	GPIO_IFN(A13),
	GPIO_FN(SCK5_A),
	GPIO_FN(MSIOF2_SCK_B),
	GPIO_FN(VI4_DATA14),
	GPIO_FN(HRX4_D),
	GPIO_FN(DU_DB2),
	GPIO_FN(LCDOUT2),
	GPIO_IFN(A14),
	GPIO_FN(MSIOF1_SS1),
	GPIO_FN(MSIOF2_RXD_B),
	GPIO_FN(VI4_DATA15),
	GPIO_FN(HTX4_D),
	GPIO_FN(DU_DB3),
	GPIO_FN(LCDOUT3),
	GPIO_IFN(A15),
	GPIO_FN(MSIOF1_SS2),
	GPIO_FN(MSIOF2_TXD_B),
	GPIO_FN(VI4_DATA18),
	GPIO_FN(VI5_DATA4_A),
	GPIO_FN(DU_DB4),
	GPIO_FN(LCDOUT4),
	GPIO_IFN(A16),
	GPIO_FN(MSIOF1_SYNC),
	GPIO_FN(MSIOF2_SS1_B),
	GPIO_FN(VI4_DATA19),
	GPIO_FN(VI5_DATA5_A),
	GPIO_FN(DU_DB5),
	GPIO_FN(LCDOUT5),

	/* IP5 */
	GPIO_IFN(A17),
	GPIO_FN(MSIOF1_RXD),
	GPIO_FN(VI4_DATA20),
	GPIO_FN(VI5_DATA6_A),
	GPIO_FN(DU_DB6),
	GPIO_FN(LCDOUT6),
	GPIO_IFN(A18),
	GPIO_FN(MSIOF1_TXD),
	GPIO_FN(VI4_DATA21),
	GPIO_FN(VI5_DATA7_A),
	GPIO_FN(DU_DB0),
	GPIO_FN(HRX4_E),
	GPIO_FN(LCDOUT0),
	GPIO_IFN(A19),
	GPIO_FN(MSIOF1_SCK),
	GPIO_FN(VI4_DATA22),
	GPIO_FN(VI5_DATA2_A),
	GPIO_FN(DU_DB1),
	GPIO_FN(HTX4_E),
	GPIO_FN(LCDOUT1),
	GPIO_IFN(CS0x),
	GPIO_FN(SCL5),
	GPIO_FN(DU_DR0),
	GPIO_FN(VI4_DATA2_B),
	GPIO_FN(LCDOUT16),
	GPIO_IFN(WE0x),
	GPIO_FN(SDA5),
	GPIO_FN(DU_DR1),
	GPIO_FN(VI4_DATA3_B),
	GPIO_FN(LCDOUT17),
	GPIO_IFN(D0),
	GPIO_FN(MSIOF3_SCK_A),
	GPIO_FN(DU_DR2),
	GPIO_FN(CTS4x_C),
	GPIO_FN(LCDOUT18),
	GPIO_IFN(D1),
	GPIO_FN(MSIOF3_SYNC_A),
	GPIO_FN(SCK3_A),
	GPIO_FN(VI4_DATA23),
	GPIO_FN(VI5_CLKENB_A),
	GPIO_FN(DU_DB7),
	GPIO_FN(RTS4x_TANS_C),
	GPIO_FN(LCDOUT7),
	GPIO_IFN(D2),
	GPIO_FN(MSIOF3_RXD_A),
	GPIO_FN(RX5_C),
	GPIO_FN(VI5_DATA14_A),
	GPIO_FN(DU_DR3),
	GPIO_FN(RX4_C),
	GPIO_FN(LCDOUT19),

	/* IP6 */
	GPIO_IFN(D3),
	GPIO_FN(MSIOF3_TXD_A),
	GPIO_FN(TX5_C),
	GPIO_FN(VI5_DATA15_A),
	GPIO_FN(DU_DR4),
	GPIO_FN(TX4_C),
	GPIO_FN(LCDOUT20),
	GPIO_IFN(D4),
	GPIO_FN(CANFD1_TX),
	GPIO_FN(HSCK3_B),
	GPIO_FN(CAN1_TX),
	GPIO_FN(RTS3x_TANS_A),
	GPIO_FN(MSIOF3_SS2_A),
	GPIO_FN(VI5_DATA1_B),
	GPIO_IFN(D5),
	GPIO_FN(RX3_A),
	GPIO_FN(HRX3_B),
	GPIO_FN(DU_DR5),
	GPIO_FN(VI4_DATA4_B),
	GPIO_FN(LCDOUT21),
	GPIO_IFN(D6),
	GPIO_FN(TX3_A),
	GPIO_FN(HTX3_B),
	GPIO_FN(DU_DR6),
	GPIO_FN(VI4_DATA5_B),
	GPIO_FN(LCDOUT22),
	GPIO_IFN(D7),
	GPIO_FN(CANFD1_RX),
	GPIO_FN(IRQ5),
	GPIO_FN(CAN1_RX),
	GPIO_FN(CTS3x_A),
	GPIO_FN(VI5_DATA2_B),
	GPIO_IFN(D8),
	GPIO_FN(MSIOF2_SCK_A),
	GPIO_FN(SCK4_B),
	GPIO_FN(VI5_DATA12_A),
	GPIO_FN(DU_DR7),
	GPIO_FN(RIF3_CLK_B),
	GPIO_FN(HCTS3x_E),
	GPIO_FN(LCDOUT23),
	GPIO_IFN(D9),
	GPIO_FN(MSIOF2_SYNC_A),
	GPIO_FN(VI5_DATA10_A),
	GPIO_FN(DU_DG0),
	GPIO_FN(RIF3_SYNC_B),
	GPIO_FN(HRX3_E),
	GPIO_FN(LCDOUT8),
	GPIO_IFN(D10),
	GPIO_FN(MSIOF2_RXD_A),
	GPIO_FN(VI5_DATA13_A),
	GPIO_FN(DU_DG1),
	GPIO_FN(RIF3_D0_B),
	GPIO_FN(HTX3_E),
	GPIO_FN(LCDOUT9),

	/* IP7 */
	GPIO_IFN(D11),
	GPIO_FN(MSIOF2_TXD_A),
	GPIO_FN(VI5_DATA11_A),
	GPIO_FN(DU_DG2),
	GPIO_FN(RIF3_D1_B),
	GPIO_FN(HRTS3x_E),
	GPIO_FN(LCDOUT10),
	GPIO_IFN(D12),
	GPIO_FN(CANFD0_TX),
	GPIO_FN(TX4_B),
	GPIO_FN(CAN0_TX),
	GPIO_FN(VI5_DATA8_A),
	GPIO_FN(VI5_DATA3_B),
	GPIO_IFN(D13),
	GPIO_FN(CANFD0_RX),
	GPIO_FN(RX4_B),
	GPIO_FN(CAN0_RX),
	GPIO_FN(VI5_DATA9_A),
	GPIO_FN(SCL7_B),
	GPIO_FN(VI5_DATA4_B),
	GPIO_IFN(D14),
	GPIO_FN(CAN_CLK),
	GPIO_FN(HRX3_A),
	GPIO_FN(MSIOF2_SS2_A),
	GPIO_FN(SDA7_B),
	GPIO_FN(VI5_DATA5_B),
	GPIO_IFN(D15),
	GPIO_FN(MSIOF2_SS1_A),
	GPIO_FN(HTX3_A),
	GPIO_FN(MSIOF3_SS1_A),
	GPIO_FN(DU_DG3),
	GPIO_FN(LCDOUT11),
	GPIO_IFN(SCL4),
	GPIO_FN(CS1x_A26),
	GPIO_FN(DU_DOTCLKIN0),
	GPIO_FN(VI4_DATA6_B),
	GPIO_FN(VI5_DATA6_B),
	GPIO_FN(QCLK),
	GPIO_IFN(SDA4),
	GPIO_FN(WE1x),
	GPIO_FN(VI4_DATA7_B),
	GPIO_FN(VI5_DATA7_B),
	GPIO_FN(QPOLB),
	GPIO_IFN(SD0_CLK),
	GPIO_FN(NFDATA8),
	GPIO_FN(SCL1_C),
	GPIO_FN(HSCK1_B),
	GPIO_FN(SDA2_E),
	GPIO_FN(FMCLK_B),

	/* IP8 */
	GPIO_IFN(SD0_CMD),
	GPIO_FN(NFDATA9),
	GPIO_FN(HRX1_B),
	GPIO_FN(SPEEDIN_B),
	GPIO_IFN(SD0_DAT0),
	GPIO_FN(NFDATA10),
	GPIO_FN(HTX1_B),
	GPIO_FN(REMOCON_B),
	GPIO_IFN(SD0_DAT1),
	GPIO_FN(NFDATA11),
	GPIO_FN(SDA2_C),
	GPIO_FN(HCTS1x_B),
	GPIO_FN(FMIN_B),
	GPIO_IFN(SD0_DAT2),
	GPIO_FN(NFDATA12),
	GPIO_FN(SCL2_C),
	GPIO_FN(HRTS1x_B),
	GPIO_FN(BPFCLK_B),
	GPIO_IFN(SD0_DAT3),
	GPIO_FN(NFDATA13),
	GPIO_FN(SDA1_C),
	GPIO_FN(SCL2_E),
	GPIO_FN(SPEEDIN_C),
	GPIO_FN(REMOCON_C),
	GPIO_IFN(SD1_CLK),
	GPIO_FN(NFDATA14_B),
	GPIO_IFN(SD1_CMD),
	GPIO_FN(NFDATA15_B),
	GPIO_IFN(SD1_DAT0),
	GPIO_FN(NFWPx_B),

	/* IP9 */
	GPIO_IFN(SD1_DAT1),
	GPIO_FN(NFCEx_B),
	GPIO_IFN(SD1_DAT2),
	GPIO_FN(NFALE_B),
	GPIO_IFN(SD1_DAT3),
	GPIO_FN(NFRBx_B),
	GPIO_IFN(SD3_CLK),
	GPIO_FN(NFWEx),
	GPIO_IFN(SD3_CMD),
	GPIO_FN(NFREx),
	GPIO_IFN(SD3_DAT0),
	GPIO_FN(NFDATA0),
	GPIO_IFN(SD3_DAT1),
	GPIO_FN(NFDATA1),
	GPIO_IFN(SD3_DAT2),
	GPIO_FN(NFDATA2),

	/* IP10 */
	GPIO_IFN(SD3_DAT3),
	GPIO_FN(NFDATA3),
	GPIO_IFN(SD3_DAT4),
	GPIO_FN(NFDATA4),
	GPIO_IFN(SD3_DAT5),
	GPIO_FN(NFDATA5),
	GPIO_IFN(SD3_DAT6),
	GPIO_FN(NFDATA6),
	GPIO_IFN(SD3_DAT7),
	GPIO_FN(NFDATA7),
	GPIO_IFN(SD3_DS),
	GPIO_FN(NFCLE),
	GPIO_IFN(SD0_CD),
	GPIO_FN(NFALE_A),
	GPIO_FN(SD3_CD),
	GPIO_FN(RIF0_CLK_B),
	GPIO_FN(SCL2_B),
	GPIO_FN(TCLK1_A),
	GPIO_FN(SSI_SCK2_B),
	GPIO_FN(TS_SCK0),
	GPIO_IFN(SD0_WP),
	GPIO_FN(NFRBx_A),
	GPIO_FN(SD3_WP),
	GPIO_FN(RIF0_D0_B),
	GPIO_FN(SDA2_B),
	GPIO_FN(TCLK2_A),
	GPIO_FN(SSI_WS2_B),
	GPIO_FN(TS_SDAT0),

	/* IP11 */
	GPIO_IFN(SD1_CD),
	GPIO_FN(NFCEx_A),
	GPIO_FN(SSI_SCK1),
	GPIO_FN(RIF0_D1_B),
	GPIO_FN(TS_SDEN0),
	GPIO_IFN(SD1_WP),
	GPIO_FN(NFWPx_A),
	GPIO_FN(SSI_WS1),
	GPIO_FN(RIF0_SYNC_B),
	GPIO_FN(TS_SPSYNC0),
	GPIO_IFN(RX0_A),
	GPIO_FN(HRX1_A),
	GPIO_FN(SSI_SCK2_A),
	GPIO_FN(RIF1_SYNC),
	GPIO_FN(TS_SCK1),
	GPIO_IFN(TX0_A),
	GPIO_FN(HTX1_A),
	GPIO_FN(SSI_WS2_A),
	GPIO_FN(RIF1_D0),
	GPIO_FN(TS_SDAT1),
	GPIO_IFN(CTS0x_A),
	GPIO_FN(NFDATA14_A),
	GPIO_FN(AUDIO_CLKOUT_A),
	GPIO_FN(RIF1_D1),
	GPIO_FN(SCIF_CLK_A),
	GPIO_FN(FMCLK_A),
	GPIO_IFN(RTS0x_TANS_A),
	GPIO_FN(NFDATA15_A),
	GPIO_FN(AUDIO_CLKOUT1_A),
	GPIO_FN(RIF1_CLK),
	GPIO_FN(SCL2_A),
	GPIO_FN(FMIN_A),
	GPIO_IFN(SCK0_A),
	GPIO_FN(HSCK1_A),
	GPIO_FN(USB3HS0_ID),
	GPIO_FN(RTS1x_TANS),
	GPIO_FN(SDA2_A),
	GPIO_FN(FMCLK_C),
	GPIO_FN(USB1_ID),
	GPIO_IFN(RX1),
	GPIO_FN(HRX2_B),
	GPIO_FN(SSI_SCK9_B),
	GPIO_FN(AUDIO_CLKOUT1_B),

	/* IP12 */
	GPIO_IFN(TX1),
	GPIO_FN(HTX2_B),
	GPIO_FN(SSI_WS9_B),
	GPIO_FN(AUDIO_CLKOUT3_B),
	GPIO_IFN(SCK2_A),
	GPIO_FN(HSCK0_A),
	GPIO_FN(AUDIO_CLKB_A),
	GPIO_FN(CTS1x),
	GPIO_FN(RIF0_CLK_A),
	GPIO_FN(REMOCON_A),
	GPIO_FN(SCIF_CLK_B),
	GPIO_IFN(TX2_A),
	GPIO_FN(HRX0_A),
	GPIO_FN(AUDIO_CLKOUT2_A),
	GPIO_FN(SCL1_A),
	GPIO_FN(FSO_CFE_0_N_A),
	GPIO_FN(TS_SDEN1),
	GPIO_IFN(RX2_A),
	GPIO_FN(HTX0_A),
	GPIO_FN(AUDIO_CLKOUT3_A),
	GPIO_FN(SDA1_A),
	GPIO_FN(FSO_CFE_1_N_A),
	GPIO_FN(TS_SPSYNC1),
	GPIO_IFN(MSIOF0_SCK),
	GPIO_FN(SSI_SCK78),
	GPIO_IFN(MSIOF0_RXD),
	GPIO_FN(SSI_WS78),
	GPIO_FN(TX2_B),
	GPIO_IFN(MSIOF0_TXD),
	GPIO_FN(SSI_SDATA7),
	GPIO_FN(RX2_B),
	GPIO_IFN(MSIOF0_SYNC),
	GPIO_FN(AUDIO_CLKOUT_B),
	GPIO_FN(SSI_SDATA8),

	/* IP13 */
	GPIO_IFN(MSIOF0_SS1),
	GPIO_FN(HRX2_A),
	GPIO_FN(SSI_SCK4),
	GPIO_FN(HCTS0x_A),
	GPIO_FN(BPFCLK_C),
	GPIO_FN(SPEEDIN_A),
	GPIO_IFN(MSIOF0_SS2),
	GPIO_FN(HTX2_A),
	GPIO_FN(SSI_WS4),
	GPIO_FN(HRTS0x_A),
	GPIO_FN(FMIN_C),
	GPIO_FN(BPFCLK_A),
	GPIO_IFN(SSI_SDATA9),
	GPIO_FN(AUDIO_CLKC_A),
	GPIO_FN(SCK1),
	GPIO_IFN(MLB_CLK),
	GPIO_FN(RX0_B),
	GPIO_FN(RIF0_D0_A),
	GPIO_FN(SCL1_B),
	GPIO_FN(TCLK1_B),
	GPIO_FN(SIM0_RST_A),
	GPIO_IFN(MLB_SIG),
	GPIO_FN(SCK0_B),
	GPIO_FN(RIF0_D1_A),
	GPIO_FN(SDA1_B),
	GPIO_FN(TCLK2_B),
	GPIO_FN(SIM0_D_A),
	GPIO_IFN(MLB_DAT),
	GPIO_FN(TX0_B),
	GPIO_FN(RIF0_SYNC_A),
	GPIO_FN(SIM0_CLK_A),
	GPIO_IFN(SSI_SCK01239),
	GPIO_IFN(SSI_WS01239),

	/* IP14 */
	GPIO_IFN(SSI_SDATA0),
	GPIO_IFN(SSI_SDATA1),
	GPIO_FN(AUDIO_CLKC_B),
	GPIO_FN(PWM0_B),
	GPIO_IFN(SSI_SDATA2),
	GPIO_FN(AUDIO_CLKOUT2_B),
	GPIO_FN(SSI_SCK9_A),
	GPIO_FN(PWM1_B),
	GPIO_IFN(SSI_SCK349),
	GPIO_FN(PWM2_C),
	GPIO_IFN(SSI_WS349),
	GPIO_FN(PWM3_C),
	GPIO_IFN(SSI_SDATA3),
	GPIO_FN(AUDIO_CLKOUT1_C),
	GPIO_FN(AUDIO_CLKB_B),
	GPIO_FN(PWM4_B),
	GPIO_IFN(SSI_SDATA4),
	GPIO_FN(SSI_WS9_A),
	GPIO_FN(PWM5_B),
	GPIO_IFN(SSI_SCK5),
	GPIO_FN(HRX0_B),
	GPIO_FN(USB0_PWEN_B),
	GPIO_FN(SCL2_D),
	GPIO_FN(PWM6_B),

	/* IP15 */
	GPIO_IFN(SSI_WS5),
	GPIO_FN(HTX0_B),
	GPIO_FN(USB0_OVC_B),
	GPIO_FN(SDA2_D),
	GPIO_IFN(SSI_SDATA5),
	GPIO_FN(HSCK0_B),
	GPIO_FN(AUDIO_CLKB_C),
	GPIO_FN(TPU0TO0),
	GPIO_IFN(SSI_SCK6),
	GPIO_FN(HSCK2_A),
	GPIO_FN(AUDIO_CLKC_C),
	GPIO_FN(TPU0TO1),
	GPIO_FN(FSO_CFE_0_N_B),
	GPIO_FN(SIM0_RST_B),
	GPIO_IFN(SSI_WS6),
	GPIO_FN(HCTS2x_A),
	GPIO_FN(AUDIO_CLKOUT2_C),
	GPIO_FN(TPU0TO2),
	GPIO_FN(SDA1_D),
	GPIO_FN(FSO_CFE_1_N_B),
	GPIO_FN(SIM0_D_B),
	GPIO_IFN(SSI_SDATA6),
	GPIO_FN(HRTS2x_A),
	GPIO_FN(AUDIO_CLKOUT3_C),
	GPIO_FN(TPU0TO3),
	GPIO_FN(SCL1_D),
	GPIO_FN(FSO_TOE_N_B),
	GPIO_FN(SIM0_CLK_B),
	GPIO_IFN(AUDIO_CLKA),
	GPIO_IFN(USB30_PWEN),
	GPIO_FN(USB0_PWEN_A),
	GPIO_IFN(USB30_OVC),
	GPIO_FN(USB0_OVC_A),
	GPIO_FN(FSO_TOE_N_A),
};

static struct pinmux_cfg_reg pinmux_config_regs[] = {
	/* GPSR0(0xE6060100) initial value */
	/*                    : 0x0003FFFF */
	{ PINMUX_CFG_REG("GPSR0", 0xE6060100, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		GP_0_17_FN, GFN_SDA4,
		GP_0_16_FN, GFN_SCL4,

		GP_0_15_FN, GFN_D15,
		GP_0_14_FN, GFN_D14,
		GP_0_13_FN, GFN_D13,
		GP_0_12_FN, GFN_D12,
		GP_0_11_FN, GFN_D11,
		GP_0_10_FN, GFN_D10,
		GP_0_9_FN, GFN_D9,
		GP_0_8_FN, GFN_D8,

		GP_0_7_FN, GFN_D7,
		GP_0_6_FN, GFN_D6,
		GP_0_5_FN, GFN_D5,
		GP_0_4_FN, GFN_D4,
		GP_0_3_FN, GFN_D3,
		GP_0_2_FN, GFN_D2,
		GP_0_1_FN, GFN_D1,
		GP_0_0_FN, GFN_D0 }
	},
	/* GPSR1(0xE6060104) initial value */
	/*                    : 0x007FFFFF */
	{ PINMUX_CFG_REG("GPSR1", 0xE6060104, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		GP_1_22_FN, GFN_WE0x,
		GP_1_21_FN, GFN_CS0x,
		GP_1_20_FN, FN_CLKOUT,
		GP_1_19_FN, GFN_A19,
		GP_1_18_FN, GFN_A18,
		GP_1_17_FN, GFN_A17,
		GP_1_16_FN, GFN_A16,

		GP_1_15_FN, GFN_A15,
		GP_1_14_FN, GFN_A14,
		GP_1_13_FN, GFN_A13,
		GP_1_12_FN, GFN_A12,
		GP_1_11_FN, GFN_A11,
		GP_1_10_FN, GFN_A10,
		GP_1_9_FN, GFN_A9,
		GP_1_8_FN, GFN_A8,

		GP_1_7_FN, GFN_A7,
		GP_1_6_FN, GFN_A6,
		GP_1_5_FN, GFN_A5,
		GP_1_4_FN, GFN_A4,
		GP_1_3_FN, GFN_A3,
		GP_1_2_FN, GFN_A2,
		GP_1_1_FN, GFN_A1,
		GP_1_0_FN, GFN_A0 }
	},
	/* GPSR2(0xE6060108) initial value */
	/*                    : 0x0EFFFFFF */
	{ PINMUX_CFG_REG("GPSR2", 0xE6060108, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		GP_2_25_FN, GFN_EX_WAIT0,
		GP_2_24_FN, GFN_RD_WRx,

		GP_2_23_FN, GFN_RDx,
		GP_2_22_FN, GFN_BSx,
		GP_2_21_FN, FN_AVB_PHY_INT,
		GP_2_20_FN, GFN_AVB_TXCREFCLK,
		GP_2_19_FN, FN_AVB_RD3,
		GP_2_18_FN, GFN_AVB_RD2,
		GP_2_17_FN, GFN_AVB_RD1,
		GP_2_16_FN, GFN_AVB_RD0,

		GP_2_15_FN, FN_AVB_RXC,
		GP_2_14_FN, FN_AVB_RX_CTL,
		GP_2_13_FN, GFN_RPC_RESETx,
		GP_2_12_FN, GFN_RPC_INTx,
		GP_2_11_FN, GFN_QSPI1_SSL,
		GP_2_10_FN, GFN_QSPI1_IO3,
		GP_2_9_FN, GFN_QSPI1_IO2,
		GP_2_8_FN, GFN_QSPI1_MISO_IO1,

		GP_2_7_FN, GFN_QSPI1_MOSI_IO0,
		GP_2_6_FN, GFN_QSPI1_SPCLK,
		GP_2_5_FN, FN_QSPI0_SSL,
		GP_2_4_FN, GFN_QSPI0_IO3,
		GP_2_3_FN, GFN_QSPI0_IO2,
		GP_2_2_FN, GFN_QSPI0_MISO_IO1,
		GP_2_1_FN, GFN_QSPI0_MOSI_IO0,
		GP_2_0_FN, GFN_QSPI0_SPCLK }
	},

	/* GPSR3(0xE606010C) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG("GPSR3", 0xE606010C, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		GP_3_15_FN, GFN_SD1_WP,
		GP_3_14_FN, GFN_SD1_CD,
		GP_3_13_FN, GFN_SD0_WP,
		GP_3_12_FN, GFN_SD0_CD,
		GP_3_11_FN, GFN_SD1_DAT3,
		GP_3_10_FN, GFN_SD1_DAT2,
		GP_3_9_FN, GFN_SD1_DAT1,
		GP_3_8_FN, GFN_SD1_DAT0,

		GP_3_7_FN, GFN_SD1_CMD,
		GP_3_6_FN, GFN_SD1_CLK,
		GP_3_5_FN, GFN_SD0_DAT3,
		GP_3_4_FN, GFN_SD0_DAT2,
		GP_3_3_FN, GFN_SD0_DAT1,
		GP_3_2_FN, GFN_SD0_DAT0,
		GP_3_1_FN, GFN_SD0_CMD,
		GP_3_0_FN, GFN_SD0_CLK }
	},
	/* GPSR4(0xE6060110) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG("GPSR4", 0xE6060110, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		GP_4_10_FN, GFN_SD3_DS,
		GP_4_9_FN, GFN_SD3_DAT7,
		GP_4_8_FN, GFN_SD3_DAT6,

		GP_4_7_FN, GFN_SD3_DAT5,
		GP_4_6_FN, GFN_SD3_DAT4,
		GP_4_5_FN, GFN_SD3_DAT3,
		GP_4_4_FN, GFN_SD3_DAT2,
		GP_4_3_FN, GFN_SD3_DAT1,
		GP_4_2_FN, GFN_SD3_DAT0,
		GP_4_1_FN, GFN_SD3_CMD,
		GP_4_0_FN, GFN_SD3_CLK }
	},
	/* GPSR5(0xE6060114) initial value */
	/*                    : 0x001FFFF8 */
	{ PINMUX_CFG_REG("GPSR5", 0xE6060114, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		GP_5_19_FN, GFN_MLB_DAT,
		GP_5_18_FN, GFN_MLB_SIG,
		GP_5_17_FN, GFN_MLB_CLK,
		GP_5_16_FN, GFN_SSI_SDATA9,

		GP_5_15_FN, GFN_MSIOF0_SS2,
		GP_5_14_FN, GFN_MSIOF0_SS1,
		GP_5_13_FN, GFN_MSIOF0_SYNC,
		GP_5_12_FN, GFN_MSIOF0_TXD,
		GP_5_11_FN, GFN_MSIOF0_RXD,
		GP_5_10_FN, GFN_MSIOF0_SCK,
		GP_5_9_FN, GFN_RX2_A,
		GP_5_8_FN, GFN_TX2_A,

		GP_5_7_FN, GFN_SCK2_A,
		GP_5_6_FN, GFN_TX1,
		GP_5_5_FN, GFN_RX1,
		GP_5_4_FN, GFN_RTS0x_TANS_A,
		GP_5_3_FN, GFN_CTS0x_A,
		GP_5_2_FN, GFN_TX0_A,
		GP_5_1_FN, GFN_RX0_A,
		GP_5_0_FN, GFN_SCK0_A }
	},
	/* GPSR6(0xE6060118) initial value */
	/*                    : 0x00020200 */
	{ PINMUX_CFG_REG("GPSR6", 0xE6060118, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		GP_6_17_FN, GFN_USB30_PWEN,
		GP_6_16_FN, GFN_SSI_SDATA6,

		GP_6_15_FN, GFN_SSI_WS6,
		GP_6_14_FN, GFN_SSI_SCK6,
		GP_6_13_FN, GFN_SSI_SDATA5,
		GP_6_12_FN, GFN_SSI_WS5,
		GP_6_11_FN, GFN_SSI_SCK5,
		GP_6_10_FN, GFN_SSI_SDATA4,
		GP_6_9_FN, GFN_USB30_OVC,
		GP_6_8_FN, GFN_AUDIO_CLKA,

		GP_6_7_FN, GFN_SSI_SDATA3,
		GP_6_6_FN, GFN_SSI_WS349,
		GP_6_5_FN, GFN_SSI_SCK349,
		GP_6_4_FN, GFN_SSI_SDATA2,
		GP_6_3_FN, GFN_SSI_SDATA1,
		GP_6_2_FN, GFN_SSI_SDATA0,
		GP_6_1_FN, GFN_SSI_WS01239,
		GP_6_0_FN, GFN_SSI_SCK01239 }
	},
	/* IPSR0(0xE6060200) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR0", 0xE6060200, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR0_31_28 [4] */
		IFN_QSPI1_MISO_IO1, FN_RIF2_D0_A, FN_HRX4_B, FN_VI4_DATA2_A,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR0_27_24 [4] */
		IFN_QSPI1_MOSI_IO0, FN_RIF2_SYNC_A, FN_HTX4_B, FN_VI4_DATA1_A,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR0_23_20 [4] */
		IFN_QSPI1_SPCLK, FN_RIF2_CLK_A, FN_HSCK4_B, FN_VI4_DATA0_A,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR0_19_16 [4] */
		IFN_QSPI0_IO3, FN_HRX4_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR0_15_12 [4] */
		IFN_QSPI0_IO2, FN_HTX4_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR0_11_8 [4] */
		IFN_QSPI0_MISO_IO1, FN_HRTS4x_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR0_7_4 [4] */
		IFN_QSPI0_MOSI_IO0, FN_HCTS4x_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR0_3_0 [4] */
		IFN_QSPI0_SPCLK, FN_HSCK4_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR1(0xE6060204) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR1", 0xE6060204, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR1_31_28 [4] */
		IFN_AVB_RD2, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR1_27_24 [4] */
		IFN_AVB_RD1, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR1_23_20 [4] */
		IFN_AVB_RD0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR1_19_16 [4] */
		IFN_RPC_RESETx, FN_RIF3_D1_A, FN_HRTS3x_C, FN_VI4_DATA7_A,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR1_15_12 [4] */
		IFN_RPC_INTx, FN_RIF3_D0_A, FN_HCTS3x_C, FN_VI4_DATA6_A,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR1_11_8 [4] */
		IFN_QSPI1_SSL, FN_RIF3_SYNC_A, FN_HSCK3_C, FN_VI4_DATA5_A,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR1_7_4 [4] */
		IFN_QSPI1_IO3, FN_RIF3_CLK_A, FN_HRX3_C, FN_VI4_DATA4_A,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR1_3_0 [4] */
		IFN_QSPI1_IO2, FN_RIF2_D1_A, FN_HTX3_C, FN_VI4_DATA3_A,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR2(0xE6060208) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR2", 0xE6060208, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR2_31_28 [4] */
		IFN_A0, FN_IRQ0, FN_PWM2_A, FN_MSIOF3_SS1_B,
		FN_VI5_CLK_A, FN_DU_CDE, FN_HRX3_D, FN_IERX,
		FN_QSTB_QHE, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR2_27_24 [4] */
		IFN_EX_WAIT0, FN_SDA7_A, FN_AVB_AVTP_CAPTURE_A, FN_VI4_HSYNCx,
		FN_RX5_B, FN_PWM6_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR2_23_20 [4] */
		IFN_RD_WRx, FN_SCL7_A, FN_AVB_AVTP_MATCH_A, FN_VI4_VSYNCx,
		FN_TX5_B, FN_SCK3_C, FN_PWM5_A, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR2_19_16 [4] */
		IFN_RDx, FN_PWM1_A, FN_AVB_LINK, FN_VI4_FIELD,
		0, FN_RX3_C, FN_FSCLKST2x_A, FN_VI5_DATA0_B,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR2_15_12 [4] */
		IFN_BSx, FN_PWM0_A, FN_AVB_MAGIC, FN_VI4_CLK,
		0, FN_TX3_C, 0, FN_VI5_CLK_B,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR2_11_8 [4] */
		FN_AVB_MDC, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR2_7_4 [4] */
		FN_AVB_MDIO, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR2_3_0 [4] */
		IFN_AVB_TXCREFCLK, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR3(0xE606020C) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR3", 0xE606020C, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR3_31_28 [4] */
		IFN_A8, FN_SDA6_A, FN_RX3_B, FN_HRX4_C,
		FN_VI5_HSYNCx_A, FN_DU_HSYNC, FN_VI4_DATA0_B, 0,
		FN_QSTH_QHS, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR3_27_24 [4] */
		IFN_A7, FN_TX4_A, FN_MSIOF3_TXD_B, FN_VI4_DATA11,
		0, 0, FN_RIF2_D1_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR3_23_20 [4] */
		IFN_A6, FN_RX4_A, FN_MSIOF3_RXD_B, FN_VI4_DATA10,
		0, 0, FN_RIF2_D0_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR3_19_16 [4] */
		IFN_A5, FN_SCK4_A, FN_MSIOF3_SCK_B, FN_VI4_DATA9,
		FN_PWM3_B, 0, FN_RIF2_SYNC_B, 0,
		FN_QPOLA, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR3_15_12 [4] */
		IFN_A4, FN_RTS4x_TANS_A, FN_MSIOF3_SYNC_B, FN_VI4_DATA8,
		FN_PWM2_B, FN_DU_DG4, FN_RIF2_CLK_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR3_11_8 [4] */
		IFN_A3, FN_CTS4x_A, FN_PWM4_A, FN_VI4_DATA12,
		0, FN_DU_DOTCLKOUT0, FN_HTX3_D, FN_IECLK,
		FN_LCDOUT12, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR3_7_4 [4] */
		IFN_A2, FN_IRQ2, FN_AVB_AVTP_PPS, FN_VI4_CLKENB,
		FN_VI5_DATA1_A, FN_DU_DISP, FN_SCL6_B, 0,
		FN_QSTVB_QVE, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR3_3_0 [4] */
		IFN_A1, FN_IRQ1, FN_PWM3_A, FN_DU_DOTCLKIN1,
		FN_VI5_DATA0_A, FN_DU_DISP_CDE, FN_SDA6_B, FN_IETX,
		FN_QCPV_QDE, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR4(0xE6060210) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR4", 0xE6060210, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR4_31_28 [4] */
		IFN_A16, FN_MSIOF1_SYNC, FN_MSIOF2_SS1_B, FN_VI4_DATA19,
		FN_VI5_DATA5_A, FN_DU_DB5, 0, 0,
		FN_LCDOUT5, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR4_27_24 [4] */
		IFN_A15, FN_MSIOF1_SS2, FN_MSIOF2_TXD_B, FN_VI4_DATA18,
		FN_VI5_DATA4_A, FN_DU_DB4, 0, 0,
		FN_LCDOUT4, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR4_23_20 [4] */
		IFN_A14, FN_MSIOF1_SS1, FN_MSIOF2_RXD_B, FN_VI4_DATA15,
		FN_HTX4_D, FN_DU_DB3, 0, 0,
		FN_LCDOUT3, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR4_19_16 [4] */
		IFN_A13, FN_SCK5_A, FN_MSIOF2_SCK_B, FN_VI4_DATA14,
		FN_HRX4_D, FN_DU_DB2, 0, 0,
		FN_LCDOUT2, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR4_15_12 [4] */
		IFN_A12, FN_RX5_A, FN_MSIOF2_SS2_B, FN_VI4_DATA17,
		FN_VI5_DATA3_A, FN_DU_DG6, 0, 0,
		FN_LCDOUT14, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR4_11_8 [4] */
		IFN_A11, FN_SCL6_A, FN_TX3_B, FN_HTX4_C,
		0, FN_DU_VSYNC, FN_VI4_DATA1_B, 0,
		FN_QSTVA_QVS, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR4_7_4 [4] */
		IFN_A10, FN_IRQ4, FN_MSIOF2_SYNC_B, FN_VI4_DATA13,
		FN_VI5_FIELD_A, FN_DU_DG5, FN_FSCLKST2x_B, 0,
		FN_LCDOUT13, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR4_3_0 [4] */
		IFN_A9, FN_TX5_A, FN_IRQ3, FN_VI4_DATA16,
		FN_VI5_VSYNCx_A, FN_DU_DG7, 0, 0,
		FN_LCDOUT15, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR5(0xE6060214) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR5", 0xE6060214, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR5_31_28 [4] */
		IFN_D2, FN_MSIOF3_RXD_A, FN_RX5_C, 0,
		FN_VI5_DATA14_A, FN_DU_DR3, FN_RX4_C, 0,
		FN_LCDOUT19, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR5_27_24 [4] */
		IFN_D1, FN_MSIOF3_SYNC_A, FN_SCK3_A, FN_VI4_DATA23,
		FN_VI5_CLKENB_A, FN_DU_DB7, FN_RTS4x_TANS_C, 0,
		FN_LCDOUT7, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR5_23_20 [4] */
		IFN_D0, FN_MSIOF3_SCK_A, 0, 0,
		0, FN_DU_DR2, FN_CTS4x_C, 0,
		FN_LCDOUT18, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR5_19_16 [4] */
		IFN_WE0x, FN_SDA5, 0, 0,
		0, FN_DU_DR1, FN_VI4_DATA3_B, 0,
		FN_LCDOUT17, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR5_15_12 [4] */
		IFN_CS0x, FN_SCL5, 0, 0,
		0, FN_DU_DR0, FN_VI4_DATA2_B, 0,
		FN_LCDOUT16, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR5_11_8 [4] */
		IFN_A19, FN_MSIOF1_SCK, 0, FN_VI4_DATA22,
		FN_VI5_DATA2_A, FN_DU_DB1, 0, FN_HTX4_E,
		FN_LCDOUT1, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR5_7_4 [4] */
		IFN_A18, FN_MSIOF1_TXD, 0, FN_VI4_DATA21,
		FN_VI5_DATA7_A, FN_DU_DB0, 0, FN_HRX4_E,
		FN_LCDOUT0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR5_3_0 [4] */
		IFN_A17, FN_MSIOF1_RXD, 0, FN_VI4_DATA20,
		FN_VI5_DATA6_A, FN_DU_DB6, 0, 0,
		FN_LCDOUT6, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR6(0xE6060218) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR6", 0xE6060218, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR6_31_28 [4] */
		IFN_D10, FN_MSIOF2_RXD_A, 0, 0,
		FN_VI5_DATA13_A, FN_DU_DG1, FN_RIF3_D0_B, FN_HTX3_E,
		FN_LCDOUT9, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR6_27_24 [4] */
		IFN_D9, FN_MSIOF2_SYNC_A, 0, 0,
		FN_VI5_DATA10_A, FN_DU_DG0, FN_RIF3_SYNC_B, FN_HRX3_E,
		FN_LCDOUT8, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR6_23_20 [4] */
		IFN_D8, FN_MSIOF2_SCK_A, FN_SCK4_B, 0,
		FN_VI5_DATA12_A, FN_DU_DR7, FN_RIF3_CLK_B, FN_HCTS3x_E,
		FN_LCDOUT23, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR6_19_16 [4] */
		IFN_D7, FN_CANFD1_RX, FN_IRQ5, FN_CAN1_RX,
		FN_CTS3x_A, 0, 0, FN_VI5_DATA2_B,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR6_15_12 [4] */
		IFN_D6, FN_TX3_A, FN_HTX3_B, 0,
		0, FN_DU_DR6, FN_VI4_DATA5_B, 0,
		FN_LCDOUT22, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR6_11_8 [4] */
		IFN_D5, FN_RX3_A, FN_HRX3_B, 0,
		0, FN_DU_DR5, FN_VI4_DATA4_B, 0,
		FN_LCDOUT21, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR6_7_4 [4] */
		IFN_D4, FN_CANFD1_TX, FN_HSCK3_B, FN_CAN1_TX,
		FN_RTS3x_TANS_A, FN_MSIOF3_SS2_A, 0, FN_VI5_DATA1_B,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR6_3_0 [4] */
		IFN_D3, FN_MSIOF3_TXD_A, FN_TX5_C, 0,
		FN_VI5_DATA15_A, FN_DU_DR4, FN_TX4_C, 0,
		FN_LCDOUT20, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR7(0xE606021C) initial value */
	/*                    : 0x01100000 */
	{ PINMUX_CFG_REG_VAR("IPSR7", 0xE606021C, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR7_31_28 [4] */
		IFN_SD0_CLK, FN_NFDATA8, FN_SCL1_C, FN_HSCK1_B,
		FN_SDA2_E, FN_FMCLK_B, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR7_27_24 [4] */
		IFN_SDA4, FN_WE1x, 0, 0,
		0, 0, FN_VI4_DATA7_B, FN_VI5_DATA7_B,
		FN_QPOLB, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR7_23_20 [4] */
		IFN_SCL4, FN_CS1x_A26, 0, 0,
		0, FN_DU_DOTCLKIN0, FN_VI4_DATA6_B, FN_VI5_DATA6_B,
		FN_QCLK, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR7_19_16 [4] */
		IFN_D15, FN_MSIOF2_SS1_A, FN_HTX3_A, FN_MSIOF3_SS1_A,
		0, FN_DU_DG3, 0, 0,
		FN_LCDOUT11, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR7_15_12 [4] */
		IFN_D14, FN_CAN_CLK, FN_HRX3_A, FN_MSIOF2_SS2_A,
		0, FN_SDA7_B, 0, FN_VI5_DATA5_B,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR7_11_8 [4] */
		IFN_D13, FN_CANFD0_RX, FN_RX4_B, FN_CAN0_RX,
		FN_VI5_DATA9_A, FN_SCL7_B, 0, FN_VI5_DATA4_B,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR7_7_4 [4] */
		IFN_D12, FN_CANFD0_TX, FN_TX4_B, FN_CAN0_TX,
		FN_VI5_DATA8_A, 0, 0, FN_VI5_DATA3_B,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR7_3_0 [4] */
		IFN_D11, FN_MSIOF2_TXD_A, 0, 0,
		FN_VI5_DATA11_A, FN_DU_DG2, FN_RIF3_D1_B, FN_HRTS3x_E,
		FN_LCDOUT10, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR8(0xE6060220) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR8", 0xE6060220, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR8_31_28 [4] */
		IFN_SD1_DAT0, FN_NFWPx_B, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR8_27_24 [4] */
		IFN_SD1_CMD, FN_NFDATA15_B, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR8_23_20 [4] */
		IFN_SD1_CLK, FN_NFDATA14_B, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR8_19_16 [4] */
		IFN_SD0_DAT3, FN_NFDATA13, FN_SDA1_C, FN_SCL2_E,
		FN_SPEEDIN_C, FN_REMOCON_C, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR8_15_12 [4] */
		IFN_SD0_DAT2, FN_NFDATA12, FN_SCL2_C, FN_HRTS1x_B,
		0, FN_BPFCLK_B, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR8_11_8 [4] */
		IFN_SD0_DAT1, FN_NFDATA11, FN_SDA2_C, FN_HCTS1x_B,
		0, FN_FMIN_B, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR8_7_4 [4] */
		IFN_SD0_DAT0, FN_NFDATA10, 0, FN_HTX1_B,
		0, FN_REMOCON_B, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR8_3_0 [4] */
		IFN_SD0_CMD, FN_NFDATA9, 0, FN_HRX1_B,
		0, FN_SPEEDIN_B, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR9(0xE6060224) initial value */
	/*                    : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR9", 0xE6060224, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR9_31_28 [4] */
		IFN_SD3_DAT2, FN_NFDATA2, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR9_27_24 [4] */
		IFN_SD3_DAT1, FN_NFDATA1, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR9_23_20 [4] */
		IFN_SD3_DAT0, FN_NFDATA0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR9_19_16 [4] */
		IFN_SD3_CMD, FN_NFREx, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR9_15_12 [4] */
		IFN_SD3_CLK, FN_NFWEx, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR9_11_8 [4] */
		IFN_SD1_DAT3, FN_NFRBx_B, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR9_7_4 [4] */
		IFN_SD1_DAT2, FN_NFALE_B, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR9_3_0 [4] */
		IFN_SD1_DAT1, FN_NFCEx_B, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR10(0xE6060228) initial value */
	/*                     : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR10", 0xE6060228, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR10_31_28 [4] */
		IFN_SD0_WP, FN_NFRBx_A, FN_SD3_WP, FN_RIF0_D0_B,
		FN_SDA2_B, FN_TCLK2_A, FN_SSI_WS2_B, FN_TS_SDAT0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		/* IPSR10_27_24 [4] */
		IFN_SD0_CD, FN_NFALE_A, FN_SD3_CD, FN_RIF0_CLK_B,
		FN_SCL2_B, FN_TCLK1_A, FN_SSI_SCK2_B, FN_TS_SCK0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR10_23_20 [4] */
		IFN_SD3_DS, FN_NFCLE, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR10_19_16 [4] */
		IFN_SD3_DAT7, FN_NFDATA7, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR10_15_12 [4] */
		IFN_SD3_DAT6, FN_NFDATA6, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR10_11_8 [4] */
		IFN_SD3_DAT5, FN_NFDATA5, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR10_7_4 [4] */
		IFN_SD3_DAT4, FN_NFDATA4, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR10_3_0 [4] */
		IFN_SD3_DAT3, FN_NFDATA3, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR11(0xE606022C) initial value */
	/*                     : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR11", 0xE606022C, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR11_31_28 [4] */
		IFN_RX1, FN_HRX2_B, FN_SSI_SCK9_B, FN_AUDIO_CLKOUT1_B,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR11_27_24 [4] */
		IFN_SCK0_A, FN_HSCK1_A, FN_USB3HS0_ID, FN_RTS1x_TANS,
		FN_SDA2_A, FN_FMCLK_C, 0, 0,
		FN_USB1_ID, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR11_23_20 [4] */
		IFN_RTS0x_TANS_A, FN_NFDATA15_A, FN_AUDIO_CLKOUT1_A, FN_RIF1_CLK,
		FN_SCL2_A, FN_FMIN_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR11_19_16 [4] */
		IFN_CTS0x_A, FN_NFDATA14_A, FN_AUDIO_CLKOUT_A, FN_RIF1_D1,
		FN_SCIF_CLK_A, FN_FMCLK_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR11_15_12 [4] */
		IFN_TX0_A, FN_HTX1_A, FN_SSI_WS2_A, FN_RIF1_D0,
		0, 0, 0, FN_TS_SDAT1,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR11_11_8 [4] */
		IFN_RX0_A, FN_HRX1_A, FN_SSI_SCK2_A, FN_RIF1_SYNC,
		0, 0, 0, FN_TS_SCK1,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR11_7_4 [4] */
		IFN_SD1_WP, FN_NFWPx_A, FN_SSI_WS1, FN_RIF0_SYNC_B,
		0, 0, 0, FN_TS_SPSYNC0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR11_3_0 [4] */
		IFN_SD1_CD, FN_NFCEx_A, FN_SSI_SCK1, FN_RIF0_D1_B,
		0, 0, 0, FN_TS_SDEN0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR12(0xE6060230) initial value */
	/*                     : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR12", 0xE6060230, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR12_31_28 [4] */
		IFN_MSIOF0_SYNC, FN_AUDIO_CLKOUT_B, FN_SSI_SDATA8, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR12_27_24 [4] */
		IFN_MSIOF0_TXD, 0, FN_SSI_SDATA7, 0,
		0, FN_RX2_B, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR12_23_20 [4] */
		IFN_MSIOF0_RXD, 0, FN_SSI_WS78, 0,
		0, FN_TX2_B, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR12_19_16 [4] */
		IFN_MSIOF0_SCK, 0, FN_SSI_SCK78, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR12_15_12 [4] */
		IFN_RX2_A, FN_HTX0_A, FN_AUDIO_CLKOUT3_A, 0,
		FN_SDA1_A, 0, FN_FSO_CFE_1_N_A, FN_TS_SPSYNC1,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR12_11_8 [4] */
		IFN_TX2_A, FN_HRX0_A, FN_AUDIO_CLKOUT2_A, 0,
		FN_SCL1_A, 0, FN_FSO_CFE_0_N_A, FN_TS_SDEN1,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR12_7_4 [4] */
		IFN_SCK2_A, FN_HSCK0_A, FN_AUDIO_CLKB_A, FN_CTS1x,
		FN_RIF0_CLK_A, FN_REMOCON_A, FN_SCIF_CLK_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR12_3_0 [4] */
		IFN_TX1, FN_HTX2_B, FN_SSI_WS9_B, FN_AUDIO_CLKOUT3_B,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR13(0xE6060234) initial value */
	/*                     : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR13", 0xE6060234, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR13_31_28 [4] */
		IFN_SSI_WS01239, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR13_27_24 [4] */
		IFN_SSI_SCK01239, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR13_23_20 [4] */
		IFN_MLB_DAT, FN_TX0_B, 0, FN_RIF0_SYNC_A,
		0, 0, 0, 0,
		FN_SIM0_CLK_A, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR13_19_16 [4] */
		IFN_MLB_SIG, FN_SCK0_B, 0, FN_RIF0_D1_A,
		FN_SDA1_B, FN_TCLK2_B, 0, 0,
		FN_SIM0_D_A, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR13_15_12 [4] */
		IFN_MLB_CLK, FN_RX0_B, 0, FN_RIF0_D0_A,
		FN_SCL1_B, FN_TCLK1_B, 0, 0,
		FN_SIM0_RST_A, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR13_11_8 [4] */
		IFN_SSI_SDATA9, 0, FN_AUDIO_CLKC_A, FN_SCK1,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR13_7_4 [4] */
		IFN_MSIOF0_SS2, FN_HTX2_A, FN_SSI_WS4, FN_HRTS0x_A,
		FN_FMIN_C, FN_BPFCLK_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR13_3_0 [4] */
		IFN_MSIOF0_SS1, FN_HRX2_A, FN_SSI_SCK4, FN_HCTS0x_A,
		FN_BPFCLK_C, FN_SPEEDIN_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR14(0xE6060238) initial value */
	/*                     : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR14", 0xE6060238, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR14_31_28 [4] */
		IFN_SSI_SCK5, FN_HRX0_B, 0, FN_USB0_PWEN_B,
		FN_SCL2_D, 0, FN_PWM6_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR14_27_24 [4] */
		IFN_SSI_SDATA4, 0, FN_SSI_WS9_A, 0,
		0, 0, FN_PWM5_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR14_23_20 [4] */
		IFN_SSI_SDATA3, FN_AUDIO_CLKOUT1_C, FN_AUDIO_CLKB_B, 0,
		0, 0, FN_PWM4_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR14_19_16 [4] */
		IFN_SSI_WS349, 0, 0, 0,
		0, 0, FN_PWM3_C, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR14_15_12 [4] */
		IFN_SSI_SCK349, 0, 0, 0,
		0, 0, FN_PWM2_C, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR14_11_8 [4] */
		IFN_SSI_SDATA2, FN_AUDIO_CLKOUT2_B, FN_SSI_SCK9_A, 0,
		0, 0, FN_PWM1_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR14_7_4 [4] */
		IFN_SSI_SDATA1, FN_AUDIO_CLKC_B, 0, 0,
		0, 0, FN_PWM0_B, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR14_3_0 [4] */
		IFN_SSI_SDATA0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* IPSR15(0xE606023C) initial value */
	/*                     : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("IPSR15", 0xE606023C, 32,
				4, 4, 4, 4, 4, 4, 4, 4) {
		/* IPSR15_31_28 [4] */
		IFN_USB30_OVC, FN_USB0_OVC_A, 0, 0,
		0, 0, FN_FSO_TOE_N_A, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR15_27_24 [4] */
		IFN_USB30_PWEN, FN_USB0_PWEN_A, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR15_23_20 [4] */
		IFN_AUDIO_CLKA, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR15_19_16 [4] */
		IFN_SSI_SDATA6, FN_HRTS2x_A, FN_AUDIO_CLKOUT3_C, FN_TPU0TO3,
		FN_SCL1_D, 0, FN_FSO_TOE_N_B, 0,
		FN_SIM0_CLK_B, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR15_15_12 [4] */
		IFN_SSI_WS6, FN_HCTS2x_A, FN_AUDIO_CLKOUT2_C, FN_TPU0TO2,
		FN_SDA1_D, 0, FN_FSO_CFE_1_N_B, 0,
		FN_SIM0_D_B, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR15_11_8 [4] */
		IFN_SSI_SCK6, FN_HSCK2_A, FN_AUDIO_CLKC_C, FN_TPU0TO1,
		0, 0, FN_FSO_CFE_0_N_B, 0,
		FN_SIM0_RST_B, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR15_7_4 [4] */
		IFN_SSI_SDATA5, FN_HSCK0_B, FN_AUDIO_CLKB_C, FN_TPU0TO0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,

		/* IPSR15_3_0 [4] */
		IFN_SSI_WS5, FN_HTX0_B, 0, FN_USB0_OVC_B,
		FN_SDA2_D, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		}
	},
	/* MOD_SEL0(0xE6060500) initial value */
	/*                       : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("MOD_SEL0", 0xE6060500, 32,
				1, 2, 1, 2, 1, 1,
				1, 1, 2, 3, 1,
				1, 1, 2, 2, 1, 1,
				1, 2, 1, 1, 1, 2) {
		/* MOD_SEL0 */
		/* reserved[1] */
		0, 0,
		/* sel_adgb[2](0,1,2) */
		FN_SEL_ADGB_0, FN_SEL_ADGB_1, FN_SEL_ADGB_2, 0,
		/* sel_drif0[1](0,1) */
		FN_SEL_DRIF0_0, FN_SEL_DRIF0_1,
		/* sel_fm[2](0,1,2) */
		FN_SEL_FM_0, FN_SEL_FM_1, FN_SEL_FM_2, 0,
		/* sel_fso[1](0,1) */
		FN_SEL_FSO_0, FN_SEL_FSO_1,
		/* sel_hscif0[1](0,1) */
		FN_SEL_HSCIF0_0, FN_SEL_HSCIF0_1,
		/* sel_hscif1[1](0,1) */
		FN_SEL_HSCIF1_0, FN_SEL_HSCIF1_1,
		/* sel_hscif2[1](0,1) */
		FN_SEL_HSCIF2_0, FN_SEL_HSCIF2_1,
		/* sel_i2c1[2](0,1,2,3) */
		FN_SEL_I2C1_0, FN_SEL_I2C1_1, FN_SEL_I2C1_2, FN_SEL_I2C1_3,
		/* sel_i2c2[3](0,1,2,3,4) */
		FN_SEL_I2C2_0, FN_SEL_I2C2_1, FN_SEL_I2C2_2, FN_SEL_I2C2_3,
		FN_SEL_I2C2_4, 0, 0, 0,
		/* sel_ndfc[1](0,1) */
		FN_SEL_NDFC_0, FN_SEL_NDFC_1,
		/* sel_pwm0[1](0,1) */
		FN_SEL_PWM0_0, FN_SEL_PWM0_1,
		/* sel_pwm1[1](0,1) */
		FN_SEL_PWM1_0, FN_SEL_PWM1_1,
		/* sel_pwm2[2](0,1,2) */
		FN_SEL_PWM2_0, FN_SEL_PWM2_1, FN_SEL_PWM2_2, 0,
		/* sel_pwm3[2](0,1,2) */
		FN_SEL_PWM3_0, FN_SEL_PWM3_1, FN_SEL_PWM3_2, 0,
		/* sel_pwm4[1](0,1) */
		FN_SEL_PWM4_0, FN_SEL_PWM4_1,
		/* sel_pwm5[1](0,1) */
		FN_SEL_PWM5_0, FN_SEL_PWM5_1,
		/* sel_pwm6[1](0,1) */
		FN_SEL_PWM6_0, FN_SEL_PWM5_1,
		/* sel_remocon[2](0,1,2) */
		FN_SEL_REMOCON_0, FN_SEL_REMOCON_1, FN_SEL_REMOCON_2, 0,
		/* sel_scif[1](0,1) */
		FN_SEL_SCIF_0, FN_SEL_SCIF_1,
		/* sel_scif0[1](0,1) */
		FN_SEL_SCIF0_0, FN_SEL_SCIF0_1,
		/* sel_scif2[1](0,1) */
		FN_SEL_SCIF2_0, FN_SEL_SCIF2_1,
		/* sel_speed_pulse_if[2](0,1,2) */
		FN_SEL_SPEED_PULSE_IF_0, FN_SEL_SPEED_PULSE_IF_1, FN_SEL_SPEED_PULSE_IF_2, 0,
		}
	},
	/* MOD_SEL1(0xE6060504) initial value */
	/*                       : 0x00000000 */
	{ PINMUX_CFG_REG_VAR("MOD_SEL1", 0xE6060504, 32,
				1, 1, 1, 1, 1, 1, 1, 3, 3, 1, 1, 1,
				1, 2, 2, 2, 1, 1, 2, 1, 1, 1, 1, 1) {
		/* sel_simcard[1](0,1) */
		FN_SEL_SIMCARD_0, FN_SEL_SIMCARD_1,
		/* sel_ssi2[1](0,1) */
		FN_SEL_SSI2_0, FN_SEL_SSI2_1,
		/* sel_timer_tmu[1](0,1) */
		FN_SEL_TIMER_TMU_0, FN_SEL_TIMER_TMU_1,
		/* sel_usb_20_ch0[1](0,1) */
		FN_SEL_USB_20_CH0_0, FN_SEL_USB_20_CH0_1,
		/* reserved[1] */
		0, 0,
		/* sel_drif2[1](0,1) */
		FN_SEL_DRIF2_0, FN_SEL_DRIF2_1,
		/* sel_drif3[1](0,1) */
		FN_SEL_DRIF3_0, FN_SEL_DRIF3_1,
		/* sel_hscif3[3](0,1,2,3,4) */
		FN_SEL_HSCIF3_0, FN_SEL_HSCIF3_1, FN_SEL_HSCIF3_2, FN_SEL_HSCIF3_3,
		FN_SEL_HSCIF3_4, 0, 0, 0,
		/* sel_hscif4[3](0,1,2,3,4) */
		FN_SEL_HSCIF4_0, FN_SEL_HSCIF4_1, FN_SEL_HSCIF4_2, FN_SEL_HSCIF4_3,
		FN_SEL_HSCIF4_4, 0, 0, 0,
		/* sel_i2c6[1](0,1) */
		FN_SEL_I2C6_0, FN_SEL_I2C6_1,
		/* sel_i2c7[1](0,1) */
		FN_SEL_I2C7_0, FN_SEL_I2C7_1,
		/* sel_msiof2[1](0,1) */
		FN_SEL_MSIOF2_0, FN_SEL_MSIOF2_1,
		/* sel_msiof3[1](0,1) */
		FN_SEL_MSIOF3_0, FN_SEL_MSIOF3_1,
		/* sel_scif3[2](0,1,2) */
		FN_SEL_SCIF3_0, FN_SEL_SCIF3_1, FN_SEL_SCIF3_2, 0,
		/* sel_scif4[2](0,1,2) */
		FN_SEL_SCIF4_0, FN_SEL_SCIF4_1, FN_SEL_SCIF4_2, 0,
		/* sel_scif5[2](0,1,2) */
		FN_SEL_SCIF5_0, FN_SEL_SCIF5_1, FN_SEL_SCIF5_2, 0,
		/* sel_vin4[1](0,1) */
		FN_SEL_VIN4_0, FN_SEL_VIN4_1,
		/* sel_vin5[1](0,1) */
		FN_SEL_VIN5_0, FN_SEL_VIN5_1,
		/* sel_adgc[2](0,1,2) */
		FN_SEL_ADGC_0, FN_SEL_ADGC_1, FN_SEL_ADGC_2, 0,
		/* sel_ssi9[1](0,1) */
		FN_SEL_SSI9_0, FN_SEL_SSI9_1,
		/* reserved[3..0] */
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		}
	},
	/* INOUTSEL0(0xE6050004) initial value */
	/*                        : 0x00000000 */
	{ PINMUX_CFG_REG("INOUTSEL0", 0xE6050004, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		GP_0_17_IN, GP_0_17_OUT,
		GP_0_16_IN, GP_0_16_OUT,

		GP_0_15_IN, GP_0_15_OUT,
		GP_0_14_IN, GP_0_14_OUT,
		GP_0_13_IN, GP_0_13_OUT,
		GP_0_12_IN, GP_0_12_OUT,
		GP_0_11_IN, GP_0_11_OUT,
		GP_0_10_IN, GP_0_10_OUT,
		GP_0_9_IN, GP_0_9_OUT,
		GP_0_8_IN, GP_0_8_OUT,

		GP_0_7_IN, GP_0_7_OUT,
		GP_0_6_IN, GP_0_6_OUT,
		GP_0_5_IN, GP_0_5_OUT,
		GP_0_4_IN, GP_0_4_OUT,
		GP_0_3_IN, GP_0_3_OUT,
		GP_0_2_IN, GP_0_2_OUT,
		GP_0_1_IN, GP_0_1_OUT,
		GP_0_0_IN, GP_0_0_OUT,
		}
	},
	/* INOUTSEL1(0xE6051004) initial value */
	/*                        : 0x00000000 */
	{ PINMUX_CFG_REG("INOUTSEL1", 0xE6051004, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		GP_1_22_IN, GP_1_22_OUT,
		GP_1_21_IN, GP_1_21_OUT,
		GP_1_20_IN, GP_1_20_OUT,
		GP_1_19_IN, GP_1_19_OUT,
		GP_1_18_IN, GP_1_18_OUT,
		GP_1_17_IN, GP_1_17_OUT,
		GP_1_16_IN, GP_1_16_OUT,

		GP_1_15_IN, GP_1_15_OUT,
		GP_1_14_IN, GP_1_14_OUT,
		GP_1_13_IN, GP_1_13_OUT,
		GP_1_12_IN, GP_1_12_OUT,
		GP_1_11_IN, GP_1_11_OUT,
		GP_1_10_IN, GP_1_10_OUT,
		GP_1_9_IN, GP_1_9_OUT,
		GP_1_8_IN, GP_1_8_OUT,

		GP_1_7_IN, GP_1_7_OUT,
		GP_1_6_IN, GP_1_6_OUT,
		GP_1_5_IN, GP_1_5_OUT,
		GP_1_4_IN, GP_1_4_OUT,
		GP_1_3_IN, GP_1_3_OUT,
		GP_1_2_IN, GP_1_2_OUT,
		GP_1_1_IN, GP_1_1_OUT,
		GP_1_0_IN, GP_1_0_OUT,
		}
	},
	/* INOUTSEL2(0xE6052004) initial value */
	/*                        : 0x00000000 */
	{ PINMUX_CFG_REG("INOUTSEL2", 0xE6052004, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		GP_2_25_IN, GP_2_25_OUT,
		GP_2_24_IN, GP_2_24_OUT,

		GP_2_23_IN, GP_2_23_OUT,
		GP_2_22_IN, GP_2_22_OUT,
		GP_2_21_IN, GP_2_21_OUT,
		GP_2_20_IN, GP_2_20_OUT,
		GP_2_19_IN, GP_2_19_OUT,
		GP_2_18_IN, GP_2_18_OUT,
		GP_2_17_IN, GP_2_17_OUT,
		GP_2_16_IN, GP_2_16_OUT,

		GP_2_15_IN, GP_2_15_OUT,
		GP_2_14_IN, GP_2_14_OUT,
		GP_2_13_IN, GP_2_13_OUT,
		GP_2_12_IN, GP_2_12_OUT,
		GP_2_11_IN, GP_2_11_OUT,
		GP_2_10_IN, GP_2_10_OUT,
		GP_2_9_IN, GP_2_9_OUT,
		GP_2_8_IN, GP_2_8_OUT,

		GP_2_7_IN, GP_2_7_OUT,
		GP_2_6_IN, GP_2_6_OUT,
		GP_2_5_IN, GP_2_5_OUT,
		GP_2_4_IN, GP_2_4_OUT,
		GP_2_3_IN, GP_2_3_OUT,
		GP_2_2_IN, GP_2_2_OUT,
		GP_2_1_IN, GP_2_1_OUT,
		GP_2_0_IN, GP_2_0_OUT,
		}
	},
	/* INOUTSEL3(0xE6053004) initial value */
	/*                        : 0x00000000 */
	{ PINMUX_CFG_REG("INOUTSEL3", 0xE6053004, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		GP_3_15_IN, GP_3_15_OUT,
		GP_3_14_IN, GP_3_14_OUT,
		GP_3_13_IN, GP_3_13_OUT,
		GP_3_12_IN, GP_3_12_OUT,
		GP_3_11_IN, GP_3_11_OUT,
		GP_3_10_IN, GP_3_10_OUT,
		GP_3_9_IN, GP_3_9_OUT,
		GP_3_8_IN, GP_3_8_OUT,

		GP_3_7_IN, GP_3_7_OUT,
		GP_3_6_IN, GP_3_6_OUT,
		GP_3_5_IN, GP_3_5_OUT,
		GP_3_4_IN, GP_3_4_OUT,
		GP_3_3_IN, GP_3_3_OUT,
		GP_3_2_IN, GP_3_2_OUT,
		GP_3_1_IN, GP_3_1_OUT,
		GP_3_0_IN, GP_3_0_OUT,
		}
	},
	/* INOUTSEL4(0xE6054004) initial value */
	/*                        : 0x00000000 */
	{ PINMUX_CFG_REG("INOUTSEL4", 0xE6054004, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		GP_4_10_IN, GP_4_10_OUT,
		GP_4_9_IN, GP_4_9_OUT,
		GP_4_8_IN, GP_4_8_OUT,

		GP_4_7_IN, GP_4_7_OUT,
		GP_4_6_IN, GP_4_6_OUT,
		GP_4_5_IN, GP_4_5_OUT,
		GP_4_4_IN, GP_4_4_OUT,
		GP_4_3_IN, GP_4_3_OUT,
		GP_4_2_IN, GP_4_2_OUT,
		GP_4_1_IN, GP_4_1_OUT,
		GP_4_0_IN, GP_4_0_OUT,
		}
	},
	/* INOUTSEL5(0xE6055004) initial value */
	/*                        : 0x00000000 */
	{ PINMUX_CFG_REG("INOUTSEL5", 0xE6055004, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		GP_5_19_IN, GP_5_19_OUT,
		GP_5_18_IN, GP_5_18_OUT,
		GP_5_17_IN, GP_5_17_OUT,
		GP_5_16_IN, GP_5_16_OUT,

		GP_5_15_IN, GP_5_15_OUT,
		GP_5_14_IN, GP_5_14_OUT,
		GP_5_13_IN, GP_5_13_OUT,
		GP_5_12_IN, GP_5_12_OUT,
		GP_5_11_IN, GP_5_11_OUT,
		GP_5_10_IN, GP_5_10_OUT,
		GP_5_9_IN, GP_5_9_OUT,
		GP_5_8_IN, GP_5_8_OUT,

		GP_5_7_IN, GP_5_7_OUT,
		GP_5_6_IN, GP_5_6_OUT,
		GP_5_5_IN, GP_5_5_OUT,
		GP_5_4_IN, GP_5_4_OUT,
		GP_5_3_IN, GP_5_3_OUT,
		GP_5_2_IN, GP_5_2_OUT,
		GP_5_1_IN, GP_5_1_OUT,
		GP_5_0_IN, GP_5_0_OUT,
		}
	},
	/* INOUTSEL6(0xE6055404) initial value */
	/*                        : 0x00000000 */
	{ PINMUX_CFG_REG("INOUTSEL6", 0xE6055404, 32, 1) {
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,

		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		0, 0,
		GP_6_17_IN, GP_6_17_OUT,
		GP_6_16_IN, GP_6_16_OUT,

		GP_6_15_IN, GP_6_15_OUT,
		GP_6_14_IN, GP_6_14_OUT,
		GP_6_13_IN, GP_6_13_OUT,
		GP_6_12_IN, GP_6_12_OUT,
		GP_6_11_IN, GP_6_11_OUT,
		GP_6_10_IN, GP_6_10_OUT,
		GP_6_9_IN, GP_6_9_OUT,
		GP_6_8_IN, GP_6_8_OUT,

		GP_6_7_IN, GP_6_7_OUT,
		GP_6_6_IN, GP_6_6_OUT,
		GP_6_5_IN, GP_6_5_OUT,
		GP_6_4_IN, GP_6_4_OUT,
		GP_6_3_IN, GP_6_3_OUT,
		GP_6_2_IN, GP_6_2_OUT,
		GP_6_1_IN, GP_6_1_OUT,
		GP_6_0_IN, GP_6_0_OUT,
		}
	},
	{ },
};

static struct pinmux_data_reg pinmux_data_regs[] = {
	/* use OUTDT registers */
	{ PINMUX_DATA_REG("INDT0", 0xE6050008, 32) {
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, GP_0_17_DATA, GP_0_16_DATA,
		GP_0_15_DATA, GP_0_14_DATA, GP_0_13_DATA, GP_0_12_DATA,
		GP_0_11_DATA, GP_0_10_DATA, GP_0_9_DATA, GP_0_8_DATA,
		GP_0_7_DATA, GP_0_6_DATA, GP_0_5_DATA, GP_0_4_DATA,
		GP_0_3_DATA, GP_0_2_DATA, GP_0_1_DATA, GP_0_0_DATA }
	},
	{ PINMUX_DATA_REG("INDT1", 0xE6051008, 32) {
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, GP_1_22_DATA, GP_1_21_DATA, GP_1_20_DATA,
		GP_1_19_DATA, GP_1_18_DATA, GP_1_17_DATA, GP_1_16_DATA,
		GP_1_15_DATA, GP_1_14_DATA, GP_1_13_DATA, GP_1_12_DATA,
		GP_1_11_DATA, GP_1_10_DATA, GP_1_9_DATA, GP_1_8_DATA,
		GP_1_7_DATA, GP_1_6_DATA, GP_1_5_DATA, GP_1_4_DATA,
		GP_1_3_DATA, GP_1_2_DATA, GP_1_1_DATA, GP_1_0_DATA }
	},
	{ PINMUX_DATA_REG("INDT2", 0xE6052008, 32) {
		0, 0, 0, 0,
		0, 0, GP_2_25_DATA, GP_2_24_DATA,
		GP_2_23_DATA, GP_2_22_DATA, GP_2_21_DATA, GP_2_20_DATA,
		GP_2_19_DATA, GP_2_18_DATA, GP_2_17_DATA, GP_2_16_DATA,
		GP_2_15_DATA, GP_2_14_DATA, GP_2_13_DATA, GP_2_12_DATA,
		GP_2_11_DATA, GP_2_10_DATA, GP_2_9_DATA, GP_2_8_DATA,
		GP_2_7_DATA, GP_2_6_DATA, GP_2_5_DATA, GP_2_4_DATA,
		GP_2_3_DATA, GP_2_2_DATA, GP_2_1_DATA, GP_2_0_DATA }
	},
	{ PINMUX_DATA_REG("INDT3", 0xE6053008, 32) {
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		GP_3_15_DATA, GP_3_14_DATA, GP_3_13_DATA, GP_3_12_DATA,
		GP_3_11_DATA, GP_3_10_DATA, GP_3_9_DATA, GP_3_8_DATA,
		GP_3_7_DATA, GP_3_6_DATA, GP_3_5_DATA, GP_3_4_DATA,
		GP_3_3_DATA, GP_3_2_DATA, GP_3_1_DATA, GP_3_0_DATA }
	},
	{ PINMUX_DATA_REG("INDT4", 0xE6054008, 32) {
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, GP_4_10_DATA, GP_4_9_DATA, GP_4_8_DATA,
		GP_4_7_DATA, GP_4_6_DATA, GP_4_5_DATA, GP_4_4_DATA,
		GP_4_3_DATA, GP_4_2_DATA, GP_4_1_DATA, GP_4_0_DATA }
	},
	{ PINMUX_DATA_REG("INDT5", 0xE6055008, 32) {
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		GP_5_19_DATA, GP_5_18_DATA, GP_5_17_DATA, GP_5_16_DATA,
		GP_5_15_DATA, GP_5_14_DATA, GP_5_13_DATA, GP_5_12_DATA,
		GP_5_11_DATA, GP_5_10_DATA, GP_5_9_DATA, GP_5_8_DATA,
		GP_5_7_DATA, GP_5_6_DATA, GP_5_5_DATA, GP_5_4_DATA,
		GP_5_3_DATA, GP_5_2_DATA, GP_5_1_DATA, GP_5_0_DATA }
	},
	{ PINMUX_DATA_REG("INDT6", 0xE6055408, 32) {
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, 0, 0,
		0, 0, GP_6_17_DATA, GP_6_16_DATA,
		GP_6_15_DATA, GP_6_14_DATA, GP_6_13_DATA, GP_6_12_DATA,
		GP_6_11_DATA, GP_6_10_DATA, GP_6_9_DATA, GP_6_8_DATA,
		GP_6_7_DATA, GP_6_6_DATA, GP_6_5_DATA, GP_6_4_DATA,
		GP_6_3_DATA, GP_6_2_DATA, GP_6_1_DATA, GP_6_0_DATA }
	},
	{ },
};


static struct pinmux_info r8a77990_pinmux_info = {
	.name = "r8a77990_pfc",

	.unlock_reg = 0xe6060000, /* PMMR */

	.reserved_id = PINMUX_RESERVED,
	.data = { PINMUX_DATA_BEGIN, PINMUX_DATA_END },
	.input = { PINMUX_INPUT_BEGIN, PINMUX_INPUT_END },
	.output = { PINMUX_OUTPUT_BEGIN, PINMUX_OUTPUT_END },
	.mark = { PINMUX_MARK_BEGIN, PINMUX_MARK_END },
	.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },

	.first_gpio = GPIO_GP_0_0,
	.last_gpio = GPIO_FN_FSO_TOE_N_A,

	.gpios = pinmux_gpios,
	.cfg_regs = pinmux_config_regs,
	.data_regs = pinmux_data_regs,

	.gpio_data = pinmux_data,
	.gpio_data_size = ARRAY_SIZE(pinmux_data),
};

void r8a77990_pinmux_init(void)
{
	register_pinmux(&r8a77990_pinmux_info);
}
