{
  "Top": "conv",
  "RtlTop": "conv",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    "DirectiveTcl": ["set_directive_pipeline conv\/Col_Loop "],
    "DirectiveInfo": ["pipeline conv\/Col_Loop {} {}"]
  },
  "Args": {
    "input": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "dataWidth": "14",
        "arraySizes": [
          "13",
          "13",
          "6"
        ],
        "multiInterfaceRef": [
          "input_V_address0",
          "input_V_address1",
          "input_V_q0",
          "input_V_q1"
        ]
      }
    },
    "conv_out": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "dataWidth": "14",
        "arraySizes": [
          "11",
          "11",
          "16"
        ],
        "multiInterfaceRef": [
          "conv_out_V_address0",
          "conv_out_V_d0"
        ]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "3287",
    "Uncertainty": "2.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv",
    "Version": "1.0",
    "DisplayName": "Conv",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/conv.cpp"],
    "Vhdl": [
      "impl\/vhdl\/conv_dcmp_64ns_64bkb.vhd",
      "impl\/vhdl\/conv_mac_muladd_1g8j.vhd",
      "impl\/vhdl\/conv_mac_muladd_1hbi.vhd",
      "impl\/vhdl\/conv_mac_muladd_1ibs.vhd",
      "impl\/vhdl\/conv_mac_muladd_1jbC.vhd",
      "impl\/vhdl\/conv_mac_muladd_4mb6.vhd",
      "impl\/vhdl\/conv_mul_mul_14s_cud.vhd",
      "impl\/vhdl\/conv_mul_mul_14s_dEe.vhd",
      "impl\/vhdl\/conv_mul_mul_14s_eOg.vhd",
      "impl\/vhdl\/conv_mul_mul_14s_fYi.vhd",
      "impl\/vhdl\/conv_mul_mul_14s_kbM.vhd",
      "impl\/vhdl\/conv_mul_mul_14s_lbW.vhd",
      "impl\/vhdl\/conv_mul_mul_14s_ncg.vhd",
      "impl\/vhdl\/conv_mul_mul_14s_ocq.vhd",
      "impl\/vhdl\/conv.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv_dcmp_64ns_64bkb.v",
      "impl\/verilog\/conv_mac_muladd_1g8j.v",
      "impl\/verilog\/conv_mac_muladd_1hbi.v",
      "impl\/verilog\/conv_mac_muladd_1ibs.v",
      "impl\/verilog\/conv_mac_muladd_1jbC.v",
      "impl\/verilog\/conv_mac_muladd_4mb6.v",
      "impl\/verilog\/conv_mul_mul_14s_cud.v",
      "impl\/verilog\/conv_mul_mul_14s_dEe.v",
      "impl\/verilog\/conv_mul_mul_14s_eOg.v",
      "impl\/verilog\/conv_mul_mul_14s_fYi.v",
      "impl\/verilog\/conv_mul_mul_14s_kbM.v",
      "impl\/verilog\/conv_mul_mul_14s_lbW.v",
      "impl\/verilog\/conv_mul_mul_14s_ncg.v",
      "impl\/verilog\/conv_mul_mul_14s_ocq.v",
      "impl\/verilog\/conv.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/conv_ap_dcmp_0_no_dsp_64_ip.tcl"],
    "DesignXml": "C:\/Users\/chenq\/MAG\/code\/FFF\/HLS2019\/APDataType\/conv\/solution3\/.autopilot\/db\/conv.design.xml",
    "DebugDir": "C:\/Users\/chenq\/MAG\/code\/FFF\/HLS2019\/APDataType\/conv\/solution3\/.debug",
    "ProtoInst": ["C:\/Users\/chenq\/MAG\/code\/FFF\/HLS2019\/APDataType\/conv\/solution3\/.debug\/conv.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [{
        "name": "conv_ap_dcmp_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name conv_ap_dcmp_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "conv_out_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "11",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "11"
        }},
      "bundle_name": "conv_out_V",
      "bundle_role": "address0"
    },
    "conv_out_V_d0": {
      "type": "data",
      "dir": "out",
      "width": "14",
      "ctype": {"DATA": {
          "Type": "real fixed signed 8",
          "Width": "14"
        }},
      "bundle_name": "conv_out_V",
      "bundle_role": "d0"
    },
    "input_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "10",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "10"
        }},
      "bundle_name": "input_V",
      "bundle_role": "address0"
    },
    "input_V_address1": {
      "type": "data",
      "dir": "out",
      "width": "10",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "10"
        }},
      "bundle_name": "input_V",
      "bundle_role": "address1"
    },
    "input_V_q0": {
      "type": "data",
      "dir": "in",
      "width": "14",
      "ctype": {"DATA": {
          "Type": "real fixed signed 8",
          "Width": "14"
        }},
      "bundle_name": "input_V",
      "bundle_role": "q0"
    },
    "input_V_q1": {
      "type": "data",
      "dir": "in",
      "width": "14",
      "ctype": {"DATA": {
          "Type": "real fixed signed 8",
          "Width": "14"
        }},
      "bundle_name": "input_V",
      "bundle_role": "q1"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_V_address0": {
      "dir": "out",
      "width": "10"
    },
    "input_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "input_V_q0": {
      "dir": "in",
      "width": "14"
    },
    "input_V_address1": {
      "dir": "out",
      "width": "10"
    },
    "input_V_ce1": {
      "dir": "out",
      "width": "1"
    },
    "input_V_q1": {
      "dir": "in",
      "width": "14"
    },
    "conv_out_V_address0": {
      "dir": "out",
      "width": "11"
    },
    "conv_out_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "conv_out_V_we0": {
      "dir": "out",
      "width": "1"
    },
    "conv_out_V_d0": {
      "dir": "out",
      "width": "14"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "conv"},
    "Info": {"conv": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"conv": {
        "Latency": {
          "LatencyBest": "3287",
          "LatencyAvg": "3287",
          "LatencyWorst": "3287",
          "PipelineII": "3288",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "2.50",
          "Estimate": "20.135"
        },
        "Loops": [{
            "Name": "Row_Loop_Col_Loop",
            "TripCount": "121",
            "Latency": "3285",
            "PipelineII": "27",
            "PipelineDepth": "46"
          }],
        "Area": {
          "DSP48E": "450",
          "FF": "11352",
          "LUT": "50597",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "conv",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-05-13 17:04:17 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
