DP_A,VAR_0
DP_PLL_ENABLE,VAR_1
DP_PORT_EN,VAR_2
I915_READ,FUNC_0
I915_WRITE,FUNC_1
POSTING_READ,FUNC_2
WARN,FUNC_3
assert_pipe_disabled,FUNC_4
dp_to_dig_port,FUNC_5
to_intel_crtc,FUNC_6
udelay,FUNC_7
ironlake_edp_pll_off,FUNC_8
intel_dp,VAR_3
intel_dig_port,VAR_4
crtc,VAR_5
dev,VAR_6
dev_priv,VAR_7
dpa_ctl,VAR_8
