library IEEE;
use IEEE.std_logic_1164.all;

entity lfsr4 is
  port(
	  clk : in std_logic;
	  reset : in std_logic;
	  count : out std_logic_vector(3 downto 0)
  );
end lfsr4;

architecture synth of lfsr4 is
begin
  count <= "0000";
end;

