{'q': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['ram', 'addr']],
       'DLines': ['12:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f6e602a3e10>]}}
