10

dir
34
https://asim.csail.mit.edu/svn/leap-platforms-usrp/branches/v11.10/tools/leap-platforms-usrp/usrp2/opencores/spi/rtl/verilog
https://asim.csail.mit.edu/svn/leap-platforms-usrp



2011-03-21T18:38:25.159199Z
3
mcn02














751fde84-ef8c-429c-bd22-514f4c0f7ffb

spi_top.v
file




2012-11-05T18:26:42.162912Z
043a2cc3250f20b7f0c6f63fc1de83a8
2011-03-21T18:38:25.159199Z
3
mcn02





















12271

spi_clgen.v
file




2012-11-05T18:26:42.162912Z
6514aac0ae444af7c4bce0e820afd057
2011-03-21T18:38:25.159199Z
3
mcn02





















4984

spi_top16.v
file




2012-11-05T18:26:42.162912Z
e4bd11e31b26641c09d8664a38681d6d
2011-03-21T18:38:25.159199Z
3
mcn02





















8261

spi_defines.v
file




2012-11-05T18:26:42.162912Z
d1ffc3d5f53a98741f3db6d7e80f5735
2011-03-21T18:38:25.159199Z
3
mcn02





















6337

spi_shift.v
file




2012-11-05T18:26:42.162912Z
38b84a6dffc4adbdfb7a78eefd0cda95
2011-03-21T18:38:25.159199Z
3
mcn02





















9160

