\hypertarget{group___c_m_p___peripheral___access___layer}{}\doxysection{CMP Peripheral Access Layer}
\label{group___c_m_p___peripheral___access___layer}\index{CMP Peripheral Access Layer@{CMP Peripheral Access Layer}}
Collaboration diagram for CMP Peripheral Access Layer\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___c_m_p___peripheral___access___layer}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_p___register___masks}{CMP Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_c_m_p___type}{CMP\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em CMP -\/ Size of Registers Arrays. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_m_p___peripheral___access___layer_ga9233c94281e00ab897846ab12cce15d9}{CMP\+\_\+\+INSTANCE\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of instances of the CMP module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_m_p___peripheral___access___layer_gaa174cde56b35e3d6a74b2a752296c268}{CMP0\+\_\+\+BASE}}~(0x40073000u)
\begin{DoxyCompactList}\small\item\em Peripheral CMP0 base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_m_p___peripheral___access___layer_ga2cf98276319113bb5d9ece4d7d7ed09d}{CMP0}}~((\mbox{\hyperlink{struct_c_m_p___type}{CMP\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___c_m_p___peripheral___access___layer_gaa174cde56b35e3d6a74b2a752296c268}{CMP0\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral CMP0 base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_m_p___peripheral___access___layer_gad9f05fa33dbe017e0dd089dab69067d7}{CMP\+\_\+\+BASE\+\_\+\+ADDRS}}~\{ \mbox{\hyperlink{group___c_m_p___peripheral___access___layer_gaa174cde56b35e3d6a74b2a752296c268}{CMP0\+\_\+\+BASE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of CMP peripheral base addresses. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_m_p___peripheral___access___layer_gacc69654296499d45b2060956a3c8e97f}{CMP\+\_\+\+BASE\+\_\+\+PTRS}}~\{ \mbox{\hyperlink{group___c_m_p___peripheral___access___layer_ga2cf98276319113bb5d9ece4d7d7ed09d}{CMP0}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of CMP peripheral base pointers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_m_p___peripheral___access___layer_gaa4151c160b138d0a743f10b84739664d}{CMP\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt vector arrays for the CMP module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_m_p___peripheral___access___layer_ga10410dd1068abfb838b2a042b79f8eeb}{CMP\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt channels for the CMP module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_m_p___peripheral___access___layer_ga2497116c7859b3f4e8fe3e1b21a84cd9}{CMP\+\_\+\+IRQS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217}{CMP0\+\_\+\+IRQn}} \}
\begin{DoxyCompactList}\small\item\em Interrupt vectors for the CMP peripheral type. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_c_m_p___type}{CMP\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___c_m_p___peripheral___access___layer_gad7bff9ded6421471c40ec46ca6c69e64}{CMP\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___c_m_p___peripheral___access___layer_ga2cf98276319113bb5d9ece4d7d7ed09d}\label{group___c_m_p___peripheral___access___layer_ga2cf98276319113bb5d9ece4d7d7ed09d}} 
\index{CMP Peripheral Access Layer@{CMP Peripheral Access Layer}!CMP0@{CMP0}}
\index{CMP0@{CMP0}!CMP Peripheral Access Layer@{CMP Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CMP0}{CMP0}}
{\footnotesize\ttfamily \#define CMP0~((\mbox{\hyperlink{struct_c_m_p___type}{CMP\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___c_m_p___peripheral___access___layer_gaa174cde56b35e3d6a74b2a752296c268}{CMP0\+\_\+\+BASE}})}



Peripheral CMP0 base pointer. 

\mbox{\Hypertarget{group___c_m_p___peripheral___access___layer_gaa174cde56b35e3d6a74b2a752296c268}\label{group___c_m_p___peripheral___access___layer_gaa174cde56b35e3d6a74b2a752296c268}} 
\index{CMP Peripheral Access Layer@{CMP Peripheral Access Layer}!CMP0\_BASE@{CMP0\_BASE}}
\index{CMP0\_BASE@{CMP0\_BASE}!CMP Peripheral Access Layer@{CMP Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CMP0\_BASE}{CMP0\_BASE}}
{\footnotesize\ttfamily \#define CMP0\+\_\+\+BASE~(0x40073000u)}



Peripheral CMP0 base address. 

\mbox{\Hypertarget{group___c_m_p___peripheral___access___layer_gad9f05fa33dbe017e0dd089dab69067d7}\label{group___c_m_p___peripheral___access___layer_gad9f05fa33dbe017e0dd089dab69067d7}} 
\index{CMP Peripheral Access Layer@{CMP Peripheral Access Layer}!CMP\_BASE\_ADDRS@{CMP\_BASE\_ADDRS}}
\index{CMP\_BASE\_ADDRS@{CMP\_BASE\_ADDRS}!CMP Peripheral Access Layer@{CMP Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CMP\_BASE\_ADDRS}{CMP\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define CMP\+\_\+\+BASE\+\_\+\+ADDRS~\{ \mbox{\hyperlink{group___c_m_p___peripheral___access___layer_gaa174cde56b35e3d6a74b2a752296c268}{CMP0\+\_\+\+BASE}} \}}



Array initializer of CMP peripheral base addresses. 

\mbox{\Hypertarget{group___c_m_p___peripheral___access___layer_gacc69654296499d45b2060956a3c8e97f}\label{group___c_m_p___peripheral___access___layer_gacc69654296499d45b2060956a3c8e97f}} 
\index{CMP Peripheral Access Layer@{CMP Peripheral Access Layer}!CMP\_BASE\_PTRS@{CMP\_BASE\_PTRS}}
\index{CMP\_BASE\_PTRS@{CMP\_BASE\_PTRS}!CMP Peripheral Access Layer@{CMP Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CMP\_BASE\_PTRS}{CMP\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define CMP\+\_\+\+BASE\+\_\+\+PTRS~\{ \mbox{\hyperlink{group___c_m_p___peripheral___access___layer_ga2cf98276319113bb5d9ece4d7d7ed09d}{CMP0}} \}}



Array initializer of CMP peripheral base pointers. 

\mbox{\Hypertarget{group___c_m_p___peripheral___access___layer_ga9233c94281e00ab897846ab12cce15d9}\label{group___c_m_p___peripheral___access___layer_ga9233c94281e00ab897846ab12cce15d9}} 
\index{CMP Peripheral Access Layer@{CMP Peripheral Access Layer}!CMP\_INSTANCE\_COUNT@{CMP\_INSTANCE\_COUNT}}
\index{CMP\_INSTANCE\_COUNT@{CMP\_INSTANCE\_COUNT}!CMP Peripheral Access Layer@{CMP Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CMP\_INSTANCE\_COUNT}{CMP\_INSTANCE\_COUNT}}
{\footnotesize\ttfamily \#define CMP\+\_\+\+INSTANCE\+\_\+\+COUNT~(1u)}



Number of instances of the CMP module. 

\mbox{\Hypertarget{group___c_m_p___peripheral___access___layer_ga2497116c7859b3f4e8fe3e1b21a84cd9}\label{group___c_m_p___peripheral___access___layer_ga2497116c7859b3f4e8fe3e1b21a84cd9}} 
\index{CMP Peripheral Access Layer@{CMP Peripheral Access Layer}!CMP\_IRQS@{CMP\_IRQS}}
\index{CMP\_IRQS@{CMP\_IRQS}!CMP Peripheral Access Layer@{CMP Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CMP\_IRQS}{CMP\_IRQS}}
{\footnotesize\ttfamily \#define CMP\+\_\+\+IRQS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a869842c366512b0bc4c29e77e8b32217}{CMP0\+\_\+\+IRQn}} \}}



Interrupt vectors for the CMP peripheral type. 

\mbox{\Hypertarget{group___c_m_p___peripheral___access___layer_gaa4151c160b138d0a743f10b84739664d}\label{group___c_m_p___peripheral___access___layer_gaa4151c160b138d0a743f10b84739664d}} 
\index{CMP Peripheral Access Layer@{CMP Peripheral Access Layer}!CMP\_IRQS\_ARR\_COUNT@{CMP\_IRQS\_ARR\_COUNT}}
\index{CMP\_IRQS\_ARR\_COUNT@{CMP\_IRQS\_ARR\_COUNT}!CMP Peripheral Access Layer@{CMP Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CMP\_IRQS\_ARR\_COUNT}{CMP\_IRQS\_ARR\_COUNT}}
{\footnotesize\ttfamily \#define CMP\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT~(1u)}



Number of interrupt vector arrays for the CMP module. 

\mbox{\Hypertarget{group___c_m_p___peripheral___access___layer_ga10410dd1068abfb838b2a042b79f8eeb}\label{group___c_m_p___peripheral___access___layer_ga10410dd1068abfb838b2a042b79f8eeb}} 
\index{CMP Peripheral Access Layer@{CMP Peripheral Access Layer}!CMP\_IRQS\_CH\_COUNT@{CMP\_IRQS\_CH\_COUNT}}
\index{CMP\_IRQS\_CH\_COUNT@{CMP\_IRQS\_CH\_COUNT}!CMP Peripheral Access Layer@{CMP Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CMP\_IRQS\_CH\_COUNT}{CMP\_IRQS\_CH\_COUNT}}
{\footnotesize\ttfamily \#define CMP\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT~(1u)}



Number of interrupt channels for the CMP module. 



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___c_m_p___peripheral___access___layer_gad7bff9ded6421471c40ec46ca6c69e64}\label{group___c_m_p___peripheral___access___layer_gad7bff9ded6421471c40ec46ca6c69e64}} 
\index{CMP Peripheral Access Layer@{CMP Peripheral Access Layer}!CMP\_MemMapPtr@{CMP\_MemMapPtr}}
\index{CMP\_MemMapPtr@{CMP\_MemMapPtr}!CMP Peripheral Access Layer@{CMP Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CMP\_MemMapPtr}{CMP\_MemMapPtr}}
{\footnotesize\ttfamily typedef  struct \mbox{\hyperlink{struct_c_m_p___type}{CMP\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___c_m_p___peripheral___access___layer_gad7bff9ded6421471c40ec46ca6c69e64}{CMP\+\_\+\+Mem\+Map\+Ptr}}}

