Running: E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/mohsen/Desktop/verilog/p06/testBench_isim_beh.exe -prj C:/Users/mohsen/Desktop/verilog/p06/testBench_beh.prj work.testBench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/mohsen/Desktop/verilog/p06/clkDivider.v" into library work
Analyzing Verilog file "C:/Users/mohsen/Desktop/verilog/p06/testBench.v" into library work
Analyzing Verilog file "E:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clkDivider
Compiling module testBench
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/mohsen/Desktop/verilog/p06/testBench_isim_beh.exe
Fuse Memory Usage: 26388 KB
Fuse CPU Usage: 233 ms
