-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    attn_stream_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    attn_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    attn_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    attn_stream_empty_n : IN STD_LOGIC;
    attn_stream_read : OUT STD_LOGIC;
    m_axi_inout1_AWVALID : OUT STD_LOGIC;
    m_axi_inout1_AWREADY : IN STD_LOGIC;
    m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_WVALID : OUT STD_LOGIC;
    m_axi_inout1_WREADY : IN STD_LOGIC;
    m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_WLAST : OUT STD_LOGIC;
    m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_ARVALID : OUT STD_LOGIC;
    m_axi_inout1_ARREADY : IN STD_LOGIC;
    m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RVALID : IN STD_LOGIC;
    m_axi_inout1_RREADY : OUT STD_LOGIC;
    m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout1_RLAST : IN STD_LOGIC;
    m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_BVALID : IN STD_LOGIC;
    m_axi_inout1_BREADY : OUT STD_LOGIC;
    m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    attn_load : IN STD_LOGIC_VECTOR (63 downto 0);
    trunc_ln252_1 : IN STD_LOGIC_VECTOR (4 downto 0) );
end;


architecture behav of ViT_act_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv15_4284 : STD_LOGIC_VECTOR (14 downto 0) := "100001010000100";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv11_204 : STD_LOGIC_VECTOR (10 downto 0) := "01000000100";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_FFFF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001111111111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln245_fu_231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal attn_stream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal inout1_blk_n_AW : STD_LOGIC;
    signal inout1_blk_n_W : STD_LOGIC;
    signal inout1_blk_n_B : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln252_2_fu_425_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln252_2_reg_592 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln252_8_reg_597 : STD_LOGIC_VECTOR (58 downto 0);
    signal shl_ln252_fu_509_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln252_reg_602 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln252_1_fu_527_p2 : STD_LOGIC_VECTOR (255 downto 0);
    signal shl_ln252_1_reg_607 : STD_LOGIC_VECTOR (255 downto 0);
    signal sext_ln252_fu_533_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal q_patch_offset_fu_114 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln249_fu_444_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal k_patch_fu_118 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln247_1_fu_353_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_fu_122 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln247_3_fu_456_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal q_patch_block_fu_126 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln245_2_fu_307_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten19_fu_130 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln245_1_fu_237_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln_fu_213_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln_fu_201_p5 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln252_fu_221_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln247_fu_255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln245_fu_249_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln_mid1_fu_269_p5 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln249_fu_295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln245_fu_289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln245_fu_261_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln245_fu_301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln247_fu_321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln247_fu_315_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln249_mid1_fu_335_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln245_1_fu_281_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln252_1_fu_343_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln247_fu_327_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln252_3_fu_347_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln252_fu_225_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_1_fu_375_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_fu_385_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_fu_365_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln245_3_fu_395_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln247_2_fu_403_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln252_fu_361_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln1_fu_411_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln252_4_fu_421_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln252_1_fu_429_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln247_1_fu_450_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln252_7_fu_489_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln252_2_fu_500_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln252_3_fu_505_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln252_2_fu_515_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln252_2_fu_496_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln252_5_fu_523_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component ViT_act_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten19_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten19_fu_130 <= ap_const_lv15_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln245_fu_231_p2 = ap_const_lv1_0))) then 
                    indvar_flatten19_fu_130 <= add_ln245_1_fu_237_p2;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_122 <= ap_const_lv11_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln245_fu_231_p2 = ap_const_lv1_0))) then 
                    indvar_flatten_fu_122 <= select_ln247_3_fu_456_p3;
                end if;
            end if; 
        end if;
    end process;

    k_patch_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    k_patch_fu_118 <= ap_const_lv8_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln245_fu_231_p2 = ap_const_lv1_0))) then 
                    k_patch_fu_118 <= select_ln247_1_fu_353_p3;
                end if;
            end if; 
        end if;
    end process;

    q_patch_block_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    q_patch_block_fu_126 <= ap_const_lv6_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln245_fu_231_p2 = ap_const_lv1_0))) then 
                    q_patch_block_fu_126 <= select_ln245_2_fu_307_p3;
                end if;
            end if; 
        end if;
    end process;

    q_patch_offset_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    q_patch_offset_fu_114 <= ap_const_lv3_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln245_fu_231_p2 = ap_const_lv1_0))) then 
                    q_patch_offset_fu_114 <= add_ln249_fu_444_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                shl_ln252_1_reg_607 <= shl_ln252_1_fu_527_p2;
                shl_ln252_reg_602 <= shl_ln252_fu_509_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln245_fu_231_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln252_2_reg_592 <= trunc_ln252_2_fu_425_p1;
                trunc_ln252_8_reg_597 <= add_ln252_1_fu_429_p2(63 downto 5);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln245_1_fu_237_p2 <= std_logic_vector(unsigned(indvar_flatten19_fu_130) + unsigned(ap_const_lv15_1));
    add_ln245_fu_249_p2 <= std_logic_vector(unsigned(q_patch_block_fu_126) + unsigned(ap_const_lv6_1));
    add_ln247_1_fu_450_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_122) + unsigned(ap_const_lv11_1));
    add_ln247_fu_315_p2 <= std_logic_vector(unsigned(select_ln245_fu_261_p3) + unsigned(ap_const_lv8_1));
    add_ln249_fu_444_p2 <= std_logic_vector(unsigned(select_ln247_fu_327_p3) + unsigned(ap_const_lv3_1));
    add_ln252_1_fu_429_p2 <= std_logic_vector(unsigned(attn_load) + unsigned(zext_ln252_4_fu_421_p1));
    add_ln252_2_fu_500_p2 <= std_logic_vector(unsigned(trunc_ln252_7_fu_489_p3) + unsigned(trunc_ln252_1));
    add_ln252_3_fu_347_p2 <= std_logic_vector(unsigned(select_ln245_1_fu_281_p3) + unsigned(zext_ln252_1_fu_343_p1));
    add_ln252_fu_225_p2 <= std_logic_vector(unsigned(or_ln_fu_201_p5) + unsigned(zext_ln252_fu_221_p1));
    and_ln245_fu_301_p2 <= (xor_ln245_fu_289_p2 and icmp_ln249_fu_295_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, attn_stream_empty_n, m_axi_inout1_BVALID)
    begin
                ap_block_pp0_stage0_01001 <= (((attn_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (m_axi_inout1_BVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter8, attn_stream_empty_n, m_axi_inout1_AWREADY, m_axi_inout1_WREADY, m_axi_inout1_BVALID)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (m_axi_inout1_BVALID = ap_const_logic_0)) or ((m_axi_inout1_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((m_axi_inout1_AWREADY = ap_const_logic_0) or (attn_stream_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter8, attn_stream_empty_n, m_axi_inout1_AWREADY, m_axi_inout1_WREADY, m_axi_inout1_BVALID)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (m_axi_inout1_BVALID = ap_const_logic_0)) or ((m_axi_inout1_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((m_axi_inout1_AWREADY = ap_const_logic_0) or (attn_stream_empty_n = ap_const_logic_0))));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter2_assign_proc : process(attn_stream_empty_n)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (attn_stream_empty_n = ap_const_logic_0);
    end process;

        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter8_assign_proc : process(m_axi_inout1_BVALID)
    begin
                ap_block_state9_pp0_stage0_iter8 <= (m_axi_inout1_BVALID = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln245_fu_231_p2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln245_fu_231_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    attn_stream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, attn_stream_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            attn_stream_blk_n <= attn_stream_empty_n;
        else 
            attn_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    attn_stream_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            attn_stream_read <= ap_const_logic_1;
        else 
            attn_stream_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln245_fu_231_p2 <= "1" when (indvar_flatten19_fu_130 = ap_const_lv15_4284) else "0";
    icmp_ln247_fu_255_p2 <= "1" when (indvar_flatten_fu_122 = ap_const_lv11_204) else "0";
    icmp_ln249_fu_295_p2 <= "1" when (q_patch_offset_fu_114 = ap_const_lv3_4) else "0";

    inout1_blk_n_AW_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_inout1_AWREADY, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            inout1_blk_n_AW <= m_axi_inout1_AWREADY;
        else 
            inout1_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    inout1_blk_n_B_assign_proc : process(ap_enable_reg_pp0_iter8, m_axi_inout1_BVALID, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            inout1_blk_n_B <= m_axi_inout1_BVALID;
        else 
            inout1_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    inout1_blk_n_W_assign_proc : process(ap_enable_reg_pp0_iter3, m_axi_inout1_WREADY, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            inout1_blk_n_W <= m_axi_inout1_WREADY;
        else 
            inout1_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    m_axi_inout1_ARADDR <= ap_const_lv64_0;
    m_axi_inout1_ARBURST <= ap_const_lv2_0;
    m_axi_inout1_ARCACHE <= ap_const_lv4_0;
    m_axi_inout1_ARID <= ap_const_lv1_0;
    m_axi_inout1_ARLEN <= ap_const_lv32_0;
    m_axi_inout1_ARLOCK <= ap_const_lv2_0;
    m_axi_inout1_ARPROT <= ap_const_lv3_0;
    m_axi_inout1_ARQOS <= ap_const_lv4_0;
    m_axi_inout1_ARREGION <= ap_const_lv4_0;
    m_axi_inout1_ARSIZE <= ap_const_lv3_0;
    m_axi_inout1_ARUSER <= ap_const_lv1_0;
    m_axi_inout1_ARVALID <= ap_const_logic_0;
    m_axi_inout1_AWADDR <= sext_ln252_fu_533_p1;
    m_axi_inout1_AWBURST <= ap_const_lv2_0;
    m_axi_inout1_AWCACHE <= ap_const_lv4_0;
    m_axi_inout1_AWID <= ap_const_lv1_0;
    m_axi_inout1_AWLEN <= ap_const_lv32_1;
    m_axi_inout1_AWLOCK <= ap_const_lv2_0;
    m_axi_inout1_AWPROT <= ap_const_lv3_0;
    m_axi_inout1_AWQOS <= ap_const_lv4_0;
    m_axi_inout1_AWREGION <= ap_const_lv4_0;
    m_axi_inout1_AWSIZE <= ap_const_lv3_0;
    m_axi_inout1_AWUSER <= ap_const_lv1_0;

    m_axi_inout1_AWVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_inout1_AWVALID <= ap_const_logic_1;
        else 
            m_axi_inout1_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_inout1_BREADY_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_inout1_BREADY <= ap_const_logic_1;
        else 
            m_axi_inout1_BREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_inout1_RREADY <= ap_const_logic_0;
    m_axi_inout1_WDATA <= shl_ln252_1_reg_607;
    m_axi_inout1_WID <= ap_const_lv1_0;
    m_axi_inout1_WLAST <= ap_const_logic_0;
    m_axi_inout1_WSTRB <= shl_ln252_reg_602;
    m_axi_inout1_WUSER <= ap_const_lv1_0;

    m_axi_inout1_WVALID_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_inout1_WVALID <= ap_const_logic_1;
        else 
            m_axi_inout1_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    or_ln247_fu_321_p2 <= (icmp_ln247_fu_255_p2 or and_ln245_fu_301_p2);
    or_ln_fu_201_p5 <= (((q_patch_block_fu_126 & ap_const_lv1_0) & q_patch_block_fu_126) & ap_const_lv2_0);
    or_ln_mid1_fu_269_p5 <= (((add_ln245_fu_249_p2 & ap_const_lv1_0) & add_ln245_fu_249_p2) & ap_const_lv2_0);
    select_ln245_1_fu_281_p3 <= 
        or_ln_mid1_fu_269_p5 when (icmp_ln247_fu_255_p2(0) = '1') else 
        or_ln_fu_201_p5;
    select_ln245_2_fu_307_p3 <= 
        add_ln245_fu_249_p2 when (icmp_ln247_fu_255_p2(0) = '1') else 
        q_patch_block_fu_126;
    select_ln245_3_fu_395_p3 <= 
        tmp_1_fu_375_p4 when (icmp_ln247_fu_255_p2(0) = '1') else 
        tmp_2_fu_385_p4;
    select_ln245_fu_261_p3 <= 
        ap_const_lv8_0 when (icmp_ln247_fu_255_p2(0) = '1') else 
        k_patch_fu_118;
    select_ln247_1_fu_353_p3 <= 
        add_ln247_fu_315_p2 when (and_ln245_fu_301_p2(0) = '1') else 
        select_ln245_fu_261_p3;
    select_ln247_2_fu_403_p3 <= 
        tmp_fu_365_p4 when (and_ln245_fu_301_p2(0) = '1') else 
        select_ln245_3_fu_395_p3;
    select_ln247_3_fu_456_p3 <= 
        ap_const_lv11_1 when (icmp_ln247_fu_255_p2(0) = '1') else 
        add_ln247_1_fu_450_p2;
    select_ln247_fu_327_p3 <= 
        ap_const_lv3_0 when (or_ln247_fu_321_p2(0) = '1') else 
        q_patch_offset_fu_114;
        sext_ln252_fu_533_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln252_8_reg_597),64));

    shl_ln1_fu_411_p4 <= ((select_ln247_2_fu_403_p3 & trunc_ln252_fu_361_p1) & ap_const_lv4_0);
    shl_ln249_mid1_fu_335_p3 <= (add_ln247_fu_315_p2 & ap_const_lv2_0);
    shl_ln252_1_fu_527_p2 <= std_logic_vector(shift_left(unsigned(zext_ln252_2_fu_496_p1),to_integer(unsigned('0' & zext_ln252_5_fu_523_p1(31-1 downto 0)))));
    shl_ln252_2_fu_515_p3 <= (add_ln252_2_fu_500_p2 & ap_const_lv3_0);
    shl_ln252_fu_509_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_FFFF),to_integer(unsigned('0' & zext_ln252_3_fu_505_p1(31-1 downto 0)))));
    shl_ln_fu_213_p3 <= (k_patch_fu_118 & ap_const_lv2_0);
    tmp_1_fu_375_p4 <= ((add_ln245_fu_249_p2 & ap_const_lv1_0) & add_ln245_fu_249_p2);
    tmp_2_fu_385_p4 <= add_ln252_fu_225_p2(14 downto 2);
    tmp_fu_365_p4 <= add_ln252_3_fu_347_p2(14 downto 2);
    trunc_ln252_2_fu_425_p1 <= select_ln247_fu_327_p3(1 - 1 downto 0);
    trunc_ln252_7_fu_489_p3 <= (trunc_ln252_2_reg_592 & ap_const_lv4_0);
    trunc_ln252_fu_361_p1 <= select_ln247_fu_327_p3(2 - 1 downto 0);
    xor_ln245_fu_289_p2 <= (icmp_ln247_fu_255_p2 xor ap_const_lv1_1);
    zext_ln252_1_fu_343_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln249_mid1_fu_335_p3),15));
    zext_ln252_2_fu_496_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(attn_stream_dout),256));
    zext_ln252_3_fu_505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln252_2_fu_500_p2),32));
    zext_ln252_4_fu_421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_411_p4),64));
    zext_ln252_5_fu_523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln252_2_fu_515_p3),256));
    zext_ln252_fu_221_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_213_p3),15));
end behav;
