-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Wed Nov 10 15:49:59 EST 2021                        

Solution Settings: fir.v8
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          70      42         43           65  0          
    Design Total:                      70      42         43           65  0          
    
  Bill Of Materials (Datapath)
    Component Name                    Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_M10K]                                                                             
    M10K_DP(4,16,5,32,32,16)               0.000     0.000      0.000 2.500          0           1 
    M10K_DP_rwport(4,16,5,32,32,16)        0.000     0.000      0.000 2.500          2           0 
    [Lib: ccs_ioport]                                                                              
    ccs_in(2,16)                           0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                          0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                              
    mgc_add(2,0,2,1,3)                     3.000     0.000      3.000 1.291          1           0 
    mgc_add(30,0,30,0,30)                 17.000     0.000     17.000 2.548          8           6 
    mgc_add(5,0,1,0,5)                     4.500     0.000      4.500 1.642          0           1 
    mgc_add(5,0,1,1,5)                     4.500     0.000      4.500 1.642          8           5 
    mgc_add(5,0,2,1,5)                     4.500     0.000      4.500 1.652          1           0 
    mgc_and(1,2)                           0.354     0.000      0.354 1.279          0           5 
    mgc_and(1,3)                           0.559     0.000      0.559 1.279          0           6 
    mgc_and(16,2)                          5.670     0.000      5.670 1.279          0           1 
    mgc_and(2,2)                           0.709     0.000      0.709 1.279          0           1 
    mgc_and(30,2)                         10.631     0.000     10.631 1.279          0           1 
    mgc_and(5,2)                           1.772     0.000      1.772 1.279          1           1 
    mgc_mul(16,1,16,1,30)                310.000     1.000      0.000 4.600          1           4 
    mgc_mux(16,1,2)                        8.135     0.000      8.135 1.312          0           6 
    mgc_mux(16,2,4)                       18.692     0.000     18.692 1.695          8           5 
    mgc_mux(30,1,2)                       15.254     0.000     15.254 1.312          0           3 
    mgc_mux(5,1,2)                         2.542     0.000      2.542 1.312          0           5 
    mgc_mux1hot(1,4)                       1.306     0.000      1.306 1.687          0           1 
    mgc_mux1hot(16,5)                     27.673     0.000     27.673 1.844          0           2 
    mgc_mux1hot(16,6)                     34.449     0.000     34.449 1.972          0           1 
    mgc_mux1hot(30,3)                     26.479     0.000     26.479 1.485          0           2 
    mgc_mux1hot(5,3)                       4.413     0.000      4.413 1.485          0           2 
    mgc_mux1hot(5,4)                       6.531     0.000      6.531 1.687          0           1 
    mgc_mux1hot(5,5)                       8.648     0.000      8.648 1.844          0           1 
    mgc_nand(1,5)                          0.969     0.000      0.969 1.279          0           1 
    mgc_nor(1,2)                           0.354     0.000      0.354 1.268          0           1 
    mgc_nor(1,3)                           0.559     0.000      0.559 1.268          0           1 
    mgc_nor(1,5)                           0.969     0.000      0.969 1.268          0           9 
    mgc_not(1)                             0.000     0.000      0.000 0.000          0          11 
    mgc_or(1,2)                            0.354     0.000      0.354 1.268          0           9 
    mgc_or(1,3)                            0.559     0.000      0.559 1.268          0           3 
    mgc_or(1,4)                            0.764     0.000      0.764 1.268          0           1 
    mgc_or(1,7)                            1.379     0.000      1.379 1.487          0           1 
    mgc_or(5,2)                            1.772     0.000      1.772 1.268          8           7 
    mgc_reg_pos(1,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(16,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0          10 
    mgc_reg_pos(3,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)            0.000     0.000      0.000 0.000          0           6 
    mgc_reg_pos(5,0,0,1,1,0,0)             0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(5,0,0,1,1,1,1)             0.000     0.000      0.000 0.000          0           2 
    [Lib: mgc_ioport]                                                                              
    mgc_in_wire(1,512)                     0.000     0.000      0.000 0.000          1           1 
    mgc_io_sync(0)                         0.000     0.000      0.000 0.000          3           3 
                                                                                                   
    TOTAL AREA (After Assignment):      1791.736     4.000    552.000                              
    
  C++ to RTL Interface Mappings
    C++ Field      RTL Range           RTL Range Expression             Expression Limits 
    -------------- ------------------- -------------------------------- -----------------
    /fir/coeffs[M] coeffs_rsc_z[511:0] coeffs_rsc_z[(M)*16+16-1:(M)*16] M<32              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:    655.0          2994.0          1791.7        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:            655.0 (100%)   2994.0 (100%)   1791.7 (100%) 
      MUX:               149.5  (23%)    272.9   (9%)    368.8  (21%) 
      FUNC:              489.5  (75%)   2659.5  (89%)   1369.0  (76%) 
      LOGIC:              15.9   (2%)     61.7   (2%)     53.9   (3%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                             Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------------ ---------- -------------- ----------- -----------------------------------------------------
    MAC-2:mul.itm                                30         Y           Y      MAC-2:mul.itm                                         
                                                                               MAC-4:mul.itm                                         
                                                                               MAC:acc#4.itm                                         
    MAC-5:mul.itm                                30         Y           Y      MAC-5:mul.itm                                         
                                                                               MAC:acc#9.itm                                         
    MAC-7:mul.itm                                30         Y           Y      MAC-7:mul.itm                                         
                                                                               MAC:acc#3.itm                                         
    MAC:acc#5.itm                                30         Y           Y      MAC:acc#5.itm                                         
    MAC:acc#6.itm                                30         Y           Y      MAC:acc#6.itm                                         
    acc(32:3)#1.sva                              30         Y           Y      acc(32:3)#1.sva                                       
    MAC:mux#11.itm                               16         Y           Y      MAC:mux#11.itm                                        
    MAC:mux#12.itm                               16         Y           Y      MAC:mux#12.itm                                        
    MAC:mux#13.itm                               16         Y           Y      MAC:mux#13.itm                                        
                                                                               MAC:slc(regs:rsci.qa_d)(15-0).itm                     
    MAC:mux#14.itm                               16         Y           Y      MAC:mux#14.itm                                        
    MAC:mux#8.itm                                16         Y           Y      MAC:mux#8.itm                                         
    MAC:mux#9.itm                                16         Y           Y      MAC:mux#9.itm                                         
                                                                               MAC:slc(regs:rsci.qa_d)(31-16)#2.itm                  
    MAC:mux.itm                                  16         Y           Y      MAC:mux.itm                                           
    MAC:slc(regs:rsci.qa_d)(15-0)#2.itm          16         Y           Y      MAC:slc(regs:rsci.qa_d)(15-0)#2.itm                   
                                                                               MAC:slc(regs:rsci.qa_d)(15-0)#3.itm                   
                                                                               MAC:slc(regs:rsci.qa_d)(31-16)#1.itm                  
                                                                               MAC:mux#10.itm                                        
    MAC:slc(regs:rsci.qa_d)(31-16)#3.itm         16         Y           Y      MAC:slc(regs:rsci.qa_d)(31-16)#3.itm                  
                                                                               MAC:slc(regs:rsci.qa_d)(31-16).itm                    
    out1:rsci.idat                               16         Y           Y      out1:rsci.idat                                        
    regs:acc.itm                                  5         Y           Y      regs:acc.itm                                          
                                                                               regs:vinit.ndx(4:0).sva                               
                                                                               rptr(4:0).sva                                         
    wptr(4:0)#1.sva                               5                            wptr(4:0)#1.sva                                       
                                                                               wptr(4:0)#6.lpi#2.dfm                                 
                                                                               MAC:MAC:or#7.itm                                      
    wptr(4:0)#1.sva#2                             5                            wptr(4:0)#1.sva#2                                     
                                                                               wptr(4:0)#4.sva#1                                     
                                                                               MAC:i(5:3).sva(1:0)                                   
    wptr(4:0)#3.lpi#2.dfm                         5         Y           Y      wptr(4:0)#3.lpi#2.dfm                                 
                                                                               wptr(4:0).lpi#2.dfm                                   
    MAC:i(5:3).sva#1                              3         Y           Y      MAC:i(5:3).sva#1                                      
    MAC:MAC:nor#12.itm                            1                            MAC:MAC:nor#12.itm                                    
                                                                               MAC:MAC:nor#14.itm                                    
                                                                               MAC:MAC:nor#9.itm                                     
                                                                               nand.itm                                              
    reg(out1:rsc.triosy:obj.ld).cse               1                            reg(out1:rsc.triosy:obj.ld).cse                       
    regs:regs:nor.itm                             1                            regs:regs:nor.itm                                     
                                                                                                                                     
    Total:                                      366            353         353 (Total Gating Ratio: 0.96, CG Opt Gating Ratio: 0.96) 
    
  Timing Report
    Critical Path
      Max Delay:  11.569762
      Slack:      -1.5697620000000008
      
      Path                                 Startpoint                      Endpoint                    Delay   Slack   
      ------------------------------------ ------------------------------- --------------------------- ------- -------
      1                                    fir:core/reg(wptr(4:0)#1)       fir:core/reg(wptr(4:0)#1)#1 11.5698 -1.5698 
                                                                                                                       
        Instance                           Component                                                   Delta   Delay   
        --------                           ---------                                                   -----   -----   
        fir:core/reg(wptr(4:0)#1)          mgc_reg_pos_5_0_0_1_1_0_0                                   0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                       0.0000  0.0000  
        fir:core/MAC-6:else:acc            mgc_addc_5_0_1_1_5                                          1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                    0.0000  1.6417  
        fir:core/MAC:MAC:or                mgc_or_5_2                                                  1.2679  2.9096  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                               0.0000  2.9096  
        fir:core/regs:mux1h#6              mgc_mux1hot_5_3                                             1.4848  4.3943  
        fir:core/regs:mux1h#6.itm                                                                      0.0000  4.3943  
        fir:core/MAC-2:else:acc:rg         mgc_addc_5_0_1_1_5                                          1.6417  6.0360  
        fir:core/z.out#1                                                                               0.0000  6.0360  
        fir:core/MAC:MAC:or#1              mgc_or_5_2                                                  1.2679  7.3039  
        fir:core/wptr(4:0)#3.lpi#2.dfm#1                                                               0.0000  7.3039  
        fir:core/MAC:else:mux              mgc_mux_5_1_2                                               1.3121  8.6160  
        fir:core/MAC:else:mux.itm                                                                      0.0000  8.6160  
        fir:core/MAC-3:else:acc:rg         mgc_addc_5_0_1_1_5                                          1.6417  10.2577 
        fir:core/z.out#2                                                                               0.0000  10.2577 
        fir:core/wptr:wptr:mux#1           mgc_mux_5_1_2                                               1.3121  11.5698 
        fir:core/wptr:wptr:mux#1.itm                                                                   0.0000  11.5698 
        fir:core/reg(wptr(4:0)#1)#1        mgc_reg_pos_5_0_0_1_1_0_0                                   0.0000  11.5698 
                                                                                                                       
      2                                    fir:core/reg(wptr(4:0)#1)       fir:core/reg(wptr(4:0)#1)#1 11.5698 -1.5698 
                                                                                                                       
        Instance                           Component                                                   Delta   Delay   
        --------                           ---------                                                   -----   -----   
        fir:core/reg(wptr(4:0)#1)          mgc_reg_pos_5_0_0_1_1_0_0                                   0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                       0.0000  0.0000  
        fir:core/MAC-6:else:acc            mgc_addc_5_0_1_1_5                                          1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                    0.0000  1.6417  
        fir:core/MAC:MAC:or                mgc_or_5_2                                                  1.2679  2.9096  
        fir:core/wptr(4:0)#2.lpi#2.dfm#1                                                               0.0000  2.9096  
        fir:core/regs:mux1h#6              mgc_mux1hot_5_3                                             1.4848  4.3943  
        fir:core/regs:mux1h#6.itm                                                                      0.0000  4.3943  
        fir:core/MAC-2:else:acc:rg         mgc_addc_5_0_1_1_5                                          1.6417  6.0360  
        fir:core/z.out#1                                                                               0.0000  6.0360  
        fir:core/MAC:MAC:or#6              mgc_or_5_2                                                  1.2679  7.3039  
        fir:core/wptr(4:0).lpi#2.dfm:mx0w1                                                             0.0000  7.3039  
        fir:core/MAC:else:mux              mgc_mux_5_1_2                                               1.3121  8.6160  
        fir:core/MAC:else:mux.itm                                                                      0.0000  8.6160  
        fir:core/MAC-3:else:acc:rg         mgc_addc_5_0_1_1_5                                          1.6417  10.2577 
        fir:core/z.out#2                                                                               0.0000  10.2577 
        fir:core/wptr:wptr:mux#1           mgc_mux_5_1_2                                               1.3121  11.5698 
        fir:core/wptr:wptr:mux#1.itm                                                                   0.0000  11.5698 
        fir:core/reg(wptr(4:0)#1)#1        mgc_reg_pos_5_0_0_1_1_0_0                                   0.0000  11.5698 
                                                                                                                       
      3                                    fir:core/reg(wptr(4:0)#1)       fir:core/reg(wptr(4:0)#1)#1 11.5698 -1.5698 
                                                                                                                       
        Instance                           Component                                                   Delta   Delay   
        --------                           ---------                                                   -----   -----   
        fir:core/reg(wptr(4:0)#1)          mgc_reg_pos_5_0_0_1_1_0_0                                   0.0000  0.0000  
        fir:core/wptr(4:0)#1.sva                                                                       0.0000  0.0000  
        fir:core/MAC-6:else:acc            mgc_addc_5_0_1_1_5                                          1.6417  1.6417  
        fir:core/MAC-6:else:acc.tmp                                                                    0.0000  1.6417  
        fir:core/MAC:MAC:or#5              mgc_or_5_2                                                  1.2679  2.9096  
        fir:core/wptr(4:0)#7.lpi#2.dfm#1                                                               0.0000  2.9096  
        fir:core/regs:mux1h#6              mgc_mux1hot_5_3                                             1.4848  4.3943  
        fir:core/regs:mux1h#6.itm                                                                      0.0000  4.3943  
        fir:core/MAC-2:else:acc:rg         mgc_addc_5_0_1_1_5                                          1.6417  6.0360  
        fir:core/z.out#1                                                                               0.0000  6.0360  
        fir:core/MAC:MAC:or#6              mgc_or_5_2                                                  1.2679  7.3039  
        fir:core/wptr(4:0).lpi#2.dfm:mx0w1                                                             0.0000  7.3039  
        fir:core/MAC:else:mux              mgc_mux_5_1_2                                               1.3121  8.6160  
        fir:core/MAC:else:mux.itm                                                                      0.0000  8.6160  
        fir:core/MAC-3:else:acc:rg         mgc_addc_5_0_1_1_5                                          1.6417  10.2577 
        fir:core/z.out#2                                                                               0.0000  10.2577 
        fir:core/wptr:wptr:mux#1           mgc_mux_5_1_2                                               1.3121  11.5698 
        fir:core/wptr:wptr:mux#1.itm                                                                   0.0000  11.5698 
        fir:core/reg(wptr(4:0)#1)#1        mgc_reg_pos_5_0_0_1_1_0_0                                   0.0000  11.5698 
                                                                                                                       
      4                                    fir:core/reg(MAC:mux#14)        fir:core/reg(acc(32:3)#1)   11.2243 -1.2243 
                                                                                                                       
        Instance                           Component                                                   Delta   Delay   
        --------                           ---------                                                   -----   -----   
        fir:core/reg(MAC:mux#14)           mgc_reg_pos_16_0_0_1_1_1_1                                  0.0000  0.0000  
        fir:core/MAC:mux#14.itm                                                                        0.0000  0.0000  
        fir:core/MAC:mux#25                mgc_mux_16_1_2                                              1.3121  1.3121  
        fir:core/MAC:mux#25.itm                                                                        0.0000  1.3121  
        fir:core/MAC-1:mul:rg              mgc_mul_16_1_16_1_30                                        4.6000  5.9121  
        fir:core/z.out#5                                                                               0.0000  5.9121  
        fir:core/MAC:mux1h#10              mgc_mux1hot_30_3                                            1.4848  7.3969  
        fir:core/MAC:mux1h#10.itm                                                                      0.0000  7.3969  
        fir:core/MAC-8:acc#1:rg            mgc_addc_30_0_30_0_30                                       2.5484  9.9453  
        fir:core/z.out#7                                                                               0.0000  9.9453  
        fir:core/acc:acc:acc:and           mgc_and_30_2                                                1.2790  11.2243 
        fir:core/acc:acc:acc:and.itm                                                                   0.0000  11.2243 
        fir:core/reg(acc(32:3)#1)          mgc_reg_pos_30_0_0_1_1_1_1                                  0.0000  11.2243 
                                                                                                                       
      5                                    fir:core/reg(MAC:mux#13)        fir:core/reg(acc(32:3)#1)   11.2243 -1.2243 
                                                                                                                       
        Instance                           Component                                                   Delta   Delay   
        --------                           ---------                                                   -----   -----   
        fir:core/reg(MAC:mux#13)           mgc_reg_pos_16_0_0_1_1_1_1                                  0.0000  0.0000  
        fir:core/MAC:mux#13.itm                                                                        0.0000  0.0000  
        fir:core/MAC:mux#26                mgc_mux_16_1_2                                              1.3121  1.3121  
        fir:core/MAC:mux#26.itm                                                                        0.0000  1.3121  
        fir:core/MAC-3:mul:rg              mgc_mul_16_1_16_1_30                                        4.6000  5.9121  
        fir:core/z.out#6                                                                               0.0000  5.9121  
        fir:core/MAC:mux1h#10              mgc_mux1hot_30_3                                            1.4848  7.3969  
        fir:core/MAC:mux1h#10.itm                                                                      0.0000  7.3969  
        fir:core/MAC-8:acc#1:rg            mgc_addc_30_0_30_0_30                                       2.5484  9.9453  
        fir:core/z.out#7                                                                               0.0000  9.9453  
        fir:core/acc:acc:acc:and           mgc_and_30_2                                                1.2790  11.2243 
        fir:core/acc:acc:acc:and.itm                                                                   0.0000  11.2243 
        fir:core/reg(acc(32:3)#1)          mgc_reg_pos_30_0_0_1_1_1_1                                  0.0000  11.2243 
                                                                                                                       
      6                                    fir:core/reg(MAC:mux#9)         fir:core/reg(acc(32:3)#1)   11.2243 -1.2243 
                                                                                                                       
        Instance                           Component                                                   Delta   Delay   
        --------                           ---------                                                   -----   -----   
        fir:core/reg(MAC:mux#9)            mgc_reg_pos_16_0_0_1_1_1_1                                  0.0000  0.0000  
        fir:core/MAC:mux#9.itm                                                                         0.0000  0.0000  
        fir:core/MAC:mux#26                mgc_mux_16_1_2                                              1.3121  1.3121  
        fir:core/MAC:mux#26.itm                                                                        0.0000  1.3121  
        fir:core/MAC-3:mul:rg              mgc_mul_16_1_16_1_30                                        4.6000  5.9121  
        fir:core/z.out#6                                                                               0.0000  5.9121  
        fir:core/MAC:mux1h#10              mgc_mux1hot_30_3                                            1.4848  7.3969  
        fir:core/MAC:mux1h#10.itm                                                                      0.0000  7.3969  
        fir:core/MAC-8:acc#1:rg            mgc_addc_30_0_30_0_30                                       2.5484  9.9453  
        fir:core/z.out#7                                                                               0.0000  9.9453  
        fir:core/acc:acc:acc:and           mgc_and_30_2                                                1.2790  11.2243 
        fir:core/acc:acc:acc:and.itm                                                                   0.0000  11.2243 
        fir:core/reg(acc(32:3)#1)          mgc_reg_pos_30_0_0_1_1_1_1                                  0.0000  11.2243 
                                                                                                                       
      7                                    fir:core/reg(MAC:mux)           fir:core/reg(acc(32:3)#1)   11.2243 -1.2243 
                                                                                                                       
        Instance                           Component                                                   Delta   Delay   
        --------                           ---------                                                   -----   -----   
        fir:core/reg(MAC:mux)              mgc_reg_pos_16_0_0_1_1_1_1                                  0.0000  0.0000  
        fir:core/MAC:mux.itm                                                                           0.0000  0.0000  
        fir:core/MAC:mux#27                mgc_mux_16_1_2                                              1.3121  1.3121  
        fir:core/MAC:mux#27.itm                                                                        0.0000  1.3121  
        fir:core/MAC-3:mul:rg              mgc_mul_16_1_16_1_30                                        4.6000  5.9121  
        fir:core/z.out#6                                                                               0.0000  5.9121  
        fir:core/MAC:mux1h#10              mgc_mux1hot_30_3                                            1.4848  7.3969  
        fir:core/MAC:mux1h#10.itm                                                                      0.0000  7.3969  
        fir:core/MAC-8:acc#1:rg            mgc_addc_30_0_30_0_30                                       2.5484  9.9453  
        fir:core/z.out#7                                                                               0.0000  9.9453  
        fir:core/acc:acc:acc:and           mgc_and_30_2                                                1.2790  11.2243 
        fir:core/acc:acc:acc:and.itm                                                                   0.0000  11.2243 
        fir:core/reg(acc(32:3)#1)          mgc_reg_pos_30_0_0_1_1_1_1                                  0.0000  11.2243 
                                                                                                                       
      8                                    fir:core/fir:core_core:fsm:inst fir:core/reg(acc(32:3)#1)   11.2243 -1.2243 
                                                                                                                       
        Instance                           Component                                                   Delta   Delay   
        --------                           ---------                                                   -----   -----   
        fir:core/fir:core_core:fsm:inst    fir:core_core:fsm                                           0.0000  0.0000  
        fir:core/fsm_output                                                                            0.0000  0.0000  
        fir:core/slc(fsm_output)(11)#4                                                                 0.0000  0.0000  
        fir:core/slc(fsm_output)(11)#4.itm                                                             0.0000  0.0000  
        fir:core/MAC:mux#26                mgc_mux_16_1_2                                              1.3121  1.3121  
        fir:core/MAC:mux#26.itm                                                                        0.0000  1.3121  
        fir:core/MAC-3:mul:rg              mgc_mul_16_1_16_1_30                                        4.6000  5.9121  
        fir:core/z.out#6                                                                               0.0000  5.9121  
        fir:core/MAC:mux1h#10              mgc_mux1hot_30_3                                            1.4848  7.3969  
        fir:core/MAC:mux1h#10.itm                                                                      0.0000  7.3969  
        fir:core/MAC-8:acc#1:rg            mgc_addc_30_0_30_0_30                                       2.5484  9.9453  
        fir:core/z.out#7                                                                               0.0000  9.9453  
        fir:core/acc:acc:acc:and           mgc_and_30_2                                                1.2790  11.2243 
        fir:core/acc:acc:acc:and.itm                                                                   0.0000  11.2243 
        fir:core/reg(acc(32:3)#1)          mgc_reg_pos_30_0_0_1_1_1_1                                  0.0000  11.2243 
                                                                                                                       
      9                                    fir:core/reg(MAC:mux#11)        fir:core/reg(acc(32:3)#1)   11.2243 -1.2243 
                                                                                                                       
        Instance                           Component                                                   Delta   Delay   
        --------                           ---------                                                   -----   -----   
        fir:core/reg(MAC:mux#11)           mgc_reg_pos_16_0_0_1_1_1_1                                  0.0000  0.0000  
        fir:core/MAC:mux#11.itm                                                                        0.0000  0.0000  
        fir:core/MAC:mux#27                mgc_mux_16_1_2                                              1.3121  1.3121  
        fir:core/MAC:mux#27.itm                                                                        0.0000  1.3121  
        fir:core/MAC-3:mul:rg              mgc_mul_16_1_16_1_30                                        4.6000  5.9121  
        fir:core/z.out#6                                                                               0.0000  5.9121  
        fir:core/MAC:mux1h#10              mgc_mux1hot_30_3                                            1.4848  7.3969  
        fir:core/MAC:mux1h#10.itm                                                                      0.0000  7.3969  
        fir:core/MAC-8:acc#1:rg            mgc_addc_30_0_30_0_30                                       2.5484  9.9453  
        fir:core/z.out#7                                                                               0.0000  9.9453  
        fir:core/acc:acc:acc:and           mgc_and_30_2                                                1.2790  11.2243 
        fir:core/acc:acc:acc:and.itm                                                                   0.0000  11.2243 
        fir:core/reg(acc(32:3)#1)          mgc_reg_pos_30_0_0_1_1_1_1                                  0.0000  11.2243 
                                                                                                                       
      10                                   fir:core/fir:core_core:fsm:inst fir:core/reg(acc(32:3)#1)   11.2243 -1.2243 
                                                                                                                       
        Instance                           Component                                                   Delta   Delay   
        --------                           ---------                                                   -----   -----   
        fir:core/fir:core_core:fsm:inst    fir:core_core:fsm                                           0.0000  0.0000  
        fir:core/fsm_output                                                                            0.0000  0.0000  
        fir:core/slc(fsm_output)(11)#3                                                                 0.0000  0.0000  
        fir:core/slc(fsm_output)(11)#3.itm                                                             0.0000  0.0000  
        fir:core/MAC:mux#27                mgc_mux_16_1_2                                              1.3121  1.3121  
        fir:core/MAC:mux#27.itm                                                                        0.0000  1.3121  
        fir:core/MAC-3:mul:rg              mgc_mul_16_1_16_1_30                                        4.6000  5.9121  
        fir:core/z.out#6                                                                               0.0000  5.9121  
        fir:core/MAC:mux1h#10              mgc_mux1hot_30_3                                            1.4848  7.3969  
        fir:core/MAC:mux1h#10.itm                                                                      0.0000  7.3969  
        fir:core/MAC-8:acc#1:rg            mgc_addc_30_0_30_0_30                                       2.5484  9.9453  
        fir:core/z.out#7                                                                               0.0000  9.9453  
        fir:core/acc:acc:acc:and           mgc_and_30_2                                                1.2790  11.2243 
        fir:core/acc:acc:acc:and.itm                                                                   0.0000  11.2243 
        fir:core/reg(acc(32:3)#1)          mgc_reg_pos_30_0_0_1_1_1_1                                  0.0000  11.2243 
                                                                                                                       
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                       Port                                     Slack (Delay) Messages                
      ---------------------------------------------- -------------------------------------- ------- ------- -----------------------
      fir:core/reg(out1:rsc.triosy:obj.ld)           reg(out1:out1:and.cse                   8.7210  1.2790                         
      fir:core/reg(out1:rsci.idat)                   acc:slc(acc(32:3)#1.sva#2)(29-14).itm   0.0547  9.9453                         
      fir:core/reg(regs:acc)                         and.itm                                 1.3729  8.6271                         
      fir:core/reg(regs:regs:nor)                    regs:regs:nor.itm#2                     8.7321  1.2679                         
      fir:core/reg(wptr(4:0)#1)                      regs:mux1h#3.itm                        1.2258  8.7742                         
      fir:core/reg(acc(32:3)#1)                      acc:acc:acc:and.itm                    -1.2243 11.2243 (clock period exceeded) 
      fir:core/reg(wptr(4:0)#1)#1                    wptr:wptr:mux#1.itm                    -1.5698 11.5698 (clock period exceeded) 
      fir:core/reg(wptr(4:0)#3.lpi#2.dfm)            wptr:wptr:mux.itm                       1.3840  8.6160                         
      fir:core/reg(MAC:i(5:3))                       else:slc(z.out)(2-0).itm                7.0462  2.9538                         
      fir:core/reg(MAC:mux#14)                       MAC:mux#14.itm#2                        8.3049  1.6951                         
      fir:core/reg(MAC:mux#8)                        MAC:mux#8.itm#2                         8.3049  1.6951                         
      fir:core/reg(MAC:mux#11)                       MAC:mux#11.itm#2                        8.3049  1.6951                         
      fir:core/reg(MAC:mux)                          MAC:mux#17.itm                          8.3049  1.6951                         
      fir:core/reg(MAC:mux#12)                       MAC:mux#12.itm#2                        8.3049  1.6951                         
      fir:core/reg(MAC:mux#13)                       MAC:MAC:MAC:mux1h#1.itm                 5.6559  4.3441                         
      fir:core/reg(MAC:mux#9)                        MAC:MAC:MAC:mux1h.itm                   5.6559  4.3441                         
      fir:core/reg(MAC:MAC:nor#12)                   MAC:mux1h#4.itm                        -0.2589 10.2589 (clock period exceeded) 
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(15-0)#2)  MAC:mux1h#5.itm                         5.4807  4.5193                         
      fir:core/reg(MAC-2:mul)                        MAC:mux1h#6.itm                         0.0547  9.9453                         
      fir:core/reg(MAC:acc#6)                        z.out#7                                -1.2243 11.2243 (clock period exceeded) 
      fir:core/reg(MAC:slc(regs:rsci.qa_d)(31-16)#3) MAC:slc(regs:rsci.qa_d)(31-16)#3.itm#2  7.5000  2.5000                         
      fir:core/reg(MAC-5:mul)                        MAC:MAC:mux#2.itm                       0.2758  9.7242                         
      fir:core/reg(MAC-7:mul)                        MAC:MAC:mux#3.itm                       0.2274  9.7726                         
      fir:core/reg(MAC:acc#5)                        z.out#7                                -1.2243 11.2243 (clock period exceeded) 
      fir                                            coeffs:rsc.triosy.lz                   10.0000  0.0000                         
      fir                                            in1:rsc.triosy.lz                      10.0000  0.0000                         
      fir                                            out1:rsc.dat                           10.0000  0.0000                         
      fir                                            out1:rsc.triosy.lz                     10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    5     6 
    -                   30     6 
    and                          
    -                    5     1 
    -                   30     1 
    -                    2     1 
    -                   16     1 
    -                    1    11 
    mul                          
    -                   30     4 
    mux                          
    -                    5     5 
    -                   30     3 
    -                   16    11 
    mux1h                        
    -                    5     4 
    -                   30     2 
    -                   16     3 
    -                    1     1 
    nand                         
    -                    1     1 
    nor                          
    -                    1    11 
    not                          
    -                    1    11 
    or                           
    -                    5     7 
    -                    1    14 
    read_port                    
    -                  512     1 
    -                   16     1 
    read_ram                     
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    5     4 
    -                   30     6 
    -                    3     1 
    -                   16    10 
    -                    1     3 
    write_port                   
    -                    0     1 
    
  End of Report
