Fitter report for DE0_Nano
Sat Dec 16 16:01:02 2017
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jch1:auto_generated|ALTSYNCRAM
 30. |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_t451:auto_generated|ALTSYNCRAM
 31. Fitter DSP Block Usage Summary
 32. DSP Block Details
 33. Routing Usage Summary
 34. LAB Logic Elements
 35. LAB-wide Signals
 36. LAB Signals Sourced
 37. LAB Signals Sourced Out
 38. LAB Distinct Inputs
 39. I/O Rules Summary
 40. I/O Rules Details
 41. I/O Rules Matrix
 42. Fitter Device Options
 43. Operating Settings and Conditions
 44. Estimated Delay Added for Hold Timing Summary
 45. Estimated Delay Added for Hold Timing Details
 46. Fitter Messages
 47. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat Dec 16 16:01:02 2017       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; DE0_Nano                                    ;
; Top-level Entity Name              ; DE0_nano_top_level                          ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 5,746 / 22,320 ( 26 % )                     ;
;     Total combinational functions  ; 4,952 / 22,320 ( 22 % )                     ;
;     Dedicated logic registers      ; 3,634 / 22,320 ( 16 % )                     ;
; Total registers                    ; 3703                                        ;
; Total pins                         ; 88 / 154 ( 57 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 109,760 / 608,256 ( 18 % )                  ;
; Embedded Multiplier 9-bit elements ; 6 / 132 ( 5 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.9%      ;
;     Processor 3            ;   4.3%      ;
;     Processor 4            ;   4.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                      ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                         ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0]                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1]                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2]                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3]                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4]                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5]                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6]                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7]                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_bht_module:DE0_nano_system_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_bht_module:DE0_nano_system_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[0]~_Duplicate_2                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[1]~_Duplicate_2                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[2]~_Duplicate_2                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[3]~_Duplicate_2                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[4]~_Duplicate_2                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[5]~_Duplicate_2                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[6]~_Duplicate_2                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[7]~_Duplicate_2                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[8]~_Duplicate_2                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[9]~_Duplicate_2                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[10]~_Duplicate_2                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[11]~_Duplicate_2                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[12]~_Duplicate_2                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[13]~_Duplicate_2                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[14]~_Duplicate_2                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[15]~_Duplicate_2                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[16]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[17]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[18]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[19]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[20]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[21]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[22]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[23]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[24]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[25]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[26]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[28]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[29]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[30]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[31]~_Duplicate_1                                                                                                                                                                                                                                                                                         ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                        ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[0]~output                                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[1]~output                                                                                                                                                                                                                                                                                                                                                                                       ; I                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                         ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                                        ; OE               ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                                       ; OE               ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                                                                                         ; O                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                                                                                        ; O                ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a1                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a2                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a3                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a4                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a5                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a6                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a7                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a8                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a9                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a10                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a11                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a12                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a13                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a14                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a15                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a16                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a17                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a18                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a19                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a20                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a21                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a22                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a23                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[48]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a24                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a25                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a26                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a27                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a0                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a1                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a2                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a3                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a4                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a5                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a6                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a7                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a8                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a9                                                                                                                                                                                                                       ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[10]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a10                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[11]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a11                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[12]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a12                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[13]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a13                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[14]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a14                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[15]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a15                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[16]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a16                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[17]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a17                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[18]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a18                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[19]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a19                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[20]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a20                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[21]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a21                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[22]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a22                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[23]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a23                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[24]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a24                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[25]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a25                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[26]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a26                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[27]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a27                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[28]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a28                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[29]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a29                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[30]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a30                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_payload[31]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ram_block1a31                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                ;
+-----------------------------+-----------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity        ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+-----------------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                       ;              ; Lux_SENSOR_INT   ; PIN_F14       ; QSF Assignment             ;
; Fast Input Register         ; DE0_nano_system_sdram ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE0_nano_system_sdram ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE0_nano_system_sdram ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE0_nano_system_sdram ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE0_nano_system_sdram ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE0_nano_system_sdram ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE0_nano_system_sdram ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE0_nano_system_sdram ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE0_nano_system_sdram ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE0_nano_system_sdram ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE0_nano_system_sdram ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE0_nano_system_sdram ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE0_nano_system_sdram ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE0_nano_system_sdram ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE0_nano_system_sdram ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; DE0_nano_system_sdram ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE0_nano_system_sdram ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE0_nano_system_sdram ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE0_nano_system_sdram ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE0_nano_system_sdram ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE0_nano_system_sdram ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE0_nano_system_sdram ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE0_nano_system_sdram ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE0_nano_system_sdram ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE0_nano_system_sdram ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE0_nano_system_sdram ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE0_nano_system_sdram ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE0_nano_system_sdram ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE0_nano_system_sdram ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE0_nano_system_sdram ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE0_nano_system_sdram ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; DE0_nano_system_sdram ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
; I/O Standard                ; DE0_nano_top_level    ;              ; Lux_SENSOR_INT   ; 3.3-V LVTTL   ; QSF Assignment             ;
+-----------------------------+-----------------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 9359 ) ; 0.00 % ( 0 / 9359 )        ; 0.00 % ( 0 / 9359 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 9359 ) ; 0.00 % ( 0 / 9359 )        ; 0.00 % ( 0 / 9359 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 8904 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 196 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 255 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 4 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in G:/PRE/DE0_nano/DE0_Nano.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 5,746 / 22,320 ( 26 % )    ;
;     -- Combinational with no register       ; 2112                       ;
;     -- Register only                        ; 794                        ;
;     -- Combinational with a register        ; 2840                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2734                       ;
;     -- 3 input functions                    ; 1389                       ;
;     -- <=2 input functions                  ; 829                        ;
;     -- Register only                        ; 794                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 4632                       ;
;     -- arithmetic mode                      ; 320                        ;
;                                             ;                            ;
; Total registers*                            ; 3,703 / 23,018 ( 16 % )    ;
;     -- Dedicated logic registers            ; 3,634 / 22,320 ( 16 % )    ;
;     -- I/O registers                        ; 69 / 698 ( 10 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 452 / 1,395 ( 32 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 88 / 154 ( 57 % )          ;
;     -- Clock pins                           ; 6 / 7 ( 86 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 22 / 66 ( 33 % )           ;
; Total block memory bits                     ; 109,760 / 608,256 ( 18 % ) ;
; Total block memory implementation bits      ; 202,752 / 608,256 ( 33 % ) ;
; Embedded Multiplier 9-bit elements          ; 6 / 132 ( 5 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global signals                              ; 13                         ;
;     -- Global clocks                        ; 13 / 20 ( 65 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 9.8% / 9.4% / 10.3%        ;
; Peak interconnect usage (total/H/V)         ; 33.7% / 30.7% / 37.9%      ;
; Maximum fan-out                             ; 2670                       ;
; Highest non-global fan-out                  ; 906                        ;
; Total fan-out                               ; 31468                      ;
; Average fan-out                             ; 3.31                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                           ;
+----------------------------------------------+-----------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                   ; pzdyqx:nabboc         ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ; Low                   ; Low                            ;
;                                              ;                       ;                       ;                       ;                                ;
; Total logic elements                         ; 5438 / 22320 ( 24 % ) ; 129 / 22320 ( < 1 % ) ; 179 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register        ; 1967                  ; 57                    ; 88                    ; 0                              ;
;     -- Register only                         ; 772                   ; 7                     ; 15                    ; 0                              ;
;     -- Combinational with a register         ; 2699                  ; 65                    ; 76                    ; 0                              ;
;                                              ;                       ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;                       ;                                ;
;     -- 4 input functions                     ; 2601                  ; 54                    ; 79                    ; 0                              ;
;     -- 3 input functions                     ; 1325                  ; 22                    ; 42                    ; 0                              ;
;     -- <=2 input functions                   ; 740                   ; 46                    ; 43                    ; 0                              ;
;     -- Register only                         ; 772                   ; 7                     ; 15                    ; 0                              ;
;                                              ;                       ;                       ;                       ;                                ;
; Logic elements by mode                       ;                       ;                       ;                       ;                                ;
;     -- normal mode                           ; 4359                  ; 118                   ; 155                   ; 0                              ;
;     -- arithmetic mode                       ; 307                   ; 4                     ; 9                     ; 0                              ;
;                                              ;                       ;                       ;                       ;                                ;
; Total registers                              ; 3540                  ; 72                    ; 91                    ; 0                              ;
;     -- Dedicated logic registers             ; 3471 / 22320 ( 16 % ) ; 72 / 22320 ( < 1 % )  ; 91 / 22320 ( < 1 % )  ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                         ; 138                   ; 0                     ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                       ;                                ;
; Total LABs:  partially or completely used    ; 427 / 1395 ( 31 % )   ; 14 / 1395 ( 1 % )     ; 14 / 1395 ( 1 % )     ; 0 / 1395 ( 0 % )               ;
;                                              ;                       ;                       ;                       ;                                ;
; Virtual pins                                 ; 0                     ; 0                     ; 0                     ; 0                              ;
; I/O pins                                     ; 88                    ; 0                     ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 6 / 132 ( 5 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                            ; 109760                ; 0                     ; 0                     ; 0                              ;
; Total RAM block bits                         ; 202752                ; 0                     ; 0                     ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 22 / 66 ( 33 % )      ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                          ; 8 / 24 ( 33 % )       ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )        ; 3 / 24 ( 12 % )                ;
; Double Data Rate I/O output circuitry        ; 37 / 220 ( 16 % )     ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 220 ( 7 % )      ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
;                                              ;                       ;                       ;                       ;                                ;
; Connections                                  ;                       ;                       ;                       ;                                ;
;     -- Input Connections                     ; 3754                  ; 73                    ; 140                   ; 2                              ;
;     -- Registered Input Connections          ; 3553                  ; 30                    ; 100                   ; 0                              ;
;     -- Output Connections                    ; 298                   ; 5                     ; 212                   ; 3454                           ;
;     -- Registered Output Connections         ; 6                     ; 3                     ; 212                   ; 0                              ;
;                                              ;                       ;                       ;                       ;                                ;
; Internal Connections                         ;                       ;                       ;                       ;                                ;
;     -- Total Connections                     ; 30601                 ; 571                   ; 1053                  ; 3460                           ;
;     -- Registered Connections                ; 15523                 ; 294                   ; 743                   ; 0                              ;
;                                              ;                       ;                       ;                       ;                                ;
; External Connections                         ;                       ;                       ;                       ;                                ;
;     -- Top                                   ; 262                   ; 31                    ; 303                   ; 3456                           ;
;     -- pzdyqx:nabboc                         ; 31                    ; 0                     ; 47                    ; 0                              ;
;     -- sld_hub:auto_hub                      ; 303                   ; 47                    ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 3456                  ; 0                     ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                       ;                                ;
; Partition Interface                          ;                       ;                       ;                       ;                                ;
;     -- Input Ports                           ; 64                    ; 11                    ; 87                    ; 2                              ;
;     -- Output Ports                          ; 48                    ; 4                     ; 104                   ; 4                              ;
;     -- Bidir Ports                           ; 35                    ; 0                     ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                       ;                                ;
; Registered Ports                             ;                       ;                       ;                       ;                                ;
;     -- Registered Input Ports                ; 0                     ; 3                     ; 3                     ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 3                     ; 60                    ; 0                              ;
;                                              ;                       ;                       ;                       ;                                ;
; Port Connectivity                            ;                       ;                       ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 0                     ; 3                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 0                     ; 29                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 0                     ; 68                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 2                     ; 73                    ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 0                     ; 73                    ; 0                              ;
+----------------------------------------------+-----------------------+-----------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ADC_SDAT       ; A9    ; 7        ; 25           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; CLOCK_50       ; R8    ; 3        ; 27           ; 0            ; 21           ; 42                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; EPCS_DATA0     ; H2    ; 1        ; 0            ; 22           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; EXT_SENSOR_INT ; E16   ; 6        ; 53           ; 17           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; G_SENSOR_INT   ; M2    ; 2        ; 0            ; 16           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[0]         ; J15   ; 5        ; 53           ; 14           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[1]         ; E1    ; 1        ; 0            ; 16           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[0]          ; M1    ; 2        ; 0            ; 16           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[1]          ; T8    ; 3        ; 27           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[2]          ; B9    ; 7        ; 25           ; 34           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[3]          ; M15   ; 5        ; 53           ; 17           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; Xbee_Out       ; M16   ; 5        ; 53           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CS_N      ; A10   ; 7        ; 34           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_SADDR     ; B10   ; 7        ; 34           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_SCLK      ; B14   ; 7        ; 45           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]  ; P2    ; 2        ; 0            ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; N2    ; 2        ; 0            ; 8            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; N1    ; 2        ; 0            ; 7            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; L4    ; 2        ; 0            ; 6            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; N5    ; 3        ; 5            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; N6    ; 3        ; 5            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; M8    ; 3        ; 20           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; P8    ; 3        ; 25           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; T7    ; 3        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; N8    ; 3        ; 20           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; T6    ; 3        ; 14           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; R1    ; 2        ; 0            ; 5            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; P1    ; 2        ; 0            ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; M7    ; 3        ; 11           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; M6    ; 3        ; 7            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; L1    ; 2        ; 0            ; 11           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; L7    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; P6    ; 3        ; 11           ; 0            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[0]   ; R6    ; 3        ; 14           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[1]   ; T5    ; 3        ; 14           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; L2    ; 2        ; 0            ; 11           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; C2    ; 1        ; 0            ; 27           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_ASDO     ; C1    ; 1        ; 0            ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_DCLK     ; H1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_NCSO     ; D2    ; 1        ; 0            ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; G_SENSOR_CS_N ; G5    ; 1        ; 0            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; I2C_EXT_SCLK  ; D14   ; 7        ; 51           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; I2C_SCLK      ; F2    ; 1        ; 0            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[0]        ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]        ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2]        ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3]        ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[4]        ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[5]        ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[6]        ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[7]        ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Xbee_In       ; B16   ; 6        ; 53           ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                            ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------+
; ARDUINO_IO[0]   ; B12   ; 7        ; 43           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                              ;
; ARDUINO_IO[10]  ; E9    ; 7        ; 29           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                              ;
; ARDUINO_IO[11]  ; F9    ; 7        ; 34           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                              ;
; ARDUINO_IO[12]  ; F8    ; 8        ; 20           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                              ;
; ARDUINO_IO[13]  ; E8    ; 8        ; 20           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                              ;
; ARDUINO_IO[14]  ; D8    ; 8        ; 23           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                              ;
; ARDUINO_IO[15]  ; E7    ; 8        ; 16           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                              ;
; ARDUINO_IO[1]   ; D12   ; 7        ; 51           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                              ;
; ARDUINO_IO[2]   ; D11   ; 7        ; 51           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                              ;
; ARDUINO_IO[3]   ; A12   ; 7        ; 43           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                              ;
; ARDUINO_IO[4]   ; B11   ; 7        ; 40           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                              ;
; ARDUINO_IO[5]   ; C11   ; 7        ; 38           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                              ;
; ARDUINO_IO[6]   ; E10   ; 7        ; 45           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                              ;
; ARDUINO_IO[7]   ; E11   ; 7        ; 45           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                              ;
; ARDUINO_IO[8]   ; D9    ; 7        ; 31           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                              ;
; ARDUINO_IO[9]   ; C9    ; 7        ; 31           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                              ;
; ARDUINO_RESET_N ; C8    ; 8        ; 23           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                              ;
; DRAM_DQ[0]      ; G2    ; 1        ; 0            ; 23           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe                              ;
; DRAM_DQ[10]     ; T3    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_10                ;
; DRAM_DQ[11]     ; R3    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_11                ;
; DRAM_DQ[12]     ; R5    ; 3        ; 14           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_12                ;
; DRAM_DQ[13]     ; P3    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_13                ;
; DRAM_DQ[14]     ; N3    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_14                ;
; DRAM_DQ[15]     ; K1    ; 2        ; 0            ; 12           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_15                ;
; DRAM_DQ[1]      ; G1    ; 1        ; 0            ; 23           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_1                 ;
; DRAM_DQ[2]      ; L8    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_2                 ;
; DRAM_DQ[3]      ; K5    ; 2        ; 0            ; 7            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_3                 ;
; DRAM_DQ[4]      ; K2    ; 2        ; 0            ; 12           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_4                 ;
; DRAM_DQ[5]      ; J2    ; 2        ; 0            ; 15           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_5                 ;
; DRAM_DQ[6]      ; J1    ; 2        ; 0            ; 15           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_6                 ;
; DRAM_DQ[7]      ; R7    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_7                 ;
; DRAM_DQ[8]      ; T4    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_8                 ;
; DRAM_DQ[9]      ; T2    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_9                 ;
; I2C_EXT_SDA     ; D16   ; 6        ; 53           ; 25           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_ext_sda|data_dir (inverted) ;
; I2C_SDAT        ; F1    ; 1        ; 0            ; 23           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_sda|data_dir (inverted)     ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                           ;
+----------+------------------------------------------+-------------------+---------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As       ; User Signal Name    ; Pin Type                  ;
+----------+------------------------------------------+-------------------+---------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                  ; Use as regular IO ; EPCS_ASDO           ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; Use as regular IO ; EPCS_NCSO           ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                 ; -                   ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; Use as regular IO ; EPCS_DCLK           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; Use as regular IO ; EPCS_DATA0          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                 ; -                   ; Dedicated Programming Pin ;
; H4       ; TDI                                      ; -                 ; altera_reserved_tdi ; JTAG Pin                  ;
; H3       ; TCK                                      ; -                 ; altera_reserved_tck ; JTAG Pin                  ;
; J5       ; TMS                                      ; -                 ; altera_reserved_tms ; JTAG Pin                  ;
; J4       ; TDO                                      ; -                 ; altera_reserved_tdo ; JTAG Pin                  ;
; J3       ; nCE                                      ; -                 ; -                   ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn                     ; Use as regular IO ; KEY[0]              ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                 ; -                   ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                 ; -                   ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                 ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                 ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                 ; -                   ; Dedicated Programming Pin ;
; D16      ;                                          ; Use as regular IO ; I2C_EXT_SDA         ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                       ; Use as regular IO ; ARDUINO_IO[4]       ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                       ; Use as regular IO ; LED[0]              ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO ; ARDUINO_IO[11]      ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T16n, PADD5                       ; Use as regular IO ; ADC_CS_N            ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T16p, PADD6                       ; Use as regular IO ; ADC_SADDR           ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                       ; Use as regular IO ; ARDUINO_IO[9]       ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                       ; Use as regular IO ; ARDUINO_IO[8]       ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO ; ARDUINO_IO[10]      ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO ; ARDUINO_RESET_N     ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2                       ; Use as regular IO ; ARDUINO_IO[13]      ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                       ; Use as regular IO ; ARDUINO_IO[12]      ; Dual Purpose Pin          ;
; E7       ; DATA5                                    ; Use as regular IO ; ARDUINO_IO[15]      ; Dual Purpose Pin          ;
+----------+------------------------------------------+-------------------+---------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 14 / 14 ( 100 % ) ; 3.3V          ; --           ;
; 2        ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ;
; 3        ; 25 / 25 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 20 ( 0 % )    ; 2.5V          ; --           ;
; 5        ; 3 / 18 ( 17 % )   ; 3.3V          ; --           ;
; 6        ; 3 / 13 ( 23 % )   ; 3.3V          ; --           ;
; 7        ; 22 / 24 ( 92 % )  ; 3.3V          ; --           ;
; 8        ; 5 / 24 ( 21 % )   ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; ADC_SDAT                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 198        ; 7        ; ADC_CS_N                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 188        ; 7        ; LED[3]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; ARDUINO_IO[3]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 179        ; 7        ; LED[1]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; LED[0]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; LED[6]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; SW[2]                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 199        ; 7        ; ADC_SADDR                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 189        ; 7        ; ARDUINO_IO[4]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 187        ; 7        ; ARDUINO_IO[0]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 180        ; 7        ; LED[2]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; ADC_SCLK                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; Xbee_In                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 7          ; 1        ; EPCS_ASDO                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; C2       ; 6          ; 1        ; DRAM_WE_N                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; ARDUINO_RESET_N                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 200        ; 7        ; ARDUINO_IO[9]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; ARDUINO_IO[5]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; LED[4]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; EPCS_NCSO                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; ARDUINO_IO[14]                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 201        ; 7        ; ARDUINO_IO[8]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; ARDUINO_IO[2]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 178        ; 7        ; ARDUINO_IO[1]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; I2C_EXT_SCLK                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; I2C_EXT_SDA                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 26         ; 1        ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; ARDUINO_IO[15]                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 218        ; 8        ; ARDUINO_IO[13]                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 205        ; 7        ; ARDUINO_IO[10]                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 184        ; 7        ; ARDUINO_IO[6]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 183        ; 7        ; ARDUINO_IO[7]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; EXT_SENSOR_INT                  ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 14         ; 1        ; I2C_SDAT                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 13         ; 1        ; I2C_SCLK                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 8          ; 1        ; LED[5]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; ARDUINO_IO[12]                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 197        ; 7        ; ARDUINO_IO[11]                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 16         ; 1        ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 15         ; 1        ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; G_SENSOR_CS_N                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; EPCS_DCLK                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; H2       ; 18         ; 1        ; EPCS_DATA0                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 29         ; 2        ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 36         ; 2        ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 38         ; 2        ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 40         ; 2        ; LED[7]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 79         ; 3        ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; SW[0]                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 27         ; 2        ; G_SENSOR_INT                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; SW[3]                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 148        ; 5        ; Xbee_Out                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 44         ; 2        ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 52         ; 3        ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; DRAM_CS_N                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 60         ; 3        ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; DRAM_DQM[0]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 55         ; 3        ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 61         ; 3        ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; DRAM_DQM[1]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; SW[1]                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 89         ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                              ;
+-------------------------------+----------------------------------------------------------------------------------------------------------+
; Name                          ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_altpll_gch2:sd1|pll7 ;
+-------------------------------+----------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; u0|altpll_sys|sd1|pll7                                                                                   ;
; PLL mode                      ; Normal                                                                                                   ;
; Compensate clock              ; clock0                                                                                                   ;
; Compensated input/output pins ; --                                                                                                       ;
; Switchover type               ; --                                                                                                       ;
; Input frequency 0             ; 50.0 MHz                                                                                                 ;
; Input frequency 1             ; --                                                                                                       ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                 ;
; Nominal VCO frequency         ; 600.0 MHz                                                                                                ;
; VCO post scale K counter      ; 2                                                                                                        ;
; VCO frequency control         ; Auto                                                                                                     ;
; VCO phase shift step          ; 208 ps                                                                                                   ;
; VCO multiply                  ; --                                                                                                       ;
; VCO divide                    ; --                                                                                                       ;
; Freq min lock                 ; 25.0 MHz                                                                                                 ;
; Freq max lock                 ; 54.18 MHz                                                                                                ;
; M VCO Tap                     ; 0                                                                                                        ;
; M Initial                     ; 2                                                                                                        ;
; M value                       ; 12                                                                                                       ;
; N value                       ; 1                                                                                                        ;
; Charge pump current           ; setting 1                                                                                                ;
; Loop filter resistance        ; setting 27                                                                                               ;
; Loop filter capacitance       ; setting 0                                                                                                ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                       ;
; Bandwidth type                ; Medium                                                                                                   ;
; Real time reconfigurable      ; Off                                                                                                      ;
; Scan chain MIF file           ; --                                                                                                       ;
; Preserve PLL counter order    ; Off                                                                                                      ;
; PLL location                  ; PLL_4                                                                                                    ;
; Inclk0 signal                 ; CLOCK_50                                                                                                 ;
; Inclk1 signal                 ; --                                                                                                       ;
; Inclk0 signal type            ; Dedicated Pin                                                                                            ;
; Inclk1 signal type            ; --                                                                                                       ;
+-------------------------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------+
; Name                                                                                                                 ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                  ;
+----------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------+
; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_altpll_gch2:sd1|wire_pll7_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 2       ; 0       ; u0|altpll_sys|sd1|pll7|clk[0] ;
; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_altpll_gch2:sd1|wire_pll7_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -60 (-1667 ps) ; 7.50 (208 ps)    ; 50/50      ; C2      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u0|altpll_sys|sd1|pll7|clk[1] ;
; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_altpll_gch2:sd1|wire_pll7_clk[2] ; clock2       ; 1    ; 5   ; 10.0 MHz         ; 0 (0 ps)       ; 0.75 (208 ps)    ; 50/50      ; C1      ; 60            ; 30/30 Even ; --            ; 2       ; 0       ; u0|altpll_sys|sd1|pll7|clk[2] ;
+----------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------+


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+-----------------+-----------------------------+
; Pin Name        ; Reason                      ;
+-----------------+-----------------------------+
; DRAM_ADDR[0]    ; Missing drive strength      ;
; DRAM_ADDR[1]    ; Missing drive strength      ;
; DRAM_ADDR[2]    ; Missing drive strength      ;
; DRAM_ADDR[3]    ; Missing drive strength      ;
; DRAM_ADDR[4]    ; Missing drive strength      ;
; DRAM_ADDR[5]    ; Missing drive strength      ;
; DRAM_ADDR[6]    ; Missing drive strength      ;
; DRAM_ADDR[7]    ; Missing drive strength      ;
; DRAM_ADDR[8]    ; Missing drive strength      ;
; DRAM_ADDR[9]    ; Missing drive strength      ;
; DRAM_ADDR[10]   ; Missing drive strength      ;
; DRAM_ADDR[11]   ; Missing drive strength      ;
; DRAM_ADDR[12]   ; Missing drive strength      ;
; DRAM_BA[0]      ; Missing drive strength      ;
; DRAM_BA[1]      ; Missing drive strength      ;
; DRAM_CAS_N      ; Missing drive strength      ;
; DRAM_CKE        ; Missing drive strength      ;
; DRAM_CLK        ; Missing drive strength      ;
; DRAM_CS_N       ; Missing drive strength      ;
; DRAM_DQM[0]     ; Missing drive strength      ;
; DRAM_DQM[1]     ; Missing drive strength      ;
; DRAM_RAS_N      ; Missing drive strength      ;
; DRAM_WE_N       ; Missing drive strength      ;
; LED[0]          ; Missing drive strength      ;
; LED[1]          ; Missing drive strength      ;
; LED[2]          ; Missing drive strength      ;
; LED[3]          ; Missing drive strength      ;
; LED[4]          ; Missing drive strength      ;
; LED[5]          ; Missing drive strength      ;
; LED[6]          ; Missing drive strength      ;
; LED[7]          ; Missing drive strength      ;
; EPCS_DCLK       ; Missing drive strength      ;
; EPCS_NCSO       ; Missing drive strength      ;
; EPCS_ASDO       ; Missing drive strength      ;
; G_SENSOR_CS_N   ; Missing drive strength      ;
; Xbee_In         ; Missing drive strength      ;
; ADC_SADDR       ; Missing drive strength      ;
; ADC_SCLK        ; Missing drive strength      ;
; ADC_CS_N        ; Missing drive strength      ;
; I2C_SCLK        ; Missing drive strength      ;
; I2C_EXT_SCLK    ; Missing drive strength      ;
; ARDUINO_IO[0]   ; Missing drive strength      ;
; ARDUINO_IO[1]   ; Missing drive strength      ;
; ARDUINO_IO[2]   ; Missing drive strength      ;
; ARDUINO_IO[3]   ; Missing drive strength      ;
; ARDUINO_IO[4]   ; Missing drive strength      ;
; ARDUINO_IO[5]   ; Missing drive strength      ;
; ARDUINO_IO[6]   ; Missing drive strength      ;
; ARDUINO_IO[7]   ; Missing drive strength      ;
; ARDUINO_IO[8]   ; Missing drive strength      ;
; ARDUINO_IO[9]   ; Missing drive strength      ;
; ARDUINO_IO[10]  ; Missing drive strength      ;
; ARDUINO_IO[11]  ; Missing drive strength      ;
; ARDUINO_IO[12]  ; Missing drive strength      ;
; ARDUINO_IO[13]  ; Missing drive strength      ;
; ARDUINO_IO[14]  ; Missing drive strength      ;
; ARDUINO_IO[15]  ; Missing drive strength      ;
; DRAM_DQ[0]      ; Missing drive strength      ;
; DRAM_DQ[1]      ; Missing drive strength      ;
; DRAM_DQ[2]      ; Missing drive strength      ;
; DRAM_DQ[3]      ; Missing drive strength      ;
; DRAM_DQ[4]      ; Missing drive strength      ;
; DRAM_DQ[5]      ; Missing drive strength      ;
; DRAM_DQ[6]      ; Missing drive strength      ;
; DRAM_DQ[7]      ; Missing drive strength      ;
; DRAM_DQ[8]      ; Missing drive strength      ;
; DRAM_DQ[9]      ; Missing drive strength      ;
; DRAM_DQ[10]     ; Missing drive strength      ;
; DRAM_DQ[11]     ; Missing drive strength      ;
; DRAM_DQ[12]     ; Missing drive strength      ;
; DRAM_DQ[13]     ; Missing drive strength      ;
; DRAM_DQ[14]     ; Missing drive strength      ;
; DRAM_DQ[15]     ; Missing drive strength      ;
; I2C_SDAT        ; Missing drive strength      ;
; I2C_EXT_SDA     ; Missing drive strength      ;
; ARDUINO_RESET_N ; Missing drive strength      ;
; EXT_SENSOR_INT  ; Missing location assignment ;
+-----------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                          ; Library Name    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-----------------+
; |DE0_nano_top_level                                                                                                                     ; 5746 (1)    ; 3634 (0)                  ; 69 (69)       ; 109760      ; 22   ; 6            ; 0       ; 3         ; 88   ; 0            ; 2112 (1)     ; 794 (0)           ; 2840 (0)         ; |DE0_nano_top_level                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DE0_nano_top_level                                   ; work            ;
;    |DE0_nano_system:u0|                                                                                                                 ; 5437 (0)    ; 3471 (0)                  ; 0 (0)         ; 109760      ; 22   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1966 (0)     ; 772 (0)           ; 2699 (0)         ; |DE0_nano_top_level|DE0_nano_system:u0                                                                                                                                                                                                                                                                                                                                                                                                                              ; DE0_nano_system                                      ; de0_nano_system ;
;       |DE0_nano_system_adc_spi_int:adc_spi_int|                                                                                         ; 144 (144)   ; 116 (116)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 40 (40)           ; 76 (76)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int                                                                                                                                                                                                                                                                                                                                                                                      ; DE0_nano_system_adc_spi_int                          ; DE0_nano_system ;
;       |DE0_nano_system_altpll_sys:altpll_sys|                                                                                           ; 11 (7)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (0)             ; 6 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys                                                                                                                                                                                                                                                                                                                                                                                        ; DE0_nano_system_altpll_sys                           ; DE0_nano_system ;
;          |DE0_nano_system_altpll_sys_altpll_gch2:sd1|                                                                                   ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_altpll_gch2:sd1                                                                                                                                                                                                                                                                                                                                             ; DE0_nano_system_altpll_sys_altpll_gch2               ; DE0_nano_system ;
;          |DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|                                                                              ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                        ; DE0_nano_system_altpll_sys_stdsync_sv6               ; DE0_nano_system ;
;             |DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|                                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                        ; DE0_nano_system_altpll_sys_dffpipe_l2c               ; DE0_nano_system ;
;       |DE0_nano_system_epcs:epcs|                                                                                                       ; 177 (32)    ; 113 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 43 (0)            ; 102 (32)         ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_epcs:epcs                                                                                                                                                                                                                                                                                                                                                                                                    ; DE0_nano_system_epcs                                 ; DE0_nano_system ;
;          |DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|                                                                        ; 145 (145)   ; 113 (113)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 43 (43)           ; 70 (70)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub                                                                                                                                                                                                                                                                                                                                              ; DE0_nano_system_epcs_sub                             ; DE0_nano_system ;
;          |altsyncram:the_boot_copier_rom|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_epcs:epcs|altsyncram:the_boot_copier_rom                                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                           ; work            ;
;             |altsyncram_t451:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_t451:auto_generated                                                                                                                                                                                                                                                                                                                                      ; altsyncram_t451                                      ; work            ;
;       |DE0_nano_system_ext_sensor_int:ext_sensor_int|                                                                                   ; 9 (9)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int                                                                                                                                                                                                                                                                                                                                                                                ; DE0_nano_system_ext_sensor_int                       ; DE0_nano_system ;
;       |DE0_nano_system_g_sensor_int:g_sensor_int|                                                                                       ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 5 (5)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int                                                                                                                                                                                                                                                                                                                                                                                    ; DE0_nano_system_g_sensor_int                         ; DE0_nano_system ;
;       |DE0_nano_system_i2c_EXT_sda:i2c_ext_sda|                                                                                         ; 6 (6)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_ext_sda                                                                                                                                                                                                                                                                                                                                                                                      ; DE0_nano_system_i2c_EXT_sda                          ; DE0_nano_system ;
;       |DE0_nano_system_i2c_EXT_sda:i2c_sda|                                                                                             ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_sda                                                                                                                                                                                                                                                                                                                                                                                          ; DE0_nano_system_i2c_EXT_sda                          ; DE0_nano_system ;
;       |DE0_nano_system_i2c_scl:i2c_scl|                                                                                                 ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_i2c_scl:i2c_scl                                                                                                                                                                                                                                                                                                                                                                                              ; DE0_nano_system_i2c_scl                              ; DE0_nano_system ;
;       |DE0_nano_system_jtag_uart:jtag_uart|                                                                                             ; 164 (41)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (18)      ; 21 (3)            ; 94 (20)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                          ; DE0_nano_system_jtag_uart                            ; DE0_nano_system ;
;          |DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|                                                    ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                ; DE0_nano_system_jtag_uart_scfifo_r                   ; DE0_nano_system ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                   ; scfifo                                               ; work            ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                        ; scfifo_jr21                                          ; work            ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                   ; a_dpfifo_l011                                        ; work            ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                           ; a_fefifo_7cf                                         ; work            ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                      ; cntr_do7                                             ; work            ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                           ; altsyncram_nio1                                      ; work            ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                             ; cntr_1ob                                             ; work            ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                   ; cntr_1ob                                             ; work            ;
;          |DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|                                                    ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                ; DE0_nano_system_jtag_uart_scfifo_w                   ; DE0_nano_system ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                   ; scfifo                                               ; work            ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                        ; scfifo_jr21                                          ; work            ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                   ; a_dpfifo_l011                                        ; work            ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                           ; a_fefifo_7cf                                         ; work            ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                      ; cntr_do7                                             ; work            ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                           ; altsyncram_nio1                                      ; work            ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                             ; cntr_1ob                                             ; work            ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                   ; cntr_1ob                                             ; work            ;
;          |alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|                                                                ; 72 (72)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 18 (18)           ; 34 (34)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                            ; alt_jtag_atlantic                                    ; work            ;
;       |DE0_nano_system_mm_interconnect_0:mm_interconnect_0|                                                                             ; 1051 (0)    ; 564 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 326 (0)      ; 95 (0)            ; 630 (0)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                          ; DE0_nano_system_mm_interconnect_0                    ; DE0_nano_system ;
;          |DE0_nano_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                        ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                    ; DE0_nano_system_mm_interconnect_0_cmd_demux          ; DE0_nano_system ;
;          |DE0_nano_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                            ; DE0_nano_system_mm_interconnect_0_cmd_demux_001      ; DE0_nano_system ;
;          |DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                    ; 54 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 51 (47)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                ; DE0_nano_system_mm_interconnect_0_cmd_mux_001        ; DE0_nano_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                   ; altera_merlin_arbitrator                             ; DE0_nano_system ;
;          |DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                    ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (48)      ; 0 (0)             ; 6 (3)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                                                                                ; DE0_nano_system_mm_interconnect_0_cmd_mux_001        ; DE0_nano_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                   ; altera_merlin_arbitrator                             ; DE0_nano_system ;
;          |DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                    ; 58 (55)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (10)      ; 0 (0)             ; 47 (44)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                                                                ; DE0_nano_system_mm_interconnect_0_cmd_mux_001        ; DE0_nano_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                   ; altera_merlin_arbitrator                             ; DE0_nano_system ;
;          |DE0_nano_system_mm_interconnect_0_router:router|                                                                              ; 26 (26)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 7 (7)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                          ; DE0_nano_system_mm_interconnect_0_router             ; DE0_nano_system ;
;          |DE0_nano_system_mm_interconnect_0_router_001:router_001|                                                                      ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                  ; DE0_nano_system_mm_interconnect_0_router_001         ; DE0_nano_system ;
;          |DE0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                            ; DE0_nano_system_mm_interconnect_0_rsp_demux_001      ; DE0_nano_system ;
;          |DE0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                                                            ; DE0_nano_system_mm_interconnect_0_rsp_demux_001      ; DE0_nano_system ;
;          |DE0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                                            ; DE0_nano_system_mm_interconnect_0_rsp_demux_001      ; DE0_nano_system ;
;          |DE0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                            ; 121 (121)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 68 (68)      ; 0 (0)             ; 53 (53)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                        ; DE0_nano_system_mm_interconnect_0_rsp_mux            ; DE0_nano_system ;
;          |DE0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                    ; 82 (82)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 63 (63)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                ; DE0_nano_system_mm_interconnect_0_rsp_mux_001        ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|                                                                  ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 7 (7)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|                                                                    ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|                                                             ; 148 (148)   ; 98 (98)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 100 (100)        ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|                                                               ; 12 (12)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|                                                                           ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 186 (186)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 67 (67)           ; 104 (104)        ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 75 (75)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 7 (7)             ; 57 (57)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 5 (0)             ; 9 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser             ; DE0_nano_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 15 (11)     ; 12 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 5 (1)             ; 9 (9)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                       ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 24 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 15 (0)            ; 7 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                         ; altera_avalon_st_handshake_clock_crosser             ; DE0_nano_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 24 (20)     ; 22 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 15 (14)           ; 7 (6)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                ; altera_avalon_st_clock_crosser                       ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                           ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;          |altera_merlin_master_agent:nios2_cpu_data_master_agent|                                                                       ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent                                                                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                           ; DE0_nano_system ;
;          |altera_merlin_slave_agent:altpll_sys_pll_slave_agent|                                                                         ; 3 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_sys_pll_slave_agent                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                            ; DE0_nano_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_sys_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                       ; altera_merlin_burst_uncompressor                     ; DE0_nano_system ;
;          |altera_merlin_slave_agent:clock_crossing_bridge_io_s0_agent|                                                                  ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:clock_crossing_bridge_io_s0_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                            ; DE0_nano_system ;
;          |altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                            ; DE0_nano_system ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 17 (9)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (8)       ; 0 (0)             ; 4 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                            ; DE0_nano_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                     ; DE0_nano_system ;
;          |altera_merlin_slave_translator:altpll_sys_pll_slave_translator|                                                               ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                       ; DE0_nano_system ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 25 (25)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 23 (23)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                       ; DE0_nano_system ;
;          |altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|                                                          ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                       ; DE0_nano_system ;
;          |altera_merlin_slave_translator:onchip_mem_s1_translator|                                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                       ; DE0_nano_system ;
;          |altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter|                                                                  ; 32 (32)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 19 (19)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter                                                                                                                                                                                                                                                                                                              ; altera_merlin_traffic_limiter                        ; DE0_nano_system ;
;          |altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter|                                                           ; 20 (20)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 12 (12)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter                                                                                                                                                                                                                                                                                                       ; altera_merlin_traffic_limiter                        ; DE0_nano_system ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 87 (87)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 85 (85)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                   ; altera_merlin_width_adapter                          ; DE0_nano_system ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                   ; altera_merlin_width_adapter                          ; DE0_nano_system ;
;       |DE0_nano_system_mm_interconnect_1:mm_interconnect_1|                                                                             ; 383 (0)     ; 206 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 177 (0)      ; 15 (0)            ; 191 (0)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                          ; DE0_nano_system_mm_interconnect_1                    ; DE0_nano_system ;
;          |DE0_nano_system_mm_interconnect_1_cmd_demux:cmd_demux|                                                                        ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|DE0_nano_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                    ; DE0_nano_system_mm_interconnect_1_cmd_demux          ; DE0_nano_system ;
;          |DE0_nano_system_mm_interconnect_1_router:router|                                                                              ; 39 (39)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 9 (9)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|DE0_nano_system_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                                                          ; DE0_nano_system_mm_interconnect_1_router             ; DE0_nano_system ;
;          |DE0_nano_system_mm_interconnect_1_rsp_mux:rsp_mux|                                                                            ; 74 (74)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 0 (0)             ; 39 (39)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|DE0_nano_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                        ; DE0_nano_system_mm_interconnect_1_rsp_mux            ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:adc_spi_int_spi_control_port_agent_rsp_fifo|                                                            ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_spi_int_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|                                                                  ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|                                                                       ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|                                                                         ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|                                                                          ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|                                                                              ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|                                                                              ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|                                                                              ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|                                                                             ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|                                                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|                                                                            ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                ; DE0_nano_system ;
;          |altera_merlin_master_agent:clock_crossing_bridge_io_m0_agent|                                                                 ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clock_crossing_bridge_io_m0_agent                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                           ; DE0_nano_system ;
;          |altera_merlin_slave_agent:g_sensor_int_s1_agent|                                                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:g_sensor_int_s1_agent                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                            ; DE0_nano_system ;
;          |altera_merlin_slave_agent:i2c_ext_sda_s1_agent|                                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_ext_sda_s1_agent                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                            ; DE0_nano_system ;
;          |altera_merlin_slave_agent:pio_key_s1_agent|                                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_key_s1_agent                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                            ; DE0_nano_system ;
;          |altera_merlin_slave_agent:pio_switch_s1_agent|                                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_switch_s1_agent                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                            ; DE0_nano_system ;
;          |altera_merlin_slave_translator:adc_spi_int_spi_control_port_translator|                                                       ; 23 (23)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 6 (6)             ; 13 (13)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:adc_spi_int_spi_control_port_translator                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                       ; DE0_nano_system ;
;          |altera_merlin_slave_translator:epcs_epcs_control_port_translator|                                                             ; 37 (37)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 35 (35)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                       ; DE0_nano_system ;
;          |altera_merlin_slave_translator:ext_sensor_int_s1_translator|                                                                  ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 3 (3)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ext_sensor_int_s1_translator                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                       ; DE0_nano_system ;
;          |altera_merlin_slave_translator:g_sensor_int_s1_translator|                                                                    ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 3 (3)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                       ; DE0_nano_system ;
;          |altera_merlin_slave_translator:i2c_ext_sda_s1_translator|                                                                     ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                       ; DE0_nano_system ;
;          |altera_merlin_slave_translator:i2c_scl_s1_translator|                                                                         ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 5 (5)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_scl_s1_translator                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                       ; DE0_nano_system ;
;          |altera_merlin_slave_translator:i2c_sda_s1_translator|                                                                         ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_sda_s1_translator                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                       ; DE0_nano_system ;
;          |altera_merlin_slave_translator:pio_key_s1_translator|                                                                         ; 9 (9)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_key_s1_translator                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                       ; DE0_nano_system ;
;          |altera_merlin_slave_translator:pio_leds_s1_translator|                                                                        ; 15 (15)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 11 (11)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_leds_s1_translator                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                       ; DE0_nano_system ;
;          |altera_merlin_slave_translator:pio_switch_s1_translator|                                                                      ; 10 (10)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 7 (7)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_switch_s1_translator                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                       ; DE0_nano_system ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                       ; DE0_nano_system ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 24 (24)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 20 (20)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                       ; DE0_nano_system ;
;          |altera_merlin_slave_translator:xbee_uart_s1_translator|                                                                       ; 16 (16)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 12 (12)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:xbee_uart_s1_translator                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                       ; DE0_nano_system ;
;          |altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|                                                            ; 41 (41)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 2 (2)             ; 17 (17)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter                                                                                                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                        ; DE0_nano_system ;
;       |DE0_nano_system_nios2_cpu:nios2_cpu|                                                                                             ; 2808 (40)   ; 1708 (39)                 ; 0 (0)         ; 66304       ; 13   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1100 (1)     ; 381 (0)           ; 1327 (32)        ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu                                                                                                                                                                                                                                                                                                                                                                                          ; DE0_nano_system_nios2_cpu                            ; DE0_nano_system ;
;          |DE0_nano_system_nios2_cpu_cpu:cpu|                                                                                            ; 2775 (2370) ; 1669 (1392)               ; 0 (0)         ; 66304       ; 13   ; 6            ; 0       ; 3         ; 0    ; 0            ; 1099 (971)   ; 381 (333)         ; 1295 (1066)      ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                                                        ; DE0_nano_system_nios2_cpu_cpu                        ; DE0_nano_system ;
;             |DE0_nano_system_nios2_cpu_cpu_bht_module:DE0_nano_system_nios2_cpu_cpu_bht|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_bht_module:DE0_nano_system_nios2_cpu_cpu_bht                                                                                                                                                                                                                                                                             ; DE0_nano_system_nios2_cpu_cpu_bht_module             ; DE0_nano_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_bht_module:DE0_nano_system_nios2_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                                           ; work            ;
;                   |altsyncram_97d1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_bht_module:DE0_nano_system_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                                                                    ; altsyncram_97d1                                      ; work            ;
;             |DE0_nano_system_nios2_cpu_cpu_dc_data_module:DE0_nano_system_nios2_cpu_cpu_dc_data|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_data_module:DE0_nano_system_nios2_cpu_cpu_dc_data                                                                                                                                                                                                                                                                     ; DE0_nano_system_nios2_cpu_cpu_dc_data_module         ; DE0_nano_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_data_module:DE0_nano_system_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; altsyncram                                           ; work            ;
;                   |altsyncram_kdf1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_data_module:DE0_nano_system_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                                                            ; altsyncram_kdf1                                      ; work            ;
;             |DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag                                                                                                                                                                                                                                                                       ; DE0_nano_system_nios2_cpu_cpu_dc_tag_module          ; DE0_nano_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                             ; altsyncram                                           ; work            ;
;                   |altsyncram_3jc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1152        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated                                                                                                                                                                                                              ; altsyncram_3jc1                                      ; work            ;
;             |DE0_nano_system_nios2_cpu_cpu_dc_victim_module:DE0_nano_system_nios2_cpu_cpu_dc_victim|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_victim_module:DE0_nano_system_nios2_cpu_cpu_dc_victim                                                                                                                                                                                                                                                                 ; DE0_nano_system_nios2_cpu_cpu_dc_victim_module       ; DE0_nano_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_victim_module:DE0_nano_system_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; altsyncram                                           ; work            ;
;                   |altsyncram_r3d1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_victim_module:DE0_nano_system_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                                        ; altsyncram_r3d1                                      ; work            ;
;             |DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|                                        ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data                                                                                                                                                                                                                                                                     ; DE0_nano_system_nios2_cpu_cpu_ic_data_module         ; DE0_nano_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; altsyncram                                           ; work            ;
;                   |altsyncram_cjd1:auto_generated|                                                                                      ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                                            ; altsyncram_cjd1                                      ; work            ;
;             |DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag                                                                                                                                                                                                                                                                       ; DE0_nano_system_nios2_cpu_cpu_ic_tag_module          ; DE0_nano_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                             ; altsyncram                                           ; work            ;
;                   |altsyncram_9ad1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2944        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated                                                                                                                                                                                                              ; altsyncram_9ad1                                      ; work            ;
;             |DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell                                                                                                                                                                                                                                                                    ; DE0_nano_system_nios2_cpu_cpu_mult_cell              ; DE0_nano_system ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                 ; altera_mult_add                                      ; work            ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                             ; altera_mult_add_vkp2                                 ; work            ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                    ; altera_mult_add_rtl                                  ; work            ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                           ; ama_multiplier_function                              ; work            ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                            ; lpm_mult                                             ; work            ;
;                               |mult_jp01:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                                   ; mult_jp01                                            ; work            ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                 ; altera_mult_add                                      ; work            ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                             ; altera_mult_add_vkp2                                 ; work            ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                    ; altera_mult_add_rtl                                  ; work            ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                           ; ama_multiplier_function                              ; work            ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                            ; lpm_mult                                             ; work            ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                                   ; mult_j011                                            ; work            ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                 ; altera_mult_add                                      ; work            ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                             ; altera_mult_add_vkp2                                 ; work            ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                    ; altera_mult_add_rtl                                  ; work            ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                           ; ama_multiplier_function                              ; work            ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                            ; lpm_mult                                             ; work            ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                                   ; mult_j011                                            ; work            ;
;             |DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|                                       ; 403 (87)    ; 276 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (7)      ; 48 (0)            ; 228 (80)         ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                                    ; DE0_nano_system_nios2_cpu_cpu_nios2_oci              ; DE0_nano_system ;
;                |DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|                ; 143 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (0)       ; 46 (0)            ; 50 (0)           ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper                                                                                                                                                            ; DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper    ; DE0_nano_system ;
;                   |DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk|               ; 52 (48)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 38 (35)           ; 11 (10)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk                                                      ; DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk     ; DE0_nano_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                              ; work            ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                              ; work            ;
;                   |DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|                     ; 90 (86)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 8 (4)             ; 41 (41)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck                                                            ; DE0_nano_system_nios2_cpu_cpu_debug_slave_tck        ; DE0_nano_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                              ; work            ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                              ; work            ;
;                   |sld_virtual_jtag_basic:DE0_nano_system_nios2_cpu_cpu_debug_slave_phy|                                                ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE0_nano_system_nios2_cpu_cpu_debug_slave_phy                                                                                       ; sld_virtual_jtag_basic                               ; work            ;
;                |DE0_nano_system_nios2_cpu_cpu_nios2_avalon_reg:the_DE0_nano_system_nios2_cpu_cpu_nios2_avalon_reg|                      ; 15 (15)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 10 (10)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_avalon_reg:the_DE0_nano_system_nios2_cpu_cpu_nios2_avalon_reg                                                                                                                                                                  ; DE0_nano_system_nios2_cpu_cpu_nios2_avalon_reg       ; DE0_nano_system ;
;                |DE0_nano_system_nios2_cpu_cpu_nios2_oci_break:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_break|                        ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_break:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_break                                                                                                                                                                    ; DE0_nano_system_nios2_cpu_cpu_nios2_oci_break        ; DE0_nano_system ;
;                |DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|                        ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (0)             ; 7 (7)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug                                                                                                                                                                    ; DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug        ; DE0_nano_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                ; altera_std_synchronizer                              ; work            ;
;                |DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem|                              ; 119 (119)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 0 (0)             ; 54 (54)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem                                                                                                                                                                          ; DE0_nano_system_nios2_cpu_cpu_nios2_ocimem           ; DE0_nano_system ;
;                   |DE0_nano_system_nios2_cpu_cpu_ociram_sp_ram_module:DE0_nano_system_nios2_cpu_cpu_ociram_sp_ram|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem|DE0_nano_system_nios2_cpu_cpu_ociram_sp_ram_module:DE0_nano_system_nios2_cpu_cpu_ociram_sp_ram                                                                           ; DE0_nano_system_nios2_cpu_cpu_ociram_sp_ram_module   ; DE0_nano_system ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem|DE0_nano_system_nios2_cpu_cpu_ociram_sp_ram_module:DE0_nano_system_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                           ; work            ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem|DE0_nano_system_nios2_cpu_cpu_ociram_sp_ram_module:DE0_nano_system_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                      ; work            ;
;             |DE0_nano_system_nios2_cpu_cpu_register_bank_a_module:DE0_nano_system_nios2_cpu_cpu_register_bank_a|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_register_bank_a_module:DE0_nano_system_nios2_cpu_cpu_register_bank_a                                                                                                                                                                                                                                                     ; DE0_nano_system_nios2_cpu_cpu_register_bank_a_module ; DE0_nano_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_register_bank_a_module:DE0_nano_system_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                           ; work            ;
;                   |altsyncram_ric1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_register_bank_a_module:DE0_nano_system_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_ric1:auto_generated                                                                                                                                                                                            ; altsyncram_ric1                                      ; work            ;
;             |DE0_nano_system_nios2_cpu_cpu_register_bank_b_module:DE0_nano_system_nios2_cpu_cpu_register_bank_b|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_register_bank_b_module:DE0_nano_system_nios2_cpu_cpu_register_bank_b                                                                                                                                                                                                                                                     ; DE0_nano_system_nios2_cpu_cpu_register_bank_b_module ; DE0_nano_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_register_bank_b_module:DE0_nano_system_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                           ; work            ;
;                   |altsyncram_ric1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_register_bank_b_module:DE0_nano_system_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_ric1:auto_generated                                                                                                                                                                                            ; altsyncram_ric1                                      ; work            ;
;       |DE0_nano_system_onchip_mem:onchip_mem|                                                                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_onchip_mem:onchip_mem                                                                                                                                                                                                                                                                                                                                                                                        ; DE0_nano_system_onchip_mem                           ; DE0_nano_system ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                              ; altsyncram                                           ; work            ;
;             |altsyncram_jch1:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jch1:auto_generated                                                                                                                                                                                                                                                                                                                               ; altsyncram_jch1                                      ; work            ;
;       |DE0_nano_system_pio_key:pio_key|                                                                                                 ; 14 (14)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 9 (9)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_pio_key:pio_key                                                                                                                                                                                                                                                                                                                                                                                              ; DE0_nano_system_pio_key                              ; DE0_nano_system ;
;       |DE0_nano_system_pio_leds:pio_leds|                                                                                               ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 8 (8)             ; 9 (9)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_pio_leds:pio_leds                                                                                                                                                                                                                                                                                                                                                                                            ; DE0_nano_system_pio_leds                             ; DE0_nano_system ;
;       |DE0_nano_system_pio_switch:pio_switch|                                                                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_pio_switch:pio_switch                                                                                                                                                                                                                                                                                                                                                                                        ; DE0_nano_system_pio_switch                           ; DE0_nano_system ;
;       |DE0_nano_system_sdram:sdram|                                                                                                     ; 346 (230)   ; 212 (122)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 134 (126)    ; 30 (3)            ; 182 (96)         ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                  ; DE0_nano_system_sdram                                ; DE0_nano_system ;
;          |DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|                                        ; 123 (123)   ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 27 (27)           ; 88 (88)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                            ; DE0_nano_system_sdram_input_efifo_module             ; DE0_nano_system ;
;       |DE0_nano_system_timer:timer|                                                                                                     ; 144 (144)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 22 (22)           ; 99 (99)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_timer:timer                                                                                                                                                                                                                                                                                                                                                                                                  ; DE0_nano_system_timer                                ; DE0_nano_system ;
;       |DE0_nano_system_xbee_uart:xbee_uart|                                                                                             ; 143 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (0)       ; 12 (0)            ; 84 (0)           ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart                                                                                                                                                                                                                                                                                                                                                                                          ; DE0_nano_system_xbee_uart                            ; DE0_nano_system ;
;          |DE0_nano_system_xbee_uart_regs:the_DE0_nano_system_xbee_uart_regs|                                                            ; 50 (50)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 9 (9)             ; 27 (27)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_regs:the_DE0_nano_system_xbee_uart_regs                                                                                                                                                                                                                                                                                                                        ; DE0_nano_system_xbee_uart_regs                       ; DE0_nano_system ;
;          |DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|                                                                ; 60 (59)     ; 39 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 3 (2)             ; 36 (36)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx                                                                                                                                                                                                                                                                                                                            ; DE0_nano_system_xbee_uart_rx                         ; DE0_nano_system ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                        ; altera_std_synchronizer                              ; work            ;
;          |DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|                                                                ; 40 (40)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 28 (28)          ; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx                                                                                                                                                                                                                                                                                                                            ; DE0_nano_system_xbee_uart_tx                         ; DE0_nano_system ;
;       |altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|                                                                 ; 160 (22)    ; 130 (8)                   ; 0 (0)         ; 1472        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (14)      ; 60 (0)            ; 71 (10)          ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_mm_clock_crossing_bridge               ; DE0_nano_system ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                                               ; 59 (29)     ; 53 (23)                   ; 0 (0)         ; 448         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 27 (3)            ; 27 (27)          ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                                                                                                               ; altera_avalon_dc_fifo                                ; DE0_nano_system ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 15 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 3 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                                                ; altera_dcfifo_synchronizer_bundle                    ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 15 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 3 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                                               ; altera_dcfifo_synchronizer_bundle                    ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 448         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                          ; altsyncram                                           ; work            ;
;                |altsyncram_00d1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 448         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated                                                                                                                                                                                                                                                                           ; altsyncram_00d1                                      ; work            ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                                               ; 79 (47)     ; 69 (33)                   ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 33 (7)            ; 36 (36)          ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                                                                                                               ; altera_avalon_dc_fifo                                ; DE0_nano_system ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 4 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                                                ; altera_dcfifo_synchronizer_bundle                    ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[5].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 6 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                                               ; altera_dcfifo_synchronizer_bundle                    ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;                |altera_std_synchronizer_nocut:sync[5].u|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                                       ; altera_std_synchronizer_nocut                        ; DE0_nano_system ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                          ; altsyncram                                           ; work            ;
;                |altsyncram_kvc1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated                                                                                                                                                                                                                                                                           ; altsyncram_kvc1                                      ; work            ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                                                                                ; altera_irq_clock_crosser                             ; DE0_nano_system ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                            ; altera_std_synchronizer_bundle                       ; work            ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                          ; altera_std_synchronizer                              ; work            ;
;       |altera_irq_clock_crosser:irq_synchronizer_002|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                                                                                                                                ; altera_irq_clock_crosser                             ; DE0_nano_system ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                            ; altera_std_synchronizer_bundle                       ; work            ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                          ; altera_std_synchronizer                              ; work            ;
;       |altera_irq_clock_crosser:irq_synchronizer_003|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_003                                                                                                                                                                                                                                                                                                                                                                                ; altera_irq_clock_crosser                             ; DE0_nano_system ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                            ; altera_std_synchronizer_bundle                       ; work            ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                          ; altera_std_synchronizer                              ; work            ;
;       |altera_irq_clock_crosser:irq_synchronizer_004|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_004                                                                                                                                                                                                                                                                                                                                                                                ; altera_irq_clock_crosser                             ; DE0_nano_system ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                            ; altera_std_synchronizer_bundle                       ; work            ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                          ; altera_std_synchronizer                              ; work            ;
;       |altera_irq_clock_crosser:irq_synchronizer_005|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_005                                                                                                                                                                                                                                                                                                                                                                                ; altera_irq_clock_crosser                             ; DE0_nano_system ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_005|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                            ; altera_std_synchronizer_bundle                       ; work            ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_005|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                          ; altera_std_synchronizer                              ; work            ;
;       |altera_irq_clock_crosser:irq_synchronizer_006|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_006                                                                                                                                                                                                                                                                                                                                                                                ; altera_irq_clock_crosser                             ; DE0_nano_system ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_006|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                            ; altera_std_synchronizer_bundle                       ; work            ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_006|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                          ; altera_std_synchronizer                              ; work            ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                                                                    ; altera_irq_clock_crosser                             ; DE0_nano_system ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                                ; altera_std_synchronizer_bundle                       ; work            ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                              ; altera_std_synchronizer                              ; work            ;
;       |de0_nano_system_rst_controller:rst_controller_002|                                                                               ; 18 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 10 (0)            ; 7 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                            ; de0_nano_system_rst_controller                       ; de0_nano_system ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 18 (12)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 10 (6)            ; 7 (6)            ; |DE0_nano_top_level|DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                              ; DE0_nano_system ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                            ; DE0_nano_system ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                            ; DE0_nano_system ;
;       |de0_nano_system_rst_controller:rst_controller|                                                                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 7 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                ; de0_nano_system_rst_controller                       ; de0_nano_system ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; |DE0_nano_top_level|DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                         ; altera_reset_controller                              ; DE0_nano_system ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                            ; DE0_nano_system ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                            ; DE0_nano_system ;
;       |de0_nano_system_rst_controller_001:rst_controller_001|                                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                        ; de0_nano_system_rst_controller_001                   ; de0_nano_system ;
;          |altera_reset_controller:rst_controller_001|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |DE0_nano_top_level|DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                              ; DE0_nano_system ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_nano_top_level|DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                            ; DE0_nano_system ;
;    |pzdyqx:nabboc|                                                                                                                      ; 129 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 7 (0)             ; 65 (0)           ; |DE0_nano_top_level|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                   ; pzdyqx                                               ; work            ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 129 (13)    ; 72 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (4)       ; 7 (1)             ; 65 (8)           ; |DE0_nano_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                      ; pzdyqx_impl                                          ; work            ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 59 (29)     ; 28 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (21)      ; 6 (6)             ; 22 (2)           ; |DE0_nano_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                        ; GHVD5181                                             ; work            ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 20 (20)          ; |DE0_nano_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                      ; LQYT7093                                             ; work            ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |DE0_nano_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                    ; KIFI3548                                             ; work            ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (13)          ; |DE0_nano_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                    ; LQYT7093                                             ; work            ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; |DE0_nano_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                    ; PUDL0439                                             ; work            ;
;    |sld_hub:auto_hub|                                                                                                                   ; 179 (1)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (1)       ; 15 (0)            ; 76 (0)           ; |DE0_nano_top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                              ; altera_sld      ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 178 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (0)       ; 15 (0)            ; 76 (0)           ; |DE0_nano_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input                          ; altera_sld      ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 178 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (0)       ; 15 (0)            ; 76 (0)           ; |DE0_nano_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                             ; alt_sld_fab                                          ; alt_sld_fab     ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 178 (8)     ; 91 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (1)       ; 15 (4)            ; 76 (0)           ; |DE0_nano_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                         ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab     ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 173 (0)     ; 84 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 86 (0)       ; 11 (0)            ; 76 (0)           ; |DE0_nano_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab     ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 173 (125)   ; 84 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 86 (67)      ; 11 (11)           ; 76 (49)          ; |DE0_nano_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                ; sld_jtag_hub                                         ; work            ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 28 (28)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 10 (10)          ; |DE0_nano_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                        ; sld_rom_sr                                           ; work            ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |DE0_nano_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                      ; sld_shadow_jsm                                       ; altera_sld      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                      ;
+-----------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+-----------------+----------+---------------+---------------+-----------------------+----------+----------+
; DRAM_ADDR[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[2]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[3]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[4]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[5]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[6]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[7]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[8]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[9]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[10]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[11]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[12]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[0]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[1]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CAS_N      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CKE        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CLK        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CS_N       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[0]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[1]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_RAS_N      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_WE_N       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; LED[0]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[1]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[2]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[3]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[4]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[5]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[6]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[7]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; EPCS_DCLK       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; EPCS_NCSO       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; EPCS_ASDO       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; G_SENSOR_CS_N   ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; Xbee_In         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ADC_SADDR       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ADC_SCLK        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ADC_CS_N        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; I2C_SCLK        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; I2C_EXT_SCLK    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[0]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[1]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[2]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[3]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[4]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[5]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[6]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[7]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[8]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[9]   ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[10]  ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[11]  ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[12]  ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[13]  ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[14]  ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; ARDUINO_IO[15]  ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_DQ[0]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[1]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[2]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[3]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[4]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[5]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[6]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[7]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[8]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[9]      ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[10]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[11]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[12]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[13]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[14]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[15]     ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; I2C_SDAT        ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; I2C_EXT_SDA     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; ARDUINO_RESET_N ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; CLOCK_50        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; EPCS_DATA0      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; ADC_SDAT        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; KEY[1]          ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; KEY[0]          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; G_SENSOR_INT    ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; EXT_SENSOR_INT  ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[0]           ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[1]           ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[3]           ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[2]           ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; Xbee_Out        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
+-----------------+----------+---------------+---------------+-----------------------+----------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                               ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ARDUINO_IO[0]                                                                                                                     ;                   ;         ;
; ARDUINO_IO[1]                                                                                                                     ;                   ;         ;
; ARDUINO_IO[2]                                                                                                                     ;                   ;         ;
; ARDUINO_IO[3]                                                                                                                     ;                   ;         ;
; ARDUINO_IO[4]                                                                                                                     ;                   ;         ;
; ARDUINO_IO[5]                                                                                                                     ;                   ;         ;
; ARDUINO_IO[6]                                                                                                                     ;                   ;         ;
; ARDUINO_IO[7]                                                                                                                     ;                   ;         ;
; ARDUINO_IO[8]                                                                                                                     ;                   ;         ;
; ARDUINO_IO[9]                                                                                                                     ;                   ;         ;
; ARDUINO_IO[10]                                                                                                                    ;                   ;         ;
; ARDUINO_IO[11]                                                                                                                    ;                   ;         ;
; ARDUINO_IO[12]                                                                                                                    ;                   ;         ;
; ARDUINO_IO[13]                                                                                                                    ;                   ;         ;
; ARDUINO_IO[14]                                                                                                                    ;                   ;         ;
; ARDUINO_IO[15]                                                                                                                    ;                   ;         ;
; DRAM_DQ[0]                                                                                                                        ;                   ;         ;
; DRAM_DQ[1]                                                                                                                        ;                   ;         ;
; DRAM_DQ[2]                                                                                                                        ;                   ;         ;
; DRAM_DQ[3]                                                                                                                        ;                   ;         ;
; DRAM_DQ[4]                                                                                                                        ;                   ;         ;
; DRAM_DQ[5]                                                                                                                        ;                   ;         ;
; DRAM_DQ[6]                                                                                                                        ;                   ;         ;
; DRAM_DQ[7]                                                                                                                        ;                   ;         ;
; DRAM_DQ[8]                                                                                                                        ;                   ;         ;
; DRAM_DQ[9]                                                                                                                        ;                   ;         ;
; DRAM_DQ[10]                                                                                                                       ;                   ;         ;
; DRAM_DQ[11]                                                                                                                       ;                   ;         ;
; DRAM_DQ[12]                                                                                                                       ;                   ;         ;
; DRAM_DQ[13]                                                                                                                       ;                   ;         ;
; DRAM_DQ[14]                                                                                                                       ;                   ;         ;
; DRAM_DQ[15]                                                                                                                       ;                   ;         ;
; I2C_SDAT                                                                                                                          ;                   ;         ;
;      - DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_sda|read_mux_out                                                        ; 0                 ; 6       ;
; I2C_EXT_SDA                                                                                                                       ;                   ;         ;
;      - DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_ext_sda|read_mux_out                                                    ; 0                 ; 6       ;
; ARDUINO_RESET_N                                                                                                                   ;                   ;         ;
;      - DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|merged_reset~0 ; 0                 ; 6       ;
; CLOCK_50                                                                                                                          ;                   ;         ;
; EPCS_DATA0                                                                                                                        ;                   ;         ;
;      - DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|shift_reg~8             ; 1                 ; 6       ;
; ADC_SDAT                                                                                                                          ;                   ;         ;
; KEY[1]                                                                                                                            ;                   ;         ;
; KEY[0]                                                                                                                            ;                   ;         ;
;      - DE0_nano_system:u0|DE0_nano_system_pio_key:pio_key|d1_data_in[0]                                                           ; 0                 ; 6       ;
;      - DE0_nano_system:u0|DE0_nano_system_pio_key:pio_key|read_mux_out[0]~4                                                       ; 0                 ; 6       ;
; G_SENSOR_INT                                                                                                                      ;                   ;         ;
; EXT_SENSOR_INT                                                                                                                    ;                   ;         ;
; SW[0]                                                                                                                             ;                   ;         ;
; SW[1]                                                                                                                             ;                   ;         ;
; SW[3]                                                                                                                             ;                   ;         ;
; SW[2]                                                                                                                             ;                   ;         ;
; Xbee_Out                                                                                                                          ;                   ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                              ; Location              ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                          ; PIN_R8                ; 41      ; Clock                                              ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                          ; PIN_R8                ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|always11~0                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X40_Y26_N30    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|always6~0                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X39_Y22_N8     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|control_wr_strobe                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X39_Y21_N0     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|endofpacketvalue_wr_strobe~0                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X37_Y20_N2     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|rx_holding_reg[3]~0                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X40_Y26_N4     ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|shift_reg[1]~12                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X40_Y26_N22    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|slaveselect_wr_strobe                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X37_Y20_N12    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|write_tx_holding                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X40_Y22_N28    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_altpll_gch2:sd1|wire_pll7_clk[0]                                                                                                                                                                                                                                                                                              ; PLL_4                 ; 2662    ; Clock                                              ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_altpll_gch2:sd1|wire_pll7_clk[2]                                                                                                                                                                                                                                                                                              ; PLL_4                 ; 781     ; Clock                                              ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_altpll_gch2:sd1|wire_pll7_locked                                                                                                                                                                                                                                                                                              ; PLL_4                 ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                                                                                                                                                                                                               ; FF_X18_Y10_N13        ; 2       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|Equal8~1                                                                                                                                                                                                                                                                                                       ; LCCOMB_X31_Y17_N30    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|always6~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X32_Y20_N14    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|control_wr_strobe                                                                                                                                                                                                                                                                                              ; LCCOMB_X32_Y20_N8     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|endofpacketvalue_wr_strobe~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X35_Y18_N10    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|shift_reg[4]~1                                                                                                                                                                                                                                                                                                 ; LCCOMB_X31_Y19_N2     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|slaveselect_wr_strobe                                                                                                                                                                                                                                                                                          ; LCCOMB_X35_Y18_N6     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|transmitting                                                                                                                                                                                                                                                                                                   ; FF_X31_Y17_N9         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|write_tx_holding                                                                                                                                                                                                                                                                                               ; LCCOMB_X31_Y17_N16    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_ext_sda|data_dir                                                                                                                                                                                                                                                                                                                                               ; FF_X38_Y21_N29        ; 3       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_sda|data_dir                                                                                                                                                                                                                                                                                                                                                   ; FF_X38_Y21_N13        ; 3       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                                                         ; LCCOMB_X23_Y7_N2      ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                         ; LCCOMB_X23_Y9_N16     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                      ; LCCOMB_X32_Y8_N24     ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                                                ; LCCOMB_X31_Y10_N4     ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                                              ; LCCOMB_X31_Y8_N18     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write~1                                                                                                                                                                                                                                                                                      ; LCCOMB_X31_Y8_N2      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X23_Y7_N0      ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                    ; FF_X25_Y11_N9         ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X25_Y11_N6     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X32_Y8_N10     ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                     ; FF_X25_Y11_N23        ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X23_Y7_N4      ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                               ; LCCOMB_X18_Y13_N0     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~1                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y13_N30    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                               ; LCCOMB_X17_Y12_N2     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|update_grant~1                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y12_N24    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                               ; LCCOMB_X15_Y14_N6     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                   ; LCCOMB_X15_Y14_N22    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                      ; LCCOMB_X20_Y10_N30    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                    ; LCCOMB_X19_Y10_N30    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem_used[47]~2                                                                                                                                                                                                                                                            ; LCCOMB_X28_Y11_N0     ; 47      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                               ; LCCOMB_X21_Y13_N14    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y13_N14    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                       ; LCCOMB_X12_Y8_N14     ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~208                                                                                                                                                                                                                                                                                    ; LCCOMB_X9_Y6_N2       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~209                                                                                                                                                                                                                                                                                    ; LCCOMB_X9_Y6_N0       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~210                                                                                                                                                                                                                                                                                    ; LCCOMB_X9_Y6_N10      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~211                                                                                                                                                                                                                                                                                    ; LCCOMB_X9_Y6_N8       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~212                                                                                                                                                                                                                                                                                    ; LCCOMB_X9_Y6_N30      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~213                                                                                                                                                                                                                                                                                    ; LCCOMB_X9_Y6_N12      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~214                                                                                                                                                                                                                                                                                    ; LCCOMB_X9_Y6_N14      ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~215                                                                                                                                                                                                                                                                                    ; LCCOMB_X9_Y6_N4       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                      ; LCCOMB_X12_Y8_N30     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X16_Y11_N30    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X15_Y9_N14     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X15_Y9_N26     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X15_Y9_N20     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X15_Y9_N22     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X15_Y9_N0      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X15_Y9_N2      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~3                                                                                                                                                                                                                                                                                ; LCCOMB_X16_Y9_N16     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                 ; LCCOMB_X20_Y12_N14    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                                   ; LCCOMB_X19_Y12_N12    ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~0                                                                                                                                                                                                                                                                                            ; LCCOMB_X12_Y8_N6      ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                                                                                                                                                          ; LCCOMB_X15_Y9_N10     ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter|pending_response_count[5]~12                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y14_N4     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter|save_dest_id~2                                                                                                                                                                                                                                                                 ; LCCOMB_X19_Y14_N26    ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter|pending_response_count[3]~8                                                                                                                                                                                                                                             ; LCCOMB_X17_Y11_N0     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter|save_dest_id~2                                                                                                                                                                                                                                                          ; LCCOMB_X16_Y15_N18    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[0]~0                                                                                                                                                                                                                                                                     ; LCCOMB_X14_Y14_N20    ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                             ; FF_X14_Y14_N27        ; 76      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|save_dest_id~2                                                                                                                                                                                                                                                           ; LCCOMB_X41_Y18_N12    ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]~1                                                                                                                                                                                                                                                                                                    ; LCCOMB_X19_Y15_N26    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_rd_data_cnt[2]~0                                                                                                                                                                                                                                                                                                    ; LCCOMB_X19_Y18_N24    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_rd_data_cnt[2]~1                                                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y18_N8     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                                                              ; LCCOMB_X21_Y14_N10    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                                                                  ; LCCOMB_X18_Y14_N2     ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wr_data_cnt[0]~1                                                                                                                                                                                                                                                                                                    ; LCCOMB_X18_Y14_N8     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                               ; FF_X17_Y19_N5         ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                      ; FF_X25_Y20_N27        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y22_N30    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                                                    ; FF_X20_Y26_N25        ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                                           ; FF_X21_Y26_N31        ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                              ; FF_X19_Y16_N21        ; 906     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[10]~22                                                                                                                                                                                                                                                                                                ; LCCOMB_X20_Y26_N4     ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                                  ; LCCOMB_X20_Y18_N8     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X23_Y22_N28    ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|Add10~5                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y28_N22    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~0                                                                                                                                                               ; LCCOMB_X24_Y20_N30    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk|jxuir                  ; FF_X30_Y10_N15        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X28_Y12_N6     ; 5       ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X31_Y12_N22    ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X31_Y12_N0     ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X30_Y10_N9         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[11]~13                    ; LCCOMB_X30_Y10_N28    ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[28]~28                    ; LCCOMB_X30_Y12_N12    ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[36]~21                    ; LCCOMB_X30_Y10_N16    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE0_nano_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0                                     ; LCCOMB_X30_Y10_N22    ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE0_nano_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_uir~0                                     ; LCCOMB_X30_Y10_N30    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_avalon_reg:the_DE0_nano_system_nios2_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                    ; LCCOMB_X25_Y16_N24    ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_break:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[12]~1                                                                                                                  ; LCCOMB_X31_Y12_N2     ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|resetrequest                                                                                                                         ; FF_X30_Y13_N1         ; 3       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[1]~15                                                                                                                              ; LCCOMB_X26_Y12_N6     ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[24]~14                                                                                                                             ; LCCOMB_X26_Y12_N16    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                                           ; LCCOMB_X26_Y9_N8      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                             ; LCCOMB_X26_Y12_N8     ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                   ; FF_X20_Y20_N5         ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                       ; LCCOMB_X10_Y17_N4     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                  ; FF_X26_Y22_N9         ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_src2[0]~2                                                                                                                                                                                                                                                                                                              ; LCCOMB_X14_Y25_N24    ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_src2[16]~4                                                                                                                                                                                                                                                                                                             ; LCCOMB_X15_Y25_N0     ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_src2[5]~3                                                                                                                                                                                                                                                                                                              ; LCCOMB_X14_Y25_N30    ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                              ; FF_X21_Y28_N25        ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|F_stall~1                                                                                                                                                                                                                                                                                                                ; LCCOMB_X24_Y21_N14    ; 175     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                   ; LCCOMB_X24_Y21_N24    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X24_Y21_N0     ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_dc_raw_hazard~17                                                                                                                                                                                                                                                                                                       ; LCCOMB_X19_Y19_N28    ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|W_bstatus_reg_prs~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X25_Y23_N24    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|W_estatus_reg_prs~1                                                                                                                                                                                                                                                                                                      ; LCCOMB_X25_Y23_N30    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|W_ienable_reg_irq0_nxt~1                                                                                                                                                                                                                                                                                                 ; LCCOMB_X25_Y23_N14    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                                           ; FF_X21_Y17_N21        ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_address_offset_field[2]~2                                                                                                                                                                                                                                                                                              ; LCCOMB_X19_Y15_N4     ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|dc_data_wr_port_en~1                                                                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y19_N16    ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|dc_tag_wr_port_en~1                                                                                                                                                                                                                                                                                                      ; LCCOMB_X20_Y19_N22    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                                         ; LCCOMB_X20_Y14_N22    ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y9_N20     ; 1448    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                       ; FF_X17_Y11_N29        ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_ap_offset[2]~0                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y15_N20    ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y17_N24    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                    ; LCCOMB_X21_Y17_N16    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_tag_clr_valid_bits_nxt~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X25_Y20_N28    ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                              ; LCCOMB_X21_Y17_N18    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[6]~32                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y14_N16    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_onchip_mem:onchip_mem|wren~0                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y12_N28    ; 4       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_pio_key:pio_key|always1~1                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X44_Y17_N16    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_pio_leds:pio_leds|always0~1                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X40_Y19_N16    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|entry_0[42]~0                                                                                                                                                                                                                                                                ; LCCOMB_X14_Y13_N4     ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|entry_1[42]~0                                                                                                                                                                                                                                                                ; LCCOMB_X14_Y13_N16    ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|Selector27~6                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X9_Y9_N24      ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|Selector34~2                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X7_Y10_N26     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X10_Y10_N26    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|active_rnw~2                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X10_Y9_N30     ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[1]~2                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X7_Y9_N8       ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.000000010                                                                                                                                                                                                                                                                                                                                                  ; FF_X9_Y9_N5           ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                                                  ; FF_X10_Y10_N25        ; 41      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                                                                  ; FF_X8_Y9_N13          ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X0_Y23_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X0_Y23_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X1_Y0_N5   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X1_Y0_N12  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X14_Y0_N26 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X1_Y0_N19  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X1_Y0_N26  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X0_Y12_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X18_Y0_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X0_Y7_N12  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X0_Y12_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X0_Y15_N5  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X0_Y15_N12 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X16_Y0_N19 ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X5_Y0_N19  ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X3_Y0_N5   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_timer:timer|always0~0                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X30_Y21_N16    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_timer:timer|always0~1                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X30_Y21_N14    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_timer:timer|control_wr_strobe~2                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X37_Y20_N20    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_timer:timer|period_h_wr_strobe~2                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X37_Y20_N4     ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_timer:timer|period_l_wr_strobe~3                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X37_Y20_N10    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_timer:timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X37_Y20_N28    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_regs:the_DE0_nano_system_xbee_uart_regs|control_wr_strobe                                                                                                                                                                                                                                                                        ; LCCOMB_X43_Y20_N0     ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|got_new_char                                                                                                                                                                                                                                                                                 ; LCCOMB_X48_Y21_N16    ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]~0                                                                                                                                                                                                                                     ; LCCOMB_X49_Y21_N20    ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|always4~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X36_Y17_N2     ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|tx_wr_strobe_onset~2                                                                                                                                                                                                                                                                         ; LCCOMB_X43_Y20_N18    ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[9]~1                                                                                                                                                                                                                              ; LCCOMB_X41_Y20_N18    ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~1                                                                                                                                                                                                                                                                            ; LCCOMB_X38_Y16_N28    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~1                                                                                                                                                                                                                                                                                ; LCCOMB_X18_Y14_N14    ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                                                ; LCCOMB_X38_Y15_N16    ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[1]~18                                                                                                                                                                                                                                                                                                       ; LCCOMB_X39_Y16_N2     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                        ; LCCOMB_X30_Y13_N0     ; 6       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                           ; FF_X24_Y7_N5          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                            ; FF_X28_Y9_N7          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                            ; FF_X28_Y9_N7          ; 682     ; Async. clear, Async. load                          ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                               ; FF_X29_Y28_N9         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                ; FF_X29_Y28_N1         ; 763     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                            ; FF_X20_Y10_N5         ; 38      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                      ; JTAG_X1_Y17_N0        ; 204     ; Clock                                              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                      ; JTAG_X1_Y17_N0        ; 25      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                                               ; LCCOMB_X25_Y31_N12    ; 17      ; Clock                                              ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                                                               ; FF_X27_Y19_N1         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                                                               ; FF_X27_Y20_N19        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                                                               ; FF_X27_Y20_N17        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                                                               ; FF_X26_Y20_N23        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                                                               ; FF_X27_Y24_N19        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                                                               ; FF_X27_Y24_N17        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                                                               ; FF_X26_Y30_N19        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                                               ; FF_X26_Y30_N1         ; 20      ; Clock                                              ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                                                            ; FF_X25_Y31_N15        ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:13:QXXQ6833_1                                                                                                                                                                                                                                                                                  ; LCCOMB_X27_Y19_N0     ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X34_Y15_N10    ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X34_Y15_N4     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                                                             ; FF_X32_Y12_N17        ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                                            ; FF_X34_Y15_N1         ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X34_Y15_N20    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X34_Y15_N6     ; 13      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X32_Y12_N16    ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X34_Y15_N12    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                          ; FF_X31_Y14_N7         ; 64      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                               ; LCCOMB_X35_Y11_N26    ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                 ; LCCOMB_X35_Y11_N2     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                               ; LCCOMB_X35_Y11_N28    ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                  ; LCCOMB_X36_Y11_N4     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                                                                                  ; LCCOMB_X35_Y13_N24    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11                                                                                 ; LCCOMB_X35_Y13_N2     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~17                                                                                   ; LCCOMB_X34_Y12_N24    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18                                                                    ; LCCOMB_X35_Y11_N30    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19                                                                    ; LCCOMB_X35_Y10_N4     ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~14                                                                                      ; LCCOMB_X32_Y14_N28    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                             ; LCCOMB_X31_Y14_N30    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~10                                                                          ; LCCOMB_X34_Y13_N2     ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~7                                                                           ; LCCOMB_X34_Y13_N30    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~21                                                            ; LCCOMB_X35_Y12_N16    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~17                                                       ; LCCOMB_X36_Y12_N4     ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~24                                                       ; LCCOMB_X35_Y12_N6     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                               ; FF_X31_Y14_N25        ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                              ; FF_X31_Y14_N19        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                               ; FF_X32_Y14_N9         ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                               ; FF_X31_Y14_N3         ; 68      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                        ; LCCOMB_X31_Y14_N10    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                              ; FF_X30_Y14_N9         ; 38      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                            ; LCCOMB_X36_Y11_N22    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                      ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                  ; PIN_R8             ; 41      ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_altpll_gch2:sd1|wire_pll7_clk[0]                                                                                                                                                                      ; PLL_4              ; 2662    ; 68                                   ; Global Clock         ; GCLK18           ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_altpll_gch2:sd1|wire_pll7_clk[1]                                                                                                                                                                      ; PLL_4              ; 1       ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_altpll_gch2:sd1|wire_pll7_clk[2]                                                                                                                                                                      ; PLL_4              ; 781     ; 34                                   ; Global Clock         ; GCLK19           ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                                                                                       ; FF_X18_Y10_N13     ; 2       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|resetrequest ; FF_X30_Y13_N1      ; 3       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                ; LCCOMB_X28_Y9_N20  ; 1448    ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                ; LCCOMB_X30_Y13_N0  ; 6       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                    ; FF_X28_Y9_N7       ; 682     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                        ; FF_X29_Y28_N1      ; 763     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                              ; JTAG_X1_Y17_N0     ; 204     ; 8                                    ; Global Clock         ; GCLK2            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                       ; LCCOMB_X25_Y31_N12 ; 17      ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                       ; FF_X26_Y30_N1      ; 20      ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                ;
+------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                 ; Fan-Out ;
+------------------------------------------------------------------------------------------------------+---------+
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_stall ; 906     ;
+------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                               ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_t451:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                     ; AUTO ; ROM              ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; DE0_nano_system_epcs_boot_rom.hex ; M9K_X33_Y17_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                              ; M9K_X22_Y8_N0                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                              ; M9K_X33_Y9_N0                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_bht_module:DE0_nano_system_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; None                              ; M9K_X22_Y23_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_data_module:DE0_nano_system_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None                              ; M9K_X22_Y22_N0, M9K_X22_Y21_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 18           ; 64           ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 1152  ; 64                          ; 18                          ; 64                          ; 18                          ; 1152                ; 1    ; None                              ; M9K_X22_Y16_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_victim_module:DE0_nano_system_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None                              ; M9K_X22_Y14_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None                              ; M9K_X22_Y20_N0, M9K_X22_Y19_N0, M9K_X22_Y18_N0, M9K_X22_Y15_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ALTSYNCRAM                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 23           ; 128          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 2944  ; 128                         ; 23                          ; 128                         ; 23                          ; 2944                ; 1    ; None                              ; M9K_X22_Y17_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem|DE0_nano_system_nios2_cpu_cpu_ociram_sp_ram_module:DE0_nano_system_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                              ; M9K_X22_Y13_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_register_bank_a_module:DE0_nano_system_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_ric1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1    ; None                              ; M9K_X22_Y24_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_register_bank_b_module:DE0_nano_system_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_ric1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1    ; None                              ; M9K_X22_Y25_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; DE0_nano_system:u0|DE0_nano_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jch1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                              ; AUTO ; Single Port      ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; DE0_nano_system_onchip_mem.hex    ; M9K_X22_Y9_N0, M9K_X22_Y11_N0, M9K_X22_Y10_N0, M9K_X22_Y12_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 28           ; 16           ; 28           ; yes                    ; no                      ; yes                    ; yes                     ; 448   ; 16                          ; 28                          ; 16                          ; 28                          ; 448                 ; 1    ; None                              ; M9K_X33_Y14_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_kvc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                              ; M9K_X33_Y15_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_jch1:auto_generated|ALTSYNCRAM                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |DE0_nano_top_level|DE0_nano_system:u0|DE0_nano_system_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_t451:auto_generated|ALTSYNCRAM                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000010111000000111010) (270072) (94266) (1703A)    ;(00000100110000000000000001110100) (460000164) (79691892) (4C00074)   ;(10011000000000010100100000111010) (1664917238) (-1744746438) (-6-7-15-14-11-7-12-6)   ;(10011100111111111111100000000100) (2142447170) (-1660946428) (-6-3000-7-15-12)   ;(10011000001111111111110100011110) (1682449602) (-1740636898) (-6-7-1200-2-14-2)   ;(00000000000000000010000000111010) (20072) (8250) (203A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000001001010000000110) (112006) (37894) (9406)   ;
;8;(00000001011111111111111111000100) (137777704) (25165764) (17FFFC4)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000111101000000110) (75006) (31238) (7A06)   ;(00110000000001111000100000111010) (1706736776) (805799994) (3007883A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000111011100000110) (73406) (30470) (7706)   ;(00110000000010011000100000111010) (1707336776) (805931066) (3009883A)   ;(00011000000000000000010000100110) (-1294965250) (402654246) (18000426)   ;
;16;(00011001011111111111111100100110) (-1157189850) (427818790) (197FFF26)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000100000000110) (4006) (2054) (806)   ;(00000000001111111111010100000110) (17772406) (4191494) (3FF506)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000010100100000110) (24406) (10502) (2906)   ;(00100000001111101110100000111010) (-277403224) (540993594) (203EE83A)   ;(00000000001111111111111100000110) (17777406) (4194054) (3FFF06)   ;
;24;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)    ;(00000000000000000010010100000110) (22406) (9478) (2506)   ;(00000000001111111111111100000110) (17777406) (4194054) (3FFF06)   ;(10111101110000000000000100000100) (1929706274) (-1111490300) (-4-2-3-15-15-14-15-12)   ;(00011001000001111000100000111010) (-1193263224) (419924026) (1907883A)   ;(00011000111111111111111111000100) (-1217189592) (419430340) (18FFFFC4)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000001000000001100) (-927473634) (1245712396) (4A40100C)   ;
;32;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)    ;(10010000000000000000000100110101) (664673631) (-1879047883) (-6-15-15-15-15-14-12-11)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010010000000000000000110111) (884673233) (-1841299401) (-6-13-11-15-15-15-12-9)   ;(10010000000000000000000100110101) (664673631) (-1879047883) (-6-15-15-15-15-14-12-11)   ;(00100010010000000000000000100101) (-74967251) (574619685) (22400025)   ;
;40;(00100001000000000000000001000100) (-194967192) (553648196) (21000044)    ;(00100000111111111111100000011110) (-217193260) (553646110) (20FFF81E)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010010000000000000000110111) (884673233) (-1841299401) (-6-13-11-15-15-15-12-9)   ;(00100010010000000000000000100101) (-74967251) (574619685) (22400025)   ;(10111000000000000110100000111010) (1369769942) (-1207932870) (-4-7-15-15-9-7-12-6)   ;
;48;(10111000001011011000100000111010) (1383009942) (-1204975558) (-4-7-13-2-7-7-12-6)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001111100000110) (17406) (7942) (1F06)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(10101000000000000000010100100110) (-630291684) (-1476393690) (-5-7-15-15-15-10-13-10)   ;(00000010110000000000000011000100) (260000304) (46137540) (2C000C4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;56;(00000000000000000101100100000110) (54406) (22790) (5906)    ;(00010000000101111000100000111010) (2005704072) (269977658) (1017883A)   ;(00000000000000000000001000000110) (1006) (518) (206)   ;(00000010110000001100000000110100) (260140064) (46186548) (2C0C034)   ;(01011000100101101011000000111010) (898046424) (1486270522) (5896B03A)   ;(10110000001011111000100000111010) (383409942) (-1339062214) (-4-15-130-7-7-12-6)   ;(00000000000000000100011100000110) (43406) (18182) (4706)   ;(10111101100000000000000100000100) (1909706274) (-1115684604) (-4-2-7-15-15-14-15-12)   ;
;64;(10010011000000000000001000110111) (964674233) (-1828715977) (-6-12-15-15-15-13-12-9)    ;(01100011000000000000100000001100) (-2142446930) (1660946444) (6300080C)   ;(01100000001111111111110100100110) (1870292798) (1614806310) (603FFD26)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(10101000000000000000110000100110) (-630288084) (-1476391898) (-5-7-15-15-15-3-13-10)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000000000110000100) (260000604) (46137732) (2C00184)   ;
;72;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)    ;(00000000000000000100100000000110) (44006) (18438) (4806)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000011101001000100) (260035104) (46152260) (2C03A44)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000100001000000110) (41006) (16902) (4206)   ;
;80;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)    ;(10110000000000000110100000111010) (369769942) (-1342150598) (-4-15-15-15-9-7-12-6)   ;(10111010000000000000000100000100) (1569706274) (-1174404860) (-4-5-15-15-15-14-15-12)   ;(00000000001010111000100000111010) (12704072) (2852922) (2B883A)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000010011111000100) (260023704) (46147524) (2C027C4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;88;(00000000000000000011100100000110) (34406) (14598) (3906)    ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000011011000000110) (33006) (13830) (3606)   ;(00000000001000111000100000111010) (10704072) (2328634) (23883A)   ;(00000010110000000000000001000100) (260000104) (46137412) (2C00044)   ;(01010010110101101100000000111010) (118056424) (1389805626) (52D6C03A)   ;(01011000000000000000001100100110) (852517798) (1476395814) (58000326)   ;
;96;(00000010110000000011101111000100) (260035704) (46152644) (2C03BC4)    ;(01010010110101110000000000111010) (118116424) (1389822010) (52D7003A)   ;(01011000000000000000001000100110) (852517398) (1476395558) (58000226)   ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(00000100010000000000000001000100) (420000104) (71303236) (4400044)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000010101100000110) (25406) (11014) (2B06)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;104;(00000000000000000010100100000110) (24406) (10502) (2906)    ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(01010010100000000000011001101000) (92519502) (1384121960) (52800668)   ;(01010000000000000001100000100110) (-147469602) (1342183462) (50001826)   ;(00000101010000000000000001000100) (520000104) (88080452) (5400044)   ;(10001000000000000000110100011110) (-335320398) (-2013262562) (-7-7-15-15-15-2-14-2)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;
;112;(00000010110000000000000110000100) (260000604) (46137732) (2C00184)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001111100000110) (17406) (7942) (1F06)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000010110111000100) (260026704) (46149060) (2C02DC4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;120;(00000000000000000001100100000110) (14406) (6406) (1906)    ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(00000000000000000000100100000110) (4406) (2310) (906)   ;(00000011000000010000000000000100) (300200004) (50397188) (3010004)   ;(10010011000000000000001100110101) (964674631) (-1828715723) (-6-12-15-15-15-12-12-11)   ;(00000010110000000000010111000100) (260002704) (46138820) (2C005C4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000001001000000110) (11006) (4614) (1206)   ;
;128;(00000010110000000010000000000100) (260020004) (46145540) (2C02004)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000111100000110) (7406) (3846) (F06)   ;(10010000000000000000001100110101) (664674631) (-1879047371) (-6-15-15-15-15-12-12-11)   ;(01000000000000000110100000111010) (-2147419576) (1073768506) (4000683A)   ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(10111010000000000000000100000100) (1569706274) (-1174404860) (-4-5-15-15-15-14-15-12)   ;(00000000000011011000100000111010) (3304072) (886842) (D883A)   ;
;136;(00000101000000000000000100000100) (500000404) (83886340) (5000104)    ;(01011000000101100001001000111010) (857927424) (1477841466) (5816123A)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000000000000000011000000110) (3006) (1542) (606)   ;(00110010100011001011000000111010) (1948162776) (848080954) (328CB03A)   ;(00110000000011000001011000111010) (1708045776) (806098490) (300C163A)   ;(10100101001111111111111111000100) (-1112516426) (-1522532412) (-5-10-12000-3-12)   ;(10100000001111111111100100011110) (-1612519694) (-1606420194) (-5-15-1200-6-14-2)   ;
;144;(01000000000000000110100000111010) (-2147419576) (1073768506) (4000683A)    ;(00000000000101111000100000111010) (5704072) (1542202) (17883A)   ;(10111101110000000000000100000100) (1929706274) (-1111490300) (-4-2-3-15-15-14-15-12)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;(01001010010000000001000000001100) (-927473634) (1245712396) (4A40100C)   ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010110000000000000100110101) (924673631) (-1832910539) (-6-13-3-15-15-14-12-11)   ;(10010010010000000000001000110111) (884674233) (-1841298889) (-6-13-11-15-15-13-12-9)   ;
;152;(01001010010000000010000000001100) (-927463634) (1245716492) (4A40200C)    ;(01001000001111111111110100100110) (-1129707202) (1212153126) (483FFD26)   ;(10010010100000000000000000100011) (904673209) (-1837105117) (-6-13-7-15-15-15-13-13)   ;(10111000000000000110100000111010) (1369769942) (-1207932870) (-4-7-15-15-9-7-12-6)   ;(10111011010000000000000100000100) (1689706274) (-1153433340) (-4-4-11-15-15-14-15-12)   ;(00000000000111001110000000111010) (7160072) (1892410) (1CE03A)   ;(01110100100000001111111111010100) (-2273220) (1954611156) (7480FFD4)   ;(10010100100000000000000001000100) (1104673270) (-1803550652) (-6-11-7-15-15-15-11-12)   ;
;160;(00000000100000000000000000000100) (40000004) (8388612) (800004)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111000110100000110) (17706406) (4164870) (3F8D06)   ;(00000100000000000000100000000100) (400004004) (67110916) (4000804)   ;(00000011100000000011111111000100) (340037704) (58736580) (3803FC4)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111110101000000110) (17765006) (4188678) (3FEA06)   ;(01010011100000000010010000011110) (192538388) (1400906782) (5380241E)   ;
;168;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)    ;(10000000001111111111101100011110) (-1317551398) (-2143290594) (-7-15-1200-4-14-2)   ;(00000100000000000000011001000100) (400003104) (67110468) (4000644)   ;(00000011100000000000000000000100) (340000004) (58720260) (3800004)   ;(00000000100000000000110000000100) (40006004) (8391684) (800C04)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111001000000000110) (17710006) (4165638) (3F9006)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;176;(00000000001111110111111100000110) (17677406) (4161286) (3F7F06)    ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111101111000000110) (17757006) (4185606) (3FDE06)   ;(01010010100000000000100000001100) (92520366) (1384122380) (5280080C)   ;(01010000000101001001011010111010) (-142370376) (1343526586) (501496BA)   ;(01110000000111001101000001111010) (-435300772) (1880936570) (701CD07A)   ;(01110010100111001011000000111010) (-195320872) (1922871354) (729CB03A)   ;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)   ;
;184;(10000000001111111111100000011110) (-1317552798) (-2143291362) (-7-15-1200-7-14-2)    ;(00000100000000000000000111000100) (400000704) (67109316) (40001C4)   ;(00000000100000000000100001000100) (40004104) (8390724) (800844)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111111000001000000110) (17701006) (4162054) (3F8206)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111110111000100000110) (17670406) (4157702) (3F7106)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;
;192;(00000000001111111101000000000110) (17750006) (4182022) (3FD006)    ;(01010010100000000000010000001100) (92518366) (1384121356) (5280040C)   ;(01010000000101001001011011111010) (-142370276) (1343526650) (501496FA)   ;(01110000000111001101000001111010) (-435300772) (1880936570) (701CD07A)   ;(01110010100111001011000000111010) (-195320872) (1922871354) (729CB03A)   ;(10000100001111111111111111000100) (-917549130) (-2076180540) (-7-11-12000-3-12)   ;(10000000001111111111100000011110) (-1317552798) (-2143291362) (-7-15-1200-7-14-2)   ;(01110000000001011000100000111010) (-441146872) (1879410746) (7005883A)   ;
;200;(00000011101111111111111111000100) (357777704) (62914500) (3BFFFC4)    ;(00010011101111110100111000100110) (-1937320250) (331304486) (13BF4E26)   ;(00010000100000000000000111000100) (2040000704) (276824516) (108001C4)   ;(00010000000001001101000011111010) (2001150372) (268751098) (1004D0FA)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111110111000100000110) (17670406) (4157702) (3F7106)   ;(00000000001011101110000000111010) (13560072) (3072058) (2EE03A)   ;(00000000001111110110000000000110) (17660006) (4153350) (3F6006)   ;
;208;(01101000000000000110100000111010) (-1442386872) (1744857146) (6800683A)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                     ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1               ;                            ; DSPMULT_X13_Y27_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X13_Y24_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_mult_cell:the_DE0_nano_system_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X13_Y25_N0 ; Unsigned            ;                                ; yes                   ; no                    ; no                ;                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 8,713 / 71,559 ( 12 % ) ;
; C16 interconnects     ; 91 / 2,597 ( 4 % )      ;
; C4 interconnects      ; 4,893 / 46,848 ( 10 % ) ;
; Direct links          ; 1,171 / 71,559 ( 2 % )  ;
; Global clocks         ; 13 / 20 ( 65 % )        ;
; Local interconnects   ; 3,085 / 24,624 ( 13 % ) ;
; R24 interconnects     ; 168 / 2,496 ( 7 % )     ;
; R4 interconnects      ; 5,747 / 62,424 ( 9 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.71) ; Number of LABs  (Total = 452) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 24                            ;
; 2                                           ; 15                            ;
; 3                                           ; 11                            ;
; 4                                           ; 8                             ;
; 5                                           ; 7                             ;
; 6                                           ; 11                            ;
; 7                                           ; 6                             ;
; 8                                           ; 6                             ;
; 9                                           ; 9                             ;
; 10                                          ; 9                             ;
; 11                                          ; 12                            ;
; 12                                          ; 9                             ;
; 13                                          ; 22                            ;
; 14                                          ; 29                            ;
; 15                                          ; 51                            ;
; 16                                          ; 223                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.54) ; Number of LABs  (Total = 452) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 337                           ;
; 1 Clock                            ; 410                           ;
; 1 Clock enable                     ; 224                           ;
; 1 Sync. clear                      ; 27                            ;
; 1 Sync. load                       ; 43                            ;
; 2 Async. clears                    ; 28                            ;
; 2 Clock enables                    ; 62                            ;
; 2 Clocks                           ; 16                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.28) ; Number of LABs  (Total = 452) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 11                            ;
; 2                                            ; 18                            ;
; 3                                            ; 5                             ;
; 4                                            ; 6                             ;
; 5                                            ; 3                             ;
; 6                                            ; 11                            ;
; 7                                            ; 8                             ;
; 8                                            ; 6                             ;
; 9                                            ; 3                             ;
; 10                                           ; 5                             ;
; 11                                           ; 4                             ;
; 12                                           ; 8                             ;
; 13                                           ; 7                             ;
; 14                                           ; 5                             ;
; 15                                           ; 2                             ;
; 16                                           ; 9                             ;
; 17                                           ; 6                             ;
; 18                                           ; 17                            ;
; 19                                           ; 22                            ;
; 20                                           ; 20                            ;
; 21                                           ; 19                            ;
; 22                                           ; 26                            ;
; 23                                           ; 28                            ;
; 24                                           ; 34                            ;
; 25                                           ; 28                            ;
; 26                                           ; 32                            ;
; 27                                           ; 30                            ;
; 28                                           ; 19                            ;
; 29                                           ; 17                            ;
; 30                                           ; 7                             ;
; 31                                           ; 11                            ;
; 32                                           ; 24                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.68) ; Number of LABs  (Total = 452) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 36                            ;
; 2                                               ; 15                            ;
; 3                                               ; 23                            ;
; 4                                               ; 30                            ;
; 5                                               ; 21                            ;
; 6                                               ; 27                            ;
; 7                                               ; 33                            ;
; 8                                               ; 51                            ;
; 9                                               ; 33                            ;
; 10                                              ; 38                            ;
; 11                                              ; 23                            ;
; 12                                              ; 27                            ;
; 13                                              ; 19                            ;
; 14                                              ; 19                            ;
; 15                                              ; 15                            ;
; 16                                              ; 19                            ;
; 17                                              ; 5                             ;
; 18                                              ; 2                             ;
; 19                                              ; 4                             ;
; 20                                              ; 2                             ;
; 21                                              ; 1                             ;
; 22                                              ; 1                             ;
; 23                                              ; 1                             ;
; 24                                              ; 2                             ;
; 25                                              ; 0                             ;
; 26                                              ; 1                             ;
; 27                                              ; 0                             ;
; 28                                              ; 1                             ;
; 29                                              ; 1                             ;
; 30                                              ; 0                             ;
; 31                                              ; 0                             ;
; 32                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.31) ; Number of LABs  (Total = 452) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 4                             ;
; 3                                            ; 18                            ;
; 4                                            ; 23                            ;
; 5                                            ; 11                            ;
; 6                                            ; 6                             ;
; 7                                            ; 14                            ;
; 8                                            ; 12                            ;
; 9                                            ; 12                            ;
; 10                                           ; 13                            ;
; 11                                           ; 16                            ;
; 12                                           ; 18                            ;
; 13                                           ; 16                            ;
; 14                                           ; 14                            ;
; 15                                           ; 15                            ;
; 16                                           ; 19                            ;
; 17                                           ; 7                             ;
; 18                                           ; 10                            ;
; 19                                           ; 21                            ;
; 20                                           ; 22                            ;
; 21                                           ; 26                            ;
; 22                                           ; 19                            ;
; 23                                           ; 11                            ;
; 24                                           ; 18                            ;
; 25                                           ; 8                             ;
; 26                                           ; 13                            ;
; 27                                           ; 13                            ;
; 28                                           ; 13                            ;
; 29                                           ; 5                             ;
; 30                                           ; 10                            ;
; 31                                           ; 7                             ;
; 32                                           ; 12                            ;
; 33                                           ; 4                             ;
; 34                                           ; 5                             ;
; 35                                           ; 4                             ;
; 36                                           ; 5                             ;
; 37                                           ; 1                             ;
; 38                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 87           ; 37           ; 87           ; 0            ; 0            ; 92        ; 87           ; 0            ; 92        ; 92        ; 0            ; 0            ; 0            ; 4            ; 46           ; 0            ; 0            ; 46           ; 4            ; 0            ; 17           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 92        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 5            ; 55           ; 5            ; 92           ; 92           ; 0         ; 5            ; 92           ; 0         ; 0         ; 92           ; 92           ; 92           ; 88           ; 46           ; 92           ; 92           ; 46           ; 88           ; 92           ; 75           ; 92           ; 92           ; 92           ; 92           ; 92           ; 92           ; 0         ; 92           ; 92           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_DCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_NCSO           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_ASDO           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; G_SENSOR_CS_N       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Xbee_In             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SADDR           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_CS_N            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I2C_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I2C_EXT_SCLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[13]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[14]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_IO[15]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I2C_SDAT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I2C_EXT_SDA         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ARDUINO_RESET_N     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_DATA0          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SDAT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; G_SENSOR_INT        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; EXT_SENSOR_INT      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Xbee_Out            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                     ;
+-------------------------------+-------------------------------+-------------------+
; Source Clock(s)               ; Destination Clock(s)          ; Delay Added in ns ;
+-------------------------------+-------------------------------+-------------------+
; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 6.3               ;
+-------------------------------+-------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                        ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a21~porta_datain_reg0                                                                                                                                                                                            ; 0.302             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                            ; 0.302             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                                                                            ; 0.302             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                                                                                            ; 0.292             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                                                                                            ; 0.292             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                                                            ; 0.292             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                            ; 0.292             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                            ; 0.292             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[19]                                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                                                                                          ; 0.232             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[20]                                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                                                                                          ; 0.222             ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0                                                                                                                                                                                                         ; 0.204             ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0                                                                                                                                                                                                         ; 0.204             ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0                                                                                                                                                                                                         ; 0.204             ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0                                                                                                                                                                                                         ; 0.204             ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0                                                                                                                                                                                                         ; 0.204             ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0                                                                                                                                                                                                         ; 0.204             ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                                                 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a2~portb_address_reg0                                                                                                                                                                                                         ; 0.121             ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                                 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a2~portb_address_reg0                                                                                                                                                                                                         ; 0.121             ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                                 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a2~portb_address_reg0                                                                                                                                                                                                         ; 0.121             ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                                                 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a2~portb_address_reg0                                                                                                                                                                                                         ; 0.121             ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                                                 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a2~portb_address_reg0                                                                                                                                                                                                         ; 0.121             ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                                 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a2~portb_address_reg0                                                                                                                                                                                                         ; 0.121             ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                                                                         ; 0.058             ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                                                                         ; 0.057             ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                                                                         ; 0.056             ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                                                                         ; 0.049             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[16]                                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                                                             ; 0.039             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[15]                                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                                             ; 0.039             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[18]                                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                                                             ; 0.039             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[17]                                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                             ; 0.039             ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                                                                         ; 0.034             ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                                                                         ; 0.033             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                             ; 0.029             ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|ien_AE                                                                                                                                                                                                                          ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|W_ipending_reg_irq1                                                                                                                                                                                                                                                                                                                                                  ; 0.029             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                                                                                                                                                                                               ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                                                                                                                                               ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                                                                                                                                               ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                                                                               ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][19]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][19]                                                                                                                                                                                                                                                                                                                               ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][19]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                                                                                                                                               ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                             ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_byteenable[0]                                                                                                                                                                                                                                                                                                                                                                                        ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_byteenable[3]                                                                                                                                                                                                                                                                                                                                                                                        ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                             ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_byteenable[1]                                                                                                                                                                                                                                                                                                                                                                                        ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                                                                                                                        ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                                                                                                                                               ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                                               ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                                                                                                                                                                                                                                               ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                                                               ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                                                                                                               ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                                                                                               ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                                                                                               ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                                                                               ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                                                                              ; 0.027             ;
; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|ien_AF                                                                                                                                                                                                                          ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|W_ipending_reg_irq1                                                                                                                                                                                                                                                                                                                                                  ; 0.026             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_iw[11]                                                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_ctrl_trap_inst                                                                                                                                                                                                                                                                                                                                                     ; 0.026             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                                                                                                                                                                                               ; 0.025             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                                                                                                                               ; 0.025             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][19]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][19]                                                                                                                                                                                                                                                                                                                               ; 0.025             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_byte_en[0]                                                                                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_byteenable[0]                                                                                                                                                                                                                                                                                                                                                                                        ; 0.025             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_byte_en[3]                                                                                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_byteenable[3]                                                                                                                                                                                                                                                                                                                                                                                        ; 0.025             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_byte_en[2]                                                                                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                                                                                                                        ; 0.025             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_byte_en[1]                                                                                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_byteenable[1]                                                                                                                                                                                                                                                                                                                                                                                        ; 0.025             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                                                                                                                                               ; 0.025             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                                                                                                                                                                                                                                               ; 0.025             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                                                                                                               ; 0.025             ;
; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                                                                                               ; 0.025             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_iw[14]                                                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_ctrl_trap_inst                                                                                                                                                                                                                                                                                                                                                     ; 0.023             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|byteenable[0]                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem|DE0_nano_system_nios2_cpu_cpu_ociram_sp_ram_module:DE0_nano_system_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a6~porta_bytena_reg0 ; 0.020             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem|DE0_nano_system_nios2_cpu_cpu_ociram_sp_ram_module:DE0_nano_system_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a6~porta_bytena_reg0 ; 0.020             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_victim_module:DE0_nano_system_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                                                                                      ; 0.015             ;
; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|endofpacketvalue_reg[10]                                                                                                                                                            ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|data_to_cpu[10]                                                                                                                                                                                                                                                                                                                                            ; 0.014             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_victim_module:DE0_nano_system_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                                                                                      ; 0.014             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_victim_module:DE0_nano_system_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                                                                                      ; 0.014             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[13]                                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                                                                             ; 0.011             ;
; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[14]                                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                                             ; 0.011             ;
; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|MISO_reg                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|shift_reg[0]                                                                                                                                                                                                                                                                                                                                                                                       ; 0.010             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 78 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "DE0_Nano"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_altpll_gch2:sd1|pll7" as Cyclone IV E PLL type File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/DE0_nano_system_altpll_sys.v Line: 150
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_altpll_gch2:sd1|wire_pll7_clk[0] port File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/DE0_nano_system_altpll_sys.v Line: 150
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -60 degrees (-1667 ps) for DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_altpll_gch2:sd1|wire_pll7_clk[1] port File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/DE0_nano_system_altpll_sys.v Line: 150
    Info (15099): Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_altpll_gch2:sd1|wire_pll7_clk[2] port File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/DE0_nano_system_altpll_sys.v Line: 150
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 88 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE0_nano_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'DE0_nano_system/synthesis/submodules/DE0_nano_system_nios2_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'DE0_nano_system/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'DE0_Nano.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|altpll_sys|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0|altpll_sys|sd1|pll7|clk[0]} {u0|altpll_sys|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0|altpll_sys|sd1|pll7|inclk[0]} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name {u0|altpll_sys|sd1|pll7|clk[1]} {u0|altpll_sys|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {u0|altpll_sys|sd1|pll7|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {u0|altpll_sys|sd1|pll7|clk[2]} {u0|altpll_sys|sd1|pll7|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000     CLOCK_50
    Info (332111):   10.000 u0|altpll_sys|sd1|pll7|clk[0]
    Info (332111):   10.000 u0|altpll_sys|sd1|pll7|clk[1]
    Info (332111):  100.000 u0|altpll_sys|sd1|pll7|clk[2]
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 13
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info (176353): Automatically promoted node DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_altpll_gch2:sd1|wire_pll7_clk[0] (placed in counter C0 of PLL_4) File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/DE0_nano_system_altpll_sys.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_altpll_gch2:sd1|wire_pll7_clk[1] (placed in counter C2 of PLL_4) File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/DE0_nano_system_altpll_sys.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_altpll_gch2:sd1|wire_pll7_clk[2] (placed in counter C1 of PLL_4) File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/DE0_nano_system_altpll_sys.v Line: 192
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7  File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 730
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0 File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 730
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0  File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 829
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst  File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|WideOr0~0 File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/altera_reset_controller.v Line: 290
Info (176353): Automatically promoted node DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst  File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node DE0_nano_system:u0|DE0_nano_system_sdram:sdram|active_rnw~2 File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/DE0_nano_system_sdram.v Line: 215
        Info (176357): Destination node DE0_nano_system:u0|DE0_nano_system_sdram:sdram|active_cs_n~1 File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/DE0_nano_system_sdram.v Line: 212
        Info (176357): Destination node DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|WideOr0~0 File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0
        Info (176357): Destination node DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_refs[0] File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/DE0_nano_system_sdram.v Line: 356
        Info (176357): Destination node DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_refs[2] File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/DE0_nano_system_sdram.v Line: 356
        Info (176357): Destination node DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_refs[1] File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/DE0_nano_system_sdram.v Line: 356
Info (176353): Automatically promoted node DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|merged_reset~0  File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|resetrequest  File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/DE0_nano_system_nios2_cpu_cpu.v Line: 597
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|merged_reset~0 File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/altera_reset_controller.v Line: 134
Info (176353): Automatically promoted node DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset  File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/DE0_nano_system_altpll_sys.v Line: 274
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|readdata[0]~1 File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/DE0_nano_system_altpll_sys.v Line: 258
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 70 registers into blocks of type Block RAM
    Extra Info (176218): Packed 48 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 64 registers into blocks of type Embedded multiplier output
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 82 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  19 pins available
Warning (15064): PLL "DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_altpll_gch2:sd1|pll7" output port clk[1] feeds output pin "DRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules/DE0_nano_system_altpll_sys.v Line: 150
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "Lux_SENSOR_INT" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:09
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:11
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:10
Info (11888): Total time spent on timing analysis during the Fitter is 9.23 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169180): Following 1 pins must use external clamping diodes.
    Info (169178): Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 35
Warning (169177): 46 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin ARDUINO_IO[0] uses I/O standard 3.3-V LVTTL at B12 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169178): Pin ARDUINO_IO[1] uses I/O standard 3.3-V LVTTL at D12 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169178): Pin ARDUINO_IO[2] uses I/O standard 3.3-V LVTTL at D11 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169178): Pin ARDUINO_IO[3] uses I/O standard 3.3-V LVTTL at A12 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169178): Pin ARDUINO_IO[4] uses I/O standard 3.3-V LVTTL at B11 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169178): Pin ARDUINO_IO[5] uses I/O standard 3.3-V LVTTL at C11 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169178): Pin ARDUINO_IO[6] uses I/O standard 3.3-V LVTTL at E10 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169178): Pin ARDUINO_IO[7] uses I/O standard 3.3-V LVTTL at E11 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169178): Pin ARDUINO_IO[8] uses I/O standard 3.3-V LVTTL at D9 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169178): Pin ARDUINO_IO[9] uses I/O standard 3.3-V LVTTL at C9 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169178): Pin ARDUINO_IO[10] uses I/O standard 3.3-V LVTTL at E9 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169178): Pin ARDUINO_IO[11] uses I/O standard 3.3-V LVTTL at F9 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169178): Pin ARDUINO_IO[12] uses I/O standard 3.3-V LVTTL at F8 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169178): Pin ARDUINO_IO[13] uses I/O standard 3.3-V LVTTL at E8 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169178): Pin ARDUINO_IO[14] uses I/O standard 3.3-V LVTTL at D8 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169178): Pin ARDUINO_IO[15] uses I/O standard 3.3-V LVTTL at E7 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at G2 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 21
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at G1 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 21
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at L8 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 21
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at K5 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 21
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at K2 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 21
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at J2 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 21
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at J1 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 21
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at R7 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 21
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at T4 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 21
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at T2 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 21
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at T3 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 21
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at R3 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 21
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at R5 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 21
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at P3 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 21
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at N3 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 21
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at K1 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 21
    Info (169178): Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 51
    Info (169178): Pin I2C_EXT_SDA uses I/O standard 3.3-V LVTTL at D16 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 54
    Info (169178): Pin ARDUINO_RESET_N uses I/O standard 3.3-V LVTTL at C8 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 57
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 13
    Info (169178): Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 45
    Info (169178): Pin KEY[1] uses I/O standard 3.3-V LVTTL at E1 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 26
    Info (169178): Pin KEY[0] uses I/O standard 3.3-V LVTTL at J15 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 26
    Info (169178): Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 38
    Info (169178): Pin EXT_SENSOR_INT uses I/O standard 2.5 V at E16 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 40
    Info (169178): Pin SW[0] uses I/O standard 3.3-V LVTTL at M1 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 30
    Info (169178): Pin SW[1] uses I/O standard 3.3-V LVTTL at T8 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 30
    Info (169178): Pin SW[3] uses I/O standard 3.3-V LVTTL at M15 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 30
    Info (169178): Pin SW[2] uses I/O standard 3.3-V LVTTL at B9 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 30
    Info (169178): Pin Xbee_Out uses I/O standard 3.3-V LVTTL at M16 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 42
Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447.
    Info (169178): Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2 File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 35
Warning (169064): Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin ARDUINO_IO[0] has a permanently disabled output enable File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169065): Pin ARDUINO_IO[1] has a permanently disabled output enable File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169065): Pin ARDUINO_IO[2] has a permanently disabled output enable File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169065): Pin ARDUINO_IO[3] has a permanently disabled output enable File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169065): Pin ARDUINO_IO[4] has a permanently disabled output enable File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169065): Pin ARDUINO_IO[5] has a permanently disabled output enable File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169065): Pin ARDUINO_IO[6] has a permanently disabled output enable File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169065): Pin ARDUINO_IO[7] has a permanently disabled output enable File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169065): Pin ARDUINO_IO[8] has a permanently disabled output enable File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169065): Pin ARDUINO_IO[9] has a permanently disabled output enable File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169065): Pin ARDUINO_IO[10] has a permanently disabled output enable File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169065): Pin ARDUINO_IO[11] has a permanently disabled output enable File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169065): Pin ARDUINO_IO[12] has a permanently disabled output enable File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169065): Pin ARDUINO_IO[13] has a permanently disabled output enable File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169065): Pin ARDUINO_IO[14] has a permanently disabled output enable File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169065): Pin ARDUINO_IO[15] has a permanently disabled output enable File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 56
    Info (169065): Pin ARDUINO_RESET_N has a permanently disabled output enable File: G:/PRE/DE0_nano/DE0_nano_top_level.vhd Line: 57
Info (144001): Generated suppressed messages file G:/PRE/DE0_nano/DE0_Nano.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 1625 megabytes
    Info: Processing ended: Sat Dec 16 16:01:04 2017
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:01:04


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in G:/PRE/DE0_nano/DE0_Nano.fit.smsg.


