<module name="DPLL_HDMI_L4_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PLLCTRL_HDMI_CONTROL" acronym="PLLCTRL_HDMI_CONTROL" offset="0x0" width="32" description="This register controls the PLL reset/power and modes">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reads as zero." range="" rwaccess="R"/>
    <bitfield id="HSDIV_SYSRESETN" width="1" begin="4" end="4" resetval="0x1" description="Force HSDIVIDER SYSRESETN." range="" rwaccess="RW">
      <bitenum value="0" id="HSDIV_SYSRST_ACT" token="HSDIV_SYSRESETN_0" description="HSDIVIDER SYSRESET forced active"/>
      <bitenum value="1" id="HSDIV_OP" token="HSDIV_SYSRESETN_1" description="HSDIVIDER SYSRESET controlled by power FSM"/>
    </bitfield>
    <bitfield id="PLL_SYSRESETN" width="1" begin="3" end="3" resetval="0x1" description="Force SYSRESETN." range="" rwaccess="RW">
      <bitenum value="0" id="PLL_SYSRST_ACT" token="PLL_SYSRESETN_0" description="DPLL_HDMI SYSRESET forced active"/>
      <bitenum value="1" id="PLL_OP" token="PLL_SYSRESETN_1" description="DPLL_HDMI SYSRESET controlled by power FSM"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="PLLCTRL_HDMI_STATUS" acronym="PLLCTRL_HDMI_STATUS" offset="0x4" width="32" description="This register contains the status information">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reads as zero." range="" rwaccess="R"/>
    <bitfield id="SSC_EN_ACK" width="1" begin="12" end="12" resetval="0x0" description="Spread Spectrum Clocking acknowledgeNote: SSC feature is not supported enum=SSC_ACT ." range="" rwaccess="R">
      <bitenum value="0" id="SSC_INACT" token="SSC_EN_ACK_0" description="Spread Spectrum Clocking inactive"/>
      <bitenum value="1" id="SSC_INACT" token="SSC_EN_ACK_1" description="Spread Spectrum Clocking active"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="BYPASSACKZ_MERGED" width="1" begin="9" end="9" resetval="0x0" description="Merged state of bypass mode on HDMI_PHY" range="" rwaccess="R">
      <bitenum value="0" id="BYPASS_ACK" token="BYPASSACKZ_MERGED_0" description="HDMI_PHY has switched to using the bypass clocks."/>
      <bitenum value="1" id="BYPASS_NAK" token="BYPASSACKZ_MERGED_1" description="DPLL_HDMI outputs are still being used by the HDMI_PHY"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="8" end="7" resetval="0x0" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="PLL_BYPASS" width="1" begin="6" end="6" resetval="0x0" description="DPLL_HDMI Bypass status" range="" rwaccess="R">
      <bitenum value="0" id="BYPASS_IN" token="PLL_BYPASS_0" description="DPLL_HDMI not bypassing"/>
      <bitenum value="1" id="BYPASS_ACT" token="PLL_BYPASS_1" description="DPLL_HDMI bypass"/>
    </bitfield>
    <bitfield id="PLL_HIGHJITTER" width="1" begin="5" end="5" resetval="0x0" description="DPLL_HDMI High Jitter status" range="" rwaccess="R">
      <bitenum value="0" id="NORMAL_JITTER" token="PLL_HIGHJITTER_0" description="DPLL_HDMI in normal jitter condition"/>
      <bitenum value="1" id="HIGH_JIITTER" token="PLL_HIGHJITTER_1" description="DPLL_HDMI in high jitter condition: Phase error 24%"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Read returns zero." range="" rwaccess="R"/>
    <bitfield id="PLL_LOSSREF" width="1" begin="3" end="3" resetval="0x0" description="DPLL_HDMI Reference Loss status" range="" rwaccess="R">
      <bitenum value="0" id="REF_INP_ACT" token="PLL_LOSSREF_0" description="Reference input active"/>
      <bitenum value="1" id="REF_INP_INACT" token="PLL_LOSSREF_1" description="Reference input inactive"/>
    </bitfield>
    <bitfield id="PLL_RECAL" width="1" begin="2" end="2" resetval="0x0" description="DPLL_HDMI re-calibration status If this bit is active, the DPLL_HDMI needs to be re-calibrated" range="" rwaccess="R">
      <bitenum value="0" id="RECAL_NOT_REQUIRED" token="PLL_RECAL_0" description="Recalibration is not required"/>
      <bitenum value="1" id="RECAL_REQUIRED" token="PLL_RECAL_1" description="Recalibration is required"/>
    </bitfield>
    <bitfield id="PLL_LOCK" width="1" begin="1" end="1" resetval="0x0" description="DPLL_HDMI Lock status See the programming guide for the use of this bit" range="" rwaccess="R">
      <bitenum value="0" id="DSI_PLL_NOLOCK" token="PLL_LOCK_0" description="DPLL_HDMI is not locked"/>
      <bitenum value="1" id="DSI_PLL_LOCK" token="PLL_LOCK_1" description="DPLL_HDMI is locked"/>
    </bitfield>
    <bitfield id="PLLCTRL_RESET_DONE" width="1" begin="0" end="0" resetval="0x0" description="DPLL_HDMI reset done status" range="" rwaccess="R">
      <bitenum value="0" id="NOTRD" token="PLLCTRL_RESET_DONE_0" description="Reset is in progress"/>
      <bitenum value="1" id="RDONE" token="PLLCTRL_RESET_DONE_1" description="Reset has completed"/>
    </bitfield>
  </register>
  <register id="PLLCTRL_HDMI_GO" acronym="PLLCTRL_HDMI_GO" offset="0x8" width="32" description="This register contains the GO bit">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved. Wirte only zero for future compatibility. Reads return zero." range="" rwaccess="R"/>
    <bitfield id="PLL_GO" width="1" begin="0" end="0" resetval="0x0" description="Request (re-)locking sequence of the DPLL_HDMI. If the AutoMode bit is set, then this will be deferred until DISPC Update Sync goes active" range="" rwaccess="RW">
      <bitenum value="0" id="DONE" token="PLL_GO_0" description="No pending action"/>
      <bitenum value="1" id="GO" token="PLL_GO_1" description="Request DPLL_HDMI (re-)locking/locking pending"/>
    </bitfield>
  </register>
  <register id="PLLCTRL_HDMI_CONFIGURATION1" acronym="PLLCTRL_HDMI_CONFIGURATION1" offset="0xC" width="32" description="This register contains the latched PLL and HSDIVDER configuration bits">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PLL_REGM" width="12" begin="20" end="9" resetval="0x0" description="M Divider for DPLL_HDMI." range="" rwaccess="RW"/>
    <bitfield id="PLL_REGN" width="8" begin="8" end="1" resetval="0x0" description="N Divider for DPLL_HDMI (Reference). Divider value = PLL_REGN+1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="PLLCTRL_HDMI_CONFIGURATION2" acronym="PLLCTRL_HDMI_CONFIGURATION2" offset="0x10" width="32" description="This register contains the unlatched PLL and HSDIVDER configuration bits These bits are 'shadowed' when automatic mode is selected">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="REFSEL" width="2" begin="22" end="21" resetval="0x0" description="Selects the reference clock with optional divide by 2" range="" rwaccess="RW">
      <bitenum value="0" id="REF_PCLK" token="REFSEL_0" description="Select PCLK reference"/>
      <bitenum value="1" id="REF_1" token="REFSEL_1" description="Select REF1 reference"/>
      <bitenum value="3" id="REF_SYSCLK" token="REFSEL_3" description="Select SYSCLK reference"/>
      <bitenum value="2" id="REF_2" token="REFSEL_2" description="Select REF2 Reference"/>
    </bitfield>
    <bitfield id="HSDIVBYPASS" width="1" begin="20" end="20" resetval="0x0" description="Forces HSDIVIDER to bypass mode" range="" rwaccess="RW">
      <bitenum value="0" id="HSDIV_NORMAL" token="HSDIVBYPASS_0" description="HSDIVIDER in normal operation. Bypass controlled by DPLL_HDMI"/>
      <bitenum value="1" id="HSDIV_FORCE_BYP" token="HSDIVBYPASS_1" description="HSDIVIDER forced to bypass mode."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="BYPASSEN" width="1" begin="15" end="15" resetval="0x0" description="Selects sub-system functional clock as PHY clock source" range="" rwaccess="RW">
      <bitenum value="0" id="CLK_PLL" token="BYPASSEN_0" description="DPLL_HDMI controls the PHY clock source: PLL DCO if DPLL_HDMI is locked Sub-system functional clock if not locked"/>
      <bitenum value="1" id="CLK_BYPASS" token="BYPASSEN_1" description="Force sub-system functional clock to be used as the PHY clock source"/>
    </bitfield>
    <bitfield id="PHY_CLKINEN" width="1" begin="14" end="14" resetval="0x0" description="PHY clock control" range="" rwaccess="RW">
      <bitenum value="0" id="PHY_CLK_DIS" token="PHY_CLKINEN_0" description="PHY clock is disabled"/>
      <bitenum value="1" id="PHY_CLK_EN" token="PHY_CLKINEN_1" description="PHY clock is enabled"/>
    </bitfield>
    <bitfield id="PLL_REFEN" width="1" begin="13" end="13" resetval="0x1" description="DPLL_HDMI reference clock control" range="" rwaccess="RW">
      <bitenum value="0" id="REF_DIS" token="PLL_REFEN_0" description="DPLL_HDMI reference clock disabled"/>
      <bitenum value="1" id="REF_EN" token="PLL_REFEN_1" description="DPLL_HDMI reference clock enabled"/>
    </bitfield>
    <bitfield id="PLL_HIGHFREQ" width="1" begin="12" end="12" resetval="0x0" description="Enables a division of pixel clock by 2 before input to the DPLL_HDMI Required for pixel clock frequencies above 32 MHz (21 MHZ if N = 0)" range="" rwaccess="RW">
      <bitenum value="0" id="DIV_BY_1" token="PLL_HIGHFREQ_0" description="Pixel clock is not divided"/>
      <bitenum value="1" id="DIV_BY_2" token="PLL_HIGHFREQ_1" description="Pixel clock is divided by 2"/>
    </bitfield>
    <bitfield id="PLL_CLKSEL" width="1" begin="11" end="11" resetval="0x0" description="Reference clock selection" range="" rwaccess="RW">
      <bitenum value="0" id="SYSCLK_REF" token="PLL_CLKSEL_0" description="Selects SYSCLK as DPLL_HDMI reference clock"/>
      <bitenum value="1" id="PCLK_REF" token="PLL_CLKSEL_1" description="Selects Pixel Clock (PCLK) as DPLL_HDMI reference clock"/>
    </bitfield>
    <bitfield id="PLL_LOCKSEL" width="2" begin="10" end="9" resetval="0x0" description="Selects the lock criteria for the DPLL_HDMI" range="" rwaccess="RW">
      <bitenum value="0" id="PHASELOCK" token="PLL_LOCKSEL_0" description="Phase Lock"/>
      <bitenum value="1" id="FREQLOCK" token="PLL_LOCKSEL_1" description="Frequency Lock"/>
      <bitenum value="2" id="SPARE" token="PLL_LOCKSEL_2" description="Spare"/>
    </bitfield>
    <bitfield id="PLL_DRIFTGUARDEN" width="1" begin="8" end="8" resetval="0x0" description="DPLL_HDMI DRIFTGUARDEN" range="" rwaccess="RW">
      <bitenum value="0" id="DRIFT_GUARD_DIS" token="PLL_DRIFTGUARDEN_0" description="Only RECAL flag is asserted in case of temperature drift. The programmer should take appropriate action."/>
      <bitenum value="1" id="DRIFT_GUARD_EN" token="PLL_DRIFTGUARDEN_1" description="Temperature drift will initiate automatic recalibration. RECAL flag will be asserted while this is taking place."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PLL_LOWCURRSTBY" width="1" begin="6" end="6" resetval="0x0" description="DPLL_HDMI LOW CURRENT STANDBY" range="" rwaccess="RW">
      <bitenum value="0" id="LOWCURRSTBY_NOTSEL" token="PLL_LOWCURRSTBY_0" description="LOWCURRSTBY is not selected"/>
      <bitenum value="1" id="LOWCURRSTBY_SEL" token="PLL_LOWCURRSTBY_1" description="LOWCURRSTBY is selected"/>
    </bitfield>
    <bitfield id="PLL_PLLLPMODE" width="1" begin="5" end="5" resetval="0x0" description="Select the power / performance of the DPLL_HDMI" range="" rwaccess="RW">
      <bitenum value="0" id="FULL_PERF" token="PLL_PLLLPMODE_0" description="Full performance, minimised jitter"/>
      <bitenum value="1" id="REDUCE_PERF" token="PLL_PLLLPMODE_1" description="Reduced power, increased jitter"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reads as zero." range="" rwaccess="R"/>
    <bitfield id="PLL_SELFREQDCO" width="3" begin="3" end="1" resetval="0x4" description="DCO frequency range selector for DPLL_HDMIOthers: Reserved ." range="" rwaccess="RW">
      <bitenum value="2" id="DCO_2" token="PLL_SELFREQDCO_2" description="Set if DCO frequency is between 750MHz and 1500MHz"/>
      <bitenum value="4" id="DCO_4" token="PLL_SELFREQDCO_4" description="Set if DCO frequency is between 1250MHz and 2500MHz"/>
    </bitfield>
    <bitfield id="PLL_IDLE" width="1" begin="0" end="0" resetval="0x0" description="DPLL_HDMI IDLE:" range="" rwaccess="RW">
      <bitenum value="0" id="IDLE_NOTSEL" token="PLL_IDLE_0" description="IDLE is not selected"/>
      <bitenum value="1" id="IDLE_SEL" token="PLL_IDLE_1" description="IDLE is selected"/>
    </bitfield>
  </register>
  <register id="PLLCTRL_HDMI_CONFIGURATION3" acronym="PLLCTRL_HDMI_CONFIGURATION3" offset="0x14" width="32" description="HSDIVIDER configuration bits for the M5 and M6 dividers">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PLL_SD" width="8" begin="17" end="10" resetval="0x0" description="Sigma delta divider setting for DPLL_HDMI based on the DPLL_HDMI lock configuration." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="PLLCTRL_HDMI_SSC_CONFIGURATION1" acronym="PLLCTRL_HDMI_SSC_CONFIGURATION1" offset="0x18" width="32" description="Configuration for PLL Spread Spectrum Clocking modulation. Note: SSC feature is not supported.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="DOWNSPREAD" width="1" begin="2" end="2" resetval="0x0" description="Forces the clock spreading only in the down spectrum." range="" rwaccess="RW">
      <bitenum value="0" id="NOTFORCED" token="DOWNSPREAD_0" description="Clock spreading not forced."/>
      <bitenum value="1" id="FORCEDOWN" token="DOWNSPREAD_1" description="Spectrum spreading only in down direction."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="EN_SSC" width="1" begin="0" end="0" resetval="0x0" description="Spread Spectrum Clocking enable" range="" rwaccess="RW">
      <bitenum value="0" id="SSC_OFF" token="EN_SSC_0" description="Spread Spectrum Clocking disabled"/>
      <bitenum value="1" id="SSC_ON" token="EN_SSC_1" description="Spread Spectrum Clocking enabled"/>
    </bitfield>
  </register>
  <register id="PLLCTRL_HDMI_SSC_CONFIGURATION2" acronym="PLLCTRL_HDMI_SSC_CONFIGURATION2" offset="0x1C" width="32" description="Note: SSC feature is not supported.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reads as zero" range="" rwaccess="R"/>
    <bitfield id="DELTAM2" width="1" begin="30" end="30" resetval="0x0" description="MSB of DeltaM control bus." range="" rwaccess="RW"/>
    <bitfield id="MODFREQDIVIDER" width="10" begin="29" end="20" resetval="0x0" description="Modulation Frequency Divider (ModFreqDivider) control for dithering.The ModFreqDivider is split into Mantissa and 2(ModFreqDivider = ModFreqDividerMantissa * 2).Bits [29:23] define the Mantissa . Bits [22:20] define the Exponent ." range="" rwaccess="RW"/>
    <bitfield id="DELTAM" width="20" begin="19" end="0" resetval="0x0" description="DeltaM control for dithering. Split into integer and fractional part.Bits [19:18] define the integer part . Bits [17:0] define the fractional part ." range="" rwaccess="RW"/>
  </register>
  <register id="PLLCTRL_HDMI_CONFIGURATION4" acronym="PLLCTRL_HDMI_CONFIGURATION4" offset="0x20" width="32" description="Allows setting the fractional M divider and M2 divider for PLL.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reads as zero." range="" rwaccess="R"/>
    <bitfield id="PLL_REGM2" width="7" begin="24" end="18" resetval="0x1" description="M2 divider to configure DPLL_HDMI M2 divider factor." range="" rwaccess="RW"/>
    <bitfield id="PLL_REGM_F" width="18" begin="17" end="0" resetval="0x0" description="Fractional part of M divider." range="" rwaccess="RW"/>
  </register>
</module>
