<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper docs-doc-page docs-version-current plugin-docs plugin-id-default docs-doc-id-rvc/big_core/exceptions" data-has-hydrated="false">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v2.4.3">
<title data-rh="true">exceptions | FPGA Multi-Agent FabrIc Architecture </title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/rvc/big_core/exceptions"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="exceptions | FPGA Multi-Agent FabrIc Architecture "><meta data-rh="true" name="description" content="Introduction"><meta data-rh="true" property="og:description" content="Introduction"><link data-rh="true" rel="icon" href="/fpga_mafia_wiki/img/favicon.ico"><link data-rh="true" rel="canonical" href="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/rvc/big_core/exceptions"><link data-rh="true" rel="alternate" href="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/rvc/big_core/exceptions" hreflang="en"><link data-rh="true" rel="alternate" href="https://fpga-mafia.github.io /fpga_mafia_wiki/docs/rvc/big_core/exceptions" hreflang="x-default"><link rel="alternate" type="application/rss+xml" href="/fpga_mafia_wiki/blog/rss.xml" title="FPGA Multi-Agent FabrIc Architecture  RSS Feed">
<link rel="alternate" type="application/atom+xml" href="/fpga_mafia_wiki/blog/atom.xml" title="FPGA Multi-Agent FabrIc Architecture  Atom Feed"><link rel="stylesheet" href="/fpga_mafia_wiki/assets/css/styles.7948e28b.css">
<link rel="preload" href="/fpga_mafia_wiki/assets/js/runtime~main.77bb4b94.js" as="script">
<link rel="preload" href="/fpga_mafia_wiki/assets/js/main.1b6b114e.js" as="script">
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}return t}()||function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"light")}()</script><div id="__docusaurus">
<div role="region" aria-label="Skip to main content"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">Skip to main content</a></div><nav aria-label="Main" class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Toggle navigation bar" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/fpga_mafia_wiki/"><div class="navbar__logo"><img src="/fpga_mafia_wiki/img/BIU.png" alt="BIU logo" class="themedImage_ToTc themedImage--light_HNdA"><img src="/fpga_mafia_wiki/img/BIU.png" alt="BIU logo" class="themedImage_ToTc themedImage--dark_i4oU"></div><b class="navbar__title text--truncate">FPGA MAFIA</b></a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/fabric/intro">Fabric</a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/fpga_mafia_wiki/docs/rvc/intro">RISCV_Cores</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/cache/cache_intro">Cache</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/IPs/IPs_intro">IPs</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/fpga/fpga_intro">FPGA</a></div><div class="navbar__items navbar__items--right"><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/TFM/welcome">TFM</a><a class="navbar__item navbar__link" href="/fpga_mafia_wiki/docs/build_script/intro">MAFIA_Build</a><a href="https://github.com/amichai-bd/fpga_mafia" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub - Project<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><a href="https://github.com/amichai-bd/fpga_mafia_wiki" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub - Wiki<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="Switch between dark and light mode (currently light mode)" aria-label="Switch between dark and light mode (currently light mode)" aria-live="polite"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="searchBox_ZlJk"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0 docsWrapper_BCFX"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docPage__5DB"><aside class="theme-doc-sidebar-container docSidebarContainer_b6E3"><div class="sidebarViewport_Xe31"><div class="sidebar_njMd"><nav aria-label="Docs sidebar" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/fpga_mafia_wiki/docs/rvc/intro">intro</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/rvc/sc_core/intro">Single cycle core</a><button aria-label="Toggle the collapsible sidebar category &#x27;Single cycle core&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/rvc/common/intro">Common Components</a><button aria-label="Toggle the collapsible sidebar category &#x27;Common Components&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--active" aria-expanded="true" href="/fpga_mafia_wiki/docs/rvc/big_core/intro">Big Core</a><button aria-label="Toggle the collapsible sidebar category &#x27;Big Core&#x27;" type="button" class="clean-btn menu__caret"></button></div><ul style="display:block;overflow:visible;height:auto" class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/big_core/big_core_top">big_core_top</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/big_core/">big_core</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/big_core/mem_wrap">mem_wrap</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/big_core/csr_registers">csr_registers</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/big_core/cr_mem">cr_mem</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/big_core/pmon">pmon</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-2 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/fpga_mafia_wiki/docs/rvc/big_core/exceptions">exceptions</a></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/rvc/mini_core/intro">Mini Core</a><button aria-label="Toggle the collapsible sidebar category &#x27;Mini Core&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist" aria-expanded="false" href="/fpga_mafia_wiki/docs/rvc/core_verification/intro">Core Verification</a><button aria-label="Toggle the collapsible sidebar category &#x27;Core Verification&#x27;" type="button" class="clean-btn menu__caret"></button></div></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/fpga_mafia_wiki/docs/rvc/sw_libraries">SW libraries</a></li></ul></nav></div></div></aside><main class="docMainContainer_gTbr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/fpga_mafia_wiki/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item"><a class="breadcrumbs__link" itemprop="item" href="/fpga_mafia_wiki/docs/rvc/big_core/intro"><span itemprop="name">Big Core</span></a><meta itemprop="position" content="1"></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">exceptions</span><meta itemprop="position" content="2"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><header><h1>exceptions</h1></header><h2 class="anchor anchorWithStickyNavbar_LWe7" id="introduction">Introduction<a href="#introduction" class="hash-link" aria-label="Direct link to Introduction" title="Direct link to Introduction">​</a></h2><p>Synchronous and asynchronous exceptions are fundamental concepts in computer architecture, distinguishing between exceptions caused directly by the execution of instructions and those resulting from external events or conditions. Here&#x27;s a breakdown of examples for both types:</p><h3 class="anchor anchorWithStickyNavbar_LWe7" id="synchronous-exceptions">Synchronous Exceptions<a href="#synchronous-exceptions" class="hash-link" aria-label="Direct link to Synchronous Exceptions" title="Direct link to Synchronous Exceptions">​</a></h3><p>Synchronous exceptions, also known as traps, are directly caused by the execution of the current instruction sequence. They include:</p><ol><li>Instruction Address Misaligned: Occurs when an instruction is fetched from a non-aligned address that does not conform to the architecture&#x27;s alignment requirements.</li><li>Load Address Misaligned: Similar to the instruction address misalignment, but occurs during a load operation from a non-aligned memory address.</li><li>Store/AMO Address Misaligned: Occurs during a store or atomic memory operation to a non-aligned memory address.</li><li>Page Fault: Occurs when accessing a page that is not currently mapped in the memory management unit (MMU), requiring a page table walk or indicating a protection violation.</li><li>Floating Point Exception: Arises when a floating-point operation results in an undefined or unrepresentable result, such as division by zero, overflow, or underflow.</li><li>System Call: A deliberate exception triggered by software to request a service from the operating system&#x27;s kernel.</li></ol><h3 class="anchor anchorWithStickyNavbar_LWe7" id="asynchronous-exceptions-interrupts">Asynchronous Exceptions (Interrupts)<a href="#asynchronous-exceptions-interrupts" class="hash-link" aria-label="Direct link to Asynchronous Exceptions (Interrupts)" title="Direct link to Asynchronous Exceptions (Interrupts)">​</a></h3><p>Asynchronous exceptions, or interrupts, occur independently of the instruction stream currently being executed. They are typically triggered by external events. Examples include:</p><ol><li>External Interrupts: Generated by devices outside the CPU, such as network cards, keyboards, or other peripherals, signaling that they require attention.</li><li>Timer Interrupts: Generated by a timer within the processor, useful for operating system schedulers to implement multitasking by periodically interrupting the current process.</li><li>Inter-Processor Interrupts (IPIs): Used in multi-processor systems where one processor needs to interrupt or signal another processor, often for task scheduling or synchronization purposes.
Both synchronous and asynchronous exceptions are integral to the operation of modern computing systems, enabling efficient and controlled management of resources, error handling, and interaction between hardware and software components.</li></ol><h2 class="anchor anchorWithStickyNavbar_LWe7" id="exceptions-in-our-risc-v-core">Exceptions In our RISC-V Core<a href="#exceptions-in-our-risc-v-core" class="hash-link" aria-label="Direct link to Exceptions In our RISC-V Core" title="Direct link to Exceptions In our RISC-V Core">​</a></h2><h2 class="anchor anchorWithStickyNavbar_LWe7" id="illegal-instruction-exception-trap">Illegal Instruction Exception (trap)<a href="#illegal-instruction-exception-trap" class="hash-link" aria-label="Direct link to Illegal Instruction Exception (trap)" title="Direct link to Illegal Instruction Exception (trap)">​</a></h2><p>Illegal instruction is a synchronous exception because its origin comes from the software flow. </p><h3 class="anchor anchorWithStickyNavbar_LWe7" id="causes-of-illegal-instructions">Causes of illegal instructions<a href="#causes-of-illegal-instructions" class="hash-link" aria-label="Direct link to Causes of illegal instructions" title="Direct link to Causes of illegal instructions">​</a></h3><ul><li>Un familiar instruction that belongs to a specific RISCV extension that not supported bt the core.</li><li>Hw errors while fetching the instruction from the memory.</li><li>Custom instructions that not supported by RISCV spec (In most of the cases the compiler will not compile that).</li><li>Compiler errors (very rare but possible).</li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="cases-in-our-core">Cases in our core<a href="#cases-in-our-core" class="hash-link" aria-label="Direct link to Cases in our core" title="Direct link to Cases in our core">​</a></h3><p>For more details, please refer to <code>/source/big_core/illegal_instruction.vh</code></p><ul><li>Some of the <code>Funct7</code> fields in R-type instructions do not zero</li><li><code>Funct3</code> do not match the instruction. For example we try to execute S-type instruction and <code>Funct3  = 111</code>.</li><li>Un recognized OpCode that not supported by the core or not allowed by the spec.</li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="illegal-instruction-generation">Illegal Instruction Generation<a href="#illegal-instruction-generation" class="hash-link" aria-label="Direct link to Illegal Instruction Generation" title="Direct link to Illegal Instruction Generation">​</a></h3><ul><li>We use the test <code>/verif/big_core/alive_illegal.c</code>.</li><li>We try to create an instruction with illegal <code>FUCT7</code>, we generate <code>slli</code> with funct7 = 0x7f instead of 0x0</li></ul><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">   // This instruction is trying to generate slli instruction with illegal FUNCT7.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    asm(&quot;.word 0xfff79793&quot; : /* outputs / : / inputs / : / clobbers */);</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><ul><li>This is a code snippet from the <code>elf.txt</code> file</li></ul><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">  1660: fd010113            addi    sp,sp,-48</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        .</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        .</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        .</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    1674:   00200793            li  a5,2</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    1678:   fef42423            sw  a5,-24(s0)</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    167c:   fff79793            0xfff79793</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    1680:   fec42703            lw  a4,-20(s0)</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        .</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        .</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        .</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">    16b0:   00008067            ret</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><h3 class="anchor anchorWithStickyNavbar_LWe7" id="illegal-instruction-mechanism">Illegal Instruction Mechanism<a href="#illegal-instruction-mechanism" class="hash-link" aria-label="Direct link to Illegal Instruction Mechanism" title="Direct link to Illegal Instruction Mechanism">​</a></h3><ol><li>Detection if illegal instruction inside the controller :
<code>assign IllegalInstructionQ101H = (PreIllegalInstructionQ101H) &amp;&amp; ! (flushQ102H || flushQ103H);</code></li></ol><ul><li>In case of illegal instruction and flush, we do not start the the interrupt routine because the instruction will be flushed anyway.</li><li>When the illegal instruction is a part of the instruction flow than we erase that instruction by inserting <code>NOP</code> and jumps to the interrupt routine.</li></ul><ol start="2"><li>Csr update
Once we decide to take the exception we start to update and read csr&#x27;s. T</li></ol><ul><li>We update the cause of the exception by modifying the <code>csr_mcause</code> csr by assign the <code>32&#x27;h00000002</code>.</li><li>Update <code>csr_mepc</code> with the return value PC of the illegal instruction. We will use it as return address from the interrupt routine.</li><li>Update <code>csr_mtval</code> with the illegal instruction machine code. In our case it will be <code>fff79793</code></li><li>Set the <code>CSR_MSTATUS[MIE]</code> to the current value of <code>CSR_MSTATUS[MIE]</code> to store the previous machine interrupt enable mode.</li><li>Disable <code>CSR_MSTATUS[MIE]</code> when taking an exception to avoid nested interrupts.   </li></ul><ol start="3"><li>Jumps to Interrupt routine</li></ol><ul><li>Store the values of the registers</li><li>Perform the routine
Jump to <code>csr_mtvec</code> value that keeps the address pf the routine.</li></ul><ol start="4"><li>Return from interrupt routine</li></ol><ul><li>Restore the registers</li><li>update <code>CSR_MSTATUS[MIE]</code> with <code>CSR_MSTATUS[MIE]</code>. </li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="crt0s_boot_traps-file">crt0.s_boot_trap.s file<a href="#crt0s_boot_traps-file" class="hash-link" aria-label="Direct link to crt0.s_boot_trap.s file" title="Direct link to crt0.s_boot_trap.s file">​</a></h3><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">csr_init:</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  li t0, 0x100      # Load the immediate value 0x100 of trap handler address</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  csrw mtvec, t0    # Write the value in t0 to the mtvec CSR</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><ul><li>The address of the interrupt routine is <code>0x100</code></li><li>Inside that file we store and restore the registers before jumping to the routine inside <code>interrupt_handler.h</code>.
Please see <code>/app/crt0/crt0_boot_trap.S</code> and <code>/app/defines/interrupt_handler.h</code></li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="interrupt_handlerh">Interrupt_handler.h<a href="#interrupt_handlerh" class="hash-link" aria-label="Direct link to Interrupt_handler.h" title="Direct link to Interrupt_handler.h">​</a></h3><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain"> if ((mcause &amp; 0xFFF) == ILLEGAL_INSTRUCTION_EXCEPTION) { </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        csr_mepc = read_mepc();</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        csr_mtval = read_mtval();</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        rvc_printf(&quot;ILGL INST\n&quot;);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        rvc_printf(&quot;MEPC:&quot;);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        rvc_print_unsigned_int_hex(csr_mepc);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        rvc_printf(&quot;\n&quot;);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        rvc_printf(&quot;MTVAL:&quot;);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        rvc_print_unsigned_int_hex(csr_mtval);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        rvc_printf(&quot;\n&quot;);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">       }</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><h2 class="anchor anchorWithStickyNavbar_LWe7" id="timer-interrupt-exception">Timer interrupt exception<a href="#timer-interrupt-exception" class="hash-link" aria-label="Direct link to Timer interrupt exception" title="Direct link to Timer interrupt exception">​</a></h2><ul><li>We use internal timer to generate the interrupt. The timer interrupt mechanism compared between <code>csr_custom_mtime</code> to <code>csr_custom_mtimecmp</code> (will be explained soon)</li><li>One of the tests we use is `bubblesort_with_timer.c&#x27; to test the timer interrupt</li></ul><h3 class="anchor anchorWithStickyNavbar_LWe7" id="timer-interrupt-flow">Timer interrupt flow<a href="#timer-interrupt-flow" class="hash-link" aria-label="Direct link to Timer interrupt flow" title="Direct link to Timer interrupt flow">​</a></h3><ol><li>By default we disable timer interrupts. The reason for that is to avoid from any exceptions while booting the system like we do in crt0.s file</li></ol><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">csr_init:</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  li t0, 0x100      # Load the immediate value 0x100 of trap handler address</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  csrw mtvec, t0    # Write the value in t0 to the mtvec CSR</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  # Enable software and external interrupts. Set meie and msie to 1 and mtie to 0 as default values</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  li t0, 0x808</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  csrw  mie, t0     </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  # Enable interrupts. Set MIE and MPIE bit to 1 and 0 respectively in mstatus register.</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  li t0, 0x8</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  csrw  mstatus, t0 </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  # update custom csr at address 0xBC0 that serves as mtimecmp register</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  li t0, 0x00000500</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">  csrw 0xBC0, t0  </span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><p>  The above code is a part of csr initialization in the crt0.s file. We disable timer interrupts by clear <code>MTIP</code> bit. We allow other interrupts to be taken by setting mie csr bits and mstatus appropriate bits. We set <code>csr_custom_mtimecmp</code> to 0x500.
2. Inside the csr module once <code>csr_custom_mtime &gt;= csr_custom_mtimecmp</code>, we put the timer interrupt interrupt in pending mode   </p><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">next_csr.csr_mip[CSR_MIP_MTIP]  = (csr.csr_custom_mtime &gt;= csr.csr_custom_mtimecmp);</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><ol start="3"><li>From naive perspective, the timer interrupt can ocurred only when the following conditions are met:</li></ol><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign TimerInterruptEnable =  csr.csr_mip[CSR_MIP_MTIP]          &amp;&amp; // 1) mtime &gt;= mtimecmp : MTIP - Machine Timer Interrupt Pending</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">                               csr.csr_mstatus[CSR_MSTATUS_MIE]   &amp;&amp; // 2) in mstatus register MIE bit is set</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">                               csr.csr_mie[CSR_MIE_MTIE];            // 3) in mie register MTIE bit is set</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><ol start="4"><li>When <code>TimerInterruptEnable = 1</code> than the we let the controller to decide whether to take the interrupt or not. We do that cause we do not want to take that exception while the controller has an &quot;Invalid Instruction&quot;. The condition that effects if the exception will be taken or not are inside the controller.</li></ol><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">assign TimerInterruptTakenQ101H = (TimerInterruptEnable) &amp; (PreValidInstQ101H) &amp; !(JumpOrBranch) &amp; !(IllegalInstructionQ101H);</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><ol start="5"><li>Once the Timer interrupt begins we do the following:</li></ol><ul><li>update mcause</li><li>update mepc with the return address</li><li>set the CSR_MSTATUS<!-- -->[MPIE]<!-- --> to the current value of CSR_MSTATUS<!-- -->[MIE]</li><li>disable CSR_MSTATUS<!-- -->[MIE]<!-- --> when taking an exception to avoid nested interrupts</li></ul><ol start="6"><li>We store the registers and jumps to interrupt handler. At the end we update <code>csr_custom_mtimecmp</code> with new value </li></ol><div class="codeBlockContainer_Ckt0 theme-code-block" style="--prism-color:#bfc7d5;--prism-background-color:#292d3e"><div class="codeBlockContent_biex"><pre tabindex="0" class="prism-code language-text codeBlock_bY9V thin-scrollbar"><code class="codeBlockLines_e6Vv"><span class="token-line" style="color:#bfc7d5"><span class="token plain">    if (mcause == MACHINE_TIMER_INTERRUPT) {</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        //Run the mtime interrupt handler routine</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        mtime_routine_handler();</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        unsigned int csr_custom_mtime    = read_custom_mtime();</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        unsigned int csr_custom_mtimecmp = read_custom_mtimecmp();</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        csr_custom_mtimecmp = csr_custom_mtime + TIMER_INTERRUPT_INTERVAL; </span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">        write_custom_mtimecmp(csr_custom_mtimecmp);</span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#bfc7d5"><span class="token plain">       }</span><br></span></code></pre><div class="buttonGroup__atx"><button type="button" aria-label="Copy code to clipboard" title="Copy" class="clean-btn"><span class="copyButtonIcons_eSgA" aria-hidden="true"><svg viewBox="0 0 24 24" class="copyButtonIcon_y97N"><path fill="currentColor" d="M19,21H8V7H19M19,5H8A2,2 0 0,0 6,7V21A2,2 0 0,0 8,23H19A2,2 0 0,0 21,21V7A2,2 0 0,0 19,5M16,1H4A2,2 0 0,0 2,3V17H4V3H16V1Z"></path></svg><svg viewBox="0 0 24 24" class="copyButtonSuccessIcon_LjdS"><path fill="currentColor" d="M21,7L9,19L3.5,13.5L4.91,12.09L9,16.17L19.59,5.59L21,7Z"></path></svg></span></button></div></div></div><ol start="7"><li>Restore the registers and return to the original program</li><li>next_csr.csr_mstatus<!-- -->[CSR_MSTATUS_MIE]<!-- --> = csr.csr_mstatus<!-- -->[CSR_MSTATUS_MPIE]<!-- -->;</li></ol></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="theme-doc-footer-edit-meta-row row"><div class="col"><a href="https://github.com/FPGA-MAFIA/fpga_mafia_wiki/tree/main/docs/rvc/big_core/exceptions.md" target="_blank" rel="noreferrer noopener" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>Edit this page</a></div><div class="col lastUpdated_vwxv"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Docs pages"><a class="pagination-nav__link pagination-nav__link--prev" href="/fpga_mafia_wiki/docs/rvc/big_core/pmon"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">pmon</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/fpga_mafia_wiki/docs/rvc/mini_core/intro"><div class="pagination-nav__sublabel">Next</div><div class="pagination-nav__label">intro</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#introduction" class="table-of-contents__link toc-highlight">Introduction</a><ul><li><a href="#synchronous-exceptions" class="table-of-contents__link toc-highlight">Synchronous Exceptions</a></li><li><a href="#asynchronous-exceptions-interrupts" class="table-of-contents__link toc-highlight">Asynchronous Exceptions (Interrupts)</a></li></ul></li><li><a href="#exceptions-in-our-risc-v-core" class="table-of-contents__link toc-highlight">Exceptions In our RISC-V Core</a></li><li><a href="#illegal-instruction-exception-trap" class="table-of-contents__link toc-highlight">Illegal Instruction Exception (trap)</a><ul><li><a href="#causes-of-illegal-instructions" class="table-of-contents__link toc-highlight">Causes of illegal instructions</a></li><li><a href="#cases-in-our-core" class="table-of-contents__link toc-highlight">Cases in our core</a></li><li><a href="#illegal-instruction-generation" class="table-of-contents__link toc-highlight">Illegal Instruction Generation</a></li><li><a href="#illegal-instruction-mechanism" class="table-of-contents__link toc-highlight">Illegal Instruction Mechanism</a></li><li><a href="#crt0s_boot_traps-file" class="table-of-contents__link toc-highlight">crt0.s_boot_trap.s file</a></li><li><a href="#interrupt_handlerh" class="table-of-contents__link toc-highlight">Interrupt_handler.h</a></li></ul></li><li><a href="#timer-interrupt-exception" class="table-of-contents__link toc-highlight">Timer interrupt exception</a><ul><li><a href="#timer-interrupt-flow" class="table-of-contents__link toc-highlight">Timer interrupt flow</a></li></ul></li></ul></div></div></div></div></main></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">Contributors</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://www.linkedin.com/in/amichai-ben-david" target="_blank" rel="noopener noreferrer" class="footer__link-item">Amichai Ben-David</a></li><li class="footer__item"><a href="https://www.linkedin.com/in/noam-sabban" target="_blank" rel="noopener noreferrer" class="footer__link-item">Noam Sabban</a></li><li class="footer__item"><a href="https://github.com/ShmuelSfez" target="_blank" rel="noopener noreferrer" class="footer__link-item">Shmuel Sfez</a></li><li class="footer__item"><a href="https://github.com/yeonatanPerelman" target="_blank" rel="noopener noreferrer" class="footer__link-item">Yeonatan Perelman</a></li><li class="footer__item"><a href="https://github.com/danielk532" target="_blank" rel="noopener noreferrer" class="footer__link-item">Daniel Kaufman</a></li><li class="footer__item"><a href="https://www.linkedin.com/in/roman-gilgor-a5326532/" target="_blank" rel="noopener noreferrer" class="footer__link-item">Roman Gilgor</a></li></ul></div><div class="col footer__col"><div class="footer__title">RTL Units</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/fabric/intro">Fabric</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/fabric/intro">- Tile</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/fabric/intro">- Router</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/rvc/intro">RISCV Cores</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">Memory Subsystem</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">- Instruction Cache</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">- Data Cache</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/cache/cache_intro">- Memory Controller</a></li></ul></div><div class="col footer__col"><div class="footer__title">TFM</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/intro">Project Tool</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/git_and_github">- Git &amp; GitHub</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/GccRiscV">- RISCV GCC</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/ModelSim">- Modelsim</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/projectTool/ModelSim">- Quartus</a></li><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_wiki/docs/TFM/verilog/intro">System-Verilog</a></li></ul></div><div class="col footer__col"><div class="footer__title">GitHub - links</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://github.com/amichai-bd/fpga_mafia" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub - FPGA MAFIA<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li><li class="footer__item"><a href="https://github.com/amichai-bd/fpga_mafia_wiki" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub - FPGA MAFIA WIKI<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright © 2024 MAFIA Project</div></div></div></footer></div>
<script src="/fpga_mafia_wiki/assets/js/runtime~main.77bb4b94.js"></script>
<script src="/fpga_mafia_wiki/assets/js/main.1b6b114e.js"></script>
</body>
</html>