Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: top_bus.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_bus.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_bus"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : top_bus
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "lfsr1.v" in library work
Compiling verilog file "ticket_manager.v" in library work
Module <lfsr1> compiled
Compiling verilog file "random_no_gen.v" in library work
Module <ticket_manager> compiled
Compiling verilog file "lottery_manager.v" in library work
Module <random_no_gen> compiled
Compiling verilog file "comparator_gen.v" in library work
Module <lottery_manager> compiled
Compiling verilog file "arbiter.v" in library work
Module <comparator_gen> compiled
Compiling verilog file "hd_calcu_4m.v" in library work
Module <arbiter> compiled
Compiling verilog file "fuzzy_arbiter_him.v" in library work
Module <hd_calcu_4m> compiled
Compiling verilog file "decorder.v" in library work
Module <fuzzy_arbiter_him> compiled
Compiling verilog file "ahbarb.v" in library work
Module <decoder> compiled
Module <ahbarb> compiled
No errors in compilation
Analysis of file <"top_bus.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top_bus> in library <work>.

Analyzing hierarchy for module <ahbarb> in library <work> with parameters.
	BUSY = "01"
	BUS_1024 = "111"
	BUS_128 = "100"
	BUS_16 = "001"
	BUS_256 = "101"
	BUS_32 = "010"
	BUS_512 = "110"
	BUS_64 = "011"
	BUS_8 = "000"
	BUS_CYC = "1"
	BUS_PARK = "0"
	ERROR = "01"
	HIGH = "1"
	IDLE = "00"
	INCR = "001"
	INCR16 = "111"
	INCR4 = "011"
	INCR8 = "101"
	LOW = "0"
	NONSEQ = "10"
	OKAY = "00"
	READ = "0"
	RETRY = "10"
	SEQ = "11"
	SINGLE = "000"
	SPLIT = "11"
	WRITE = "1"

Analyzing hierarchy for module <decoder> in library <work>.

Analyzing hierarchy for module <ham> in library <work> with parameters.
	Invert = "00"
	Invert_even_line = "10"
	Invert_odd_line = "11"
	Swap = "01"

Analyzing hierarchy for module <fuzzy_arbiter_him> in library <work> with parameters.
	high = "11"
	low = "00"
	med = "01"

Analyzing hierarchy for module <hd_calcu_4m> in library <work>.

Analyzing hierarchy for module <arbiter> in library <work>.

Analyzing hierarchy for module <ticket_manager> in library <work> with parameters.
	seed0 = "0001"
	seed1 = "0010"
	seed2 = "0011"
	seed3 = "0100"

Analyzing hierarchy for module <lottery_manager> in library <work>.

Analyzing hierarchy for module <random_no_gen> in library <work> with parameters.
	seed = "000001"

Analyzing hierarchy for module <comparator_gen> in library <work>.

Analyzing hierarchy for module <lfsr1> in library <work> with parameters.
	seed = "0001"
	size = "00000000000000000000000000000100"

Analyzing hierarchy for module <lfsr1> in library <work> with parameters.
	seed = "0010"
	size = "00000000000000000000000000000100"

Analyzing hierarchy for module <lfsr1> in library <work> with parameters.
	seed = "0011"
	size = "00000000000000000000000000000100"

Analyzing hierarchy for module <lfsr1> in library <work> with parameters.
	seed = "0100"
	size = "00000000000000000000000000000100"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_bus>.
Module <top_bus> is correct for synthesis.
 
Analyzing module <ahbarb> in library <work>.
	BUSY = 2'b01
	BUS_1024 = 3'b111
	BUS_128 = 3'b100
	BUS_16 = 3'b001
	BUS_256 = 3'b101
	BUS_32 = 3'b010
	BUS_512 = 3'b110
	BUS_64 = 3'b011
	BUS_8 = 3'b000
	BUS_CYC = 1'b1
	BUS_PARK = 1'b0
	ERROR = 2'b01
	HIGH = 1'b1
	IDLE = 2'b00
	INCR = 3'b001
	INCR16 = 3'b111
	INCR4 = 3'b011
	INCR8 = 3'b101
	LOW = 1'b0
	NONSEQ = 2'b10
	OKAY = 2'b00
	READ = 1'b0
	RETRY = 2'b10
	SEQ = 2'b11
	SINGLE = 3'b000
	SPLIT = 2'b11
	WRITE = 1'b1
Module <ahbarb> is correct for synthesis.
 
Analyzing module <fuzzy_arbiter_him> in library <work>.
	high = 2'b11
	low = 2'b00
	med = 2'b01
	Calling function <quotient>.
	Calling function <quotient>.
	Calling function <quotient>.
	Calling function <quotient>.
Module <fuzzy_arbiter_him> is correct for synthesis.
 
Analyzing module <arbiter> in library <work>.
Module <arbiter> is correct for synthesis.
 
Analyzing module <ticket_manager> in library <work>.
	seed0 = 4'b0001
	seed1 = 4'b0010
	seed2 = 4'b0011
	seed3 = 4'b0100
Module <ticket_manager> is correct for synthesis.
 
Analyzing module <lfsr1.1> in library <work>.
	seed = 4'b0001
	size = 32'sb00000000000000000000000000000100
Module <lfsr1.1> is correct for synthesis.
 
Analyzing module <lfsr1.2> in library <work>.
	seed = 4'b0010
	size = 32'sb00000000000000000000000000000100
Module <lfsr1.2> is correct for synthesis.
 
Analyzing module <lfsr1.3> in library <work>.
	seed = 4'b0011
	size = 32'sb00000000000000000000000000000100
Module <lfsr1.3> is correct for synthesis.
 
Analyzing module <lfsr1.4> in library <work>.
	seed = 4'b0100
	size = 32'sb00000000000000000000000000000100
Module <lfsr1.4> is correct for synthesis.
 
Analyzing module <lottery_manager> in library <work>.
WARNING:Xst:905 - "lottery_manager.v" line 32: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r0>, <r1>, <r2>, <r3>
Module <lottery_manager> is correct for synthesis.
 
Analyzing module <random_no_gen> in library <work>.
	seed = 6'b000001
Module <random_no_gen> is correct for synthesis.
 
Analyzing module <comparator_gen> in library <work>.
WARNING:Xst:905 - "comparator_gen.v" line 34: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <enable>, <r0>, <r1>, <r2>, <r3>
Module <comparator_gen> is correct for synthesis.
 
Analyzing module <decoder> in library <work>.
Module <decoder> is correct for synthesis.
 
Analyzing module <ham> in library <work>.
	Invert = 2'b00
	Invert_even_line = 2'b10
	Invert_odd_line = 2'b11
	Swap = 2'b01
Module <ham> is correct for synthesis.
 
Analyzing module <hd_calcu_4m> in library <work>.
Module <hd_calcu_4m> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <quotient/1/i> in unit <fuzzy_arbiter_him> has a constant value of 10000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <quotient/2/i> in unit <fuzzy_arbiter_him> has a constant value of 10000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <quotient/3/i> in unit <fuzzy_arbiter_him> has a constant value of 10000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <quotient/4/i> in unit <fuzzy_arbiter_him> has a constant value of 10000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <hsel2> in unit <decoder> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <decoder>.
    Related source file is "decorder.v".
    Found 4x3-bit ROM for signal <haddr$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <decoder> synthesized.


Synthesizing Unit <lottery_manager>.
    Related source file is "lottery_manager.v".
WARNING:Xst:646 - Signal <h3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <h2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <h1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <h0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit adder for signal <s1>.
    Found 6-bit adder for signal <s3>.
    Found 6-bit adder for signal <s2$add0000> created at line 39.
    Found 5-bit adder carry out for signal <s2$addsub0001> created at line 39.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <lottery_manager> synthesized.


Synthesizing Unit <random_no_gen>.
    Related source file is "random_no_gen.v".
    Found 6-bit register for signal <random_no>.
    Found 6-bit register for signal <im_data>.
    Found 1-bit xor2 for signal <im_data$xor0000> created at line 33.
    Found 1-bit xor2 for signal <im_data$xor0001> created at line 33.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <random_no_gen> synthesized.


Synthesizing Unit <comparator_gen>.
    Related source file is "comparator_gen.v".
WARNING:Xst:737 - Found 1-bit latch for signal <g0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <g1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <g2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <g3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <gr0>.
    Found 1-bit register for signal <gr1>.
    Found 1-bit register for signal <gr2>.
    Found 1-bit register for signal <gr3>.
    Found 6-bit comparator lessequal for signal <g0$cmp_le0000> created at line 37.
    Found 6-bit comparator lessequal for signal <g0$cmp_le0001> created at line 41.
    Found 6-bit comparator lessequal for signal <g0$cmp_le0002> created at line 45.
    Found 6-bit comparator lessequal for signal <g0$cmp_le0003> created at line 49.
    Found 6-bit comparator greater for signal <g0$cmp_lt0000> created at line 37.
    Found 6-bit comparator less for signal <g0$cmp_lt0001> created at line 41.
    Found 6-bit comparator less for signal <g0$cmp_lt0002> created at line 45.
    Found 6-bit comparator less for signal <g0$cmp_lt0003> created at line 49.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <comparator_gen> synthesized.


Synthesizing Unit <lfsr1_1>.
    Related source file is "lfsr1.v".
    Found 4-bit register for signal <random_data>.
    Found 4-bit register for signal <im_data>.
    Found 1-bit xor2 for signal <im_data$xor0000> created at line 33.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <lfsr1_1> synthesized.


Synthesizing Unit <lfsr1_2>.
    Related source file is "lfsr1.v".
    Found 4-bit register for signal <random_data>.
    Found 4-bit register for signal <im_data>.
    Found 1-bit xor2 for signal <im_data$xor0000> created at line 33.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <lfsr1_2> synthesized.


Synthesizing Unit <lfsr1_3>.
    Related source file is "lfsr1.v".
    Found 4-bit register for signal <random_data>.
    Found 4-bit register for signal <im_data>.
    Found 1-bit xor2 for signal <im_data$xor0000> created at line 33.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <lfsr1_3> synthesized.


Synthesizing Unit <lfsr1_4>.
    Related source file is "lfsr1.v".
    Found 4-bit register for signal <random_data>.
    Found 4-bit register for signal <im_data>.
    Found 1-bit xor2 for signal <im_data$xor0000> created at line 33.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <lfsr1_4> synthesized.


Synthesizing Unit <hd_calcu_4m>.
    Related source file is "hd_calcu_4m.v".
    Found 6-bit adder for signal <hd>.
    Found 2-bit adder for signal <hd$addsub0001> created at line 26.
    Found 3-bit adder for signal <hd$addsub0003> created at line 26.
    Found 3-bit adder for signal <hd$addsub0004> created at line 26.
    Found 3-bit adder for signal <hd$addsub0005> created at line 26.
    Found 4-bit adder for signal <hd$addsub0007> created at line 26.
    Found 4-bit adder for signal <hd$addsub0008> created at line 26.
    Found 4-bit adder for signal <hd$addsub0009> created at line 26.
    Found 4-bit adder for signal <hd$addsub0010> created at line 26.
    Found 4-bit adder for signal <hd$addsub0011> created at line 26.
    Found 4-bit adder for signal <hd$addsub0012> created at line 26.
    Found 4-bit adder for signal <hd$addsub0013> created at line 26.
    Found 5-bit adder for signal <hd$addsub0015> created at line 26.
    Found 5-bit adder for signal <hd$addsub0016> created at line 26.
    Found 5-bit adder for signal <hd$addsub0017> created at line 26.
    Found 5-bit adder for signal <hd$addsub0018> created at line 26.
    Found 5-bit adder for signal <hd$addsub0019> created at line 26.
    Found 5-bit adder for signal <hd$addsub0020> created at line 26.
    Found 5-bit adder for signal <hd$addsub0021> created at line 26.
    Found 5-bit adder for signal <hd$addsub0022> created at line 26.
    Found 5-bit adder for signal <hd$addsub0023> created at line 26.
    Found 5-bit adder for signal <hd$addsub0024> created at line 26.
    Found 5-bit adder for signal <hd$addsub0025> created at line 26.
    Found 5-bit adder for signal <hd$addsub0026> created at line 26.
    Found 5-bit adder for signal <hd$addsub0027> created at line 26.
    Found 5-bit adder for signal <hd$addsub0028> created at line 26.
    Found 5-bit adder for signal <hd$addsub0029> created at line 26.
    Found 6-bit adder for signal <hd$addsub0031> created at line 26.
    Found 1-bit adder carry out for signal <hd$addsub0032> created at line 26.
    Found 2-bit adder carry out for signal <hd$addsub0033> created at line 26.
    Found 3-bit adder carry out for signal <hd$addsub0034> created at line 26.
    Found 4-bit adder carry out for signal <hd$addsub0035> created at line 26.
    Found 5-bit adder carry out for signal <hd$addsub0036> created at line 26.
    Summary:
	inferred  33 Adder/Subtractor(s).
Unit <hd_calcu_4m> synthesized.


Synthesizing Unit <ham>.
    Related source file is "ham_4m.v".
    Found 34-bit register for signal <data_out>.
    Found 6-bit comparator less for signal <hd_sel1$cmp_lt0000> created at line 108.
    Found 6-bit comparator greater for signal <hd_sel_el_ol$cmp_gt0000> created at line 96.
    Found 6-bit comparator less for signal <hd_sel_el_ol$cmp_lt0000> created at line 94.
    Found 6-bit comparator greater for signal <hd_sel_i_s$cmp_gt0000> created at line 88.
    Found 6-bit comparator less for signal <hd_sel_i_s$cmp_lt0000> created at line 86.
    Found 34-bit xor2 for signal <i_e_l_xor>.
    Found 34-bit xor2 for signal <i_o_l_xor>.
    Found 34-bit xor2 for signal <invert_xor>.
    Found 34-bit xor2 for signal <swap_xor>.
    Found 6-bit comparator equal for signal <temp$cmp_eq0000>.
    Found 6-bit comparator equal for signal <temp$cmp_eq0001>.
    Found 6-bit comparator equal for signal <temp$cmp_eq0002>.
    Found 6-bit comparator equal for signal <temp$cmp_eq0003>.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   9 Comparator(s).
Unit <ham> synthesized.


Synthesizing Unit <ticket_manager>.
    Related source file is "ticket_manager.v".
    Found 4-bit register for signal <t0>.
    Found 4-bit register for signal <t1>.
    Found 4-bit register for signal <t2>.
    Found 4-bit register for signal <t3>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <ticket_manager> synthesized.


Synthesizing Unit <arbiter>.
    Related source file is "arbiter.v".
Unit <arbiter> synthesized.


Synthesizing Unit <fuzzy_arbiter_him>.
    Related source file is "fuzzy_arbiter_him.v".
    Using one-hot encoding for signal <Ap2>.
    Using one-hot encoding for signal <Ap3>.
    Using one-hot encoding for signal <Ap1>.
    Using one-hot encoding for signal <Ap0>.
WARNING:Xst:643 - "fuzzy_arbiter_him.v" line 249: The result of a 16x7-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "fuzzy_arbiter_him.v" line 281: The result of a 16x7-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "fuzzy_arbiter_him.v" line 316: The result of a 16x7-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "fuzzy_arbiter_him.v" line 349: The result of a 16x7-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 16x7-bit multiplier for signal <acceptance_rate0$mult0001> created at line 249.
    Found 16x7-bit multiplier for signal <acceptance_rate1$mult0001> created at line 281.
    Found 16x7-bit multiplier for signal <acceptance_rate2$mult0001> created at line 316.
    Found 16x7-bit multiplier for signal <acceptance_rate3$mult0001> created at line 349.
    Found 16-bit comparator greater for signal <Ap0$cmp_gt0000> created at line 267.
    Found 16-bit comparator less for signal <Ap0$cmp_lt0000> created at line 262.
    Found 16-bit comparator less for signal <Ap0$cmp_lt0001> created at line 265.
    Found 16-bit comparator greater for signal <Ap1$cmp_gt0000> created at line 300.
    Found 16-bit comparator less for signal <Ap1$cmp_lt0000> created at line 295.
    Found 16-bit comparator less for signal <Ap1$cmp_lt0001> created at line 298.
    Found 16-bit comparator greater for signal <Ap2$cmp_gt0000> created at line 334.
    Found 16-bit comparator less for signal <Ap2$cmp_lt0000> created at line 329.
    Found 16-bit comparator less for signal <Ap2$cmp_lt0001> created at line 332.
    Found 16-bit comparator greater for signal <Ap3$cmp_gt0000> created at line 367.
    Found 16-bit comparator less for signal <Ap3$cmp_lt0000> created at line 362.
    Found 16-bit comparator less for signal <Ap3$cmp_lt0001> created at line 365.
    Found 1-bit tristate buffer for signal <clk2>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <M_grant_0>.
    Found 16-bit up counter for signal <M_grant_0_count>.
    Found 1-bit register for signal <M_grant_1>.
    Found 16-bit up counter for signal <M_grant_1_count>.
    Found 1-bit register for signal <M_grant_2>.
    Found 16-bit up counter for signal <M_grant_2_count>.
    Found 1-bit register for signal <M_grant_3>.
    Found 16-bit up counter for signal <M_grant_3_count>.
    Found 16-bit up counter for signal <M_req_0_count>.
    Found 16-bit up counter for signal <M_req_1_count>.
    Found 16-bit up counter for signal <M_req_2_count>.
    Found 16-bit up counter for signal <M_req_3_count>.
    Summary:
	inferred   8 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred  64 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
	inferred  12 Comparator(s).
	inferred   1 Tristate(s).
Unit <fuzzy_arbiter_him> synthesized.


Synthesizing Unit <ahbarb>.
    Related source file is "ahbarb.v".
WARNING:Xst:647 - Input <haddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <htrans_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hbusreq_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gated_clk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bsize> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <arb_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <enable>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 7-bit register for signal <count>.
    Found 7-bit adder for signal <count$share0000>.
    Found 1-bit register for signal <time_out>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ahbarb> synthesized.


Synthesizing Unit <top_bus>.
    Related source file is "top_bus.v".
WARNING:Xst:1306 - Output <HRDATAS_0<31:1>> is never assigned.
WARNING:Xst:1305 - Output <HRDATAS_0<0>> is never assigned. Tied to value 0.
WARNING:Xst:1306 - Output <HRDATAS_1<31:1>> is never assigned.
WARNING:Xst:1305 - Output <HRDATAS_1<0>> is never assigned. Tied to value 0.
WARNING:Xst:1306 - Output <HRDATAS_2<31:1>> is never assigned.
WARNING:Xst:1305 - Output <HRDATAS_2<0>> is never assigned. Tied to value 0.
WARNING:Xst:1306 - Output <HRDATAS_3<31:1>> is never assigned.
WARNING:Xst:1305 - Output <HRDATAS_3<0>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <master> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hrdata_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <HRDATAS> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit tristate buffer for signal <HADDRS_0>.
    Found 32-bit tristate buffer for signal <HADDRS_1>.
    Found 32-bit tristate buffer for signal <HADDRS_2>.
    Found 32-bit tristate buffer for signal <HADDRS_3>.
    Found 3-bit tristate buffer for signal <HBURST_S_0>.
    Found 3-bit tristate buffer for signal <HBURST_S_1>.
    Found 3-bit tristate buffer for signal <HBURST_S_2>.
    Found 3-bit tristate buffer for signal <HBURST_S_3>.
    Found 1-bit tristate buffer for signal <HREADY_0>.
    Found 1-bit tristate buffer for signal <HREADY_1>.
    Found 1-bit tristate buffer for signal <HREADY_2>.
    Found 1-bit tristate buffer for signal <HREADY_3>.
    Found 3-bit tristate buffer for signal <HSIZE_S_0>.
    Found 3-bit tristate buffer for signal <HSIZE_S_1>.
    Found 3-bit tristate buffer for signal <HSIZE_S_2>.
    Found 3-bit tristate buffer for signal <HSIZE_S_3>.
    Found 2-bit tristate buffer for signal <HTRANS_S_0>.
    Found 2-bit tristate buffer for signal <HTRANS_S_1>.
    Found 2-bit tristate buffer for signal <HTRANS_S_2>.
    Found 2-bit tristate buffer for signal <HTRANS_S_3>.
    Found 34-bit tristate buffer for signal <HWDATAS_0>.
    Found 34-bit tristate buffer for signal <HWDATAS_1>.
    Found 34-bit tristate buffer for signal <HWDATAS_2>.
    Found 34-bit tristate buffer for signal <HWDATAS_3>.
    Found 1-bit tristate buffer for signal <HWRITE_S_0>.
    Found 1-bit tristate buffer for signal <HWRITE_S_1>.
    Found 1-bit tristate buffer for signal <HWRITE_S_2>.
    Found 1-bit tristate buffer for signal <HWRITE_S_3>.
    Found 2-bit tristate buffer for signal <hresp_0>.
    Found 2-bit tristate buffer for signal <hresp_1>.
    Found 2-bit tristate buffer for signal <hresp_2>.
    Found 2-bit tristate buffer for signal <hresp_3>.
    Summary:
	inferred 312 Tristate(s).
Unit <top_bus> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x3-bit ROM                                           : 1
# Multipliers                                          : 4
 16x7-bit multiplier                                   : 4
# Adders/Subtractors                                   : 201
 1-bit adder carry out                                 : 4
 2-bit adder                                           : 4
 2-bit adder carry out                                 : 4
 3-bit adder                                           : 12
 3-bit adder carry out                                 : 4
 32-bit subtractor                                     : 64
 4-bit adder                                           : 28
 4-bit adder carry out                                 : 4
 5-bit adder                                           : 61
 5-bit adder carry out                                 : 5
 6-bit adder                                           : 10
 7-bit adder                                           : 1
# Counters                                             : 8
 16-bit up counter                                     : 8
# Registers                                            : 26
 1-bit register                                        : 10
 34-bit register                                       : 1
 4-bit register                                        : 12
 6-bit register                                        : 2
 7-bit register                                        : 1
# Latches                                              : 5
 1-bit latch                                           : 5
# Comparators                                          : 29
 16-bit comparator greater                             : 4
 16-bit comparator less                                : 8
 6-bit comparator equal                                : 4
 6-bit comparator greater                              : 3
 6-bit comparator less                                 : 6
 6-bit comparator lessequal                            : 4
# Tristates                                            : 33
 1-bit tristate buffer                                 : 9
 2-bit tristate buffer                                 : 8
 3-bit tristate buffer                                 : 8
 32-bit tristate buffer                                : 4
 34-bit tristate buffer                                : 4
# Xors                                                 : 10
 1-bit xor2                                            : 6
 34-bit xor2                                           : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x3-bit ROM                                           : 1
# Multipliers                                          : 4
 16x7-bit multiplier                                   : 4
# Adders/Subtractors                                   : 201
 1-bit adder carry out                                 : 4
 17-bit subtractor                                     : 4
 18-bit subtractor                                     : 4
 19-bit subtractor                                     : 4
 2-bit adder                                           : 4
 2-bit adder carry out                                 : 4
 3-bit adder                                           : 12
 3-bit adder carry out                                 : 4
 32-bit subtractor                                     : 52
 4-bit adder                                           : 28
 4-bit adder carry out                                 : 4
 5-bit adder                                           : 61
 5-bit adder carry out                                 : 5
 6-bit adder                                           : 10
 7-bit adder                                           : 1
# Counters                                             : 8
 16-bit up counter                                     : 8
# Registers                                            : 111
 Flip-Flops                                            : 111
# Latches                                              : 5
 1-bit latch                                           : 5
# Comparators                                          : 29
 16-bit comparator greater                             : 4
 16-bit comparator less                                : 8
 6-bit comparator equal                                : 4
 6-bit comparator greater                              : 3
 6-bit comparator less                                 : 6
 6-bit comparator lessequal                            : 4
# Xors                                                 : 10
 1-bit xor2                                            : 6
 34-bit xor2                                           : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2041 - Unit fuzzy_arbiter_him: 1 internal tristate is replaced by logic (pull-up yes): clk2.

Optimizing unit <top_bus> ...

Optimizing unit <lottery_manager> ...

Optimizing unit <comparator_gen> ...

Optimizing unit <hd_calcu_4m> ...

Optimizing unit <ham> ...

Optimizing unit <fuzzy_arbiter_him> ...

Optimizing unit <ahbarb> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_bus, actual ratio is 192.
Optimizing block <top_bus> to meet ratio 100 (+ 5) of 960 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <top_bus>, final ratio is 181.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 239
 Flip-Flops                                            : 239

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_bus.ngr
Top Level Output File Name         : top_bus
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 762

Cell Usage :
# BELS                             : 5995
#      GND                         : 1
#      INV                         : 84
#      LUT1                        : 146
#      LUT2                        : 304
#      LUT2_D                      : 11
#      LUT2_L                      : 3
#      LUT3                        : 1047
#      LUT3_D                      : 26
#      LUT3_L                      : 8
#      LUT4                        : 1584
#      LUT4_D                      : 164
#      LUT4_L                      : 40
#      MULT_AND                    : 56
#      MUXCY                       : 1290
#      MUXF5                       : 67
#      VCC                         : 1
#      XORCY                       : 1163
# FlipFlops/Latches                : 244
#      FD                          : 4
#      FD_1                        : 16
#      FDC                         : 67
#      FDC_1                       : 50
#      FDCE                        : 64
#      FDCE_1                      : 7
#      FDE                         : 1
#      FDE_1                       : 23
#      FDP                         : 1
#      FDP_1                       : 6
#      LD                          : 4
#      LDP                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 635
#      IBUF                        : 307
#      OBUF                        : 16
#      OBUFT                       : 312
# MULTs                            : 4
#      MULT18X18SIO                : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                     1788  out of    960   186% (*) 
 Number of Slice Flip Flops:            244  out of   1920    12%  
 Number of 4 input LUTs:               3417  out of   1920   177% (*) 
 Number of IOs:                         762
 Number of bonded IOBs:                 635  out of     83   765% (*) 
 Number of MULT18X18SIOs:                 4  out of      4   100%  
 Number of GCLKs:                         2  out of     24     8%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+------------------------------------+-------+
Clock Signal                             | Clock buffer(FF name)              | Load  |
-----------------------------------------+------------------------------------+-------+
clk                                      | IBUF+BUFG                          | 111   |
A1/fuzzy/clk21(A1/fuzzy/clk2LogicTrst1:O)| BUFG(*)(A1/fuzzy/ar/y1/t0_0)       | 64    |
HMASTER_3_OBUF(A1/fuzzy/grant_01:O)      | NONE(*)(A1/fuzzy/M_grant_0_count_0)| 16    |
HMASTER_1_OBUF(A1/fuzzy/grant_21:O)      | NONE(*)(A1/fuzzy/M_grant_2_count_0)| 16    |
HMASTER_2_OBUF(A1/fuzzy/grant_11:O)      | NONE(*)(A1/fuzzy/M_grant_1_count_0)| 16    |
HMASTER_0_OBUF(A1/fuzzy/grant_31:O)      | NONE(*)(A1/fuzzy/M_grant_3_count_0)| 16    |
A1/fuzzy/enable                          | NONE(A1/fuzzy/ar/y4/g0)            | 4     |
A1/enable_or0000(A1/enable_or00001:O)    | NONE(*)(A1/enable)                 | 1     |
-----------------------------------------+------------------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------+-------------------------+-------+
Control Signal                         | Buffer(FF name)         | Load  |
---------------------------------------+-------------------------+-------+
HRDATAS_3_0_OBUF(XST_GND:G)            | NONE(A1/fuzzy/M_grant_0)| 154   |
A1/hresetn_inv(enc/resetn_inv1_INV_0:O)| NONE(A1/count_0)        | 41    |
A1/enable_or0001(A1/enable_or00011:O)  | NONE(A1/enable)         | 1     |
---------------------------------------+-------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 84.998ns (Maximum Frequency: 11.765MHz)
   Minimum input arrival time before clock: 34.321ns
   Maximum output required time after clock: 11.039ns
   Maximum combinational path delay: 9.131ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 84.998ns (frequency: 11.765MHz)
  Total number of paths / destination ports: 3393846862059690700000000000000 / 119
-------------------------------------------------------------------------
Delay:               84.998ns (Levels of Logic = 284)
  Source:            A1/fuzzy/M_req_1_count_0 (FF)
  Destination:       A1/fuzzy/M_grant_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: A1/fuzzy/M_req_1_count_0 to A1/fuzzy/M_grant_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            18   0.514   0.977  A1/fuzzy/M_req_1_count_0 (A1/fuzzy/M_req_1_count_0)
     LUT2:I1->O            1   0.612   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_52_lut<15> (A1/fuzzy/Msub__old_quotient_2_temp_result_52_lut<15>)
     MUXCY:S->O            1   0.404   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<15> (A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<16> (A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<17> (A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<18> (A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<19> (A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<20> (A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<21> (A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<22> (A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<23> (A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<24> (A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<25> (A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<26> (A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<27> (A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<28> (A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<29> (A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<30> (A1/fuzzy/Msub__old_quotient_2_temp_result_52_cy<30>)
     XORCY:CI->O          32   0.699   1.073  A1/fuzzy/Msub__old_quotient_2_temp_result_52_xor<31> (A1/fuzzy/_old_quotient_2_temp_result_52<31>)
     INV:I->O             14   0.612   0.850  A1/fuzzy/_old_quotient_2_temp_remainder_53<16>11_INV_0 (A1/fuzzy/_old_quotient_2_temp_remainder_53<16>_mand)
     MULT_AND:I1->LO       0   0.645   0.000  A1/fuzzy/_old_quotient_2_temp_remainder_53<16>_mand (A1/fuzzy/_old_quotient_2_temp_remainder_53<16>_mand1)
     MUXCY:DI->O           1   0.773   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<16> (A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<17> (A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<18> (A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<19> (A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<20> (A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<21> (A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<22> (A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<23> (A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<24> (A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<25> (A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<26> (A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<27> (A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<28> (A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<28>)
     MUXCY:CI->O           0   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<29> (A1/fuzzy/Msub__old_quotient_2_temp_result_55_cy<29>)
     XORCY:CI->O          32   0.699   1.103  A1/fuzzy/Msub__old_quotient_2_temp_result_55_xor<30> (A1/fuzzy/_old_quotient_2_temp_result_55<30>)
     LUT3:I2->O            2   0.612   0.380  A1/fuzzy/_old_quotient_2_temp_remainder_56<14>1 (A1/fuzzy/_old_quotient_2_temp_remainder_56<14>)
     MUXCY:DI->O           1   0.773   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<14> (A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<15> (A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<16> (A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<17> (A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<18> (A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<19> (A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<20> (A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<21> (A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<22> (A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<23> (A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<24> (A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<25> (A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<26> (A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<27> (A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<27>)
     MUXCY:CI->O           0   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<28> (A1/fuzzy/Msub__old_quotient_2_temp_result_58_cy<28>)
     XORCY:CI->O          32   0.699   1.103  A1/fuzzy/Msub__old_quotient_2_temp_result_58_xor<29> (A1/fuzzy/_old_quotient_2_temp_result_58<29>)
     LUT3:I2->O            2   0.612   0.380  A1/fuzzy/_old_quotient_2_temp_remainder_59<13>1 (A1/fuzzy/_old_quotient_2_temp_remainder_59<13>)
     MUXCY:DI->O           1   0.773   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<13> (A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<14> (A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<15> (A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<16> (A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<17> (A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<18> (A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<19> (A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<20> (A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<21> (A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<22> (A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<23> (A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<24> (A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<25> (A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<26> (A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<26>)
     MUXCY:CI->O           0   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<27> (A1/fuzzy/Msub__old_quotient_2_temp_result_61_cy<27>)
     XORCY:CI->O          32   0.699   1.103  A1/fuzzy/Msub__old_quotient_2_temp_result_61_xor<28> (A1/fuzzy/_old_quotient_2_temp_result_61<28>)
     LUT3:I2->O            2   0.612   0.380  A1/fuzzy/_old_quotient_2_temp_remainder_62<12>1 (A1/fuzzy/_old_quotient_2_temp_remainder_62<12>)
     MUXCY:DI->O           1   0.773   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<12> (A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<13> (A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<14> (A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<15> (A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<16> (A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<17> (A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<18> (A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<19> (A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<20> (A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<21> (A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<22> (A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<23> (A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<24> (A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<25> (A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<25>)
     MUXCY:CI->O           0   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<26> (A1/fuzzy/Msub__old_quotient_2_temp_result_64_cy<26>)
     XORCY:CI->O          32   0.699   1.103  A1/fuzzy/Msub__old_quotient_2_temp_result_64_xor<27> (A1/fuzzy/_old_quotient_2_temp_result_64<27>)
     LUT3:I2->O            2   0.612   0.380  A1/fuzzy/_old_quotient_2_temp_remainder_65<11>1 (A1/fuzzy/_old_quotient_2_temp_remainder_65<11>)
     MUXCY:DI->O           1   0.773   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<11> (A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<12> (A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<13> (A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<14> (A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<15> (A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<16> (A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<17> (A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<18> (A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<19> (A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<20> (A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<21> (A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<22> (A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<23> (A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<24> (A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<24>)
     MUXCY:CI->O           0   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<25> (A1/fuzzy/Msub__old_quotient_2_temp_result_67_cy<25>)
     XORCY:CI->O          32   0.699   1.103  A1/fuzzy/Msub__old_quotient_2_temp_result_67_xor<26> (A1/fuzzy/_old_quotient_2_temp_result_67<26>)
     LUT3:I2->O            2   0.612   0.380  A1/fuzzy/_old_quotient_2_temp_remainder_68<10>1 (A1/fuzzy/_old_quotient_2_temp_remainder_68<10>)
     MUXCY:DI->O           1   0.773   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<10> (A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<11> (A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<12> (A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<13> (A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<14> (A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<15> (A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<16> (A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<17> (A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<18> (A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<19> (A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<20> (A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<21> (A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<22> (A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<23> (A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<23>)
     MUXCY:CI->O           0   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<24> (A1/fuzzy/Msub__old_quotient_2_temp_result_70_cy<24>)
     XORCY:CI->O          32   0.699   1.103  A1/fuzzy/Msub__old_quotient_2_temp_result_70_xor<25> (A1/fuzzy/_old_quotient_2_temp_result_70<25>)
     LUT3:I2->O            2   0.612   0.380  A1/fuzzy/_old_quotient_2_temp_remainder_71<9>1 (A1/fuzzy/_old_quotient_2_temp_remainder_71<9>)
     MUXCY:DI->O           1   0.773   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<9> (A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<10> (A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<11> (A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<12> (A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<13> (A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<14> (A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<15> (A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<16> (A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<17> (A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<18> (A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<19> (A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<20> (A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<21> (A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<22> (A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<22>)
     MUXCY:CI->O           0   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<23> (A1/fuzzy/Msub__old_quotient_2_temp_result_73_cy<23>)
     XORCY:CI->O          32   0.699   1.103  A1/fuzzy/Msub__old_quotient_2_temp_result_73_xor<24> (A1/fuzzy/_old_quotient_2_temp_result_73<24>)
     LUT3:I2->O            2   0.612   0.380  A1/fuzzy/_old_quotient_2_temp_remainder_74<8>1 (A1/fuzzy/_old_quotient_2_temp_remainder_74<8>)
     MUXCY:DI->O           1   0.773   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<8> (A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<9> (A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<10> (A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<11> (A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<12> (A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<13> (A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<14> (A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<15> (A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<16> (A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<17> (A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<18> (A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<19> (A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<20> (A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<21> (A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<21>)
     MUXCY:CI->O           0   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<22> (A1/fuzzy/Msub__old_quotient_2_temp_result_76_cy<22>)
     XORCY:CI->O          32   0.699   1.103  A1/fuzzy/Msub__old_quotient_2_temp_result_76_xor<23> (A1/fuzzy/_old_quotient_2_temp_result_76<23>)
     LUT3:I2->O            2   0.612   0.380  A1/fuzzy/_old_quotient_2_temp_remainder_77<7>1 (A1/fuzzy/_old_quotient_2_temp_remainder_77<7>)
     MUXCY:DI->O           1   0.773   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<7> (A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<8> (A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<9> (A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<10> (A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<11> (A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<12> (A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<13> (A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<14> (A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<15> (A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<16> (A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<17> (A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<18> (A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<19> (A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<20> (A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<20>)
     MUXCY:CI->O           0   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<21> (A1/fuzzy/Msub__old_quotient_2_temp_result_79_cy<21>)
     XORCY:CI->O          32   0.699   1.103  A1/fuzzy/Msub__old_quotient_2_temp_result_79_xor<22> (A1/fuzzy/_old_quotient_2_temp_result_79<22>)
     LUT3:I2->O            2   0.612   0.380  A1/fuzzy/_old_quotient_2_temp_remainder_80<6>1 (A1/fuzzy/_old_quotient_2_temp_remainder_80<6>)
     MUXCY:DI->O           1   0.773   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<6> (A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<7> (A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<8> (A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<9> (A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<10> (A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<11> (A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<12> (A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<13> (A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<14> (A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<15> (A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<16> (A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<17> (A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<18> (A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<19> (A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<19>)
     MUXCY:CI->O           0   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<20> (A1/fuzzy/Msub__old_quotient_2_temp_result_82_cy<20>)
     XORCY:CI->O          32   0.699   1.103  A1/fuzzy/Msub__old_quotient_2_temp_result_82_xor<21> (A1/fuzzy/_old_quotient_2_temp_result_82<21>)
     LUT3:I2->O            2   0.612   0.380  A1/fuzzy/_old_quotient_2_temp_remainder_83<5>1 (A1/fuzzy/_old_quotient_2_temp_remainder_83<5>)
     MUXCY:DI->O           1   0.773   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<5> (A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<6> (A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<7> (A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<8> (A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<9> (A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<10> (A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<11> (A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<12> (A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<13> (A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<14> (A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<15> (A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<16> (A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<17> (A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<18> (A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<18>)
     MUXCY:CI->O           0   0.051   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<19> (A1/fuzzy/Msub__old_quotient_2_temp_result_85_cy<19>)
     XORCY:CI->O          32   0.699   1.103  A1/fuzzy/Msub__old_quotient_2_temp_result_85_xor<20> (A1/fuzzy/_old_quotient_2_temp_result_85<20>)
     LUT3:I2->O            2   0.612   0.380  A1/fuzzy/_old_quotient_2_temp_remainder_86<4>1 (A1/fuzzy/_old_quotient_2_temp_remainder_86<4>)
     MUXCY:DI->O           1   0.773   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<4> (A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<5> (A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<6> (A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<7> (A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<8> (A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<9> (A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<10> (A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<11> (A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<12> (A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<13> (A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<14> (A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<15> (A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<16> (A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<17> (A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<17>)
     MUXCY:CI->O           0   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<18> (A1/fuzzy/Msub__old_quotient_2_temp_result_88_cy<18>)
     XORCY:CI->O          32   0.699   1.103  A1/fuzzy/Msub__old_quotient_2_temp_result_88_xor<19> (A1/fuzzy/_old_quotient_2_temp_result_88<19>)
     LUT3:I2->O            2   0.612   0.380  A1/fuzzy/_old_quotient_2_temp_remainder_89<3>1 (A1/fuzzy/_old_quotient_2_temp_remainder_89<3>)
     MUXCY:DI->O           1   0.773   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<3> (A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<4> (A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<5> (A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<6> (A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<7> (A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<8> (A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<9> (A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<10> (A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<11> (A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<12> (A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<13> (A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<14> (A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<15> (A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<16> (A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<16>)
     MUXCY:CI->O           0   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<17> (A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_cy<17>)
     XORCY:CI->O          32   0.699   1.103  A1/fuzzy/Msub__old_quotient_2_temp_result_91_Madd_xor<18> (A1/fuzzy/_old_quotient_2_temp_result_91<18>)
     LUT3:I2->O            2   0.612   0.380  A1/fuzzy/_old_quotient_2_temp_remainder_92<2>1 (A1/fuzzy/_old_quotient_2_temp_remainder_92<2>)
     MUXCY:DI->O           1   0.773   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<2> (A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<3> (A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<4> (A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<5> (A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<6> (A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<7> (A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<8> (A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<9> (A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<10> (A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<11> (A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<12> (A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<13> (A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<14> (A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<15> (A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<15>)
     MUXCY:CI->O           0   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<16> (A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_cy<16>)
     XORCY:CI->O          32   0.699   1.103  A1/fuzzy/Msub__old_quotient_2_temp_result_94_Madd_xor<17> (A1/fuzzy/_old_quotient_2_temp_result_94<17>)
     LUT3:I2->O            0   0.612   0.000  A1/fuzzy/_old_quotient_2_temp_remainder_95<1>1 (A1/fuzzy/_old_quotient_2_temp_remainder_95<1>)
     MUXCY:DI->O           1   0.773   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<1> (A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<2> (A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<3> (A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<4> (A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<5> (A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<6> (A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<7> (A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<8> (A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<9> (A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<10> (A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<11> (A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<12> (A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<13> (A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<14> (A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<14>)
     MUXCY:CI->O           0   0.052   0.000  A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<15> (A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_cy<15>)
     XORCY:CI->O           1   0.699   0.426  A1/fuzzy/Msub__old_quotient_2_temp_result_97_Madd_xor<16> (A1/fuzzy/_old_quotient_2_temp_result_97<16>)
     LUT2:I1->O            1   0.612   0.357  A1/fuzzy/quotient_0_mux00011 (A1/fuzzy/quotient_2_quotient<0>)
     MULT18X18SIO:A0->P13    3   4.228   0.603  A1/fuzzy/Mmult_acceptance_rate1_mult0001 (A1/fuzzy/acceptance_rate1<13>)
     LUT3:I0->O            1   0.612   0.000  A1/fuzzy/Mcompar_Ap1_cmp_lt0001_lut<5>1 (A1/fuzzy/Mcompar_Ap1_cmp_lt0001_lut<5>1)
     MUXCY:S->O           25   0.752   1.140  A1/fuzzy/Mcompar_Ap1_cmp_lt0001_cy<5>_0 (A1/fuzzy/Mcompar_Ap1_cmp_lt0001_cy<5>1)
     LUT3_D:I1->O         13   0.612   0.839  A1/fuzzy/Ap1<0>1 (A1/fuzzy/Ap1<0>)
     LUT4_D:I3->O          4   0.612   0.502  A1/fuzzy/enable_or000611 (A1/fuzzy/N20)
     LUT4_D:I3->O          3   0.612   0.481  A1/fuzzy/enable_or001215 (A1/fuzzy/enable_or0012)
     LUT4_L:I2->LO         1   0.612   0.130  A1/fuzzy/enable_mux0000269_SW0 (N99)
     LUT4:I2->O            3   0.612   0.454  A1/fuzzy/enable_mux0000269 (A1/fuzzy/enable_mux0000269)
     LUT4_D:I3->O          1   0.612   0.360  A1/fuzzy/M_grant_2_mux000011 (A1/fuzzy/N6)
     LUT4:I3->O            1   0.612   0.000  A1/fuzzy/M_grant_3_mux0000275 (A1/fuzzy/M_grant_3_mux0000)
     FDC:D                     0.268          A1/fuzzy/M_grant_3
    ----------------------------------------
    Total                     84.998ns (56.426ns logic, 28.572ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'A1/fuzzy/clk21'
  Clock period: 1.997ns (frequency: 500.663MHz)
  Total number of paths / destination ports: 66 / 60
-------------------------------------------------------------------------
Delay:               1.997ns (Levels of Logic = 1)
  Source:            A1/fuzzy/ar/y1/l1/im_data_2 (FF)
  Destination:       A1/fuzzy/ar/y1/l1/im_data_0 (FF)
  Source Clock:      A1/fuzzy/clk21 falling
  Destination Clock: A1/fuzzy/clk21 falling

  Data Path: A1/fuzzy/ar/y1/l1/im_data_2 to A1/fuzzy/ar/y1/l1/im_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            3   0.514   0.603  A1/fuzzy/ar/y1/l1/im_data_2 (A1/fuzzy/ar/y1/l1/im_data_2)
     LUT2:I0->O            1   0.612   0.000  A1/fuzzy/ar/y1/l1/Mxor_im_data_xor0000_Result1 (A1/fuzzy/ar/y1/l1/im_data_xor0000)
     FDE_1:D                   0.268          A1/fuzzy/ar/y1/l1/im_data_0
    ----------------------------------------
    Total                      1.997ns (1.394ns logic, 0.603ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'HMASTER_3_OBUF'
  Clock period: 3.817ns (frequency: 261.955MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               3.817ns (Levels of Logic = 16)
  Source:            A1/fuzzy/M_grant_0_count_1 (FF)
  Destination:       A1/fuzzy/M_grant_0_count_15 (FF)
  Source Clock:      HMASTER_3_OBUF rising
  Destination Clock: HMASTER_3_OBUF rising

  Data Path: A1/fuzzy/M_grant_0_count_1 to A1/fuzzy/M_grant_0_count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.651  A1/fuzzy/M_grant_0_count_1 (A1/fuzzy/M_grant_0_count_1)
     LUT1:I0->O            1   0.612   0.000  A1/fuzzy/Mcount_M_grant_0_count_cy<1>_rt (A1/fuzzy/Mcount_M_grant_0_count_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  A1/fuzzy/Mcount_M_grant_0_count_cy<1> (A1/fuzzy/Mcount_M_grant_0_count_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_0_count_cy<2> (A1/fuzzy/Mcount_M_grant_0_count_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_0_count_cy<3> (A1/fuzzy/Mcount_M_grant_0_count_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_0_count_cy<4> (A1/fuzzy/Mcount_M_grant_0_count_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_0_count_cy<5> (A1/fuzzy/Mcount_M_grant_0_count_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_0_count_cy<6> (A1/fuzzy/Mcount_M_grant_0_count_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_0_count_cy<7> (A1/fuzzy/Mcount_M_grant_0_count_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_0_count_cy<8> (A1/fuzzy/Mcount_M_grant_0_count_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_0_count_cy<9> (A1/fuzzy/Mcount_M_grant_0_count_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_0_count_cy<10> (A1/fuzzy/Mcount_M_grant_0_count_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_0_count_cy<11> (A1/fuzzy/Mcount_M_grant_0_count_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_0_count_cy<12> (A1/fuzzy/Mcount_M_grant_0_count_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_0_count_cy<13> (A1/fuzzy/Mcount_M_grant_0_count_cy<13>)
     MUXCY:CI->O           0   0.051   0.000  A1/fuzzy/Mcount_M_grant_0_count_cy<14> (A1/fuzzy/Mcount_M_grant_0_count_cy<14>)
     XORCY:CI->O           1   0.699   0.000  A1/fuzzy/Mcount_M_grant_0_count_xor<15> (A1/fuzzy/Result<15>2)
     FDC:D                     0.268          A1/fuzzy/M_grant_0_count_15
    ----------------------------------------
    Total                      3.817ns (3.167ns logic, 0.651ns route)
                                       (82.9% logic, 17.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'HMASTER_1_OBUF'
  Clock period: 3.817ns (frequency: 261.955MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               3.817ns (Levels of Logic = 16)
  Source:            A1/fuzzy/M_grant_2_count_1 (FF)
  Destination:       A1/fuzzy/M_grant_2_count_15 (FF)
  Source Clock:      HMASTER_1_OBUF rising
  Destination Clock: HMASTER_1_OBUF rising

  Data Path: A1/fuzzy/M_grant_2_count_1 to A1/fuzzy/M_grant_2_count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.651  A1/fuzzy/M_grant_2_count_1 (A1/fuzzy/M_grant_2_count_1)
     LUT1:I0->O            1   0.612   0.000  A1/fuzzy/Mcount_M_grant_2_count_cy<1>_rt (A1/fuzzy/Mcount_M_grant_2_count_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  A1/fuzzy/Mcount_M_grant_2_count_cy<1> (A1/fuzzy/Mcount_M_grant_2_count_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_2_count_cy<2> (A1/fuzzy/Mcount_M_grant_2_count_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_2_count_cy<3> (A1/fuzzy/Mcount_M_grant_2_count_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_2_count_cy<4> (A1/fuzzy/Mcount_M_grant_2_count_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_2_count_cy<5> (A1/fuzzy/Mcount_M_grant_2_count_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_2_count_cy<6> (A1/fuzzy/Mcount_M_grant_2_count_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_2_count_cy<7> (A1/fuzzy/Mcount_M_grant_2_count_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_2_count_cy<8> (A1/fuzzy/Mcount_M_grant_2_count_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_2_count_cy<9> (A1/fuzzy/Mcount_M_grant_2_count_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_2_count_cy<10> (A1/fuzzy/Mcount_M_grant_2_count_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_2_count_cy<11> (A1/fuzzy/Mcount_M_grant_2_count_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_2_count_cy<12> (A1/fuzzy/Mcount_M_grant_2_count_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_2_count_cy<13> (A1/fuzzy/Mcount_M_grant_2_count_cy<13>)
     MUXCY:CI->O           0   0.051   0.000  A1/fuzzy/Mcount_M_grant_2_count_cy<14> (A1/fuzzy/Mcount_M_grant_2_count_cy<14>)
     XORCY:CI->O           1   0.699   0.000  A1/fuzzy/Mcount_M_grant_2_count_xor<15> (A1/fuzzy/Result<15>3)
     FDC:D                     0.268          A1/fuzzy/M_grant_2_count_15
    ----------------------------------------
    Total                      3.817ns (3.167ns logic, 0.651ns route)
                                       (82.9% logic, 17.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'HMASTER_2_OBUF'
  Clock period: 3.817ns (frequency: 261.955MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               3.817ns (Levels of Logic = 16)
  Source:            A1/fuzzy/M_grant_1_count_1 (FF)
  Destination:       A1/fuzzy/M_grant_1_count_15 (FF)
  Source Clock:      HMASTER_2_OBUF rising
  Destination Clock: HMASTER_2_OBUF rising

  Data Path: A1/fuzzy/M_grant_1_count_1 to A1/fuzzy/M_grant_1_count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.651  A1/fuzzy/M_grant_1_count_1 (A1/fuzzy/M_grant_1_count_1)
     LUT1:I0->O            1   0.612   0.000  A1/fuzzy/Mcount_M_grant_1_count_cy<1>_rt (A1/fuzzy/Mcount_M_grant_1_count_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  A1/fuzzy/Mcount_M_grant_1_count_cy<1> (A1/fuzzy/Mcount_M_grant_1_count_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_1_count_cy<2> (A1/fuzzy/Mcount_M_grant_1_count_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_1_count_cy<3> (A1/fuzzy/Mcount_M_grant_1_count_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_1_count_cy<4> (A1/fuzzy/Mcount_M_grant_1_count_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_1_count_cy<5> (A1/fuzzy/Mcount_M_grant_1_count_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_1_count_cy<6> (A1/fuzzy/Mcount_M_grant_1_count_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_1_count_cy<7> (A1/fuzzy/Mcount_M_grant_1_count_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_1_count_cy<8> (A1/fuzzy/Mcount_M_grant_1_count_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_1_count_cy<9> (A1/fuzzy/Mcount_M_grant_1_count_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_1_count_cy<10> (A1/fuzzy/Mcount_M_grant_1_count_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_1_count_cy<11> (A1/fuzzy/Mcount_M_grant_1_count_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_1_count_cy<12> (A1/fuzzy/Mcount_M_grant_1_count_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_1_count_cy<13> (A1/fuzzy/Mcount_M_grant_1_count_cy<13>)
     MUXCY:CI->O           0   0.051   0.000  A1/fuzzy/Mcount_M_grant_1_count_cy<14> (A1/fuzzy/Mcount_M_grant_1_count_cy<14>)
     XORCY:CI->O           1   0.699   0.000  A1/fuzzy/Mcount_M_grant_1_count_xor<15> (A1/fuzzy/Result<15>4)
     FDC:D                     0.268          A1/fuzzy/M_grant_1_count_15
    ----------------------------------------
    Total                      3.817ns (3.167ns logic, 0.651ns route)
                                       (82.9% logic, 17.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'HMASTER_0_OBUF'
  Clock period: 3.817ns (frequency: 261.955MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               3.817ns (Levels of Logic = 16)
  Source:            A1/fuzzy/M_grant_3_count_1 (FF)
  Destination:       A1/fuzzy/M_grant_3_count_15 (FF)
  Source Clock:      HMASTER_0_OBUF rising
  Destination Clock: HMASTER_0_OBUF rising

  Data Path: A1/fuzzy/M_grant_3_count_1 to A1/fuzzy/M_grant_3_count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.651  A1/fuzzy/M_grant_3_count_1 (A1/fuzzy/M_grant_3_count_1)
     LUT1:I0->O            1   0.612   0.000  A1/fuzzy/Mcount_M_grant_3_count_cy<1>_rt (A1/fuzzy/Mcount_M_grant_3_count_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  A1/fuzzy/Mcount_M_grant_3_count_cy<1> (A1/fuzzy/Mcount_M_grant_3_count_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_3_count_cy<2> (A1/fuzzy/Mcount_M_grant_3_count_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_3_count_cy<3> (A1/fuzzy/Mcount_M_grant_3_count_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_3_count_cy<4> (A1/fuzzy/Mcount_M_grant_3_count_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_3_count_cy<5> (A1/fuzzy/Mcount_M_grant_3_count_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_3_count_cy<6> (A1/fuzzy/Mcount_M_grant_3_count_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_3_count_cy<7> (A1/fuzzy/Mcount_M_grant_3_count_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_3_count_cy<8> (A1/fuzzy/Mcount_M_grant_3_count_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_3_count_cy<9> (A1/fuzzy/Mcount_M_grant_3_count_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_3_count_cy<10> (A1/fuzzy/Mcount_M_grant_3_count_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_3_count_cy<11> (A1/fuzzy/Mcount_M_grant_3_count_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_3_count_cy<12> (A1/fuzzy/Mcount_M_grant_3_count_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  A1/fuzzy/Mcount_M_grant_3_count_cy<13> (A1/fuzzy/Mcount_M_grant_3_count_cy<13>)
     MUXCY:CI->O           0   0.051   0.000  A1/fuzzy/Mcount_M_grant_3_count_cy<14> (A1/fuzzy/Mcount_M_grant_3_count_cy<14>)
     XORCY:CI->O           1   0.699   0.000  A1/fuzzy/Mcount_M_grant_3_count_xor<15> (A1/fuzzy/Result<15>7)
     FDC:D                     0.268          A1/fuzzy/M_grant_3_count_15
    ----------------------------------------
    Total                      3.817ns (3.167ns logic, 0.651ns route)
                                       (82.9% logic, 17.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'A1/fuzzy/enable'
  Clock period: 3.121ns (frequency: 320.415MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               3.121ns (Levels of Logic = 2)
  Source:            A1/fuzzy/ar/y4/g1 (LATCH)
  Destination:       A1/fuzzy/ar/y4/g1 (LATCH)
  Source Clock:      A1/fuzzy/enable falling
  Destination Clock: A1/fuzzy/enable falling

  Data Path: A1/fuzzy/ar/y4/g1 to A1/fuzzy/ar/y4/g1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.588   0.532  A1/fuzzy/ar/y4/g1 (A1/fuzzy/ar/y4/g1)
     LUT4:I0->O            1   0.612   0.509  A1/fuzzy/ar/y4/g1_mux000013 (A1/fuzzy/ar/y4/g1_mux000013)
     LUT4:I0->O            1   0.612   0.000  A1/fuzzy/ar/y4/g1_mux000035 (A1/fuzzy/ar/y4/g1_mux0000)
     LD:D                      0.268          A1/fuzzy/ar/y4/g1
    ----------------------------------------
    Total                      3.121ns (2.080ns logic, 1.041ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 46994355154 / 115
-------------------------------------------------------------------------
Offset:              34.321ns (Levels of Logic = 39)
  Source:            hwdata_2<31> (PAD)
  Destination:       enc/data_out_32 (FF)
  Destination Clock: clk falling

  Data Path: hwdata_2<31> to enc/data_out_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.509  hwdata_2_31_IBUF (hwdata_2_31_IBUF)
     LUT4:I0->O            1   0.612   0.360  hwdata_o<31>16 (hwdata_o<31>16)
     LUT4_D:I3->O          8   0.612   0.673  hwdata_o<31>39 (hwdata_o<31>)
     LUT3_D:I2->O          2   0.612   0.410  enc/h2/Madd_hd_addsub0032_lut<0>1 (enc/h2/Madd_hd_addsub0032_lut<0>)
     LUT4_D:I2->LO         1   0.612   0.130  enc/h2/Madd_hd_addsub0033_lut<0>1 (N787)
     LUT3:I2->O            2   0.612   0.383  enc/h2/Madd_hd_addsub0004_Madd_lut<0>1 (enc/h2/Madd_hd_addsub0004_Madd_lut<0>)
     LUT4_D:I3->O          1   0.612   0.360  enc/h2/Madd_hd_addsub0005_lut<0>1 (enc/h2/Madd_hd_addsub0005_lut<0>)
     LUT4:I3->O            3   0.612   0.454  enc/h2/Madd_hd_addsub0008_Madd_cy<0>11 (enc/h2/Madd_hd_addsub0008_Madd_cy<0>)
     LUT4:I3->O            2   0.612   0.383  enc/h2/Madd_hd_addsub0008_Madd_xor<1>11 (enc/h2/Madd_hd_addsub0010_Madd_lut<1>)
     LUT4_D:I3->LO         1   0.612   0.103  enc/h2/Madd_hd_addsub0010_Madd_xor<1>11 (N657)
     LUT4:I3->O            2   0.612   0.383  enc/h2/Madd_hd_addsub0012_Madd_xor<1>11 (enc/h2/Madd_hd_addsub0013_lut<1>)
     LUT4_D:I3->LO         1   0.612   0.103  enc/h2/Madd_hd_addsub0013_xor<1>11 (N656)
     LUT4:I3->O            2   0.612   0.383  enc/h2/Madd_hd_addsub0016_Madd_xor<1>11 (enc/h2/Madd_hd_addsub0018_Madd_lut<1>)
     LUT4_D:I3->LO         1   0.612   0.103  enc/h2/Madd_hd_addsub0018_Madd_xor<1>11 (N655)
     LUT4:I3->O            2   0.612   0.383  enc/h2/Madd_hd_addsub0020_Madd_xor<1>11 (enc/h2/Madd_hd_addsub0022_Madd_lut<1>)
     LUT4_D:I3->LO         1   0.612   0.103  enc/h2/Madd_hd_addsub0022_Madd_xor<1>11 (N654)
     LUT4:I3->O            2   0.612   0.383  enc/h2/Madd_hd_addsub0024_Madd_xor<1>11 (enc/h2/Madd_hd_addsub0026_Madd_lut<1>)
     LUT4_D:I3->O          1   0.612   0.360  enc/h2/Madd_hd_addsub0026_Madd_xor<1>11 (enc/h2/Madd_hd_addsub0028_Madd_lut<1>)
     LUT4_D:I3->LO         1   0.612   0.103  enc/h2/Madd_hd_addsub0028_Madd_xor<1>11 (N652)
     LUT4:I3->O            5   0.612   0.541  enc/h2/Madd_hd_addsub0029_cy<1>11 (enc/h2/Madd_hd_addsub0029_cy<1>)
     LUT4:I3->O            2   0.612   0.383  enc/h2/Madd_hd_addsub0029_xor<3>11 (enc/h2/Madd_hd_Madd_lut<3>)
     LUT4_D:I3->O          1   0.612   0.387  enc/h2/Madd_hd_Madd_cy<3>11 (enc/h2/Madd_hd_Madd_cy<3>)
     LUT3:I2->O            4   0.612   0.502  enc/h2/Madd_hd_Madd_xor<5>11 (enc/hd_swap<5>)
     LUT4:I3->O            1   0.612   0.000  enc/Mcompar_hd_sel_i_s_cmp_lt0000_lut<5> (enc/Mcompar_hd_sel_i_s_cmp_lt0000_lut<5>)
     MUXCY:S->O            6   0.752   0.599  enc/Mcompar_hd_sel_i_s_cmp_lt0000_cy<5> (enc/Mcompar_hd_sel_i_s_cmp_lt0000_cy<5>)
     LUT4:I2->O            2   0.612   0.532  enc/hd_sel_i_s<0>1 (enc/hd_sel_i_s<0>)
     LUT2:I0->O            1   0.612   0.000  enc/Mcompar_hd_sel1_cmp_lt0000_lut<0> (enc/Mcompar_hd_sel1_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  enc/Mcompar_hd_sel1_cmp_lt0000_cy<0> (enc/Mcompar_hd_sel1_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  enc/Mcompar_hd_sel1_cmp_lt0000_cy<1> (enc/Mcompar_hd_sel1_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  enc/Mcompar_hd_sel1_cmp_lt0000_cy<2> (enc/Mcompar_hd_sel1_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  enc/Mcompar_hd_sel1_cmp_lt0000_cy<3> (enc/Mcompar_hd_sel1_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  enc/Mcompar_hd_sel1_cmp_lt0000_cy<4> (enc/Mcompar_hd_sel1_cmp_lt0000_cy<4>)
     MUXCY:CI->O           6   0.399   0.599  enc/Mcompar_hd_sel1_cmp_lt0000_cy<5> (enc/Mcompar_hd_sel1_cmp_lt0000_cy<5>)
     LUT3_D:I2->O          3   0.612   0.481  enc/hd_sel1<2>1 (enc/hd_sel1<2>)
     LUT4:I2->O            1   0.612   0.426  enc/temp_cmp_eq0001653 (enc/temp_cmp_eq0001653)
     LUT3:I1->O           51   0.612   1.147  enc/temp_cmp_eq0001695 (enc/temp_cmp_eq0001)
     LUT3:I1->O           16   0.612   0.882  enc/temp<10>21 (enc/N5)
     LUT4:I3->O            1   0.612   0.000  enc/temp<8>_G (N182)
     MUXF5:I1->O           1   0.278   0.000  enc/temp<8> (enc/temp<8>)
     FDC_1:D                   0.268          enc/data_out_8
    ----------------------------------------
    Total                     34.321ns (21.773ns logic, 12.548ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'A1/fuzzy/enable'
  Total number of paths / destination ports: 10164 / 4
-------------------------------------------------------------------------
Offset:              14.458ns (Levels of Logic = 14)
  Source:            hbusreq_0 (PAD)
  Destination:       A1/fuzzy/ar/y4/g0 (LATCH)
  Destination Clock: A1/fuzzy/enable falling

  Data Path: hbusreq_0 to A1/fuzzy/ar/y4/g0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            52   1.106   1.230  hbusreq_0_IBUF (hbusreq_0_IBUF)
     LUT4:I0->O            2   0.612   0.532  A1/fuzzy/ar/y2/Madd_s1_lut<1>1 (A1/fuzzy/ar/y2/Madd_s1_lut<1>)
     LUT4:I0->O            9   0.612   0.700  A1/fuzzy/ar/y2/s1<3>11 (A1/fuzzy/ar/y2/N01)
     LUT4:I3->O            3   0.612   0.603  A1/fuzzy/ar/y2/s1<3>2 (A1/fuzzy/ar/s1<3>)
     LUT3:I0->O            1   0.612   0.000  A1/fuzzy/ar/y2/Madd_s2_add0000_lut<3> (A1/fuzzy/ar/y2/Madd_s2_add0000_lut<3>)
     MUXCY:S->O            1   0.404   0.000  A1/fuzzy/ar/y2/Madd_s2_add0000_cy<3> (A1/fuzzy/ar/y2/Madd_s2_add0000_cy<3>)
     XORCY:CI->O           3   0.699   0.603  A1/fuzzy/ar/y2/Madd_s2_add0000_xor<4> (A1/fuzzy/ar/s2<4>)
     LUT1:I0->O            1   0.612   0.000  A1/fuzzy/ar/y2/Madd_s3_cy<4>_rt (A1/fuzzy/ar/y2/Madd_s3_cy<4>_rt)
     MUXCY:S->O            0   0.404   0.000  A1/fuzzy/ar/y2/Madd_s3_cy<4> (A1/fuzzy/ar/y2/Madd_s3_cy<4>)
     XORCY:CI->O           1   0.699   0.509  A1/fuzzy/ar/y2/Madd_s3_xor<5> (A1/fuzzy/ar/s3<5>)
     LUT2:I0->O            1   0.612   0.000  A1/fuzzy/ar/y4/Mcompar_g0_cmp_le0003_lut<5> (A1/fuzzy/ar/y4/Mcompar_g0_cmp_le0003_lut<5>)
     MUXCY:S->O            2   0.752   0.449  A1/fuzzy/ar/y4/Mcompar_g0_cmp_le0003_cy<5> (A1/fuzzy/ar/y4/g0_cmp_le0003)
     LUT3:I1->O            3   0.612   0.603  A1/fuzzy/ar/y4/g0_and00031 (A1/fuzzy/ar/y4/g0_and0003)
     LUT4:I0->O            1   0.612   0.000  A1/fuzzy/ar/y4/g3_mux0000 (A1/fuzzy/ar/y4/g3_mux0000)
     LD:D                      0.268          A1/fuzzy/ar/y4/g3
    ----------------------------------------
    Total                     14.458ns (9.228ns logic, 5.230ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'A1/fuzzy/clk21'
  Total number of paths / destination ports: 2388 / 289
-------------------------------------------------------------------------
Offset:              11.036ns (Levels of Logic = 5)
  Source:            A1/fuzzy/ar/y4/gr1 (FF)
  Destination:       HWRITE_S_0 (PAD)
  Source Clock:      A1/fuzzy/clk21 rising

  Data Path: A1/fuzzy/ar/y4/gr1 to HWRITE_S_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              75   0.514   1.236  A1/fuzzy/ar/y4/gr1 (A1/fuzzy/ar/y4/gr1)
     LUT3:I0->O           92   0.612   1.119  A1/fuzzy/grant_11 (HMASTER_2_OBUF)
     LUT4:I2->O            2   0.612   0.449  haddr<1>16 (haddr<1>16)
     LUT4:I1->O           15   0.612   1.016  haddr<1>39 (d1/Mrom_haddr_rom0000)
     LUT2:I0->O           75   0.612   1.084  hsel0_inv1 (hsel0_inv)
     OBUFT:T->O                3.169          HWRITE_S_0_OBUFT (HWRITE_S_0)
    ----------------------------------------
    Total                     11.036ns (6.131ns logic, 4.905ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4912 / 323
-------------------------------------------------------------------------
Offset:              11.039ns (Levels of Logic = 5)
  Source:            A1/fuzzy/enable (FF)
  Destination:       HWRITE_S_0 (PAD)
  Source Clock:      clk rising

  Data Path: A1/fuzzy/enable to HWRITE_S_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             87   0.514   1.118  A1/fuzzy/enable (A1/fuzzy/enable)
     LUT3:I2->O           92   0.612   1.241  A1/fuzzy/grant_21 (HMASTER_1_OBUF)
     LUT4:I0->O            2   0.612   0.449  haddr<1>16 (haddr<1>16)
     LUT4:I1->O           15   0.612   1.016  haddr<1>39 (d1/Mrom_haddr_rom0000)
     LUT2:I0->O           75   0.612   1.084  hsel0_inv1 (hsel0_inv)
     OBUFT:T->O                3.169          HWRITE_S_0_OBUFT (HWRITE_S_0)
    ----------------------------------------
    Total                     11.039ns (6.131ns logic, 4.908ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2428 / 281
-------------------------------------------------------------------------
Delay:               9.131ns (Levels of Logic = 5)
  Source:            haddr_1<1> (PAD)
  Destination:       HWRITE_S_0 (PAD)

  Data Path: haddr_1<1> to HWRITE_S_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.509  haddr_1_1_IBUF (haddr_1_1_IBUF)
     LUT4:I0->O            2   0.612   0.410  haddr<1>1 (haddr<1>1)
     LUT4:I2->O           15   0.612   1.016  haddr<1>39 (d1/Mrom_haddr_rom0000)
     LUT2:I0->O           75   0.612   1.084  hsel0_inv1 (hsel0_inv)
     OBUFT:T->O                3.169          HWRITE_S_0_OBUFT (HWRITE_S_0)
    ----------------------------------------
    Total                      9.131ns (6.111ns logic, 3.020ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================


Total REAL time to Xst completion: 44.00 secs
Total CPU time to Xst completion: 43.40 secs
 
--> 

Total memory usage is 361004 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :    7 (   0 filtered)

