// Seed: 2741218840
module module_0 (
    input wand id_0,
    input tri id_1,
    output uwire id_2,
    output wire id_3,
    input wor id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wand id_7,
    input uwire id_8,
    input wor id_9,
    input wor id_10,
    input uwire id_11,
    input uwire id_12,
    output uwire id_13,
    input supply0 id_14,
    input tri id_15,
    input tri id_16,
    input supply1 id_17,
    output supply1 id_18,
    input supply0 id_19,
    input supply1 id_20,
    input tri id_21,
    input wor id_22,
    output tri1 id_23,
    output tri id_24
    , id_31,
    input wand id_25,
    input supply1 id_26,
    output wand id_27,
    input wire id_28,
    input wand id_29
);
  assign id_24 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    output wor id_2,
    output wire id_3,
    output wire id_4
);
  wire id_6;
  logic [7:0] id_7;
  module_0(
      id_1,
      id_1,
      id_4,
      id_2,
      id_1,
      id_1,
      id_4,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_4,
      id_2,
      id_1,
      id_1,
      id_4,
      id_1,
      id_1
  );
  logic [7:0] id_8;
  assign id_0 = 1;
  always @("" - id_1 or posedge 1)
    while (id_7.id_8[1][""]) begin
      $display;
    end
endmodule
