Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 1f00c7f592f645178bf8ae9d865c5087 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_Processor_Testbench_behav xil_defaultlib.RISC_V_Processor_Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.InsParser
Compiling module xil_defaultlib.ALU_64
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.RISC_V_Processor
Compiling module xil_defaultlib.RISC_V_Processor_Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_V_Processor_Testbench_behav
