static void T_1 F_1 ( void )\r\n{\r\nT_2 time ;\r\nif ( F_2 ( & time ) == 0 )\r\nreturn;\r\nif ( F_3 ( V_1 ) != 0 || F_2 ( & time ) != 0 )\r\nF_4 ( 0 ) ;\r\nV_2 = V_1 ;\r\nV_3 . V_4 = V_2 ;\r\n}\r\nstatic T_3 T_1 void F_5 ( void )\r\n{\r\nunsigned int V_5 , V_6 , V_7 , V_8 , V_9 ;\r\n#ifdef F_6\r\nunsigned int V_10 , V_11 ;\r\n#endif\r\nint V_12 ;\r\nint V_13 ;\r\nT_4 V_14 ;\r\nchar * V_15 ;\r\nchar V_16 [ V_17 ] ;\r\nchar V_18 [ V_19 ] ;\r\nif ( ! V_20 )\r\nreturn;\r\nfor ( V_5 = 0 ; V_5 < strlen ( V_21 ) ; V_5 ++ )\r\nV_22 [ V_5 ] = toupper ( V_21 [ V_5 ] ) ;\r\nV_15 = strstr ( V_22 , L_1 ) ;\r\nif ( ! V_15 )\r\nreturn;\r\nV_15 += 8 ;\r\nfor ( V_5 = 0 ; V_5 < V_23 ; V_5 ++ ) {\r\nif ( V_15 [ V_5 ] == ' ' || V_15 [ V_5 ] == '\0' )\r\nbreak;\r\nV_24 [ V_5 ] = V_15 [ V_5 ] ;\r\n}\r\nV_6 = F_7 ( F_8 ( & V_25 ) ) ;\r\nV_7 = F_7 ( F_8 ( & V_26 ) ) ;\r\nV_8 = F_9 ( F_8 ( & V_27 ) ) ;\r\nV_9 = V_8 << 2 ;\r\nV_13 = snprintf ( V_16 , V_17 ,\r\nL_2 ,\r\nV_24 , V_6 - 1 , V_6 ,\r\nV_7 - 1 , V_7 , V_8 ) ;\r\n#ifdef F_6\r\nif ( V_28 && V_29 ) {\r\nV_10 = F_7 ( F_8 ( V_28 ) ) ;\r\nV_11 = F_9 ( F_8 ( V_28 + V_29 ) ) ;\r\nV_9 = V_11 << 2 ;\r\nV_13 += snprintf ( V_16 + V_13 , V_17 - V_13 ,\r\nL_3 , V_10 , V_11 ) ;\r\n}\r\n#endif\r\nsnprintf ( V_16 + V_13 , V_17 - V_13 ,\r\nL_4 , V_9 ) ;\r\nV_16 [ V_17 - 1 ] = '\0' ;\r\nsnprintf ( V_18 , V_19 , L_5 ,\r\nV_24 , V_24 ) ;\r\nV_18 [ V_19 - 1 ] = '\0' ;\r\nF_10 ( V_16 , NULL , 0 , & V_12 ) ;\r\nif ( V_12 != 0 ) {\r\nF_11 ( L_6 ,\r\nV_12 ) ;\r\nV_24 [ 0 ] = '\0' ;\r\nreturn;\r\n}\r\nV_14 = strlen ( V_18 ) ;\r\nF_12 ( V_18 , V_14 ) ;\r\nV_12 = F_13 ( V_18 , V_14 ) ;\r\nif ( V_12 > V_19 || V_12 == 1 ) {\r\nF_11 ( L_7 ,\r\nV_12 ) ;\r\nV_24 [ 0 ] = '\0' ;\r\nreturn;\r\n}\r\nV_2 = F_14 () ;\r\nV_3 . V_4 = V_2 ;\r\nV_3 . V_30 = 0x7fffffffffffffffULL ;\r\nV_3 . V_31 = 0 ;\r\nV_3 . V_32 = 0 ;\r\nasm volatile("SPT 0(%0)" : : "a" (&S390_lowcore.last_update_timer));\r\nF_15 () ;\r\nF_16 () ;\r\nV_33 = V_34 ;\r\n}\r\nstatic inline void F_5 ( void ) { }\r\nstatic T_3 T_1 void F_17 ( void )\r\n{\r\nmemset ( V_35 , 0 , V_36 - V_35 ) ;\r\n}\r\nstatic T_3 T_1 void F_18 ( void )\r\n{\r\nunsigned long V_8 , V_37 ;\r\nV_8 = F_9 ( F_8 ( & V_27 ) ) ;\r\nfor ( V_37 = 0 ; V_37 < V_8 ; V_37 ++ )\r\nF_19 ( V_37 << V_38 ,\r\nV_39 , 0 ) ;\r\n}\r\nstatic T_3 T_1 void F_20 ( void )\r\n{\r\nstruct V_40 * V_41 = (struct V_40 * ) & V_42 ;\r\nif ( F_21 ( NULL , 0 , 0 , 0 ) <= 2 ) {\r\nV_3 . V_43 |= V_44 ;\r\nreturn;\r\n}\r\nif ( F_21 ( V_41 , 3 , 2 , 2 ) || ! V_41 -> V_45 )\r\nreturn;\r\nif ( ! memcmp ( V_41 -> V_46 [ 0 ] . V_47 , L_8 , 3 ) )\r\nV_3 . V_43 |= V_48 ;\r\nelse\r\nV_3 . V_43 |= V_49 ;\r\n}\r\nstatic T_1 void F_22 ( void )\r\n{\r\n#ifdef F_23\r\nint V_50 ;\r\nif ( ! F_24 ( 11 ) )\r\nreturn;\r\nV_3 . V_43 |= V_51 ;\r\nfor ( V_50 = 6 ; V_50 > 1 ; V_50 -- ) {\r\nif ( F_21 ( & V_42 , 15 , 1 , V_50 ) == 0 )\r\nbreak;\r\n}\r\nV_52 = V_50 ;\r\n#endif\r\n}\r\nstatic void F_25 ( void )\r\n{\r\nconst struct V_53 * V_54 ;\r\nunsigned long V_55 ;\r\nV_55 = V_3 . V_56 . V_55 ;\r\nV_54 = F_26 ( V_55 & V_57 ) ;\r\nif ( ! V_54 )\r\nF_4 ( 0 ) ;\r\nV_3 . V_56 . V_55 = F_27 ( V_54 ) | V_58 ;\r\n}\r\nstatic T_3 T_1 void F_28 ( void )\r\n{\r\nT_5 V_59 ;\r\nV_59 . V_60 = V_61 | V_62 | V_63 | V_64 ;\r\nV_59 . V_55 = V_58 | ( unsigned long ) V_65 ;\r\nV_3 . V_66 = V_59 ;\r\nV_59 . V_55 = V_58 | ( unsigned long ) V_67 ;\r\nV_3 . V_68 = V_59 ;\r\nV_69 = F_25 ;\r\n}\r\nstatic T_3 T_1 void F_29 ( void )\r\n{\r\nF_30 ( V_3 . V_70 ,\r\nF_31 ( V_3 . V_70 ) ) ;\r\n}\r\nstatic T_1 void F_32 ( void )\r\n{\r\n#ifndef F_23\r\nint V_71 ;\r\nasm volatile(\r\n" la 0,0\n"\r\n" mvpg %2,%2\n"\r\n"0: la %0,0\n"\r\n"1:\n"\r\nEX_TABLE(0b,1b)\r\n: "=d" (rc) : "0" (-EOPNOTSUPP), "a" (0) : "memory", "cc", "0");\r\nif ( ! V_71 )\r\nV_3 . V_43 |= V_72 ;\r\n#endif\r\n}\r\nstatic T_1 void F_33 ( void )\r\n{\r\n#ifndef F_23\r\nint V_71 , V_73 ;\r\nasm volatile(\r\n" efpc %1,0\n"\r\n"0: la %0,0\n"\r\n"1:\n"\r\nEX_TABLE(0b,1b)\r\n: "=d" (rc), "=d" (tmp): "0" (-EOPNOTSUPP) : "cc");\r\nif ( ! V_71 )\r\nV_3 . V_43 |= V_74 ;\r\n#endif\r\n}\r\nstatic T_1 void F_34 ( void )\r\n{\r\n#ifndef F_23\r\nint V_71 ;\r\nasm volatile(\r\n" la 0,0\n"\r\n" la 1,0\n"\r\n" la 2,4\n"\r\n" csp 0,2\n"\r\n"0: la %0,0\n"\r\n"1:\n"\r\nEX_TABLE(0b,1b)\r\n: "=d" (rc) : "0" (-EOPNOTSUPP) : "cc", "0", "1", "2");\r\nif ( ! V_71 )\r\nV_3 . V_43 |= V_75 ;\r\n#endif\r\n}\r\nstatic T_1 void F_35 ( void )\r\n{\r\nunsigned int V_76 ;\r\nint V_71 ;\r\nV_76 = F_36 () ;\r\nasm volatile(\r\n" diag %2,0,0x9c\n"\r\n"0: la %0,0\n"\r\n"1:\n"\r\nEX_TABLE(0b,1b)\r\n: "=d" (rc) : "0" (-EOPNOTSUPP), "d" (cpu_address) : "cc");\r\nif ( ! V_71 )\r\nV_3 . V_43 |= V_77 ;\r\n}\r\nstatic T_1 void F_37 ( void )\r\n{\r\n#ifdef F_23\r\nint V_71 ;\r\nasm volatile(\r\n" diag 0,0,0x44\n"\r\n"0: la %0,0\n"\r\n"1:\n"\r\nEX_TABLE(0b,1b)\r\n: "=d" (rc) : "0" (-EOPNOTSUPP) : "cc");\r\nif ( ! V_71 )\r\nV_3 . V_43 |= V_78 ;\r\n#endif\r\n}\r\nstatic T_1 void F_38 ( void )\r\n{\r\n#ifdef F_23\r\nif ( F_24 ( 8 ) ) {\r\nV_3 . V_43 |= V_79 ;\r\nF_39 ( 0 , 23 ) ;\r\n}\r\nif ( F_24 ( 78 ) )\r\nV_3 . V_43 |= V_80 ;\r\nif ( F_24 ( 3 ) )\r\nV_3 . V_43 |= V_81 ;\r\nif ( F_24 ( 27 ) )\r\nV_3 . V_43 |= V_82 ;\r\nif ( F_24 ( 40 ) )\r\nV_3 . V_43 |= V_83 ;\r\nif ( F_24 ( 50 ) && F_24 ( 73 ) )\r\nV_3 . V_43 |= V_84 ;\r\nif ( F_24 ( 66 ) )\r\nV_3 . V_43 |= V_85 ;\r\n#endif\r\n}\r\nstatic T_1 void F_40 ( void )\r\n{\r\n#ifdef F_6\r\nunsigned long V_86 = ( unsigned long ) V_27 + ( 4UL << 20 ) ;\r\nif ( ! V_28 || ! V_29 )\r\nreturn;\r\nif ( V_28 >= V_86 )\r\nreturn;\r\nmemmove ( ( void * ) V_86 , ( void * ) V_28 , V_29 ) ;\r\nV_28 = V_86 ;\r\n#endif\r\n}\r\nstatic void T_1 F_41 ( T_4 (* F_42)( char * , T_4 ) )\r\n{\r\nchar * V_87 , * V_88 ;\r\nT_4 V_71 , V_14 ;\r\nV_14 = strlen ( V_21 ) ;\r\nV_88 = V_21 + V_14 ;\r\nV_87 = V_21 + V_14 + 1 ;\r\nV_71 = F_42 ( V_87 , V_89 - V_14 - 1 ) ;\r\nif ( V_71 ) {\r\nif ( * V_87 == '=' )\r\nmemmove ( V_21 , V_87 + 1 , V_71 ) ;\r\nelse\r\n* V_88 = ' ' ;\r\n}\r\n}\r\nstatic inline int F_43 ( const char * V_90 )\r\n{\r\nint V_5 ;\r\nfor ( V_5 = 0 ; V_90 [ V_5 ] ; V_5 ++ )\r\nif ( V_90 [ V_5 ] & 0x80 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_16 ( void )\r\n{\r\nV_91 [ V_92 - 1 ] = 0 ;\r\nif ( F_43 ( V_91 ) )\r\nF_44 ( V_91 , V_92 ) ;\r\nF_45 ( V_21 , F_46 ( V_91 ) ,\r\nV_92 ) ;\r\nif ( V_20 )\r\nF_41 ( V_93 ) ;\r\nF_41 ( V_94 ) ;\r\n}\r\nvoid T_1 F_47 ( void )\r\n{\r\nF_1 () ;\r\nF_48 () ;\r\nF_40 () ;\r\nF_17 () ;\r\nF_18 () ;\r\nF_49 () ;\r\nF_50 () ;\r\nF_28 () ;\r\nF_29 () ;\r\nF_20 () ;\r\nF_15 () ;\r\nF_16 () ;\r\nF_5 () ;\r\nF_32 () ;\r\nF_33 () ;\r\nF_34 () ;\r\nF_35 () ;\r\nF_37 () ;\r\nF_38 () ;\r\nF_22 () ;\r\nF_51 () ;\r\n#ifdef F_52\r\nV_3 . V_95 = ( unsigned long ) V_96 ;\r\n#endif\r\nF_53 () ;\r\n}
