v 20091004 2
C 49000 43800 1 0 1 DG403.sym
{
T 48700 47700 5 10 0 0 0 6 1
device=DG403
T 48700 47900 5 10 0 0 0 6 1
footprint=SO16
}
N 49000 46200 49800 46200 4
N 49200 47000 49200 46200 4
N 49800 47700 50300 47700 4
N 50300 47400 50300 47700 4
N 49800 43400 50300 43400 4
C 49200 47600 1 0 0 in-1.sym
{
T 49200 47900 5 10 0 0 0 0 1
device=INPUT
T 47800 47700 5 10 1 1 0 0 1
refdes=High Clock Level
}
C 49200 43300 1 0 0 in-1.sym
{
T 49200 43600 5 10 0 0 0 0 1
device=INPUT
T 47800 43400 5 10 1 1 0 0 1
refdes=Low Clock Level
}
C 49800 46400 1 180 1 IRFR9024N.sym
{
T 51600 45300 5 10 0 0 180 6 1
device=IRFR9024N
T 50400 46100 5 10 0 1 180 6 1
footprint=TO252
}
C 49800 46600 1 0 0 IRLR014N.sym
{
T 50400 47100 5 10 0 0 0 0 1
device=IRLR014N
T 51200 46900 5 10 0 1 0 0 1
footprint=TO252
}
N 49800 46200 49800 46800 4
N 50300 46400 50300 46600 4
C 51200 46500 1 0 0 out-1.sym
{
T 51200 46800 5 10 0 0 0 0 1
device=OUTPUT
}
N 50300 45600 50300 43400 4
C 50300 46500 1 0 0 resistor.sym
{
T 50600 46900 5 10 0 0 0 0 1
device=RESISTOR
T 50300 46500 5 10 0 1 0 0 1
footprint=0603
T 50300 46500 5 10 0 1 0 0 1
spec=5% 1/10W
}
N 49200 47000 49000 47000 4
