INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/debug_prog/debug_prog.srcs/sources_1/new/cam_reg_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_reg_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/debug_prog/debug_prog.srcs/sources_1/new/camera_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/debug_prog/debug_prog.srcs/sources_1/new/sccb_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccb_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/debug_prog/debug_prog.ip_user_files/bd/design_2/ip/design_2_cam_reg_config_0_0/sim/design_2_cam_reg_config_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_cam_reg_config_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/debug_prog/debug_prog.ip_user_files/bd/design_2/ip/design_2_camera_reg_0_0/sim/design_2_camera_reg_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_camera_reg_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/debug_prog/debug_prog.ip_user_files/bd/design_2/ip/design_2_sccb_interface_0_0/sim/design_2_sccb_interface_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_sccb_interface_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/debug_prog/debug_prog.ip_user_files/bd/design_2/sim/design_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/debug_prog/debug_prog.ip_user_files/bd/design_2/ip/design_2_processing_system7_0_0/sim/design_2_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/debug_prog/debug_prog.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_2_wrapper
