<!-- SPDX-License-Identifier: CC-BY-SA-4.0 OR MIT -->
<!-- SPDX-FileCopyrightText: Copyright 2024 Sam Blenny -->
# 09 Try Verilog Examples


## Goals:

1. Install [YosysHQ](https://github.com/YosysHQ) CAD suite including `yosys`,
   `nextpnr`, and `ecppack`.

2. Build and run examples from
   [orangecrab-examples/verilog/](https://github.com/orangecrab-fpga/orangecrab-examples/tree/main/verilog)


## Results

*work in progress*


## Lab Notes

1. ...
