{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 01 20:44:34 2025 " "Info: Processing started: Wed Oct 01 20:44:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Info: Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 7 -1 0 } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_100hz " "Info: Assuming node \"clk_100hz\" is an undefined clock" {  } { { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 8 -1 0 } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_100hz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LedMatrix:led_matrix_inst\|clk_div " "Info: Detected ripple clock \"LedMatrix:led_matrix_inst\|clk_div\" as buffer" {  } { { "LedMatrix.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix.vhd" 57 -1 0 } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LedMatrix:led_matrix_inst\|clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_counter\[1\] register LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_counter\[0\] 55.78 MHz 17.926 ns Internal " "Info: Clock \"clk\" has Internal fmax of 55.78 MHz between source register \"LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_counter\[1\]\" and destination register \"LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_counter\[0\]\" (period= 17.926 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.217 ns + Longest register register " "Info: + Longest register to register delay is 17.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_counter\[1\] 1 REG LC_X13_Y10_N3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y10_N3; Fanout = 9; REG Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_counter\[1\]'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[1] } "NODE_NAME" } } { "LedMatrix_PwmController.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_PwmController.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.978 ns) 1.898 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[0\]~COUT 2 COMB LC_X13_Y10_N7 1 " "Info: 2: + IC(0.920 ns) + CELL(0.978 ns) = 1.898 ns; Loc. = LC_X13_Y10_N7; Fanout = 1; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[0\]~COUT'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.898 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[1] LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 2.713 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~20 3 COMB LC_X13_Y10_N8 3 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 2.713 ns; Loc. = LC_X13_Y10_N8; Fanout = 3; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~20'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~COUT LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~20 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(0.747 ns) 5.377 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~12 4 COMB LC_X13_Y9_N1 2 " "Info: 4: + IC(1.917 ns) + CELL(0.747 ns) = 5.377 ns; Loc. = LC_X13_Y9_N1; Fanout = 2; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~12'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.664 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~20 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.500 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7 5 COMB LC_X13_Y9_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 5.500 ns; Loc. = LC_X13_Y9_N2; Fanout = 2; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.623 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~17 6 COMB LC_X13_Y9_N3 1 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 5.623 ns; Loc. = LC_X13_Y9_N3; Fanout = 1; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~17'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 6.438 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0 7 COMB LC_X13_Y9_N4 7 " "Info: 7: + IC(0.000 ns) + CELL(0.815 ns) = 6.438 ns; Loc. = LC_X13_Y9_N4; Fanout = 7; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.543 ns) + CELL(0.200 ns) 9.181 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[16\]~4 8 COMB LC_X9_Y8_N1 4 " "Info: 8: + IC(2.543 ns) + CELL(0.200 ns) = 9.181 ns; Loc. = LC_X9_Y8_N1; Fanout = 4; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[16\]~4'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.743 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~4 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(0.747 ns) 12.228 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12 9 COMB LC_X13_Y9_N6 2 " "Info: 9: + IC(2.300 ns) + CELL(0.747 ns) = 12.228 ns; Loc. = LC_X13_Y9_N6; Fanout = 2; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.047 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~4 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 12.351 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~2 10 COMB LC_X13_Y9_N7 1 " "Info: 10: + IC(0.000 ns) + CELL(0.123 ns) = 12.351 ns; Loc. = LC_X13_Y9_N7; Fanout = 1; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~2'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~2 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 12.474 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~22 11 COMB LC_X13_Y9_N8 1 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 12.474 ns; Loc. = LC_X13_Y9_N8; Fanout = 1; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~22'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~2 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 13.289 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~5 12 COMB LC_X13_Y9_N9 4 " "Info: 12: + IC(0.000 ns) + CELL(0.815 ns) = 13.289 ns; Loc. = LC_X13_Y9_N9; Fanout = 4; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|lpm_divide:Mod0\|lpm_divide_rnl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~5'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~5 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(1.061 ns) 17.217 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_counter\[0\] 13 REG LC_X13_Y10_N0 12 " "Info: 13: + IC(2.867 ns) + CELL(1.061 ns) = 17.217 ns; Loc. = LC_X13_Y10_N0; Fanout = 12; REG Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_counter\[0\]'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.928 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~5 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[0] } "NODE_NAME" } } { "LedMatrix_PwmController.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_PwmController.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.670 ns ( 38.74 % ) " "Info: Total cell delay = 6.670 ns ( 38.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.547 ns ( 61.26 % ) " "Info: Total interconnect delay = 10.547 ns ( 61.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "17.217 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[1] LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~COUT LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~20 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~4 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~2 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~5 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "17.217 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[1] {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~COUT {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~20 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~4 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~2 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~5 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[0] {} } { 0.000ns 0.920ns 0.000ns 1.917ns 0.000ns 0.000ns 0.000ns 2.543ns 2.300ns 0.000ns 0.000ns 0.000ns 2.867ns } { 0.000ns 0.978ns 0.815ns 0.747ns 0.123ns 0.123ns 0.815ns 0.200ns 0.747ns 0.123ns 0.123ns 0.815ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 23 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 23; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_counter\[0\] 2 REG LC_X13_Y10_N0 12 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y10_N0; Fanout = 12; REG Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_counter\[0\]'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[0] } "NODE_NAME" } } { "LedMatrix_PwmController.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_PwmController.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 23 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 23; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_counter\[1\] 2 REG LC_X13_Y10_N3 9 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X13_Y10_N3; Fanout = 9; REG Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_counter\[1\]'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[1] } "NODE_NAME" } } { "LedMatrix_PwmController.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_PwmController.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LedMatrix_PwmController.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_PwmController.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "LedMatrix_PwmController.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_PwmController.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "17.217 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[1] LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~COUT LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~20 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~4 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~2 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~5 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "17.217 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[1] {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[0]~COUT {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~20 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~4 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~2 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~22 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|lpm_divide:Mod0|lpm_divide_rnl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~5 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[0] {} } { 0.000ns 0.920ns 0.000ns 1.917ns 0.000ns 0.000ns 0.000ns 2.543ns 2.300ns 0.000ns 0.000ns 0.000ns 2.867ns } { 0.000ns 0.978ns 0.815ns 0.747ns 0.123ns 0.123ns 0.815ns 0.200ns 0.747ns 0.123ns 0.123ns 0.815ns 1.061ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_counter[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_100hz register LedMatrix:led_matrix_inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[0\] register LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|current_row_data_G\[7\] 94.78 MHz 10.551 ns Internal " "Info: Clock \"clk_100hz\" has Internal fmax of 94.78 MHz between source register \"LedMatrix:led_matrix_inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[0\]\" and destination register \"LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|current_row_data_G\[7\]\" (period= 10.551 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.125 ns + Longest register register " "Info: + Longest register to register delay is 4.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LedMatrix:led_matrix_inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[0\] 1 REG LC_X12_Y9_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y9_N2; Fanout = 1; REG Node = 'LedMatrix:led_matrix_inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[0\]'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[0] } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_Animation.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.365 ns) + CELL(0.511 ns) 1.876 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|Mux8~0 2 COMB LC_X11_Y9_N5 1 " "Info: 2: + IC(1.365 ns) + CELL(0.511 ns) = 1.876 ns; Loc. = LC_X11_Y9_N5; Fanout = 1; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|Mux8~0'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.876 ns" { LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[0] LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|Mux8~0 } "NODE_NAME" } } { "LedMatrix_PwmController.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_PwmController.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.200 ns) 3.229 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|Mux8~1 3 COMB LC_X12_Y9_N5 1 " "Info: 3: + IC(1.153 ns) + CELL(0.200 ns) = 3.229 ns; Loc. = LC_X12_Y9_N5; Fanout = 1; COMB Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|Mux8~1'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.353 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|Mux8~0 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|Mux8~1 } "NODE_NAME" } } { "LedMatrix_PwmController.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_PwmController.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 4.125 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|current_row_data_G\[7\] 4 REG LC_X12_Y9_N6 2 " "Info: 4: + IC(0.305 ns) + CELL(0.591 ns) = 4.125 ns; Loc. = LC_X12_Y9_N6; Fanout = 2; REG Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|current_row_data_G\[7\]'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.896 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|Mux8~1 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|current_row_data_G[7] } "NODE_NAME" } } { "LedMatrix_PwmController.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_PwmController.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.302 ns ( 31.56 % ) " "Info: Total cell delay = 1.302 ns ( 31.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.823 ns ( 68.44 % ) " "Info: Total interconnect delay = 2.823 ns ( 68.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.125 ns" { LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[0] LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|Mux8~0 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|Mux8~1 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|current_row_data_G[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "4.125 ns" { LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[0] {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|Mux8~0 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|Mux8~1 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|current_row_data_G[7] {} } { 0.000ns 1.365ns 1.153ns 0.305ns } { 0.000ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.717 ns - Smallest " "Info: - Smallest clock skew is -5.717 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_100hz destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_100hz\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_100hz 1 CLK PIN_20 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 12; CLK Node = 'clk_100hz'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100hz } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|current_row_data_G\[7\] 2 REG LC_X12_Y9_N6 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y9_N6; Fanout = 2; REG Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|current_row_data_G\[7\]'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_100hz LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|current_row_data_G[7] } "NODE_NAME" } } { "LedMatrix_PwmController.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_PwmController.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_100hz LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|current_row_data_G[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_100hz {} clk_100hz~combout {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|current_row_data_G[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_100hz source 9.536 ns - Longest register " "Info: - Longest clock path from clock \"clk_100hz\" to source register is 9.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_100hz 1 CLK PIN_20 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 12; CLK Node = 'clk_100hz'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100hz } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns LedMatrix:led_matrix_inst\|clk_div 2 REG LC_X10_Y7_N9 10 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y7_N9; Fanout = 10; REG Node = 'LedMatrix:led_matrix_inst\|clk_div'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_100hz LedMatrix:led_matrix_inst|clk_div } "NODE_NAME" } } { "LedMatrix.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.423 ns) + CELL(0.918 ns) 9.536 ns LedMatrix:led_matrix_inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[0\] 3 REG LC_X12_Y9_N2 1 " "Info: 3: + IC(4.423 ns) + CELL(0.918 ns) = 9.536 ns; Loc. = LC_X12_Y9_N2; Fanout = 1; REG Node = 'LedMatrix:led_matrix_inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[0\]'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.341 ns" { LedMatrix:led_matrix_inst|clk_div LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[0] } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_Animation.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.39 % ) " "Info: Total cell delay = 3.375 ns ( 35.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.161 ns ( 64.61 % ) " "Info: Total interconnect delay = 6.161 ns ( 64.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.536 ns" { clk_100hz LedMatrix:led_matrix_inst|clk_div LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.536 ns" { clk_100hz {} clk_100hz~combout {} LedMatrix:led_matrix_inst|clk_div {} LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[0] {} } { 0.000ns 0.000ns 1.738ns 4.423ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_100hz LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|current_row_data_G[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_100hz {} clk_100hz~combout {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|current_row_data_G[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.536 ns" { clk_100hz LedMatrix:led_matrix_inst|clk_div LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.536 ns" { clk_100hz {} clk_100hz~combout {} LedMatrix:led_matrix_inst|clk_div {} LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[0] {} } { 0.000ns 0.000ns 1.738ns 4.423ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LedMatrix_Animation.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_Animation.vhd" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "LedMatrix_PwmController.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_PwmController.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.125 ns" { LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[0] LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|Mux8~0 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|Mux8~1 LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|current_row_data_G[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "4.125 ns" { LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[0] {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|Mux8~0 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|Mux8~1 {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|current_row_data_G[7] {} } { 0.000ns 1.365ns 1.153ns 0.305ns } { 0.000ns 0.511ns 0.200ns 0.591ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_100hz LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|current_row_data_G[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk_100hz {} clk_100hz~combout {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|current_row_data_G[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.536 ns" { clk_100hz LedMatrix:led_matrix_inst|clk_div LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.536 ns" { clk_100hz {} clk_100hz~combout {} LedMatrix:led_matrix_inst|clk_div {} LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[0] {} } { 0.000ns 0.000ns 1.738ns 4.423ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "stage\[0\] button clk 2.949 ns register " "Info: tsu for register \"stage\[0\]\" (data pin = \"button\", clock pin = \"clk\") is 2.949 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.435 ns + Longest pin register " "Info: + Longest pin to register delay is 6.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns button 1 PIN PIN_107 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_107; Fanout = 3; PIN Node = 'button'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.060 ns) + CELL(1.243 ns) 6.435 ns stage\[0\] 2 REG LC_X7_Y9_N2 11 " "Info: 2: + IC(4.060 ns) + CELL(1.243 ns) = 6.435 ns; Loc. = LC_X7_Y9_N2; Fanout = 11; REG Node = 'stage\[0\]'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.303 ns" { button stage[0] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.375 ns ( 36.91 % ) " "Info: Total cell delay = 2.375 ns ( 36.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.060 ns ( 63.09 % ) " "Info: Total interconnect delay = 4.060 ns ( 63.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.435 ns" { button stage[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "6.435 ns" { button {} button~combout {} stage[0] {} } { 0.000ns 0.000ns 4.060ns } { 0.000ns 1.132ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 23 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 23; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns stage\[0\] 2 REG LC_X7_Y9_N2 11 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X7_Y9_N2; Fanout = 11; REG Node = 'stage\[0\]'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk stage[0] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk stage[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} stage[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.435 ns" { button stage[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "6.435 ns" { button {} button~combout {} stage[0] {} } { 0.000ns 0.000ns 4.060ns } { 0.000ns 1.132ns 1.243ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk stage[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} stage[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk matrix_G\[3\] LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_row_data_G\[3\] 10.832 ns register " "Info: tco from clock \"clk\" to destination pin \"matrix_G\[3\]\" through register \"LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_row_data_G\[3\]\" is 10.832 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 23 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 23; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_row_data_G\[3\] 2 REG LC_X14_Y6_N7 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X14_Y6_N7; Fanout = 1; REG Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_row_data_G\[3\]'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_row_data_G[3] } "NODE_NAME" } } { "LedMatrix_PwmController.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_PwmController.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_row_data_G[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_row_data_G[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LedMatrix_PwmController.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_PwmController.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.637 ns + Longest register pin " "Info: + Longest register to pin delay is 6.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_row_data_G\[3\] 1 REG LC_X14_Y6_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y6_N7; Fanout = 1; REG Node = 'LedMatrix:led_matrix_inst\|LedMatrix_PwmController:LedMatrix_PwmController_Inst\|pwm_row_data_G\[3\]'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_row_data_G[3] } "NODE_NAME" } } { "LedMatrix_PwmController.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_PwmController.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.315 ns) + CELL(2.322 ns) 6.637 ns matrix_G\[3\] 2 PIN PIN_12 0 " "Info: 2: + IC(4.315 ns) + CELL(2.322 ns) = 6.637 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'matrix_G\[3\]'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.637 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_row_data_G[3] matrix_G[3] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 34.99 % ) " "Info: Total cell delay = 2.322 ns ( 34.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.315 ns ( 65.01 % ) " "Info: Total interconnect delay = 4.315 ns ( 65.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.637 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_row_data_G[3] matrix_G[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "6.637 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_row_data_G[3] {} matrix_G[3] {} } { 0.000ns 4.315ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_row_data_G[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_row_data_G[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.637 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_row_data_G[3] matrix_G[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "6.637 ns" { LedMatrix:led_matrix_inst|LedMatrix_PwmController:LedMatrix_PwmController_Inst|pwm_row_data_G[3] {} matrix_G[3] {} } { 0.000ns 4.315ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LedMatrix:led_matrix_inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[15\] rst clk_100hz 4.999 ns register " "Info: th for register \"LedMatrix:led_matrix_inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[15\]\" (data pin = \"rst\", clock pin = \"clk_100hz\") is 4.999 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_100hz destination 9.536 ns + Longest register " "Info: + Longest clock path from clock \"clk_100hz\" to destination register is 9.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_100hz 1 CLK PIN_20 12 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 12; CLK Node = 'clk_100hz'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100hz } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns LedMatrix:led_matrix_inst\|clk_div 2 REG LC_X10_Y7_N9 10 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y7_N9; Fanout = 10; REG Node = 'LedMatrix:led_matrix_inst\|clk_div'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_100hz LedMatrix:led_matrix_inst|clk_div } "NODE_NAME" } } { "LedMatrix.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.423 ns) + CELL(0.918 ns) 9.536 ns LedMatrix:led_matrix_inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[15\] 3 REG LC_X12_Y9_N8 1 " "Info: 3: + IC(4.423 ns) + CELL(0.918 ns) = 9.536 ns; Loc. = LC_X12_Y9_N8; Fanout = 1; REG Node = 'LedMatrix:led_matrix_inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[15\]'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.341 ns" { LedMatrix:led_matrix_inst|clk_div LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[15] } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_Animation.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.39 % ) " "Info: Total cell delay = 3.375 ns ( 35.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.161 ns ( 64.61 % ) " "Info: Total interconnect delay = 6.161 ns ( 64.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.536 ns" { clk_100hz LedMatrix:led_matrix_inst|clk_div LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[15] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.536 ns" { clk_100hz {} clk_100hz~combout {} LedMatrix:led_matrix_inst|clk_div {} LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[15] {} } { 0.000ns 0.000ns 1.738ns 4.423ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "LedMatrix_Animation.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_Animation.vhd" 73 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.758 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns rst 1 PIN PIN_91 45 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_91; Fanout = 45; PIN Node = 'rst'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/Q2_lyf.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.352 ns) + CELL(1.243 ns) 4.758 ns LedMatrix:led_matrix_inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[15\] 2 REG LC_X12_Y9_N8 1 " "Info: 2: + IC(2.352 ns) + CELL(1.243 ns) = 4.758 ns; Loc. = LC_X12_Y9_N8; Fanout = 1; REG Node = 'LedMatrix:led_matrix_inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[15\]'" {  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.595 ns" { rst LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[15] } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "D:/参考资料/数电实验二/Digital-Experiment/LedMatrix_Animation.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.406 ns ( 50.57 % ) " "Info: Total cell delay = 2.406 ns ( 50.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.352 ns ( 49.43 % ) " "Info: Total interconnect delay = 2.352 ns ( 49.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.758 ns" { rst LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[15] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "4.758 ns" { rst {} rst~combout {} LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[15] {} } { 0.000ns 0.000ns 2.352ns } { 0.000ns 1.163ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.536 ns" { clk_100hz LedMatrix:led_matrix_inst|clk_div LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[15] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.536 ns" { clk_100hz {} clk_100hz~combout {} LedMatrix:led_matrix_inst|clk_div {} LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[15] {} } { 0.000ns 0.000ns 1.738ns 4.423ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.758 ns" { rst LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[15] } "NODE_NAME" } } { "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin64/Technology_Viewer.qrui" "4.758 ns" { rst {} rst~combout {} LedMatrix:led_matrix_inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[15] {} } { 0.000ns 0.000ns 2.352ns } { 0.000ns 1.163ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4362 " "Info: Peak virtual memory: 4362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 01 20:44:34 2025 " "Info: Processing ended: Wed Oct 01 20:44:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
