#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Jan 21 19:50:38 2018
# Process ID: 6816
# Current directory: C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/hw1/hw_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14084 C:\Users\pangj\OneDrive - California Polytechnic State University\cpe233\hw1\hw_1\hw_1.xpr
# Log file: C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/hw1/hw_1/vivado.log
# Journal file: C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/hw1/hw_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/hw1/hw_1/hw_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/hw1/hw_1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 767.078 ; gain = 131.293
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/hw1/hw_1/hw_1.srcs/sources_1/new/clk_div_fs.vhd" into library xil_defaultlib [C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/hw1/hw_1/hw_1.srcs/sources_1/new/clk_div_fs.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/hw1/hw_1/hw_1.srcs/sources_1/new/pwm_dac.vhd" into library xil_defaultlib [C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/hw1/hw_1/hw_1.srcs/sources_1/new/pwm_dac.vhd:1]
[Sun Jan 21 19:52:13 2018] Launched synth_1...
Run output will be captured here: C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/hw1/hw_1/hw_1.runs/synth_1/runme.log
launch_runs impl_1
[Sun Jan 21 19:54:00 2018] Launched impl_1...
Run output will be captured here: C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/hw1/hw_1/hw_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sun Jan 21 19:55:28 2018] Launched impl_1...
Run output will be captured here: C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/hw1/hw_1/hw_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/hw1/hw_1/.Xil/Vivado-6816-JPANG-ThinkPad/dcp/pwm_dac.xdc]
Finished Parsing XDC File [C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/hw1/hw_1/.Xil/Vivado-6816-JPANG-ThinkPad/dcp/pwm_dac.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 967.383 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 967.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1057.355 ; gain = 271.863
ERROR: [Common 17-165] Too many positional options when parsing 'University/cpe233/hw1/hw_1/hw_1.runs/impl_1/pwm_dac_power_routed.rpx', please type 'open_report -help' for usage info.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: pwm_dac
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:29 ; elapsed = 00:08:07 . Memory (MB): peak = 1429.348 ; gain = 1222.086
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pwm_dac' [C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/hw1/hw_1/hw_1.srcs/sources_1/new/pwm_dac.vhd:44]
WARNING: [Synth 8-614] signal 'sw' is read in the process but is not in the sensitivity list [C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/hw1/hw_1/hw_1.srcs/sources_1/new/pwm_dac.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'pwm_dac' (1#1) [C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/hw1/hw_1/hw_1.srcs/sources_1/new/pwm_dac.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:30 ; elapsed = 00:08:08 . Memory (MB): peak = 1429.348 ; gain = 1222.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:30 ; elapsed = 00:08:08 . Memory (MB): peak = 1429.348 ; gain = 1222.086
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/hw1/hw_1/hw_1.srcs/constrs_1/new/adsf.xdc]
Finished Parsing XDC File [C:/Users/pangj/OneDrive - California Polytechnic State University/cpe233/hw1/hw_1/hw_1.srcs/constrs_1/new/adsf.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:37 ; elapsed = 00:08:11 . Memory (MB): peak = 1508.801 ; gain = 1301.539
5 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1508.801 ; gain = 79.453
