/// Auto-generated bit field definitions for OTG_FS_GLOBAL
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f4::otg_fs_global {

using namespace alloy::hal::bitfields;

// ============================================================================
// OTG_FS_GLOBAL Bit Field Definitions
// ============================================================================

/// FS_GOTGCTL - OTG_FS control and status register (OTG_FS_GOTGCTL)
namespace fs_gotgctl {
    /// Session request success
    /// Position: 0, Width: 1
    /// Access: read-only
    using SRQSCS = BitField<0, 1>;
    constexpr uint32_t SRQSCS_Pos = 0;
    constexpr uint32_t SRQSCS_Msk = SRQSCS::mask;

    /// Session request
    /// Position: 1, Width: 1
    /// Access: read-write
    using SRQ = BitField<1, 1>;
    constexpr uint32_t SRQ_Pos = 1;
    constexpr uint32_t SRQ_Msk = SRQ::mask;

    /// Host negotiation success
    /// Position: 8, Width: 1
    /// Access: read-only
    using HNGSCS = BitField<8, 1>;
    constexpr uint32_t HNGSCS_Pos = 8;
    constexpr uint32_t HNGSCS_Msk = HNGSCS::mask;

    /// HNP request
    /// Position: 9, Width: 1
    /// Access: read-write
    using HNPRQ = BitField<9, 1>;
    constexpr uint32_t HNPRQ_Pos = 9;
    constexpr uint32_t HNPRQ_Msk = HNPRQ::mask;

    /// Host set HNP enable
    /// Position: 10, Width: 1
    /// Access: read-write
    using HSHNPEN = BitField<10, 1>;
    constexpr uint32_t HSHNPEN_Pos = 10;
    constexpr uint32_t HSHNPEN_Msk = HSHNPEN::mask;

    /// Device HNP enabled
    /// Position: 11, Width: 1
    /// Access: read-write
    using DHNPEN = BitField<11, 1>;
    constexpr uint32_t DHNPEN_Pos = 11;
    constexpr uint32_t DHNPEN_Msk = DHNPEN::mask;

    /// Connector ID status
    /// Position: 16, Width: 1
    /// Access: read-only
    using CIDSTS = BitField<16, 1>;
    constexpr uint32_t CIDSTS_Pos = 16;
    constexpr uint32_t CIDSTS_Msk = CIDSTS::mask;

    /// Long/short debounce time
    /// Position: 17, Width: 1
    /// Access: read-only
    using DBCT = BitField<17, 1>;
    constexpr uint32_t DBCT_Pos = 17;
    constexpr uint32_t DBCT_Msk = DBCT::mask;

    /// A-session valid
    /// Position: 18, Width: 1
    /// Access: read-only
    using ASVLD = BitField<18, 1>;
    constexpr uint32_t ASVLD_Pos = 18;
    constexpr uint32_t ASVLD_Msk = ASVLD::mask;

    /// B-session valid
    /// Position: 19, Width: 1
    /// Access: read-only
    using BSVLD = BitField<19, 1>;
    constexpr uint32_t BSVLD_Pos = 19;
    constexpr uint32_t BSVLD_Msk = BSVLD::mask;

}  // namespace fs_gotgctl

/// FS_GOTGINT - OTG_FS interrupt register (OTG_FS_GOTGINT)
namespace fs_gotgint {
    /// Session end detected
    /// Position: 2, Width: 1
    using SEDET = BitField<2, 1>;
    constexpr uint32_t SEDET_Pos = 2;
    constexpr uint32_t SEDET_Msk = SEDET::mask;

    /// Session request success status change
    /// Position: 8, Width: 1
    using SRSSCHG = BitField<8, 1>;
    constexpr uint32_t SRSSCHG_Pos = 8;
    constexpr uint32_t SRSSCHG_Msk = SRSSCHG::mask;

    /// Host negotiation success status change
    /// Position: 9, Width: 1
    using HNSSCHG = BitField<9, 1>;
    constexpr uint32_t HNSSCHG_Pos = 9;
    constexpr uint32_t HNSSCHG_Msk = HNSSCHG::mask;

    /// Host negotiation detected
    /// Position: 17, Width: 1
    using HNGDET = BitField<17, 1>;
    constexpr uint32_t HNGDET_Pos = 17;
    constexpr uint32_t HNGDET_Msk = HNGDET::mask;

    /// A-device timeout change
    /// Position: 18, Width: 1
    using ADTOCHG = BitField<18, 1>;
    constexpr uint32_t ADTOCHG_Pos = 18;
    constexpr uint32_t ADTOCHG_Msk = ADTOCHG::mask;

    /// Debounce done
    /// Position: 19, Width: 1
    using DBCDNE = BitField<19, 1>;
    constexpr uint32_t DBCDNE_Pos = 19;
    constexpr uint32_t DBCDNE_Msk = DBCDNE::mask;

}  // namespace fs_gotgint

/// FS_GAHBCFG - OTG_FS AHB configuration register (OTG_FS_GAHBCFG)
namespace fs_gahbcfg {
    /// Global interrupt mask
    /// Position: 0, Width: 1
    using GINT = BitField<0, 1>;
    constexpr uint32_t GINT_Pos = 0;
    constexpr uint32_t GINT_Msk = GINT::mask;

    /// TxFIFO empty level
    /// Position: 7, Width: 1
    using TXFELVL = BitField<7, 1>;
    constexpr uint32_t TXFELVL_Pos = 7;
    constexpr uint32_t TXFELVL_Msk = TXFELVL::mask;

    /// Periodic TxFIFO empty level
    /// Position: 8, Width: 1
    using PTXFELVL = BitField<8, 1>;
    constexpr uint32_t PTXFELVL_Pos = 8;
    constexpr uint32_t PTXFELVL_Msk = PTXFELVL::mask;

}  // namespace fs_gahbcfg

/// FS_GUSBCFG - OTG_FS USB configuration register (OTG_FS_GUSBCFG)
namespace fs_gusbcfg {
    /// FS timeout calibration
    /// Position: 0, Width: 3
    /// Access: read-write
    using TOCAL = BitField<0, 3>;
    constexpr uint32_t TOCAL_Pos = 0;
    constexpr uint32_t TOCAL_Msk = TOCAL::mask;

    /// Full Speed serial transceiver select
    /// Position: 6, Width: 1
    /// Access: write-only
    using PHYSEL = BitField<6, 1>;
    constexpr uint32_t PHYSEL_Pos = 6;
    constexpr uint32_t PHYSEL_Msk = PHYSEL::mask;

    /// SRP-capable
    /// Position: 8, Width: 1
    /// Access: read-write
    using SRPCAP = BitField<8, 1>;
    constexpr uint32_t SRPCAP_Pos = 8;
    constexpr uint32_t SRPCAP_Msk = SRPCAP::mask;

    /// HNP-capable
    /// Position: 9, Width: 1
    /// Access: read-write
    using HNPCAP = BitField<9, 1>;
    constexpr uint32_t HNPCAP_Pos = 9;
    constexpr uint32_t HNPCAP_Msk = HNPCAP::mask;

    /// USB turnaround time
    /// Position: 10, Width: 4
    /// Access: read-write
    using TRDT = BitField<10, 4>;
    constexpr uint32_t TRDT_Pos = 10;
    constexpr uint32_t TRDT_Msk = TRDT::mask;

    /// Force host mode
    /// Position: 29, Width: 1
    /// Access: read-write
    using FHMOD = BitField<29, 1>;
    constexpr uint32_t FHMOD_Pos = 29;
    constexpr uint32_t FHMOD_Msk = FHMOD::mask;

    /// Force device mode
    /// Position: 30, Width: 1
    /// Access: read-write
    using FDMOD = BitField<30, 1>;
    constexpr uint32_t FDMOD_Pos = 30;
    constexpr uint32_t FDMOD_Msk = FDMOD::mask;

    /// Corrupt Tx packet
    /// Position: 31, Width: 1
    /// Access: read-write
    using CTXPKT = BitField<31, 1>;
    constexpr uint32_t CTXPKT_Pos = 31;
    constexpr uint32_t CTXPKT_Msk = CTXPKT::mask;

}  // namespace fs_gusbcfg

/// FS_GRSTCTL - OTG_FS reset register (OTG_FS_GRSTCTL)
namespace fs_grstctl {
    /// Core soft reset
    /// Position: 0, Width: 1
    /// Access: read-write
    using CSRST = BitField<0, 1>;
    constexpr uint32_t CSRST_Pos = 0;
    constexpr uint32_t CSRST_Msk = CSRST::mask;

    /// HCLK soft reset
    /// Position: 1, Width: 1
    /// Access: read-write
    using HSRST = BitField<1, 1>;
    constexpr uint32_t HSRST_Pos = 1;
    constexpr uint32_t HSRST_Msk = HSRST::mask;

    /// Host frame counter reset
    /// Position: 2, Width: 1
    /// Access: read-write
    using FCRST = BitField<2, 1>;
    constexpr uint32_t FCRST_Pos = 2;
    constexpr uint32_t FCRST_Msk = FCRST::mask;

    /// RxFIFO flush
    /// Position: 4, Width: 1
    /// Access: read-write
    using RXFFLSH = BitField<4, 1>;
    constexpr uint32_t RXFFLSH_Pos = 4;
    constexpr uint32_t RXFFLSH_Msk = RXFFLSH::mask;

    /// TxFIFO flush
    /// Position: 5, Width: 1
    /// Access: read-write
    using TXFFLSH = BitField<5, 1>;
    constexpr uint32_t TXFFLSH_Pos = 5;
    constexpr uint32_t TXFFLSH_Msk = TXFFLSH::mask;

    /// TxFIFO number
    /// Position: 6, Width: 5
    /// Access: read-write
    using TXFNUM = BitField<6, 5>;
    constexpr uint32_t TXFNUM_Pos = 6;
    constexpr uint32_t TXFNUM_Msk = TXFNUM::mask;

    /// AHB master idle
    /// Position: 31, Width: 1
    /// Access: read-only
    using AHBIDL = BitField<31, 1>;
    constexpr uint32_t AHBIDL_Pos = 31;
    constexpr uint32_t AHBIDL_Msk = AHBIDL::mask;

}  // namespace fs_grstctl

/// FS_GINTSTS - OTG_FS core interrupt register (OTG_FS_GINTSTS)
namespace fs_gintsts {
    /// Current mode of operation
    /// Position: 0, Width: 1
    /// Access: read-only
    using CMOD = BitField<0, 1>;
    constexpr uint32_t CMOD_Pos = 0;
    constexpr uint32_t CMOD_Msk = CMOD::mask;

    /// Mode mismatch interrupt
    /// Position: 1, Width: 1
    /// Access: read-write
    using MMIS = BitField<1, 1>;
    constexpr uint32_t MMIS_Pos = 1;
    constexpr uint32_t MMIS_Msk = MMIS::mask;

    /// OTG interrupt
    /// Position: 2, Width: 1
    /// Access: read-only
    using OTGINT = BitField<2, 1>;
    constexpr uint32_t OTGINT_Pos = 2;
    constexpr uint32_t OTGINT_Msk = OTGINT::mask;

    /// Start of frame
    /// Position: 3, Width: 1
    /// Access: read-write
    using SOF = BitField<3, 1>;
    constexpr uint32_t SOF_Pos = 3;
    constexpr uint32_t SOF_Msk = SOF::mask;

    /// RxFIFO non-empty
    /// Position: 4, Width: 1
    /// Access: read-only
    using RXFLVL = BitField<4, 1>;
    constexpr uint32_t RXFLVL_Pos = 4;
    constexpr uint32_t RXFLVL_Msk = RXFLVL::mask;

    /// Non-periodic TxFIFO empty
    /// Position: 5, Width: 1
    /// Access: read-only
    using NPTXFE = BitField<5, 1>;
    constexpr uint32_t NPTXFE_Pos = 5;
    constexpr uint32_t NPTXFE_Msk = NPTXFE::mask;

    /// Global IN non-periodic NAK effective
    /// Position: 6, Width: 1
    /// Access: read-only
    using GINAKEFF = BitField<6, 1>;
    constexpr uint32_t GINAKEFF_Pos = 6;
    constexpr uint32_t GINAKEFF_Msk = GINAKEFF::mask;

    /// Global OUT NAK effective
    /// Position: 7, Width: 1
    /// Access: read-only
    using GOUTNAKEFF = BitField<7, 1>;
    constexpr uint32_t GOUTNAKEFF_Pos = 7;
    constexpr uint32_t GOUTNAKEFF_Msk = GOUTNAKEFF::mask;

    /// Early suspend
    /// Position: 10, Width: 1
    /// Access: read-write
    using ESUSP = BitField<10, 1>;
    constexpr uint32_t ESUSP_Pos = 10;
    constexpr uint32_t ESUSP_Msk = ESUSP::mask;

    /// USB suspend
    /// Position: 11, Width: 1
    /// Access: read-write
    using USBSUSP = BitField<11, 1>;
    constexpr uint32_t USBSUSP_Pos = 11;
    constexpr uint32_t USBSUSP_Msk = USBSUSP::mask;

    /// USB reset
    /// Position: 12, Width: 1
    /// Access: read-write
    using USBRST = BitField<12, 1>;
    constexpr uint32_t USBRST_Pos = 12;
    constexpr uint32_t USBRST_Msk = USBRST::mask;

    /// Enumeration done
    /// Position: 13, Width: 1
    /// Access: read-write
    using ENUMDNE = BitField<13, 1>;
    constexpr uint32_t ENUMDNE_Pos = 13;
    constexpr uint32_t ENUMDNE_Msk = ENUMDNE::mask;

    /// Isochronous OUT packet dropped interrupt
    /// Position: 14, Width: 1
    /// Access: read-write
    using ISOODRP = BitField<14, 1>;
    constexpr uint32_t ISOODRP_Pos = 14;
    constexpr uint32_t ISOODRP_Msk = ISOODRP::mask;

    /// End of periodic frame interrupt
    /// Position: 15, Width: 1
    /// Access: read-write
    using EOPF = BitField<15, 1>;
    constexpr uint32_t EOPF_Pos = 15;
    constexpr uint32_t EOPF_Msk = EOPF::mask;

    /// IN endpoint interrupt
    /// Position: 18, Width: 1
    /// Access: read-only
    using IEPINT = BitField<18, 1>;
    constexpr uint32_t IEPINT_Pos = 18;
    constexpr uint32_t IEPINT_Msk = IEPINT::mask;

    /// OUT endpoint interrupt
    /// Position: 19, Width: 1
    /// Access: read-only
    using OEPINT = BitField<19, 1>;
    constexpr uint32_t OEPINT_Pos = 19;
    constexpr uint32_t OEPINT_Msk = OEPINT::mask;

    /// Incomplete isochronous IN transfer
    /// Position: 20, Width: 1
    /// Access: read-write
    using IISOIXFR = BitField<20, 1>;
    constexpr uint32_t IISOIXFR_Pos = 20;
    constexpr uint32_t IISOIXFR_Msk = IISOIXFR::mask;

    /// Incomplete periodic transfer(Host mode)/Incomplete isochronous OUT transfer(Device mode)
    /// Position: 21, Width: 1
    /// Access: read-write
    using IPXFR_INCOMPISOOUT = BitField<21, 1>;
    constexpr uint32_t IPXFR_INCOMPISOOUT_Pos = 21;
    constexpr uint32_t IPXFR_INCOMPISOOUT_Msk = IPXFR_INCOMPISOOUT::mask;

    /// Host port interrupt
    /// Position: 24, Width: 1
    /// Access: read-only
    using HPRTINT = BitField<24, 1>;
    constexpr uint32_t HPRTINT_Pos = 24;
    constexpr uint32_t HPRTINT_Msk = HPRTINT::mask;

    /// Host channels interrupt
    /// Position: 25, Width: 1
    /// Access: read-only
    using HCINT = BitField<25, 1>;
    constexpr uint32_t HCINT_Pos = 25;
    constexpr uint32_t HCINT_Msk = HCINT::mask;

    /// Periodic TxFIFO empty
    /// Position: 26, Width: 1
    /// Access: read-only
    using PTXFE = BitField<26, 1>;
    constexpr uint32_t PTXFE_Pos = 26;
    constexpr uint32_t PTXFE_Msk = PTXFE::mask;

    /// Connector ID status change
    /// Position: 28, Width: 1
    /// Access: read-write
    using CIDSCHG = BitField<28, 1>;
    constexpr uint32_t CIDSCHG_Pos = 28;
    constexpr uint32_t CIDSCHG_Msk = CIDSCHG::mask;

    /// Disconnect detected interrupt
    /// Position: 29, Width: 1
    /// Access: read-write
    using DISCINT = BitField<29, 1>;
    constexpr uint32_t DISCINT_Pos = 29;
    constexpr uint32_t DISCINT_Msk = DISCINT::mask;

    /// Session request/new session detected interrupt
    /// Position: 30, Width: 1
    /// Access: read-write
    using SRQINT = BitField<30, 1>;
    constexpr uint32_t SRQINT_Pos = 30;
    constexpr uint32_t SRQINT_Msk = SRQINT::mask;

    /// Resume/remote wakeup detected interrupt
    /// Position: 31, Width: 1
    /// Access: read-write
    using WKUPINT = BitField<31, 1>;
    constexpr uint32_t WKUPINT_Pos = 31;
    constexpr uint32_t WKUPINT_Msk = WKUPINT::mask;

}  // namespace fs_gintsts

/// FS_GINTMSK - OTG_FS interrupt mask register (OTG_FS_GINTMSK)
namespace fs_gintmsk {
    /// Mode mismatch interrupt mask
    /// Position: 1, Width: 1
    /// Access: read-write
    using MMISM = BitField<1, 1>;
    constexpr uint32_t MMISM_Pos = 1;
    constexpr uint32_t MMISM_Msk = MMISM::mask;

    /// OTG interrupt mask
    /// Position: 2, Width: 1
    /// Access: read-write
    using OTGINT = BitField<2, 1>;
    constexpr uint32_t OTGINT_Pos = 2;
    constexpr uint32_t OTGINT_Msk = OTGINT::mask;

    /// Start of frame mask
    /// Position: 3, Width: 1
    /// Access: read-write
    using SOFM = BitField<3, 1>;
    constexpr uint32_t SOFM_Pos = 3;
    constexpr uint32_t SOFM_Msk = SOFM::mask;

    /// Receive FIFO non-empty mask
    /// Position: 4, Width: 1
    /// Access: read-write
    using RXFLVLM = BitField<4, 1>;
    constexpr uint32_t RXFLVLM_Pos = 4;
    constexpr uint32_t RXFLVLM_Msk = RXFLVLM::mask;

    /// Non-periodic TxFIFO empty mask
    /// Position: 5, Width: 1
    /// Access: read-write
    using NPTXFEM = BitField<5, 1>;
    constexpr uint32_t NPTXFEM_Pos = 5;
    constexpr uint32_t NPTXFEM_Msk = NPTXFEM::mask;

    /// Global non-periodic IN NAK effective mask
    /// Position: 6, Width: 1
    /// Access: read-write
    using GINAKEFFM = BitField<6, 1>;
    constexpr uint32_t GINAKEFFM_Pos = 6;
    constexpr uint32_t GINAKEFFM_Msk = GINAKEFFM::mask;

    /// Global OUT NAK effective mask
    /// Position: 7, Width: 1
    /// Access: read-write
    using GONAKEFFM = BitField<7, 1>;
    constexpr uint32_t GONAKEFFM_Pos = 7;
    constexpr uint32_t GONAKEFFM_Msk = GONAKEFFM::mask;

    /// Early suspend mask
    /// Position: 10, Width: 1
    /// Access: read-write
    using ESUSPM = BitField<10, 1>;
    constexpr uint32_t ESUSPM_Pos = 10;
    constexpr uint32_t ESUSPM_Msk = ESUSPM::mask;

    /// USB suspend mask
    /// Position: 11, Width: 1
    /// Access: read-write
    using USBSUSPM = BitField<11, 1>;
    constexpr uint32_t USBSUSPM_Pos = 11;
    constexpr uint32_t USBSUSPM_Msk = USBSUSPM::mask;

    /// USB reset mask
    /// Position: 12, Width: 1
    /// Access: read-write
    using USBRST = BitField<12, 1>;
    constexpr uint32_t USBRST_Pos = 12;
    constexpr uint32_t USBRST_Msk = USBRST::mask;

    /// Enumeration done mask
    /// Position: 13, Width: 1
    /// Access: read-write
    using ENUMDNEM = BitField<13, 1>;
    constexpr uint32_t ENUMDNEM_Pos = 13;
    constexpr uint32_t ENUMDNEM_Msk = ENUMDNEM::mask;

    /// Isochronous OUT packet dropped interrupt mask
    /// Position: 14, Width: 1
    /// Access: read-write
    using ISOODRPM = BitField<14, 1>;
    constexpr uint32_t ISOODRPM_Pos = 14;
    constexpr uint32_t ISOODRPM_Msk = ISOODRPM::mask;

    /// End of periodic frame interrupt mask
    /// Position: 15, Width: 1
    /// Access: read-write
    using EOPFM = BitField<15, 1>;
    constexpr uint32_t EOPFM_Pos = 15;
    constexpr uint32_t EOPFM_Msk = EOPFM::mask;

    /// Endpoint mismatch interrupt mask
    /// Position: 17, Width: 1
    /// Access: read-write
    using EPMISM = BitField<17, 1>;
    constexpr uint32_t EPMISM_Pos = 17;
    constexpr uint32_t EPMISM_Msk = EPMISM::mask;

    /// IN endpoints interrupt mask
    /// Position: 18, Width: 1
    /// Access: read-write
    using IEPINT = BitField<18, 1>;
    constexpr uint32_t IEPINT_Pos = 18;
    constexpr uint32_t IEPINT_Msk = IEPINT::mask;

    /// OUT endpoints interrupt mask
    /// Position: 19, Width: 1
    /// Access: read-write
    using OEPINT = BitField<19, 1>;
    constexpr uint32_t OEPINT_Pos = 19;
    constexpr uint32_t OEPINT_Msk = OEPINT::mask;

    /// Incomplete isochronous IN transfer mask
    /// Position: 20, Width: 1
    /// Access: read-write
    using IISOIXFRM = BitField<20, 1>;
    constexpr uint32_t IISOIXFRM_Pos = 20;
    constexpr uint32_t IISOIXFRM_Msk = IISOIXFRM::mask;

    /// Incomplete periodic transfer mask(Host mode)/Incomplete isochronous OUT transfer mask(Device mode)
    /// Position: 21, Width: 1
    /// Access: read-write
    using IPXFRM_IISOOXFRM = BitField<21, 1>;
    constexpr uint32_t IPXFRM_IISOOXFRM_Pos = 21;
    constexpr uint32_t IPXFRM_IISOOXFRM_Msk = IPXFRM_IISOOXFRM::mask;

    /// Host port interrupt mask
    /// Position: 24, Width: 1
    /// Access: read-only
    using PRTIM = BitField<24, 1>;
    constexpr uint32_t PRTIM_Pos = 24;
    constexpr uint32_t PRTIM_Msk = PRTIM::mask;

    /// Host channels interrupt mask
    /// Position: 25, Width: 1
    /// Access: read-write
    using HCIM = BitField<25, 1>;
    constexpr uint32_t HCIM_Pos = 25;
    constexpr uint32_t HCIM_Msk = HCIM::mask;

    /// Periodic TxFIFO empty mask
    /// Position: 26, Width: 1
    /// Access: read-write
    using PTXFEM = BitField<26, 1>;
    constexpr uint32_t PTXFEM_Pos = 26;
    constexpr uint32_t PTXFEM_Msk = PTXFEM::mask;

    /// Connector ID status change mask
    /// Position: 28, Width: 1
    /// Access: read-write
    using CIDSCHGM = BitField<28, 1>;
    constexpr uint32_t CIDSCHGM_Pos = 28;
    constexpr uint32_t CIDSCHGM_Msk = CIDSCHGM::mask;

    /// Disconnect detected interrupt mask
    /// Position: 29, Width: 1
    /// Access: read-write
    using DISCINT = BitField<29, 1>;
    constexpr uint32_t DISCINT_Pos = 29;
    constexpr uint32_t DISCINT_Msk = DISCINT::mask;

    /// Session request/new session detected interrupt mask
    /// Position: 30, Width: 1
    /// Access: read-write
    using SRQIM = BitField<30, 1>;
    constexpr uint32_t SRQIM_Pos = 30;
    constexpr uint32_t SRQIM_Msk = SRQIM::mask;

    /// Resume/remote wakeup detected interrupt mask
    /// Position: 31, Width: 1
    /// Access: read-write
    using WUIM = BitField<31, 1>;
    constexpr uint32_t WUIM_Pos = 31;
    constexpr uint32_t WUIM_Msk = WUIM::mask;

}  // namespace fs_gintmsk

/// FS_GRXSTSR_Device - OTG_FS Receive status debug read(Device mode)
namespace fs_grxstsr_device {
    /// Endpoint number
    /// Position: 0, Width: 4
    using EPNUM = BitField<0, 4>;
    constexpr uint32_t EPNUM_Pos = 0;
    constexpr uint32_t EPNUM_Msk = EPNUM::mask;

    /// Byte count
    /// Position: 4, Width: 11
    using BCNT = BitField<4, 11>;
    constexpr uint32_t BCNT_Pos = 4;
    constexpr uint32_t BCNT_Msk = BCNT::mask;

    /// Data PID
    /// Position: 15, Width: 2
    using DPID = BitField<15, 2>;
    constexpr uint32_t DPID_Pos = 15;
    constexpr uint32_t DPID_Msk = DPID::mask;

    /// Packet status
    /// Position: 17, Width: 4
    using PKTSTS = BitField<17, 4>;
    constexpr uint32_t PKTSTS_Pos = 17;
    constexpr uint32_t PKTSTS_Msk = PKTSTS::mask;

    /// Frame number
    /// Position: 21, Width: 4
    using FRMNUM = BitField<21, 4>;
    constexpr uint32_t FRMNUM_Pos = 21;
    constexpr uint32_t FRMNUM_Msk = FRMNUM::mask;

}  // namespace fs_grxstsr_device

/// FS_GRXSTSR_Host - OTG_FS Receive status debug read(Host mode)
namespace fs_grxstsr_host {
    /// Endpoint number
    /// Position: 0, Width: 4
    using EPNUM = BitField<0, 4>;
    constexpr uint32_t EPNUM_Pos = 0;
    constexpr uint32_t EPNUM_Msk = EPNUM::mask;

    /// Byte count
    /// Position: 4, Width: 11
    using BCNT = BitField<4, 11>;
    constexpr uint32_t BCNT_Pos = 4;
    constexpr uint32_t BCNT_Msk = BCNT::mask;

    /// Data PID
    /// Position: 15, Width: 2
    using DPID = BitField<15, 2>;
    constexpr uint32_t DPID_Pos = 15;
    constexpr uint32_t DPID_Msk = DPID::mask;

    /// Packet status
    /// Position: 17, Width: 4
    using PKTSTS = BitField<17, 4>;
    constexpr uint32_t PKTSTS_Pos = 17;
    constexpr uint32_t PKTSTS_Msk = PKTSTS::mask;

    /// Frame number
    /// Position: 21, Width: 4
    using FRMNUM = BitField<21, 4>;
    constexpr uint32_t FRMNUM_Pos = 21;
    constexpr uint32_t FRMNUM_Msk = FRMNUM::mask;

}  // namespace fs_grxstsr_host

/// FS_GRXFSIZ - OTG_FS Receive FIFO size register (OTG_FS_GRXFSIZ)
namespace fs_grxfsiz {
    /// RxFIFO depth
    /// Position: 0, Width: 16
    using RXFD = BitField<0, 16>;
    constexpr uint32_t RXFD_Pos = 0;
    constexpr uint32_t RXFD_Msk = RXFD::mask;

}  // namespace fs_grxfsiz

/// FS_GNPTXFSIZ_Device - OTG_FS non-periodic transmit FIFO size register (Device mode)
namespace fs_gnptxfsiz_device {
    /// Endpoint 0 transmit RAM start address
    /// Position: 0, Width: 16
    using TX0FSA = BitField<0, 16>;
    constexpr uint32_t TX0FSA_Pos = 0;
    constexpr uint32_t TX0FSA_Msk = TX0FSA::mask;

    /// Endpoint 0 TxFIFO depth
    /// Position: 16, Width: 16
    using TX0FD = BitField<16, 16>;
    constexpr uint32_t TX0FD_Pos = 16;
    constexpr uint32_t TX0FD_Msk = TX0FD::mask;

}  // namespace fs_gnptxfsiz_device

/// FS_GNPTXFSIZ_Host - OTG_FS non-periodic transmit FIFO size register (Host mode)
namespace fs_gnptxfsiz_host {
    /// Non-periodic transmit RAM start address
    /// Position: 0, Width: 16
    using NPTXFSA = BitField<0, 16>;
    constexpr uint32_t NPTXFSA_Pos = 0;
    constexpr uint32_t NPTXFSA_Msk = NPTXFSA::mask;

    /// Non-periodic TxFIFO depth
    /// Position: 16, Width: 16
    using NPTXFD = BitField<16, 16>;
    constexpr uint32_t NPTXFD_Pos = 16;
    constexpr uint32_t NPTXFD_Msk = NPTXFD::mask;

}  // namespace fs_gnptxfsiz_host

/// FS_GNPTXSTS - OTG_FS non-periodic transmit FIFO/queue status register (OTG_FS_GNPTXSTS)
namespace fs_gnptxsts {
    /// Non-periodic TxFIFO space available
    /// Position: 0, Width: 16
    using NPTXFSAV = BitField<0, 16>;
    constexpr uint32_t NPTXFSAV_Pos = 0;
    constexpr uint32_t NPTXFSAV_Msk = NPTXFSAV::mask;

    /// Non-periodic transmit request queue space available
    /// Position: 16, Width: 8
    using NPTQXSAV = BitField<16, 8>;
    constexpr uint32_t NPTQXSAV_Pos = 16;
    constexpr uint32_t NPTQXSAV_Msk = NPTQXSAV::mask;

    /// Top of the non-periodic transmit request queue
    /// Position: 24, Width: 7
    using NPTXQTOP = BitField<24, 7>;
    constexpr uint32_t NPTXQTOP_Pos = 24;
    constexpr uint32_t NPTXQTOP_Msk = NPTXQTOP::mask;

}  // namespace fs_gnptxsts

/// FS_GCCFG - OTG_FS general core configuration register (OTG_FS_GCCFG)
namespace fs_gccfg {
    /// Power down
    /// Position: 16, Width: 1
    using PWRDWN = BitField<16, 1>;
    constexpr uint32_t PWRDWN_Pos = 16;
    constexpr uint32_t PWRDWN_Msk = PWRDWN::mask;

    /// Enable the VBUS sensing device
    /// Position: 18, Width: 1
    using VBUSASEN = BitField<18, 1>;
    constexpr uint32_t VBUSASEN_Pos = 18;
    constexpr uint32_t VBUSASEN_Msk = VBUSASEN::mask;

    /// Enable the VBUS sensing device
    /// Position: 19, Width: 1
    using VBUSBSEN = BitField<19, 1>;
    constexpr uint32_t VBUSBSEN_Pos = 19;
    constexpr uint32_t VBUSBSEN_Msk = VBUSBSEN::mask;

    /// SOF output enable
    /// Position: 20, Width: 1
    using SOFOUTEN = BitField<20, 1>;
    constexpr uint32_t SOFOUTEN_Pos = 20;
    constexpr uint32_t SOFOUTEN_Msk = SOFOUTEN::mask;

}  // namespace fs_gccfg

/// FS_CID - core ID register
namespace fs_cid {
    /// Product ID field
    /// Position: 0, Width: 32
    using PRODUCT_ID = BitField<0, 32>;
    constexpr uint32_t PRODUCT_ID_Pos = 0;
    constexpr uint32_t PRODUCT_ID_Msk = PRODUCT_ID::mask;

}  // namespace fs_cid

/// FS_HPTXFSIZ - OTG_FS Host periodic transmit FIFO size register (OTG_FS_HPTXFSIZ)
namespace fs_hptxfsiz {
    /// Host periodic TxFIFO start address
    /// Position: 0, Width: 16
    using PTXSA = BitField<0, 16>;
    constexpr uint32_t PTXSA_Pos = 0;
    constexpr uint32_t PTXSA_Msk = PTXSA::mask;

    /// Host periodic TxFIFO depth
    /// Position: 16, Width: 16
    using PTXFSIZ = BitField<16, 16>;
    constexpr uint32_t PTXFSIZ_Pos = 16;
    constexpr uint32_t PTXFSIZ_Msk = PTXFSIZ::mask;

}  // namespace fs_hptxfsiz

/// FS_DIEPTXF1 - OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF2)
namespace fs_dieptxf1 {
    /// IN endpoint FIFO2 transmit RAM start address
    /// Position: 0, Width: 16
    using INEPTXSA = BitField<0, 16>;
    constexpr uint32_t INEPTXSA_Pos = 0;
    constexpr uint32_t INEPTXSA_Msk = INEPTXSA::mask;

    /// IN endpoint TxFIFO depth
    /// Position: 16, Width: 16
    using INEPTXFD = BitField<16, 16>;
    constexpr uint32_t INEPTXFD_Pos = 16;
    constexpr uint32_t INEPTXFD_Msk = INEPTXFD::mask;

}  // namespace fs_dieptxf1

/// FS_DIEPTXF2 - OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF3)
namespace fs_dieptxf2 {
    /// IN endpoint FIFO3 transmit RAM start address
    /// Position: 0, Width: 16
    using INEPTXSA = BitField<0, 16>;
    constexpr uint32_t INEPTXSA_Pos = 0;
    constexpr uint32_t INEPTXSA_Msk = INEPTXSA::mask;

    /// IN endpoint TxFIFO depth
    /// Position: 16, Width: 16
    using INEPTXFD = BitField<16, 16>;
    constexpr uint32_t INEPTXFD_Pos = 16;
    constexpr uint32_t INEPTXFD_Msk = INEPTXFD::mask;

}  // namespace fs_dieptxf2

/// FS_DIEPTXF3 - OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF4)
namespace fs_dieptxf3 {
    /// IN endpoint FIFO4 transmit RAM start address
    /// Position: 0, Width: 16
    using INEPTXSA = BitField<0, 16>;
    constexpr uint32_t INEPTXSA_Pos = 0;
    constexpr uint32_t INEPTXSA_Msk = INEPTXSA::mask;

    /// IN endpoint TxFIFO depth
    /// Position: 16, Width: 16
    using INEPTXFD = BitField<16, 16>;
    constexpr uint32_t INEPTXFD_Pos = 16;
    constexpr uint32_t INEPTXFD_Msk = INEPTXFD::mask;

}  // namespace fs_dieptxf3

}  // namespace alloy::hal::st::stm32f4::otg_fs_global
