#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 20 14:08:13 2022
# Process ID: 4760
# Current directory: D:/DigitalCircuit/Lab9_UART/Lab9_UART.runs/synth_1
# Command line: vivado.exe -log Receiver.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Receiver.tcl
# Log file: D:/DigitalCircuit/Lab9_UART/Lab9_UART.runs/synth_1/Receiver.vds
# Journal file: D:/DigitalCircuit/Lab9_UART/Lab9_UART.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Receiver.tcl -notrace
Command: synth_design -top Receiver -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 363.812 ; gain = 100.836
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Receiver' [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/Receiver.v:3]
	Parameter SYS_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BaudGen' [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/BaudGen.v:3]
	Parameter SYS_FREQ bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudGen' (1#1) [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/BaudGen.v:3]
INFO: [Synth 8-6157] synthesizing module 'shift_register_74LS164' [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/shift_register_74LS164.v:3]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_74LS164' (2#1) [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/shift_register_74LS164.v:3]
INFO: [Synth 8-6157] synthesizing module 'Register' [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/Register.v:3]
INFO: [Synth 8-6157] synthesizing module 'DFF_74LS74' [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/DFF_74LS74.v:3]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register q_reg in module DFF_74LS74. This is not a recommended register style for Xilinx devices  [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/DFF_74LS74.v:12]
INFO: [Synth 8-6155] done synthesizing module 'DFF_74LS74' (3#1) [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/DFF_74LS74.v:3]
WARNING: [Synth 8-350] instance 'dff' of module 'DFF_74LS74' requires 6 connections, but only 5 given [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/Register.v:17]
WARNING: [Synth 8-350] instance 'dff' of module 'DFF_74LS74' requires 6 connections, but only 5 given [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/Register.v:17]
WARNING: [Synth 8-350] instance 'dff' of module 'DFF_74LS74' requires 6 connections, but only 5 given [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/Register.v:17]
WARNING: [Synth 8-350] instance 'dff' of module 'DFF_74LS74' requires 6 connections, but only 5 given [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/Register.v:17]
WARNING: [Synth 8-350] instance 'dff' of module 'DFF_74LS74' requires 6 connections, but only 5 given [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/Register.v:17]
WARNING: [Synth 8-350] instance 'dff' of module 'DFF_74LS74' requires 6 connections, but only 5 given [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/Register.v:17]
WARNING: [Synth 8-350] instance 'dff' of module 'DFF_74LS74' requires 6 connections, but only 5 given [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/Register.v:17]
WARNING: [Synth 8-350] instance 'dff' of module 'DFF_74LS74' requires 6 connections, but only 5 given [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/Register.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Register' (4#1) [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/Register.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter_74LS163' [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/counter_74LS163.v:3]
INFO: [Synth 8-6155] done synthesizing module 'counter_74LS163' (5#1) [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/counter_74LS163.v:3]
INFO: [Synth 8-6157] synthesizing module 'state_controller' [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/state_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'state_controller' (6#1) [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/state_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Receiver' (7#1) [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/sources_1/new/Receiver.v:3]
WARNING: [Synth 8-3917] design Receiver has port a driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 419.109 ; gain = 156.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 419.109 ; gain = 156.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 419.109 ; gain = 156.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/constrs_1/new/Receiver.xdc]
Finished Parsing XDC File [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/constrs_1/new/Receiver.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DigitalCircuit/Lab9_UART/Lab9_UART.srcs/constrs_1/new/Receiver.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Receiver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Receiver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 742.766 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 742.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 742.766 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 742.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 742.766 ; gain = 479.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 742.766 ; gain = 479.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 742.766 ; gain = 479.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 742.766 ; gain = 479.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BaudGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module shift_register_74LS164 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module DFF_74LS74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter_74LS163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Receiver has port a driven by constant 1
INFO: [Synth 8-3886] merging instance 'i_1/sys_clk/Baud_cnt_reg[9]' (FDC) to 'i_1/sys_clk/Baud_cnt_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\sys_clk/Baud_cnt_reg[10] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 742.766 ; gain = 479.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 742.766 ; gain = 479.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 742.766 ; gain = 479.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 758.715 ; gain = 495.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 758.715 ; gain = 495.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 758.715 ; gain = 495.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 758.715 ; gain = 495.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 758.715 ; gain = 495.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 758.715 ; gain = 495.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 758.715 ; gain = 495.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     3|
|3     |LUT2 |     6|
|4     |LUT3 |     6|
|5     |LUT4 |     5|
|6     |LUT5 |     8|
|7     |LUT6 |     7|
|8     |FDCE |    12|
|9     |FDPE |     8|
|10    |FDRE |    20|
|11    |IBUF |     4|
|12    |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------------------+-----------------------+------+
|      |Instance             |Module                 |Cells |
+------+---------------------+-----------------------+------+
|1     |top                  |                       |    89|
|2     |  counter1           |counter_74LS163        |     8|
|3     |  counter2           |counter_74LS163_0      |     8|
|4     |  counterblk         |counter_74LS163_1      |     8|
|5     |  dreg               |Register               |     8|
|6     |    \reg_gen[0].dff  |DFF_74LS74_3           |     1|
|7     |    \reg_gen[1].dff  |DFF_74LS74_4           |     1|
|8     |    \reg_gen[2].dff  |DFF_74LS74_5           |     1|
|9     |    \reg_gen[3].dff  |DFF_74LS74_6           |     1|
|10    |    \reg_gen[4].dff  |DFF_74LS74_7           |     1|
|11    |    \reg_gen[5].dff  |DFF_74LS74_8           |     1|
|12    |    \reg_gen[6].dff  |DFF_74LS74_9           |     1|
|13    |    \reg_gen[7].dff  |DFF_74LS74_10          |     1|
|14    |  my_register        |shift_register_74LS164 |     8|
|15    |  my_statecontroller |state_controller       |     9|
|16    |    Y0               |DFF_74LS74             |     3|
|17    |    Y1               |DFF_74LS74_2           |     4|
|18    |  sys_clk            |BaudGen                |    26|
+------+---------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 758.715 ; gain = 495.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 758.715 ; gain = 172.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 758.715 ; gain = 495.738
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 760.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 760.023 ; gain = 510.191
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 760.023 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/DigitalCircuit/Lab9_UART/Lab9_UART.runs/synth_1/Receiver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Receiver_utilization_synth.rpt -pb Receiver_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 20 14:08:38 2022...
