// Seed: 1915402413
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input tri id_2,
    input wire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input supply0 id_8,
    input wor id_9,
    output wor id_10,
    input supply1 id_11
    , id_14,
    output tri1 void id_12
);
  always id_1 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wire  id_1,
    output tri1  id_2,
    output uwire id_3,
    output tri0  id_4,
    input  tri1  id_5
);
  assign id_4 = 1 - 1;
  module_0(
      id_1, id_4, id_0, id_1, id_0, id_1, id_5, id_4, id_1, id_5, id_4, id_1, id_2
  );
  assign id_3 = 1;
endmodule
