<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::SIRegisterInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;15.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="classllvm_1_1SIRegisterInfo-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::SIRegisterInfo Class Reference<span class="mlabels"><span class="mlabel">final</span></span></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="SIRegisterInfo_8h_source.html">Target/AMDGPU/SIRegisterInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::SIRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1SIRegisterInfo__inherit__graph.png" border="0" usemap="#allvm_1_1SIRegisterInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1SIRegisterInfo_inherit__map" id="allvm_1_1SIRegisterInfo_inherit__map">
<area shape="rect" title=" " alt="" coords="24,79,162,105"/>
<area shape="rect" href="classAMDGPUGenRegisterInfo.html" title=" " alt="" coords="5,5,181,31"/>
<area shape="poly" title=" " alt="" coords="96,46,96,79,90,79,90,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::SIRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1SIRegisterInfo__coll__graph.png" border="0" usemap="#allvm_1_1SIRegisterInfo_coll__map" alt="Collaboration graph"/></div>
<map name="allvm_1_1SIRegisterInfo_coll__map" id="allvm_1_1SIRegisterInfo_coll__map">
<area shape="rect" title=" " alt="" coords="24,79,162,105"/>
<area shape="rect" href="classAMDGPUGenRegisterInfo.html" title=" " alt="" coords="5,5,181,31"/>
<area shape="poly" title=" " alt="" coords="96,46,96,79,90,79,90,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html">SpilledReg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a4103353fd223c191f291d3ffaf5bfa4f" id="r_a4103353fd223c191f291d3ffaf5bfa4f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4103353fd223c191f291d3ffaf5bfa4f">SIRegisterInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST)</td></tr>
<tr class="separator:a4103353fd223c191f291d3ffaf5bfa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed80e0d9bfe4e57de24283efa7572eb4" id="r_aed80e0d9bfe4e57de24283efa7572eb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aed80e0d9bfe4e57de24283efa7572eb4">spillSGPRToVGPR</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aed80e0d9bfe4e57de24283efa7572eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51db99e6baa393260b874d1d04e7ecdc" id="r_a51db99e6baa393260b874d1d04e7ecdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51db99e6baa393260b874d1d04e7ecdc">reservedPrivateSegmentBufferReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a51db99e6baa393260b874d1d04e7ecdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the end register initially reserved for the scratch buffer in case spilling is needed.  <br /></td></tr>
<tr class="separator:a51db99e6baa393260b874d1d04e7ecdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae11cbd7196aeff4a4b2a12be9835f28" id="r_aae11cbd7196aeff4a4b2a12be9835f28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae11cbd7196aeff4a4b2a12be9835f28">getReservedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aae11cbd7196aeff4a4b2a12be9835f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c4a909a1725cc86437f4f350ab35cdb" id="r_a5c4a909a1725cc86437f4f350ab35cdb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c4a909a1725cc86437f4f350ab35cdb">isAsmClobberable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a5c4a909a1725cc86437f4f350ab35cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44684a6923b734e7d14143bf086cbb87" id="r_a44684a6923b734e7d14143bf086cbb87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44684a6923b734e7d14143bf086cbb87">getCalleeSavedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a44684a6923b734e7d14143bf086cbb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79100c984bb96e884a15246958f61c2d" id="r_a79100c984bb96e884a15246958f61c2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79100c984bb96e884a15246958f61c2d">getCalleeSavedRegsViaCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a79100c984bb96e884a15246958f61c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a231685f805cba88c2b061802b1b95052" id="r_a231685f805cba88c2b061802b1b95052"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a231685f805cba88c2b061802b1b95052">getCallPreservedMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a231685f805cba88c2b061802b1b95052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6927f52a74df8a472aae164cffd527b1" id="r_a6927f52a74df8a472aae164cffd527b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6927f52a74df8a472aae164cffd527b1">getNoPreservedMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a6927f52a74df8a472aae164cffd527b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6ed1642c7c6a0432f86928a5c102ba" id="r_aad6ed1642c7c6a0432f86928a5c102ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad6ed1642c7c6a0432f86928a5c102ba">getCSRFirstUseCost</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aad6ed1642c7c6a0432f86928a5c102ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51be90716cd9b3020e0ca8a4bce547c0" id="r_a51be90716cd9b3020e0ca8a4bce547c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51be90716cd9b3020e0ca8a4bce547c0">getLargestLegalSuperClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a51be90716cd9b3020e0ca8a4bce547c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a317bd7480ba741300b70f6243d33ff1f" id="r_a317bd7480ba741300b70f6243d33ff1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a317bd7480ba741300b70f6243d33ff1f">getFrameRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a317bd7480ba741300b70f6243d33ff1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a449d102f1b4d3b881282d6609caf6023" id="r_a449d102f1b4d3b881282d6609caf6023"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a449d102f1b4d3b881282d6609caf6023">hasBasePointer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a449d102f1b4d3b881282d6609caf6023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a832c99f27458588b340a9c294f6fd200" id="r_a832c99f27458588b340a9c294f6fd200"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a832c99f27458588b340a9c294f6fd200">getBaseRegister</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a832c99f27458588b340a9c294f6fd200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa5409f4a9ae9129ad49bd05ba293f6" id="r_a2aa5409f4a9ae9129ad49bd05ba293f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2aa5409f4a9ae9129ad49bd05ba293f6">shouldRealignStack</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a2aa5409f4a9ae9129ad49bd05ba293f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eafea62423808eaf1bec18900ec929e" id="r_a5eafea62423808eaf1bec18900ec929e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5eafea62423808eaf1bec18900ec929e">requiresRegisterScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a5eafea62423808eaf1bec18900ec929e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d3fc8e591bfc7b5854f86d00241221" id="r_a86d3fc8e591bfc7b5854f86d00241221"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a86d3fc8e591bfc7b5854f86d00241221">requiresFrameIndexScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a86d3fc8e591bfc7b5854f86d00241221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ab56a48816c54d3db51d4724304663" id="r_a29ab56a48816c54d3db51d4724304663"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a29ab56a48816c54d3db51d4724304663">requiresFrameIndexReplacementScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a29ab56a48816c54d3db51d4724304663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8ba4cd4553b5e0d7245b42c6d459418" id="r_ae8ba4cd4553b5e0d7245b42c6d459418"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae8ba4cd4553b5e0d7245b42c6d459418">requiresVirtualBaseRegisters</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:ae8ba4cd4553b5e0d7245b42c6d459418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a40d4d0736a73e47089ba3ef2e1566" id="r_a08a40d4d0736a73e47089ba3ef2e1566"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08a40d4d0736a73e47089ba3ef2e1566">getScratchInstrOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a08a40d4d0736a73e47089ba3ef2e1566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc210f7d04be558143f8a891c892e550" id="r_adc210f7d04be558143f8a891c892e550"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adc210f7d04be558143f8a891c892e550">getFrameIndexInstrOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int <a class="el" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:adc210f7d04be558143f8a891c892e550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae2e3ed0f579b512e6a38d0f116553ea" id="r_aae2e3ed0f579b512e6a38d0f116553ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae2e3ed0f579b512e6a38d0f116553ea">needsFrameBaseReg</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int64_t <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aae2e3ed0f579b512e6a38d0f116553ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06c8d8abacb01c870f729e8d2027364f" id="r_a06c8d8abacb01c870f729e8d2027364f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a06c8d8abacb01c870f729e8d2027364f">materializeFrameBaseRegister</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, int FrameIdx, int64_t <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a06c8d8abacb01c870f729e8d2027364f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae803619fba0f2282f638ddd36ba004de" id="r_ae803619fba0f2282f638ddd36ba004de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae803619fba0f2282f638ddd36ba004de">resolveFrameIndex</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> BaseReg, int64_t <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:ae803619fba0f2282f638ddd36ba004de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0989f99e854e569e8096a89e73f2e046" id="r_a0989f99e854e569e8096a89e73f2e046"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0989f99e854e569e8096a89e73f2e046">isFrameOffsetLegal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> BaseReg, int64_t <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a0989f99e854e569e8096a89e73f2e046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ec67a466802ee8e0c1f1b7aa7bbf39" id="r_ac9ec67a466802ee8e0c1f1b7aa7bbf39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac9ec67a466802ee8e0c1f1b7aa7bbf39">getPointerRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classunsigned.html">unsigned</a> Kind=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:ac9ec67a466802ee8e0c1f1b7aa7bbf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4861767cf942190a83cf6083003bba05" id="r_a4861767cf942190a83cf6083003bba05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4861767cf942190a83cf6083003bba05">getCrossCopyRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a4861767cf942190a83cf6083003bba05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a legal register class to copy a register in the specified class to or from.  <br /></td></tr>
<tr class="separator:a4861767cf942190a83cf6083003bba05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee68072e1038a895a2998d78395db856" id="r_aee68072e1038a895a2998d78395db856"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee68072e1038a895a2998d78395db856">buildVGPRSpillLoadStore</a> (<a class="el" href="structllvm_1_1SGPRSpillBuilder.html">SGPRSpillBuilder</a> &amp;SB, int <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, int <a class="el" href="ELFObjHandler_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <a class="el" href="classbool.html">bool</a> IsLoad, <a class="el" href="classbool.html">bool</a> IsKill=<a class="el" href="BasicAliasAnalysis_8cpp.html#a8d6da794c1edde7a376d4eea30a66ddd">true</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aee68072e1038a895a2998d78395db856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab77ae8b806e8b36f50392db36119194e" id="r_ab77ae8b806e8b36f50392db36119194e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab77ae8b806e8b36f50392db36119194e">spillSGPR</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int FI, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OnlyToVGPR</a>=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab77ae8b806e8b36f50392db36119194e"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>OnlyToVGPR</code> is true, this will only succeed if this.  <br /></td></tr>
<tr class="separator:ab77ae8b806e8b36f50392db36119194e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9123f3200b3dd84150d442284449c034" id="r_a9123f3200b3dd84150d442284449c034"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9123f3200b3dd84150d442284449c034">restoreSGPR</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int FI, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OnlyToVGPR</a>=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9123f3200b3dd84150d442284449c034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d4103d19eae05425cf7aee3ad915250" id="r_a3d4103d19eae05425cf7aee3ad915250"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d4103d19eae05425cf7aee3ad915250">spillEmergencySGPR</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RestoreMBB</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SGPR</a>, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3d4103d19eae05425cf7aee3ad915250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45b8d8b2c16c95d360a6ee74d8227b5b" id="r_a45b8d8b2c16c95d360a6ee74d8227b5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a45b8d8b2c16c95d360a6ee74d8227b5b">eliminateFrameIndex</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">SPAdj</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FIOperandNum</a>, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a45b8d8b2c16c95d360a6ee74d8227b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7db0ddf2b8eabd4d1251e82277e0f57" id="r_ad7db0ddf2b8eabd4d1251e82277e0f57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad7db0ddf2b8eabd4d1251e82277e0f57">eliminateSGPRToVGPRSpillFrameIndex</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int FI, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad7db0ddf2b8eabd4d1251e82277e0f57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special case of eliminateFrameIndex.  <br /></td></tr>
<tr class="separator:ad7db0ddf2b8eabd4d1251e82277e0f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d23e7ce3b1f81486f99bad83a5d71a2" id="r_a6d23e7ce3b1f81486f99bad83a5d71a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d23e7ce3b1f81486f99bad83a5d71a2">getRegAsmName</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a6d23e7ce3b1f81486f99bad83a5d71a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a954d76fe761bb4014b2da81cac2360cf" id="r_a954d76fe761bb4014b2da81cac2360cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a954d76fe761bb4014b2da81cac2360cf">getHWRegIndex</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a954d76fe761bb4014b2da81cac2360cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a858849019ce7366904469c53972c54dc" id="r_a858849019ce7366904469c53972c54dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a858849019ce7366904469c53972c54dc">getVGPRClassForBitWidth</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a858849019ce7366904469c53972c54dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c70283c6a0d2ce11aecfa43139e987e" id="r_a5c70283c6a0d2ce11aecfa43139e987e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c70283c6a0d2ce11aecfa43139e987e">getAGPRClassForBitWidth</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5c70283c6a0d2ce11aecfa43139e987e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a60ced6bc204b78bafcf33db515a087" id="r_a3a60ced6bc204b78bafcf33db515a087"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a60ced6bc204b78bafcf33db515a087">getVectorSuperClassForBitWidth</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3a60ced6bc204b78bafcf33db515a087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77cfa1bb3c70c2bb2487275ca95d235e" id="r_a77cfa1bb3c70c2bb2487275ca95d235e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77cfa1bb3c70c2bb2487275ca95d235e">getPhysRegClass</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a77cfa1bb3c70c2bb2487275ca95d235e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the 'base' register class for this register.  <br /></td></tr>
<tr class="separator:a77cfa1bb3c70c2bb2487275ca95d235e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab664dae585bc43224746468fa919da87" id="r_ab664dae585bc43224746468fa919da87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab664dae585bc43224746468fa919da87">isSGPRClassID</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RCID</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab664dae585bc43224746468fa919da87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a980c731f7723b02b66010f4fce010c0f" id="r_a980c731f7723b02b66010f4fce010c0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a980c731f7723b02b66010f4fce010c0f">isSGPRReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a980c731f7723b02b66010f4fce010c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add069634d629007ba8a03a426c6bfea7" id="r_add069634d629007ba8a03a426c6bfea7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#add069634d629007ba8a03a426c6bfea7">isVectorSuperClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:add069634d629007ba8a03a426c6bfea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad38d8f2d6815113e60a7a04012e465a5" id="r_ad38d8f2d6815113e60a7a04012e465a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad38d8f2d6815113e60a7a04012e465a5">isVSSuperClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad38d8f2d6815113e60a7a04012e465a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fcc4d3294381da29adb855c5f56c0d5" id="r_a2fcc4d3294381da29adb855c5f56c0d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SRC</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2fcc4d3294381da29adb855c5f56c0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c0bb4b4e2204e019541b6cd98bd9792" id="r_a7c0bb4b4e2204e019541b6cd98bd9792"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c0bb4b4e2204e019541b6cd98bd9792">getEquivalentAGPRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SRC</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7c0bb4b4e2204e019541b6cd98bd9792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a981883145186bf6da58e5bd7f6476f30" id="r_a981883145186bf6da58e5bd7f6476f30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a981883145186bf6da58e5bd7f6476f30">getEquivalentSGPRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VRC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a981883145186bf6da58e5bd7f6476f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4c798fe3098870ca930cf5f0be8e5d9" id="r_af4c798fe3098870ca930cf5f0be8e5d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af4c798fe3098870ca930cf5f0be8e5d9">getSubRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classunsigned.html">unsigned</a> SubIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af4c798fe3098870ca930cf5f0be8e5d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e83ecd12d46c80703ce5d3ef34ead33" id="r_a0e83ecd12d46c80703ce5d3ef34ead33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0e83ecd12d46c80703ce5d3ef34ead33">getCompatibleSubRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SuperRC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SubRC</a>, <a class="el" href="classunsigned.html">unsigned</a> SubIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0e83ecd12d46c80703ce5d3ef34ead33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a register class which is compatible with <code>SuperRC</code>, such that a subregister exists with class <code>SubRC</code> with subregister index <code>SubIdx</code>.  <br /></td></tr>
<tr class="separator:a0e83ecd12d46c80703ce5d3ef34ead33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a891021470cc8979b7dfcc936fad1cd44" id="r_a891021470cc8979b7dfcc936fad1cd44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a891021470cc8979b7dfcc936fad1cd44">shouldRewriteCopySrc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">DefRC</a>, <a class="el" href="classunsigned.html">unsigned</a> DefSubReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SrcSubReg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a891021470cc8979b7dfcc936fad1cd44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83297079e933130ab3b78a428b7070e3" id="r_a83297079e933130ab3b78a428b7070e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a83297079e933130ab3b78a428b7070e3">opCanUseLiteralConstant</a> (<a class="el" href="classunsigned.html">unsigned</a> OpType) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a83297079e933130ab3b78a428b7070e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f55007393b9c2edcdb84c55e5df5514" id="r_a5f55007393b9c2edcdb84c55e5df5514"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f55007393b9c2edcdb84c55e5df5514">opCanUseInlineConstant</a> (<a class="el" href="classunsigned.html">unsigned</a> OpType) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5f55007393b9c2edcdb84c55e5df5514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b7e735a8aa6ece99bb5e9ea399c7f4" id="r_a18b7e735a8aa6ece99bb5e9ea399c7f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18b7e735a8aa6ece99bb5e9ea399c7f4">findUnusedRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ReserveHighestVGPR</a>=false) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a18b7e735a8aa6ece99bb5e9ea399c7f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a lowest register that is not used at any point in the function.  <br /></td></tr>
<tr class="separator:a18b7e735a8aa6ece99bb5e9ea399c7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b95c7a5620b2e92ef8ca3aa8be15bd" id="r_a77b95c7a5620b2e92ef8ca3aa8be15bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77b95c7a5620b2e92ef8ca3aa8be15bd">getRegClassForReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a77b95c7a5620b2e92ef8ca3aa8be15bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549e07395027c7b32774e27e9f28bc91" id="r_a549e07395027c7b32774e27e9f28bc91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a549e07395027c7b32774e27e9f28bc91">isVGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a549e07395027c7b32774e27e9f28bc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc61376f4183268183912910024e1f2c" id="r_acc61376f4183268183912910024e1f2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc61376f4183268183912910024e1f2c">isAGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acc61376f4183268183912910024e1f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d63c5cc5bfab2094fae30cf9472d436" id="r_a6d63c5cc5bfab2094fae30cf9472d436"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d63c5cc5bfab2094fae30cf9472d436">isVectorRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6d63c5cc5bfab2094fae30cf9472d436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42618163006b795bcd34e6759935338b" id="r_a42618163006b795bcd34e6759935338b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a42618163006b795bcd34e6759935338b">isConstantPhysReg</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a42618163006b795bcd34e6759935338b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1c2077ba7c905d8271fd4d7b9af0fe7" id="r_ac1c2077ba7c905d8271fd4d7b9af0fe7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac1c2077ba7c905d8271fd4d7b9af0fe7">isDivergentRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:ac1c2077ba7c905d8271fd4d7b9af0fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7ead7725a07da4240f0edea1e4a2d6" id="r_a4b7ead7725a07da4240f0edea1e4a2d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int16_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classunsigned.html">unsigned</a> EltSize) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4b7ead7725a07da4240f0edea1e4a2d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abce857be755106a0d747fa67ac782857" id="r_abce857be755106a0d747fa67ac782857"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abce857be755106a0d747fa67ac782857">shouldCoalesce</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SrcRC</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">DstRC</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">DstSubReg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:abce857be755106a0d747fa67ac782857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7dbd22ec4e0cc058f8290a8b98cacc6" id="r_aa7dbd22ec4e0cc058f8290a8b98cacc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa7dbd22ec4e0cc058f8290a8b98cacc6">getRegPressureLimit</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aa7dbd22ec4e0cc058f8290a8b98cacc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad176a9433aea8ba75bcf6413209240d" id="r_aad176a9433aea8ba75bcf6413209240d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aad176a9433aea8ba75bcf6413209240d">getRegPressureSetLimit</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aad176a9433aea8ba75bcf6413209240d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc03c7ece1270aa0066e484af24eb28f" id="r_afc03c7ece1270aa0066e484af24eb28f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> int *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afc03c7ece1270aa0066e484af24eb28f">getRegUnitPressureSets</a> (<a class="el" href="classunsigned.html">unsigned</a> RegUnit) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:afc03c7ece1270aa0066e484af24eb28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42bd3548ca638f68b47f7996f163c2b7" id="r_a42bd3548ca638f68b47f7996f163c2b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a42bd3548ca638f68b47f7996f163c2b7">getReturnAddressReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a42bd3548ca638f68b47f7996f163c2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a615681753cb320f792b5656571637921" id="r_a615681753cb320f792b5656571637921"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a615681753cb320f792b5656571637921">getRegClassForSizeOnBank</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Bank) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a615681753cb320f792b5656571637921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a809fe721e6e5d39e8029eac15928a983" id="r_a809fe721e6e5d39e8029eac15928a983"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a809fe721e6e5d39e8029eac15928a983">getRegClassForTypeOnBank</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Bank) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a809fe721e6e5d39e8029eac15928a983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a627e6584be398e0555f4b38d8f26f546" id="r_a627e6584be398e0555f4b38d8f26f546"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a627e6584be398e0555f4b38d8f26f546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3849d39b02d4071b4fca54e2c7f49c7" id="r_ac3849d39b02d4071b4fca54e2c7f49c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac3849d39b02d4071b4fca54e2c7f49c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae13a2d4e77a20d7844faee6e8cbcec42" id="r_ae13a2d4e77a20d7844faee6e8cbcec42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae13a2d4e77a20d7844faee6e8cbcec42">getWaveMaskRegClass</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae13a2d4e77a20d7844faee6e8cbcec42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed9393956ff6935e29af9881de204f1f" id="r_aed9393956ff6935e29af9881de204f1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aed9393956ff6935e29af9881de204f1f">getVGPR64Class</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aed9393956ff6935e29af9881de204f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbdf0119b398fd6464742936fe420056" id="r_adbdf0119b398fd6464742936fe420056"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adbdf0119b398fd6464742936fe420056">getVCC</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:adbdf0119b398fd6464742936fe420056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9528c639f619ab6f7cee1a52e3a7472" id="r_ad9528c639f619ab6f7cee1a52e3a7472"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9528c639f619ab6f7cee1a52e3a7472">getExec</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad9528c639f619ab6f7cee1a52e3a7472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e2008041a23dfc43ff1e90b014a2936" id="r_a0e2008041a23dfc43ff1e90b014a2936"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RCID</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0e2008041a23dfc43ff1e90b014a2936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96cdbab4e65a936880975a58e0dde922" id="r_a96cdbab4e65a936880975a58e0dde922"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96cdbab4e65a936880975a58e0dde922">findReachingDef</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1Use.html">Use</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a96cdbab4e65a936880975a58e0dde922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a423e24bdb9993c90a2c13e2c04ff257a" id="r_a423e24bdb9993c90a2c13e2c04ff257a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a423e24bdb9993c90a2c13e2c04ff257a">getAllVGPRRegMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a423e24bdb9993c90a2c13e2c04ff257a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb2b27ba8592dbf1220ca840abdda38e" id="r_abb2b27ba8592dbf1220ca840abdda38e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb2b27ba8592dbf1220ca840abdda38e">getAllAGPRRegMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abb2b27ba8592dbf1220ca840abdda38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a02e51c998cca0b6edec7728bde9479" id="r_a7a02e51c998cca0b6edec7728bde9479"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7a02e51c998cca0b6edec7728bde9479">getAllVectorRegMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7a02e51c998cca0b6edec7728bde9479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d328ac32b1d8a39f355b3195db147ff" id="r_a6d328ac32b1d8a39f355b3195db147ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d328ac32b1d8a39f355b3195db147ff">getAllAllocatableSRegMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6d328ac32b1d8a39f355b3195db147ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7eff7d73e979a05739b21cc353f748c" id="r_ad7eff7d73e979a05739b21cc353f748c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad7eff7d73e979a05739b21cc353f748c">getChannelFromSubReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad7eff7d73e979a05739b21cc353f748c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1ce2155cda91c2070745f4aec2c66ac" id="r_aa1ce2155cda91c2070745f4aec2c66ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa1ce2155cda91c2070745f4aec2c66ac">getNumChannelsFromSubReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa1ce2155cda91c2070745f4aec2c66ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2188a3779b5fa9631631a60b3512c81e" id="r_a2188a3779b5fa9631631a60b3512c81e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2188a3779b5fa9631631a60b3512c81e">get32BitRegister</a> (<a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2188a3779b5fa9631631a60b3512c81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2adf69ba524926c5454f5d259c1c4dac" id="r_a2adf69ba524926c5454f5d259c1c4dac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2adf69ba524926c5454f5d259c1c4dac">isProperlyAlignedRC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2adf69ba524926c5454f5d259c1c4dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a24e95ba5416c84845c50bbf4c2ee4d" id="r_a2a24e95ba5416c84845c50bbf4c2ee4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2a24e95ba5416c84845c50bbf4c2ee4d">getProperlyAlignedRC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a2a24e95ba5416c84845c50bbf4c2ee4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8124351ef6dec4eeea242717aa9398c" id="r_aa8124351ef6dec4eeea242717aa9398c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa8124351ef6dec4eeea242717aa9398c">getAllSGPR128</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa8124351ef6dec4eeea242717aa9398c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return all SGPR128 which satisfy the waves per execution unit requirement of the subtarget.  <br /></td></tr>
<tr class="separator:aa8124351ef6dec4eeea242717aa9398c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14decdeb6229c84439416eddcebafc29" id="r_a14decdeb6229c84439416eddcebafc29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a14decdeb6229c84439416eddcebafc29">getAllSGPR64</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a14decdeb6229c84439416eddcebafc29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return all SGPR64 which satisfy the waves per execution unit requirement of the subtarget.  <br /></td></tr>
<tr class="separator:a14decdeb6229c84439416eddcebafc29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c8ff148cc4e90b6ae0362db6bb48bf1" id="r_a4c8ff148cc4e90b6ae0362db6bb48bf1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4c8ff148cc4e90b6ae0362db6bb48bf1">getAllSGPR32</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4c8ff148cc4e90b6ae0362db6bb48bf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return all SGPR32 which satisfy the waves per execution unit requirement of the subtarget.  <br /></td></tr>
<tr class="separator:a4c8ff148cc4e90b6ae0362db6bb48bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab740f3e83c93b6ec3981cdb43ffd8a22" id="r_ab740f3e83c93b6ec3981cdb43ffd8a22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab740f3e83c93b6ec3981cdb43ffd8a22">buildSpillLoadStore</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">LoadStoreOp</a>, int <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ValueReg</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ValueIsKill</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ScratchOffsetReg</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">InstrOffset</a>, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS, <a class="el" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a> *LiveRegs=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab740f3e83c93b6ec3981cdb43ffd8a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-methods" name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a1be43761db2568933db89648201ab15c" id="r_a1be43761db2568933db89648201ab15c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1be43761db2568933db89648201ab15c">getSubRegFromChannel</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Channel</a>, <a class="el" href="classunsigned.html">unsigned</a> NumRegs=1)</td></tr>
<tr class="separator:a1be43761db2568933db89648201ab15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d8aef424553a9b93de21ced693f0b09" id="r_a7d8aef424553a9b93de21ced693f0b09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7d8aef424553a9b93de21ced693f0b09">getSGPRClassForBitWidth</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#abee0df5f7f703bb4462aba260ba0a60f">BitWidth</a>)</td></tr>
<tr class="separator:a7d8aef424553a9b93de21ced693f0b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af58d646af8dd60e4e514303dfa81de9c" id="r_af58d646af8dd60e4e514303dfa81de9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af58d646af8dd60e4e514303dfa81de9c">isSGPRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:af58d646af8dd60e4e514303dfa81de9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a929252209ec1fab87cd43439ed3365c7" id="r_a929252209ec1fab87cd43439ed3365c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a929252209ec1fab87cd43439ed3365c7">isVGPRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:a929252209ec1fab87cd43439ed3365c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb15c9a705b04d0a7709e0c0f8af33fa" id="r_afb15c9a705b04d0a7709e0c0f8af33fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb15c9a705b04d0a7709e0c0f8af33fa">isAGPRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:afb15c9a705b04d0a7709e0c0f8af33fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cb8776ee5f539fe6391a6d521af25f1" id="r_a8cb8776ee5f539fe6391a6d521af25f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8cb8776ee5f539fe6391a6d521af25f1">hasVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:a8cb8776ee5f539fe6391a6d521af25f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1364aa9eb8390d678c037be69450deb" id="r_ae1364aa9eb8390d678c037be69450deb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1364aa9eb8390d678c037be69450deb">hasAGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:ae1364aa9eb8390d678c037be69450deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2b17b04c6d4d3b578c7ba3497652df4" id="r_ae2b17b04c6d4d3b578c7ba3497652df4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae2b17b04c6d4d3b578c7ba3497652df4">hasSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:ae2b17b04c6d4d3b578c7ba3497652df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c4185689ad93fedfa57db7bfeb8ddd3" id="r_a2c4185689ad93fedfa57db7bfeb8ddd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2c4185689ad93fedfa57db7bfeb8ddd3">hasVectorRegisters</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:a2c4185689ad93fedfa57db7bfeb8ddd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd11f1c73a15ab0fc73bacd1cdb64a6" id="r_a1dd11f1c73a15ab0fc73bacd1cdb64a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1dd11f1c73a15ab0fc73bacd1cdb64a6">getNumCoveredRegs</a> (<a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">LM</a>)</td></tr>
<tr class="separator:a1dd11f1c73a15ab0fc73bacd1cdb64a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00030">30</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a4103353fd223c191f291d3ffaf5bfa4f" name="a4103353fd223c191f291d3ffaf5bfa4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4103353fd223c191f291d3ffaf5bfa4f">&#9670;&#160;</a></span>SIRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SIRegisterInfo::SIRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ST</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00319">319</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Threading_8h_source.html#l00087">llvm::call_once()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="MCRegister_8h_source.html#l00067">llvm::MCRegister::from()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00347">Idx</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>, <a class="el" href="BitVector_8h_source.html#l00334">llvm::BitVector::resize()</a>, <a class="el" href="BitVector_8h_source.html#l00344">llvm::BitVector::set()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>, <a class="el" href="NVVMReflect_8cpp.html#ac934769d93af95250952646a3829df4c">size()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00045">SubRegFromChannelTableWidthMap</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ab740f3e83c93b6ec3981cdb43ffd8a22" name="ab740f3e83c93b6ec3981cdb43ffd8a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab740f3e83c93b6ec3981cdb43ffd8a22">&#9670;&#160;</a></span>buildSpillLoadStore()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> SIRegisterInfo::buildSpillLoadStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>LoadStoreOp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Index</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>ValueReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>ValueIsKill</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>ScratchOffsetReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>InstrOffset</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *</td>          <td class="paramname"><span class="paramname"><em>MMO</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *</td>          <td class="paramname"><span class="paramname"><em>RS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a> *</td>          <td class="paramname"><span class="paramname"><em>LiveRegs</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01270">1270</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">llvm::Add</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00141">llvm::LivePhysRegs::available()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="Alignment_8h_source.html#l00213">llvm::commonAlignment()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00108">llvm::LivePhysRegs::contains()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SIDefines_8h_source.html#l00123">llvm::SIInstrFlags::FlatScratch</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00180">llvm::GCNSubtarget::getConstantBusLimit()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00502">llvm::getDefRegState()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00219">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a328299d8f8d9100f6eaadc2bbf13ba43">llvm::AMDGPU::getFlatScratchInstSTfromSS()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a2c49a690cf18ca46eda313ffdfe93ac5">llvm::AMDGPU::getFlatScratchInstSVfromSS()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01232">getFlatScratchSpillOpcode()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00072">llvm::TargetRegisterClass::getID()</a>, <a class="el" href="MachineFunction_8h_source.html#l00754">llvm::MachineFunction::getInfo()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00213">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00508">llvm::getKillRegState()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00454">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00483">llvm::MachineFrameInfo::getObjectAlign()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00518">llvm::MachineFrameInfo::getObjectOffset()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01116">getOffenMUBUFLoad()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01093">getOffenMUBUFStore()</a>, <a class="el" href="MachineInstr_8h_source.html#l00501">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00234">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00201">llvm::MachineMemOperand::getPointerInfo()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01980">llvm::AMDGPU::getRegBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02812">getRegClassForReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00666">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00780">llvm::SIMachineFunctionInfo::getScratchRSrcReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00807">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00529">getSubRegFromChannel()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00516">llvm::SIMachineFunctionInfo::getVGPRForAGPRCopy()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00200">llvm::AMDGPUSubtarget::getWavefrontSize()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00577">llvm::GCNSubtarget::hasFlatScratchSTMode()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01029">llvm::GCNSubtarget::hasGFX90AInsts()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00063">llvm::RegState::ImplicitDefine</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00204">isAGPRClass()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00087">llvm::AMDGPUMachineFunction::isEntryFunction()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01127">llvm::SIInstrInfo::isLegalMUBUFImmOffset()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00260">llvm::RegScavenger::isRegUsed()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00925">llvm::MachineRegisterInfo::isReserved()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>, <a class="el" href="AMDGPU_8h_source.html#l00373">llvm::AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="MachineSink_8cpp_source.html#l01627">Reg</a>, <a class="el" href="Mem2Reg_8cpp_source.html#l00110">Register</a>, <a class="el" href="MachineInstr_8h_source.html#l00077">llvm::MachineInstr::ReloadReuse</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00145">llvm::report_fatal_error()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00518">llvm::RegScavenger::scavengeRegister()</a>, <a class="el" href="MachineInstr_8h_source.html#l00317">llvm::MachineInstr::setAsmPrinterFlag()</a>, <a class="el" href="MachineOperand_8h_source.html#l00515">llvm::MachineOperand::setIsDead()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00051">llvm::RegScavenger::setRegUsed()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01151">spillVGPRtoAGPR()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01636">buildVGPRSpillLoadStore()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01973">eliminateFrameIndex()</a>.</p>

</div>
</div>
<a id="aee68072e1038a895a2998d78395db856" name="aee68072e1038a895a2998d78395db856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee68072e1038a895a2998d78395db856">&#9670;&#160;</a></span>buildVGPRSpillLoadStore()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> SIRegisterInfo::buildVGPRSpillLoadStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1SGPRSpillBuilder.html">SGPRSpillBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Index</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Offset</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsLoad</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsKill</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="BasicAliasAnalysis_8cpp.html#a8d6da794c1edde7a376d4eea30a66ddd">true</a></span></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01636">1636</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00863">llvm::SIMachineFunctionInfo::addToSpilledVGPRs()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01270">buildSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00085">llvm::SGPRSpillBuilder::DL</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00099">llvm::SGPRSpillBuilder::EltSize</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00587">llvm::GCNSubtarget::enableFlatScratch()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00511">getBaseRegister()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01006">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00490">getFrameRegister()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00454">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00483">llvm::MachineFrameInfo::getObjectAlign()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00723">llvm::MachineFrameInfo::getStackID()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00504">hasBasePointer()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00680">llvm::MachineFrameInfo::isFixedObjectIndex()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00102">llvm::SGPRSpillBuilder::MBB</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00103">llvm::SGPRSpillBuilder::MF</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00104">llvm::SGPRSpillBuilder::MFI</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00081">llvm::SGPRSpillBuilder::MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00136">llvm::MachineMemOperand::MOStore</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00101">llvm::SGPRSpillBuilder::RS</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00029">llvm::TargetStackID::SGPRSpill</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00090">llvm::SGPRSpillBuilder::TmpVGPR</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">llvm::SGPRSpillBuilder::prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00287">llvm::SGPRSpillBuilder::readWriteTmpVGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">llvm::SGPRSpillBuilder::restore()</a>.</p>

</div>
</div>
<a id="a45b8d8b2c16c95d360a6ee74d8227b5b" name="a45b8d8b2c16c95d360a6ee74d8227b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45b8d8b2c16c95d360a6ee74d8227b5b">&#9670;&#160;</a></span>eliminateFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> SIRegisterInfo::eliminateFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>SPAdj</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>FIOperandNum</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *</td>          <td class="paramname"><span class="paramname"><em>RS</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01973">1973</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00863">llvm::SIMachineFunctionInfo::addToSpilledVGPRs()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01194">buildMUBUFOffsetLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01270">buildSpillLoadStore()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00587">llvm::GCNSubtarget::enableFlatScratch()</a>, <a class="el" href="SIDefines_8h_source.html#l00123">llvm::SIInstrFlags::FlatScratch</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00511">getBaseRegister()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a328299d8f8d9100f6eaadc2bbf13ba43">llvm::AMDGPU::getFlatScratchInstSTfromSS()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a5c4e292db193538fa8ef82438d1ca2e2">llvm::AMDGPU::getFlatScratchInstSVfromSVS()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00490">getFrameRegister()</a>, <a class="el" href="MachineFunction_8h_source.html#l00754">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00089">llvm::MachineInstrBuilder::getInstr()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00213">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00938">getNumSubRegsForSpillOp()</a>, <a class="el" href="MachineInstr_8h_source.html#l00491">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00501">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00094">llvm::MachineInstrBuilder::getReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00807">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00204">llvm::AMDGPUSubtarget::getWavefrontSizeLog2()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00504">hasBasePointer()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00577">llvm::GCNSubtarget::hasFlatScratchSTMode()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00184">llvm::AMDGPUSubtarget::hasInv2PiInlineImm()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00087">llvm::AMDGPUMachineFunction::isEntryFunction()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02113">llvm::AMDGPU::isInlinableLiteral32()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01127">llvm::SIInstrInfo::isLegalMUBUFImmOffset()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00260">llvm::RegScavenger::isRegUsed()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00187">isSGPRClass()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>, <a class="el" href="AMDGPU_8h_source.html#l00373">llvm::AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00145">llvm::report_fatal_error()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01788">restoreSGPR()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00518">llvm::RegScavenger::scavengeRegister()</a>, <a class="el" href="MachineOperand_8h_source.html#l00515">llvm::MachineOperand::setIsDead()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01669">spillSGPR()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="ad7db0ddf2b8eabd4d1251e82277e0f57" name="ad7db0ddf2b8eabd4d1251e82277e0f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7db0ddf2b8eabd4d1251e82277e0f57">&#9670;&#160;</a></span>eliminateSGPRToVGPRSpillFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::eliminateSGPRToVGPRSpillFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *</td>          <td class="paramname"><span class="paramname"><em>RS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *</td>          <td class="paramname"><span class="paramname"><em>LIS</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Special case of eliminateFrameIndex. </p>
<p>Returns true if the SGPR was spilled to a VGPR and the stack slot can be safely eliminated when all other users are handled. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01940">1940</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01788">restoreSGPR()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01669">spillSGPR()</a>.</p>

</div>
</div>
<a id="a96cdbab4e65a936880975a58e0dde922" name="a96cdbab4e65a936880975a58e0dde922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96cdbab4e65a936880975a58e0dde922">&#9670;&#160;</a></span>findReachingDef()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * SIRegisterInfo::findReachingDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SubReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Use</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *</td>          <td class="paramname"><span class="paramname"><em>LIS</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02962">2962</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="PassAnalysisSupport_8h_source.html#l00230">llvm::Pass::getAnalysis()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00225">llvm::LiveIntervals::getInstructionFromIndex()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00220">llvm::LiveIntervals::getInstructionIndex()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00112">llvm::LiveIntervals::getInterval()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00387">llvm::LiveIntervals::getRegUnit()</a>, <a class="el" href="LiveInterval_8h_source.html#l00421">llvm::LiveRange::getVNInfoAt()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00123">llvm::LiveIntervals::hasInterval()</a>, <a class="el" href="LiveInterval_8h_source.html#l00803">llvm::LiveInterval::hasSubRanges()</a>, <a class="el" href="SlotIndexes_8h_source.html#l00150">llvm::SlotIndex::isValid()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00224">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LiveInterval_8h_source.html#l00775">llvm::LiveInterval::subranges()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

</div>
</div>
<a id="a18b7e735a8aa6ece99bb5e9ea399c7f4" name="a18b7e735a8aa6ece99bb5e9ea399c7f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b7e735a8aa6ece99bb5e9ea399c7f4">&#9670;&#160;</a></span>findUnusedRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SIRegisterInfo::findUnusedRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>ReserveHighestVGPR</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a lowest register that is not used at any point in the function. </p>
<p>If all registers are used, then this function will return AMDGPU::NoRegister. If <code>ReserveHighestVGPR</code> = true, then return highest unused register. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02780">2780</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="STLExtras_8h_source.html#l00380">llvm::reverse()</a>.</p>

</div>
</div>
<a id="a2188a3779b5fa9631631a60b3512c81e" name="a2188a3779b5fa9631631a60b3512c81e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2188a3779b5fa9631631a60b3512c81e">&#9670;&#160;</a></span>get32BitRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> SIRegisterInfo::get32BitRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l03016">3016</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l02603">getPhysRegClass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00714">llvm::SIInstrInfo::copyPhysReg()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l02901">llvm::SIInstrInfo::FoldImmediate()</a>.</p>

</div>
</div>
<a id="a5c70283c6a0d2ce11aecfa43139e987e" name="a5c70283c6a0d2ce11aecfa43139e987e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c70283c6a0d2ce11aecfa43139e987e">&#9670;&#160;</a></span>getAGPRClassForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getAGPRClassForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BitWidth</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02504">2504</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02480">getAlignedAGPRClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02456">getAnyAGPRClassForBitWidth()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01042">llvm::GCNSubtarget::needsAlignedVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02690">getEquivalentAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02901">getRegClassForSizeOnBank()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02707">getSubRegClass()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l03033">isProperlyAlignedRC()</a>.</p>

</div>
</div>
<a id="abb2b27ba8592dbf1220ca840abdda38e" name="abb2b27ba8592dbf1220ca840abdda38e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb2b27ba8592dbf1220ca840abdda38e">&#9670;&#160;</a></span>getAllAGPRRegMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * SIRegisterInfo::getAllAGPRRegMask </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00517">517</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a6d328ac32b1d8a39f355b3195db147ff" name="a6d328ac32b1d8a39f355b3195db147ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d328ac32b1d8a39f355b3195db147ff">&#9670;&#160;</a></span>getAllAllocatableSRegMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * SIRegisterInfo::getAllAllocatableSRegMask </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00525">525</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="aa8124351ef6dec4eeea242717aa9398c" name="aa8124351ef6dec4eeea242717aa9398c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8124351ef6dec4eeea242717aa9398c">&#9670;&#160;</a></span>getAllSGPR128()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt; SIRegisterInfo::getAllSGPR128 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return all SGPR128 which satisfy the waves per execution unit requirement of the subtarget. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l03082">3082</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="GCNSubtarget_8h_source.html#l01130">llvm::GCNSubtarget::getMaxNumSGPRs()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00475">llvm::makeArrayRef()</a>.</p>

</div>
</div>
<a id="a4c8ff148cc4e90b6ae0362db6bb48bf1" name="a4c8ff148cc4e90b6ae0362db6bb48bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c8ff148cc4e90b6ae0362db6bb48bf1">&#9670;&#160;</a></span>getAllSGPR32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt; SIRegisterInfo::getAllSGPR32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return all SGPR32 which satisfy the waves per execution unit requirement of the subtarget. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l03094">3094</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="GCNSubtarget_8h_source.html#l01130">llvm::GCNSubtarget::getMaxNumSGPRs()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00475">llvm::makeArrayRef()</a>.</p>

</div>
</div>
<a id="a14decdeb6229c84439416eddcebafc29" name="a14decdeb6229c84439416eddcebafc29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14decdeb6229c84439416eddcebafc29">&#9670;&#160;</a></span>getAllSGPR64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt; SIRegisterInfo::getAllSGPR64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return all SGPR64 which satisfy the waves per execution unit requirement of the subtarget. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l03088">3088</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="GCNSubtarget_8h_source.html#l01130">llvm::GCNSubtarget::getMaxNumSGPRs()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00475">llvm::makeArrayRef()</a>.</p>

</div>
</div>
<a id="a7a02e51c998cca0b6edec7728bde9479" name="a7a02e51c998cca0b6edec7728bde9479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a02e51c998cca0b6edec7728bde9479">&#9670;&#160;</a></span>getAllVectorRegMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * SIRegisterInfo::getAllVectorRegMask </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00521">521</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a423e24bdb9993c90a2c13e2c04ff257a" name="a423e24bdb9993c90a2c13e2c04ff257a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a423e24bdb9993c90a2c13e2c04ff257a">&#9670;&#160;</a></span>getAllVGPRRegMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * SIRegisterInfo::getAllVGPRRegMask </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00513">513</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a832c99f27458588b340a9c294f6fd200" name="a832c99f27458588b340a9c294f6fd200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a832c99f27458588b340a9c294f6fd200">&#9670;&#160;</a></span>getBaseRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> SIRegisterInfo::getBaseRegister </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00511">511</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01636">buildVGPRSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01973">eliminateFrameIndex()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00545">getReservedRegs()</a>.</p>

</div>
</div>
<a id="ac3849d39b02d4071b4fca54e2c7f49c7" name="ac3849d39b02d4071b4fca54e2c7f49c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3849d39b02d4071b4fca54e2c7f49c7">&#9670;&#160;</a></span>getBoolRC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * llvm::SIRegisterInfo::getBoolRC </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00331">331</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07542">llvm::SIInstrInfo::convertNonUniformIfRegion()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07567">llvm::SIInstrInfo::convertNonUniformLoopRegion()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07687">llvm::SIInstrInfo::getAddNoCarry()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07702">llvm::SIInstrInfo::getAddNoCarry()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01247">llvm::GCNSubtarget::getBoolRC()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02947">getRegClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01250">llvm::SIInstrInfo::insertEQ()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01263">llvm::SIInstrInfo::insertNE()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01124">llvm::SIInstrInfo::insertVectorSelect()</a>.</p>

</div>
</div>
<a id="a44684a6923b734e7d14143bf086cbb87" name="a44684a6923b734e7d14143bf086cbb87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44684a6923b734e7d14143bf086cbb87">&#9670;&#160;</a></span>getCalleeSavedRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> * SIRegisterInfo::getCalleeSavedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00390">390</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00250">llvm::CallingConv::AMDGPU_Gfx</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="CallingConv_8h_source.html#l00048">llvm::CallingConv::Cold</a>, <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>, <a class="el" href="Function_8h_source.html#l00238">llvm::Function::getCallingConv()</a>, <a class="el" href="MachineFunction_8h_source.html#l00622">llvm::MachineFunction::getFunction()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01029">llvm::GCNSubtarget::hasGFX90AInsts()</a>.</p>

</div>
</div>
<a id="a79100c984bb96e884a15246958f61c2d" name="a79100c984bb96e884a15246958f61c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79100c984bb96e884a15246958f61c2d">&#9670;&#160;</a></span>getCalleeSavedRegsViaCopy()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> * SIRegisterInfo::getCalleeSavedRegsViaCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00411">411</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a231685f805cba88c2b061802b1b95052" name="a231685f805cba88c2b061802b1b95052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a231685f805cba88c2b061802b1b95052">&#9670;&#160;</a></span>getCallPreservedMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * SIRegisterInfo::getCallPreservedMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00415">415</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00250">llvm::CallingConv::AMDGPU_Gfx</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="CallingConv_8h_source.html#l00048">llvm::CallingConv::Cold</a>, <a class="el" href="CallingConv_8h_source.html#l00042">llvm::CallingConv::Fast</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01029">llvm::GCNSubtarget::hasGFX90AInsts()</a>.</p>

</div>
</div>
<a id="ad7eff7d73e979a05739b21cc353f748c" name="ad7eff7d73e979a05739b21cc353f748c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7eff7d73e979a05739b21cc353f748c">&#9670;&#160;</a></span>getChannelFromSubReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SIRegisterInfo::getChannelFromSubReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SubReg</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00374">374</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00666">expandSGPRCopy()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a0e83ecd12d46c80703ce5d3ef34ead33" name="a0e83ecd12d46c80703ce5d3ef34ead33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e83ecd12d46c80703ce5d3ef34ead33">&#9670;&#160;</a></span>getCompatibleSubRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getCompatibleSubRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>SuperRC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>SubRC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SubIdx</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a register class which is compatible with <code>SuperRC</code>, such that a subregister exists with class <code>SubRC</code> with subregister index <code>SubIdx</code>. </p>
<p>If this is impossible (e.g., an unaligned subregister index within a register tuple), return null. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02728">2728</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a627e6584be398e0555f4b38d8f26f546" name="a627e6584be398e0555f4b38d8f26f546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a627e6584be398e0555f4b38d8f26f546">&#9670;&#160;</a></span>getConstrainedRegClassForOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getConstrainedRegClassForOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MO</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02920">2920</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00359">llvm::MachineOperand::getReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00323">getRegClassForTypeOnBank()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a4861767cf942190a83cf6083003bba05" name="a4861767cf942190a83cf6083003bba05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4861767cf942190a83cf6083003bba05">&#9670;&#160;</a></span>getCrossCopyRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getCrossCopyRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a legal register class to copy a register in the specified class to or from. </p>
<p>If it is possible to copy the register directly without using a cross register class copy, return the specified RC. Returns NULL if it is not possible to copy between two registers of the specified class. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00931">931</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l02682">getEquivalentVGPRClass()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01029">llvm::GCNSubtarget::hasGFX90AInsts()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00204">isAGPRClass()</a>.</p>

</div>
</div>
<a id="aad6ed1642c7c6a0432f86928a5c102ba" name="aad6ed1642c7c6a0432f86928a5c102ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad6ed1642c7c6a0432f86928a5c102ba">&#9670;&#160;</a></span>getCSRFirstUseCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SIRegisterInfo::getCSRFirstUseCost </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00089">89</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a7c0bb4b4e2204e019541b6cd98bd9792" name="a7c0bb4b4e2204e019541b6cd98bd9792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c0bb4b4e2204e019541b6cd98bd9792">&#9670;&#160;</a></span>getEquivalentAGPRClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getEquivalentAGPRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>SRC</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>An AGPR reg class with the same width as <code>SRC</code> </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02690">2690</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02504">getAGPRClassForBitWidth()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05712">llvm::SIInstrInfo::legalizeOperands()</a>.</p>

</div>
</div>
<a id="a981883145186bf6da58e5bd7f6476f30" name="a981883145186bf6da58e5bd7f6476f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a981883145186bf6da58e5bd7f6476f30">&#9670;&#160;</a></span>getEquivalentSGPRClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getEquivalentSGPRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>VRC</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>A SGPR reg class with the same width as <code>SRC</code> </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02698">2698</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02573">getSGPRClassForBitWidth()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05268">llvm::SIInstrInfo::readlaneVGPRToSGPR()</a>.</p>

</div>
</div>
<a id="a2fcc4d3294381da29adb855c5f56c0d5" name="a2fcc4d3294381da29adb855c5f56c0d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fcc4d3294381da29adb855c5f56c0d5">&#9670;&#160;</a></span>getEquivalentVGPRClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getEquivalentVGPRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>SRC</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>A VGPR reg class with the same width as <code>SRC</code> </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02682">2682</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02444">getVGPRClassForBitWidth()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00931">getCrossCopyRegClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05712">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04850">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06038">llvm::SIInstrInfo::moveToVALU()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l05268">llvm::SIInstrInfo::readlaneVGPRToSGPR()</a>.</p>

</div>
</div>
<a id="ad9528c639f619ab6f7cee1a52e3a7472" name="ad9528c639f619ab6f7cee1a52e3a7472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9528c639f619ab6f7cee1a52e3a7472">&#9670;&#160;</a></span>getExec()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SIRegisterInfo::getExec </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02936">2936</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="adc210f7d04be558143f8a891c892e550" name="adc210f7d04be558143f8a891c892e550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc210f7d04be558143f8a891c892e550">&#9670;&#160;</a></span>getFrameIndexInstrOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int64_t SIRegisterInfo::getFrameIndexInstrOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Idx</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00778">778</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00770">getScratchInstrOffset()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00347">Idx</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00539">llvm::SIInstrInfo::isFLATScratch()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00463">llvm::SIInstrInfo::isMUBUF()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>.</p>

</div>
</div>
<a id="a317bd7480ba741300b70f6243d33ff1f" name="a317bd7480ba741300b70f6243d33ff1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a317bd7480ba741300b70f6243d33ff1f">&#9670;&#160;</a></span>getFrameRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> SIRegisterInfo::getFrameRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00490">490</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="GCNSubtarget_8h_source.html#l00217">llvm::GCNSubtarget::getFrameLowering()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00789">llvm::SIMachineFunctionInfo::getFrameOffsetReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00754">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00807">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01461">llvm::SIFrameLowering::hasFP()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00087">llvm::AMDGPUMachineFunction::isEntryFunction()</a>, and <a class="el" href="Mem2Reg_8cpp_source.html#l00110">Register</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01636">buildVGPRSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01973">eliminateFrameIndex()</a>, and <a class="el" href="SIFrameLowering_8cpp_source.html#l01096">llvm::SIFrameLowering::getFrameIndexReference()</a>.</p>

</div>
</div>
<a id="a954d76fe761bb4014b2da81cac2360cf" name="a954d76fe761bb4014b2da81cac2360cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a954d76fe761bb4014b2da81cac2360cf">&#9670;&#160;</a></span>getHWRegIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SIRegisterInfo::getHWRegIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00165">165</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00714">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00556">indirectCopyToAGPR()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a51be90716cd9b3020e0ca8a4bce547c0" name="a51be90716cd9b3020e0ca8a4bce547c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51be90716cd9b3020e0ca8a4bce547c0">&#9670;&#160;</a></span>getLargestLegalSuperClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getLargestLegalSuperClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00436">436</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00788">llvm::TargetRegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00721">llvm::GCNSubtarget::hasMAIInsts()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00204">isAGPRClass()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00199">isVGPRClass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04938">llvm::SIInstrInfo::isLegalRegOperand()</a>.</p>

</div>
</div>
<a id="a6927f52a74df8a472aae164cffd527b1" name="a6927f52a74df8a472aae164cffd527b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6927f52a74df8a472aae164cffd527b1">&#9670;&#160;</a></span>getNoPreservedMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * SIRegisterInfo::getNoPreservedMask </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00431">431</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="aa1ce2155cda91c2070745f4aec2c66ac" name="aa1ce2155cda91c2070745f4aec2c66ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1ce2155cda91c2070745f4aec2c66ac">&#9670;&#160;</a></span>getNumChannelsFromSubReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::SIRegisterInfo::getNumChannelsFromSubReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SubReg</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00379">379</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00363">getNumCoveredRegs()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02707">getSubRegClass()</a>.</p>

</div>
</div>
<a id="a1dd11f1c73a15ab0fc73bacd1cdb64a6" name="a1dd11f1c73a15ab0fc73bacd1cdb64a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd11f1c73a15ab0fc73bacd1cdb64a6">&#9670;&#160;</a></span>getNumCoveredRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::SIRegisterInfo::getNumCoveredRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a></td>          <td class="paramname"><span class="paramname"><em>LM</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00363">363</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00567">llvm::countPopulation()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8h_source.html#l00379">getNumChannelsFromSubReg()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00199">getUsedRegMask()</a>, and <a class="el" href="GCNRegPressure_8cpp_source.html#l00084">llvm::GCNRegPressure::inc()</a>.</p>

</div>
</div>
<a id="a77cfa1bb3c70c2bb2487275ca95d235e" name="a77cfa1bb3c70c2bb2487275ca95d235e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77cfa1bb3c70c2bb2487275ca95d235e">&#9670;&#160;</a></span>getPhysRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getPhysRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the 'base' register class for this register. </p>
<p>e.g. SGPR0 =&gt; SReg_32, VGPR =&gt; VGPR_32 SGPR0_SGPR1 -&gt; SReg_32, etc. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02603">2603</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00714">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02901">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03016">get32BitRegister()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04833">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02812">getRegClassForReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02671">isSGPRReg()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00118">llvm::SGPRSpillBuilder::SGPRSpillBuilder()</a>.</p>

</div>
</div>
<a id="ac9ec67a466802ee8e0c1f1b7aa7bbf39" name="ac9ec67a466802ee8e0c1f1b7aa7bbf39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ec67a466802ee8e0c1f1b7aa7bbf39">&#9670;&#160;</a></span>getPointerRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getPointerRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Kind</em><span class="paramdefsep"> = </span><span class="paramdefval">0</span></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00922">922</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a2a24e95ba5416c84845c50bbf4c2ee4d" name="a2a24e95ba5416c84845c50bbf4c2ee4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a24e95ba5416c84845c50bbf4c2ee4d">&#9670;&#160;</a></span>getProperlyAlignedRC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getProperlyAlignedRC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l03049">3049</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l02480">getAlignedAGPRClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02538">getAlignedVectorSuperClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02420">getAlignedVGPRClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00204">isAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00209">isVectorSuperClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00199">isVGPRClass()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01042">llvm::GCNSubtarget::needsAlignedVGPRs()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04767">adjustAllocatableRegClass()</a>.</p>

</div>
</div>
<a id="a6d23e7ce3b1f81486f99bad83a5d71a2" name="a6d23e7ce3b1f81486f99bad83a5d71a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d23e7ce3b1f81486f99bad83a5d71a2">&#9670;&#160;</a></span>getRegAsmName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> SIRegisterInfo::getRegAsmName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02391">2391</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1AMDGPUInstPrinter.html#aabf31062bbe5308098c29744e583173b">llvm::AMDGPUInstPrinter::getRegisterName()</a>.</p>

</div>
</div>
<a id="a0e2008041a23dfc43ff1e90b014a2936" name="a0e2008041a23dfc43ff1e90b014a2936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e2008041a23dfc43ff1e90b014a2936">&#9670;&#160;</a></span>getRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RCID</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02947">2947</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00331">getBoolRC()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04767">adjustAllocatableRegClass()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00917">llvm::SIInstrInfo::getOpSize()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01124">llvm::SIInstrInfo::insertVectorSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07754">llvm::SIInstrInfo::isBufferSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04938">llvm::SIInstrInfo::isLegalRegOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04976">llvm::SIInstrInfo::isOperandLegal()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00192">isSGPRClassID()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05712">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04850">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06038">llvm::SIInstrInfo::moveToVALU()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a77b95c7a5620b2e92ef8ca3aa8be15bd" name="a77b95c7a5620b2e92ef8ca3aa8be15bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77b95c7a5620b2e92ef8ca3aa8be15bd">&#9670;&#160;</a></span>getRegClassForReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getRegClassForReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02812">2812</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l02603">getPhysRegClass()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01270">buildSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02824">isAGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02817">isVGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05428">llvm::SIInstrInfo::legalizeGenericOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05182">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06038">llvm::SIInstrInfo::moveToVALU()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a615681753cb320f792b5656571637921" name="a615681753cb320f792b5656571637921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a615681753cb320f792b5656571637921">&#9670;&#160;</a></span>getRegClassForSizeOnBank()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getRegClassForSizeOnBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Bank</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02901">2901</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02504">getAGPRClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02573">getSGPRClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02444">getVGPRClassForBitWidth()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8h_source.html#l00323">getRegClassForTypeOnBank()</a>.</p>

</div>
</div>
<a id="a809fe721e6e5d39e8029eac15928a983" name="a809fe721e6e5d39e8029eac15928a983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a809fe721e6e5d39e8029eac15928a983">&#9670;&#160;</a></span>getRegClassForTypeOnBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * llvm::SIRegisterInfo::getRegClassForTypeOnBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>Ty</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Bank</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00323">323</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l02901">getRegClassForSizeOnBank()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02920">getConstrainedRegClassForOperand()</a>.</p>

</div>
</div>
<a id="aa7dbd22ec4e0cc058f8290a8b98cacc6" name="aa7dbd22ec4e0cc058f8290a8b98cacc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7dbd22ec4e0cc058f8290a8b98cacc6">&#9670;&#160;</a></span>getRegPressureLimit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIRegisterInfo::getRegPressureLimit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02853">2853</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00622">llvm::MachineFunction::getFunction()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00072">llvm::TargetRegisterClass::getID()</a>, <a class="el" href="MachineFunction_8h_source.html#l00754">llvm::MachineFunction::getInfo()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00075">llvm::AMDGPUMachineFunction::getLDSSize()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01130">llvm::GCNSubtarget::getMaxNumSGPRs()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01200">llvm::GCNSubtarget::getMaxNumVGPRs()</a>, and <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00315">llvm::AMDGPUSubtarget::getOccupancyWithLocalMemSize()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02872">getRegPressureSetLimit()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00556">indirectCopyToAGPR()</a>.</p>

</div>
</div>
<a id="aad176a9433aea8ba75bcf6413209240d" name="aad176a9433aea8ba75bcf6413209240d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad176a9433aea8ba75bcf6413209240d">&#9670;&#160;</a></span>getRegPressureSetLimit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIRegisterInfo::getRegPressureSetLimit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Idx</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02872">2872</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l02853">getRegPressureLimit()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00347">Idx</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a4b7ead7725a07da4240f0edea1e4a2d6" name="a4b7ead7725a07da4240f0edea1e4a2d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b7ead7725a07da4240f0edea1e4a2d6">&#9670;&#160;</a></span>getRegSplitParts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int16_t &gt; SIRegisterInfo::getRegSplitParts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>EltSize</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02796">2796</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01980">llvm::AMDGPU::getRegBitWidth()</a>, <a class="el" href="ArrayRef_8h_source.html#l00475">llvm::makeArrayRef()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00052">llvm::TargetRegisterClass::MC</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00714">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00666">expandSGPRCopy()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01063">llvm::SIInstrInfo::materializeImmediate()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00118">llvm::SGPRSpillBuilder::SGPRSpillBuilder()</a>.</p>

</div>
</div>
<a id="afc03c7ece1270aa0066e484af24eb28f" name="afc03c7ece1270aa0066e484af24eb28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc03c7ece1270aa0066e484af24eb28f">&#9670;&#160;</a></span>getRegUnitPressureSets()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> int * SIRegisterInfo::getRegUnitPressureSets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RegUnit</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02886">2886</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ace2c8aed9c2fa0cfbed56cbda4d8bf07">llvm::Empty</a>.</p>

</div>
</div>
<a id="aae11cbd7196aeff4a4b2a12be9835f28" name="aae11cbd7196aeff4a4b2a12be9835f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae11cbd7196aeff4a4b2a12be9835f28">&#9670;&#160;</a></span>getReservedRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> SIRegisterInfo::getReservedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00545">545</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Value_8cpp_source.html#l00464">contains()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00565">llvm::SIMachineFunctionInfo::getAGPRSpillVGPRs()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00511">getBaseRegister()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00789">llvm::SIMachineFunctionInfo::getFrameOffsetReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00754">llvm::MachineFunction::getInfo()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01130">llvm::GCNSubtarget::getMaxNumSGPRs()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01200">llvm::GCNSubtarget::getMaxNumVGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00780">llvm::SIMachineFunctionInfo::getScratchRSrcReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00563">llvm::SIMachineFunctionInfo::getSGPRSpillVGPRs()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00807">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00516">llvm::SIMachineFunctionInfo::getVGPRForAGPRCopy()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00569">llvm::SIMachineFunctionInfo::getVGPRSpillAGPRs()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00504">hasBasePointer()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01029">llvm::GCNSubtarget::hasGFX90AInsts()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00721">llvm::GCNSubtarget::hasMAIInsts()</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, <a class="el" href="BitVector_8h_source.html#l00344">llvm::BitVector::set()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00698">llvm::SIMachineFunctionInfo::usesAGPRs()</a>, and <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00476">llvm::SIMachineFunctionInfo::WWMReservedRegs</a>.</p>

</div>
</div>
<a id="a42bd3548ca638f68b47f7996f163c2b7" name="a42bd3548ca638f68b47f7996f163c2b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42bd3548ca638f68b47f7996f163c2b7">&#9670;&#160;</a></span>getReturnAddressReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SIRegisterInfo::getReturnAddressReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02895">2895</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a08a40d4d0736a73e47089ba3ef2e1566" name="a08a40d4d0736a73e47089ba3ef2e1566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08a40d4d0736a73e47089ba3ef2e1566">&#9670;&#160;</a></span>getScratchInstrOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int64_t SIRegisterInfo::getScratchInstrOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00770">770</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00539">llvm::SIInstrInfo::isFLATScratch()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00463">llvm::SIInstrInfo::isMUBUF()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00778">getFrameIndexInstrOffset()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00906">isFrameOffsetLegal()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00792">needsFrameBaseReg()</a>.</p>

</div>
</div>
<a id="a7d8aef424553a9b93de21ced693f0b09" name="a7d8aef424553a9b93de21ced693f0b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d8aef424553a9b93de21ced693f0b09">&#9670;&#160;</a></span>getSGPRClassForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getSGPRClassForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BitWidth</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02573">2573</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02698">getEquivalentSGPRClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02901">getRegClassForSizeOnBank()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12084">llvm::SITargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02707">getSubRegClass()</a>, and <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l00508">AMDGPUDAGToDAGISel::Select()</a>.</p>

</div>
</div>
<a id="af4c798fe3098870ca930cf5f0be8e5d9" name="af4c798fe3098870ca930cf5f0be8e5d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4c798fe3098870ca930cf5f0be8e5d9">&#9670;&#160;</a></span>getSubRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getSubRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SubIdx</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The canonical register class that is used for a sub-register of <code>RC</code> for the given <code>SubIdx</code>. If <code>SubIdx</code> equals NoSubRegister, <code>RC</code> will be returned. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02707">2707</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02504">getAGPRClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00379">getNumChannelsFromSubReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02573">getSGPRClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02562">getVectorSuperClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02444">getVGPRClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00204">isAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00209">isVectorSuperClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00199">isVGPRClass()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00080">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a1be43761db2568933db89648201ab15c" name="a1be43761db2568933db89648201ab15c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1be43761db2568933db89648201ab15c">&#9670;&#160;</a></span>getSubRegFromChannel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SIRegisterInfo::getSubRegFromChannel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Channel</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumRegs</em><span class="paramdefsep"> = </span><span class="paramdefval">1</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>the sub reg enum value for the given <code>Channel</code> (e.g. getSubRegFromChannel(0) -&gt; AMDGPU::sub0) </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00529">529</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="NVVMReflect_8cpp.html#ac934769d93af95250952646a3829df4c">size()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00045">SubRegFromChannelTableWidthMap</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l11860">llvm::SITargetLowering::AddIMGInit()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01270">buildSpillLoadStore()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03724">computeIndirectRegAndOffset()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00666">expandSGPRCopy()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05268">llvm::SIInstrInfo::readlaneVGPRToSGPR()</a>, and <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l00453">AMDGPUDAGToDAGISel::SelectBuildVector()</a>.</p>

</div>
</div>
<a id="adbdf0119b398fd6464742936fe420056" name="adbdf0119b398fd6464742936fe420056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbdf0119b398fd6464742936fe420056">&#9670;&#160;</a></span>getVCC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SIRegisterInfo::getVCC </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02932">2932</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07687">llvm::SIInstrInfo::getAddNoCarry()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07702">llvm::SIInstrInfo::getAddNoCarry()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l06038">llvm::SIInstrInfo::moveToVALU()</a>.</p>

</div>
</div>
<a id="a3a60ced6bc204b78bafcf33db515a087" name="a3a60ced6bc204b78bafcf33db515a087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a60ced6bc204b78bafcf33db515a087">&#9670;&#160;</a></span>getVectorSuperClassForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getVectorSuperClassForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BitWidth</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02562">2562</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02538">getAlignedVectorSuperClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02514">getAnyVectorSuperClassForBitWidth()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01042">llvm::GCNSubtarget::needsAlignedVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02707">getSubRegClass()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l03033">isProperlyAlignedRC()</a>.</p>

</div>
</div>
<a id="aed9393956ff6935e29af9881de204f1f" name="aed9393956ff6935e29af9881de204f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed9393956ff6935e29af9881de204f1f">&#9670;&#160;</a></span>getVGPR64Class()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getVGPR64Class </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02940">2940</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="GCNSubtarget_8h_source.html#l01042">llvm::GCNSubtarget::needsAlignedVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00714">llvm::SIInstrInfo::copyPhysReg()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04850">llvm::SIInstrInfo::legalizeOpWithMove()</a>.</p>

</div>
</div>
<a id="a858849019ce7366904469c53972c54dc" name="a858849019ce7366904469c53972c54dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a858849019ce7366904469c53972c54dc">&#9670;&#160;</a></span>getVGPRClassForBitWidth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * SIRegisterInfo::getVGPRClassForBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BitWidth</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02444">2444</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02420">getAlignedVGPRClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02396">getAnyVGPRClassForBitWidth()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01042">llvm::GCNSubtarget::needsAlignedVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l02682">getEquivalentVGPRClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02901">getRegClassForSizeOnBank()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02707">getSubRegClass()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l03033">isProperlyAlignedRC()</a>.</p>

</div>
</div>
<a id="ae13a2d4e77a20d7844faee6e8cbcec42" name="ae13a2d4e77a20d7844faee6e8cbcec42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae13a2d4e77a20d7844faee6e8cbcec42">&#9670;&#160;</a></span>getWaveMaskRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * llvm::SIRegisterInfo::getWaveMaskRegClass </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00336">336</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00755">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l06038">llvm::SIInstrInfo::moveToVALU()</a>.</p>

</div>
</div>
<a id="ae1364aa9eb8390d678c037be69450deb" name="ae1364aa9eb8390d678c037be69450deb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1364aa9eb8390d678c037be69450deb">&#9670;&#160;</a></span>hasAGPRs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::hasAGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains AGPR registers. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00224">224</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00021">llvm::HasAGPR</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00062">llvm::TargetRegisterClass::TSFlags</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8h_source.html#l00234">hasVectorRegisters()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00204">isAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00187">isSGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00209">isVectorSuperClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00199">isVGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00214">isVSSuperClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05182">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l05268">llvm::SIInstrInfo::readlaneVGPRToSGPR()</a>.</p>

</div>
</div>
<a id="a449d102f1b4d3b881282d6609caf6023" name="a449d102f1b4d3b881282d6609caf6023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a449d102f1b4d3b881282d6609caf6023">&#9670;&#160;</a></span>hasBasePointer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::hasBasePointer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00504">504</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00412">llvm::MachineFrameInfo::getNumFixedObjects()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00725">shouldRealignStack()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01636">buildVGPRSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01973">eliminateFrameIndex()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00545">getReservedRegs()</a>.</p>

</div>
</div>
<a id="ae2b17b04c6d4d3b578c7ba3497652df4" name="ae2b17b04c6d4d3b578c7ba3497652df4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2b17b04c6d4d3b578c7ba3497652df4">&#9670;&#160;</a></span>hasSGPRs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::hasSGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains SGPR registers. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00229">229</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00022">llvm::HasSGPR</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00062">llvm::TargetRegisterClass::TSFlags</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8h_source.html#l00204">isAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00187">isSGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00209">isVectorSuperClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00199">isVGPRClass()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00214">isVSSuperClass()</a>.</p>

</div>
</div>
<a id="a2c4185689ad93fedfa57db7bfeb8ddd3" name="a2c4185689ad93fedfa57db7bfeb8ddd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c4185689ad93fedfa57db7bfeb8ddd3">&#9670;&#160;</a></span>hasVectorRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::hasVectorRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains any vector registers. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00234">234</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00224">hasAGPRs()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00219">hasVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05712">llvm::SIInstrInfo::legalizeOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a8cb8776ee5f539fe6391a6d521af25f1" name="a8cb8776ee5f539fe6391a6d521af25f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cb8776ee5f539fe6391a6d521af25f1">&#9670;&#160;</a></span>hasVGPRs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::hasVGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains VGPR registers. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00219">219</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00020">llvm::HasVGPR</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00062">llvm::TargetRegisterClass::TSFlags</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02722">llvm::SIInstrInfo::canInsertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00714">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01785">llvm::SIInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00234">hasVectorRegisters()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00204">isAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00187">isSGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00209">isVectorSuperClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00199">isVGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00214">isVSSuperClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05712">llvm::SIInstrInfo::legalizeOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="acc61376f4183268183912910024e1f2c" name="acc61376f4183268183912910024e1f2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc61376f4183268183912910024e1f2c">&#9670;&#160;</a></span>isAGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::isAGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02824">2824</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l02812">getRegClassForReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00204">isAGPRClass()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l08461">llvm::SIInstrInfo::enforceOperandRCAlignment()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01785">llvm::SIInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02901">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04685">llvm::SIInstrInfo::getVALUOp()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04976">llvm::SIInstrInfo::isOperandLegal()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00288">isVectorRegister()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05070">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="afb15c9a705b04d0a7709e0c0f8af33fa" name="afb15c9a705b04d0a7709e0c0f8af33fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb15c9a705b04d0a7709e0c0f8af33fa">&#9670;&#160;</a></span>isAGPRClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::isAGPRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains only AGPR registers </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00204">204</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00224">hasAGPRs()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00229">hasSGPRs()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00219">hasVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01270">buildSpillLoadStore()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00714">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00931">getCrossCopyRegClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00436">getLargestLegalSuperClass()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01276">llvm::SIInstrInfo::getMovOpcode()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03049">getProperlyAlignedRC()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00275">llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12084">llvm::SITargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02707">getSubRegClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02824">isAGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03033">isProperlyAlignedRC()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05712">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01684">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01517">llvm::SIInstrInfo::storeRegToStackSlot()</a>, and <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00698">llvm::SIMachineFunctionInfo::usesAGPRs()</a>.</p>

</div>
</div>
<a id="a5c4a909a1725cc86437f4f350ab35cdb" name="a5c4a909a1725cc86437f4f350ab35cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c4a909a1725cc86437f4f350ab35cdb">&#9670;&#160;</a></span>isAsmClobberable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::isAsmClobberable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>PhysReg</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00720">720</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00666">llvm::MachineFunction::getRegInfo()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00925">llvm::MachineRegisterInfo::isReserved()</a>.</p>

</div>
</div>
<a id="a42618163006b795bcd34e6759935338b" name="a42618163006b795bcd34e6759935338b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42618163006b795bcd34e6759935338b">&#9670;&#160;</a></span>isConstantPhysReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::isConstantPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>PhysReg</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l03067">3067</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="ac1c2077ba7c905d8271fd4d7b9af0fe7" name="ac1c2077ba7c905d8271fd4d7b9af0fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1c2077ba7c905d8271fd4d7b9af0fe7">&#9670;&#160;</a></span>isDivergentRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::isDivergentRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00294">294</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00187">isSGPRClass()</a>.</p>

</div>
</div>
<a id="a0989f99e854e569e8096a89e73f2e046" name="a0989f99e854e569e8096a89e73f2e046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0989f99e854e569e8096a89e73f2e046">&#9670;&#160;</a></span>isFrameOffsetLegal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::isFrameOffsetLegal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>BaseReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00906">906</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00123">llvm::SIInstrFlags::FlatScratch</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00213">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00770">getScratchInstrOffset()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00539">llvm::SIInstrInfo::isFLATScratch()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01127">llvm::SIInstrInfo::isLegalMUBUFImmOffset()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00463">llvm::SIInstrInfo::isMUBUF()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>, <a class="el" href="AMDGPU_8h_source.html#l00373">llvm::AMDGPUAS::PRIVATE_ADDRESS</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="a2adf69ba524926c5454f5d259c1c4dac" name="a2adf69ba524926c5454f5d259c1c4dac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2adf69ba524926c5454f5d259c1c4dac">&#9670;&#160;</a></span>isProperlyAlignedRC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::isProperlyAlignedRC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l03033">3033</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l02504">getAGPRClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02562">getVectorSuperClassForBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02444">getVGPRClassForBitWidth()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00139">llvm::TargetRegisterClass::hasSuperClassEq()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00204">isAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00209">isVectorSuperClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00199">isVGPRClass()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01042">llvm::GCNSubtarget::needsAlignedVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00714">llvm::SIInstrInfo::copyPhysReg()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="af58d646af8dd60e4e514303dfa81de9c" name="af58d646af8dd60e4e514303dfa81de9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af58d646af8dd60e4e514303dfa81de9c">&#9670;&#160;</a></span>isSGPRClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::isSGPRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains only SGPR registers </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00187">187</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00224">hasAGPRs()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00229">hasSGPRs()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00219">hasVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02722">llvm::SIInstrInfo::canInsertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00714">llvm::SIInstrInfo::copyPhysReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01973">eliminateFrameIndex()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02901">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01276">llvm::SIInstrInfo::getMovOpcode()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00275">llvm::AMDGPURegisterBankInfo::getRegBankFromRegClass()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12084">llvm::SITargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00294">isDivergentRegClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00192">isSGPRClassID()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02671">isSGPRReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05428">llvm::SIInstrInfo::legalizeGenericOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05712">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05410">llvm::SIInstrInfo::legalizeOperandsFLAT()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05310">llvm::SIInstrInfo::legalizeOperandsSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05182">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04850">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01684">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01063">llvm::SIInstrInfo::materializeImmediate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01517">llvm::SIInstrInfo::storeRegToStackSlot()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03898">llvm::SIInstrInfo::usesConstantBus()</a>.</p>

</div>
</div>
<a id="ab664dae585bc43224746468fa919da87" name="ab664dae585bc43224746468fa919da87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab664dae585bc43224746468fa919da87">&#9670;&#160;</a></span>isSGPRClassID()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::isSGPRClassID </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RCID</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class ID contains only SGPR registers </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00192">192</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l02947">getRegClass()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00187">isSGPRClass()</a>.</p>

</div>
</div>
<a id="a980c731f7723b02b66010f4fce010c0f" name="a980c731f7723b02b66010f4fce010c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a980c731f7723b02b66010f4fce010c0f">&#9670;&#160;</a></span>isSGPRReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::isSGPRReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02671">2671</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l02603">getPhysRegClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00187">isSGPRClass()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03246">llvm::SIInstrInfo::convertToThreeAddress()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04976">llvm::SIInstrInfo::isOperandLegal()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00777">llvm::SIInstrInfo::isVGPRCopy()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05070">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03560">llvm::SIInstrInfo::mayReadEXEC()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05329">llvm::SIInstrInfo::moveFlatAddrToVGPR()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a6d63c5cc5bfab2094fae30cf9472d436" name="a6d63c5cc5bfab2094fae30cf9472d436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d63c5cc5bfab2094fae30cf9472d436">&#9670;&#160;</a></span>isVectorRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::isVectorRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00288">288</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l02824">isAGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02817">isVGPR()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="add069634d629007ba8a03a426c6bfea7" name="add069634d629007ba8a03a426c6bfea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add069634d629007ba8a03a426c6bfea7">&#9670;&#160;</a></span>isVectorSuperClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::isVectorSuperClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true only if this class contains both VGPR and AGPR registers </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00209">209</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00224">hasAGPRs()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00229">hasSGPRs()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00219">hasVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l03049">getProperlyAlignedRC()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02707">getSubRegClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03033">isProperlyAlignedRC()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01684">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01517">llvm::SIInstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="a549e07395027c7b32774e27e9f28bc91" name="a549e07395027c7b32774e27e9f28bc91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a549e07395027c7b32774e27e9f28bc91">&#9670;&#160;</a></span>isVGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::isVGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02817">2817</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8cpp_source.html#l02812">getRegClassForReg()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00199">isVGPRClass()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03783">llvm::SIInstrInfo::canShrink()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02901">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00288">isVectorRegister()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l05070">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>.</p>

</div>
</div>
<a id="a929252209ec1fab87cd43439ed3365c7" name="a929252209ec1fab87cd43439ed3365c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a929252209ec1fab87cd43439ed3365c7">&#9670;&#160;</a></span>isVGPRClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::isVGPRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this class contains only VGPR registers </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00199">199</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00224">hasAGPRs()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00229">hasSGPRs()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00219">hasVGPRs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00436">getLargestLegalSuperClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03049">getProperlyAlignedRC()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12084">llvm::SITargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02707">getSubRegClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l03033">isProperlyAlignedRC()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l02817">isVGPR()</a>.</p>

</div>
</div>
<a id="ad38d8f2d6815113e60a7a04012e465a5" name="ad38d8f2d6815113e60a7a04012e465a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad38d8f2d6815113e60a7a04012e465a5">&#9670;&#160;</a></span>isVSSuperClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::isVSSuperClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true only if this class contains both VGPR and SGPR registers </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00214">214</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00224">hasAGPRs()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00229">hasSGPRs()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00219">hasVGPRs()</a>.</p>

</div>
</div>
<a id="a06c8d8abacb01c870f729e8d2027364f" name="a06c8d8abacb01c870f729e8d2027364f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06c8d8abacb01c870f729e8d2027364f">&#9670;&#160;</a></span>materializeFrameBaseRegister()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> SIRegisterInfo::materializeFrameBaseRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FrameIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00806">806</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00152">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00278">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00587">llvm::GCNSubtarget::enableFlatScratch()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00280">llvm::MachineBasicBlock::end()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00213">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00234">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00666">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="aae2e3ed0f579b512e6a38d0f116553ea" name="aae2e3ed0f579b512e6a38d0f116553ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae2e3ed0f579b512e6a38d0f116553ea">&#9670;&#160;</a></span>needsFrameBaseReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::needsFrameBaseReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00792">792</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00123">llvm::SIInstrFlags::FlatScratch</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00213">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00770">getScratchInstrOffset()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00539">llvm::SIInstrInfo::isFLATScratch()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01127">llvm::SIInstrInfo::isLegalMUBUFImmOffset()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00463">llvm::SIInstrInfo::isMUBUF()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>, <a class="el" href="AMDGPU_8h_source.html#l00373">llvm::AMDGPUAS::PRIVATE_ADDRESS</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="a5f55007393b9c2edcdb84c55e5df5514" name="a5f55007393b9c2edcdb84c55e5df5514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f55007393b9c2edcdb84c55e5df5514">&#9670;&#160;</a></span>opCanUseInlineConstant()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::opCanUseInlineConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpType</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if operands defined with this operand type can accept an inline constant. i.e. An integer value in the range (-16, 64) or -4.0f, -2.0f, -1.0f, -0.5f, 0.0f, 0.5f, 1.0f, 2.0f, 4.0f. </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02737">2737</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="GCNSubtarget_8h_source.html#l00947">llvm::GCNSubtarget::hasMFMAInlineLiteralBug()</a>, <a class="el" href="SIDefines_8h_source.html#l00200">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FIRST</a>, <a class="el" href="SIDefines_8h_source.html#l00201">llvm::AMDGPU::OPERAND_REG_INLINE_AC_LAST</a>, <a class="el" href="SIDefines_8h_source.html#l00203">llvm::AMDGPU::OPERAND_SRC_FIRST</a>, and <a class="el" href="SIDefines_8h_source.html#l00204">llvm::AMDGPU::OPERAND_SRC_LAST</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03722">llvm::SIInstrInfo::isImmOperandLegal()</a>.</p>

</div>
</div>
<a id="a83297079e933130ab3b78a428b7070e3" name="a83297079e933130ab3b78a428b7070e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83297079e933130ab3b78a428b7070e3">&#9670;&#160;</a></span>opCanUseLiteralConstant()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::opCanUseLiteralConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpType</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if operands defined with this operand type can accept a literal constant (i.e. any 32-bit immediate). </dd></dl>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02770">2770</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00194">llvm::AMDGPU::OPERAND_REG_IMM_FIRST</a>, and <a class="el" href="SIDefines_8h_source.html#l00195">llvm::AMDGPU::OPERAND_REG_IMM_LAST</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03722">llvm::SIInstrInfo::isImmOperandLegal()</a>.</p>

</div>
</div>
<a id="a29ab56a48816c54d3db51d4724304663" name="a29ab56a48816c54d3db51d4724304663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29ab56a48816c54d3db51d4724304663">&#9670;&#160;</a></span>requiresFrameIndexReplacementScavenging()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::requiresFrameIndexReplacementScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00758">758</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getFrameInfo()</a>, and <a class="el" href="MachineFrameInfo_8h_source.html#l00349">llvm::MachineFrameInfo::hasStackObjects()</a>.</p>

</div>
</div>
<a id="a86d3fc8e591bfc7b5854f86d00241221" name="a86d3fc8e591bfc7b5854f86d00241221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86d3fc8e591bfc7b5854f86d00241221">&#9670;&#160;</a></span>requiresFrameIndexScavenging()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::requiresFrameIndexScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00749">749</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a5eafea62423808eaf1bec18900ec929e" name="a5eafea62423808eaf1bec18900ec929e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eafea62423808eaf1bec18900ec929e">&#9670;&#160;</a></span>requiresRegisterScavenging()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::requiresRegisterScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Fn</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00738">738</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00754">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00605">llvm::MachineFrameInfo::hasCalls()</a>, and <a class="el" href="MachineFrameInfo_8h_source.html#l00349">llvm::MachineFrameInfo::hasStackObjects()</a>.</p>

</div>
</div>
<a id="ae8ba4cd4553b5e0d7245b42c6d459418" name="ae8ba4cd4553b5e0d7245b42c6d459418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8ba4cd4553b5e0d7245b42c6d459418">&#9670;&#160;</a></span>requiresVirtualBaseRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::requiresVirtualBaseRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Fn</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00764">764</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a51db99e6baa393260b874d1d04e7ecdc" name="a51db99e6baa393260b874d1d04e7ecdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51db99e6baa393260b874d1d04e7ecdc">&#9670;&#160;</a></span>reservedPrivateSegmentBufferReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SIRegisterInfo::reservedPrivateSegmentBufferReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the end register initially reserved for the scratch buffer in case spilling is needed. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00538">538</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00793">llvm::alignDown()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01130">llvm::GCNSubtarget::getMaxNumSGPRs()</a>.</p>

</div>
</div>
<a id="ae803619fba0f2282f638ddd36ba004de" name="ae803619fba0f2282f638ddd36ba004de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae803619fba0f2282f638ddd36ba004de">&#9670;&#160;</a></span>resolveFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> SIRegisterInfo::resolveFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>BaseReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00857">857</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIDefines_8h_source.html#l00123">llvm::SIInstrFlags::FlatScratch</a>, <a class="el" href="MachineOperand_8h_source.html#l00546">llvm::MachineOperand::getImm()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00213">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00322">llvm::MachineOperand::isImm()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01127">llvm::SIInstrInfo::isLegalMUBUFImmOffset()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>, <a class="el" href="AMDGPU_8h_source.html#l00373">llvm::AMDGPUAS::PRIVATE_ADDRESS</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="a9123f3200b3dd84150d442284449c034" name="a9123f3200b3dd84150d442284449c034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9123f3200b3dd84150d442284449c034">&#9670;&#160;</a></span>restoreSGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::restoreSGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *</td>          <td class="paramname"><span class="paramname"><em>RS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *</td>          <td class="paramname"><span class="paramname"><em>LIS</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>OnlyToVGPR</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01788">1788</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00085">llvm::SGPRSpillBuilder::DL</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00213">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00508">llvm::getKillRegState()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00144">llvm::SGPRSpillBuilder::getPerVGPRData()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00556">llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00063">llvm::RegState::ImplicitDefine</a>, <a class="el" href="LiveIntervals_8h_source.html#l00260">llvm::LiveIntervals::InsertMachineInstrInMaps()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00056">llvm::SIRegisterInfo::SpilledReg::Lane</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00102">llvm::SGPRSpillBuilder::MBB</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00104">llvm::SGPRSpillBuilder::MFI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00083">llvm::SGPRSpillBuilder::NumSubRegs</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">llvm::SGPRSpillBuilder::prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00287">llvm::SGPRSpillBuilder::readWriteTmpVGPR()</a>, <a class="el" href="Mem2Reg_8cpp_source.html#l00110">Register</a>, <a class="el" href="LiveIntervals_8h_source.html#l00419">llvm::LiveIntervals::removeAllRegUnitsForPhysReg()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00274">llvm::LiveIntervals::ReplaceMachineInstrInMaps()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">llvm::SGPRSpillBuilder::restore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00082">llvm::SGPRSpillBuilder::SplitParts</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00080">llvm::SGPRSpillBuilder::SuperReg</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00105">llvm::SGPRSpillBuilder::TII</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00090">llvm::SGPRSpillBuilder::TmpVGPR</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00055">llvm::SIRegisterInfo::SpilledReg::VGPR</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01973">eliminateFrameIndex()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01940">eliminateSGPRToVGPRSpillFrameIndex()</a>.</p>

</div>
</div>
<a id="abce857be755106a0d747fa67ac782857" name="abce857be755106a0d747fa67ac782857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abce857be755106a0d747fa67ac782857">&#9670;&#160;</a></span>shouldCoalesce()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::shouldCoalesce </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>SrcRC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SubReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>DstRC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>DstSubReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>NewRC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>LIS</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02832">2832</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a2aa5409f4a9ae9129ad49bd05ba293f6" name="a2aa5409f4a9ae9129ad49bd05ba293f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aa5409f4a9ae9129ad49bd05ba293f6">&#9670;&#160;</a></span>shouldRealignStack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::shouldRealignStack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00725">725</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00754">llvm::MachineFunction::getInfo()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00483">llvm::TargetRegisterInfo::shouldRealignStack()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00504">hasBasePointer()</a>.</p>

</div>
</div>
<a id="a891021470cc8979b7dfcc936fad1cd44" name="a891021470cc8979b7dfcc936fad1cd44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a891021470cc8979b7dfcc936fad1cd44">&#9670;&#160;</a></span>shouldRewriteCopySrc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::shouldRewriteCopySrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>DefRC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>DefSubReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>SrcRC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SrcSubReg</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l02746">2746</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a3d4103d19eae05425cf7aee3ad915250" name="a3d4103d19eae05425cf7aee3ad915250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d4103d19eae05425cf7aee3ad915250">&#9670;&#160;</a></span>spillEmergencySGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::spillEmergencySGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RestoreMBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>SGPR</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *</td>          <td class="paramname"><span class="paramname"><em>RS</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01868">1868</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00859">llvm::SIMachineFunctionInfo::addToSpilledSGPRs()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00085">llvm::SGPRSpillBuilder::DL</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00213">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00508">llvm::getKillRegState()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00144">llvm::SGPRSpillBuilder::getPerVGPRData()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00063">llvm::RegState::ImplicitDefine</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00084">llvm::SGPRSpillBuilder::IsKill</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00102">llvm::SGPRSpillBuilder::MBB</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00104">llvm::SGPRSpillBuilder::MFI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00083">llvm::SGPRSpillBuilder::NumSubRegs</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">llvm::SGPRSpillBuilder::prepare()</a>, <a class="el" href="Mem2Reg_8cpp_source.html#l00110">Register</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">llvm::SGPRSpillBuilder::restore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00310">llvm::SGPRSpillBuilder::setMI()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00082">llvm::SGPRSpillBuilder::SplitParts</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00080">llvm::SGPRSpillBuilder::SuperReg</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00105">llvm::SGPRSpillBuilder::TII</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00090">llvm::SGPRSpillBuilder::TmpVGPR</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>.</p>

</div>
</div>
<a id="ab77ae8b806e8b36f50392db36119194e" name="ab77ae8b806e8b36f50392db36119194e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab77ae8b806e8b36f50392db36119194e">&#9670;&#160;</a></span>spillSGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> SIRegisterInfo::spillSGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *</td>          <td class="paramname"><span class="paramname"><em>RS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *</td>          <td class="paramname"><span class="paramname"><em>LIS</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>OnlyToVGPR</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If <code>OnlyToVGPR</code> is true, this will only succeed if this. </p>

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l01669">1669</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00859">llvm::SIMachineFunctionInfo::addToSpilledSGPRs()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00085">llvm::SGPRSpillBuilder::DL</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00789">llvm::SIMachineFunctionInfo::getFrameOffsetReg()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00213">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00508">llvm::getKillRegState()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00144">llvm::SGPRSpillBuilder::getPerVGPRData()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00556">llvm::SIMachineFunctionInfo::getSGPRToVGPRSpills()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00807">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00063">llvm::RegState::ImplicitDefine</a>, <a class="el" href="LiveIntervals_8h_source.html#l00260">llvm::LiveIntervals::InsertMachineInstrInMaps()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00084">llvm::SGPRSpillBuilder::IsKill</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00056">llvm::SIRegisterInfo::SpilledReg::Lane</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00102">llvm::SGPRSpillBuilder::MBB</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00104">llvm::SGPRSpillBuilder::MFI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00105">MI</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00083">llvm::SGPRSpillBuilder::NumSubRegs</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Offset</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00165">llvm::SGPRSpillBuilder::prepare()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00287">llvm::SGPRSpillBuilder::readWriteTmpVGPR()</a>, <a class="el" href="Mem2Reg_8cpp_source.html#l00110">Register</a>, <a class="el" href="LiveIntervals_8h_source.html#l00419">llvm::LiveIntervals::removeAllRegUnitsForPhysReg()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00274">llvm::LiveIntervals::ReplaceMachineInstrInMaps()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00246">llvm::SGPRSpillBuilder::restore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00082">llvm::SGPRSpillBuilder::SplitParts</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00080">llvm::SGPRSpillBuilder::SuperReg</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00105">llvm::SGPRSpillBuilder::TII</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00090">llvm::SGPRSpillBuilder::TmpVGPR</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00055">llvm::SIRegisterInfo::SpilledReg::VGPR</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01973">eliminateFrameIndex()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01940">eliminateSGPRToVGPRSpillFrameIndex()</a>.</p>

</div>
</div>
<a id="aed80e0d9bfe4e57de24283efa7572eb4" name="aed80e0d9bfe4e57de24283efa7572eb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed80e0d9bfe4e57de24283efa7572eb4">&#9670;&#160;</a></span>spillSGPRToVGPR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::SIRegisterInfo::spillSGPRToVGPR </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00069">69</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01684">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01517">llvm::SIInstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/AMDGPU/<a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a></li>
<li>lib/Target/AMDGPU/<a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 22:11:19 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
