Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "Top.ngc"
Output Format                      : NGC
Target Device                      : xc6vlx240t-1ff1156

---- Source Options
Top Module Name                    : Top

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" into library work
Parsing module <Top>.
INFO:HDLCompiler:693 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 990. parameter declaration becomes local in Top with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 991. parameter declaration becomes local in Top with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 992. parameter declaration becomes local in Top with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 993. parameter declaration becomes local in Top with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 994. parameter declaration becomes local in Top with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 995. parameter declaration becomes local in Top with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 996. parameter declaration becomes local in Top with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 997. parameter declaration becomes local in Top with formal parameter declaration list
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/DRP.v" into library work
Parsing module <DRP>.
WARNING:HDLCompiler:568 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/DRP.v" Line 39: Constant value is truncated to fit in <8> bits.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/one_shot.v" into library work
Parsing module <one_shot>.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/VIO_fp.v" into library work
Parsing module <VIO_fp>.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/ILA_error.v" into library work
Parsing module <ILA_error>.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/ICON_2p.v" into library work
Parsing module <ICON_2p>.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly.v" into library work
Parsing module <bi_firefly>.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly_gtx.v" into library work
Parsing module <bi_firefly_gtx>.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/MMCM.v" into library work
Parsing module <MMCM>.
Analyzing Verilog file "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/prbs_fsm.v" into library work
Parsing module <prbs_fsm>.
Parsing module <hold_high_once>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 440: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 441: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 459: Assignment to gtx0_tx_system_reset_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 460: Assignment to gtx1_tx_system_reset_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 461: Assignment to gtx2_tx_system_reset_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 462: Assignment to gtx3_tx_system_reset_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 465: Assignment to gtx0_rx_system_reset_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 466: Assignment to gtx1_rx_system_reset_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 467: Assignment to gtx2_rx_system_reset_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 468: Assignment to gtx3_rx_system_reset_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 472: Assignment to user_tx_reset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 473: Assignment to user_rx_reset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 474: Assignment to mux_sel_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 475: Assignment to gtx0_plltxreset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 485: Assignment to gtx1_plltxreset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 495: Assignment to gtx2_plltxreset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 505: Assignment to gtx3_plltxreset_i ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <IBUFDS_GTXE1>.

Elaborating module <bi_firefly(WRAPPER_SIM_GTXRESET_SPEEDUP=0)>.
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly.v" Line 292: Assignment to tied_to_ground_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly.v" Line 293: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly.v" Line 294: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module <bi_firefly_gtx(GTX_SIM_GTXRESET_SPEEDUP=0,GTX_TX_CLK_SOURCE="RXPLL",GTX_POWER_SAVE=10'b0110100)>.
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly_gtx.v" Line 169: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module
<GTXE1(SIM_RECEIVER_DETECT_PASS="TRUE",SIM_TX_ELEC_IDLE_LEVEL="X",SIM_GTXRESET_SPEEDUP=0,SIM_VERSION="2.0",SIM_TXREFCLK_SOURCE=3'b0,SIM_RXREFCLK_SOURCE=3'b0,TX_CLK_SOURCE="RXPLL",TX_OVERSAMPLE_MODE="FALSE",TXPLL_COM_CFG=24'b01000010110100000001010,TXPLL_CP_CFG=8'b0111,TXPLL_DIVSEL_FB=5,TXPLL_DIVSEL_OUT=1,TXPLL_DIVSEL_REF=2,TXPLL_DIVSEL45_FB=5,TXPLL_LKDET_CFG=3'b111,TX_CLK25_DIVIDER=7,TXPLL_SATA=2'b0,TX_TDCC_CFG=2'b11,PMA_CAS_CLK_EN="FALSE",POWER_SAVE=10'b0110100,GEN_TXUSRCLK="TRUE",TX_DATA_WIDTH=20,TX_USRCLK_CFG=6'b0,TXOUTCLK_CTRL="TXOUTCLKPMA_DIV2",TXOUTCLK_DLY=10'b0,TX_PMADATA_OPT=1'b0,PMA_TX_CFG=20'b10000000000010000010,TX_BUFFER_USE="TRUE",TX_BYTECLK_CFG=6'b0,TX_EN_RATE_RESET_BUF="TRUE",TX_XCLK_SEL="TXOUT",TX_DLYALIGN_CTRINC=4'b0100,TX_DLYALIGN_LPFINC=4'b0110,TX_DLYALIGN_MONSEL=3'b0,TX_DLYALIGN_OVRDSETTING=8'b10000000,GEARBOX_ENDEC=3'b0,TXGEARBOX_USE="FALSE",TX_DRIVE_MODE="DIRECT",TX_IDLE_ASSERT_DELAY=3'b100,TX_IDLE_DEASSERT_DELAY=3'b010,TXDRIVE_LOOPBACK_HIZ="FALSE",TXDRIVE_LOOPBACK_PD="FALSE",COM_BURST_V
AL=4'b1111,TX_DEEMPH_0=5'b11010,TX_DEEMPH_1=5'b10000,TX_MARGIN_FULL_0=7'b1001110,TX_MARGIN_FULL_1=7'b1001001,TX_MARGIN_FULL_2=7'b1000101,TX_MARGIN_FULL_3=7'b1000010,TX_MARGIN_FULL_4=7'b1000000,TX_MARGIN_LOW_0=7'b1000110,TX_MARGIN_LOW_1=7'b1000100,TX_MARGIN_LOW_2=7'b1000010,TX_MARGIN_LOW_3=7'b1000000,TX_MARGIN_LOW_4=7'b1000000,RX_OVERSAMPLE_MODE="FALSE",RXPLL_COM_CFG=24'b01000010110100000001010,RXPLL_CP_CFG=8'b0111,RXPLL_DIVSEL_FB=5,RXPLL_DIVSEL_OUT=1,RXPLL_DIVSEL_REF=2,RXPLL_DIVSEL45_FB=5,RXPLL_LKDET_CFG=3'b111,RX_CLK25_DIVIDER=7,GEN_RXUSRCLK="TRUE",RX_DATA_WIDTH=20,RXRECCLK_CTRL="RXRECCLKPMA_DIV2",RXRECCLK_DLY=10'b0,RXUSRCLK_DLY=16'b0,AC_CAP_DIS="FALSE",CDR_PH_ADJ_TIME=5'b10100,OOBDETECT_THRESHOLD=3'b011,PMA_CDR_SCAN=27'b110010000000100000001001100,PMA_RX_CFG=25'b010111001110000000001000,RCV_TERM_GND="FALSE",RCV_TERM_VTTRX="TRUE",RX_EN_IDLE_HOLD_CDR="FALSE",RX_EN_IDLE_RESET_FR="FALSE",RX_EN_IDLE_RESET_PH="FALSE",TX_DETECT_RX_CFG=14'b01100000110010,TERMINATION_CTRL=5'b0,TERMINATION_OVRD="FALSE",CM_TRIM=2'b01,
PMA_RXSYNC_CFG=7'b0,PMA_CFG=76'b01000000000000000000000001000000000000000000000000000000000000000011,BGTEST_CFG=2'b0,BIAS_CFG=17'b0,DFE_CAL_TIME=5'b01100,DFE_CFG=8'b011011,RX_EN_IDLE_HOLD_DFE="TRUE",RX_EYE_OFFSET=8'b01001100,RX_EYE_SCANMODE=2'b0,RXPRBSERR_LOOPBACK=1'b0,ALIGN_COMMA_WORD=1,COMMA_10B_ENABLE=10'b1111111111,COMMA_DOUBLE="FALSE",DEC_MCOMMA_DETECT="FALSE",DEC_PCOMMA_DETECT="FALSE",DEC_VALID_COMMA_ONLY="FALSE",MCOMMA_10B_VALUE=10'b1010000011,MCOMMA_DETECT="TRUE",PCOMMA_10B_VALUE=10'b0101111100,PCOMMA_DETECT="TRUE",RX_DECODE_SEQ_MATCH="FALSE",RX_SLIDE_AUTO_WAIT=5,RX_SLIDE_MODE="OFF",SHOW_REALIGN_COMMA="TRUE",RX_LOS_INVALID_INCR=8,RX_LOS_THRESHOLD=128,RX_LOSS_OF_SYNC_FSM="FALSE",RXGEARBOX_USE="FALSE",RX_BUFFER_USE="TRUE",RX_EN_IDLE_RESET_BUF="FALSE",RX_EN_MODE_RESET_BUF="TRUE",RX_EN_RATE_RESET_BUF="TRUE",RX_EN_REALIGN_RESET_BUF="FALSE",RX_EN_REALIGN_RESET_BUF2="FALSE",RX_FIFO_ADDR_MODE="FAST",RX_IDLE_HI_CNT=4'b1000,RX_IDLE_LO_CNT=4'b0,RX_XCLK_SEL="RXREC",RX_DLYALIGN_CTRINC=4'b1110,RX_DLYALIGN_EDGESET=5
'b010,RX_DLYALIGN_LPFINC=4'b1110,RX_DLYALIGN_MONSEL=3'b0,RX_DLYALIGN_OVRDSETTING=8'b10000000,CLK_COR_ADJ_LEN=1,CLK_COR_DET_LEN=1,CLK_COR_INSERT_IDLE_FLAG="FALSE",CLK_COR_KEEP_IDLE="FALSE",CLK_COR_MAX_LAT=16,CLK_COR_MIN_LAT=14,CLK_COR_PRECEDENCE="TRUE",CLK_COR_REPEAT_WAIT=0,CLK_COR_SEQ_1_1=10'b0,CLK_COR_SEQ_1_2=10'b0,CLK_COR_SEQ_1_3=10'b0,CLK_COR_SEQ_1_4=10'b0,CLK_COR_SEQ_1_ENABLE=4'b1111,CLK_COR_SEQ_2_1=10'b0,CLK_COR_SEQ_2_2=10'b0,CLK_COR_SEQ_2_3=10'b0,CLK_COR_SEQ_2_4=10'b0,CLK_COR_SEQ_2_ENABLE=4'b1111,CLK_COR_SEQ_2_USE="FALSE",CLK_CORRECT_USE="FALSE",CHAN_BOND_1_MAX_SKEW=1,CHAN_BOND_2_MAX_SKEW=1,CHAN_BOND_KEEP_ALIGN="FALSE",CHAN_BOND_SEQ_1_1=10'b0,CHAN_BOND_SEQ_1_2=10'b0,CHAN_BOND_SEQ_1_3=10'b0,CHAN_BOND_SEQ_1_4=10'b0,CHAN_BOND_SEQ_1_ENABLE=4'b1111,CHAN_BOND_SEQ_2_1=10'b0,CHAN_BOND_SEQ_2_2=10'b0,CHAN_BOND_SEQ_2_3=10'b0,CHAN_BOND_SEQ_2_4=10'b0,CHAN_BOND_SEQ_2_CFG=5'b0,CHAN_BOND_SEQ_2_ENABLE=4'b1111,CHAN_BOND_SEQ_2_USE="FALSE",CHAN_BOND_SEQ_LEN=1,PCI_EXPRESS_MODE="FALSE",SAS_MAX_COMSAS=52,SAS_MIN_COMSAS=40,SAT
A_BURST_VAL=3'b100,SATA_IDLE_VAL=3'b100,SATA_MAX_BURST=8,SATA_MAX_INIT=23,SATA_MAX_WAKE=8,SATA_MIN_BURST=4,SATA_MIN_INIT=13,SATA_MIN_WAKE=4,TRANS_TIME_FROM_P2=12'b0111100,TRANS_TIME_NON_P2=8'b011001,TRANS_TIME_RATE=8'b11111111,TRANS_TIME_TO_P2=10'b01100100>.
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 602: Assignment to gtx0_rxdata_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 654: Assignment to gtx1_rxdata_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 706: Assignment to gtx2_rxdata_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 758: Assignment to gtx3_rxdata_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 977: Assignment to allreset_r ignored, since the identifier is never used

Elaborating module <counter>.
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1006: Assignment to counter_boot ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1015: Assignment to reset_counter ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1018: Assignment to gtxrxreset_i ignored, since the identifier is never used

Elaborating module <prbs_fsm>.
WARNING:HDLCompiler:189 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/prbs_fsm.v" Line 45: Size mismatch in connection of port <out>. Formal port size is 32-bit while actual signal size is 31-bit.

Elaborating module <hold_high_once>.
WARNING:HDLCompiler:413 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1108: Result of 24-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:413 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1133: Result of 4-bit expression is truncated to fit in 1-bit target.

Elaborating module <DRP>.
WARNING:HDLCompiler:413 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/DRP.v" Line 79: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/DRP.v" Line 41: Assignment to timeout ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1145: Size mismatch in connection of port <drp_addr>. Formal port size is 10-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1159: Size mismatch in connection of port <drp_addr>. Formal port size is 10-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1172: Size mismatch in connection of port <drp_addr>. Formal port size is 10-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1185: Size mismatch in connection of port <drp_addr>. Formal port size is 10-bit while actual signal size is 8-bit.

Elaborating module <one_shot>.
WARNING:HDLCompiler:1127 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1283: Assignment to gtxtxreset_i ignored, since the identifier is never used

Elaborating module <ICON_2p>.

Elaborating module <ILA_error>.
WARNING:HDLCompiler:189 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1291: Size mismatch in connection of port <TRIG0>. Formal port size is 17-bit while actual signal size is 15-bit.

Elaborating module <VIO_fp>.
WARNING:HDLCompiler:634 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 109: Net <gtx0_gtxrxreset_i> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 122: Net <gtx0_txdata_i[19]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 130: Net <gtx0_gtxtxreset_i> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 154: Net <gtx1_gtxrxreset_i> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 167: Net <gtx1_txdata_i[19]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 175: Net <gtx1_gtxtxreset_i> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 199: Net <gtx2_gtxrxreset_i> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 212: Net <gtx2_txdata_i[19]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 220: Net <gtx2_gtxtxreset_i> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 244: Net <gtx3_gtxrxreset_i> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 257: Net <gtx3_txdata_i[19]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 265: Net <gtx3_gtxtxreset_i> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1001: Net <counter_boot_rst> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1002: Net <error_inject> does not have a driver.
WARNING:HDLCompiler:634 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" Line 1009: Net <reset_counter_rst> does not have a driver.
WARNING:Xst:2972 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 1003. All outputs of instance <mycounter> of block <counter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 1012. All outputs of instance <resetcounter> of block <counter> are unconnected in block <Top>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v".
        EXAMPLE_SIM_GTXRESET_SPEEDUP = 0
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 587: Output port <GTX0_RXDATA_OUT> of the instance <bi_firefly_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 587: Output port <GTX1_RXDATA_OUT> of the instance <bi_firefly_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 587: Output port <GTX2_RXDATA_OUT> of the instance <bi_firefly_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 587: Output port <GTX3_RXDATA_OUT> of the instance <bi_firefly_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 1003: Output port <out> of the instance <mycounter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 1012: Output port <out> of the instance <resetcounter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 1021: Output port <rx_prbs_mode> of the instance <gtx_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 1021: Output port <tx_prbs_mode> of the instance <gtx_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 1051: Output port <rx_prbs_mode> of the instance <gtx_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 1051: Output port <tx_prbs_mode> of the instance <gtx_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 1066: Output port <rx_prbs_mode> of the instance <gtx_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/Top.v" line 1066: Output port <tx_prbs_mode> of the instance <gtx_3> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <gtx0_txdata_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx1_txdata_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx2_txdata_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx3_txdata_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx0_gtxrxreset_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx0_gtxtxreset_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx1_gtxrxreset_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx1_gtxtxreset_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx2_gtxrxreset_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx2_gtxtxreset_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx3_gtxrxreset_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <gtx3_gtxtxreset_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <counter_boot_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <error_inject> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <reset_counter_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <gtx0_rxresetdone_r>.
    Found 1-bit register for signal <gtx0_rxresetdone_r2>.
    Found 1-bit register for signal <gtx0_txresetdone_r>.
    Found 1-bit register for signal <gtx0_txresetdone_r2>.
    Found 1-bit register for signal <gtx1_rxresetdone_r>.
    Found 1-bit register for signal <gtx1_rxresetdone_r2>.
    Found 1-bit register for signal <gtx1_txresetdone_r>.
    Found 1-bit register for signal <gtx1_txresetdone_r2>.
    Found 1-bit register for signal <gtx2_rxresetdone_r>.
    Found 1-bit register for signal <gtx2_rxresetdone_r2>.
    Found 1-bit register for signal <gtx2_txresetdone_r>.
    Found 1-bit register for signal <gtx2_txresetdone_r2>.
    Found 1-bit register for signal <gtx3_rxresetdone_r>.
    Found 1-bit register for signal <gtx3_rxresetdone_r2>.
    Found 1-bit register for signal <gtx3_txresetdone_r>.
    Found 1-bit register for signal <gtx3_txresetdone_r2>.
    Found 1-bit register for signal <gtx0_rxresetdone_r3>.
    Found 1-bit register for signal <gtx1_rxresetdone_i_r>.
    Found 1-bit register for signal <gtx1_rxresetdone_r3>.
    Found 1-bit register for signal <gtx2_rxresetdone_i_r>.
    Found 1-bit register for signal <gtx2_rxresetdone_r3>.
    Found 1-bit register for signal <gtx3_rxresetdone_i_r>.
    Found 1-bit register for signal <gtx3_rxresetdone_r3>.
    Found 1-bit register for signal <alldone_r>.
    Found 23-bit register for signal <counter>.
    Found 1-bit register for signal <blink>.
    Found 8-bit register for signal <led_fp>.
    Found 1-bit register for signal <gtx_0_checker_status>.
    Found 1-bit register for signal <gtx_1_checker_status>.
    Found 1-bit register for signal <gtx_2_checker_status>.
    Found 1-bit register for signal <gtx_3_checker_status>.
    Found 1-bit register for signal <gtx_0_error>.
    Found 1-bit register for signal <gtx_1_error>.
    Found 1-bit register for signal <gtx_2_error>.
    Found 1-bit register for signal <gtx_3_error>.
    Found 1-bit register for signal <gtx0_rxresetdone_i_r>.
    Found 23-bit adder for signal <counter[22]_GND_1_o_add_43_OUT> created at line 1108.
    Found 23-bit comparator lessequal for signal <n0065> created at line 1105
    Found 16-bit comparator greater for signal <n0081> created at line 1195
    Found 16-bit comparator greater for signal <n0087> created at line 1205
    Found 16-bit comparator greater for signal <n0093> created at line 1215
    Found 16-bit comparator greater for signal <n0099> created at line 1225
    Found 16-bit comparator lessequal for signal <n0104> created at line 1233
    Found 16-bit comparator lessequal for signal <n0107> created at line 1241
    Found 16-bit comparator lessequal for signal <n0110> created at line 1249
    Found 16-bit comparator lessequal for signal <n0113> created at line 1257
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Top> synthesized.

Synthesizing Unit <bi_firefly>.
    Related source file is "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly.v".
        WRAPPER_SIM_GTXRESET_SPEEDUP = 0
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly.v" line 315: Output port <TXPLLLKDET_OUT> of the instance <gtx0_bi_firefly_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly.v" line 383: Output port <TXPLLLKDET_OUT> of the instance <gtx1_bi_firefly_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly.v" line 451: Output port <TXPLLLKDET_OUT> of the instance <gtx2_bi_firefly_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly.v" line 519: Output port <TXPLLLKDET_OUT> of the instance <gtx3_bi_firefly_i> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bi_firefly> synthesized.

Synthesizing Unit <bi_firefly_gtx>.
    Related source file is "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/ipcore_dir/bi_firefly_gtx.v".
        GTX_SIM_GTXRESET_SPEEDUP = 0
        GTX_TX_CLK_SOURCE = "RXPLL"
        GTX_POWER_SAVE = 10'b0000110100
    Summary:
	no macro.
Unit <bi_firefly_gtx> synthesized.

Synthesizing Unit <counter>.
    Related source file is "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/counter.v".
    Found 32-bit register for signal <out>.
    Found 32-bit adder for signal <out[31]_GND_7_o_add_1_OUT> created at line 11.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <counter> synthesized.

Synthesizing Unit <prbs_fsm>.
    Related source file is "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/prbs_fsm.v".
        CLEAR_PRBS_2_HOLD_CYCLES = 512
    Found 5-bit register for signal <current_state>.
    Found 10-bit register for signal <clear2_cnt>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | pll_lock_reset_OR_5_o (positive)               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <clear2_cnt[9]_GND_8_o_add_3_OUT> created at line 63.
WARNING:Xst:737 - Found 1-bit latch for signal <temp_error>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <clear2_cnt[9]_PWR_8_o_LessThan_3_o> created at line 62
    Found 31-bit comparator greater for signal <n0010> created at line 130
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <prbs_fsm> synthesized.

Synthesizing Unit <hold_high_once>.
    Related source file is "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/prbs_fsm.v".
    Found 1-bit register for signal <out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <hold_high_once> synthesized.

Synthesizing Unit <DRP>.
    Related source file is "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/DRP.v".
    Found 10-bit register for signal <drp_addr>.
    Found 16-bit register for signal <data_out>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <drp_en>.
    Found 1-bit register for signal <drp_we>.
    Found 1-bit register for signal <data_valid>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <DRP> synthesized.

Synthesizing Unit <one_shot>.
    Related source file is "/home/cscdev/Desktop/PRBS_LED_OTMB2019-d6e202dda7b00d98873a915de42f4d1afa212c67/one_shot.v".
    Found 1-bit register for signal <in_dly>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <one_shot> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 4
 23-bit adder                                          : 1
 32-bit adder                                          : 4
# Registers                                            : 68
 1-bit register                                        : 50
 10-bit register                                       : 8
 16-bit register                                       : 4
 23-bit register                                       : 1
 32-bit register                                       : 4
 8-bit register                                        : 1
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 17
 10-bit comparator greater                             : 4
 16-bit comparator greater                             : 4
 16-bit comparator lessequal                           : 4
 23-bit comparator lessequal                           : 1
 31-bit comparator greater                             : 4
# Multiplexers                                         : 5
 10-bit 2-to-1 multiplexer                             : 4
 23-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <drp_addr<9:8>> (without init value) have a constant value of 0 in block <DRP>.

Synthesizing (advanced) Unit <Top>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Top> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <out>: 1 register on signal <out>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <prbs_fsm>.
The following registers are absorbed into counter <clear2_cnt>: 1 register on signal <clear2_cnt>.
Unit <prbs_fsm> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 9
 10-bit up counter                                     : 4
 23-bit up counter                                     : 1
 32-bit up counter                                     : 4
# Registers                                            : 154
 Flip-Flops                                            : 154
# Comparators                                          : 17
 10-bit comparator greater                             : 4
 16-bit comparator greater                             : 4
 16-bit comparator lessequal                           : 4
 23-bit comparator lessequal                           : 1
 31-bit comparator greater                             : 4
# FSMs                                                 : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DRP_read_0/FSM_1> on signal <state[1:2]> with user encoding.
Optimizing FSM <DRP_read_1/FSM_1> on signal <state[1:2]> with user encoding.
Optimizing FSM <DRP_read_2/FSM_1> on signal <state[1:2]> with user encoding.
Optimizing FSM <DRP_read_3/FSM_1> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <gtx_0/FSM_0> on signal <current_state[1:9]> with one-hot encoding.
Optimizing FSM <gtx_1/FSM_0> on signal <current_state[1:9]> with one-hot encoding.
Optimizing FSM <gtx_2/FSM_0> on signal <current_state[1:9]> with one-hot encoding.
Optimizing FSM <gtx_3/FSM_0> on signal <current_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 00000 | 000000001
 00001 | 000000010
 00010 | 000000100
 00011 | 000001000
 00100 | 000010000
 00101 | 000100000
 01000 | 001000000
 00110 | 010000000
 00111 | 100000000
--------------------
WARNING:Xst:2677 - Node <mycounter/out_31> of sequential type is unconnected in block <prbs_fsm>.

Optimizing unit <Top> ...

Optimizing unit <DRP> ...

Optimizing unit <prbs_fsm> ...
WARNING:Xst:1710 - FF/Latch <DRP_read_0/drp_addr_0> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_0/drp_addr_2> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_0/drp_addr_3> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_0/drp_addr_4> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_0/drp_addr_5> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_0/drp_addr_6> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_1/drp_addr_0> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_1/drp_addr_2> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_1/drp_addr_3> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_1/drp_addr_4> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_1/drp_addr_5> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_1/drp_addr_6> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_2/drp_addr_0> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_2/drp_addr_2> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_2/drp_addr_3> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_2/drp_addr_4> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_2/drp_addr_5> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_2/drp_addr_6> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_3/drp_addr_0> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_3/drp_addr_2> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_3/drp_addr_3> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_3/drp_addr_4> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_3/drp_addr_5> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_read_3/drp_addr_6> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <DRP_read_3/drp_addr_7> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <DRP_read_3/drp_addr_1> 
INFO:Xst:2261 - The FF/Latch <DRP_read_1/drp_addr_7> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <DRP_read_1/drp_addr_1> 
INFO:Xst:2261 - The FF/Latch <DRP_read_2/drp_addr_7> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <DRP_read_2/drp_addr_1> 
INFO:Xst:2261 - The FF/Latch <DRP_read_0/drp_addr_7> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <DRP_read_0/drp_addr_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block Top, actual ratio is 0.
FlipFlop v_led_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop v_led_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop v_led_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop v_led_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop v_led_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop v_led_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 363
 Flip-Flops                                            : 363

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 760
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 120
#      LUT2                        : 41
#      LUT3                        : 56
#      LUT4                        : 72
#      LUT5                        : 32
#      LUT6                        : 30
#      MUXCY                       : 204
#      VCC                         : 1
#      XORCY                       : 187
# FlipFlops/Latches                : 367
#      FD                          : 20
#      FDC                         : 110
#      FDCE                        : 104
#      FDP                         : 4
#      FDR                         : 125
#      LD                          : 4
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 31
#      IBUF                        : 12
#      IBUFDS_GTXE1                : 1
#      IBUFG                       : 1
#      OBUF                        : 17
# GigabitIOs                       : 4
#      GTXE1                       : 4
# Others                           : 3
#      ICON_2p                     : 1
#      ILA_error                   : 1
#      VIO_fp                      : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:             361  out of  301440     0%  
 Number of Slice LUTs:                  367  out of  150720     0%  
    Number used as Logic:               367  out of  150720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    431
   Number with an unused Flip Flop:      70  out of    431    16%  
   Number with an unused LUT:            64  out of    431    14%  
   Number of fully used LUT-FF pairs:   297  out of    431    68%  
   Number of unique control sets:        43

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  30  out of    600     5%  
    IOB Flip Flops/Latches:               6

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                6  out of     32    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------+--------------------------+-------+
Clock Signal                                                                                           | Clock buffer(FF name)    | Load  |
-------------------------------------------------------------------------------------------------------+--------------------------+-------+
tmb_clock0                                                                                             | IBUFG+BUFG               | 109   |
DRP_read_0/data_valid                                                                                  | NONE(gtx_0_error)        | 2     |
DRP_read_1/data_valid                                                                                  | NONE(gtx_1_error)        | 2     |
DRP_read_2/data_valid                                                                                  | NONE(gtx_2_error)        | 2     |
DRP_read_3/data_valid                                                                                  | NONE(gtx_3_error)        | 2     |
gtx0_txoutclk_i                                                                                        | BUFG                     | 75    |
gtx1_txoutclk_i                                                                                        | BUFG                     | 57    |
gtx2_txoutclk_i                                                                                        | BUFG                     | 57    |
gtx3_txoutclk_i                                                                                        | BUFG                     | 57    |
gtx_3/current_state[4]_GND_9_o_Select_40_o(gtx_3/current_state_current_state[4]_GND_9_o_Select_40_o1:O)| NONE(*)(gtx_3/temp_error)| 1     |
gtx_2/current_state[4]_GND_9_o_Select_40_o(gtx_2/current_state_current_state[4]_GND_9_o_Select_40_o1:O)| NONE(*)(gtx_2/temp_error)| 1     |
gtx_1/current_state[4]_GND_9_o_Select_40_o(gtx_1/current_state_current_state[4]_GND_9_o_Select_40_o1:O)| NONE(*)(gtx_1/temp_error)| 1     |
gtx_0/current_state[4]_GND_9_o_Select_40_o(gtx_0/current_state_current_state[4]_GND_9_o_Select_40_o1:O)| NONE(*)(gtx_0/temp_error)| 1     |
-------------------------------------------------------------------------------------------------------+--------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.187ns (Maximum Frequency: 313.824MHz)
   Minimum input arrival time before clock: 1.603ns
   Maximum output required time after clock: 1.858ns
   Maximum combinational path delay: 0.984ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'gtx0_txoutclk_i'
  Clock period: 2.376ns (frequency: 420.875MHz)
  Total number of paths / destination ports: 768 / 99
-------------------------------------------------------------------------
Delay:               2.376ns (Levels of Logic = 7)
  Source:            gtx_0/mycounter/out_10 (FF)
  Destination:       gtx_0/current_state_FSM_FFd3 (FF)
  Source Clock:      gtx0_txoutclk_i rising
  Destination Clock: gtx0_txoutclk_i rising

  Data Path: gtx_0/mycounter/out_10 to gtx_0/current_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.375   0.789  gtx_0/mycounter/out_10 (gtx_0/mycounter/out_10)
     LUT5:I0->O            1   0.068   0.000  gtx_0/Mcompar_n0010_lut<0> (gtx_0/Mcompar_n0010_lut<0>)
     MUXCY:S->O            1   0.290   0.000  gtx_0/Mcompar_n0010_cy<0> (gtx_0/Mcompar_n0010_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  gtx_0/Mcompar_n0010_cy<1> (gtx_0/Mcompar_n0010_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  gtx_0/Mcompar_n0010_cy<2> (gtx_0/Mcompar_n0010_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  gtx_0/Mcompar_n0010_cy<3> (gtx_0/Mcompar_n0010_cy<3>)
     MUXCY:CI->O           2   0.220   0.497  gtx_0/Mcompar_n0010_cy<4> (gtx_0/Mcompar_n0010_cy<4>)
     LUT4:I2->O            1   0.068   0.000  gtx_0/current_state_FSM_FFd3-In1 (gtx_0/current_state_FSM_FFd3-In)
     FDC:D                     0.011          gtx_0/current_state_FSM_FFd3
    ----------------------------------------
    Total                      2.376ns (1.090ns logic, 1.286ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'gtx1_txoutclk_i'
  Clock period: 2.376ns (frequency: 420.875MHz)
  Total number of paths / destination ports: 765 / 97
-------------------------------------------------------------------------
Delay:               2.376ns (Levels of Logic = 7)
  Source:            gtx_1/mycounter/out_10 (FF)
  Destination:       gtx_1/current_state_FSM_FFd3 (FF)
  Source Clock:      gtx1_txoutclk_i rising
  Destination Clock: gtx1_txoutclk_i rising

  Data Path: gtx_1/mycounter/out_10 to gtx_1/current_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.375   0.789  gtx_1/mycounter/out_10 (gtx_1/mycounter/out_10)
     LUT5:I0->O            1   0.068   0.000  gtx_1/Mcompar_n0010_lut<0> (gtx_1/Mcompar_n0010_lut<0>)
     MUXCY:S->O            1   0.290   0.000  gtx_1/Mcompar_n0010_cy<0> (gtx_1/Mcompar_n0010_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  gtx_1/Mcompar_n0010_cy<1> (gtx_1/Mcompar_n0010_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  gtx_1/Mcompar_n0010_cy<2> (gtx_1/Mcompar_n0010_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  gtx_1/Mcompar_n0010_cy<3> (gtx_1/Mcompar_n0010_cy<3>)
     MUXCY:CI->O           2   0.220   0.497  gtx_1/Mcompar_n0010_cy<4> (gtx_1/Mcompar_n0010_cy<4>)
     LUT4:I2->O            1   0.068   0.000  gtx_1/current_state_FSM_FFd3-In1 (gtx_1/current_state_FSM_FFd3-In)
     FDC:D                     0.011          gtx_1/current_state_FSM_FFd3
    ----------------------------------------
    Total                      2.376ns (1.090ns logic, 1.286ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'gtx2_txoutclk_i'
  Clock period: 2.376ns (frequency: 420.875MHz)
  Total number of paths / destination ports: 765 / 97
-------------------------------------------------------------------------
Delay:               2.376ns (Levels of Logic = 7)
  Source:            gtx_2/mycounter/out_10 (FF)
  Destination:       gtx_2/current_state_FSM_FFd3 (FF)
  Source Clock:      gtx2_txoutclk_i rising
  Destination Clock: gtx2_txoutclk_i rising

  Data Path: gtx_2/mycounter/out_10 to gtx_2/current_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.375   0.789  gtx_2/mycounter/out_10 (gtx_2/mycounter/out_10)
     LUT5:I0->O            1   0.068   0.000  gtx_2/Mcompar_n0010_lut<0> (gtx_2/Mcompar_n0010_lut<0>)
     MUXCY:S->O            1   0.290   0.000  gtx_2/Mcompar_n0010_cy<0> (gtx_2/Mcompar_n0010_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  gtx_2/Mcompar_n0010_cy<1> (gtx_2/Mcompar_n0010_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  gtx_2/Mcompar_n0010_cy<2> (gtx_2/Mcompar_n0010_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  gtx_2/Mcompar_n0010_cy<3> (gtx_2/Mcompar_n0010_cy<3>)
     MUXCY:CI->O           2   0.220   0.497  gtx_2/Mcompar_n0010_cy<4> (gtx_2/Mcompar_n0010_cy<4>)
     LUT4:I2->O            1   0.068   0.000  gtx_2/current_state_FSM_FFd3-In1 (gtx_2/current_state_FSM_FFd3-In)
     FDC:D                     0.011          gtx_2/current_state_FSM_FFd3
    ----------------------------------------
    Total                      2.376ns (1.090ns logic, 1.286ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'gtx3_txoutclk_i'
  Clock period: 2.376ns (frequency: 420.875MHz)
  Total number of paths / destination ports: 765 / 97
-------------------------------------------------------------------------
Delay:               2.376ns (Levels of Logic = 7)
  Source:            gtx_3/mycounter/out_10 (FF)
  Destination:       gtx_3/current_state_FSM_FFd3 (FF)
  Source Clock:      gtx3_txoutclk_i rising
  Destination Clock: gtx3_txoutclk_i rising

  Data Path: gtx_3/mycounter/out_10 to gtx_3/current_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.375   0.789  gtx_3/mycounter/out_10 (gtx_3/mycounter/out_10)
     LUT5:I0->O            1   0.068   0.000  gtx_3/Mcompar_n0010_lut<0> (gtx_3/Mcompar_n0010_lut<0>)
     MUXCY:S->O            1   0.290   0.000  gtx_3/Mcompar_n0010_cy<0> (gtx_3/Mcompar_n0010_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  gtx_3/Mcompar_n0010_cy<1> (gtx_3/Mcompar_n0010_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  gtx_3/Mcompar_n0010_cy<2> (gtx_3/Mcompar_n0010_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  gtx_3/Mcompar_n0010_cy<3> (gtx_3/Mcompar_n0010_cy<3>)
     MUXCY:CI->O           2   0.220   0.497  gtx_3/Mcompar_n0010_cy<4> (gtx_3/Mcompar_n0010_cy<4>)
     LUT4:I2->O            1   0.068   0.000  gtx_3/current_state_FSM_FFd3-In1 (gtx_3/current_state_FSM_FFd3-In)
     FDC:D                     0.011          gtx_3/current_state_FSM_FFd3
    ----------------------------------------
    Total                      2.376ns (1.090ns logic, 1.286ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tmb_clock0'
  Clock period: 3.187ns (frequency: 313.824MHz)
  Total number of paths / destination ports: 13038 / 108
-------------------------------------------------------------------------
Delay:               3.187ns (Levels of Logic = 30)
  Source:            counter_1 (FF)
  Destination:       counter_22 (FF)
  Source Clock:      tmb_clock0 rising
  Destination Clock: tmb_clock0 rising

  Data Path: counter_1 to counter_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.375   0.795  counter_1 (counter_1)
     LUT5:I0->O            1   0.068   0.000  Mcompar_PWR_1_o_counter[22]_LessThan_43_o_lut<0> (Mcompar_PWR_1_o_counter[22]_LessThan_43_o_lut<0>)
     MUXCY:S->O            1   0.290   0.000  Mcompar_PWR_1_o_counter[22]_LessThan_43_o_cy<0> (Mcompar_PWR_1_o_counter[22]_LessThan_43_o_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  Mcompar_PWR_1_o_counter[22]_LessThan_43_o_cy<1> (Mcompar_PWR_1_o_counter[22]_LessThan_43_o_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  Mcompar_PWR_1_o_counter[22]_LessThan_43_o_cy<2> (Mcompar_PWR_1_o_counter[22]_LessThan_43_o_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  Mcompar_PWR_1_o_counter[22]_LessThan_43_o_cy<3> (Mcompar_PWR_1_o_counter[22]_LessThan_43_o_cy<3>)
     MUXCY:CI->O          24   0.020   0.563  Mcompar_PWR_1_o_counter[22]_LessThan_43_o_cy<4> (PWR_1_o_counter[22]_LessThan_43_o)
     LUT2:I1->O            1   0.068   0.000  Mcount_counter_lut<0> (Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.290   0.000  Mcount_counter_cy<0> (Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.020   0.000  Mcount_counter_cy<1> (Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.020   0.000  Mcount_counter_cy<2> (Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.020   0.000  Mcount_counter_cy<3> (Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.020   0.000  Mcount_counter_cy<4> (Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.020   0.000  Mcount_counter_cy<5> (Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.020   0.000  Mcount_counter_cy<6> (Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.020   0.000  Mcount_counter_cy<7> (Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.020   0.000  Mcount_counter_cy<8> (Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.020   0.000  Mcount_counter_cy<9> (Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<10> (Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<11> (Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<12> (Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<13> (Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<14> (Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<15> (Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<16> (Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<17> (Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<18> (Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<19> (Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_counter_cy<20> (Mcount_counter_cy<20>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_counter_cy<21> (Mcount_counter_cy<21>)
     XORCY:CI->O           1   0.239   0.000  Mcount_counter_xor<22> (Mcount_counter22)
     FDC:D                     0.011          counter_22
    ----------------------------------------
    Total                      3.187ns (1.829ns logic, 1.358ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gtx0_txoutclk_i'
  Total number of paths / destination ports: 81 / 43
-------------------------------------------------------------------------
Offset:              1.603ns (Levels of Logic = 2)
  Source:            reset_btn (PAD)
  Destination:       v_led_0 (FF)
  Destination Clock: gtx0_txoutclk_i rising

  Data Path: reset_btn to v_led_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.003   0.544  reset_btn_IBUF (reset_btn_IBUF)
     LUT2:I0->O           42   0.068   0.554  reset1 (reset)
     FDC:CLR                   0.434          v_led_0
    ----------------------------------------
    Total                      1.603ns (0.505ns logic, 1.098ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tmb_clock0'
  Total number of paths / destination ports: 48 / 24
-------------------------------------------------------------------------
Offset:              1.603ns (Levels of Logic = 2)
  Source:            reset_btn (PAD)
  Destination:       counter_0 (FF)
  Destination Clock: tmb_clock0 rising

  Data Path: reset_btn to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.003   0.544  reset_btn_IBUF (reset_btn_IBUF)
     LUT2:I0->O           42   0.068   0.554  reset1 (reset)
     FDC:CLR                   0.434          counter_0
    ----------------------------------------
    Total                      1.603ns (0.505ns logic, 1.098ns route)
                                       (31.5% logic, 68.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gtx3_txoutclk_i'
  Total number of paths / destination ports: 40 / 20
-------------------------------------------------------------------------
Offset:              1.567ns (Levels of Logic = 2)
  Source:            reset_btn (PAD)
  Destination:       gtx_3/current_state_FSM_FFd5 (FF)
  Destination Clock: gtx3_txoutclk_i rising

  Data Path: reset_btn to gtx_3/current_state_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.003   0.544  reset_btn_IBUF (reset_btn_IBUF)
     LUT3:I1->O           19   0.068   0.518  gtx_3/pll_lock_reset_OR_5_o1 (gtx_3/pll_lock_reset_OR_5_o)
     FDCE:CLR                  0.434          gtx_3/clear2_cnt_0
    ----------------------------------------
    Total                      1.567ns (0.505ns logic, 1.062ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gtx2_txoutclk_i'
  Total number of paths / destination ports: 40 / 20
-------------------------------------------------------------------------
Offset:              1.567ns (Levels of Logic = 2)
  Source:            reset_btn (PAD)
  Destination:       gtx_2/current_state_FSM_FFd5 (FF)
  Destination Clock: gtx2_txoutclk_i rising

  Data Path: reset_btn to gtx_2/current_state_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.003   0.544  reset_btn_IBUF (reset_btn_IBUF)
     LUT3:I1->O           19   0.068   0.518  gtx_2/pll_lock_reset_OR_5_o1 (gtx_2/pll_lock_reset_OR_5_o)
     FDCE:CLR                  0.434          gtx_2/clear2_cnt_0
    ----------------------------------------
    Total                      1.567ns (0.505ns logic, 1.062ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gtx1_txoutclk_i'
  Total number of paths / destination ports: 40 / 20
-------------------------------------------------------------------------
Offset:              1.567ns (Levels of Logic = 2)
  Source:            reset_btn (PAD)
  Destination:       gtx_1/current_state_FSM_FFd5 (FF)
  Destination Clock: gtx1_txoutclk_i rising

  Data Path: reset_btn to gtx_1/current_state_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.003   0.544  reset_btn_IBUF (reset_btn_IBUF)
     LUT3:I1->O           19   0.068   0.518  gtx_1/pll_lock_reset_OR_5_o1 (gtx_1/pll_lock_reset_OR_5_o)
     FDCE:CLR                  0.434          gtx_1/clear2_cnt_0
    ----------------------------------------
    Total                      1.567ns (0.505ns logic, 1.062ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gtx0_txoutclk_i'
  Total number of paths / destination ports: 20 / 19
-------------------------------------------------------------------------
Offset:              1.443ns (Levels of Logic = 1)
  Source:            gtx_0/current_state_FSM_FFd1 (FF)
  Destination:       ILA_error:TRIG0<0> (PAD)
  Source Clock:      gtx0_txoutclk_i rising

  Data Path: gtx_0/current_state_FSM_FFd1 to ILA_error:TRIG0<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.375   0.595  gtx_0/current_state_FSM_FFd1 (gtx_0/current_state_FSM_FFd1)
     LUT3:I0->O            2   0.068   0.405  gtx_0/current_state_prbscntreset1 (prbscntreset<0>)
    ILA_error:TRIG0<0>         0.000          ILA_error
    ----------------------------------------
    Total                      1.443ns (0.443ns logic, 1.000ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gtx1_txoutclk_i'
  Total number of paths / destination ports: 16 / 5
-------------------------------------------------------------------------
Offset:              1.858ns (Levels of Logic = 2)
  Source:            gtx_1/current_state_FSM_FFd5 (FF)
  Destination:       ILA_error:TRIG0<4> (PAD)
  Source Clock:      gtx1_txoutclk_i rising

  Data Path: gtx_1/current_state_FSM_FFd5 to ILA_error:TRIG0<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.375   0.511  gtx_1/current_state_FSM_FFd5 (gtx_1/current_state_FSM_FFd5)
     LUT2:I0->O            1   0.068   0.417  gtx_1/current_state_tx_prbs_mode<0>_SW0 (N4)
     LUT6:I5->O            4   0.068   0.419  gtx_1/current_state_tx_prbs_mode<0> (tx_prbs_mode<0>)
    ILA_error:TRIG0<4>         0.000          ILA_error
    ----------------------------------------
    Total                      1.858ns (0.511ns logic, 1.347ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gtx2_txoutclk_i'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.437ns (Levels of Logic = 1)
  Source:            gtx_2/current_state_FSM_FFd1 (FF)
  Destination:       ILA_error:TRIG0<2> (PAD)
  Source Clock:      gtx2_txoutclk_i rising

  Data Path: gtx_2/current_state_FSM_FFd1 to ILA_error:TRIG0<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.375   0.595  gtx_2/current_state_FSM_FFd1 (gtx_2/current_state_FSM_FFd1)
     LUT3:I0->O            1   0.068   0.399  gtx_2/current_state_prbscntreset1 (prbscntreset<2>)
    ILA_error:TRIG0<2>         0.000          ILA_error
    ----------------------------------------
    Total                      1.437ns (0.443ns logic, 0.994ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               0.984ns (Levels of Logic = 1)
  Source:            VIO_fp:ASYNC_OUT<6> (PAD)
  Destination:       ILA_error:TRIG0<0> (PAD)

  Data Path: VIO_fp:ASYNC_OUT<6> to ILA_error:TRIG0<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    VIO_fp:ASYNC_OUT<6>    4   0.000   0.511  VIO_fp (v_button<6>)
     LUT3:I1->O            2   0.068   0.405  gtx_0/current_state_prbscntreset1 (prbscntreset<0>)
    ILA_error:TRIG0<0>         0.000          ILA_error
    ----------------------------------------
    Total                      0.984ns (0.068ns logic, 0.916ns route)
                                       (6.9% logic, 93.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DRP_read_0/data_valid
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
tmb_clock0     |    2.915|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DRP_read_1/data_valid
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
tmb_clock0     |    2.915|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DRP_read_2/data_valid
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
tmb_clock0     |    2.915|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DRP_read_3/data_valid
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
tmb_clock0     |    2.915|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gtx0_txoutclk_i
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
DRP_read_0/data_valid                     |    1.894|         |         |         |
DRP_read_1/data_valid                     |    1.127|         |         |         |
DRP_read_2/data_valid                     |    1.037|         |         |         |
DRP_read_3/data_valid                     |    0.963|         |         |         |
gtx0_txoutclk_i                           |    2.376|         |         |         |
gtx1_txoutclk_i                           |    0.951|         |         |         |
gtx2_txoutclk_i                           |    1.041|         |         |         |
gtx3_txoutclk_i                           |    1.098|         |         |         |
gtx_0/current_state[4]_GND_9_o_Select_40_o|         |    0.883|         |         |
tmb_clock0                                |    0.791|         |         |         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock gtx1_txoutclk_i
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
DRP_read_1/data_valid                     |    1.894|         |         |         |
gtx1_txoutclk_i                           |    2.376|         |         |         |
gtx_1/current_state[4]_GND_9_o_Select_40_o|         |    0.883|         |         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock gtx2_txoutclk_i
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
DRP_read_2/data_valid                     |    1.894|         |         |         |
gtx2_txoutclk_i                           |    2.376|         |         |         |
gtx_2/current_state[4]_GND_9_o_Select_40_o|         |    0.883|         |         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock gtx3_txoutclk_i
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
DRP_read_3/data_valid                     |    1.894|         |         |         |
gtx3_txoutclk_i                           |    2.376|         |         |         |
gtx_3/current_state[4]_GND_9_o_Select_40_o|         |    0.883|         |         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock gtx_0/current_state[4]_GND_9_o_Select_40_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gtx0_txoutclk_i|         |         |    0.807|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gtx_1/current_state[4]_GND_9_o_Select_40_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gtx1_txoutclk_i|         |         |    0.820|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gtx_2/current_state[4]_GND_9_o_Select_40_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gtx2_txoutclk_i|         |         |    0.807|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gtx_3/current_state[4]_GND_9_o_Select_40_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gtx3_txoutclk_i|         |         |    0.807|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tmb_clock0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gtx0_txoutclk_i|    2.204|         |         |         |
gtx1_txoutclk_i|    2.278|         |         |         |
gtx2_txoutclk_i|    2.368|         |         |         |
gtx3_txoutclk_i|    2.081|         |         |         |
tmb_clock0     |    3.187|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.87 secs
 
--> 


Total memory usage is 511484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  101 (   0 filtered)
Number of infos    :   21 (   0 filtered)

