Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Wed Nov 22 12:25:45 2023
| Host              : DESKTOP-21L0LE9 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file wrap_timing_summary_routed.rpt -pb wrap_timing_summary_routed.pb -rpx wrap_timing_summary_routed.rpx -warn_on_violation
| Design            : wrap
| Device            : xcau25p-sfvb784
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  70          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (67)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (67)
--------------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.008        0.000                      0                 9969        0.043        0.000                      0                 9969        1.381        0.000                       0                  4700  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.923}        3.846           260.010         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.008        0.000                      0                 9969        0.043        0.000                      0                 9969        1.381        0.000                       0                  4700  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            iRAM1/mem_reg[69][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.846ns  (clk rise@3.846ns - clk rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 1.054ns (27.907%)  route 2.723ns (72.093%))
  Logic Levels:           12  (CARRY8=2 LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 5.681 - 3.846 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.347ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.316ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.222    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.250 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.251     2.502    ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X39Y204        FDRE                                         r  ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y204        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.582 r  ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.157     2.739    ibutterfly2/ibarrett/t4[7]
    SLICE_X39Y205        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.889 r  ibutterfly2/ibarrett/r_w_carry_i_1__0/O
                         net (fo=1, routed)           0.010     2.899    ibutterfly2/ibarrett/r_w_carry_i_1__0_n_0
    SLICE_X39Y205        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.014 r  ibutterfly2/ibarrett/r_w_carry/CO[7]
                         net (fo=1, routed)           0.026     3.040    ibutterfly2/ibarrett/r_w_carry_n_0
    SLICE_X39Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.096 r  ibutterfly2/ibarrett/r_w_carry__0/O[0]
                         net (fo=4, routed)           0.153     3.249    icontrol/ba[8]
    SLICE_X41Y206        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.398 f  icontrol/SUB_TEMP_2_carry__0_i_33/O
                         net (fo=5, routed)           0.312     3.711    iRAM1/mem[132][12]_i_10_0
    SLICE_X43Y207        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.761 f  iRAM1/mem[132][13]_i_18/O
                         net (fo=4, routed)           0.273     4.033    iRAM1/mem[132][13]_i_18_n_0
    SLICE_X41Y207        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.068 r  iRAM1/mem[132][12]_i_14/O
                         net (fo=3, routed)           0.100     4.168    iRAM1/mem[132][12]_i_14_n_0
    SLICE_X41Y208        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.291 r  iRAM1/mem[132][15]_i_25/O
                         net (fo=1, routed)           0.140     4.431    iRAM1/mem[132][15]_i_25_n_0
    SLICE_X41Y209        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.466 r  iRAM1/mem[132][15]_i_21/O
                         net (fo=6, routed)           0.196     4.662    iRAM1/mem[132][15]_i_21_n_0
    SLICE_X42Y206        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     4.699 f  iRAM1/mem[132][12]_i_7/O
                         net (fo=50, routed)          0.403     5.103    iRAM1/DA2out_reg[13]_0
    SLICE_X37Y212        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     5.155 r  iRAM1/mem[132][12]_i_9/O
                         net (fo=4, routed)           0.380     5.535    iRAM1/mem[132][12]_i_9_n_0
    SLICE_X33Y223        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.585 r  iRAM1/mem[126][12]_i_4/O
                         net (fo=64, routed)          0.499     6.085    icontrol/mem_reg[86][12]
    SLICE_X29Y233        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     6.207 r  icontrol/mem[69][12]_i_1/O
                         net (fo=1, routed)           0.072     6.279    iRAM1/mem_reg[69][15]_3[12]
    SLICE_X29Y233        FDRE                                         r  iRAM1/mem_reg[69][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.846     3.846 r  
    D11                                               0.000     3.846 r  clk (IN)
                         net (fo=0)                   0.000     3.846    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.511     4.357 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.357    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.357 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.526    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.550 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.131     5.681    iRAM1/clk_IBUF_BUFG
    SLICE_X29Y233        FDRE                                         r  iRAM1/mem_reg[69][12]/C
                         clock pessimism              0.616     6.297    
                         clock uncertainty           -0.035     6.262    
    SLICE_X29Y233        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.287    iRAM1/mem_reg[69][12]
  -------------------------------------------------------------------
                         required time                          6.287    
                         arrival time                          -6.279    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 ibutterfly1/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            iRAM1/mem_reg[217][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.846ns  (clk rise@3.846ns - clk rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 1.402ns (36.700%)  route 2.418ns (63.300%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.826ns = ( 5.672 - 3.846 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.201ns (routing 0.347ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.316ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.222    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.250 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.201     2.452    ibutterfly1/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y208        FDRE                                         r  ibutterfly1/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y208        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.531 r  ibutterfly1/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.090     2.621    ibutterfly1/ibarrett/t4[1]
    SLICE_X48Y209        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     2.719 r  ibutterfly1/ibarrett/r_w_carry_i_7/O
                         net (fo=1, routed)           0.009     2.728    ibutterfly1/ibarrett/r_w_carry_i_7_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     2.961 r  ibutterfly1/ibarrett/r_w_carry/O[5]
                         net (fo=9, routed)           0.259     3.220    icontrol/ba_1[5]
    SLICE_X45Y208        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     3.255 f  icontrol/mem[132][7]_i_15/O
                         net (fo=3, routed)           0.120     3.375    iRAM1/SUB_TEMP_2_carry__0_i_37__0_0
    SLICE_X45Y208        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.525 f  iRAM1/SUB_TEMP_2_carry_i_17__0/O
                         net (fo=3, routed)           0.441     3.966    iRAM1/SUB_TEMP_2_carry_i_17__0_n_0
    SLICE_X42Y213        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.090     4.056 r  iRAM1/SUB_TEMP_2_carry__0_i_37__0/O
                         net (fo=1, routed)           0.042     4.098    iRAM1/SUB_TEMP_2_carry__0_i_37__0_n_0
    SLICE_X42Y213        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     4.135 r  iRAM1/SUB_TEMP_2_carry__0_i_22__0/O
                         net (fo=1, routed)           0.086     4.221    iRAM1/SUB_TEMP_2_carry__0_i_22__0_n_0
    SLICE_X42Y213        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     4.272 r  iRAM1/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=9, routed)           0.100     4.372    iRAM1/DI[1]
    SLICE_X42Y211        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     4.410 r  iRAM1/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.423    ibutterfly1/iBKmodSUB/S[0]
    SLICE_X42Y211        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.615 r  ibutterfly1/iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     4.641    ibutterfly1/iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X42Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.708 r  ibutterfly1/iBKmodSUB/SUB_TEMP_2_carry__0/O[2]
                         net (fo=2, routed)           0.519     5.227    icontrol/sub_0[10]
    SLICE_X52Y212        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.038     5.265 r  icontrol/mem[126][10]_i_4/O
                         net (fo=4, routed)           0.103     5.368    icontrol/mem[126][10]_i_4_n_0
    SLICE_X52Y211        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     5.406 r  icontrol/mem[201][10]_i_2/O
                         net (fo=64, routed)          0.501     5.907    iAddress_Gen1/mem_reg[201][10]
    SLICE_X60Y218        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     6.030 r  iAddress_Gen1/mem[217][10]_i_2/O
                         net (fo=1, routed)           0.094     6.124    iAddress_Gen1/mem[217][10]_i_2_n_0
    SLICE_X60Y218        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     6.257 r  iAddress_Gen1/mem[217][10]_i_1/O
                         net (fo=1, routed)           0.015     6.272    iRAM1/mem_reg[217][15]_3[10]
    SLICE_X60Y218        FDRE                                         r  iRAM1/mem_reg[217][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.846     3.846 r  
    D11                                               0.000     3.846 r  clk (IN)
                         net (fo=0)                   0.000     3.846    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.511     4.357 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.357    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.357 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.526    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.550 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.122     5.672    iRAM1/clk_IBUF_BUFG
    SLICE_X60Y218        FDRE                                         r  iRAM1/mem_reg[217][10]/C
                         clock pessimism              0.619     6.291    
                         clock uncertainty           -0.035     6.255    
    SLICE_X60Y218        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.280    iRAM1/mem_reg[217][10]
  -------------------------------------------------------------------
                         required time                          6.280    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            iRAM1/mem_reg[193][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.846ns  (clk rise@3.846ns - clk rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 1.065ns (29.364%)  route 2.562ns (70.636%))
  Logic Levels:           12  (CARRY8=2 LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 5.573 - 3.846 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.347ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.316ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.222    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.250 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.251     2.502    ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X39Y204        FDRE                                         r  ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y204        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.582 r  ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.157     2.739    ibutterfly2/ibarrett/t4[7]
    SLICE_X39Y205        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.889 r  ibutterfly2/ibarrett/r_w_carry_i_1__0/O
                         net (fo=1, routed)           0.010     2.899    ibutterfly2/ibarrett/r_w_carry_i_1__0_n_0
    SLICE_X39Y205        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.014 r  ibutterfly2/ibarrett/r_w_carry/CO[7]
                         net (fo=1, routed)           0.026     3.040    ibutterfly2/ibarrett/r_w_carry_n_0
    SLICE_X39Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.096 r  ibutterfly2/ibarrett/r_w_carry__0/O[0]
                         net (fo=4, routed)           0.153     3.249    icontrol/ba[8]
    SLICE_X41Y206        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.398 f  icontrol/SUB_TEMP_2_carry__0_i_33/O
                         net (fo=5, routed)           0.312     3.711    iRAM1/mem[132][12]_i_10_0
    SLICE_X43Y207        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.761 f  iRAM1/mem[132][13]_i_18/O
                         net (fo=4, routed)           0.273     4.033    iRAM1/mem[132][13]_i_18_n_0
    SLICE_X41Y207        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.068 r  iRAM1/mem[132][12]_i_14/O
                         net (fo=3, routed)           0.100     4.168    iRAM1/mem[132][12]_i_14_n_0
    SLICE_X41Y208        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.291 r  iRAM1/mem[132][15]_i_25/O
                         net (fo=1, routed)           0.140     4.431    iRAM1/mem[132][15]_i_25_n_0
    SLICE_X41Y209        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.466 r  iRAM1/mem[132][15]_i_21/O
                         net (fo=6, routed)           0.196     4.662    iRAM1/mem[132][15]_i_21_n_0
    SLICE_X42Y206        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     4.699 r  iRAM1/mem[132][12]_i_7/O
                         net (fo=50, routed)          0.429     5.129    iRAM1/DA2out_reg[13]_0
    SLICE_X45Y203        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     5.164 f  iRAM1/mem[132][0]_i_7/O
                         net (fo=4, routed)           0.353     5.516    icontrol/mem_reg[191][0]_0
    SLICE_X49Y191        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     5.569 r  icontrol/mem[197][0]_i_4/O
                         net (fo=64, routed)          0.366     5.936    icontrol/mem[197][0]_i_4_n_0
    SLICE_X48Y179        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     6.083 r  icontrol/mem[193][0]_i_1/O
                         net (fo=1, routed)           0.046     6.129    iRAM1/mem_reg[193][15]_2[0]
    SLICE_X48Y179        FDRE                                         r  iRAM1/mem_reg[193][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.846     3.846 r  
    D11                                               0.000     3.846 r  clk (IN)
                         net (fo=0)                   0.000     3.846    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.511     4.357 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.357    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.357 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.526    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.550 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.023     5.573    iRAM1/clk_IBUF_BUFG
    SLICE_X48Y179        FDRE                                         r  iRAM1/mem_reg[193][0]/C
                         clock pessimism              0.577     6.150    
                         clock uncertainty           -0.035     6.115    
    SLICE_X48Y179        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.140    iRAM1/mem_reg[193][0]
  -------------------------------------------------------------------
                         required time                          6.140    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 ibutterfly1/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            iRAM1/mem_reg[81][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.846ns  (clk rise@3.846ns - clk rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 1.267ns (32.879%)  route 2.587ns (67.121%))
  Logic Levels:           13  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 5.709 - 3.846 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.201ns (routing 0.347ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.316ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.222    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.250 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.201     2.452    ibutterfly1/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y208        FDRE                                         r  ibutterfly1/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y208        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.531 r  ibutterfly1/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.090     2.621    ibutterfly1/ibarrett/t4[1]
    SLICE_X48Y209        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     2.719 r  ibutterfly1/ibarrett/r_w_carry_i_7/O
                         net (fo=1, routed)           0.009     2.728    ibutterfly1/ibarrett/r_w_carry_i_7_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     2.961 r  ibutterfly1/ibarrett/r_w_carry/O[5]
                         net (fo=9, routed)           0.259     3.220    icontrol/ba_1[5]
    SLICE_X45Y208        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     3.255 f  icontrol/mem[132][7]_i_15/O
                         net (fo=3, routed)           0.120     3.375    iRAM1/SUB_TEMP_2_carry__0_i_37__0_0
    SLICE_X45Y208        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.525 f  iRAM1/SUB_TEMP_2_carry_i_17__0/O
                         net (fo=3, routed)           0.441     3.966    iRAM1/SUB_TEMP_2_carry_i_17__0_n_0
    SLICE_X42Y213        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.090     4.056 r  iRAM1/SUB_TEMP_2_carry__0_i_37__0/O
                         net (fo=1, routed)           0.042     4.098    iRAM1/SUB_TEMP_2_carry__0_i_37__0_n_0
    SLICE_X42Y213        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     4.135 r  iRAM1/SUB_TEMP_2_carry__0_i_22__0/O
                         net (fo=1, routed)           0.086     4.221    iRAM1/SUB_TEMP_2_carry__0_i_22__0_n_0
    SLICE_X42Y213        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     4.272 r  iRAM1/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=9, routed)           0.100     4.372    iRAM1/DI[1]
    SLICE_X42Y211        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     4.410 r  iRAM1/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.423    ibutterfly1/iBKmodSUB/S[0]
    SLICE_X42Y211        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     4.519 r  ibutterfly1/iBKmodSUB/SUB_TEMP_2_carry/O[1]
                         net (fo=2, routed)           0.293     4.812    icontrol/sub_0[1]
    SLICE_X42Y201        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037     4.849 r  icontrol/mem[133][1]_i_4/O
                         net (fo=4, routed)           0.110     4.959    icontrol/mem[133][1]_i_4_n_0
    SLICE_X42Y199        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.124     5.083 r  icontrol/mem[122][1]_i_2/O
                         net (fo=64, routed)          0.844     5.927    iRAM1/mem_reg[87][1]_0
    SLICE_X62Y190        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     6.075 r  iRAM1/mem[81][1]_i_2/O
                         net (fo=1, routed)           0.128     6.203    icontrol/mem_reg[81][1]
    SLICE_X63Y189        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     6.254 r  icontrol/mem[81][1]_i_1/O
                         net (fo=1, routed)           0.051     6.305    iRAM1/mem_reg[81][15]_0[1]
    SLICE_X63Y189        FDRE                                         r  iRAM1/mem_reg[81][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.846     3.846 r  
    D11                                               0.000     3.846 r  clk (IN)
                         net (fo=0)                   0.000     3.846    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.511     4.357 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.357    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.357 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.526    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.550 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.158     5.709    iRAM1/clk_IBUF_BUFG
    SLICE_X63Y189        FDRE                                         r  iRAM1/mem_reg[81][1]/C
                         clock pessimism              0.619     6.327    
                         clock uncertainty           -0.035     6.292    
    SLICE_X63Y189        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.317    iRAM1/mem_reg[81][1]
  -------------------------------------------------------------------
                         required time                          6.317    
                         arrival time                          -6.305    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 ibutterfly1/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            iRAM1/mem_reg[219][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.846ns  (clk rise@3.846ns - clk rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.329ns (35.403%)  route 2.425ns (64.597%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 5.616 - 3.846 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.201ns (routing 0.347ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.316ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.222    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.250 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.201     2.452    ibutterfly1/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y208        FDRE                                         r  ibutterfly1/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y208        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.531 r  ibutterfly1/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.090     2.621    ibutterfly1/ibarrett/t4[1]
    SLICE_X48Y209        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     2.719 r  ibutterfly1/ibarrett/r_w_carry_i_7/O
                         net (fo=1, routed)           0.009     2.728    ibutterfly1/ibarrett/r_w_carry_i_7_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     2.961 r  ibutterfly1/ibarrett/r_w_carry/O[5]
                         net (fo=9, routed)           0.259     3.220    icontrol/ba_1[5]
    SLICE_X45Y208        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     3.255 f  icontrol/mem[132][7]_i_15/O
                         net (fo=3, routed)           0.120     3.375    iRAM1/SUB_TEMP_2_carry__0_i_37__0_0
    SLICE_X45Y208        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.525 f  iRAM1/SUB_TEMP_2_carry_i_17__0/O
                         net (fo=3, routed)           0.441     3.966    iRAM1/SUB_TEMP_2_carry_i_17__0_n_0
    SLICE_X42Y213        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.090     4.056 r  iRAM1/SUB_TEMP_2_carry__0_i_37__0/O
                         net (fo=1, routed)           0.042     4.098    iRAM1/SUB_TEMP_2_carry__0_i_37__0_n_0
    SLICE_X42Y213        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     4.135 r  iRAM1/SUB_TEMP_2_carry__0_i_22__0/O
                         net (fo=1, routed)           0.086     4.221    iRAM1/SUB_TEMP_2_carry__0_i_22__0_n_0
    SLICE_X42Y213        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     4.272 r  iRAM1/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=9, routed)           0.100     4.372    iRAM1/DI[1]
    SLICE_X42Y211        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     4.410 r  iRAM1/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.423    ibutterfly1/iBKmodSUB/S[0]
    SLICE_X42Y211        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.615 r  ibutterfly1/iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     4.641    ibutterfly1/iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X42Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.708 r  ibutterfly1/iBKmodSUB/SUB_TEMP_2_carry__0/O[2]
                         net (fo=2, routed)           0.519     5.227    icontrol/sub_0[10]
    SLICE_X52Y212        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.038     5.265 r  icontrol/mem[126][10]_i_4/O
                         net (fo=4, routed)           0.103     5.368    icontrol/mem[126][10]_i_4_n_0
    SLICE_X52Y211        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     5.406 r  icontrol/mem[201][10]_i_2/O
                         net (fo=64, routed)          0.339     5.745    iAddress_Gen1/mem_reg[201][10]
    SLICE_X48Y212        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     5.795 r  iAddress_Gen1/mem[219][10]_i_2/O
                         net (fo=1, routed)           0.263     6.058    iAddress_Gen1/mem[219][10]_i_2_n_0
    SLICE_X45Y212        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     6.191 r  iAddress_Gen1/mem[219][10]_i_1/O
                         net (fo=1, routed)           0.015     6.206    iRAM1/mem_reg[219][15]_3[10]
    SLICE_X45Y212        FDRE                                         r  iRAM1/mem_reg[219][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.846     3.846 r  
    D11                                               0.000     3.846 r  clk (IN)
                         net (fo=0)                   0.000     3.846    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.511     4.357 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.357    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.357 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.526    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.550 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.065     5.616    iRAM1/clk_IBUF_BUFG
    SLICE_X45Y212        FDRE                                         r  iRAM1/mem_reg[219][10]/C
                         clock pessimism              0.617     6.232    
                         clock uncertainty           -0.035     6.197    
    SLICE_X45Y212        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.222    iRAM1/mem_reg[219][10]
  -------------------------------------------------------------------
                         required time                          6.222    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            iRAM1/mem_reg[156][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.846ns  (clk rise@3.846ns - clk rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 1.065ns (28.472%)  route 2.676ns (71.528%))
  Logic Levels:           12  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 5.653 - 3.846 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.347ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.316ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.222    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.250 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.251     2.502    ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X39Y204        FDRE                                         r  ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y204        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.582 r  ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.157     2.739    ibutterfly2/ibarrett/t4[7]
    SLICE_X39Y205        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.889 r  ibutterfly2/ibarrett/r_w_carry_i_1__0/O
                         net (fo=1, routed)           0.010     2.899    ibutterfly2/ibarrett/r_w_carry_i_1__0_n_0
    SLICE_X39Y205        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.014 r  ibutterfly2/ibarrett/r_w_carry/CO[7]
                         net (fo=1, routed)           0.026     3.040    ibutterfly2/ibarrett/r_w_carry_n_0
    SLICE_X39Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.096 r  ibutterfly2/ibarrett/r_w_carry__0/O[0]
                         net (fo=4, routed)           0.153     3.249    icontrol/ba[8]
    SLICE_X41Y206        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.398 f  icontrol/SUB_TEMP_2_carry__0_i_33/O
                         net (fo=5, routed)           0.312     3.711    iRAM1/mem[132][12]_i_10_0
    SLICE_X43Y207        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.761 f  iRAM1/mem[132][13]_i_18/O
                         net (fo=4, routed)           0.273     4.033    iRAM1/mem[132][13]_i_18_n_0
    SLICE_X41Y207        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.068 r  iRAM1/mem[132][12]_i_14/O
                         net (fo=3, routed)           0.100     4.168    iRAM1/mem[132][12]_i_14_n_0
    SLICE_X41Y208        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.291 r  iRAM1/mem[132][15]_i_25/O
                         net (fo=1, routed)           0.140     4.431    iRAM1/mem[132][15]_i_25_n_0
    SLICE_X41Y209        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.466 r  iRAM1/mem[132][15]_i_21/O
                         net (fo=6, routed)           0.196     4.662    iRAM1/mem[132][15]_i_21_n_0
    SLICE_X42Y206        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     4.699 r  iRAM1/mem[132][12]_i_7/O
                         net (fo=50, routed)          0.535     5.234    icontrol/mem[201][9]_i_2
    SLICE_X43Y217        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     5.284 r  icontrol/mem[132][9]_i_7/O
                         net (fo=64, routed)          0.610     5.894    icontrol/in_done_reg_14[5]
    SLICE_X39Y227        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     5.929 r  icontrol/mem[156][9]_i_2/O
                         net (fo=1, routed)           0.112     6.041    icontrol/mem[156][9]_i_2_n_0
    SLICE_X39Y230        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     6.191 r  icontrol/mem[156][9]_i_1/O
                         net (fo=1, routed)           0.051     6.242    iRAM1/mem_reg[156][15]_3[9]
    SLICE_X39Y230        FDRE                                         r  iRAM1/mem_reg[156][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.846     3.846 r  
    D11                                               0.000     3.846 r  clk (IN)
                         net (fo=0)                   0.000     3.846    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.511     4.357 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.357    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.357 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.526    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.550 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.103     5.653    iRAM1/clk_IBUF_BUFG
    SLICE_X39Y230        FDRE                                         r  iRAM1/mem_reg[156][9]/C
                         clock pessimism              0.616     6.270    
                         clock uncertainty           -0.035     6.234    
    SLICE_X39Y230        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.259    iRAM1/mem_reg[156][9]
  -------------------------------------------------------------------
                         required time                          6.259    
                         arrival time                          -6.242    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            iRAM1/mem_reg[150][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.846ns  (clk rise@3.846ns - clk rise@0.000ns)
  Data Path Delay:        3.696ns  (logic 1.003ns (27.141%)  route 2.693ns (72.859%))
  Logic Levels:           12  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.762ns = ( 5.608 - 3.846 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.347ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.316ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.222    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.250 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.251     2.502    ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X39Y204        FDRE                                         r  ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y204        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.582 r  ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.157     2.739    ibutterfly2/ibarrett/t4[7]
    SLICE_X39Y205        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.889 r  ibutterfly2/ibarrett/r_w_carry_i_1__0/O
                         net (fo=1, routed)           0.010     2.899    ibutterfly2/ibarrett/r_w_carry_i_1__0_n_0
    SLICE_X39Y205        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.014 r  ibutterfly2/ibarrett/r_w_carry/CO[7]
                         net (fo=1, routed)           0.026     3.040    ibutterfly2/ibarrett/r_w_carry_n_0
    SLICE_X39Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.096 r  ibutterfly2/ibarrett/r_w_carry__0/O[0]
                         net (fo=4, routed)           0.153     3.249    icontrol/ba[8]
    SLICE_X41Y206        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.398 f  icontrol/SUB_TEMP_2_carry__0_i_33/O
                         net (fo=5, routed)           0.312     3.711    iRAM1/mem[132][12]_i_10_0
    SLICE_X43Y207        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.761 f  iRAM1/mem[132][13]_i_18/O
                         net (fo=4, routed)           0.273     4.033    iRAM1/mem[132][13]_i_18_n_0
    SLICE_X41Y207        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.068 r  iRAM1/mem[132][12]_i_14/O
                         net (fo=3, routed)           0.100     4.168    iRAM1/mem[132][12]_i_14_n_0
    SLICE_X41Y208        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.291 r  iRAM1/mem[132][15]_i_25/O
                         net (fo=1, routed)           0.140     4.431    iRAM1/mem[132][15]_i_25_n_0
    SLICE_X41Y209        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.466 r  iRAM1/mem[132][15]_i_21/O
                         net (fo=6, routed)           0.196     4.662    iRAM1/mem[132][15]_i_21_n_0
    SLICE_X42Y206        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     4.699 r  iRAM1/mem[132][12]_i_7/O
                         net (fo=50, routed)          0.535     5.234    icontrol/mem[201][9]_i_2
    SLICE_X43Y217        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     5.284 r  icontrol/mem[132][9]_i_7/O
                         net (fo=64, routed)          0.527     5.811    iAddress_Gen1/DA2in_w[8]
    SLICE_X51Y229        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     5.846 r  iAddress_Gen1/mem[150][9]_i_2/O
                         net (fo=1, routed)           0.191     6.037    iAddress_Gen1/mem[150][9]_i_2_n_0
    SLICE_X50Y231        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     6.125 r  iAddress_Gen1/mem[150][9]_i_1/O
                         net (fo=1, routed)           0.072     6.197    iRAM1/mem_reg[150][15]_1[9]
    SLICE_X50Y231        FDRE                                         r  iRAM1/mem_reg[150][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.846     3.846 r  
    D11                                               0.000     3.846 r  clk (IN)
                         net (fo=0)                   0.000     3.846    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.511     4.357 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.357    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.357 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.526    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.550 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.058     5.608    iRAM1/clk_IBUF_BUFG
    SLICE_X50Y231        FDRE                                         r  iRAM1/mem_reg[150][9]/C
                         clock pessimism              0.616     6.225    
                         clock uncertainty           -0.035     6.189    
    SLICE_X50Y231        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.214    iRAM1/mem_reg[150][9]
  -------------------------------------------------------------------
                         required time                          6.214    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            iRAM1/mem_reg[241][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.846ns  (clk rise@3.846ns - clk rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.028ns (27.668%)  route 2.688ns (72.332%))
  Logic Levels:           12  (CARRY8=2 LUT2=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 5.629 - 3.846 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.347ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.316ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.222    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.250 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.251     2.502    ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X39Y204        FDRE                                         r  ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y204        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.582 r  ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.157     2.739    ibutterfly2/ibarrett/t4[7]
    SLICE_X39Y205        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.889 r  ibutterfly2/ibarrett/r_w_carry_i_1__0/O
                         net (fo=1, routed)           0.010     2.899    ibutterfly2/ibarrett/r_w_carry_i_1__0_n_0
    SLICE_X39Y205        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.014 r  ibutterfly2/ibarrett/r_w_carry/CO[7]
                         net (fo=1, routed)           0.026     3.040    ibutterfly2/ibarrett/r_w_carry_n_0
    SLICE_X39Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.096 r  ibutterfly2/ibarrett/r_w_carry__0/O[0]
                         net (fo=4, routed)           0.153     3.249    icontrol/ba[8]
    SLICE_X41Y206        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.398 f  icontrol/SUB_TEMP_2_carry__0_i_33/O
                         net (fo=5, routed)           0.312     3.711    iRAM1/mem[132][12]_i_10_0
    SLICE_X43Y207        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.761 f  iRAM1/mem[132][13]_i_18/O
                         net (fo=4, routed)           0.273     4.033    iRAM1/mem[132][13]_i_18_n_0
    SLICE_X41Y207        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.068 r  iRAM1/mem[132][12]_i_14/O
                         net (fo=3, routed)           0.100     4.168    iRAM1/mem[132][12]_i_14_n_0
    SLICE_X41Y208        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.291 r  iRAM1/mem[132][15]_i_25/O
                         net (fo=1, routed)           0.140     4.431    iRAM1/mem[132][15]_i_25_n_0
    SLICE_X41Y209        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.466 r  iRAM1/mem[132][15]_i_21/O
                         net (fo=6, routed)           0.196     4.662    iRAM1/mem[132][15]_i_21_n_0
    SLICE_X42Y206        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     4.699 r  iRAM1/mem[132][12]_i_7/O
                         net (fo=50, routed)          0.429     5.129    iRAM1/DA2out_reg[13]_0
    SLICE_X45Y203        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     5.164 f  iRAM1/mem[132][0]_i_7/O
                         net (fo=4, routed)           0.353     5.516    icontrol/mem_reg[191][0]_0
    SLICE_X49Y191        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     5.569 r  icontrol/mem[197][0]_i_4/O
                         net (fo=64, routed)          0.508     6.077    icontrol/mem[197][0]_i_4_n_0
    SLICE_X53Y182        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     6.187 r  icontrol/mem[241][0]_i_1/O
                         net (fo=1, routed)           0.030     6.217    iRAM1/mem_reg[241][15]_3[0]
    SLICE_X53Y182        FDRE                                         r  iRAM1/mem_reg[241][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.846     3.846 r  
    D11                                               0.000     3.846 r  clk (IN)
                         net (fo=0)                   0.000     3.846    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.511     4.357 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.357    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.357 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.526    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.550 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.078     5.629    iRAM1/clk_IBUF_BUFG
    SLICE_X53Y182        FDRE                                         r  iRAM1/mem_reg[241][0]/C
                         clock pessimism              0.616     6.245    
                         clock uncertainty           -0.035     6.210    
    SLICE_X53Y182        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     6.235    iRAM1/mem_reg[241][0]
  -------------------------------------------------------------------
                         required time                          6.235    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            iRAM1/mem_reg[48][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.846ns  (clk rise@3.846ns - clk rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.001ns (26.444%)  route 2.784ns (73.556%))
  Logic Levels:           12  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 5.739 - 3.846 ) 
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.347ns, distribution 0.904ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.316ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.222    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.250 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.251     2.502    ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X39Y204        FDRE                                         r  ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y204        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.582 r  ibutterfly2/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.157     2.739    ibutterfly2/ibarrett/t4[7]
    SLICE_X39Y205        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.889 r  ibutterfly2/ibarrett/r_w_carry_i_1__0/O
                         net (fo=1, routed)           0.010     2.899    ibutterfly2/ibarrett/r_w_carry_i_1__0_n_0
    SLICE_X39Y205        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.014 r  ibutterfly2/ibarrett/r_w_carry/CO[7]
                         net (fo=1, routed)           0.026     3.040    ibutterfly2/ibarrett/r_w_carry_n_0
    SLICE_X39Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.096 r  ibutterfly2/ibarrett/r_w_carry__0/O[0]
                         net (fo=4, routed)           0.153     3.249    icontrol/ba[8]
    SLICE_X41Y206        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.398 f  icontrol/SUB_TEMP_2_carry__0_i_33/O
                         net (fo=5, routed)           0.312     3.711    iRAM1/mem[132][12]_i_10_0
    SLICE_X43Y207        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.761 f  iRAM1/mem[132][13]_i_18/O
                         net (fo=4, routed)           0.273     4.033    iRAM1/mem[132][13]_i_18_n_0
    SLICE_X41Y207        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.068 r  iRAM1/mem[132][12]_i_14/O
                         net (fo=3, routed)           0.100     4.168    iRAM1/mem[132][12]_i_14_n_0
    SLICE_X41Y208        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     4.291 r  iRAM1/mem[132][15]_i_25/O
                         net (fo=1, routed)           0.140     4.431    iRAM1/mem[132][15]_i_25_n_0
    SLICE_X41Y209        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.466 r  iRAM1/mem[132][15]_i_21/O
                         net (fo=6, routed)           0.196     4.662    iRAM1/mem[132][15]_i_21_n_0
    SLICE_X42Y206        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     4.699 r  iRAM1/mem[132][12]_i_7/O
                         net (fo=50, routed)          0.618     5.317    icontrol/mem[201][9]_i_2
    SLICE_X19Y200        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     5.352 r  icontrol/mem[59][4]_i_4/O
                         net (fo=64, routed)          0.517     5.869    icontrol/mode_out_reg[1]_rep__0_2
    SLICE_X19Y178        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     5.968 r  icontrol/mem[48][4]_i_2/O
                         net (fo=1, routed)           0.210     6.178    icontrol/mem[48][4]_i_2_n_0
    SLICE_X15Y178        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     6.215 r  icontrol/mem[48][4]_i_1/O
                         net (fo=1, routed)           0.072     6.287    iRAM1/mem_reg[48][15]_3[4]
    SLICE_X15Y178        FDRE                                         r  iRAM1/mem_reg[48][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.846     3.846 r  
    D11                                               0.000     3.846 r  clk (IN)
                         net (fo=0)                   0.000     3.846    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.511     4.357 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.357    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.357 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.526    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.550 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.189     5.739    iRAM1/clk_IBUF_BUFG
    SLICE_X15Y178        FDRE                                         r  iRAM1/mem_reg[48][4]/C
                         clock pessimism              0.577     6.316    
                         clock uncertainty           -0.035     6.281    
    SLICE_X15Y178        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.306    iRAM1/mem_reg[48][4]
  -------------------------------------------------------------------
                         required time                          6.306    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 ibutterfly1/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            iRAM1/mem_reg[166][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.846ns  (clk rise@3.846ns - clk rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 1.192ns (31.081%)  route 2.643ns (68.919%))
  Logic Levels:           13  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 5.697 - 3.846 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.201ns (routing 0.347ns, distribution 0.854ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.316ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.222    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.250 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.201     2.452    ibutterfly1/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X48Y208        FDRE                                         r  ibutterfly1/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y208        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.531 r  ibutterfly1/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.090     2.621    ibutterfly1/ibarrett/t4[1]
    SLICE_X48Y209        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     2.719 r  ibutterfly1/ibarrett/r_w_carry_i_7/O
                         net (fo=1, routed)           0.009     2.728    ibutterfly1/ibarrett/r_w_carry_i_7_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     2.961 r  ibutterfly1/ibarrett/r_w_carry/O[5]
                         net (fo=9, routed)           0.259     3.220    icontrol/ba_1[5]
    SLICE_X45Y208        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     3.255 f  icontrol/mem[132][7]_i_15/O
                         net (fo=3, routed)           0.120     3.375    iRAM1/SUB_TEMP_2_carry__0_i_37__0_0
    SLICE_X45Y208        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.525 f  iRAM1/SUB_TEMP_2_carry_i_17__0/O
                         net (fo=3, routed)           0.441     3.966    iRAM1/SUB_TEMP_2_carry_i_17__0_n_0
    SLICE_X42Y213        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.090     4.056 r  iRAM1/SUB_TEMP_2_carry__0_i_37__0/O
                         net (fo=1, routed)           0.042     4.098    iRAM1/SUB_TEMP_2_carry__0_i_37__0_n_0
    SLICE_X42Y213        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     4.135 r  iRAM1/SUB_TEMP_2_carry__0_i_22__0/O
                         net (fo=1, routed)           0.086     4.221    iRAM1/SUB_TEMP_2_carry__0_i_22__0_n_0
    SLICE_X42Y213        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     4.272 r  iRAM1/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=9, routed)           0.100     4.372    iRAM1/DI[1]
    SLICE_X42Y211        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.038     4.410 r  iRAM1/SUB_TEMP_2_carry_i_9/O
                         net (fo=1, routed)           0.013     4.423    ibutterfly1/iBKmodSUB/S[0]
    SLICE_X42Y211        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     4.519 r  ibutterfly1/iBKmodSUB/SUB_TEMP_2_carry/O[1]
                         net (fo=2, routed)           0.293     4.812    icontrol/sub_0[1]
    SLICE_X42Y201        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037     4.849 r  icontrol/mem[133][1]_i_4/O
                         net (fo=4, routed)           0.149     4.998    icontrol/mem[133][1]_i_4_n_0
    SLICE_X42Y199        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     5.035 r  icontrol/mem[133][1]_i_3/O
                         net (fo=64, routed)          0.872     5.907    iRAM1/mem_reg[166][1]_1
    SLICE_X60Y186        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     5.996 r  iRAM1/mem[166][1]_i_2/O
                         net (fo=1, routed)           0.097     6.093    iRAM1/mem[166][1]_i_2_n_0
    SLICE_X61Y186        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     6.215 r  iRAM1/mem[166][1]_i_1/O
                         net (fo=1, routed)           0.072     6.287    iRAM1/mem[166][1]_i_1_n_0
    SLICE_X61Y186        FDRE                                         r  iRAM1/mem_reg[166][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.846     3.846 r  
    D11                                               0.000     3.846 r  clk (IN)
                         net (fo=0)                   0.000     3.846    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.511     4.357 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.357    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.357 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.526    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.550 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.147     5.697    iRAM1/clk_IBUF_BUFG
    SLICE_X61Y186        FDRE                                         r  iRAM1/mem_reg[166][1]/C
                         clock pessimism              0.619     6.316    
                         clock uncertainty           -0.035     6.281    
    SLICE_X61Y186        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.306    iRAM1/mem_reg[166][1]
  -------------------------------------------------------------------
                         required time                          6.306    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                  0.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 icontrol/counter2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            icontrol/counter2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.060ns (62.798%)  route 0.036ns (37.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Net Delay (Source):      0.718ns (routing 0.193ns, distribution 0.525ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.213ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.443    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.460 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.718     1.178    icontrol/clk_IBUF_BUFG
    SLICE_X27Y169        FDRE                                         r  icontrol/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.217 r  icontrol/counter2_reg[0]/Q
                         net (fo=8, routed)           0.029     1.246    icontrol/counter2_reg[0]
    SLICE_X27Y169        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     1.267 r  icontrol/counter2[4]_i_1__0/O
                         net (fo=1, routed)           0.007     1.274    icontrol/p_0_in__0[4]
    SLICE_X27Y169        FDRE                                         r  icontrol/counter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.640     0.640 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.640    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.640 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.753    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.772 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.813     1.586    icontrol/clk_IBUF_BUFG
    SLICE_X27Y169        FDRE                                         r  icontrol/counter2_reg[4]/C
                         clock pessimism             -0.402     1.184    
    SLICE_X27Y169        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.231    icontrol/counter2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 icontrol/counter5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            icontrol/counter5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.114%)  route 0.045ns (45.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Net Delay (Source):      0.734ns (routing 0.193ns, distribution 0.541ns)
  Clock Net Delay (Destination): 0.830ns (routing 0.213ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.443    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.460 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.734     1.194    icontrol/clk_IBUF_BUFG
    SLICE_X22Y174        FDRE                                         r  icontrol/counter5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y174        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.233 r  icontrol/counter5_reg[4]/Q
                         net (fo=4, routed)           0.028     1.261    icontrol/counter5_reg_n_0_[4]
    SLICE_X22Y174        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.275 r  icontrol/counter5[4]_i_1/O
                         net (fo=1, routed)           0.017     1.292    icontrol/counter5[4]_i_1_n_0
    SLICE_X22Y174        FDRE                                         r  icontrol/counter5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.640     0.640 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.640    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.640 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.753    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.772 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.830     1.603    icontrol/clk_IBUF_BUFG
    SLICE_X22Y174        FDRE                                         r  icontrol/counter5_reg[4]/C
                         clock pessimism             -0.403     1.200    
    SLICE_X22Y174        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.246    icontrol/counter5_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 iAddress_Gen1/TFadd2r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            iAddress_Gen1/TFadd2r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.231%)  route 0.048ns (47.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Net Delay (Source):      0.741ns (routing 0.193ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.839ns (routing 0.213ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.443    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.460 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.741     1.201    iAddress_Gen1/clk_IBUF_BUFG
    SLICE_X24Y171        FDCE                                         r  iAddress_Gen1/TFadd2r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y171        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.240 r  iAddress_Gen1/TFadd2r_reg[0]/Q
                         net (fo=7, routed)           0.032     1.273    iAddress_Gen1/TFadd2r_reg_n_0_[0]
    SLICE_X24Y171        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.287 r  iAddress_Gen1/TFadd2r[1]_i_1/O
                         net (fo=1, routed)           0.016     1.303    iAddress_Gen1/TFadd2r[1]_i_1_n_0
    SLICE_X24Y171        FDCE                                         r  iAddress_Gen1/TFadd2r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.640     0.640 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.640    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.640 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.753    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.772 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.839     1.611    iAddress_Gen1/clk_IBUF_BUFG
    SLICE_X24Y171        FDCE                                         r  iAddress_Gen1/TFadd2r_reg[1]/C
                         clock pessimism             -0.404     1.207    
    SLICE_X24Y171        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.253    iAddress_Gen1/TFadd2r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 iAddress_Gen1/counter2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            iAddress_Gen1/counter2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (70.006%)  route 0.031ns (29.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Net Delay (Source):      0.724ns (routing 0.193ns, distribution 0.531ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.213ns, distribution 0.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.443    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.460 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.724     1.184    iAddress_Gen1/clk_IBUF_BUFG
    SLICE_X22Y159        FDCE                                         r  iAddress_Gen1/counter2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y159        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.223 r  iAddress_Gen1/counter2_reg[6]/Q
                         net (fo=3, routed)           0.025     1.248    iAddress_Gen1/counter2[6]
    SLICE_X22Y159        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.281 r  iAddress_Gen1/counter2[7]_i_1/O
                         net (fo=1, routed)           0.006     1.287    iAddress_Gen1/counter2[7]_i_1_n_0
    SLICE_X22Y159        FDCE                                         r  iAddress_Gen1/counter2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.640     0.640 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.640    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.640 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.753    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.772 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.820     1.592    iAddress_Gen1/clk_IBUF_BUFG
    SLICE_X22Y159        FDCE                                         r  iAddress_Gen1/counter2_reg[7]/C
                         clock pessimism             -0.402     1.190    
    SLICE_X22Y159        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.237    iAddress_Gen1/counter2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 iAddress_Gen1/TFadd2r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            iAddress_Gen1/TFadd2r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.061ns (59.311%)  route 0.042ns (40.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Net Delay (Source):      0.742ns (routing 0.193ns, distribution 0.549ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.213ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.443    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.460 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.742     1.202    iAddress_Gen1/clk_IBUF_BUFG
    SLICE_X24Y174        FDCE                                         r  iAddress_Gen1/TFadd2r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y174        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.241 r  iAddress_Gen1/TFadd2r_reg[6]/Q
                         net (fo=2, routed)           0.026     1.267    iAddress_Gen1/TFadd2r_reg_n_0_[6]
    SLICE_X24Y174        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     1.289 r  iAddress_Gen1/TFadd2r[6]_i_1/O
                         net (fo=1, routed)           0.016     1.305    iAddress_Gen1/TFadd2r[6]_i_1_n_0
    SLICE_X24Y174        FDCE                                         r  iAddress_Gen1/TFadd2r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.640     0.640 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.640    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.640 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.753    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.772 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.840     1.612    iAddress_Gen1/clk_IBUF_BUFG
    SLICE_X24Y174        FDCE                                         r  iAddress_Gen1/TFadd2r_reg[6]/C
                         clock pessimism             -0.404     1.208    
    SLICE_X24Y174        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.254    iAddress_Gen1/TFadd2r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 icontrol/counter2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            icontrol/counter2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.061ns (59.170%)  route 0.042ns (40.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Net Delay (Source):      0.718ns (routing 0.193ns, distribution 0.525ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.213ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.443    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.460 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.718     1.178    icontrol/clk_IBUF_BUFG
    SLICE_X27Y169        FDRE                                         r  icontrol/counter2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.217 r  icontrol/counter2_reg[5]/Q
                         net (fo=4, routed)           0.026     1.243    icontrol/counter2_reg[5]
    SLICE_X27Y169        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     1.265 r  icontrol/counter2[5]_i_1__0/O
                         net (fo=1, routed)           0.016     1.281    icontrol/p_0_in__0[5]
    SLICE_X27Y169        FDRE                                         r  icontrol/counter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.640     0.640 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.640    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.640 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.753    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.772 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.813     1.586    icontrol/clk_IBUF_BUFG
    SLICE_X27Y169        FDRE                                         r  icontrol/counter2_reg[5]/C
                         clock pessimism             -0.402     1.184    
    SLICE_X27Y169        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.230    icontrol/counter2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 iAddress_Gen1/TFadd2r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            iAddress_Gen1/TFadd2r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.054ns (52.188%)  route 0.049ns (47.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Net Delay (Source):      0.741ns (routing 0.193ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.839ns (routing 0.213ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.443    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.460 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.741     1.201    iAddress_Gen1/clk_IBUF_BUFG
    SLICE_X24Y171        FDCE                                         r  iAddress_Gen1/TFadd2r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y171        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.240 f  iAddress_Gen1/TFadd2r_reg[0]/Q
                         net (fo=7, routed)           0.032     1.273    iAddress_Gen1/TFadd2r_reg_n_0_[0]
    SLICE_X24Y171        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.288 r  iAddress_Gen1/TFadd2r[0]_i_1/O
                         net (fo=1, routed)           0.017     1.305    iAddress_Gen1/TFadd2r[0]_i_1_n_0
    SLICE_X24Y171        FDCE                                         r  iAddress_Gen1/TFadd2r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.640     0.640 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.640    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.640 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.753    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.772 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.839     1.611    iAddress_Gen1/clk_IBUF_BUFG
    SLICE_X24Y171        FDCE                                         r  iAddress_Gen1/TFadd2r_reg[0]/C
                         clock pessimism             -0.404     1.207    
    SLICE_X24Y171        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.253    iAddress_Gen1/TFadd2r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 iAddress_Gen1/TFadd1r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            iAddress_Gen1/TFadd1r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.798%)  route 0.042ns (40.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Net Delay (Source):      0.739ns (routing 0.193ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.836ns (routing 0.213ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.443    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.460 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.739     1.199    iAddress_Gen1/clk_IBUF_BUFG
    SLICE_X23Y174        FDCE                                         r  iAddress_Gen1/TFadd1r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y174        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.238 r  iAddress_Gen1/TFadd1r_reg[5]/Q
                         net (fo=3, routed)           0.027     1.265    iAddress_Gen1/TFadd1r_reg_n_0_[5]
    SLICE_X23Y174        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     1.288 r  iAddress_Gen1/TFadd1r[5]_i_1/O
                         net (fo=1, routed)           0.015     1.303    iAddress_Gen1/TFadd1r[5]_i_1_n_0
    SLICE_X23Y174        FDCE                                         r  iAddress_Gen1/TFadd1r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.640     0.640 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.640    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.640 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.753    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.772 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.836     1.608    iAddress_Gen1/clk_IBUF_BUFG
    SLICE_X23Y174        FDCE                                         r  iAddress_Gen1/TFadd1r_reg[5]/C
                         clock pessimism             -0.403     1.205    
    SLICE_X23Y174        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.251    iAddress_Gen1/TFadd1r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 iAddress_Gen1/layer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            iAddress_Gen1/layer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.053ns (50.805%)  route 0.051ns (49.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Net Delay (Source):      0.723ns (routing 0.193ns, distribution 0.530ns)
  Clock Net Delay (Destination): 0.818ns (routing 0.213ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.443    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.460 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.723     1.183    iAddress_Gen1/clk_IBUF_BUFG
    SLICE_X23Y160        FDCE                                         r  iAddress_Gen1/layer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y160        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.222 r  iAddress_Gen1/layer_reg[4]/Q
                         net (fo=6, routed)           0.035     1.258    iAddress_Gen1/layer_reg_n_0_[4]
    SLICE_X23Y160        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     1.272 r  iAddress_Gen1/layer[6]_i_1/O
                         net (fo=1, routed)           0.016     1.288    iAddress_Gen1/layer[6]_i_1_n_0
    SLICE_X23Y160        FDCE                                         r  iAddress_Gen1/layer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.640     0.640 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.640    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.640 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.753    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.772 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.818     1.590    iAddress_Gen1/clk_IBUF_BUFG
    SLICE_X23Y160        FDCE                                         r  iAddress_Gen1/layer_reg[6]/C
                         clock pessimism             -0.401     1.189    
    SLICE_X23Y160        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.235    iAddress_Gen1/layer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 iAddress_Gen1/layer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            iAddress_Gen1/layer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.053ns (50.323%)  route 0.052ns (49.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Net Delay (Source):      0.723ns (routing 0.193ns, distribution 0.530ns)
  Clock Net Delay (Destination): 0.818ns (routing 0.213ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.443    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.460 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.723     1.183    iAddress_Gen1/clk_IBUF_BUFG
    SLICE_X23Y160        FDCE                                         r  iAddress_Gen1/layer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y160        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.222 r  iAddress_Gen1/layer_reg[4]/Q
                         net (fo=6, routed)           0.035     1.258    iAddress_Gen1/layer_reg_n_0_[4]
    SLICE_X23Y160        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.272 r  iAddress_Gen1/layer[4]_i_1/O
                         net (fo=1, routed)           0.017     1.289    iAddress_Gen1/layer[4]_i_1_n_0
    SLICE_X23Y160        FDCE                                         r  iAddress_Gen1/layer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.640     0.640 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.640    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.640 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.753    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.772 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.818     1.590    iAddress_Gen1/clk_IBUF_BUFG
    SLICE_X23Y160        FDCE                                         r  iAddress_Gen1/layer_reg[4]/C
                         clock pessimism             -0.401     1.189    
    SLICE_X23Y160        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.235    iAddress_Gen1/layer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.923 }
Period(ns):         3.846
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.846       2.491      RAMB18_X2Y70      iROM/tw1_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         3.846       2.491      RAMB18_X2Y70      iROM/tw1_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.846       2.491      RAMB18_X4Y82      iROMIN11/a_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         3.846       2.491      RAMB18_X4Y82      iROMIN11/a_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.846       2.491      RAMB18_X3Y78      iROMIN12/a_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         3.846       2.491      RAMB18_X3Y78      iROMIN12/a_reg/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         3.846       2.556      BUFGCE_HDIO_X1Y4  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.650         3.846       3.196      DSP48E2_X6Y83     ibutterfly1/ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.650         3.846       3.196      DSP48E2_X7Y83     ibutterfly1/ibarrett/iMULT63/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.650         3.846       3.196      DSP48E2_X7Y80     ibutterfly2/ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.923       1.381      RAMB18_X2Y70      iROM/tw1_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.923       1.381      RAMB18_X2Y70      iROM/tw1_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.923       1.381      RAMB18_X2Y70      iROM/tw1_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.923       1.381      RAMB18_X2Y70      iROM/tw1_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.923       1.381      RAMB18_X4Y82      iROMIN11/a_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.923       1.381      RAMB18_X4Y82      iROMIN11/a_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.923       1.381      RAMB18_X4Y82      iROMIN11/a_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.923       1.381      RAMB18_X4Y82      iROMIN11/a_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.923       1.381      RAMB18_X3Y78      iROMIN12/a_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.923       1.381      RAMB18_X3Y78      iROMIN12/a_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.923       1.381      RAMB18_X2Y70      iROM/tw1_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.923       1.381      RAMB18_X2Y70      iROM/tw1_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.923       1.381      RAMB18_X2Y70      iROM/tw1_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.923       1.381      RAMB18_X2Y70      iROM/tw1_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.923       1.381      RAMB18_X4Y82      iROMIN11/a_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.923       1.381      RAMB18_X4Y82      iROMIN11/a_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.923       1.381      RAMB18_X4Y82      iROMIN11/a_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.923       1.381      RAMB18_X4Y82      iROMIN11/a_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.923       1.381      RAMB18_X3Y78      iROMIN12/a_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.923       1.381      RAMB18_X3Y78      iROMIN12/a_reg/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 icontrol/cal_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            data_out4[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.565ns  (logic 2.489ns (44.728%)  route 3.076ns (55.272%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.286ns (routing 0.347ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.222    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.250 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.286     2.536    icontrol/clk_IBUF_BUFG
    SLICE_X28Y170        FDRE                                         r  icontrol/cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y170        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.616 r  icontrol/cal_done_reg/Q
                         net (fo=75, routed)          0.999     3.616    iRAM1/cal_done_OBUF
    SLICE_X43Y208        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     3.752 r  iRAM1/data_out4_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.077     5.829    data_out4_OBUF[13]
    AF15                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.273     8.102 r  data_out4_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.102    data_out4[13]
    AF15                                                              r  data_out4[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/in_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            in_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.518ns  (logic 2.389ns (43.290%)  route 3.129ns (56.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.260ns (routing 0.347ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.222    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.250 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.260     2.510    icontrol/clk_IBUF_BUFG
    SLICE_X45Y194        FDRE                                         r  icontrol/in_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.591 r  icontrol/in_done_reg/Q
                         net (fo=316, routed)         3.129     5.721    in_done_OBUF
    E11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.308     8.028 r  in_done_OBUF_inst/O
                         net (fo=0)                   0.000     8.028    in_done
    E11                                                               r  in_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/cal_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            data_out4[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.474ns  (logic 2.399ns (43.829%)  route 3.075ns (56.171%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.286ns (routing 0.347ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.222    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.250 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.286     2.536    icontrol/clk_IBUF_BUFG
    SLICE_X28Y170        FDRE                                         r  icontrol/cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y170        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.616 r  icontrol/cal_done_reg/Q
                         net (fo=75, routed)          0.942     3.558    iRAM1/cal_done_OBUF
    SLICE_X39Y210        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.608 r  iRAM1/data_out4_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.133     5.741    data_out4_OBUF[14]
    AE16                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.269     8.011 r  data_out4_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.011    data_out4[14]
    AE16                                                              r  data_out4[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/cal_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            data_out4[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.466ns  (logic 2.477ns (45.313%)  route 2.989ns (54.687%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.286ns (routing 0.347ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.222    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.250 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.286     2.536    icontrol/clk_IBUF_BUFG
    SLICE_X28Y170        FDRE                                         r  icontrol/cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y170        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.616 r  icontrol/cal_done_reg/Q
                         net (fo=75, routed)          0.999     3.616    iRAM1/cal_done_OBUF
    SLICE_X43Y208        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.739 r  iRAM1/data_out4_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.990     5.729    data_out4_OBUF[12]
    AE15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.274     8.002 r  data_out4_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.002    data_out4[12]
    AE15                                                              r  data_out4[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/cal_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            data_out3[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.409ns  (logic 2.429ns (44.902%)  route 2.980ns (55.098%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.286ns (routing 0.347ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.222    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.250 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.286     2.536    icontrol/clk_IBUF_BUFG
    SLICE_X28Y170        FDRE                                         r  icontrol/cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y170        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.616 r  icontrol/cal_done_reg/Q
                         net (fo=75, routed)          1.330     3.947    iRAM1/cal_done_OBUF
    SLICE_X43Y203        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     3.997 r  iRAM1/data_out3_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.650     5.647    data_out3_OBUF[12]
    AD12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.299     7.946 r  data_out3_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.946    data_out3[12]
    AD12                                                              r  data_out3[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/cal_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            data_out4[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.408ns  (logic 2.482ns (45.888%)  route 2.927ns (54.112%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.286ns (routing 0.347ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.222    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.250 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.286     2.536    icontrol/clk_IBUF_BUFG
    SLICE_X28Y170        FDRE                                         r  icontrol/cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y170        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.616 r  icontrol/cal_done_reg/Q
                         net (fo=75, routed)          1.071     3.687    iRAM1/cal_done_OBUF
    SLICE_X42Y199        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.809 r  iRAM1/data_out4_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.856     5.665    data_out4_OBUF[10]
    AE13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.280     7.945 r  data_out4_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.945    data_out4[10]
    AE13                                                              r  data_out4[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/cal_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            data_out4[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.349ns  (logic 2.458ns (45.949%)  route 2.891ns (54.051%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.286ns (routing 0.347ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.222    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.250 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.286     2.536    icontrol/clk_IBUF_BUFG
    SLICE_X28Y170        FDRE                                         r  icontrol/cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y170        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.616 r  icontrol/cal_done_reg/Q
                         net (fo=75, routed)          1.123     3.740    iRAM1/cal_done_OBUF
    SLICE_X42Y200        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     3.838 r  iRAM1/data_out4_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.768     5.606    data_out4_OBUF[8]
    AD13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.280     7.885 r  data_out4_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.885    data_out4[8]
    AD13                                                              r  data_out4[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/cal_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            data_out3[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.325ns  (logic 2.448ns (45.964%)  route 2.877ns (54.036%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.286ns (routing 0.347ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.222    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.250 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.286     2.536    icontrol/clk_IBUF_BUFG
    SLICE_X28Y170        FDRE                                         r  icontrol/cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y170        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.616 r  icontrol/cal_done_reg/Q
                         net (fo=75, routed)          1.330     3.947    iRAM1/cal_done_OBUF
    SLICE_X43Y203        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     4.015 r  iRAM1/data_out3_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.547     5.562    data_out3_OBUF[13]
    AE11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.300     7.861 r  data_out3_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.861    data_out3[13]
    AE11                                                              r  data_out3[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/cal_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            data_out4[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.320ns  (logic 2.471ns (46.450%)  route 2.849ns (53.550%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.286ns (routing 0.347ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.222    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.250 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.286     2.536    icontrol/clk_IBUF_BUFG
    SLICE_X28Y170        FDRE                                         r  icontrol/cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y170        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.616 r  icontrol/cal_done_reg/Q
                         net (fo=75, routed)          1.123     3.740    iRAM1/cal_done_OBUF
    SLICE_X42Y200        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111     3.851 r  iRAM1/data_out4_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.726     5.577    data_out4_OBUF[9]
    AD14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.280     7.857 r  data_out4_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.857    data_out4[9]
    AD14                                                              r  data_out4[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/cal_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            data_out4[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.303ns  (logic 2.416ns (45.557%)  route 2.887ns (54.443%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.286ns (routing 0.347ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.222    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.250 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.286     2.536    icontrol/clk_IBUF_BUFG
    SLICE_X28Y170        FDRE                                         r  icontrol/cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y170        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.616 r  icontrol/cal_done_reg/Q
                         net (fo=75, routed)          0.942     3.558    iRAM1/cal_done_OBUF
    SLICE_X39Y210        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     3.624 r  iRAM1/data_out4_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.945     5.569    data_out4_OBUF[15]
    AF16                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.270     7.839 r  data_out4_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.839    data_out4[15]
    AF16                                                              r  data_out4[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iRAM1/DA2out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            data_out2[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.416ns  (logic 1.105ns (78.045%)  route 0.311ns (21.955%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.692ns (routing 0.193ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.443    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.460 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.692     1.152    iRAM1/clk_IBUF_BUFG
    SLICE_X42Y216        FDRE                                         r  iRAM1/DA2out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y216        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.191 r  iRAM1/DA2out_reg[9]/Q
                         net (fo=10, routed)          0.070     1.261    iRAM1/Q[9]
    SLICE_X42Y215        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.060     1.321 r  iRAM1/data_out2_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.241     1.562    data_out2_OBUF[9]
    D17                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.006     2.568 r  data_out2_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.568    data_out2[9]
    D17                                                               r  data_out2[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/DA2out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            data_out2[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.483ns  (logic 1.113ns (75.012%)  route 0.371ns (24.988%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.693ns (routing 0.193ns, distribution 0.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.443    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.460 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.693     1.153    iRAM1/clk_IBUF_BUFG
    SLICE_X42Y216        FDRE                                         r  iRAM1/DA2out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y216        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.191 r  iRAM1/DA2out_reg[10]/Q
                         net (fo=7, routed)           0.059     1.250    iRAM1/Q[10]
    SLICE_X42Y214        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.051     1.301 r  iRAM1/data_out2_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.312     1.613    data_out2_OBUF[10]
    D13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.024     2.636 r  data_out2_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.636    data_out2[10]
    D13                                                               r  data_out2[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/DA2out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            data_out2[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.123ns (73.819%)  route 0.398ns (26.181%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.697ns (routing 0.193ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.443    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.460 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.697     1.158    iRAM1/clk_IBUF_BUFG
    SLICE_X38Y212        FDRE                                         r  iRAM1/DA2out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y212        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.197 r  iRAM1/DA2out_reg[11]/Q
                         net (fo=13, routed)          0.187     1.384    iRAM1/Q[11]
    SLICE_X42Y214        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.059     1.443 r  iRAM1/data_out2_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.211     1.654    data_out2_OBUF[11]
    D14                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.025     2.679 r  data_out2_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.679    data_out2[11]
    D14                                                               r  data_out2[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/DA2out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            data_out2[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.604ns  (logic 1.078ns (67.176%)  route 0.527ns (32.824%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.662ns (routing 0.193ns, distribution 0.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.443    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.460 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.662     1.122    iRAM1/clk_IBUF_BUFG
    SLICE_X53Y216        FDRE                                         r  iRAM1/DA2out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y216        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.160 r  iRAM1/DA2out_reg[8]/Q
                         net (fo=9, routed)           0.246     1.406    iRAM1/Q[8]
    SLICE_X42Y215        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     1.441 r  iRAM1/data_out2_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.281     1.722    data_out2_OBUF[8]
    D16                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.005     2.727 r  data_out2_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.727    data_out2[8]
    D16                                                               r  data_out2[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/DA1out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            data_out1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.667ns  (logic 1.135ns (68.109%)  route 0.532ns (31.891%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.686ns (routing 0.193ns, distribution 0.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.443    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.460 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.686     1.146    iRAM1/clk_IBUF_BUFG
    SLICE_X45Y183        FDRE                                         r  iRAM1/DA1out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y183        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.185 r  iRAM1/DA1out_reg[7]/Q
                         net (fo=11, routed)          0.207     1.392    iRAM1/DA1out_reg[14]_0[7]
    SLICE_X41Y177        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.038     1.430 r  iRAM1/data_out1_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.325     1.755    data_out1_OBUF[7]
    B9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.058     2.813 r  data_out1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.813    data_out1[7]
    B9                                                                r  data_out1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/DA2out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            data_out2[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.675ns  (logic 1.086ns (64.842%)  route 0.589ns (35.158%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.686ns (routing 0.193ns, distribution 0.493ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.443    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.460 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.686     1.146    iRAM1/clk_IBUF_BUFG
    SLICE_X45Y207        FDRE                                         r  iRAM1/DA2out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y207        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.185 r  iRAM1/DA2out_reg[6]/Q
                         net (fo=12, routed)          0.226     1.411    iRAM1/Q[6]
    SLICE_X42Y215        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.035     1.446 r  iRAM1/data_out2_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.363     1.809    data_out2_OBUF[6]
    C15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.012     2.821 r  data_out2_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.821    data_out2[6]
    C15                                                               r  data_out2[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.653ns  (logic 1.086ns (65.690%)  route 0.567ns (34.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.711ns (routing 0.193ns, distribution 0.518ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.443    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.460 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.711     1.171    icontrol/clk_IBUF_BUFG
    SLICE_X28Y162        FDRE                                         r  icontrol/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y162        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.209 r  icontrol/done_reg/Q
                         net (fo=1, routed)           0.567     1.776    done_OBUF
    F11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.048     2.824 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     2.824    done
    F11                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/DA2out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            data_out2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.097ns (63.159%)  route 0.640ns (36.841%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.701ns (routing 0.193ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.443    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.460 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.701     1.161    iRAM1/clk_IBUF_BUFG
    SLICE_X42Y181        FDRE                                         r  iRAM1/DA2out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y181        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.199 r  iRAM1/DA2out_reg[0]/Q
                         net (fo=16, routed)          0.256     1.455    iRAM1/Q[0]
    SLICE_X42Y214        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.040     1.495 r  iRAM1/data_out2_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.384     1.879    data_out2_OBUF[0]
    A15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.019     2.898 r  data_out2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.898    data_out2[0]
    A15                                                               r  data_out2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/DA2out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            data_out2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.098ns (62.722%)  route 0.653ns (37.278%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.699ns (routing 0.193ns, distribution 0.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.443    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.460 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.699     1.160    iRAM1/clk_IBUF_BUFG
    SLICE_X41Y199        FDRE                                         r  iRAM1/DA2out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y199        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.199 r  iRAM1/DA2out_reg[4]/Q
                         net (fo=9, routed)           0.264     1.462    iRAM1/Q[4]
    SLICE_X41Y212        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     1.503 r  iRAM1/data_out2_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.389     1.892    data_out2_OBUF[4]
    C14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.018     2.911 r  data_out2_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.911    data_out2[4]
    C14                                                               r  data_out2[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/DA2out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Destination:            data_out2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 1.093ns (61.840%)  route 0.674ns (38.160%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.690ns (routing 0.193ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.352     0.352 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.352 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.443    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.460 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.690     1.151    iRAM1/clk_IBUF_BUFG
    SLICE_X44Y199        FDRE                                         r  iRAM1/DA2out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y199        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.189 r  iRAM1/DA2out_reg[1]/Q
                         net (fo=11, routed)          0.318     1.507    iRAM1/Q[1]
    SLICE_X42Y214        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.036     1.543 r  iRAM1/data_out2_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.356     1.899    data_out2_OBUF[1]
    A16                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.019     2.917 r  data_out2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.917    data_out2[1]
    A16                                                               r  data_out2[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           536 Endpoints
Min Delay           536 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/mode_out_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.590ns  (logic 1.116ns (24.308%)  route 3.474ns (75.692%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.070ns (routing 0.316ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.018     1.018 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    rst_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.018 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=375, routed)         1.809     2.827    icontrol/rst_IBUF
    SLICE_X24Y172        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     2.925 r  icontrol/mode_out[1]_i_1/O
                         net (fo=9, routed)           1.665     4.590    icontrol/mode_out[1]_i_1_n_0
    SLICE_X44Y208        FDRE                                         r  icontrol/mode_out_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.511    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.511 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.680    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.704 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.070     1.774    icontrol/clk_IBUF_BUFG
    SLICE_X44Y208        FDRE                                         r  icontrol/mode_out_reg[0]_rep/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/mode_out_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.588ns  (logic 1.116ns (24.318%)  route 3.472ns (75.682%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.070ns (routing 0.316ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.018     1.018 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    rst_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.018 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=375, routed)         1.809     2.827    icontrol/rst_IBUF
    SLICE_X24Y172        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     2.925 r  icontrol/mode_out[1]_i_1/O
                         net (fo=9, routed)           1.663     4.588    icontrol/mode_out[1]_i_1_n_0
    SLICE_X44Y208        FDRE                                         r  icontrol/mode_out_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.511    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.511 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.680    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.704 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.070     1.774    icontrol/clk_IBUF_BUFG
    SLICE_X44Y208        FDRE                                         r  icontrol/mode_out_reg[0]_rep__1/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/mode_out_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.588ns  (logic 1.116ns (24.318%)  route 3.472ns (75.682%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.070ns (routing 0.316ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.018     1.018 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    rst_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.018 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=375, routed)         1.809     2.827    icontrol/rst_IBUF
    SLICE_X24Y172        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     2.925 r  icontrol/mode_out[1]_i_1/O
                         net (fo=9, routed)           1.663     4.588    icontrol/mode_out[1]_i_1_n_0
    SLICE_X44Y208        FDRE                                         r  icontrol/mode_out_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.511    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.511 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.680    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.704 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.070     1.774    icontrol/clk_IBUF_BUFG
    SLICE_X44Y208        FDRE                                         r  icontrol/mode_out_reg[1]_rep__1/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/mode_out_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.558ns  (logic 1.116ns (24.479%)  route 3.442ns (75.521%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.064ns (routing 0.316ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.018     1.018 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    rst_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.018 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=375, routed)         1.809     2.827    icontrol/rst_IBUF
    SLICE_X24Y172        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     2.925 r  icontrol/mode_out[1]_i_1/O
                         net (fo=9, routed)           1.633     4.558    icontrol/mode_out[1]_i_1_n_0
    SLICE_X45Y208        FDRE                                         r  icontrol/mode_out_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.511    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.511 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.680    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.704 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.064     1.768    icontrol/clk_IBUF_BUFG
    SLICE_X45Y208        FDRE                                         r  icontrol/mode_out_reg[1]_rep__0/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/mode_out_reg[1]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.456ns  (logic 1.116ns (25.040%)  route 3.340ns (74.960%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.095ns (routing 0.316ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.018     1.018 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    rst_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.018 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=375, routed)         1.809     2.827    icontrol/rst_IBUF
    SLICE_X24Y172        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     2.925 r  icontrol/mode_out[1]_i_1/O
                         net (fo=9, routed)           1.531     4.456    icontrol/mode_out[1]_i_1_n_0
    SLICE_X42Y207        FDRE                                         r  icontrol/mode_out_reg[1]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.511    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.511 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.680    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.704 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.095     1.799    icontrol/clk_IBUF_BUFG
    SLICE_X42Y207        FDRE                                         r  icontrol/mode_out_reg[1]_rep__2/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/mode_out_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.089ns  (logic 1.116ns (27.288%)  route 2.973ns (72.712%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.078ns (routing 0.316ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.018     1.018 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    rst_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.018 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=375, routed)         1.809     2.827    icontrol/rst_IBUF
    SLICE_X24Y172        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     2.925 r  icontrol/mode_out[1]_i_1/O
                         net (fo=9, routed)           1.164     4.089    icontrol/mode_out[1]_i_1_n_0
    SLICE_X45Y204        FDRE                                         r  icontrol/mode_out_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.511    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.511 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.680    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.704 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.078     1.783    icontrol/clk_IBUF_BUFG
    SLICE_X45Y204        FDRE                                         r  icontrol/mode_out_reg[0]_rep__0/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/mode_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.531ns  (logic 1.116ns (31.604%)  route 2.415ns (68.396%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.193ns (routing 0.316ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.018     1.018 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    rst_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.018 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=375, routed)         1.809     2.827    icontrol/rst_IBUF
    SLICE_X24Y172        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     2.925 r  icontrol/mode_out[1]_i_1/O
                         net (fo=9, routed)           0.605     3.531    icontrol/mode_out[1]_i_1_n_0
    SLICE_X25Y206        FDRE                                         r  icontrol/mode_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.511    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.511 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.680    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.704 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.193     1.898    icontrol/clk_IBUF_BUFG
    SLICE_X25Y206        FDRE                                         r  icontrol/mode_out_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/mode_out_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.427ns  (logic 1.116ns (32.554%)  route 2.312ns (67.446%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.162ns (routing 0.316ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.018     1.018 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    rst_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.018 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=375, routed)         1.809     2.827    icontrol/rst_IBUF
    SLICE_X24Y172        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     2.925 r  icontrol/mode_out[1]_i_1/O
                         net (fo=9, routed)           0.502     3.427    icontrol/mode_out[1]_i_1_n_0
    SLICE_X23Y176        FDRE                                         r  icontrol/mode_out_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.511    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.511 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.680    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.704 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.162     1.867    icontrol/clk_IBUF_BUFG
    SLICE_X23Y176        FDRE                                         r  icontrol/mode_out_reg[1]_rep/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/mode_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.268ns  (logic 1.116ns (34.143%)  route 2.152ns (65.857%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.160ns (routing 0.316ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.018     1.018 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    rst_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.018 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=375, routed)         1.809     2.827    icontrol/rst_IBUF
    SLICE_X24Y172        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     2.925 r  icontrol/mode_out[1]_i_1/O
                         net (fo=9, routed)           0.343     3.268    icontrol/mode_out[1]_i_1_n_0
    SLICE_X23Y176        FDRE                                         r  icontrol/mode_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.511    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.511 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.680    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.704 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.160     1.865    icontrol/clk_IBUF_BUFG
    SLICE_X23Y176        FDRE                                         r  icontrol/mode_out_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            iAddress_Gen1/Radda1_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.268ns  (logic 1.018ns (31.148%)  route 2.250ns (68.852%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.164ns (routing 0.316ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F10                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.018     1.018 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    rst_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.018 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=375, routed)         2.250     3.268    iAddress_Gen1/rst_IBUF
    SLICE_X27Y217        FDCE                                         f  iAddress_Gen1/Radda1_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.511    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.511 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.680    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.704 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        1.164     1.868    iAddress_Gen1/clk_IBUF_BUFG
    SLICE_X27Y217        FDCE                                         r  iAddress_Gen1/Radda1_reg[0]_rep/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            icontrol/cal_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.377ns (38.076%)  route 0.613ns (61.924%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        1.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.812ns (routing 0.213ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H10                                               0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start_IBUF_inst/I
    H10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.353     0.353 f  start_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.353    start_IBUF_inst/OUT
    H10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.353 f  start_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.604     0.957    icontrol/start_IBUF
    SLICE_X28Y170        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.024     0.981 r  icontrol/cal_done_i_1/O
                         net (fo=1, routed)           0.009     0.990    icontrol/cal_done_i_1_n_0
    SLICE_X28Y170        FDRE                                         r  icontrol/cal_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.640     0.640 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.640    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.640 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.753    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.772 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.812     1.584    icontrol/clk_IBUF_BUFG
    SLICE_X28Y170        FDRE                                         r  icontrol/cal_done_reg/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            icontrol/counter1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.388ns (38.319%)  route 0.624ns (61.681%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.812ns (routing 0.213ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H10                                               0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start_IBUF_inst/I
    H10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.353     0.353 f  start_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.353    start_IBUF_inst/OUT
    H10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.353 f  start_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.536     0.889    icontrol/start_IBUF
    SLICE_X27Y161        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     0.924 r  icontrol/counter1[0]_i_1/O
                         net (fo=32, routed)          0.089     1.012    icontrol/counter1[0]_i_1_n_0
    SLICE_X28Y161        FDRE                                         r  icontrol/counter1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.640     0.640 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.640    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.640 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.753    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.772 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.812     1.585    icontrol/clk_IBUF_BUFG
    SLICE_X28Y161        FDRE                                         r  icontrol/counter1_reg[24]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            icontrol/counter1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.388ns (38.319%)  route 0.624ns (61.681%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.812ns (routing 0.213ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H10                                               0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start_IBUF_inst/I
    H10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.353     0.353 f  start_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.353    start_IBUF_inst/OUT
    H10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.353 f  start_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.536     0.889    icontrol/start_IBUF
    SLICE_X27Y161        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     0.924 r  icontrol/counter1[0]_i_1/O
                         net (fo=32, routed)          0.089     1.012    icontrol/counter1[0]_i_1_n_0
    SLICE_X28Y161        FDRE                                         r  icontrol/counter1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.640     0.640 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.640    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.640 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.753    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.772 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.812     1.585    icontrol/clk_IBUF_BUFG
    SLICE_X28Y161        FDRE                                         r  icontrol/counter1_reg[25]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            icontrol/counter1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.388ns (38.319%)  route 0.624ns (61.681%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.812ns (routing 0.213ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H10                                               0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start_IBUF_inst/I
    H10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.353     0.353 f  start_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.353    start_IBUF_inst/OUT
    H10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.353 f  start_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.536     0.889    icontrol/start_IBUF
    SLICE_X27Y161        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     0.924 r  icontrol/counter1[0]_i_1/O
                         net (fo=32, routed)          0.089     1.012    icontrol/counter1[0]_i_1_n_0
    SLICE_X28Y161        FDRE                                         r  icontrol/counter1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.640     0.640 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.640    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.640 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.753    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.772 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.812     1.585    icontrol/clk_IBUF_BUFG
    SLICE_X28Y161        FDRE                                         r  icontrol/counter1_reg[26]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            icontrol/counter1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.388ns (38.319%)  route 0.624ns (61.681%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.812ns (routing 0.213ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H10                                               0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start_IBUF_inst/I
    H10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.353     0.353 f  start_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.353    start_IBUF_inst/OUT
    H10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.353 f  start_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.536     0.889    icontrol/start_IBUF
    SLICE_X27Y161        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     0.924 r  icontrol/counter1[0]_i_1/O
                         net (fo=32, routed)          0.089     1.012    icontrol/counter1[0]_i_1_n_0
    SLICE_X28Y161        FDRE                                         r  icontrol/counter1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.640     0.640 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.640    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.640 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.753    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.772 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.812     1.585    icontrol/clk_IBUF_BUFG
    SLICE_X28Y161        FDRE                                         r  icontrol/counter1_reg[27]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            icontrol/counter1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.388ns (38.205%)  route 0.627ns (61.795%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.810ns (routing 0.213ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H10                                               0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start_IBUF_inst/I
    H10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.353     0.353 f  start_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.353    start_IBUF_inst/OUT
    H10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.353 f  start_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.536     0.889    icontrol/start_IBUF
    SLICE_X27Y161        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     0.924 r  icontrol/counter1[0]_i_1/O
                         net (fo=32, routed)          0.092     1.015    icontrol/counter1[0]_i_1_n_0
    SLICE_X28Y161        FDRE                                         r  icontrol/counter1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.640     0.640 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.640    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.640 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.753    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.772 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.810     1.583    icontrol/clk_IBUF_BUFG
    SLICE_X28Y161        FDRE                                         r  icontrol/counter1_reg[28]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            icontrol/counter1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.388ns (38.205%)  route 0.627ns (61.795%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.810ns (routing 0.213ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H10                                               0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start_IBUF_inst/I
    H10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.353     0.353 f  start_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.353    start_IBUF_inst/OUT
    H10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.353 f  start_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.536     0.889    icontrol/start_IBUF
    SLICE_X27Y161        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     0.924 r  icontrol/counter1[0]_i_1/O
                         net (fo=32, routed)          0.092     1.015    icontrol/counter1[0]_i_1_n_0
    SLICE_X28Y161        FDRE                                         r  icontrol/counter1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.640     0.640 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.640    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.640 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.753    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.772 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.810     1.583    icontrol/clk_IBUF_BUFG
    SLICE_X28Y161        FDRE                                         r  icontrol/counter1_reg[29]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            icontrol/counter1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.388ns (38.205%)  route 0.627ns (61.795%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.810ns (routing 0.213ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H10                                               0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start_IBUF_inst/I
    H10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.353     0.353 f  start_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.353    start_IBUF_inst/OUT
    H10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.353 f  start_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.536     0.889    icontrol/start_IBUF
    SLICE_X27Y161        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     0.924 r  icontrol/counter1[0]_i_1/O
                         net (fo=32, routed)          0.092     1.015    icontrol/counter1[0]_i_1_n_0
    SLICE_X28Y161        FDRE                                         r  icontrol/counter1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.640     0.640 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.640    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.640 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.753    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.772 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.810     1.583    icontrol/clk_IBUF_BUFG
    SLICE_X28Y161        FDRE                                         r  icontrol/counter1_reg[30]/C

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            icontrol/counter1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.015ns  (logic 0.388ns (38.205%)  route 0.627ns (61.795%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Clock Path Skew:        1.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.810ns (routing 0.213ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H10                                               0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start_IBUF_inst/I
    H10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.353     0.353 f  start_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.353    start_IBUF_inst/OUT
    H10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.353 f  start_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=11, routed)          0.536     0.889    icontrol/start_IBUF
    SLICE_X27Y161        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     0.924 r  icontrol/counter1[0]_i_1/O
                         net (fo=32, routed)          0.092     1.015    icontrol/counter1[0]_i_1_n_0
    SLICE_X28Y161        FDRE                                         r  icontrol/counter1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.640     0.640 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.640    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.640 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.753    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.772 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.810     1.583    icontrol/clk_IBUF_BUFG
    SLICE_X28Y161        FDRE                                         r  icontrol/counter1_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/counter6_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.923ns period=3.846ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.352ns (34.618%)  route 0.664ns (65.382%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.764ns (routing 0.213ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F10                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    F10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.352     0.352 r  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    rst_IBUF_inst/OUT
    F10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.352 r  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=375, routed)         0.664     1.016    icontrol/rst_IBUF
    SLICE_X30Y160        FDRE                                         r  icontrol/counter6_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.640     0.640 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.640    clk_IBUF_inst/OUT
    D11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.640 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.753    clk_IBUF
    BUFGCE_HDIO_X1Y4     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.772 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=4753, routed)        0.764     1.536    icontrol/clk_IBUF_BUFG
    SLICE_X30Y160        FDRE                                         r  icontrol/counter6_reg[7]/C





