
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000070  00800200  0000137c  00001410  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000137c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000018  00800270  00800270  00001480  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001480  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002b0  00000000  00000000  000014dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001cd5  00000000  00000000  0000178c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000ed8  00000000  00000000  00003461  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001536  00000000  00000000  00004339  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000640  00000000  00000000  00005870  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000724  00000000  00000000  00005eb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000e6e  00000000  00000000  000065d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000208  00000000  00000000  00007442  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	93 c1       	rjmp	.+806    	; 0x34c <__vector_9>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	b0 c1       	rjmp	.+864    	; 0x3d6 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	7f c2       	rjmp	.+1278   	; 0x58c <__vector_35>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0f c3       	rjmp	.+1566   	; 0x6bc <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	79 03       	fmul	r23, r17
      e6:	cb 03       	fmulsu	r20, r19
      e8:	cb 03       	fmulsu	r20, r19
      ea:	cb 03       	fmulsu	r20, r19
      ec:	cb 03       	fmulsu	r20, r19
      ee:	cb 03       	fmulsu	r20, r19
      f0:	cb 03       	fmulsu	r20, r19
      f2:	cb 03       	fmulsu	r20, r19
      f4:	79 03       	fmul	r23, r17
      f6:	cb 03       	fmulsu	r20, r19
      f8:	cb 03       	fmulsu	r20, r19
      fa:	cb 03       	fmulsu	r20, r19
      fc:	cb 03       	fmulsu	r20, r19
      fe:	cb 03       	fmulsu	r20, r19
     100:	cb 03       	fmulsu	r20, r19
     102:	cb 03       	fmulsu	r20, r19
     104:	7b 03       	fmul	r23, r19
     106:	cb 03       	fmulsu	r20, r19
     108:	cb 03       	fmulsu	r20, r19
     10a:	cb 03       	fmulsu	r20, r19
     10c:	cb 03       	fmulsu	r20, r19
     10e:	cb 03       	fmulsu	r20, r19
     110:	cb 03       	fmulsu	r20, r19
     112:	cb 03       	fmulsu	r20, r19
     114:	cb 03       	fmulsu	r20, r19
     116:	cb 03       	fmulsu	r20, r19
     118:	cb 03       	fmulsu	r20, r19
     11a:	cb 03       	fmulsu	r20, r19
     11c:	cb 03       	fmulsu	r20, r19
     11e:	cb 03       	fmulsu	r20, r19
     120:	cb 03       	fmulsu	r20, r19
     122:	cb 03       	fmulsu	r20, r19
     124:	7b 03       	fmul	r23, r19
     126:	cb 03       	fmulsu	r20, r19
     128:	cb 03       	fmulsu	r20, r19
     12a:	cb 03       	fmulsu	r20, r19
     12c:	cb 03       	fmulsu	r20, r19
     12e:	cb 03       	fmulsu	r20, r19
     130:	cb 03       	fmulsu	r20, r19
     132:	cb 03       	fmulsu	r20, r19
     134:	cb 03       	fmulsu	r20, r19
     136:	cb 03       	fmulsu	r20, r19
     138:	cb 03       	fmulsu	r20, r19
     13a:	cb 03       	fmulsu	r20, r19
     13c:	cb 03       	fmulsu	r20, r19
     13e:	cb 03       	fmulsu	r20, r19
     140:	cb 03       	fmulsu	r20, r19
     142:	cb 03       	fmulsu	r20, r19
     144:	c7 03       	fmuls	r20, r23
     146:	cb 03       	fmulsu	r20, r19
     148:	cb 03       	fmulsu	r20, r19
     14a:	cb 03       	fmulsu	r20, r19
     14c:	cb 03       	fmulsu	r20, r19
     14e:	cb 03       	fmulsu	r20, r19
     150:	cb 03       	fmulsu	r20, r19
     152:	cb 03       	fmulsu	r20, r19
     154:	a4 03       	fmuls	r18, r20
     156:	cb 03       	fmulsu	r20, r19
     158:	cb 03       	fmulsu	r20, r19
     15a:	cb 03       	fmulsu	r20, r19
     15c:	cb 03       	fmulsu	r20, r19
     15e:	cb 03       	fmulsu	r20, r19
     160:	cb 03       	fmulsu	r20, r19
     162:	cb 03       	fmulsu	r20, r19
     164:	cb 03       	fmulsu	r20, r19
     166:	cb 03       	fmulsu	r20, r19
     168:	cb 03       	fmulsu	r20, r19
     16a:	cb 03       	fmulsu	r20, r19
     16c:	cb 03       	fmulsu	r20, r19
     16e:	cb 03       	fmulsu	r20, r19
     170:	cb 03       	fmulsu	r20, r19
     172:	cb 03       	fmulsu	r20, r19
     174:	98 03       	fmulsu	r17, r16
     176:	cb 03       	fmulsu	r20, r19
     178:	cb 03       	fmulsu	r20, r19
     17a:	cb 03       	fmulsu	r20, r19
     17c:	cb 03       	fmulsu	r20, r19
     17e:	cb 03       	fmulsu	r20, r19
     180:	cb 03       	fmulsu	r20, r19
     182:	cb 03       	fmulsu	r20, r19
     184:	b6 03       	fmuls	r19, r22

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ec e7       	ldi	r30, 0x7C	; 124
     19e:	f3 e1       	ldi	r31, 0x13	; 19
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a0 37       	cpi	r26, 0x70	; 112
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a0 e7       	ldi	r26, 0x70	; 112
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a8 38       	cpi	r26, 0x88	; 136
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	bd d1       	rcall	.+890    	; 0x53c <main>
     1c2:	0c 94 bc 09 	jmp	0x1378	; 0x1378 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		return -1;
	} else if (test_bit(MCP2515_read(MCP_TXB0CTRL), 5)){
		return -2;
	}
	return 0; 
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	1f 92       	push	r1
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
     1d2:	fa d1       	rcall	.+1012   	; 0x5c8 <SPI_init>
     1d4:	8c d1       	rcall	.+792    	; 0x4ee <MCP2515_reset>
     1d6:	8f e9       	ldi	r24, 0x9F	; 159
     1d8:	9f e0       	ldi	r25, 0x0F	; 15
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	f1 f7       	brne	.-4      	; 0x1da <CAN_init+0x12>
     1de:	00 c0       	rjmp	.+0      	; 0x1e0 <CAN_init+0x18>
     1e0:	00 00       	nop
     1e2:	8e e0       	ldi	r24, 0x0E	; 14
     1e4:	89 d1       	rcall	.+786    	; 0x4f8 <MCP2515_read>
     1e6:	89 83       	std	Y+1, r24	; 0x01
     1e8:	89 81       	ldd	r24, Y+1	; 0x01
     1ea:	80 7e       	andi	r24, 0xE0	; 224
     1ec:	80 38       	cpi	r24, 0x80	; 128
     1ee:	31 f0       	breq	.+12     	; 0x1fc <CAN_init+0x34>
     1f0:	87 e0       	ldi	r24, 0x07	; 7
     1f2:	92 e0       	ldi	r25, 0x02	; 2
     1f4:	b8 d4       	rcall	.+2416   	; 0xb66 <puts>
     1f6:	81 e0       	ldi	r24, 0x01	; 1
     1f8:	90 e0       	ldi	r25, 0x00	; 0
     1fa:	2c c0       	rjmp	.+88     	; 0x254 <CAN_init+0x8c>
     1fc:	41 e0       	ldi	r20, 0x01	; 1
     1fe:	61 e0       	ldi	r22, 0x01	; 1
     200:	8b e2       	ldi	r24, 0x2B	; 43
     202:	88 d1       	rcall	.+784    	; 0x514 <MCP2515_bit_modify>
     204:	4f ef       	ldi	r20, 0xFF	; 255
     206:	60 e6       	ldi	r22, 0x60	; 96
     208:	80 e6       	ldi	r24, 0x60	; 96
     20a:	84 d1       	rcall	.+776    	; 0x514 <MCP2515_bit_modify>
     20c:	40 e0       	ldi	r20, 0x00	; 0
     20e:	60 ee       	ldi	r22, 0xE0	; 224
     210:	8f e0       	ldi	r24, 0x0F	; 15
     212:	80 d1       	rcall	.+768    	; 0x514 <MCP2515_bit_modify>
     214:	8e e0       	ldi	r24, 0x0E	; 14
     216:	70 d1       	rcall	.+736    	; 0x4f8 <MCP2515_read>
     218:	89 83       	std	Y+1, r24	; 0x01
     21a:	89 81       	ldd	r24, Y+1	; 0x01
     21c:	80 7e       	andi	r24, 0xE0	; 224
     21e:	31 f0       	breq	.+12     	; 0x22c <CAN_init+0x64>
     220:	82 e3       	ldi	r24, 0x32	; 50
     222:	92 e0       	ldi	r25, 0x02	; 2
     224:	a0 d4       	rcall	.+2368   	; 0xb66 <puts>
     226:	81 e0       	ldi	r24, 0x01	; 1
     228:	90 e0       	ldi	r25, 0x00	; 0
     22a:	14 c0       	rjmp	.+40     	; 0x254 <CAN_init+0x8c>
     22c:	eb e6       	ldi	r30, 0x6B	; 107
     22e:	f0 e0       	ldi	r31, 0x00	; 0
     230:	80 81       	ld	r24, Z
     232:	80 64       	ori	r24, 0x40	; 64
     234:	80 83       	st	Z, r24
     236:	e8 e6       	ldi	r30, 0x68	; 104
     238:	f0 e0       	ldi	r31, 0x00	; 0
     23a:	80 81       	ld	r24, Z
     23c:	81 60       	ori	r24, 0x01	; 1
     23e:	80 83       	st	Z, r24
     240:	e9 e6       	ldi	r30, 0x69	; 105
     242:	f0 e0       	ldi	r31, 0x00	; 0
     244:	80 81       	ld	r24, Z
     246:	8d 7f       	andi	r24, 0xFD	; 253
     248:	80 83       	st	Z, r24
     24a:	80 81       	ld	r24, Z
     24c:	8e 7f       	andi	r24, 0xFE	; 254
     24e:	80 83       	st	Z, r24
     250:	80 e0       	ldi	r24, 0x00	; 0
     252:	90 e0       	ldi	r25, 0x00	; 0
     254:	0f 90       	pop	r0
     256:	df 91       	pop	r29
     258:	cf 91       	pop	r28
     25a:	08 95       	ret

0000025c <CAN_recieve>:
     25c:	7f 92       	push	r7
     25e:	8f 92       	push	r8
     260:	9f 92       	push	r9
     262:	af 92       	push	r10
     264:	bf 92       	push	r11
     266:	cf 92       	push	r12
     268:	df 92       	push	r13
     26a:	ef 92       	push	r14
     26c:	ff 92       	push	r15
     26e:	0f 93       	push	r16
     270:	1f 93       	push	r17
     272:	cf 93       	push	r28
     274:	df 93       	push	r29
     276:	cd b7       	in	r28, 0x3d	; 61
     278:	de b7       	in	r29, 0x3e	; 62
     27a:	2c 97       	sbiw	r28, 0x0c	; 12
     27c:	0f b6       	in	r0, 0x3f	; 63
     27e:	f8 94       	cli
     280:	de bf       	out	0x3e, r29	; 62
     282:	0f be       	out	0x3f, r0	; 63
     284:	cd bf       	out	0x3d, r28	; 61
     286:	5c 01       	movw	r10, r24
     288:	81 e6       	ldi	r24, 0x61	; 97
     28a:	36 d1       	rcall	.+620    	; 0x4f8 <MCP2515_read>
     28c:	88 2e       	mov	r8, r24
     28e:	82 e6       	ldi	r24, 0x62	; 98
     290:	33 d1       	rcall	.+614    	; 0x4f8 <MCP2515_read>
     292:	82 95       	swap	r24
     294:	86 95       	lsr	r24
     296:	87 70       	andi	r24, 0x07	; 7
     298:	91 2c       	mov	r9, r1
     29a:	88 0c       	add	r8, r8
     29c:	99 1c       	adc	r9, r9
     29e:	88 0c       	add	r8, r8
     2a0:	99 1c       	adc	r9, r9
     2a2:	88 0c       	add	r8, r8
     2a4:	99 1c       	adc	r9, r9
     2a6:	88 2a       	or	r8, r24
     2a8:	85 e6       	ldi	r24, 0x65	; 101
     2aa:	26 d1       	rcall	.+588    	; 0x4f8 <MCP2515_read>
     2ac:	8f 70       	andi	r24, 0x0F	; 15
     2ae:	c8 2e       	mov	r12, r24
     2b0:	d1 2c       	mov	r13, r1
     2b2:	89 e0       	ldi	r24, 0x09	; 9
     2b4:	c8 16       	cp	r12, r24
     2b6:	d1 04       	cpc	r13, r1
     2b8:	24 f0       	brlt	.+8      	; 0x2c2 <CAN_recieve+0x66>
     2ba:	68 94       	set
     2bc:	cc 24       	eor	r12, r12
     2be:	c3 f8       	bld	r12, 3
     2c0:	d1 2c       	mov	r13, r1
     2c2:	1c 14       	cp	r1, r12
     2c4:	1d 04       	cpc	r1, r13
     2c6:	9c f4       	brge	.+38     	; 0x2ee <CAN_recieve+0x92>
     2c8:	8e 01       	movw	r16, r28
     2ca:	0b 5f       	subi	r16, 0xFB	; 251
     2cc:	1f 4f       	sbci	r17, 0xFF	; 255
     2ce:	78 01       	movw	r14, r16
     2d0:	ec 0c       	add	r14, r12
     2d2:	fd 1c       	adc	r15, r13
     2d4:	0f 2e       	mov	r0, r31
     2d6:	f6 e6       	ldi	r31, 0x66	; 102
     2d8:	7f 2e       	mov	r7, r31
     2da:	f0 2d       	mov	r31, r0
     2dc:	87 2d       	mov	r24, r7
     2de:	0c d1       	rcall	.+536    	; 0x4f8 <MCP2515_read>
     2e0:	f8 01       	movw	r30, r16
     2e2:	81 93       	st	Z+, r24
     2e4:	8f 01       	movw	r16, r30
     2e6:	73 94       	inc	r7
     2e8:	ee 15       	cp	r30, r14
     2ea:	ff 05       	cpc	r31, r15
     2ec:	b9 f7       	brne	.-18     	; 0x2dc <CAN_recieve+0x80>
     2ee:	10 92 72 02 	sts	0x0272, r1
     2f2:	9a 82       	std	Y+2, r9	; 0x02
     2f4:	89 82       	std	Y+1, r8	; 0x01
     2f6:	dc 82       	std	Y+4, r13	; 0x04
     2f8:	cb 82       	std	Y+3, r12	; 0x03
     2fa:	8c e0       	ldi	r24, 0x0C	; 12
     2fc:	fe 01       	movw	r30, r28
     2fe:	31 96       	adiw	r30, 0x01	; 1
     300:	d5 01       	movw	r26, r10
     302:	01 90       	ld	r0, Z+
     304:	0d 92       	st	X+, r0
     306:	8a 95       	dec	r24
     308:	e1 f7       	brne	.-8      	; 0x302 <CAN_recieve+0xa6>
     30a:	c5 01       	movw	r24, r10
     30c:	2c 96       	adiw	r28, 0x0c	; 12
     30e:	0f b6       	in	r0, 0x3f	; 63
     310:	f8 94       	cli
     312:	de bf       	out	0x3e, r29	; 62
     314:	0f be       	out	0x3f, r0	; 63
     316:	cd bf       	out	0x3d, r28	; 61
     318:	df 91       	pop	r29
     31a:	cf 91       	pop	r28
     31c:	1f 91       	pop	r17
     31e:	0f 91       	pop	r16
     320:	ff 90       	pop	r15
     322:	ef 90       	pop	r14
     324:	df 90       	pop	r13
     326:	cf 90       	pop	r12
     328:	bf 90       	pop	r11
     32a:	af 90       	pop	r10
     32c:	9f 90       	pop	r9
     32e:	8f 90       	pop	r8
     330:	7f 90       	pop	r7
     332:	08 95       	ret

00000334 <CAN_int_vect>:

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     334:	40 e0       	ldi	r20, 0x00	; 0
     336:	61 e0       	ldi	r22, 0x01	; 1
     338:	8c e2       	ldi	r24, 0x2C	; 44
     33a:	ec d0       	rcall	.+472    	; 0x514 <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     33c:	40 e0       	ldi	r20, 0x00	; 0
     33e:	64 e0       	ldi	r22, 0x04	; 4
     340:	8c e2       	ldi	r24, 0x2C	; 44
     342:	e8 d0       	rcall	.+464    	; 0x514 <MCP2515_bit_modify>
	rx_int_flag = 1;
     344:	81 e0       	ldi	r24, 0x01	; 1
     346:	80 93 72 02 	sts	0x0272, r24
     34a:	08 95       	ret

0000034c <__vector_9>:
	
}

ISR(PCINT0_vect){
     34c:	1f 92       	push	r1
     34e:	0f 92       	push	r0
     350:	0f b6       	in	r0, 0x3f	; 63
     352:	0f 92       	push	r0
     354:	11 24       	eor	r1, r1
     356:	0b b6       	in	r0, 0x3b	; 59
     358:	0f 92       	push	r0
     35a:	2f 93       	push	r18
     35c:	3f 93       	push	r19
     35e:	4f 93       	push	r20
     360:	5f 93       	push	r21
     362:	6f 93       	push	r22
     364:	7f 93       	push	r23
     366:	8f 93       	push	r24
     368:	9f 93       	push	r25
     36a:	af 93       	push	r26
     36c:	bf 93       	push	r27
     36e:	ef 93       	push	r30
     370:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	printf("interrrupt\n");
     372:	81 e5       	ldi	r24, 0x51	; 81
     374:	92 e0       	ldi	r25, 0x02	; 2
     376:	f7 d3       	rcall	.+2030   	; 0xb66 <puts>
	CAN_int_vect();
     378:	dd df       	rcall	.-70     	; 0x334 <CAN_int_vect>
     37a:	ff 91       	pop	r31
     37c:	ef 91       	pop	r30
     37e:	bf 91       	pop	r27
     380:	af 91       	pop	r26
     382:	9f 91       	pop	r25
     384:	8f 91       	pop	r24
     386:	7f 91       	pop	r23
     388:	6f 91       	pop	r22
     38a:	5f 91       	pop	r21
     38c:	4f 91       	pop	r20
     38e:	3f 91       	pop	r19
     390:	2f 91       	pop	r18
     392:	0f 90       	pop	r0
     394:	0b be       	out	0x3b, r0	; 59
     396:	0f 90       	pop	r0
     398:	0f be       	out	0x3f, r0	; 63
     39a:	0f 90       	pop	r0
     39c:	1f 90       	pop	r1
     39e:	18 95       	reti

000003a0 <ADC_init>:
	while(!ADC_ready);
	ADC_ready = 0;
	uint16_t data = ADCL | ADCH << 8;

	return data;
}
     3a0:	80 98       	cbi	0x10, 0	; 16
     3a2:	ea e7       	ldi	r30, 0x7A	; 122
     3a4:	f0 e0       	ldi	r31, 0x00	; 0
     3a6:	80 81       	ld	r24, Z
     3a8:	80 68       	ori	r24, 0x80	; 128
     3aa:	80 83       	st	Z, r24
     3ac:	80 81       	ld	r24, Z
     3ae:	84 60       	ori	r24, 0x04	; 4
     3b0:	80 83       	st	Z, r24
     3b2:	80 81       	ld	r24, Z
     3b4:	82 60       	ori	r24, 0x02	; 2
     3b6:	80 83       	st	Z, r24
     3b8:	80 81       	ld	r24, Z
     3ba:	81 60       	ori	r24, 0x01	; 1
     3bc:	80 83       	st	Z, r24
     3be:	ac e7       	ldi	r26, 0x7C	; 124
     3c0:	b0 e0       	ldi	r27, 0x00	; 0
     3c2:	8c 91       	ld	r24, X
     3c4:	80 68       	ori	r24, 0x80	; 128
     3c6:	8c 93       	st	X, r24
     3c8:	8c 91       	ld	r24, X
     3ca:	80 64       	ori	r24, 0x40	; 64
     3cc:	8c 93       	st	X, r24
     3ce:	80 81       	ld	r24, Z
     3d0:	88 60       	ori	r24, 0x08	; 8
     3d2:	80 83       	st	Z, r24
     3d4:	08 95       	ret

000003d6 <__vector_29>:



ISR(ADC_vect){
     3d6:	1f 92       	push	r1
     3d8:	0f 92       	push	r0
     3da:	0f b6       	in	r0, 0x3f	; 63
     3dc:	0f 92       	push	r0
     3de:	11 24       	eor	r1, r1
     3e0:	8f 93       	push	r24
     3e2:	9f 93       	push	r25
	ADC_ready = 1;
     3e4:	81 e0       	ldi	r24, 0x01	; 1
     3e6:	90 e0       	ldi	r25, 0x00	; 0
     3e8:	90 93 7b 02 	sts	0x027B, r25
     3ec:	80 93 7a 02 	sts	0x027A, r24
	//wake up the CPU
}
     3f0:	9f 91       	pop	r25
     3f2:	8f 91       	pop	r24
     3f4:	0f 90       	pop	r0
     3f6:	0f be       	out	0x3f, r0	; 63
     3f8:	0f 90       	pop	r0
     3fa:	1f 90       	pop	r1
     3fc:	18 95       	reti

000003fe <DAC_init>:
#include <avr/io.h>
#include "bit_functions.h"
#include <avr/interrupt.h>

void DAC_init(void){
	sei();
     3fe:	78 94       	sei
	TWI_Master_Initialise();
     400:	53 d1       	rcall	.+678    	; 0x6a8 <TWI_Master_Initialise>
	cli();
     402:	f8 94       	cli
	//set_bit(TWSR, TWPS1); 
	//set_bit(TWSR, TWPS0);
	
	
	//Set SDA og SCK til output
	set_bit(DDRD, PD0);
     404:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1);
     406:	51 9a       	sbi	0x0a, 1	; 10
     408:	08 95       	ret

0000040a <motor_reset_encoder>:
		set_bit(PORTH, PH1);
	}
}

void motor_reset_encoder(void){
	clr_bit(PORTH, PH6);
     40a:	e2 e0       	ldi	r30, 0x02	; 2
     40c:	f1 e0       	ldi	r31, 0x01	; 1
     40e:	80 81       	ld	r24, Z
     410:	8f 7b       	andi	r24, 0xBF	; 191
     412:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     414:	2f ef       	ldi	r18, 0xFF	; 255
     416:	8a e6       	ldi	r24, 0x6A	; 106
     418:	93 e0       	ldi	r25, 0x03	; 3
     41a:	21 50       	subi	r18, 0x01	; 1
     41c:	80 40       	sbci	r24, 0x00	; 0
     41e:	90 40       	sbci	r25, 0x00	; 0
     420:	e1 f7       	brne	.-8      	; 0x41a <motor_reset_encoder+0x10>
     422:	00 c0       	rjmp	.+0      	; 0x424 <motor_reset_encoder+0x1a>
     424:	00 00       	nop
	_delay_ms(70);	
	set_bit(PORTH, PH6);
     426:	80 81       	ld	r24, Z
     428:	80 64       	ori	r24, 0x40	; 64
     42a:	80 83       	st	Z, r24
     42c:	08 95       	ret

0000042e <motor_init>:
int prev_error = 0; 

 

void motor_init(void){
	DAC_init();
     42e:	e7 df       	rcall	.-50     	; 0x3fe <DAC_init>
	//declare output pins
	set_bit(DDRH, PH4);				//EN as output
     430:	e1 e0       	ldi	r30, 0x01	; 1
     432:	f1 e0       	ldi	r31, 0x01	; 1
     434:	80 81       	ld	r24, Z
     436:	80 61       	ori	r24, 0x10	; 16
     438:	80 83       	st	Z, r24
	//enable motor
	set_bit(PORTH, PH4);
     43a:	a2 e0       	ldi	r26, 0x02	; 2
     43c:	b1 e0       	ldi	r27, 0x01	; 1
     43e:	8c 91       	ld	r24, X
     440:	80 61       	ori	r24, 0x10	; 16
     442:	8c 93       	st	X, r24
	set_bit(DDRH, PH1);				//DIR as output
     444:	80 81       	ld	r24, Z
     446:	82 60       	ori	r24, 0x02	; 2
     448:	80 83       	st	Z, r24
	set_bit(DDRH, PH5);				//!OE as output
     44a:	80 81       	ld	r24, Z
     44c:	80 62       	ori	r24, 0x20	; 32
     44e:	80 83       	st	Z, r24
	set_bit(DDRH, PH3);				//SEL as output
     450:	80 81       	ld	r24, Z
     452:	88 60       	ori	r24, 0x08	; 8
     454:	80 83       	st	Z, r24
	set_bit(DDRH, PH6);				//!RST as output
     456:	80 81       	ld	r24, Z
     458:	80 64       	ori	r24, 0x40	; 64
     45a:	80 83       	st	Z, r24
	
	set_bit(PORTH, PH5);			//Output enables
     45c:	8c 91       	ld	r24, X
     45e:	80 62       	ori	r24, 0x20	; 32
     460:	8c 93       	st	X, r24
	set_bit(PORTH, PH6);			//set restart to pin
     462:	8c 91       	ld	r24, X
     464:	80 64       	ori	r24, 0x40	; 64
     466:	8c 93       	st	X, r24
	
	
	
	DDRK = 0x00;
     468:	10 92 07 01 	sts	0x0107, r1
	motor_reset_encoder();
     46c:	ce df       	rcall	.-100    	; 0x40a <motor_reset_encoder>
	
	
	
	//Set timer/counter0 interrupt
	//Normal mode
	clr_bit(TCCR3A, WGM31);
     46e:	e0 e9       	ldi	r30, 0x90	; 144
     470:	f0 e0       	ldi	r31, 0x00	; 0
     472:	80 81       	ld	r24, Z
     474:	8d 7f       	andi	r24, 0xFD	; 253
     476:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     478:	80 81       	ld	r24, Z
     47a:	8e 7f       	andi	r24, 0xFE	; 254
     47c:	80 83       	st	Z, r24
	
	//Prescaler Fosc/8
	set_bit(TCCR3B, CS31);
     47e:	e1 e9       	ldi	r30, 0x91	; 145
     480:	f0 e0       	ldi	r31, 0x00	; 0
     482:	80 81       	ld	r24, Z
     484:	82 60       	ori	r24, 0x02	; 2
     486:	80 83       	st	Z, r24

	//Interrupt enable overflow
	set_bit(TIMSK3, TOIE3);
     488:	e1 e7       	ldi	r30, 0x71	; 113
     48a:	f0 e0       	ldi	r31, 0x00	; 0
     48c:	80 81       	ld	r24, Z
     48e:	81 60       	ori	r24, 0x01	; 1
     490:	80 83       	st	Z, r24
     492:	08 95       	ret

00000494 <servo_init>:
#include "SERVO_driver.h"
#include "UART_driver.h"


void servo_init(void){
	pwm_init();
     494:	ae d0       	rcall	.+348    	; 0x5f2 <pwm_init>
	//initialize to center position
	pwm_set_pulse_width(0.0015);
     496:	66 ea       	ldi	r22, 0xA6	; 166
     498:	7b e9       	ldi	r23, 0x9B	; 155
     49a:	84 ec       	ldi	r24, 0xC4	; 196
     49c:	9a e3       	ldi	r25, 0x3A	; 58
     49e:	d0 c0       	rjmp	.+416    	; 0x640 <pwm_set_pulse_width>
     4a0:	08 95       	ret

000004a2 <solenoid_init>:



void solenoid_init(void){
	//Set solenoidpin(A1 == PF1) to output
	set_bit(DDRF, PF1);
     4a2:	81 9a       	sbi	0x10, 1	; 16
	set_bit(PORTF, PF1);
     4a4:	89 9a       	sbi	0x11, 1	; 17
     4a6:	08 95       	ret

000004a8 <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while(!( UCSR0A & (1<<UDRE0)) );
     4a8:	e0 ec       	ldi	r30, 0xC0	; 192
     4aa:	f0 e0       	ldi	r31, 0x00	; 0
     4ac:	90 81       	ld	r25, Z
     4ae:	95 ff       	sbrs	r25, 5
     4b0:	fd cf       	rjmp	.-6      	; 0x4ac <UART_transmit+0x4>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     4b2:	80 93 c6 00 	sts	0x00C6, r24
	return 0; 
}
     4b6:	80 e0       	ldi	r24, 0x00	; 0
     4b8:	90 e0       	ldi	r25, 0x00	; 0
     4ba:	08 95       	ret

000004bc <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     4bc:	e0 ec       	ldi	r30, 0xC0	; 192
     4be:	f0 e0       	ldi	r31, 0x00	; 0
     4c0:	80 81       	ld	r24, Z
     4c2:	88 23       	and	r24, r24
     4c4:	ec f7       	brge	.-6      	; 0x4c0 <UART_receive+0x4>
 
	//Get and return received data from buffer
 
	return UDR0;
     4c6:	80 91 c6 00 	lds	r24, 0x00C6
}
     4ca:	08 95       	ret

000004cc <UART_init>:

int UART_init(unsigned int ubrr){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     4cc:	80 93 c4 00 	sts	0x00C4, r24

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     4d0:	88 e1       	ldi	r24, 0x18	; 24
     4d2:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     4d6:	6e e5       	ldi	r22, 0x5E	; 94
     4d8:	72 e0       	ldi	r23, 0x02	; 2
     4da:	84 e5       	ldi	r24, 0x54	; 84
     4dc:	92 e0       	ldi	r25, 0x02	; 2
     4de:	e8 d2       	rcall	.+1488   	; 0xab0 <fdevopen>
     4e0:	90 93 7d 02 	sts	0x027D, r25
     4e4:	80 93 7c 02 	sts	0x027C, r24
	
	
	return 0; 
}
     4e8:	80 e0       	ldi	r24, 0x00	; 0
     4ea:	90 e0       	ldi	r25, 0x00	; 0
     4ec:	08 95       	ret

000004ee <MCP2515_reset>:
	SPI_read_write(MCP_READ_STATUS);
	status = SPI_read_write(0xFF);
	status = SPI_read_write(0xFF);		//send same data two times
	SPI_deactivate_SS();	
	return status;
}
     4ee:	68 d0       	rcall	.+208    	; 0x5c0 <SPI_activate_SS>
     4f0:	80 ec       	ldi	r24, 0xC0	; 192
     4f2:	60 d0       	rcall	.+192    	; 0x5b4 <SPI_read_write>
     4f4:	67 c0       	rjmp	.+206    	; 0x5c4 <SPI_deactivate_SS>
     4f6:	08 95       	ret

000004f8 <MCP2515_read>:
     4f8:	cf 93       	push	r28
     4fa:	c8 2f       	mov	r28, r24
     4fc:	61 d0       	rcall	.+194    	; 0x5c0 <SPI_activate_SS>
     4fe:	83 e0       	ldi	r24, 0x03	; 3
     500:	59 d0       	rcall	.+178    	; 0x5b4 <SPI_read_write>
     502:	8c 2f       	mov	r24, r28
     504:	57 d0       	rcall	.+174    	; 0x5b4 <SPI_read_write>
     506:	80 e0       	ldi	r24, 0x00	; 0
     508:	55 d0       	rcall	.+170    	; 0x5b4 <SPI_read_write>
     50a:	c8 2f       	mov	r28, r24
     50c:	5b d0       	rcall	.+182    	; 0x5c4 <SPI_deactivate_SS>
     50e:	8c 2f       	mov	r24, r28
     510:	cf 91       	pop	r28
     512:	08 95       	ret

00000514 <MCP2515_bit_modify>:


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     514:	1f 93       	push	r17
     516:	cf 93       	push	r28
     518:	df 93       	push	r29
     51a:	18 2f       	mov	r17, r24
     51c:	d6 2f       	mov	r29, r22
     51e:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     520:	4f d0       	rcall	.+158    	; 0x5c0 <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     522:	85 e0       	ldi	r24, 0x05	; 5
     524:	47 d0       	rcall	.+142    	; 0x5b4 <SPI_read_write>
	SPI_read_write(address);
     526:	81 2f       	mov	r24, r17
     528:	45 d0       	rcall	.+138    	; 0x5b4 <SPI_read_write>
	SPI_read_write(mask_byte);
     52a:	8d 2f       	mov	r24, r29
     52c:	43 d0       	rcall	.+134    	; 0x5b4 <SPI_read_write>
	SPI_read_write(data_byte);
     52e:	8c 2f       	mov	r24, r28
     530:	41 d0       	rcall	.+130    	; 0x5b4 <SPI_read_write>
	SPI_deactivate_SS();
     532:	48 d0       	rcall	.+144    	; 0x5c4 <SPI_deactivate_SS>
     534:	df 91       	pop	r29
     536:	cf 91       	pop	r28
     538:	1f 91       	pop	r17
     53a:	08 95       	ret

0000053c <main>:
typedef enum {IDLE, USB, PS2} states;
states current_state = IDLE;
typedef enum {EASY, MEDIUM, HARD} difficulty;
difficulty mode = EASY;
int main(void)
{
     53c:	cf 93       	push	r28
     53e:	df 93       	push	r29
     540:	cd b7       	in	r28, 0x3d	; 61
     542:	de b7       	in	r29, 0x3e	; 62
     544:	2c 97       	sbiw	r28, 0x0c	; 12
     546:	0f b6       	in	r0, 0x3f	; 63
     548:	f8 94       	cli
     54a:	de bf       	out	0x3e, r29	; 62
     54c:	0f be       	out	0x3f, r0	; 63
     54e:	cd bf       	out	0x3d, r28	; 61
	
	cli();
     550:	f8 94       	cli
	UART_init(MYUBRR);
     552:	87 e6       	ldi	r24, 0x67	; 103
     554:	90 e0       	ldi	r25, 0x00	; 0
     556:	ba df       	rcall	.-140    	; 0x4cc <UART_init>
	CAN_init();
     558:	37 de       	rcall	.-914    	; 0x1c8 <CAN_init>
	servo_init();
     55a:	9c df       	rcall	.-200    	; 0x494 <servo_init>
	ADC_init();
     55c:	21 df       	rcall	.-446    	; 0x3a0 <ADC_init>
	solenoid_init();
     55e:	a1 df       	rcall	.-190    	; 0x4a2 <solenoid_init>
	motor_init();
     560:	66 df       	rcall	.-308    	; 0x42e <motor_init>
	
	sei();
     562:	78 94       	sei
	while(1)
	{
		if (rx_int_flag){
			Message recieve_msg = CAN_recieve();
			int received_state = recieve_msg.data[3];
			printf("current state %d \n", recieve_msg.data[3]);
     564:	0c e5       	ldi	r16, 0x5C	; 92
     566:	12 e0       	ldi	r17, 0x02	; 2
	
	*/
	
	while(1)
	{
		if (rx_int_flag){
     568:	80 91 72 02 	lds	r24, 0x0272
     56c:	88 23       	and	r24, r24
     56e:	e1 f3       	breq	.-8      	; 0x568 <main+0x2c>
			Message recieve_msg = CAN_recieve();
     570:	ce 01       	movw	r24, r28
     572:	01 96       	adiw	r24, 0x01	; 1
     574:	73 de       	rcall	.-794    	; 0x25c <CAN_recieve>
			int received_state = recieve_msg.data[3];
			printf("current state %d \n", recieve_msg.data[3]);
     576:	88 85       	ldd	r24, Y+8	; 0x08
     578:	1f 92       	push	r1
     57a:	8f 93       	push	r24
     57c:	1f 93       	push	r17
     57e:	0f 93       	push	r16
     580:	e1 d2       	rcall	.+1474   	; 0xb44 <printf>
     582:	0f 90       	pop	r0
     584:	0f 90       	pop	r0
     586:	0f 90       	pop	r0
     588:	0f 90       	pop	r0
     58a:	ee cf       	rjmp	.-36     	; 0x568 <main+0x2c>

0000058c <__vector_35>:
	*/}
	return 0;
}


ISR(TIMER3_OVF_vect){
     58c:	1f 92       	push	r1
     58e:	0f 92       	push	r0
     590:	0f b6       	in	r0, 0x3f	; 63
     592:	0f 92       	push	r0
     594:	11 24       	eor	r1, r1
     596:	8f 93       	push	r24
     598:	9f 93       	push	r25
	timer_flag = 1;
     59a:	81 e0       	ldi	r24, 0x01	; 1
     59c:	90 e0       	ldi	r25, 0x00	; 0
     59e:	90 93 71 02 	sts	0x0271, r25
     5a2:	80 93 70 02 	sts	0x0270, r24
	
     5a6:	9f 91       	pop	r25
     5a8:	8f 91       	pop	r24
     5aa:	0f 90       	pop	r0
     5ac:	0f be       	out	0x3f, r0	; 63
     5ae:	0f 90       	pop	r0
     5b0:	1f 90       	pop	r1
     5b2:	18 95       	reti

000005b4 <SPI_read_write>:

} 

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     5b4:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     5b6:	0d b4       	in	r0, 0x2d	; 45
     5b8:	07 fe       	sbrs	r0, 7
     5ba:	fd cf       	rjmp	.-6      	; 0x5b6 <SPI_read_write+0x2>
	
	return SPDR;
     5bc:	8e b5       	in	r24, 0x2e	; 46
}
     5be:	08 95       	ret

000005c0 <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     5c0:	2f 98       	cbi	0x05, 7	; 5
     5c2:	08 95       	ret

000005c4 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     5c4:	2f 9a       	sbi	0x05, 7	; 5
     5c6:	08 95       	ret

000005c8 <SPI_init>:

void SPI_init(void){
	
	
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     5c8:	8c b5       	in	r24, 0x2c	; 44
     5ca:	80 61       	ori	r24, 0x10	; 16
     5cc:	8c bd       	out	0x2c, r24	; 44
	//set SPI clock rate = Fosc/16 
	set_bit(SPCR, SPR0);
     5ce:	8c b5       	in	r24, 0x2c	; 44
     5d0:	81 60       	ori	r24, 0x01	; 1
     5d2:	8c bd       	out	0x2c, r24	; 44
	
	//Clock polarity SCK is high when idle
	set_bit(SPCR, CPOL);
     5d4:	8c b5       	in	r24, 0x2c	; 44
     5d6:	88 60       	ori	r24, 0x08	; 8
     5d8:	8c bd       	out	0x2c, r24	; 44
	//Clock phase transmit
	set_bit(SPCR, CPHA);
     5da:	8c b5       	in	r24, 0x2c	; 44
     5dc:	84 60       	ori	r24, 0x04	; 4
     5de:	8c bd       	out	0x2c, r24	; 44
	
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     5e0:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, SCK);
     5e2:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, SS);
     5e4:	27 9a       	sbi	0x04, 7	; 4
	set_bit(DDRB, PB0);
     5e6:	20 9a       	sbi	0x04, 0	; 4


	//SPI enable
	set_bit(SPCR, SPE);
     5e8:	8c b5       	in	r24, 0x2c	; 44
     5ea:	80 64       	ori	r24, 0x40	; 64
     5ec:	8c bd       	out	0x2c, r24	; 44
	SPI_deactivate_SS();
     5ee:	ea cf       	rjmp	.-44     	; 0x5c4 <SPI_deactivate_SS>
     5f0:	08 95       	ret

000005f2 <pwm_init>:
void pwm_set_period(float sec){
	if ((sec < 0.021) & (sec > 0.009)){
		uint16_t period = (PWM_FREQ)*sec -0.5;
		ICR1 = period;  
	}
}
     5f2:	e0 e8       	ldi	r30, 0x80	; 128
     5f4:	f0 e0       	ldi	r31, 0x00	; 0
     5f6:	80 81       	ld	r24, Z
     5f8:	80 68       	ori	r24, 0x80	; 128
     5fa:	80 83       	st	Z, r24
     5fc:	80 81       	ld	r24, Z
     5fe:	8f 7b       	andi	r24, 0xBF	; 191
     600:	80 83       	st	Z, r24
     602:	80 81       	ld	r24, Z
     604:	82 60       	ori	r24, 0x02	; 2
     606:	80 83       	st	Z, r24
     608:	80 81       	ld	r24, Z
     60a:	8e 7f       	andi	r24, 0xFE	; 254
     60c:	80 83       	st	Z, r24
     60e:	e1 e8       	ldi	r30, 0x81	; 129
     610:	f0 e0       	ldi	r31, 0x00	; 0
     612:	80 81       	ld	r24, Z
     614:	88 60       	ori	r24, 0x08	; 8
     616:	80 83       	st	Z, r24
     618:	80 81       	ld	r24, Z
     61a:	80 61       	ori	r24, 0x10	; 16
     61c:	80 83       	st	Z, r24
     61e:	80 81       	ld	r24, Z
     620:	84 60       	ori	r24, 0x04	; 4
     622:	80 83       	st	Z, r24
     624:	80 81       	ld	r24, Z
     626:	8d 7f       	andi	r24, 0xFD	; 253
     628:	80 83       	st	Z, r24
     62a:	80 81       	ld	r24, Z
     62c:	8e 7f       	andi	r24, 0xFE	; 254
     62e:	80 83       	st	Z, r24
     630:	25 9a       	sbi	0x04, 5	; 4
     632:	81 ee       	ldi	r24, 0xE1	; 225
     634:	94 e0       	ldi	r25, 0x04	; 4
     636:	90 93 87 00 	sts	0x0087, r25
     63a:	80 93 86 00 	sts	0x0086, r24
     63e:	08 95       	ret

00000640 <pwm_set_pulse_width>:

void pwm_set_pulse_width(float sec){
     640:	cf 92       	push	r12
     642:	df 92       	push	r13
     644:	ef 92       	push	r14
     646:	ff 92       	push	r15
     648:	cf 93       	push	r28
     64a:	6b 01       	movw	r12, r22
     64c:	7c 01       	movw	r14, r24
	cli();
     64e:	f8 94       	cli
	if ((sec < 0.0021) & (sec > 0.0009)){
     650:	c1 e0       	ldi	r28, 0x01	; 1
     652:	2a ef       	ldi	r18, 0xFA	; 250
     654:	3d ee       	ldi	r19, 0xED	; 237
     656:	4b e6       	ldi	r20, 0x6B	; 107
     658:	5a e3       	ldi	r21, 0x3A	; 58
     65a:	bd d1       	rcall	.+890    	; 0x9d6 <__gesf2>
     65c:	18 16       	cp	r1, r24
     65e:	0c f0       	brlt	.+2      	; 0x662 <pwm_set_pulse_width+0x22>
     660:	c0 e0       	ldi	r28, 0x00	; 0
     662:	cc 23       	and	r28, r28
     664:	d1 f0       	breq	.+52     	; 0x69a <pwm_set_pulse_width+0x5a>
     666:	27 e2       	ldi	r18, 0x27	; 39
     668:	30 ea       	ldi	r19, 0xA0	; 160
     66a:	49 e0       	ldi	r20, 0x09	; 9
     66c:	5b e3       	ldi	r21, 0x3B	; 59
     66e:	c7 01       	movw	r24, r14
     670:	b6 01       	movw	r22, r12
     672:	0c d1       	rcall	.+536    	; 0x88c <__cmpsf2>
     674:	88 23       	and	r24, r24
     676:	8c f4       	brge	.+34     	; 0x69a <pwm_set_pulse_width+0x5a>
		
		uint16_t pulse = PWM_FREQ*sec -0.5;
     678:	20 e0       	ldi	r18, 0x00	; 0
     67a:	34 e2       	ldi	r19, 0x24	; 36
     67c:	44 e7       	ldi	r20, 0x74	; 116
     67e:	57 e4       	ldi	r21, 0x47	; 71
     680:	c7 01       	movw	r24, r14
     682:	b6 01       	movw	r22, r12
     684:	ac d1       	rcall	.+856    	; 0x9de <__mulsf3>
     686:	20 e0       	ldi	r18, 0x00	; 0
     688:	30 e0       	ldi	r19, 0x00	; 0
     68a:	40 e0       	ldi	r20, 0x00	; 0
     68c:	5f e3       	ldi	r21, 0x3F	; 63
     68e:	99 d0       	rcall	.+306    	; 0x7c2 <__subsf3>
     690:	01 d1       	rcall	.+514    	; 0x894 <__fixunssfsi>
		OCR1A = pulse;
     692:	70 93 89 00 	sts	0x0089, r23
     696:	60 93 88 00 	sts	0x0088, r22
	}

	sei();
     69a:	78 94       	sei
}
     69c:	cf 91       	pop	r28
     69e:	ff 90       	pop	r15
     6a0:	ef 90       	pop	r14
     6a2:	df 90       	pop	r13
     6a4:	cf 90       	pop	r12
     6a6:	08 95       	ret

000006a8 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     6a8:	8c e0       	ldi	r24, 0x0C	; 12
     6aa:	80 93 b8 00 	sts	0x00B8, r24
     6ae:	8f ef       	ldi	r24, 0xFF	; 255
     6b0:	80 93 bb 00 	sts	0x00BB, r24
     6b4:	84 e0       	ldi	r24, 0x04	; 4
     6b6:	80 93 bc 00 	sts	0x00BC, r24
     6ba:	08 95       	ret

000006bc <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     6bc:	1f 92       	push	r1
     6be:	0f 92       	push	r0
     6c0:	0f b6       	in	r0, 0x3f	; 63
     6c2:	0f 92       	push	r0
     6c4:	11 24       	eor	r1, r1
     6c6:	0b b6       	in	r0, 0x3b	; 59
     6c8:	0f 92       	push	r0
     6ca:	2f 93       	push	r18
     6cc:	3f 93       	push	r19
     6ce:	8f 93       	push	r24
     6d0:	9f 93       	push	r25
     6d2:	af 93       	push	r26
     6d4:	bf 93       	push	r27
     6d6:	ef 93       	push	r30
     6d8:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     6da:	80 91 b9 00 	lds	r24, 0x00B9
     6de:	90 e0       	ldi	r25, 0x00	; 0
     6e0:	fc 01       	movw	r30, r24
     6e2:	38 97       	sbiw	r30, 0x08	; 8
     6e4:	e1 35       	cpi	r30, 0x51	; 81
     6e6:	f1 05       	cpc	r31, r1
     6e8:	08 f0       	brcs	.+2      	; 0x6ec <__vector_39+0x30>
     6ea:	55 c0       	rjmp	.+170    	; 0x796 <__vector_39+0xda>
     6ec:	ee 58       	subi	r30, 0x8E	; 142
     6ee:	ff 4f       	sbci	r31, 0xFF	; 255
     6f0:	d9 c1       	rjmp	.+946    	; 0xaa4 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     6f2:	10 92 73 02 	sts	0x0273, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     6f6:	e0 91 73 02 	lds	r30, 0x0273
     6fa:	80 91 75 02 	lds	r24, 0x0275
     6fe:	e8 17       	cp	r30, r24
     700:	70 f4       	brcc	.+28     	; 0x71e <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     702:	81 e0       	ldi	r24, 0x01	; 1
     704:	8e 0f       	add	r24, r30
     706:	80 93 73 02 	sts	0x0273, r24
     70a:	f0 e0       	ldi	r31, 0x00	; 0
     70c:	ea 58       	subi	r30, 0x8A	; 138
     70e:	fd 4f       	sbci	r31, 0xFD	; 253
     710:	80 81       	ld	r24, Z
     712:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     716:	85 e8       	ldi	r24, 0x85	; 133
     718:	80 93 bc 00 	sts	0x00BC, r24
     71c:	43 c0       	rjmp	.+134    	; 0x7a4 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     71e:	80 91 74 02 	lds	r24, 0x0274
     722:	81 60       	ori	r24, 0x01	; 1
     724:	80 93 74 02 	sts	0x0274, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     728:	84 e9       	ldi	r24, 0x94	; 148
     72a:	80 93 bc 00 	sts	0x00BC, r24
     72e:	3a c0       	rjmp	.+116    	; 0x7a4 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     730:	e0 91 73 02 	lds	r30, 0x0273
     734:	81 e0       	ldi	r24, 0x01	; 1
     736:	8e 0f       	add	r24, r30
     738:	80 93 73 02 	sts	0x0273, r24
     73c:	80 91 bb 00 	lds	r24, 0x00BB
     740:	f0 e0       	ldi	r31, 0x00	; 0
     742:	ea 58       	subi	r30, 0x8A	; 138
     744:	fd 4f       	sbci	r31, 0xFD	; 253
     746:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     748:	20 91 73 02 	lds	r18, 0x0273
     74c:	30 e0       	ldi	r19, 0x00	; 0
     74e:	80 91 75 02 	lds	r24, 0x0275
     752:	90 e0       	ldi	r25, 0x00	; 0
     754:	01 97       	sbiw	r24, 0x01	; 1
     756:	28 17       	cp	r18, r24
     758:	39 07       	cpc	r19, r25
     75a:	24 f4       	brge	.+8      	; 0x764 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     75c:	85 ec       	ldi	r24, 0xC5	; 197
     75e:	80 93 bc 00 	sts	0x00BC, r24
     762:	20 c0       	rjmp	.+64     	; 0x7a4 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     764:	85 e8       	ldi	r24, 0x85	; 133
     766:	80 93 bc 00 	sts	0x00BC, r24
     76a:	1c c0       	rjmp	.+56     	; 0x7a4 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     76c:	80 91 bb 00 	lds	r24, 0x00BB
     770:	e0 91 73 02 	lds	r30, 0x0273
     774:	f0 e0       	ldi	r31, 0x00	; 0
     776:	ea 58       	subi	r30, 0x8A	; 138
     778:	fd 4f       	sbci	r31, 0xFD	; 253
     77a:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     77c:	80 91 74 02 	lds	r24, 0x0274
     780:	81 60       	ori	r24, 0x01	; 1
     782:	80 93 74 02 	sts	0x0274, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     786:	84 e9       	ldi	r24, 0x94	; 148
     788:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     78c:	0b c0       	rjmp	.+22     	; 0x7a4 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     78e:	85 ea       	ldi	r24, 0xA5	; 165
     790:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     794:	07 c0       	rjmp	.+14     	; 0x7a4 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     796:	80 91 b9 00 	lds	r24, 0x00B9
     79a:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     79e:	84 e0       	ldi	r24, 0x04	; 4
     7a0:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     7a4:	ff 91       	pop	r31
     7a6:	ef 91       	pop	r30
     7a8:	bf 91       	pop	r27
     7aa:	af 91       	pop	r26
     7ac:	9f 91       	pop	r25
     7ae:	8f 91       	pop	r24
     7b0:	3f 91       	pop	r19
     7b2:	2f 91       	pop	r18
     7b4:	0f 90       	pop	r0
     7b6:	0b be       	out	0x3b, r0	; 59
     7b8:	0f 90       	pop	r0
     7ba:	0f be       	out	0x3f, r0	; 63
     7bc:	0f 90       	pop	r0
     7be:	1f 90       	pop	r1
     7c0:	18 95       	reti

000007c2 <__subsf3>:
     7c2:	50 58       	subi	r21, 0x80	; 128

000007c4 <__addsf3>:
     7c4:	bb 27       	eor	r27, r27
     7c6:	aa 27       	eor	r26, r26
     7c8:	0e d0       	rcall	.+28     	; 0x7e6 <__addsf3x>
     7ca:	cb c0       	rjmp	.+406    	; 0x962 <__fp_round>
     7cc:	bc d0       	rcall	.+376    	; 0x946 <__fp_pscA>
     7ce:	30 f0       	brcs	.+12     	; 0x7dc <__addsf3+0x18>
     7d0:	c1 d0       	rcall	.+386    	; 0x954 <__fp_pscB>
     7d2:	20 f0       	brcs	.+8      	; 0x7dc <__addsf3+0x18>
     7d4:	31 f4       	brne	.+12     	; 0x7e2 <__addsf3+0x1e>
     7d6:	9f 3f       	cpi	r25, 0xFF	; 255
     7d8:	11 f4       	brne	.+4      	; 0x7de <__addsf3+0x1a>
     7da:	1e f4       	brtc	.+6      	; 0x7e2 <__addsf3+0x1e>
     7dc:	b1 c0       	rjmp	.+354    	; 0x940 <__fp_nan>
     7de:	0e f4       	brtc	.+2      	; 0x7e2 <__addsf3+0x1e>
     7e0:	e0 95       	com	r30
     7e2:	e7 fb       	bst	r30, 7
     7e4:	a7 c0       	rjmp	.+334    	; 0x934 <__fp_inf>

000007e6 <__addsf3x>:
     7e6:	e9 2f       	mov	r30, r25
     7e8:	cd d0       	rcall	.+410    	; 0x984 <__fp_split3>
     7ea:	80 f3       	brcs	.-32     	; 0x7cc <__addsf3+0x8>
     7ec:	ba 17       	cp	r27, r26
     7ee:	62 07       	cpc	r22, r18
     7f0:	73 07       	cpc	r23, r19
     7f2:	84 07       	cpc	r24, r20
     7f4:	95 07       	cpc	r25, r21
     7f6:	18 f0       	brcs	.+6      	; 0x7fe <__addsf3x+0x18>
     7f8:	71 f4       	brne	.+28     	; 0x816 <__addsf3x+0x30>
     7fa:	9e f5       	brtc	.+102    	; 0x862 <__addsf3x+0x7c>
     7fc:	e5 c0       	rjmp	.+458    	; 0x9c8 <__fp_zero>
     7fe:	0e f4       	brtc	.+2      	; 0x802 <__addsf3x+0x1c>
     800:	e0 95       	com	r30
     802:	0b 2e       	mov	r0, r27
     804:	ba 2f       	mov	r27, r26
     806:	a0 2d       	mov	r26, r0
     808:	0b 01       	movw	r0, r22
     80a:	b9 01       	movw	r22, r18
     80c:	90 01       	movw	r18, r0
     80e:	0c 01       	movw	r0, r24
     810:	ca 01       	movw	r24, r20
     812:	a0 01       	movw	r20, r0
     814:	11 24       	eor	r1, r1
     816:	ff 27       	eor	r31, r31
     818:	59 1b       	sub	r21, r25
     81a:	99 f0       	breq	.+38     	; 0x842 <__addsf3x+0x5c>
     81c:	59 3f       	cpi	r21, 0xF9	; 249
     81e:	50 f4       	brcc	.+20     	; 0x834 <__addsf3x+0x4e>
     820:	50 3e       	cpi	r21, 0xE0	; 224
     822:	68 f1       	brcs	.+90     	; 0x87e <__addsf3x+0x98>
     824:	1a 16       	cp	r1, r26
     826:	f0 40       	sbci	r31, 0x00	; 0
     828:	a2 2f       	mov	r26, r18
     82a:	23 2f       	mov	r18, r19
     82c:	34 2f       	mov	r19, r20
     82e:	44 27       	eor	r20, r20
     830:	58 5f       	subi	r21, 0xF8	; 248
     832:	f3 cf       	rjmp	.-26     	; 0x81a <__addsf3x+0x34>
     834:	46 95       	lsr	r20
     836:	37 95       	ror	r19
     838:	27 95       	ror	r18
     83a:	a7 95       	ror	r26
     83c:	f0 40       	sbci	r31, 0x00	; 0
     83e:	53 95       	inc	r21
     840:	c9 f7       	brne	.-14     	; 0x834 <__addsf3x+0x4e>
     842:	7e f4       	brtc	.+30     	; 0x862 <__addsf3x+0x7c>
     844:	1f 16       	cp	r1, r31
     846:	ba 0b       	sbc	r27, r26
     848:	62 0b       	sbc	r22, r18
     84a:	73 0b       	sbc	r23, r19
     84c:	84 0b       	sbc	r24, r20
     84e:	ba f0       	brmi	.+46     	; 0x87e <__addsf3x+0x98>
     850:	91 50       	subi	r25, 0x01	; 1
     852:	a1 f0       	breq	.+40     	; 0x87c <__addsf3x+0x96>
     854:	ff 0f       	add	r31, r31
     856:	bb 1f       	adc	r27, r27
     858:	66 1f       	adc	r22, r22
     85a:	77 1f       	adc	r23, r23
     85c:	88 1f       	adc	r24, r24
     85e:	c2 f7       	brpl	.-16     	; 0x850 <__addsf3x+0x6a>
     860:	0e c0       	rjmp	.+28     	; 0x87e <__addsf3x+0x98>
     862:	ba 0f       	add	r27, r26
     864:	62 1f       	adc	r22, r18
     866:	73 1f       	adc	r23, r19
     868:	84 1f       	adc	r24, r20
     86a:	48 f4       	brcc	.+18     	; 0x87e <__addsf3x+0x98>
     86c:	87 95       	ror	r24
     86e:	77 95       	ror	r23
     870:	67 95       	ror	r22
     872:	b7 95       	ror	r27
     874:	f7 95       	ror	r31
     876:	9e 3f       	cpi	r25, 0xFE	; 254
     878:	08 f0       	brcs	.+2      	; 0x87c <__addsf3x+0x96>
     87a:	b3 cf       	rjmp	.-154    	; 0x7e2 <__addsf3+0x1e>
     87c:	93 95       	inc	r25
     87e:	88 0f       	add	r24, r24
     880:	08 f0       	brcs	.+2      	; 0x884 <__addsf3x+0x9e>
     882:	99 27       	eor	r25, r25
     884:	ee 0f       	add	r30, r30
     886:	97 95       	ror	r25
     888:	87 95       	ror	r24
     88a:	08 95       	ret

0000088c <__cmpsf2>:
     88c:	2f d0       	rcall	.+94     	; 0x8ec <__fp_cmp>
     88e:	08 f4       	brcc	.+2      	; 0x892 <__cmpsf2+0x6>
     890:	81 e0       	ldi	r24, 0x01	; 1
     892:	08 95       	ret

00000894 <__fixunssfsi>:
     894:	7f d0       	rcall	.+254    	; 0x994 <__fp_splitA>
     896:	88 f0       	brcs	.+34     	; 0x8ba <__fixunssfsi+0x26>
     898:	9f 57       	subi	r25, 0x7F	; 127
     89a:	90 f0       	brcs	.+36     	; 0x8c0 <__fixunssfsi+0x2c>
     89c:	b9 2f       	mov	r27, r25
     89e:	99 27       	eor	r25, r25
     8a0:	b7 51       	subi	r27, 0x17	; 23
     8a2:	a0 f0       	brcs	.+40     	; 0x8cc <__fixunssfsi+0x38>
     8a4:	d1 f0       	breq	.+52     	; 0x8da <__fixunssfsi+0x46>
     8a6:	66 0f       	add	r22, r22
     8a8:	77 1f       	adc	r23, r23
     8aa:	88 1f       	adc	r24, r24
     8ac:	99 1f       	adc	r25, r25
     8ae:	1a f0       	brmi	.+6      	; 0x8b6 <__fixunssfsi+0x22>
     8b0:	ba 95       	dec	r27
     8b2:	c9 f7       	brne	.-14     	; 0x8a6 <__fixunssfsi+0x12>
     8b4:	12 c0       	rjmp	.+36     	; 0x8da <__fixunssfsi+0x46>
     8b6:	b1 30       	cpi	r27, 0x01	; 1
     8b8:	81 f0       	breq	.+32     	; 0x8da <__fixunssfsi+0x46>
     8ba:	86 d0       	rcall	.+268    	; 0x9c8 <__fp_zero>
     8bc:	b1 e0       	ldi	r27, 0x01	; 1
     8be:	08 95       	ret
     8c0:	83 c0       	rjmp	.+262    	; 0x9c8 <__fp_zero>
     8c2:	67 2f       	mov	r22, r23
     8c4:	78 2f       	mov	r23, r24
     8c6:	88 27       	eor	r24, r24
     8c8:	b8 5f       	subi	r27, 0xF8	; 248
     8ca:	39 f0       	breq	.+14     	; 0x8da <__fixunssfsi+0x46>
     8cc:	b9 3f       	cpi	r27, 0xF9	; 249
     8ce:	cc f3       	brlt	.-14     	; 0x8c2 <__fixunssfsi+0x2e>
     8d0:	86 95       	lsr	r24
     8d2:	77 95       	ror	r23
     8d4:	67 95       	ror	r22
     8d6:	b3 95       	inc	r27
     8d8:	d9 f7       	brne	.-10     	; 0x8d0 <__fixunssfsi+0x3c>
     8da:	3e f4       	brtc	.+14     	; 0x8ea <__fixunssfsi+0x56>
     8dc:	90 95       	com	r25
     8de:	80 95       	com	r24
     8e0:	70 95       	com	r23
     8e2:	61 95       	neg	r22
     8e4:	7f 4f       	sbci	r23, 0xFF	; 255
     8e6:	8f 4f       	sbci	r24, 0xFF	; 255
     8e8:	9f 4f       	sbci	r25, 0xFF	; 255
     8ea:	08 95       	ret

000008ec <__fp_cmp>:
     8ec:	99 0f       	add	r25, r25
     8ee:	00 08       	sbc	r0, r0
     8f0:	55 0f       	add	r21, r21
     8f2:	aa 0b       	sbc	r26, r26
     8f4:	e0 e8       	ldi	r30, 0x80	; 128
     8f6:	fe ef       	ldi	r31, 0xFE	; 254
     8f8:	16 16       	cp	r1, r22
     8fa:	17 06       	cpc	r1, r23
     8fc:	e8 07       	cpc	r30, r24
     8fe:	f9 07       	cpc	r31, r25
     900:	c0 f0       	brcs	.+48     	; 0x932 <__fp_cmp+0x46>
     902:	12 16       	cp	r1, r18
     904:	13 06       	cpc	r1, r19
     906:	e4 07       	cpc	r30, r20
     908:	f5 07       	cpc	r31, r21
     90a:	98 f0       	brcs	.+38     	; 0x932 <__fp_cmp+0x46>
     90c:	62 1b       	sub	r22, r18
     90e:	73 0b       	sbc	r23, r19
     910:	84 0b       	sbc	r24, r20
     912:	95 0b       	sbc	r25, r21
     914:	39 f4       	brne	.+14     	; 0x924 <__fp_cmp+0x38>
     916:	0a 26       	eor	r0, r26
     918:	61 f0       	breq	.+24     	; 0x932 <__fp_cmp+0x46>
     91a:	23 2b       	or	r18, r19
     91c:	24 2b       	or	r18, r20
     91e:	25 2b       	or	r18, r21
     920:	21 f4       	brne	.+8      	; 0x92a <__fp_cmp+0x3e>
     922:	08 95       	ret
     924:	0a 26       	eor	r0, r26
     926:	09 f4       	brne	.+2      	; 0x92a <__fp_cmp+0x3e>
     928:	a1 40       	sbci	r26, 0x01	; 1
     92a:	a6 95       	lsr	r26
     92c:	8f ef       	ldi	r24, 0xFF	; 255
     92e:	81 1d       	adc	r24, r1
     930:	81 1d       	adc	r24, r1
     932:	08 95       	ret

00000934 <__fp_inf>:
     934:	97 f9       	bld	r25, 7
     936:	9f 67       	ori	r25, 0x7F	; 127
     938:	80 e8       	ldi	r24, 0x80	; 128
     93a:	70 e0       	ldi	r23, 0x00	; 0
     93c:	60 e0       	ldi	r22, 0x00	; 0
     93e:	08 95       	ret

00000940 <__fp_nan>:
     940:	9f ef       	ldi	r25, 0xFF	; 255
     942:	80 ec       	ldi	r24, 0xC0	; 192
     944:	08 95       	ret

00000946 <__fp_pscA>:
     946:	00 24       	eor	r0, r0
     948:	0a 94       	dec	r0
     94a:	16 16       	cp	r1, r22
     94c:	17 06       	cpc	r1, r23
     94e:	18 06       	cpc	r1, r24
     950:	09 06       	cpc	r0, r25
     952:	08 95       	ret

00000954 <__fp_pscB>:
     954:	00 24       	eor	r0, r0
     956:	0a 94       	dec	r0
     958:	12 16       	cp	r1, r18
     95a:	13 06       	cpc	r1, r19
     95c:	14 06       	cpc	r1, r20
     95e:	05 06       	cpc	r0, r21
     960:	08 95       	ret

00000962 <__fp_round>:
     962:	09 2e       	mov	r0, r25
     964:	03 94       	inc	r0
     966:	00 0c       	add	r0, r0
     968:	11 f4       	brne	.+4      	; 0x96e <__fp_round+0xc>
     96a:	88 23       	and	r24, r24
     96c:	52 f0       	brmi	.+20     	; 0x982 <__fp_round+0x20>
     96e:	bb 0f       	add	r27, r27
     970:	40 f4       	brcc	.+16     	; 0x982 <__fp_round+0x20>
     972:	bf 2b       	or	r27, r31
     974:	11 f4       	brne	.+4      	; 0x97a <__fp_round+0x18>
     976:	60 ff       	sbrs	r22, 0
     978:	04 c0       	rjmp	.+8      	; 0x982 <__fp_round+0x20>
     97a:	6f 5f       	subi	r22, 0xFF	; 255
     97c:	7f 4f       	sbci	r23, 0xFF	; 255
     97e:	8f 4f       	sbci	r24, 0xFF	; 255
     980:	9f 4f       	sbci	r25, 0xFF	; 255
     982:	08 95       	ret

00000984 <__fp_split3>:
     984:	57 fd       	sbrc	r21, 7
     986:	90 58       	subi	r25, 0x80	; 128
     988:	44 0f       	add	r20, r20
     98a:	55 1f       	adc	r21, r21
     98c:	59 f0       	breq	.+22     	; 0x9a4 <__fp_splitA+0x10>
     98e:	5f 3f       	cpi	r21, 0xFF	; 255
     990:	71 f0       	breq	.+28     	; 0x9ae <__fp_splitA+0x1a>
     992:	47 95       	ror	r20

00000994 <__fp_splitA>:
     994:	88 0f       	add	r24, r24
     996:	97 fb       	bst	r25, 7
     998:	99 1f       	adc	r25, r25
     99a:	61 f0       	breq	.+24     	; 0x9b4 <__fp_splitA+0x20>
     99c:	9f 3f       	cpi	r25, 0xFF	; 255
     99e:	79 f0       	breq	.+30     	; 0x9be <__fp_splitA+0x2a>
     9a0:	87 95       	ror	r24
     9a2:	08 95       	ret
     9a4:	12 16       	cp	r1, r18
     9a6:	13 06       	cpc	r1, r19
     9a8:	14 06       	cpc	r1, r20
     9aa:	55 1f       	adc	r21, r21
     9ac:	f2 cf       	rjmp	.-28     	; 0x992 <__fp_split3+0xe>
     9ae:	46 95       	lsr	r20
     9b0:	f1 df       	rcall	.-30     	; 0x994 <__fp_splitA>
     9b2:	08 c0       	rjmp	.+16     	; 0x9c4 <__fp_splitA+0x30>
     9b4:	16 16       	cp	r1, r22
     9b6:	17 06       	cpc	r1, r23
     9b8:	18 06       	cpc	r1, r24
     9ba:	99 1f       	adc	r25, r25
     9bc:	f1 cf       	rjmp	.-30     	; 0x9a0 <__fp_splitA+0xc>
     9be:	86 95       	lsr	r24
     9c0:	71 05       	cpc	r23, r1
     9c2:	61 05       	cpc	r22, r1
     9c4:	08 94       	sec
     9c6:	08 95       	ret

000009c8 <__fp_zero>:
     9c8:	e8 94       	clt

000009ca <__fp_szero>:
     9ca:	bb 27       	eor	r27, r27
     9cc:	66 27       	eor	r22, r22
     9ce:	77 27       	eor	r23, r23
     9d0:	cb 01       	movw	r24, r22
     9d2:	97 f9       	bld	r25, 7
     9d4:	08 95       	ret

000009d6 <__gesf2>:
     9d6:	8a df       	rcall	.-236    	; 0x8ec <__fp_cmp>
     9d8:	08 f4       	brcc	.+2      	; 0x9dc <__gesf2+0x6>
     9da:	8f ef       	ldi	r24, 0xFF	; 255
     9dc:	08 95       	ret

000009de <__mulsf3>:
     9de:	0b d0       	rcall	.+22     	; 0x9f6 <__mulsf3x>
     9e0:	c0 cf       	rjmp	.-128    	; 0x962 <__fp_round>
     9e2:	b1 df       	rcall	.-158    	; 0x946 <__fp_pscA>
     9e4:	28 f0       	brcs	.+10     	; 0x9f0 <__mulsf3+0x12>
     9e6:	b6 df       	rcall	.-148    	; 0x954 <__fp_pscB>
     9e8:	18 f0       	brcs	.+6      	; 0x9f0 <__mulsf3+0x12>
     9ea:	95 23       	and	r25, r21
     9ec:	09 f0       	breq	.+2      	; 0x9f0 <__mulsf3+0x12>
     9ee:	a2 cf       	rjmp	.-188    	; 0x934 <__fp_inf>
     9f0:	a7 cf       	rjmp	.-178    	; 0x940 <__fp_nan>
     9f2:	11 24       	eor	r1, r1
     9f4:	ea cf       	rjmp	.-44     	; 0x9ca <__fp_szero>

000009f6 <__mulsf3x>:
     9f6:	c6 df       	rcall	.-116    	; 0x984 <__fp_split3>
     9f8:	a0 f3       	brcs	.-24     	; 0x9e2 <__mulsf3+0x4>

000009fa <__mulsf3_pse>:
     9fa:	95 9f       	mul	r25, r21
     9fc:	d1 f3       	breq	.-12     	; 0x9f2 <__mulsf3+0x14>
     9fe:	95 0f       	add	r25, r21
     a00:	50 e0       	ldi	r21, 0x00	; 0
     a02:	55 1f       	adc	r21, r21
     a04:	62 9f       	mul	r22, r18
     a06:	f0 01       	movw	r30, r0
     a08:	72 9f       	mul	r23, r18
     a0a:	bb 27       	eor	r27, r27
     a0c:	f0 0d       	add	r31, r0
     a0e:	b1 1d       	adc	r27, r1
     a10:	63 9f       	mul	r22, r19
     a12:	aa 27       	eor	r26, r26
     a14:	f0 0d       	add	r31, r0
     a16:	b1 1d       	adc	r27, r1
     a18:	aa 1f       	adc	r26, r26
     a1a:	64 9f       	mul	r22, r20
     a1c:	66 27       	eor	r22, r22
     a1e:	b0 0d       	add	r27, r0
     a20:	a1 1d       	adc	r26, r1
     a22:	66 1f       	adc	r22, r22
     a24:	82 9f       	mul	r24, r18
     a26:	22 27       	eor	r18, r18
     a28:	b0 0d       	add	r27, r0
     a2a:	a1 1d       	adc	r26, r1
     a2c:	62 1f       	adc	r22, r18
     a2e:	73 9f       	mul	r23, r19
     a30:	b0 0d       	add	r27, r0
     a32:	a1 1d       	adc	r26, r1
     a34:	62 1f       	adc	r22, r18
     a36:	83 9f       	mul	r24, r19
     a38:	a0 0d       	add	r26, r0
     a3a:	61 1d       	adc	r22, r1
     a3c:	22 1f       	adc	r18, r18
     a3e:	74 9f       	mul	r23, r20
     a40:	33 27       	eor	r19, r19
     a42:	a0 0d       	add	r26, r0
     a44:	61 1d       	adc	r22, r1
     a46:	23 1f       	adc	r18, r19
     a48:	84 9f       	mul	r24, r20
     a4a:	60 0d       	add	r22, r0
     a4c:	21 1d       	adc	r18, r1
     a4e:	82 2f       	mov	r24, r18
     a50:	76 2f       	mov	r23, r22
     a52:	6a 2f       	mov	r22, r26
     a54:	11 24       	eor	r1, r1
     a56:	9f 57       	subi	r25, 0x7F	; 127
     a58:	50 40       	sbci	r21, 0x00	; 0
     a5a:	8a f0       	brmi	.+34     	; 0xa7e <__mulsf3_pse+0x84>
     a5c:	e1 f0       	breq	.+56     	; 0xa96 <__mulsf3_pse+0x9c>
     a5e:	88 23       	and	r24, r24
     a60:	4a f0       	brmi	.+18     	; 0xa74 <__mulsf3_pse+0x7a>
     a62:	ee 0f       	add	r30, r30
     a64:	ff 1f       	adc	r31, r31
     a66:	bb 1f       	adc	r27, r27
     a68:	66 1f       	adc	r22, r22
     a6a:	77 1f       	adc	r23, r23
     a6c:	88 1f       	adc	r24, r24
     a6e:	91 50       	subi	r25, 0x01	; 1
     a70:	50 40       	sbci	r21, 0x00	; 0
     a72:	a9 f7       	brne	.-22     	; 0xa5e <__mulsf3_pse+0x64>
     a74:	9e 3f       	cpi	r25, 0xFE	; 254
     a76:	51 05       	cpc	r21, r1
     a78:	70 f0       	brcs	.+28     	; 0xa96 <__mulsf3_pse+0x9c>
     a7a:	5c cf       	rjmp	.-328    	; 0x934 <__fp_inf>
     a7c:	a6 cf       	rjmp	.-180    	; 0x9ca <__fp_szero>
     a7e:	5f 3f       	cpi	r21, 0xFF	; 255
     a80:	ec f3       	brlt	.-6      	; 0xa7c <__mulsf3_pse+0x82>
     a82:	98 3e       	cpi	r25, 0xE8	; 232
     a84:	dc f3       	brlt	.-10     	; 0xa7c <__mulsf3_pse+0x82>
     a86:	86 95       	lsr	r24
     a88:	77 95       	ror	r23
     a8a:	67 95       	ror	r22
     a8c:	b7 95       	ror	r27
     a8e:	f7 95       	ror	r31
     a90:	e7 95       	ror	r30
     a92:	9f 5f       	subi	r25, 0xFF	; 255
     a94:	c1 f7       	brne	.-16     	; 0xa86 <__mulsf3_pse+0x8c>
     a96:	fe 2b       	or	r31, r30
     a98:	88 0f       	add	r24, r24
     a9a:	91 1d       	adc	r25, r1
     a9c:	96 95       	lsr	r25
     a9e:	87 95       	ror	r24
     aa0:	97 f9       	bld	r25, 7
     aa2:	08 95       	ret

00000aa4 <__tablejump2__>:
     aa4:	ee 0f       	add	r30, r30
     aa6:	ff 1f       	adc	r31, r31

00000aa8 <__tablejump__>:
     aa8:	05 90       	lpm	r0, Z+
     aaa:	f4 91       	lpm	r31, Z
     aac:	e0 2d       	mov	r30, r0
     aae:	19 94       	eijmp

00000ab0 <fdevopen>:
     ab0:	0f 93       	push	r16
     ab2:	1f 93       	push	r17
     ab4:	cf 93       	push	r28
     ab6:	df 93       	push	r29
     ab8:	ec 01       	movw	r28, r24
     aba:	8b 01       	movw	r16, r22
     abc:	00 97       	sbiw	r24, 0x00	; 0
     abe:	31 f4       	brne	.+12     	; 0xacc <fdevopen+0x1c>
     ac0:	61 15       	cp	r22, r1
     ac2:	71 05       	cpc	r23, r1
     ac4:	19 f4       	brne	.+6      	; 0xacc <fdevopen+0x1c>
     ac6:	80 e0       	ldi	r24, 0x00	; 0
     ac8:	90 e0       	ldi	r25, 0x00	; 0
     aca:	37 c0       	rjmp	.+110    	; 0xb3a <fdevopen+0x8a>
     acc:	6e e0       	ldi	r22, 0x0E	; 14
     ace:	70 e0       	ldi	r23, 0x00	; 0
     ad0:	81 e0       	ldi	r24, 0x01	; 1
     ad2:	90 e0       	ldi	r25, 0x00	; 0
     ad4:	63 d2       	rcall	.+1222   	; 0xf9c <calloc>
     ad6:	fc 01       	movw	r30, r24
     ad8:	00 97       	sbiw	r24, 0x00	; 0
     ada:	a9 f3       	breq	.-22     	; 0xac6 <fdevopen+0x16>
     adc:	80 e8       	ldi	r24, 0x80	; 128
     ade:	83 83       	std	Z+3, r24	; 0x03
     ae0:	01 15       	cp	r16, r1
     ae2:	11 05       	cpc	r17, r1
     ae4:	71 f0       	breq	.+28     	; 0xb02 <fdevopen+0x52>
     ae6:	13 87       	std	Z+11, r17	; 0x0b
     ae8:	02 87       	std	Z+10, r16	; 0x0a
     aea:	81 e8       	ldi	r24, 0x81	; 129
     aec:	83 83       	std	Z+3, r24	; 0x03
     aee:	80 91 7e 02 	lds	r24, 0x027E
     af2:	90 91 7f 02 	lds	r25, 0x027F
     af6:	89 2b       	or	r24, r25
     af8:	21 f4       	brne	.+8      	; 0xb02 <fdevopen+0x52>
     afa:	f0 93 7f 02 	sts	0x027F, r31
     afe:	e0 93 7e 02 	sts	0x027E, r30
     b02:	20 97       	sbiw	r28, 0x00	; 0
     b04:	c9 f0       	breq	.+50     	; 0xb38 <fdevopen+0x88>
     b06:	d1 87       	std	Z+9, r29	; 0x09
     b08:	c0 87       	std	Z+8, r28	; 0x08
     b0a:	83 81       	ldd	r24, Z+3	; 0x03
     b0c:	82 60       	ori	r24, 0x02	; 2
     b0e:	83 83       	std	Z+3, r24	; 0x03
     b10:	80 91 80 02 	lds	r24, 0x0280
     b14:	90 91 81 02 	lds	r25, 0x0281
     b18:	89 2b       	or	r24, r25
     b1a:	71 f4       	brne	.+28     	; 0xb38 <fdevopen+0x88>
     b1c:	f0 93 81 02 	sts	0x0281, r31
     b20:	e0 93 80 02 	sts	0x0280, r30
     b24:	80 91 82 02 	lds	r24, 0x0282
     b28:	90 91 83 02 	lds	r25, 0x0283
     b2c:	89 2b       	or	r24, r25
     b2e:	21 f4       	brne	.+8      	; 0xb38 <fdevopen+0x88>
     b30:	f0 93 83 02 	sts	0x0283, r31
     b34:	e0 93 82 02 	sts	0x0282, r30
     b38:	cf 01       	movw	r24, r30
     b3a:	df 91       	pop	r29
     b3c:	cf 91       	pop	r28
     b3e:	1f 91       	pop	r17
     b40:	0f 91       	pop	r16
     b42:	08 95       	ret

00000b44 <printf>:
     b44:	cf 93       	push	r28
     b46:	df 93       	push	r29
     b48:	cd b7       	in	r28, 0x3d	; 61
     b4a:	de b7       	in	r29, 0x3e	; 62
     b4c:	fe 01       	movw	r30, r28
     b4e:	36 96       	adiw	r30, 0x06	; 6
     b50:	61 91       	ld	r22, Z+
     b52:	71 91       	ld	r23, Z+
     b54:	af 01       	movw	r20, r30
     b56:	80 91 80 02 	lds	r24, 0x0280
     b5a:	90 91 81 02 	lds	r25, 0x0281
     b5e:	30 d0       	rcall	.+96     	; 0xbc0 <vfprintf>
     b60:	df 91       	pop	r29
     b62:	cf 91       	pop	r28
     b64:	08 95       	ret

00000b66 <puts>:
     b66:	0f 93       	push	r16
     b68:	1f 93       	push	r17
     b6a:	cf 93       	push	r28
     b6c:	df 93       	push	r29
     b6e:	e0 91 80 02 	lds	r30, 0x0280
     b72:	f0 91 81 02 	lds	r31, 0x0281
     b76:	23 81       	ldd	r18, Z+3	; 0x03
     b78:	21 ff       	sbrs	r18, 1
     b7a:	1b c0       	rjmp	.+54     	; 0xbb2 <puts+0x4c>
     b7c:	ec 01       	movw	r28, r24
     b7e:	00 e0       	ldi	r16, 0x00	; 0
     b80:	10 e0       	ldi	r17, 0x00	; 0
     b82:	89 91       	ld	r24, Y+
     b84:	60 91 80 02 	lds	r22, 0x0280
     b88:	70 91 81 02 	lds	r23, 0x0281
     b8c:	db 01       	movw	r26, r22
     b8e:	18 96       	adiw	r26, 0x08	; 8
     b90:	ed 91       	ld	r30, X+
     b92:	fc 91       	ld	r31, X
     b94:	19 97       	sbiw	r26, 0x09	; 9
     b96:	88 23       	and	r24, r24
     b98:	31 f0       	breq	.+12     	; 0xba6 <puts+0x40>
     b9a:	19 95       	eicall
     b9c:	89 2b       	or	r24, r25
     b9e:	89 f3       	breq	.-30     	; 0xb82 <puts+0x1c>
     ba0:	0f ef       	ldi	r16, 0xFF	; 255
     ba2:	1f ef       	ldi	r17, 0xFF	; 255
     ba4:	ee cf       	rjmp	.-36     	; 0xb82 <puts+0x1c>
     ba6:	8a e0       	ldi	r24, 0x0A	; 10
     ba8:	19 95       	eicall
     baa:	89 2b       	or	r24, r25
     bac:	11 f4       	brne	.+4      	; 0xbb2 <puts+0x4c>
     bae:	c8 01       	movw	r24, r16
     bb0:	02 c0       	rjmp	.+4      	; 0xbb6 <puts+0x50>
     bb2:	8f ef       	ldi	r24, 0xFF	; 255
     bb4:	9f ef       	ldi	r25, 0xFF	; 255
     bb6:	df 91       	pop	r29
     bb8:	cf 91       	pop	r28
     bba:	1f 91       	pop	r17
     bbc:	0f 91       	pop	r16
     bbe:	08 95       	ret

00000bc0 <vfprintf>:
     bc0:	2f 92       	push	r2
     bc2:	3f 92       	push	r3
     bc4:	4f 92       	push	r4
     bc6:	5f 92       	push	r5
     bc8:	6f 92       	push	r6
     bca:	7f 92       	push	r7
     bcc:	8f 92       	push	r8
     bce:	9f 92       	push	r9
     bd0:	af 92       	push	r10
     bd2:	bf 92       	push	r11
     bd4:	cf 92       	push	r12
     bd6:	df 92       	push	r13
     bd8:	ef 92       	push	r14
     bda:	ff 92       	push	r15
     bdc:	0f 93       	push	r16
     bde:	1f 93       	push	r17
     be0:	cf 93       	push	r28
     be2:	df 93       	push	r29
     be4:	cd b7       	in	r28, 0x3d	; 61
     be6:	de b7       	in	r29, 0x3e	; 62
     be8:	2c 97       	sbiw	r28, 0x0c	; 12
     bea:	0f b6       	in	r0, 0x3f	; 63
     bec:	f8 94       	cli
     bee:	de bf       	out	0x3e, r29	; 62
     bf0:	0f be       	out	0x3f, r0	; 63
     bf2:	cd bf       	out	0x3d, r28	; 61
     bf4:	7c 01       	movw	r14, r24
     bf6:	6b 01       	movw	r12, r22
     bf8:	8a 01       	movw	r16, r20
     bfa:	fc 01       	movw	r30, r24
     bfc:	17 82       	std	Z+7, r1	; 0x07
     bfe:	16 82       	std	Z+6, r1	; 0x06
     c00:	83 81       	ldd	r24, Z+3	; 0x03
     c02:	81 ff       	sbrs	r24, 1
     c04:	b0 c1       	rjmp	.+864    	; 0xf66 <vfprintf+0x3a6>
     c06:	ce 01       	movw	r24, r28
     c08:	01 96       	adiw	r24, 0x01	; 1
     c0a:	4c 01       	movw	r8, r24
     c0c:	f7 01       	movw	r30, r14
     c0e:	93 81       	ldd	r25, Z+3	; 0x03
     c10:	f6 01       	movw	r30, r12
     c12:	93 fd       	sbrc	r25, 3
     c14:	85 91       	lpm	r24, Z+
     c16:	93 ff       	sbrs	r25, 3
     c18:	81 91       	ld	r24, Z+
     c1a:	6f 01       	movw	r12, r30
     c1c:	88 23       	and	r24, r24
     c1e:	09 f4       	brne	.+2      	; 0xc22 <vfprintf+0x62>
     c20:	9e c1       	rjmp	.+828    	; 0xf5e <vfprintf+0x39e>
     c22:	85 32       	cpi	r24, 0x25	; 37
     c24:	39 f4       	brne	.+14     	; 0xc34 <vfprintf+0x74>
     c26:	93 fd       	sbrc	r25, 3
     c28:	85 91       	lpm	r24, Z+
     c2a:	93 ff       	sbrs	r25, 3
     c2c:	81 91       	ld	r24, Z+
     c2e:	6f 01       	movw	r12, r30
     c30:	85 32       	cpi	r24, 0x25	; 37
     c32:	21 f4       	brne	.+8      	; 0xc3c <vfprintf+0x7c>
     c34:	b7 01       	movw	r22, r14
     c36:	90 e0       	ldi	r25, 0x00	; 0
     c38:	0f d3       	rcall	.+1566   	; 0x1258 <fputc>
     c3a:	e8 cf       	rjmp	.-48     	; 0xc0c <vfprintf+0x4c>
     c3c:	51 2c       	mov	r5, r1
     c3e:	31 2c       	mov	r3, r1
     c40:	20 e0       	ldi	r18, 0x00	; 0
     c42:	20 32       	cpi	r18, 0x20	; 32
     c44:	a0 f4       	brcc	.+40     	; 0xc6e <vfprintf+0xae>
     c46:	8b 32       	cpi	r24, 0x2B	; 43
     c48:	69 f0       	breq	.+26     	; 0xc64 <vfprintf+0xa4>
     c4a:	30 f4       	brcc	.+12     	; 0xc58 <vfprintf+0x98>
     c4c:	80 32       	cpi	r24, 0x20	; 32
     c4e:	59 f0       	breq	.+22     	; 0xc66 <vfprintf+0xa6>
     c50:	83 32       	cpi	r24, 0x23	; 35
     c52:	69 f4       	brne	.+26     	; 0xc6e <vfprintf+0xae>
     c54:	20 61       	ori	r18, 0x10	; 16
     c56:	2c c0       	rjmp	.+88     	; 0xcb0 <vfprintf+0xf0>
     c58:	8d 32       	cpi	r24, 0x2D	; 45
     c5a:	39 f0       	breq	.+14     	; 0xc6a <vfprintf+0xaa>
     c5c:	80 33       	cpi	r24, 0x30	; 48
     c5e:	39 f4       	brne	.+14     	; 0xc6e <vfprintf+0xae>
     c60:	21 60       	ori	r18, 0x01	; 1
     c62:	26 c0       	rjmp	.+76     	; 0xcb0 <vfprintf+0xf0>
     c64:	22 60       	ori	r18, 0x02	; 2
     c66:	24 60       	ori	r18, 0x04	; 4
     c68:	23 c0       	rjmp	.+70     	; 0xcb0 <vfprintf+0xf0>
     c6a:	28 60       	ori	r18, 0x08	; 8
     c6c:	21 c0       	rjmp	.+66     	; 0xcb0 <vfprintf+0xf0>
     c6e:	27 fd       	sbrc	r18, 7
     c70:	27 c0       	rjmp	.+78     	; 0xcc0 <vfprintf+0x100>
     c72:	30 ed       	ldi	r19, 0xD0	; 208
     c74:	38 0f       	add	r19, r24
     c76:	3a 30       	cpi	r19, 0x0A	; 10
     c78:	78 f4       	brcc	.+30     	; 0xc98 <vfprintf+0xd8>
     c7a:	26 ff       	sbrs	r18, 6
     c7c:	06 c0       	rjmp	.+12     	; 0xc8a <vfprintf+0xca>
     c7e:	fa e0       	ldi	r31, 0x0A	; 10
     c80:	5f 9e       	mul	r5, r31
     c82:	30 0d       	add	r19, r0
     c84:	11 24       	eor	r1, r1
     c86:	53 2e       	mov	r5, r19
     c88:	13 c0       	rjmp	.+38     	; 0xcb0 <vfprintf+0xf0>
     c8a:	8a e0       	ldi	r24, 0x0A	; 10
     c8c:	38 9e       	mul	r3, r24
     c8e:	30 0d       	add	r19, r0
     c90:	11 24       	eor	r1, r1
     c92:	33 2e       	mov	r3, r19
     c94:	20 62       	ori	r18, 0x20	; 32
     c96:	0c c0       	rjmp	.+24     	; 0xcb0 <vfprintf+0xf0>
     c98:	8e 32       	cpi	r24, 0x2E	; 46
     c9a:	21 f4       	brne	.+8      	; 0xca4 <vfprintf+0xe4>
     c9c:	26 fd       	sbrc	r18, 6
     c9e:	5f c1       	rjmp	.+702    	; 0xf5e <vfprintf+0x39e>
     ca0:	20 64       	ori	r18, 0x40	; 64
     ca2:	06 c0       	rjmp	.+12     	; 0xcb0 <vfprintf+0xf0>
     ca4:	8c 36       	cpi	r24, 0x6C	; 108
     ca6:	11 f4       	brne	.+4      	; 0xcac <vfprintf+0xec>
     ca8:	20 68       	ori	r18, 0x80	; 128
     caa:	02 c0       	rjmp	.+4      	; 0xcb0 <vfprintf+0xf0>
     cac:	88 36       	cpi	r24, 0x68	; 104
     cae:	41 f4       	brne	.+16     	; 0xcc0 <vfprintf+0x100>
     cb0:	f6 01       	movw	r30, r12
     cb2:	93 fd       	sbrc	r25, 3
     cb4:	85 91       	lpm	r24, Z+
     cb6:	93 ff       	sbrs	r25, 3
     cb8:	81 91       	ld	r24, Z+
     cba:	6f 01       	movw	r12, r30
     cbc:	81 11       	cpse	r24, r1
     cbe:	c1 cf       	rjmp	.-126    	; 0xc42 <vfprintf+0x82>
     cc0:	98 2f       	mov	r25, r24
     cc2:	9f 7d       	andi	r25, 0xDF	; 223
     cc4:	95 54       	subi	r25, 0x45	; 69
     cc6:	93 30       	cpi	r25, 0x03	; 3
     cc8:	28 f4       	brcc	.+10     	; 0xcd4 <vfprintf+0x114>
     cca:	0c 5f       	subi	r16, 0xFC	; 252
     ccc:	1f 4f       	sbci	r17, 0xFF	; 255
     cce:	ff e3       	ldi	r31, 0x3F	; 63
     cd0:	f9 83       	std	Y+1, r31	; 0x01
     cd2:	0d c0       	rjmp	.+26     	; 0xcee <vfprintf+0x12e>
     cd4:	83 36       	cpi	r24, 0x63	; 99
     cd6:	31 f0       	breq	.+12     	; 0xce4 <vfprintf+0x124>
     cd8:	83 37       	cpi	r24, 0x73	; 115
     cda:	71 f0       	breq	.+28     	; 0xcf8 <vfprintf+0x138>
     cdc:	83 35       	cpi	r24, 0x53	; 83
     cde:	09 f0       	breq	.+2      	; 0xce2 <vfprintf+0x122>
     ce0:	57 c0       	rjmp	.+174    	; 0xd90 <vfprintf+0x1d0>
     ce2:	21 c0       	rjmp	.+66     	; 0xd26 <vfprintf+0x166>
     ce4:	f8 01       	movw	r30, r16
     ce6:	80 81       	ld	r24, Z
     ce8:	89 83       	std	Y+1, r24	; 0x01
     cea:	0e 5f       	subi	r16, 0xFE	; 254
     cec:	1f 4f       	sbci	r17, 0xFF	; 255
     cee:	44 24       	eor	r4, r4
     cf0:	43 94       	inc	r4
     cf2:	51 2c       	mov	r5, r1
     cf4:	54 01       	movw	r10, r8
     cf6:	14 c0       	rjmp	.+40     	; 0xd20 <vfprintf+0x160>
     cf8:	38 01       	movw	r6, r16
     cfa:	f2 e0       	ldi	r31, 0x02	; 2
     cfc:	6f 0e       	add	r6, r31
     cfe:	71 1c       	adc	r7, r1
     d00:	f8 01       	movw	r30, r16
     d02:	a0 80       	ld	r10, Z
     d04:	b1 80       	ldd	r11, Z+1	; 0x01
     d06:	26 ff       	sbrs	r18, 6
     d08:	03 c0       	rjmp	.+6      	; 0xd10 <vfprintf+0x150>
     d0a:	65 2d       	mov	r22, r5
     d0c:	70 e0       	ldi	r23, 0x00	; 0
     d0e:	02 c0       	rjmp	.+4      	; 0xd14 <vfprintf+0x154>
     d10:	6f ef       	ldi	r22, 0xFF	; 255
     d12:	7f ef       	ldi	r23, 0xFF	; 255
     d14:	c5 01       	movw	r24, r10
     d16:	2c 87       	std	Y+12, r18	; 0x0c
     d18:	94 d2       	rcall	.+1320   	; 0x1242 <strnlen>
     d1a:	2c 01       	movw	r4, r24
     d1c:	83 01       	movw	r16, r6
     d1e:	2c 85       	ldd	r18, Y+12	; 0x0c
     d20:	2f 77       	andi	r18, 0x7F	; 127
     d22:	22 2e       	mov	r2, r18
     d24:	16 c0       	rjmp	.+44     	; 0xd52 <vfprintf+0x192>
     d26:	38 01       	movw	r6, r16
     d28:	f2 e0       	ldi	r31, 0x02	; 2
     d2a:	6f 0e       	add	r6, r31
     d2c:	71 1c       	adc	r7, r1
     d2e:	f8 01       	movw	r30, r16
     d30:	a0 80       	ld	r10, Z
     d32:	b1 80       	ldd	r11, Z+1	; 0x01
     d34:	26 ff       	sbrs	r18, 6
     d36:	03 c0       	rjmp	.+6      	; 0xd3e <vfprintf+0x17e>
     d38:	65 2d       	mov	r22, r5
     d3a:	70 e0       	ldi	r23, 0x00	; 0
     d3c:	02 c0       	rjmp	.+4      	; 0xd42 <vfprintf+0x182>
     d3e:	6f ef       	ldi	r22, 0xFF	; 255
     d40:	7f ef       	ldi	r23, 0xFF	; 255
     d42:	c5 01       	movw	r24, r10
     d44:	2c 87       	std	Y+12, r18	; 0x0c
     d46:	6b d2       	rcall	.+1238   	; 0x121e <strnlen_P>
     d48:	2c 01       	movw	r4, r24
     d4a:	2c 85       	ldd	r18, Y+12	; 0x0c
     d4c:	20 68       	ori	r18, 0x80	; 128
     d4e:	22 2e       	mov	r2, r18
     d50:	83 01       	movw	r16, r6
     d52:	23 fc       	sbrc	r2, 3
     d54:	19 c0       	rjmp	.+50     	; 0xd88 <vfprintf+0x1c8>
     d56:	83 2d       	mov	r24, r3
     d58:	90 e0       	ldi	r25, 0x00	; 0
     d5a:	48 16       	cp	r4, r24
     d5c:	59 06       	cpc	r5, r25
     d5e:	a0 f4       	brcc	.+40     	; 0xd88 <vfprintf+0x1c8>
     d60:	b7 01       	movw	r22, r14
     d62:	80 e2       	ldi	r24, 0x20	; 32
     d64:	90 e0       	ldi	r25, 0x00	; 0
     d66:	78 d2       	rcall	.+1264   	; 0x1258 <fputc>
     d68:	3a 94       	dec	r3
     d6a:	f5 cf       	rjmp	.-22     	; 0xd56 <vfprintf+0x196>
     d6c:	f5 01       	movw	r30, r10
     d6e:	27 fc       	sbrc	r2, 7
     d70:	85 91       	lpm	r24, Z+
     d72:	27 fe       	sbrs	r2, 7
     d74:	81 91       	ld	r24, Z+
     d76:	5f 01       	movw	r10, r30
     d78:	b7 01       	movw	r22, r14
     d7a:	90 e0       	ldi	r25, 0x00	; 0
     d7c:	6d d2       	rcall	.+1242   	; 0x1258 <fputc>
     d7e:	31 10       	cpse	r3, r1
     d80:	3a 94       	dec	r3
     d82:	f1 e0       	ldi	r31, 0x01	; 1
     d84:	4f 1a       	sub	r4, r31
     d86:	51 08       	sbc	r5, r1
     d88:	41 14       	cp	r4, r1
     d8a:	51 04       	cpc	r5, r1
     d8c:	79 f7       	brne	.-34     	; 0xd6c <vfprintf+0x1ac>
     d8e:	de c0       	rjmp	.+444    	; 0xf4c <vfprintf+0x38c>
     d90:	84 36       	cpi	r24, 0x64	; 100
     d92:	11 f0       	breq	.+4      	; 0xd98 <vfprintf+0x1d8>
     d94:	89 36       	cpi	r24, 0x69	; 105
     d96:	31 f5       	brne	.+76     	; 0xde4 <vfprintf+0x224>
     d98:	f8 01       	movw	r30, r16
     d9a:	27 ff       	sbrs	r18, 7
     d9c:	07 c0       	rjmp	.+14     	; 0xdac <vfprintf+0x1ec>
     d9e:	60 81       	ld	r22, Z
     da0:	71 81       	ldd	r23, Z+1	; 0x01
     da2:	82 81       	ldd	r24, Z+2	; 0x02
     da4:	93 81       	ldd	r25, Z+3	; 0x03
     da6:	0c 5f       	subi	r16, 0xFC	; 252
     da8:	1f 4f       	sbci	r17, 0xFF	; 255
     daa:	08 c0       	rjmp	.+16     	; 0xdbc <vfprintf+0x1fc>
     dac:	60 81       	ld	r22, Z
     dae:	71 81       	ldd	r23, Z+1	; 0x01
     db0:	88 27       	eor	r24, r24
     db2:	77 fd       	sbrc	r23, 7
     db4:	80 95       	com	r24
     db6:	98 2f       	mov	r25, r24
     db8:	0e 5f       	subi	r16, 0xFE	; 254
     dba:	1f 4f       	sbci	r17, 0xFF	; 255
     dbc:	2f 76       	andi	r18, 0x6F	; 111
     dbe:	b2 2e       	mov	r11, r18
     dc0:	97 ff       	sbrs	r25, 7
     dc2:	09 c0       	rjmp	.+18     	; 0xdd6 <vfprintf+0x216>
     dc4:	90 95       	com	r25
     dc6:	80 95       	com	r24
     dc8:	70 95       	com	r23
     dca:	61 95       	neg	r22
     dcc:	7f 4f       	sbci	r23, 0xFF	; 255
     dce:	8f 4f       	sbci	r24, 0xFF	; 255
     dd0:	9f 4f       	sbci	r25, 0xFF	; 255
     dd2:	20 68       	ori	r18, 0x80	; 128
     dd4:	b2 2e       	mov	r11, r18
     dd6:	2a e0       	ldi	r18, 0x0A	; 10
     dd8:	30 e0       	ldi	r19, 0x00	; 0
     dda:	a4 01       	movw	r20, r8
     ddc:	6f d2       	rcall	.+1246   	; 0x12bc <__ultoa_invert>
     dde:	a8 2e       	mov	r10, r24
     de0:	a8 18       	sub	r10, r8
     de2:	43 c0       	rjmp	.+134    	; 0xe6a <vfprintf+0x2aa>
     de4:	85 37       	cpi	r24, 0x75	; 117
     de6:	29 f4       	brne	.+10     	; 0xdf2 <vfprintf+0x232>
     de8:	2f 7e       	andi	r18, 0xEF	; 239
     dea:	b2 2e       	mov	r11, r18
     dec:	2a e0       	ldi	r18, 0x0A	; 10
     dee:	30 e0       	ldi	r19, 0x00	; 0
     df0:	25 c0       	rjmp	.+74     	; 0xe3c <vfprintf+0x27c>
     df2:	f2 2f       	mov	r31, r18
     df4:	f9 7f       	andi	r31, 0xF9	; 249
     df6:	bf 2e       	mov	r11, r31
     df8:	8f 36       	cpi	r24, 0x6F	; 111
     dfa:	c1 f0       	breq	.+48     	; 0xe2c <vfprintf+0x26c>
     dfc:	18 f4       	brcc	.+6      	; 0xe04 <vfprintf+0x244>
     dfe:	88 35       	cpi	r24, 0x58	; 88
     e00:	79 f0       	breq	.+30     	; 0xe20 <vfprintf+0x260>
     e02:	ad c0       	rjmp	.+346    	; 0xf5e <vfprintf+0x39e>
     e04:	80 37       	cpi	r24, 0x70	; 112
     e06:	19 f0       	breq	.+6      	; 0xe0e <vfprintf+0x24e>
     e08:	88 37       	cpi	r24, 0x78	; 120
     e0a:	21 f0       	breq	.+8      	; 0xe14 <vfprintf+0x254>
     e0c:	a8 c0       	rjmp	.+336    	; 0xf5e <vfprintf+0x39e>
     e0e:	2f 2f       	mov	r18, r31
     e10:	20 61       	ori	r18, 0x10	; 16
     e12:	b2 2e       	mov	r11, r18
     e14:	b4 fe       	sbrs	r11, 4
     e16:	0d c0       	rjmp	.+26     	; 0xe32 <vfprintf+0x272>
     e18:	8b 2d       	mov	r24, r11
     e1a:	84 60       	ori	r24, 0x04	; 4
     e1c:	b8 2e       	mov	r11, r24
     e1e:	09 c0       	rjmp	.+18     	; 0xe32 <vfprintf+0x272>
     e20:	24 ff       	sbrs	r18, 4
     e22:	0a c0       	rjmp	.+20     	; 0xe38 <vfprintf+0x278>
     e24:	9f 2f       	mov	r25, r31
     e26:	96 60       	ori	r25, 0x06	; 6
     e28:	b9 2e       	mov	r11, r25
     e2a:	06 c0       	rjmp	.+12     	; 0xe38 <vfprintf+0x278>
     e2c:	28 e0       	ldi	r18, 0x08	; 8
     e2e:	30 e0       	ldi	r19, 0x00	; 0
     e30:	05 c0       	rjmp	.+10     	; 0xe3c <vfprintf+0x27c>
     e32:	20 e1       	ldi	r18, 0x10	; 16
     e34:	30 e0       	ldi	r19, 0x00	; 0
     e36:	02 c0       	rjmp	.+4      	; 0xe3c <vfprintf+0x27c>
     e38:	20 e1       	ldi	r18, 0x10	; 16
     e3a:	32 e0       	ldi	r19, 0x02	; 2
     e3c:	f8 01       	movw	r30, r16
     e3e:	b7 fe       	sbrs	r11, 7
     e40:	07 c0       	rjmp	.+14     	; 0xe50 <vfprintf+0x290>
     e42:	60 81       	ld	r22, Z
     e44:	71 81       	ldd	r23, Z+1	; 0x01
     e46:	82 81       	ldd	r24, Z+2	; 0x02
     e48:	93 81       	ldd	r25, Z+3	; 0x03
     e4a:	0c 5f       	subi	r16, 0xFC	; 252
     e4c:	1f 4f       	sbci	r17, 0xFF	; 255
     e4e:	06 c0       	rjmp	.+12     	; 0xe5c <vfprintf+0x29c>
     e50:	60 81       	ld	r22, Z
     e52:	71 81       	ldd	r23, Z+1	; 0x01
     e54:	80 e0       	ldi	r24, 0x00	; 0
     e56:	90 e0       	ldi	r25, 0x00	; 0
     e58:	0e 5f       	subi	r16, 0xFE	; 254
     e5a:	1f 4f       	sbci	r17, 0xFF	; 255
     e5c:	a4 01       	movw	r20, r8
     e5e:	2e d2       	rcall	.+1116   	; 0x12bc <__ultoa_invert>
     e60:	a8 2e       	mov	r10, r24
     e62:	a8 18       	sub	r10, r8
     e64:	fb 2d       	mov	r31, r11
     e66:	ff 77       	andi	r31, 0x7F	; 127
     e68:	bf 2e       	mov	r11, r31
     e6a:	b6 fe       	sbrs	r11, 6
     e6c:	0b c0       	rjmp	.+22     	; 0xe84 <vfprintf+0x2c4>
     e6e:	2b 2d       	mov	r18, r11
     e70:	2e 7f       	andi	r18, 0xFE	; 254
     e72:	a5 14       	cp	r10, r5
     e74:	50 f4       	brcc	.+20     	; 0xe8a <vfprintf+0x2ca>
     e76:	b4 fe       	sbrs	r11, 4
     e78:	0a c0       	rjmp	.+20     	; 0xe8e <vfprintf+0x2ce>
     e7a:	b2 fc       	sbrc	r11, 2
     e7c:	08 c0       	rjmp	.+16     	; 0xe8e <vfprintf+0x2ce>
     e7e:	2b 2d       	mov	r18, r11
     e80:	2e 7e       	andi	r18, 0xEE	; 238
     e82:	05 c0       	rjmp	.+10     	; 0xe8e <vfprintf+0x2ce>
     e84:	7a 2c       	mov	r7, r10
     e86:	2b 2d       	mov	r18, r11
     e88:	03 c0       	rjmp	.+6      	; 0xe90 <vfprintf+0x2d0>
     e8a:	7a 2c       	mov	r7, r10
     e8c:	01 c0       	rjmp	.+2      	; 0xe90 <vfprintf+0x2d0>
     e8e:	75 2c       	mov	r7, r5
     e90:	24 ff       	sbrs	r18, 4
     e92:	0d c0       	rjmp	.+26     	; 0xeae <vfprintf+0x2ee>
     e94:	fe 01       	movw	r30, r28
     e96:	ea 0d       	add	r30, r10
     e98:	f1 1d       	adc	r31, r1
     e9a:	80 81       	ld	r24, Z
     e9c:	80 33       	cpi	r24, 0x30	; 48
     e9e:	11 f4       	brne	.+4      	; 0xea4 <vfprintf+0x2e4>
     ea0:	29 7e       	andi	r18, 0xE9	; 233
     ea2:	09 c0       	rjmp	.+18     	; 0xeb6 <vfprintf+0x2f6>
     ea4:	22 ff       	sbrs	r18, 2
     ea6:	06 c0       	rjmp	.+12     	; 0xeb4 <vfprintf+0x2f4>
     ea8:	73 94       	inc	r7
     eaa:	73 94       	inc	r7
     eac:	04 c0       	rjmp	.+8      	; 0xeb6 <vfprintf+0x2f6>
     eae:	82 2f       	mov	r24, r18
     eb0:	86 78       	andi	r24, 0x86	; 134
     eb2:	09 f0       	breq	.+2      	; 0xeb6 <vfprintf+0x2f6>
     eb4:	73 94       	inc	r7
     eb6:	23 fd       	sbrc	r18, 3
     eb8:	12 c0       	rjmp	.+36     	; 0xede <vfprintf+0x31e>
     eba:	20 ff       	sbrs	r18, 0
     ebc:	06 c0       	rjmp	.+12     	; 0xeca <vfprintf+0x30a>
     ebe:	5a 2c       	mov	r5, r10
     ec0:	73 14       	cp	r7, r3
     ec2:	18 f4       	brcc	.+6      	; 0xeca <vfprintf+0x30a>
     ec4:	53 0c       	add	r5, r3
     ec6:	57 18       	sub	r5, r7
     ec8:	73 2c       	mov	r7, r3
     eca:	73 14       	cp	r7, r3
     ecc:	60 f4       	brcc	.+24     	; 0xee6 <vfprintf+0x326>
     ece:	b7 01       	movw	r22, r14
     ed0:	80 e2       	ldi	r24, 0x20	; 32
     ed2:	90 e0       	ldi	r25, 0x00	; 0
     ed4:	2c 87       	std	Y+12, r18	; 0x0c
     ed6:	c0 d1       	rcall	.+896    	; 0x1258 <fputc>
     ed8:	73 94       	inc	r7
     eda:	2c 85       	ldd	r18, Y+12	; 0x0c
     edc:	f6 cf       	rjmp	.-20     	; 0xeca <vfprintf+0x30a>
     ede:	73 14       	cp	r7, r3
     ee0:	10 f4       	brcc	.+4      	; 0xee6 <vfprintf+0x326>
     ee2:	37 18       	sub	r3, r7
     ee4:	01 c0       	rjmp	.+2      	; 0xee8 <vfprintf+0x328>
     ee6:	31 2c       	mov	r3, r1
     ee8:	24 ff       	sbrs	r18, 4
     eea:	11 c0       	rjmp	.+34     	; 0xf0e <vfprintf+0x34e>
     eec:	b7 01       	movw	r22, r14
     eee:	80 e3       	ldi	r24, 0x30	; 48
     ef0:	90 e0       	ldi	r25, 0x00	; 0
     ef2:	2c 87       	std	Y+12, r18	; 0x0c
     ef4:	b1 d1       	rcall	.+866    	; 0x1258 <fputc>
     ef6:	2c 85       	ldd	r18, Y+12	; 0x0c
     ef8:	22 ff       	sbrs	r18, 2
     efa:	16 c0       	rjmp	.+44     	; 0xf28 <vfprintf+0x368>
     efc:	21 ff       	sbrs	r18, 1
     efe:	03 c0       	rjmp	.+6      	; 0xf06 <vfprintf+0x346>
     f00:	88 e5       	ldi	r24, 0x58	; 88
     f02:	90 e0       	ldi	r25, 0x00	; 0
     f04:	02 c0       	rjmp	.+4      	; 0xf0a <vfprintf+0x34a>
     f06:	88 e7       	ldi	r24, 0x78	; 120
     f08:	90 e0       	ldi	r25, 0x00	; 0
     f0a:	b7 01       	movw	r22, r14
     f0c:	0c c0       	rjmp	.+24     	; 0xf26 <vfprintf+0x366>
     f0e:	82 2f       	mov	r24, r18
     f10:	86 78       	andi	r24, 0x86	; 134
     f12:	51 f0       	breq	.+20     	; 0xf28 <vfprintf+0x368>
     f14:	21 fd       	sbrc	r18, 1
     f16:	02 c0       	rjmp	.+4      	; 0xf1c <vfprintf+0x35c>
     f18:	80 e2       	ldi	r24, 0x20	; 32
     f1a:	01 c0       	rjmp	.+2      	; 0xf1e <vfprintf+0x35e>
     f1c:	8b e2       	ldi	r24, 0x2B	; 43
     f1e:	27 fd       	sbrc	r18, 7
     f20:	8d e2       	ldi	r24, 0x2D	; 45
     f22:	b7 01       	movw	r22, r14
     f24:	90 e0       	ldi	r25, 0x00	; 0
     f26:	98 d1       	rcall	.+816    	; 0x1258 <fputc>
     f28:	a5 14       	cp	r10, r5
     f2a:	30 f4       	brcc	.+12     	; 0xf38 <vfprintf+0x378>
     f2c:	b7 01       	movw	r22, r14
     f2e:	80 e3       	ldi	r24, 0x30	; 48
     f30:	90 e0       	ldi	r25, 0x00	; 0
     f32:	92 d1       	rcall	.+804    	; 0x1258 <fputc>
     f34:	5a 94       	dec	r5
     f36:	f8 cf       	rjmp	.-16     	; 0xf28 <vfprintf+0x368>
     f38:	aa 94       	dec	r10
     f3a:	f4 01       	movw	r30, r8
     f3c:	ea 0d       	add	r30, r10
     f3e:	f1 1d       	adc	r31, r1
     f40:	80 81       	ld	r24, Z
     f42:	b7 01       	movw	r22, r14
     f44:	90 e0       	ldi	r25, 0x00	; 0
     f46:	88 d1       	rcall	.+784    	; 0x1258 <fputc>
     f48:	a1 10       	cpse	r10, r1
     f4a:	f6 cf       	rjmp	.-20     	; 0xf38 <vfprintf+0x378>
     f4c:	33 20       	and	r3, r3
     f4e:	09 f4       	brne	.+2      	; 0xf52 <vfprintf+0x392>
     f50:	5d ce       	rjmp	.-838    	; 0xc0c <vfprintf+0x4c>
     f52:	b7 01       	movw	r22, r14
     f54:	80 e2       	ldi	r24, 0x20	; 32
     f56:	90 e0       	ldi	r25, 0x00	; 0
     f58:	7f d1       	rcall	.+766    	; 0x1258 <fputc>
     f5a:	3a 94       	dec	r3
     f5c:	f7 cf       	rjmp	.-18     	; 0xf4c <vfprintf+0x38c>
     f5e:	f7 01       	movw	r30, r14
     f60:	86 81       	ldd	r24, Z+6	; 0x06
     f62:	97 81       	ldd	r25, Z+7	; 0x07
     f64:	02 c0       	rjmp	.+4      	; 0xf6a <vfprintf+0x3aa>
     f66:	8f ef       	ldi	r24, 0xFF	; 255
     f68:	9f ef       	ldi	r25, 0xFF	; 255
     f6a:	2c 96       	adiw	r28, 0x0c	; 12
     f6c:	0f b6       	in	r0, 0x3f	; 63
     f6e:	f8 94       	cli
     f70:	de bf       	out	0x3e, r29	; 62
     f72:	0f be       	out	0x3f, r0	; 63
     f74:	cd bf       	out	0x3d, r28	; 61
     f76:	df 91       	pop	r29
     f78:	cf 91       	pop	r28
     f7a:	1f 91       	pop	r17
     f7c:	0f 91       	pop	r16
     f7e:	ff 90       	pop	r15
     f80:	ef 90       	pop	r14
     f82:	df 90       	pop	r13
     f84:	cf 90       	pop	r12
     f86:	bf 90       	pop	r11
     f88:	af 90       	pop	r10
     f8a:	9f 90       	pop	r9
     f8c:	8f 90       	pop	r8
     f8e:	7f 90       	pop	r7
     f90:	6f 90       	pop	r6
     f92:	5f 90       	pop	r5
     f94:	4f 90       	pop	r4
     f96:	3f 90       	pop	r3
     f98:	2f 90       	pop	r2
     f9a:	08 95       	ret

00000f9c <calloc>:
     f9c:	0f 93       	push	r16
     f9e:	1f 93       	push	r17
     fa0:	cf 93       	push	r28
     fa2:	df 93       	push	r29
     fa4:	86 9f       	mul	r24, r22
     fa6:	80 01       	movw	r16, r0
     fa8:	87 9f       	mul	r24, r23
     faa:	10 0d       	add	r17, r0
     fac:	96 9f       	mul	r25, r22
     fae:	10 0d       	add	r17, r0
     fb0:	11 24       	eor	r1, r1
     fb2:	c8 01       	movw	r24, r16
     fb4:	0d d0       	rcall	.+26     	; 0xfd0 <malloc>
     fb6:	ec 01       	movw	r28, r24
     fb8:	00 97       	sbiw	r24, 0x00	; 0
     fba:	21 f0       	breq	.+8      	; 0xfc4 <calloc+0x28>
     fbc:	a8 01       	movw	r20, r16
     fbe:	60 e0       	ldi	r22, 0x00	; 0
     fc0:	70 e0       	ldi	r23, 0x00	; 0
     fc2:	38 d1       	rcall	.+624    	; 0x1234 <memset>
     fc4:	ce 01       	movw	r24, r28
     fc6:	df 91       	pop	r29
     fc8:	cf 91       	pop	r28
     fca:	1f 91       	pop	r17
     fcc:	0f 91       	pop	r16
     fce:	08 95       	ret

00000fd0 <malloc>:
     fd0:	cf 93       	push	r28
     fd2:	df 93       	push	r29
     fd4:	82 30       	cpi	r24, 0x02	; 2
     fd6:	91 05       	cpc	r25, r1
     fd8:	10 f4       	brcc	.+4      	; 0xfde <malloc+0xe>
     fda:	82 e0       	ldi	r24, 0x02	; 2
     fdc:	90 e0       	ldi	r25, 0x00	; 0
     fde:	e0 91 86 02 	lds	r30, 0x0286
     fe2:	f0 91 87 02 	lds	r31, 0x0287
     fe6:	20 e0       	ldi	r18, 0x00	; 0
     fe8:	30 e0       	ldi	r19, 0x00	; 0
     fea:	a0 e0       	ldi	r26, 0x00	; 0
     fec:	b0 e0       	ldi	r27, 0x00	; 0
     fee:	30 97       	sbiw	r30, 0x00	; 0
     ff0:	39 f1       	breq	.+78     	; 0x1040 <malloc+0x70>
     ff2:	40 81       	ld	r20, Z
     ff4:	51 81       	ldd	r21, Z+1	; 0x01
     ff6:	48 17       	cp	r20, r24
     ff8:	59 07       	cpc	r21, r25
     ffa:	b8 f0       	brcs	.+46     	; 0x102a <malloc+0x5a>
     ffc:	48 17       	cp	r20, r24
     ffe:	59 07       	cpc	r21, r25
    1000:	71 f4       	brne	.+28     	; 0x101e <malloc+0x4e>
    1002:	82 81       	ldd	r24, Z+2	; 0x02
    1004:	93 81       	ldd	r25, Z+3	; 0x03
    1006:	10 97       	sbiw	r26, 0x00	; 0
    1008:	29 f0       	breq	.+10     	; 0x1014 <malloc+0x44>
    100a:	13 96       	adiw	r26, 0x03	; 3
    100c:	9c 93       	st	X, r25
    100e:	8e 93       	st	-X, r24
    1010:	12 97       	sbiw	r26, 0x02	; 2
    1012:	2c c0       	rjmp	.+88     	; 0x106c <malloc+0x9c>
    1014:	90 93 87 02 	sts	0x0287, r25
    1018:	80 93 86 02 	sts	0x0286, r24
    101c:	27 c0       	rjmp	.+78     	; 0x106c <malloc+0x9c>
    101e:	21 15       	cp	r18, r1
    1020:	31 05       	cpc	r19, r1
    1022:	31 f0       	breq	.+12     	; 0x1030 <malloc+0x60>
    1024:	42 17       	cp	r20, r18
    1026:	53 07       	cpc	r21, r19
    1028:	18 f0       	brcs	.+6      	; 0x1030 <malloc+0x60>
    102a:	a9 01       	movw	r20, r18
    102c:	db 01       	movw	r26, r22
    102e:	01 c0       	rjmp	.+2      	; 0x1032 <malloc+0x62>
    1030:	ef 01       	movw	r28, r30
    1032:	9a 01       	movw	r18, r20
    1034:	bd 01       	movw	r22, r26
    1036:	df 01       	movw	r26, r30
    1038:	02 80       	ldd	r0, Z+2	; 0x02
    103a:	f3 81       	ldd	r31, Z+3	; 0x03
    103c:	e0 2d       	mov	r30, r0
    103e:	d7 cf       	rjmp	.-82     	; 0xfee <malloc+0x1e>
    1040:	21 15       	cp	r18, r1
    1042:	31 05       	cpc	r19, r1
    1044:	f9 f0       	breq	.+62     	; 0x1084 <malloc+0xb4>
    1046:	28 1b       	sub	r18, r24
    1048:	39 0b       	sbc	r19, r25
    104a:	24 30       	cpi	r18, 0x04	; 4
    104c:	31 05       	cpc	r19, r1
    104e:	80 f4       	brcc	.+32     	; 0x1070 <malloc+0xa0>
    1050:	8a 81       	ldd	r24, Y+2	; 0x02
    1052:	9b 81       	ldd	r25, Y+3	; 0x03
    1054:	61 15       	cp	r22, r1
    1056:	71 05       	cpc	r23, r1
    1058:	21 f0       	breq	.+8      	; 0x1062 <malloc+0x92>
    105a:	fb 01       	movw	r30, r22
    105c:	93 83       	std	Z+3, r25	; 0x03
    105e:	82 83       	std	Z+2, r24	; 0x02
    1060:	04 c0       	rjmp	.+8      	; 0x106a <malloc+0x9a>
    1062:	90 93 87 02 	sts	0x0287, r25
    1066:	80 93 86 02 	sts	0x0286, r24
    106a:	fe 01       	movw	r30, r28
    106c:	32 96       	adiw	r30, 0x02	; 2
    106e:	44 c0       	rjmp	.+136    	; 0x10f8 <malloc+0x128>
    1070:	fe 01       	movw	r30, r28
    1072:	e2 0f       	add	r30, r18
    1074:	f3 1f       	adc	r31, r19
    1076:	81 93       	st	Z+, r24
    1078:	91 93       	st	Z+, r25
    107a:	22 50       	subi	r18, 0x02	; 2
    107c:	31 09       	sbc	r19, r1
    107e:	39 83       	std	Y+1, r19	; 0x01
    1080:	28 83       	st	Y, r18
    1082:	3a c0       	rjmp	.+116    	; 0x10f8 <malloc+0x128>
    1084:	20 91 84 02 	lds	r18, 0x0284
    1088:	30 91 85 02 	lds	r19, 0x0285
    108c:	23 2b       	or	r18, r19
    108e:	41 f4       	brne	.+16     	; 0x10a0 <malloc+0xd0>
    1090:	20 91 02 02 	lds	r18, 0x0202
    1094:	30 91 03 02 	lds	r19, 0x0203
    1098:	30 93 85 02 	sts	0x0285, r19
    109c:	20 93 84 02 	sts	0x0284, r18
    10a0:	20 91 00 02 	lds	r18, 0x0200
    10a4:	30 91 01 02 	lds	r19, 0x0201
    10a8:	21 15       	cp	r18, r1
    10aa:	31 05       	cpc	r19, r1
    10ac:	41 f4       	brne	.+16     	; 0x10be <malloc+0xee>
    10ae:	2d b7       	in	r18, 0x3d	; 61
    10b0:	3e b7       	in	r19, 0x3e	; 62
    10b2:	40 91 04 02 	lds	r20, 0x0204
    10b6:	50 91 05 02 	lds	r21, 0x0205
    10ba:	24 1b       	sub	r18, r20
    10bc:	35 0b       	sbc	r19, r21
    10be:	e0 91 84 02 	lds	r30, 0x0284
    10c2:	f0 91 85 02 	lds	r31, 0x0285
    10c6:	e2 17       	cp	r30, r18
    10c8:	f3 07       	cpc	r31, r19
    10ca:	a0 f4       	brcc	.+40     	; 0x10f4 <malloc+0x124>
    10cc:	2e 1b       	sub	r18, r30
    10ce:	3f 0b       	sbc	r19, r31
    10d0:	28 17       	cp	r18, r24
    10d2:	39 07       	cpc	r19, r25
    10d4:	78 f0       	brcs	.+30     	; 0x10f4 <malloc+0x124>
    10d6:	ac 01       	movw	r20, r24
    10d8:	4e 5f       	subi	r20, 0xFE	; 254
    10da:	5f 4f       	sbci	r21, 0xFF	; 255
    10dc:	24 17       	cp	r18, r20
    10de:	35 07       	cpc	r19, r21
    10e0:	48 f0       	brcs	.+18     	; 0x10f4 <malloc+0x124>
    10e2:	4e 0f       	add	r20, r30
    10e4:	5f 1f       	adc	r21, r31
    10e6:	50 93 85 02 	sts	0x0285, r21
    10ea:	40 93 84 02 	sts	0x0284, r20
    10ee:	81 93       	st	Z+, r24
    10f0:	91 93       	st	Z+, r25
    10f2:	02 c0       	rjmp	.+4      	; 0x10f8 <malloc+0x128>
    10f4:	e0 e0       	ldi	r30, 0x00	; 0
    10f6:	f0 e0       	ldi	r31, 0x00	; 0
    10f8:	cf 01       	movw	r24, r30
    10fa:	df 91       	pop	r29
    10fc:	cf 91       	pop	r28
    10fe:	08 95       	ret

00001100 <free>:
    1100:	cf 93       	push	r28
    1102:	df 93       	push	r29
    1104:	00 97       	sbiw	r24, 0x00	; 0
    1106:	09 f4       	brne	.+2      	; 0x110a <free+0xa>
    1108:	87 c0       	rjmp	.+270    	; 0x1218 <free+0x118>
    110a:	fc 01       	movw	r30, r24
    110c:	32 97       	sbiw	r30, 0x02	; 2
    110e:	13 82       	std	Z+3, r1	; 0x03
    1110:	12 82       	std	Z+2, r1	; 0x02
    1112:	c0 91 86 02 	lds	r28, 0x0286
    1116:	d0 91 87 02 	lds	r29, 0x0287
    111a:	20 97       	sbiw	r28, 0x00	; 0
    111c:	81 f4       	brne	.+32     	; 0x113e <free+0x3e>
    111e:	20 81       	ld	r18, Z
    1120:	31 81       	ldd	r19, Z+1	; 0x01
    1122:	28 0f       	add	r18, r24
    1124:	39 1f       	adc	r19, r25
    1126:	80 91 84 02 	lds	r24, 0x0284
    112a:	90 91 85 02 	lds	r25, 0x0285
    112e:	82 17       	cp	r24, r18
    1130:	93 07       	cpc	r25, r19
    1132:	79 f5       	brne	.+94     	; 0x1192 <free+0x92>
    1134:	f0 93 85 02 	sts	0x0285, r31
    1138:	e0 93 84 02 	sts	0x0284, r30
    113c:	6d c0       	rjmp	.+218    	; 0x1218 <free+0x118>
    113e:	de 01       	movw	r26, r28
    1140:	20 e0       	ldi	r18, 0x00	; 0
    1142:	30 e0       	ldi	r19, 0x00	; 0
    1144:	ae 17       	cp	r26, r30
    1146:	bf 07       	cpc	r27, r31
    1148:	50 f4       	brcc	.+20     	; 0x115e <free+0x5e>
    114a:	12 96       	adiw	r26, 0x02	; 2
    114c:	4d 91       	ld	r20, X+
    114e:	5c 91       	ld	r21, X
    1150:	13 97       	sbiw	r26, 0x03	; 3
    1152:	9d 01       	movw	r18, r26
    1154:	41 15       	cp	r20, r1
    1156:	51 05       	cpc	r21, r1
    1158:	09 f1       	breq	.+66     	; 0x119c <free+0x9c>
    115a:	da 01       	movw	r26, r20
    115c:	f3 cf       	rjmp	.-26     	; 0x1144 <free+0x44>
    115e:	b3 83       	std	Z+3, r27	; 0x03
    1160:	a2 83       	std	Z+2, r26	; 0x02
    1162:	40 81       	ld	r20, Z
    1164:	51 81       	ldd	r21, Z+1	; 0x01
    1166:	84 0f       	add	r24, r20
    1168:	95 1f       	adc	r25, r21
    116a:	8a 17       	cp	r24, r26
    116c:	9b 07       	cpc	r25, r27
    116e:	71 f4       	brne	.+28     	; 0x118c <free+0x8c>
    1170:	8d 91       	ld	r24, X+
    1172:	9c 91       	ld	r25, X
    1174:	11 97       	sbiw	r26, 0x01	; 1
    1176:	84 0f       	add	r24, r20
    1178:	95 1f       	adc	r25, r21
    117a:	02 96       	adiw	r24, 0x02	; 2
    117c:	91 83       	std	Z+1, r25	; 0x01
    117e:	80 83       	st	Z, r24
    1180:	12 96       	adiw	r26, 0x02	; 2
    1182:	8d 91       	ld	r24, X+
    1184:	9c 91       	ld	r25, X
    1186:	13 97       	sbiw	r26, 0x03	; 3
    1188:	93 83       	std	Z+3, r25	; 0x03
    118a:	82 83       	std	Z+2, r24	; 0x02
    118c:	21 15       	cp	r18, r1
    118e:	31 05       	cpc	r19, r1
    1190:	29 f4       	brne	.+10     	; 0x119c <free+0x9c>
    1192:	f0 93 87 02 	sts	0x0287, r31
    1196:	e0 93 86 02 	sts	0x0286, r30
    119a:	3e c0       	rjmp	.+124    	; 0x1218 <free+0x118>
    119c:	d9 01       	movw	r26, r18
    119e:	13 96       	adiw	r26, 0x03	; 3
    11a0:	fc 93       	st	X, r31
    11a2:	ee 93       	st	-X, r30
    11a4:	12 97       	sbiw	r26, 0x02	; 2
    11a6:	4d 91       	ld	r20, X+
    11a8:	5d 91       	ld	r21, X+
    11aa:	a4 0f       	add	r26, r20
    11ac:	b5 1f       	adc	r27, r21
    11ae:	ea 17       	cp	r30, r26
    11b0:	fb 07       	cpc	r31, r27
    11b2:	79 f4       	brne	.+30     	; 0x11d2 <free+0xd2>
    11b4:	80 81       	ld	r24, Z
    11b6:	91 81       	ldd	r25, Z+1	; 0x01
    11b8:	84 0f       	add	r24, r20
    11ba:	95 1f       	adc	r25, r21
    11bc:	02 96       	adiw	r24, 0x02	; 2
    11be:	d9 01       	movw	r26, r18
    11c0:	11 96       	adiw	r26, 0x01	; 1
    11c2:	9c 93       	st	X, r25
    11c4:	8e 93       	st	-X, r24
    11c6:	82 81       	ldd	r24, Z+2	; 0x02
    11c8:	93 81       	ldd	r25, Z+3	; 0x03
    11ca:	13 96       	adiw	r26, 0x03	; 3
    11cc:	9c 93       	st	X, r25
    11ce:	8e 93       	st	-X, r24
    11d0:	12 97       	sbiw	r26, 0x02	; 2
    11d2:	e0 e0       	ldi	r30, 0x00	; 0
    11d4:	f0 e0       	ldi	r31, 0x00	; 0
    11d6:	8a 81       	ldd	r24, Y+2	; 0x02
    11d8:	9b 81       	ldd	r25, Y+3	; 0x03
    11da:	00 97       	sbiw	r24, 0x00	; 0
    11dc:	19 f0       	breq	.+6      	; 0x11e4 <free+0xe4>
    11de:	fe 01       	movw	r30, r28
    11e0:	ec 01       	movw	r28, r24
    11e2:	f9 cf       	rjmp	.-14     	; 0x11d6 <free+0xd6>
    11e4:	ce 01       	movw	r24, r28
    11e6:	02 96       	adiw	r24, 0x02	; 2
    11e8:	28 81       	ld	r18, Y
    11ea:	39 81       	ldd	r19, Y+1	; 0x01
    11ec:	82 0f       	add	r24, r18
    11ee:	93 1f       	adc	r25, r19
    11f0:	20 91 84 02 	lds	r18, 0x0284
    11f4:	30 91 85 02 	lds	r19, 0x0285
    11f8:	28 17       	cp	r18, r24
    11fa:	39 07       	cpc	r19, r25
    11fc:	69 f4       	brne	.+26     	; 0x1218 <free+0x118>
    11fe:	30 97       	sbiw	r30, 0x00	; 0
    1200:	29 f4       	brne	.+10     	; 0x120c <free+0x10c>
    1202:	10 92 87 02 	sts	0x0287, r1
    1206:	10 92 86 02 	sts	0x0286, r1
    120a:	02 c0       	rjmp	.+4      	; 0x1210 <free+0x110>
    120c:	13 82       	std	Z+3, r1	; 0x03
    120e:	12 82       	std	Z+2, r1	; 0x02
    1210:	d0 93 85 02 	sts	0x0285, r29
    1214:	c0 93 84 02 	sts	0x0284, r28
    1218:	df 91       	pop	r29
    121a:	cf 91       	pop	r28
    121c:	08 95       	ret

0000121e <strnlen_P>:
    121e:	fc 01       	movw	r30, r24
    1220:	05 90       	lpm	r0, Z+
    1222:	61 50       	subi	r22, 0x01	; 1
    1224:	70 40       	sbci	r23, 0x00	; 0
    1226:	01 10       	cpse	r0, r1
    1228:	d8 f7       	brcc	.-10     	; 0x1220 <strnlen_P+0x2>
    122a:	80 95       	com	r24
    122c:	90 95       	com	r25
    122e:	8e 0f       	add	r24, r30
    1230:	9f 1f       	adc	r25, r31
    1232:	08 95       	ret

00001234 <memset>:
    1234:	dc 01       	movw	r26, r24
    1236:	01 c0       	rjmp	.+2      	; 0x123a <memset+0x6>
    1238:	6d 93       	st	X+, r22
    123a:	41 50       	subi	r20, 0x01	; 1
    123c:	50 40       	sbci	r21, 0x00	; 0
    123e:	e0 f7       	brcc	.-8      	; 0x1238 <memset+0x4>
    1240:	08 95       	ret

00001242 <strnlen>:
    1242:	fc 01       	movw	r30, r24
    1244:	61 50       	subi	r22, 0x01	; 1
    1246:	70 40       	sbci	r23, 0x00	; 0
    1248:	01 90       	ld	r0, Z+
    124a:	01 10       	cpse	r0, r1
    124c:	d8 f7       	brcc	.-10     	; 0x1244 <strnlen+0x2>
    124e:	80 95       	com	r24
    1250:	90 95       	com	r25
    1252:	8e 0f       	add	r24, r30
    1254:	9f 1f       	adc	r25, r31
    1256:	08 95       	ret

00001258 <fputc>:
    1258:	0f 93       	push	r16
    125a:	1f 93       	push	r17
    125c:	cf 93       	push	r28
    125e:	df 93       	push	r29
    1260:	18 2f       	mov	r17, r24
    1262:	09 2f       	mov	r16, r25
    1264:	eb 01       	movw	r28, r22
    1266:	8b 81       	ldd	r24, Y+3	; 0x03
    1268:	81 fd       	sbrc	r24, 1
    126a:	03 c0       	rjmp	.+6      	; 0x1272 <fputc+0x1a>
    126c:	8f ef       	ldi	r24, 0xFF	; 255
    126e:	9f ef       	ldi	r25, 0xFF	; 255
    1270:	20 c0       	rjmp	.+64     	; 0x12b2 <fputc+0x5a>
    1272:	82 ff       	sbrs	r24, 2
    1274:	10 c0       	rjmp	.+32     	; 0x1296 <fputc+0x3e>
    1276:	4e 81       	ldd	r20, Y+6	; 0x06
    1278:	5f 81       	ldd	r21, Y+7	; 0x07
    127a:	2c 81       	ldd	r18, Y+4	; 0x04
    127c:	3d 81       	ldd	r19, Y+5	; 0x05
    127e:	42 17       	cp	r20, r18
    1280:	53 07       	cpc	r21, r19
    1282:	7c f4       	brge	.+30     	; 0x12a2 <fputc+0x4a>
    1284:	e8 81       	ld	r30, Y
    1286:	f9 81       	ldd	r31, Y+1	; 0x01
    1288:	9f 01       	movw	r18, r30
    128a:	2f 5f       	subi	r18, 0xFF	; 255
    128c:	3f 4f       	sbci	r19, 0xFF	; 255
    128e:	39 83       	std	Y+1, r19	; 0x01
    1290:	28 83       	st	Y, r18
    1292:	10 83       	st	Z, r17
    1294:	06 c0       	rjmp	.+12     	; 0x12a2 <fputc+0x4a>
    1296:	e8 85       	ldd	r30, Y+8	; 0x08
    1298:	f9 85       	ldd	r31, Y+9	; 0x09
    129a:	81 2f       	mov	r24, r17
    129c:	19 95       	eicall
    129e:	89 2b       	or	r24, r25
    12a0:	29 f7       	brne	.-54     	; 0x126c <fputc+0x14>
    12a2:	2e 81       	ldd	r18, Y+6	; 0x06
    12a4:	3f 81       	ldd	r19, Y+7	; 0x07
    12a6:	2f 5f       	subi	r18, 0xFF	; 255
    12a8:	3f 4f       	sbci	r19, 0xFF	; 255
    12aa:	3f 83       	std	Y+7, r19	; 0x07
    12ac:	2e 83       	std	Y+6, r18	; 0x06
    12ae:	81 2f       	mov	r24, r17
    12b0:	90 2f       	mov	r25, r16
    12b2:	df 91       	pop	r29
    12b4:	cf 91       	pop	r28
    12b6:	1f 91       	pop	r17
    12b8:	0f 91       	pop	r16
    12ba:	08 95       	ret

000012bc <__ultoa_invert>:
    12bc:	fa 01       	movw	r30, r20
    12be:	aa 27       	eor	r26, r26
    12c0:	28 30       	cpi	r18, 0x08	; 8
    12c2:	51 f1       	breq	.+84     	; 0x1318 <__ultoa_invert+0x5c>
    12c4:	20 31       	cpi	r18, 0x10	; 16
    12c6:	81 f1       	breq	.+96     	; 0x1328 <__ultoa_invert+0x6c>
    12c8:	e8 94       	clt
    12ca:	6f 93       	push	r22
    12cc:	6e 7f       	andi	r22, 0xFE	; 254
    12ce:	6e 5f       	subi	r22, 0xFE	; 254
    12d0:	7f 4f       	sbci	r23, 0xFF	; 255
    12d2:	8f 4f       	sbci	r24, 0xFF	; 255
    12d4:	9f 4f       	sbci	r25, 0xFF	; 255
    12d6:	af 4f       	sbci	r26, 0xFF	; 255
    12d8:	b1 e0       	ldi	r27, 0x01	; 1
    12da:	3e d0       	rcall	.+124    	; 0x1358 <__ultoa_invert+0x9c>
    12dc:	b4 e0       	ldi	r27, 0x04	; 4
    12de:	3c d0       	rcall	.+120    	; 0x1358 <__ultoa_invert+0x9c>
    12e0:	67 0f       	add	r22, r23
    12e2:	78 1f       	adc	r23, r24
    12e4:	89 1f       	adc	r24, r25
    12e6:	9a 1f       	adc	r25, r26
    12e8:	a1 1d       	adc	r26, r1
    12ea:	68 0f       	add	r22, r24
    12ec:	79 1f       	adc	r23, r25
    12ee:	8a 1f       	adc	r24, r26
    12f0:	91 1d       	adc	r25, r1
    12f2:	a1 1d       	adc	r26, r1
    12f4:	6a 0f       	add	r22, r26
    12f6:	71 1d       	adc	r23, r1
    12f8:	81 1d       	adc	r24, r1
    12fa:	91 1d       	adc	r25, r1
    12fc:	a1 1d       	adc	r26, r1
    12fe:	20 d0       	rcall	.+64     	; 0x1340 <__ultoa_invert+0x84>
    1300:	09 f4       	brne	.+2      	; 0x1304 <__ultoa_invert+0x48>
    1302:	68 94       	set
    1304:	3f 91       	pop	r19
    1306:	2a e0       	ldi	r18, 0x0A	; 10
    1308:	26 9f       	mul	r18, r22
    130a:	11 24       	eor	r1, r1
    130c:	30 19       	sub	r19, r0
    130e:	30 5d       	subi	r19, 0xD0	; 208
    1310:	31 93       	st	Z+, r19
    1312:	de f6       	brtc	.-74     	; 0x12ca <__ultoa_invert+0xe>
    1314:	cf 01       	movw	r24, r30
    1316:	08 95       	ret
    1318:	46 2f       	mov	r20, r22
    131a:	47 70       	andi	r20, 0x07	; 7
    131c:	40 5d       	subi	r20, 0xD0	; 208
    131e:	41 93       	st	Z+, r20
    1320:	b3 e0       	ldi	r27, 0x03	; 3
    1322:	0f d0       	rcall	.+30     	; 0x1342 <__ultoa_invert+0x86>
    1324:	c9 f7       	brne	.-14     	; 0x1318 <__ultoa_invert+0x5c>
    1326:	f6 cf       	rjmp	.-20     	; 0x1314 <__ultoa_invert+0x58>
    1328:	46 2f       	mov	r20, r22
    132a:	4f 70       	andi	r20, 0x0F	; 15
    132c:	40 5d       	subi	r20, 0xD0	; 208
    132e:	4a 33       	cpi	r20, 0x3A	; 58
    1330:	18 f0       	brcs	.+6      	; 0x1338 <__ultoa_invert+0x7c>
    1332:	49 5d       	subi	r20, 0xD9	; 217
    1334:	31 fd       	sbrc	r19, 1
    1336:	40 52       	subi	r20, 0x20	; 32
    1338:	41 93       	st	Z+, r20
    133a:	02 d0       	rcall	.+4      	; 0x1340 <__ultoa_invert+0x84>
    133c:	a9 f7       	brne	.-22     	; 0x1328 <__ultoa_invert+0x6c>
    133e:	ea cf       	rjmp	.-44     	; 0x1314 <__ultoa_invert+0x58>
    1340:	b4 e0       	ldi	r27, 0x04	; 4
    1342:	a6 95       	lsr	r26
    1344:	97 95       	ror	r25
    1346:	87 95       	ror	r24
    1348:	77 95       	ror	r23
    134a:	67 95       	ror	r22
    134c:	ba 95       	dec	r27
    134e:	c9 f7       	brne	.-14     	; 0x1342 <__ultoa_invert+0x86>
    1350:	00 97       	sbiw	r24, 0x00	; 0
    1352:	61 05       	cpc	r22, r1
    1354:	71 05       	cpc	r23, r1
    1356:	08 95       	ret
    1358:	9b 01       	movw	r18, r22
    135a:	ac 01       	movw	r20, r24
    135c:	0a 2e       	mov	r0, r26
    135e:	06 94       	lsr	r0
    1360:	57 95       	ror	r21
    1362:	47 95       	ror	r20
    1364:	37 95       	ror	r19
    1366:	27 95       	ror	r18
    1368:	ba 95       	dec	r27
    136a:	c9 f7       	brne	.-14     	; 0x135e <__ultoa_invert+0xa2>
    136c:	62 0f       	add	r22, r18
    136e:	73 1f       	adc	r23, r19
    1370:	84 1f       	adc	r24, r20
    1372:	95 1f       	adc	r25, r21
    1374:	a0 1d       	adc	r26, r0
    1376:	08 95       	ret

00001378 <_exit>:
    1378:	f8 94       	cli

0000137a <__stop_program>:
    137a:	ff cf       	rjmp	.-2      	; 0x137a <__stop_program>
