

================================================================
== Vivado HLS Report for 'convolution1'
================================================================
* Date:           Thu Nov  8 11:19:24 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lenet_conv1
* Solution:       lenet_accelerator
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |                         |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  1032|  1032|        41|         32|          1|    32|    yes   |
        |- Loop 2                 |   158|   158|        34|         25|          1|     6|    yes   |
        |- Loop 3                 |     ?|     ?|         ?|          -|          -|     6|    no    |
        | + Loop 3.1              |     ?|     ?|         ?|          -|          -|    28|    no    |
        |  ++ Loop 3.1.1          |     ?|     ?|         ?|          -|          -|    28|    no    |
        |   +++ Loop 3.1.1.1      |     ?|     ?|         ?|          -|          -|     ?|    no    |
        |    ++++ Loop 3.1.1.1.1  |     ?|     ?|        11|          -|          -|     ?|    no    |
        |- Loop 4                 |  9247|  9247|        63|         55|          1|   168|    yes   |
        +-------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|   12818|   5748|
|FIFO             |        -|      -|       -|      -|
|Instance         |        8|      5|    2616|   3391|
|Memory           |       19|      -|      64|      3|
|Multiplexer      |        -|      -|       -|   2223|
|Register         |        -|      -|    5580|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       27|      5|   21078|  11365|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        9|      2|      19|     21|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |convolution1_AXILiteS_s_axi_U  |convolution1_AXILiteS_s_axi  |        0|      0|  220|  360|
    |convolution1_DATA_A_m_axi_U    |convolution1_DATA_A_m_axi    |        2|      0|  512|  580|
    |convolution1_DATA_B_m_axi_U    |convolution1_DATA_B_m_axi    |        2|      0|  512|  580|
    |convolution1_DATA_C_m_axi_U    |convolution1_DATA_C_m_axi    |        2|      0|  512|  580|
    |convolution1_DATA_D_m_axi_U    |convolution1_DATA_D_m_axi    |        2|      0|  512|  580|
    |convolution1_faddbkb_U0        |convolution1_faddbkb         |        0|      2|  205|  390|
    |convolution1_fmulcud_U1        |convolution1_fmulcud         |        0|      3|  143|  321|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |Total                          |                             |        8|      5| 2616| 3391|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+---------------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |        Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------+---------+----+----+------+-----+------+-------------+
    |c1_b_U    |convolution1_c1_b    |        0|  64|   3|     6|   32|     1|          192|
    |c1_i_0_U  |convolution1_c1_i_0  |        2|   0|   0|  1024|   32|     1|        32768|
    |c1_o_U    |convolution1_c1_o    |       16|   0|   0|  4704|   32|     1|       150528|
    |c1_w_0_U  |convolution1_c1_w_0  |        1|   0|   0|   150|   32|     1|         4800|
    +----------+---------------------+---------+----+----+------+-----+------+-------------+
    |Total     |                     |       19|  64|   3|  5884|  128|     4|       188288|
    +----------+---------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+-----+----+------------+------------+
    |            Variable Name           | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+-----+----+------------+------------+
    |co_1_fu_2964_p2                     |     +    |      0|   14|   9|           3|           1|
    |h_fu_3023_p2                        |     +    |      0|   20|  10|           1|           5|
    |i_2_fu_1384_p2                      |     +    |      0|   23|  11|           6|           1|
    |i_5_fu_2179_p2                      |     +    |      0|   14|   9|           3|           1|
    |i_7_fu_3196_p2                      |     +    |      0|   14|   9|           3|           1|
    |i_8_fu_3178_p2                      |     +    |      0|  101|  37|          32|           1|
    |indvar_flatten_next_fu_3190_p2      |     +    |      0|   29|  13|           8|           1|
    |input2_sum10_fu_1650_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum11_fu_1674_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum12_fu_1698_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum13_fu_1722_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum14_fu_1746_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum15_fu_1770_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum16_fu_1794_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum17_fu_1818_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum18_fu_1842_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum19_fu_1866_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum1_fu_1430_p2              |     +    |      0|  101|  37|          32|          32|
    |input2_sum20_fu_1890_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum21_fu_1914_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum22_fu_1938_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum23_fu_1962_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum24_fu_1986_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum25_fu_2010_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum26_fu_2034_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum27_fu_2058_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum28_fu_2082_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum29_fu_2106_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum2_fu_1454_p2              |     +    |      0|  101|  37|          32|          32|
    |input2_sum30_fu_2130_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum31_fu_2154_p2             |     +    |      0|  101|  37|          32|          32|
    |input2_sum3_fu_1478_p2              |     +    |      0|  101|  37|          32|          32|
    |input2_sum4_fu_1502_p2              |     +    |      0|  101|  37|          32|          32|
    |input2_sum5_fu_1526_p2              |     +    |      0|  101|  37|          32|          32|
    |input2_sum6_fu_1550_p2              |     +    |      0|  101|  37|          32|          32|
    |input2_sum7_fu_1574_p2              |     +    |      0|  101|  37|          32|          32|
    |input2_sum8_fu_1598_p2              |     +    |      0|  101|  37|          32|          32|
    |input2_sum9_fu_1626_p2              |     +    |      0|  101|  37|          32|          32|
    |input2_sum_fu_1402_p2               |     +    |      0|   98|  36|          31|          31|
    |j_4_fu_3172_p2                      |     +    |      0|  101|  37|          32|           1|
    |j_fu_3309_p2                        |     +    |      0|   20|  10|           5|           1|
    |m_1_fu_3127_p2                      |     +    |      0|  101|  37|           1|          32|
    |n_1_fu_3166_p2                      |     +    |      0|  101|  37|           1|          32|
    |next_mul_fu_2792_p2                 |     +    |      0|   29|  13|           8|           5|
    |output8_sum10_fu_3536_p2            |     +    |      0|  101|  37|          32|          32|
    |output8_sum11_fu_3540_p2            |     +    |      0|  101|  37|          32|          32|
    |output8_sum12_fu_3544_p2            |     +    |      0|  101|  37|          32|          32|
    |output8_sum13_fu_3548_p2            |     +    |      0|  101|  37|          32|          32|
    |output8_sum14_fu_3552_p2            |     +    |      0|  101|  37|          32|          32|
    |output8_sum15_fu_3556_p2            |     +    |      0|  101|  37|          32|          32|
    |output8_sum16_fu_3560_p2            |     +    |      0|  101|  37|          32|          32|
    |output8_sum17_fu_3564_p2            |     +    |      0|  101|  37|          32|          32|
    |output8_sum18_fu_3568_p2            |     +    |      0|  101|  37|          32|          32|
    |output8_sum19_fu_3572_p2            |     +    |      0|  101|  37|          32|          32|
    |output8_sum1_fu_3332_p2             |     +    |      0|  101|  37|          32|          32|
    |output8_sum20_fu_3576_p2            |     +    |      0|  101|  37|          32|          32|
    |output8_sum21_fu_3580_p2            |     +    |      0|  101|  37|          32|          32|
    |output8_sum22_fu_3584_p2            |     +    |      0|  101|  37|          32|          32|
    |output8_sum23_fu_3588_p2            |     +    |      0|  101|  37|          32|          32|
    |output8_sum24_fu_3592_p2            |     +    |      0|  101|  37|          32|          32|
    |output8_sum25_fu_3596_p2            |     +    |      0|  101|  37|          32|          32|
    |output8_sum26_fu_3606_p2            |     +    |      0|  101|  37|          32|          32|
    |output8_sum27_fu_3617_p2            |     +    |      0|  101|  37|          32|          32|
    |output8_sum2_fu_3366_p2             |     +    |      0|  101|  37|          32|          32|
    |output8_sum3_fu_3400_p2             |     +    |      0|  101|  37|          32|          32|
    |output8_sum4_fu_3434_p2             |     +    |      0|  101|  37|          32|          32|
    |output8_sum5_fu_3468_p2             |     +    |      0|  101|  37|          32|          32|
    |output8_sum6_fu_3502_p2             |     +    |      0|  101|  37|          32|          32|
    |output8_sum7_fu_3524_p2             |     +    |      0|  101|  37|          32|          32|
    |output8_sum8_fu_3528_p2             |     +    |      0|  101|  37|          32|          32|
    |output8_sum9_fu_3532_p2             |     +    |      0|  101|  37|          32|          32|
    |output8_sum_fu_3297_p2              |     +    |      0|  101|  37|          32|          32|
    |tmp_103_fu_2948_p2                  |     +    |      0|   23|  11|           6|           6|
    |tmp_104_fu_2978_p2                  |     +    |      0|   35|  15|          10|          10|
    |tmp_111_fu_3260_p2                  |     +    |      0|   35|  15|          10|          10|
    |tmp_118_fu_3336_p2                  |     +    |      0|  101|  37|          32|           3|
    |tmp_119_fu_3342_p2                  |     +    |      0|  101|  37|          32|           3|
    |tmp_120_fu_3354_p2                  |     +    |      0|  101|  37|          32|           3|
    |tmp_121_fu_3360_p2                  |     +    |      0|  101|  37|          32|           3|
    |tmp_122_fu_3370_p2                  |     +    |      0|  101|  37|          32|           4|
    |tmp_123_fu_3376_p2                  |     +    |      0|  101|  37|          32|           4|
    |tmp_124_fu_3388_p2                  |     +    |      0|  101|  37|          32|           4|
    |tmp_125_fu_3394_p2                  |     +    |      0|  101|  37|          32|           4|
    |tmp_126_fu_3404_p2                  |     +    |      0|  101|  37|          32|           4|
    |tmp_127_fu_3410_p2                  |     +    |      0|  101|  37|          32|           4|
    |tmp_128_fu_3422_p2                  |     +    |      0|  101|  37|          32|           4|
    |tmp_129_fu_3428_p2                  |     +    |      0|  101|  37|          32|           4|
    |tmp_130_fu_3438_p2                  |     +    |      0|  101|  37|          32|           5|
    |tmp_131_fu_3444_p2                  |     +    |      0|  101|  37|          32|           5|
    |tmp_132_fu_3456_p2                  |     +    |      0|  101|  37|          32|           5|
    |tmp_133_fu_3462_p2                  |     +    |      0|  101|  37|          32|           5|
    |tmp_134_fu_3472_p2                  |     +    |      0|  101|  37|          32|           5|
    |tmp_135_fu_3478_p2                  |     +    |      0|  101|  37|          32|           5|
    |tmp_136_fu_3490_p2                  |     +    |      0|  101|  37|          32|           5|
    |tmp_137_fu_3496_p2                  |     +    |      0|  101|  37|          32|           5|
    |tmp_138_fu_3506_p2                  |     +    |      0|  101|  37|          32|           5|
    |tmp_139_fu_3512_p2                  |     +    |      0|  101|  37|          32|           5|
    |tmp_140_fu_3600_p2                  |     +    |      0|  101|  37|          32|           5|
    |tmp_141_fu_3611_p2                  |     +    |      0|  101|  37|          32|           5|
    |tmp_142_fu_3047_p2                  |     +    |      0|   47|  19|          14|          14|
    |tmp_143_fu_3083_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp_146_fu_3104_p2                  |     +    |      0|   32|  14|           9|           9|
    |tmp_150_fu_3141_p2                  |     +    |      0|   32|  14|           9|           9|
    |tmp_151_fu_3151_p2                  |     +    |      0|   41|  17|          12|          12|
    |tmp_3_fu_3073_p2                    |     +    |      0|   23|  11|           6|           3|
    |tmp_76_fu_2200_p2                   |     +    |      0|   29|  13|           8|           1|
    |tmp_77_fu_2225_p2                   |     +    |      0|   29|  13|           8|           2|
    |tmp_78_fu_2250_p2                   |     +    |      0|   29|  13|           8|           2|
    |tmp_79_fu_2275_p2                   |     +    |      0|   29|  13|           8|           3|
    |tmp_80_fu_2300_p2                   |     +    |      0|   29|  13|           8|           3|
    |tmp_81_fu_2325_p2                   |     +    |      0|   29|  13|           8|           3|
    |tmp_82_fu_2350_p2                   |     +    |      0|   29|  13|           8|           3|
    |tmp_83_fu_2375_p2                   |     +    |      0|   29|  13|           8|           4|
    |tmp_84_fu_2400_p2                   |     +    |      0|   29|  13|           8|           4|
    |tmp_85_fu_2429_p2                   |     +    |      0|   29|  13|           8|           4|
    |tmp_86_fu_2458_p2                   |     +    |      0|   29|  13|           8|           4|
    |tmp_87_fu_2487_p2                   |     +    |      0|   29|  13|           8|           4|
    |tmp_88_fu_2516_p2                   |     +    |      0|   29|  13|           8|           4|
    |tmp_89_fu_2545_p2                   |     +    |      0|   29|  13|           8|           4|
    |tmp_90_fu_2574_p2                   |     +    |      0|   29|  13|           8|           4|
    |tmp_91_fu_2603_p2                   |     +    |      0|   29|  13|           8|           5|
    |tmp_92_fu_2632_p2                   |     +    |      0|   29|  13|           8|           5|
    |tmp_93_fu_2661_p2                   |     +    |      0|   29|  13|           8|           5|
    |tmp_94_fu_2690_p2                   |     +    |      0|   29|  13|           8|           5|
    |tmp_95_fu_2719_p2                   |     +    |      0|   29|  13|           8|           5|
    |tmp_96_fu_2748_p2                   |     +    |      0|   29|  13|           8|           5|
    |tmp_97_fu_2777_p2                   |     +    |      0|   29|  13|           8|           5|
    |tmp_98_fu_2812_p2                   |     +    |      0|   29|  13|           8|           5|
    |tmp_99_fu_2827_p2                   |     +    |      0|   29|  13|           8|           5|
    |tmp_fu_3029_p2                      |     +    |      0|   23|  11|           6|           3|
    |w_fu_3067_p2                        |     +    |      0|   20|  10|           5|           1|
    |weights4_sum10_fu_2439_p2           |     +    |      0|   98|  36|          31|          31|
    |weights4_sum11_fu_2468_p2           |     +    |      0|   98|  36|          31|          31|
    |weights4_sum12_fu_2497_p2           |     +    |      0|   98|  36|          31|          31|
    |weights4_sum13_fu_2526_p2           |     +    |      0|   98|  36|          31|          31|
    |weights4_sum14_fu_2555_p2           |     +    |      0|   98|  36|          31|          31|
    |weights4_sum15_fu_2584_p2           |     +    |      0|   98|  36|          31|          31|
    |weights4_sum16_fu_2613_p2           |     +    |      0|   98|  36|          31|          31|
    |weights4_sum17_fu_2642_p2           |     +    |      0|   98|  36|          31|          31|
    |weights4_sum18_fu_2671_p2           |     +    |      0|   98|  36|          31|          31|
    |weights4_sum19_fu_2700_p2           |     +    |      0|   98|  36|          31|          31|
    |weights4_sum1_fu_2210_p2            |     +    |      0|   98|  36|          31|          31|
    |weights4_sum20_fu_2729_p2           |     +    |      0|   98|  36|          31|          31|
    |weights4_sum21_fu_2758_p2           |     +    |      0|   98|  36|          31|          31|
    |weights4_sum22_fu_2787_p2           |     +    |      0|   98|  36|          31|          31|
    |weights4_sum23_fu_2822_p2           |     +    |      0|   98|  36|          31|          31|
    |weights4_sum24_fu_2850_p2           |     +    |      0|   98|  36|          31|          31|
    |weights4_sum2_fu_2235_p2            |     +    |      0|   98|  36|          31|          31|
    |weights4_sum3_fu_2260_p2            |     +    |      0|   98|  36|          31|          31|
    |weights4_sum4_fu_2285_p2            |     +    |      0|   98|  36|          31|          31|
    |weights4_sum5_fu_2310_p2            |     +    |      0|   98|  36|          31|          31|
    |weights4_sum6_fu_2335_p2            |     +    |      0|   98|  36|          31|          31|
    |weights4_sum7_fu_2360_p2            |     +    |      0|   98|  36|          31|          31|
    |weights4_sum8_fu_2385_p2            |     +    |      0|   98|  36|          31|          31|
    |weights4_sum9_fu_2410_p2            |     +    |      0|   98|  36|          31|          31|
    |weights4_sum_fu_2185_p2             |     +    |      0|   98|  36|          31|          31|
    |tmp_102_fu_2938_p2                  |     -    |      0|   32|  14|           9|           9|
    |tmp_107_fu_3007_p2                  |     -    |      0|   47|  19|          14|          14|
    |tmp_110_fu_3248_p2                  |     -    |      0|   32|  14|           9|           9|
    |tmp_114_fu_3290_p2                  |     -    |      0|  101|  37|          32|          32|
    |ap_block_pp0_stage0_flag00001001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage0_flag00011001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage10_flag00001001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage10_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage11_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage12_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage13_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage14_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage15_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage16_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage17_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage18_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage19_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage1_flag00001001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage20_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage21_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage22_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage23_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage24_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage25_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage26_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage27_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage28_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage29_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage30_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage31_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage8_flag00011001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage9_flag00011001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage0_flag00001001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage0_flag00011001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage10_flag00001001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage10_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage11_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage12_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage13_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage14_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage15_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage16_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage17_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage18_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage19_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage1_flag00001001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage20_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage21_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage22_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage23_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage24_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage8_flag00011001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage9_flag00011001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage0_flag00011001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage10_flag00001001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage10_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage11_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage12_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage13_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage14_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage15_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage16_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage17_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage18_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage19_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage1_flag00001001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage1_flag00011001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage20_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage21_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage22_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage23_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage24_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage25_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage26_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage27_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage28_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage29_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage30_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage31_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage32_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage33_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage34_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage35_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage36_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage37_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage38_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage39_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage40_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage41_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage42_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage43_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage44_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage45_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage46_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage47_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage48_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage49_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage4_flag00011001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage50_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage51_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage52_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage53_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage54_flag00011001   |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage6_flag00011001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage8_flag00011001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage9_flag00011001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_state10_io                 |    and   |      0|    0|   2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0   |    and   |      0|    0|   2|           1|           1|
    |ap_block_state115_io                |    and   |      0|    0|   2|           1|           1|
    |ap_block_state116_io                |    and   |      0|    0|   2|           1|           1|
    |ap_block_state121_pp2_stage8_iter0  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state169_io                |    and   |      0|    0|   2|           1|           1|
    |ap_block_state169_pp2_stage1_iter1  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state170_io                |    and   |      0|    0|   2|           1|           1|
    |ap_block_state35_pp0_stage1_iter1   |    and   |      0|    0|   2|           1|           1|
    |ap_block_state45_io                 |    and   |      0|    0|   2|           1|           1|
    |ap_block_state52_pp1_stage8_iter0   |    and   |      0|    0|   2|           1|           1|
    |ap_block_state70_pp1_stage1_iter1   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4490                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4503                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4515                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4527                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4539                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4551                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4563                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4576                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4586                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4596                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4606                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4616                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4626                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4636                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4646                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4656                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4666                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4676                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4686                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4696                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4706                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4716                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4726                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4736                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4746                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4756                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4766                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4776                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4786                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4796                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4806                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4817                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4829                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4840                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4852                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4864                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4876                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4888                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4900                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4913                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4923                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4933                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4943                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4953                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4963                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4973                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4983                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_4993                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5003                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5013                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5023                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5033                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5043                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5053                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5063                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5073                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5084                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5107                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5128                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5149                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5172                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5193                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5216                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5239                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5263                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5295                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5327                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5359                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5392                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5424                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5456                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5488                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5521                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5553                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5585                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5617                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5650                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5682                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5714                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5746                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5779                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5811                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5843                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5875                   |    and   |      0|    0|   2|           1|           1|
    |ap_condition_5899                   |    and   |      0|    0|   2|           1|           1|
    |exitcond1_fu_3202_p2                |   icmp   |      0|    0|   2|           5|           4|
    |exitcond3_fu_3061_p2                |   icmp   |      0|    0|   2|           5|           4|
    |exitcond4_fu_3017_p2                |   icmp   |      0|    0|   2|           5|           4|
    |exitcond5_fu_2958_p2                |   icmp   |      0|    0|   1|           3|           3|
    |exitcond9_fu_2173_p2                |   icmp   |      0|    0|   1|           3|           3|
    |exitcond_flatten_fu_3184_p2         |   icmp   |      0|    0|   4|           8|           8|
    |exitcond_fu_1378_p2                 |   icmp   |      0|    0|   4|           6|           7|
    |tmp_4_fu_3122_p2                    |   icmp   |      0|    0|  16|          32|          32|
    |tmp_9_fu_3161_p2                    |   icmp   |      0|    0|  16|          32|          32|
    |ap_block_pp0_stage1_flag00011001    |    or    |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage2_flag00011001    |    or    |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage3_flag00011001    |    or    |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage4_flag00011001    |    or    |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage5_flag00011001    |    or    |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage6_flag00011001    |    or    |      0|    0|   2|           1|           1|
    |ap_block_pp0_stage7_flag00011001    |    or    |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage1_flag00011001    |    or    |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage2_flag00011001    |    or    |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage3_flag00011001    |    or    |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage4_flag00011001    |    or    |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage5_flag00011001    |    or    |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage6_flag00011001    |    or    |      0|    0|   2|           1|           1|
    |ap_block_pp1_stage7_flag00011001    |    or    |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage2_flag00011001    |    or    |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage3_flag00011001    |    or    |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage5_flag00011001    |    or    |      0|    0|   2|           1|           1|
    |ap_block_pp2_stage7_flag00011001    |    or    |      0|    0|   2|           1|           1|
    |tmp_115_fu_3302_p2                  |    or    |      0|    0|  32|          32|           1|
    |tmp_116_fu_3320_p2                  |    or    |      0|    0|  32|          32|           2|
    |tmp_117_fu_3326_p2                  |    or    |      0|    0|  32|          32|           2|
    |tmp_14_fu_1417_p2                   |    or    |      0|    0|  11|          11|           1|
    |tmp_16_fu_1441_p2                   |    or    |      0|    0|  11|          11|           2|
    |tmp_18_fu_1465_p2                   |    or    |      0|    0|  11|          11|           2|
    |tmp_20_fu_1489_p2                   |    or    |      0|    0|  11|          11|           3|
    |tmp_22_fu_1513_p2                   |    or    |      0|    0|  11|          11|           3|
    |tmp_24_fu_1537_p2                   |    or    |      0|    0|  11|          11|           3|
    |tmp_26_fu_1561_p2                   |    or    |      0|    0|  11|          11|           3|
    |tmp_28_fu_1585_p2                   |    or    |      0|    0|  11|          11|           4|
    |tmp_30_fu_1613_p2                   |    or    |      0|    0|  11|          11|           4|
    |tmp_32_fu_1637_p2                   |    or    |      0|    0|  11|          11|           4|
    |tmp_34_fu_1661_p2                   |    or    |      0|    0|  11|          11|           4|
    |tmp_36_fu_1685_p2                   |    or    |      0|    0|  11|          11|           4|
    |tmp_38_fu_1709_p2                   |    or    |      0|    0|  11|          11|           4|
    |tmp_40_fu_1733_p2                   |    or    |      0|    0|  11|          11|           4|
    |tmp_42_fu_1757_p2                   |    or    |      0|    0|  11|          11|           4|
    |tmp_44_fu_1781_p2                   |    or    |      0|    0|  11|          11|           5|
    |tmp_46_fu_1805_p2                   |    or    |      0|    0|  11|          11|           5|
    |tmp_48_fu_1829_p2                   |    or    |      0|    0|  11|          11|           5|
    |tmp_50_fu_1853_p2                   |    or    |      0|    0|  11|          11|           5|
    |tmp_52_fu_1877_p2                   |    or    |      0|    0|  11|          11|           5|
    |tmp_54_fu_1901_p2                   |    or    |      0|    0|  11|          11|           5|
    |tmp_56_fu_1925_p2                   |    or    |      0|    0|  11|          11|           5|
    |tmp_58_fu_1949_p2                   |    or    |      0|    0|  11|          11|           5|
    |tmp_60_fu_1973_p2                   |    or    |      0|    0|  11|          11|           5|
    |tmp_62_fu_1997_p2                   |    or    |      0|    0|  11|          11|           5|
    |tmp_64_fu_2021_p2                   |    or    |      0|    0|  11|          11|           5|
    |tmp_66_fu_2045_p2                   |    or    |      0|    0|  11|          11|           5|
    |tmp_68_fu_2069_p2                   |    or    |      0|    0|  11|          11|           5|
    |tmp_70_fu_2093_p2                   |    or    |      0|    0|  11|          11|           5|
    |tmp_72_fu_2117_p2                   |    or    |      0|    0|  11|          11|           5|
    |tmp_74_fu_2141_p2                   |    or    |      0|    0|  11|          11|           5|
    |i_4_cast2_mid2_v_fu_3216_p3         |  select  |      0|    0|   3|           1|           3|
    |j_3_mid2_fu_3208_p3                 |  select  |      0|    0|   5|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_pp2                       |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1             |    xor   |      0|    0|   2|           1|           2|
    +------------------------------------+----------+-------+-----+----+------------+------------+
    |Total                               |          |      0|12818|5748|        4701|        3611|
    +------------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |DATA_A_ARADDR                  |  149|         33|   32|       1056|
    |DATA_A_blk_n_AR                |    9|          2|    1|          2|
    |DATA_A_blk_n_R                 |    9|          2|    1|          2|
    |DATA_B_ARADDR                  |  121|         26|   32|        832|
    |DATA_B_blk_n_AR                |    9|          2|    1|          2|
    |DATA_B_blk_n_R                 |    9|          2|    1|          2|
    |DATA_C_blk_n_AR                |    9|          2|    1|          2|
    |DATA_C_blk_n_R                 |    9|          2|    1|          2|
    |DATA_D_AWADDR                  |  133|         29|   32|        928|
    |DATA_D_WDATA                   |  113|         22|   32|        704|
    |DATA_D_blk_n_AW                |    9|          2|    1|          2|
    |DATA_D_blk_n_B                 |    9|          2|    1|          2|
    |DATA_D_blk_n_W                 |    9|          2|    1|          2|
    |ap_NS_fsm                      |  837|        151|    1|        151|
    |ap_enable_reg_pp0_iter1        |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1        |   15|          3|    1|          3|
    |ap_sig_ioackin_DATA_A_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_DATA_B_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_DATA_C_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_DATA_D_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_DATA_D_WREADY   |    9|          2|    1|          2|
    |c1_b_address0                  |   45|          8|    3|         24|
    |c1_i_0_address0                |  153|         34|   10|        340|
    |c1_o_address0                  |   65|         16|   13|        208|
    |c1_o_address1                  |   65|         15|   13|        195|
    |c1_w_0_address0                |  125|         27|    8|        216|
    |co_reg_1128                    |    9|          2|    3|          6|
    |grp_fu_1259_p0                 |   15|          3|   32|         96|
    |grp_fu_1259_p1                 |   15|          3|   32|         96|
    |i_1_phi_fu_1109_p4             |    9|          2|    3|          6|
    |i_1_reg_1105                   |    9|          2|    3|          6|
    |i_3_reg_1161                   |    9|          2|   32|         64|
    |i_4_phi_fu_1241_p4             |    9|          2|    3|          6|
    |i_4_reg_1237                   |    9|          2|    3|          6|
    |i_6_reg_1139                   |    9|          2|    5|         10|
    |i_phi_fu_1098_p4               |    9|          2|    6|         12|
    |i_reg_1094                     |    9|          2|    6|         12|
    |indvar_flatten_phi_fu_1230_p4  |    9|          2|    8|         16|
    |indvar_flatten_reg_1226        |    9|          2|    8|         16|
    |j_1_reg_1150                   |    9|          2|    5|         10|
    |j_2_reg_1194                   |    9|          2|   32|         64|
    |j_3_phi_fu_1252_p4             |    9|          2|    5|         10|
    |j_3_reg_1248                   |    9|          2|    5|         10|
    |m_reg_1171                     |    9|          2|   32|         64|
    |n_reg_1203                     |    9|          2|   32|         64|
    |phi_mul_phi_fu_1120_p4         |    9|          2|    8|         16|
    |phi_mul_reg_1116               |    9|          2|    8|         16|
    |reg_1284                       |    9|          2|   32|         64|
    |reg_1295                       |    9|          2|   32|         64|
    |reg_1306                       |    9|          2|   32|         64|
    |sum_1_reg_1214                 |    9|          2|   32|         64|
    |sum_reg_1182                   |    9|          2|   32|         64|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          | 2223|        452|  624|       5617|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+-----+----+-----+-----------+
    |                    Name                    |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------+-----+----+-----+-----------+
    |DATA_C_addr_reg_3780                        |   30|   0|   32|          2|
    |ap_CS_fsm                                   |  150|   0|  150|          0|
    |ap_enable_reg_pp0_iter0                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                     |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                     |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                     |    1|   0|    1|          0|
    |ap_reg_ioackin_DATA_A_ARREADY               |    1|   0|    1|          0|
    |ap_reg_ioackin_DATA_B_ARREADY               |    1|   0|    1|          0|
    |ap_reg_ioackin_DATA_C_ARREADY               |    1|   0|    1|          0|
    |ap_reg_ioackin_DATA_D_AWREADY               |    1|   0|    1|          0|
    |ap_reg_ioackin_DATA_D_WREADY                |    1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_reg_3855          |    1|   0|    1|          0|
    |ap_reg_pp1_iter1_exitcond9_reg_4412         |    1|   0|    1|          0|
    |ap_reg_pp2_iter1_exitcond_flatten_reg_4968  |    1|   0|    1|          0|
    |c1_b_load_reg_4846                          |   32|   0|   32|          0|
    |c1_i_0_load_reg_4948                        |   32|   0|   32|          0|
    |c1_o_addr_1_reg_4879                        |   13|   0|   13|          0|
    |c1_o_load_11_reg_5213                       |   32|   0|   32|          0|
    |c1_o_load_12_reg_5243                       |   32|   0|   32|          0|
    |c1_o_load_13_reg_5248                       |   32|   0|   32|          0|
    |c1_o_load_15_reg_5278                       |   32|   0|   32|          0|
    |c1_o_load_16_reg_5308                       |   32|   0|   32|          0|
    |c1_o_load_17_reg_5313                       |   32|   0|   32|          0|
    |c1_o_load_19_reg_5343                       |   32|   0|   32|          0|
    |c1_o_load_20_reg_5373                       |   32|   0|   32|          0|
    |c1_o_load_21_reg_5378                       |   32|   0|   32|          0|
    |c1_o_load_23_reg_5408                       |   32|   0|   32|          0|
    |c1_o_load_24_reg_5533                       |   32|   0|   32|          0|
    |c1_o_load_25_reg_5538                       |   32|   0|   32|          0|
    |c1_o_load_27_reg_5543                       |   32|   0|   32|          0|
    |c1_o_load_7_reg_5148                        |   32|   0|   32|          0|
    |c1_o_load_8_reg_5178                        |   32|   0|   32|          0|
    |c1_o_load_9_reg_5183                        |   32|   0|   32|          0|
    |c1_w_0_load_reg_4943                        |   32|   0|   32|          0|
    |co_1_reg_4836                               |    3|   0|    3|          0|
    |co_reg_1128                                 |    3|   0|    3|          0|
    |exitcond9_reg_4412                          |    1|   0|    1|          0|
    |exitcond_flatten_reg_4968                   |    1|   0|    1|          0|
    |exitcond_reg_3855                           |    1|   0|    1|          0|
    |h_reg_4864                                  |    5|   0|    5|          0|
    |i_1_reg_1105                                |    3|   0|    3|          0|
    |i_2_reg_3859                                |    6|   0|    6|          0|
    |i_3_reg_1161                                |   32|   0|   32|          0|
    |i_4_cast2_mid2_v_reg_4983                   |    3|   0|    3|          0|
    |i_4_reg_1237                                |    3|   0|    3|          0|
    |i_5_reg_4416                                |    3|   0|    3|          0|
    |i_6_cast4_reg_4851                          |    5|   0|   32|         27|
    |i_6_reg_1139                                |    5|   0|    5|          0|
    |i_reg_1094                                  |    6|   0|    6|          0|
    |indvar_flatten_next_reg_4972                |    8|   0|    8|          0|
    |indvar_flatten_reg_1226                     |    8|   0|    8|          0|
    |input2_sum10_reg_4060                       |   32|   0|   32|          0|
    |input2_sum11_reg_4076                       |   32|   0|   32|          0|
    |input2_sum12_reg_4092                       |   32|   0|   32|          0|
    |input2_sum13_reg_4108                       |   32|   0|   32|          0|
    |input2_sum14_reg_4124                       |   32|   0|   32|          0|
    |input2_sum15_reg_4140                       |   32|   0|   32|          0|
    |input2_sum16_reg_4156                       |   32|   0|   32|          0|
    |input2_sum17_reg_4172                       |   32|   0|   32|          0|
    |input2_sum18_reg_4188                       |   32|   0|   32|          0|
    |input2_sum19_reg_4204                       |   32|   0|   32|          0|
    |input2_sum1_reg_3916                        |   32|   0|   32|          0|
    |input2_sum20_reg_4220                       |   32|   0|   32|          0|
    |input2_sum21_reg_4236                       |   32|   0|   32|          0|
    |input2_sum22_reg_4252                       |   32|   0|   32|          0|
    |input2_sum23_reg_4268                       |   32|   0|   32|          0|
    |input2_sum24_reg_4284                       |   32|   0|   32|          0|
    |input2_sum25_reg_4300                       |   32|   0|   32|          0|
    |input2_sum26_reg_4316                       |   32|   0|   32|          0|
    |input2_sum27_reg_4332                       |   32|   0|   32|          0|
    |input2_sum28_reg_4348                       |   32|   0|   32|          0|
    |input2_sum29_reg_4364                       |   32|   0|   32|          0|
    |input2_sum2_reg_3932                        |   32|   0|   32|          0|
    |input2_sum30_reg_4380                       |   32|   0|   32|          0|
    |input2_sum31_reg_4396                       |   32|   0|   32|          0|
    |input2_sum3_reg_3948                        |   32|   0|   32|          0|
    |input2_sum4_reg_3964                        |   32|   0|   32|          0|
    |input2_sum5_reg_3980                        |   32|   0|   32|          0|
    |input2_sum6_reg_3996                        |   32|   0|   32|          0|
    |input2_sum7_reg_4012                        |   32|   0|   32|          0|
    |input2_sum8_reg_4028                        |   32|   0|   32|          0|
    |input2_sum9_reg_4044                        |   32|   0|   32|          0|
    |input2_sum_reg_3900                         |   31|   0|   31|          0|
    |j_1_cast3_reg_4874                          |    5|   0|   32|         27|
    |j_1_reg_1150                                |    5|   0|    5|          0|
    |j_2_reg_1194                                |   32|   0|   32|          0|
    |j_3_mid2_reg_4977                           |    5|   0|    5|          0|
    |j_3_reg_1248                                |    5|   0|    5|          0|
    |j_4_reg_4933                                |   32|   0|   32|          0|
    |j_reg_5043                                  |    5|   0|    5|          0|
    |m_1_reg_4910                                |   32|   0|   32|          0|
    |m_reg_1171                                  |   32|   0|   32|          0|
    |n_1_reg_4928                                |   32|   0|   32|          0|
    |n_reg_1203                                  |   32|   0|   32|          0|
    |next_mul_reg_4778                           |    8|   0|    8|          0|
    |output8_sum10_reg_5433                      |   32|   0|   32|          0|
    |output8_sum11_reg_5438                      |   32|   0|   32|          0|
    |output8_sum12_reg_5443                      |   32|   0|   32|          0|
    |output8_sum13_reg_5448                      |   32|   0|   32|          0|
    |output8_sum14_reg_5453                      |   32|   0|   32|          0|
    |output8_sum15_reg_5458                      |   32|   0|   32|          0|
    |output8_sum16_reg_5463                      |   32|   0|   32|          0|
    |output8_sum17_reg_5468                      |   32|   0|   32|          0|
    |output8_sum18_reg_5473                      |   32|   0|   32|          0|
    |output8_sum19_reg_5478                      |   32|   0|   32|          0|
    |output8_sum1_reg_5073                       |   32|   0|   32|          0|
    |output8_sum20_reg_5483                      |   32|   0|   32|          0|
    |output8_sum21_reg_5488                      |   32|   0|   32|          0|
    |output8_sum22_reg_5493                      |   32|   0|   32|          0|
    |output8_sum23_reg_5498                      |   32|   0|   32|          0|
    |output8_sum24_reg_5503                      |   32|   0|   32|          0|
    |output8_sum25_reg_5508                      |   32|   0|   32|          0|
    |output8_sum26_reg_5513                      |   32|   0|   32|          0|
    |output8_sum27_reg_5518                      |   32|   0|   32|          0|
    |output8_sum2_reg_5123                       |   32|   0|   32|          0|
    |output8_sum3_reg_5188                       |   32|   0|   32|          0|
    |output8_sum4_reg_5253                       |   32|   0|   32|          0|
    |output8_sum5_reg_5318                       |   32|   0|   32|          0|
    |output8_sum6_reg_5383                       |   32|   0|   32|          0|
    |output8_sum7_reg_5418                       |   32|   0|   32|          0|
    |output8_sum8_reg_5423                       |   32|   0|   32|          0|
    |output8_sum9_reg_5428                       |   32|   0|   32|          0|
    |output8_sum_reg_5023                        |   32|   0|   32|          0|
    |phi_mul_cast_reg_4407                       |    8|   0|   32|         24|
    |phi_mul_reg_1116                            |    8|   0|    8|          0|
    |reg_1269                                    |   32|   0|   32|          0|
    |reg_1274                                    |   32|   0|   32|          0|
    |reg_1279                                    |   32|   0|   32|          0|
    |reg_1284                                    |   32|   0|   32|          0|
    |reg_1290                                    |   32|   0|   32|          0|
    |reg_1295                                    |   32|   0|   32|          0|
    |reg_1301                                    |   32|   0|   32|          0|
    |reg_1306                                    |   32|   0|   32|          0|
    |sum_1_reg_1214                              |   32|   0|   32|          0|
    |sum_reg_1182                                |   32|   0|   32|          0|
    |tmp_103_cast_reg_4822                       |    8|   0|   10|          2|
    |tmp_105_cast_reg_4827                       |    6|   0|   32|         26|
    |tmp_107_reg_4856                            |   12|   0|   14|          2|
    |tmp_10_cast_reg_3786                        |   30|   0|   31|          1|
    |tmp_110_reg_4988                            |    7|   0|    9|          2|
    |tmp_114_reg_4993                            |   30|   0|   32|          2|
    |tmp_115_reg_5028                            |   30|   0|   32|          2|
    |tmp_116_reg_5053                            |   30|   0|   32|          2|
    |tmp_117_reg_5058                            |   30|   0|   32|          2|
    |tmp_118_reg_5078                            |   30|   0|   32|          2|
    |tmp_119_reg_5083                            |   30|   0|   32|          2|
    |tmp_11_cast_reg_3850                        |   30|   0|   31|          1|
    |tmp_11_reg_3815                             |   30|   0|   32|          2|
    |tmp_120_reg_5103                            |   30|   0|   32|          2|
    |tmp_121_reg_5108                            |   30|   0|   32|          2|
    |tmp_122_reg_5128                            |   30|   0|   32|          2|
    |tmp_123_reg_5133                            |   30|   0|   32|          2|
    |tmp_124_reg_5158                            |   30|   0|   32|          2|
    |tmp_125_reg_5163                            |   30|   0|   32|          2|
    |tmp_126_reg_5193                            |   30|   0|   32|          2|
    |tmp_127_reg_5198                            |   30|   0|   32|          2|
    |tmp_128_reg_5223                            |   30|   0|   32|          2|
    |tmp_129_reg_5228                            |   30|   0|   32|          2|
    |tmp_12_reg_3864                             |    6|   0|   11|          5|
    |tmp_130_reg_5258                            |   30|   0|   32|          2|
    |tmp_131_reg_5263                            |   30|   0|   32|          2|
    |tmp_132_reg_5288                            |   30|   0|   32|          2|
    |tmp_133_reg_5293                            |   30|   0|   32|          2|
    |tmp_134_reg_5323                            |   30|   0|   32|          2|
    |tmp_135_reg_5328                            |   30|   0|   32|          2|
    |tmp_136_reg_5353                            |   30|   0|   32|          2|
    |tmp_137_reg_5358                            |   30|   0|   32|          2|
    |tmp_138_reg_5388                            |   30|   0|   32|          2|
    |tmp_139_reg_5393                            |   30|   0|   32|          2|
    |tmp_146_reg_4897                            |    9|   0|    9|          0|
    |tmp_149_cast_reg_4902                       |    7|   0|   12|          5|
    |tmp_15_reg_3911                             |    6|   0|   32|         26|
    |tmp_17_reg_3927                             |    6|   0|   32|         26|
    |tmp_19_reg_3943                             |    6|   0|   32|         26|
    |tmp_21_reg_3959                             |    6|   0|   32|         26|
    |tmp_23_reg_3975                             |    6|   0|   32|         26|
    |tmp_25_reg_3991                             |    6|   0|   32|         26|
    |tmp_27_reg_4007                             |    6|   0|   32|         26|
    |tmp_29_reg_4023                             |    6|   0|   32|         26|
    |tmp_31_reg_4039                             |    6|   0|   32|         26|
    |tmp_33_reg_4055                             |    6|   0|   32|         26|
    |tmp_35_reg_4071                             |    6|   0|   32|         26|
    |tmp_37_reg_4087                             |    6|   0|   32|         26|
    |tmp_39_reg_4103                             |    6|   0|   32|         26|
    |tmp_3_cast_reg_4892                         |    6|   0|   32|         26|
    |tmp_41_reg_4119                             |    6|   0|   32|         26|
    |tmp_43_reg_4135                             |    6|   0|   32|         26|
    |tmp_45_reg_4151                             |    6|   0|   32|         26|
    |tmp_47_reg_4167                             |    6|   0|   32|         26|
    |tmp_49_reg_4183                             |    6|   0|   32|         26|
    |tmp_51_reg_4199                             |    6|   0|   32|         26|
    |tmp_53_reg_4215                             |    6|   0|   32|         26|
    |tmp_55_reg_4231                             |    6|   0|   32|         26|
    |tmp_57_reg_4247                             |    6|   0|   32|         26|
    |tmp_59_reg_4263                             |    6|   0|   32|         26|
    |tmp_61_reg_4279                             |    6|   0|   32|         26|
    |tmp_63_reg_4295                             |    6|   0|   32|         26|
    |tmp_65_reg_4311                             |    6|   0|   32|         26|
    |tmp_67_reg_4327                             |    6|   0|   32|         26|
    |tmp_69_reg_4343                             |    6|   0|   32|         26|
    |tmp_6_reg_3748                              |   30|   0|   32|          2|
    |tmp_71_reg_4359                             |    6|   0|   32|         26|
    |tmp_73_reg_4375                             |    6|   0|   32|         26|
    |tmp_75_reg_4391                             |    6|   0|   32|         26|
    |tmp_76_reg_4432                             |    8|   0|    8|          0|
    |tmp_77_reg_4448                             |    8|   0|    8|          0|
    |tmp_78_reg_4464                             |    8|   0|    8|          0|
    |tmp_79_reg_4480                             |    8|   0|    8|          0|
    |tmp_7_reg_4963                              |   32|   0|   32|          0|
    |tmp_80_reg_4496                             |    8|   0|    8|          0|
    |tmp_81_reg_4512                             |    8|   0|    8|          0|
    |tmp_82_reg_4528                             |    8|   0|    8|          0|
    |tmp_83_reg_4544                             |    8|   0|    8|          0|
    |tmp_84_reg_4560                             |    8|   0|    8|          0|
    |tmp_85_reg_4576                             |    8|   0|    8|          0|
    |tmp_86_reg_4592                             |    8|   0|    8|          0|
    |tmp_87_reg_4608                             |    8|   0|    8|          0|
    |tmp_88_reg_4624                             |    8|   0|    8|          0|
    |tmp_89_reg_4640                             |    8|   0|    8|          0|
    |tmp_90_reg_4656                             |    8|   0|    8|          0|
    |tmp_91_reg_4672                             |    8|   0|    8|          0|
    |tmp_92_reg_4688                             |    8|   0|    8|          0|
    |tmp_93_reg_4704                             |    8|   0|    8|          0|
    |tmp_94_reg_4720                             |    8|   0|    8|          0|
    |tmp_95_reg_4736                             |    8|   0|    8|          0|
    |tmp_96_reg_4752                             |    8|   0|    8|          0|
    |tmp_97_reg_4768                             |    8|   0|    8|          0|
    |tmp_98_reg_4789                             |    8|   0|    8|          0|
    |tmp_99_reg_4799                             |    8|   0|    8|          0|
    |tmp_cast_reg_4869                           |    6|   0|   32|         26|
    |tmp_s_reg_4953                              |   32|   0|   32|          0|
    |w_reg_4887                                  |    5|   0|    5|          0|
    |weights4_sum10_reg_4581                     |   31|   0|   31|          0|
    |weights4_sum11_reg_4597                     |   31|   0|   31|          0|
    |weights4_sum12_reg_4613                     |   31|   0|   31|          0|
    |weights4_sum13_reg_4629                     |   31|   0|   31|          0|
    |weights4_sum14_reg_4645                     |   31|   0|   31|          0|
    |weights4_sum15_reg_4661                     |   31|   0|   31|          0|
    |weights4_sum16_reg_4677                     |   31|   0|   31|          0|
    |weights4_sum17_reg_4693                     |   31|   0|   31|          0|
    |weights4_sum18_reg_4709                     |   31|   0|   31|          0|
    |weights4_sum19_reg_4725                     |   31|   0|   31|          0|
    |weights4_sum1_reg_4437                      |   31|   0|   31|          0|
    |weights4_sum20_reg_4741                     |   31|   0|   31|          0|
    |weights4_sum21_reg_4757                     |   31|   0|   31|          0|
    |weights4_sum22_reg_4773                     |   31|   0|   31|          0|
    |weights4_sum23_reg_4794                     |   31|   0|   31|          0|
    |weights4_sum24_reg_4811                     |   31|   0|   31|          0|
    |weights4_sum2_reg_4453                      |   31|   0|   31|          0|
    |weights4_sum3_reg_4469                      |   31|   0|   31|          0|
    |weights4_sum4_reg_4485                      |   31|   0|   31|          0|
    |weights4_sum5_reg_4501                      |   31|   0|   31|          0|
    |weights4_sum6_reg_4517                      |   31|   0|   31|          0|
    |weights4_sum7_reg_4533                      |   31|   0|   31|          0|
    |weights4_sum8_reg_4549                      |   31|   0|   31|          0|
    |weights4_sum9_reg_4565                      |   31|   0|   31|          0|
    |weights4_sum_reg_4421                       |   31|   0|   31|          0|
    +--------------------------------------------+-----+----+-----+-----------+
    |Total                                       | 5580|   0| 6618|       1038|
    +--------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | convolution1 | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | convolution1 | return value |
|interrupt               | out |    1| ap_ctrl_hs | convolution1 | return value |
|m_axi_DATA_A_AWVALID    | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWREADY    |  in |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWADDR     | out |   32|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWID       | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWLEN      | out |    8|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWSIZE     | out |    3|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWBURST    | out |    2|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWLOCK     | out |    2|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWCACHE    | out |    4|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWPROT     | out |    3|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWQOS      | out |    4|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWREGION   | out |    4|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_AWUSER     | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_WVALID     | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_WREADY     |  in |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_WDATA      | out |   32|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_WSTRB      | out |    4|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_WLAST      | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_WID        | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_WUSER      | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARVALID    | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARREADY    |  in |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARADDR     | out |   32|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARID       | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARLEN      | out |    8|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARSIZE     | out |    3|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARBURST    | out |    2|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARLOCK     | out |    2|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARCACHE    | out |    4|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARPROT     | out |    3|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARQOS      | out |    4|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARREGION   | out |    4|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_ARUSER     | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_RVALID     |  in |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_RREADY     | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_RDATA      |  in |   32|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_RLAST      |  in |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_RID        |  in |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_RUSER      |  in |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_RRESP      |  in |    2|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_BVALID     |  in |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_BREADY     | out |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_BRESP      |  in |    2|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_BID        |  in |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_A_BUSER      |  in |    1|    m_axi   |    DATA_A    |    pointer   |
|m_axi_DATA_B_AWVALID    | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWREADY    |  in |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWADDR     | out |   32|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWID       | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWLEN      | out |    8|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWSIZE     | out |    3|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWBURST    | out |    2|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWLOCK     | out |    2|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWCACHE    | out |    4|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWPROT     | out |    3|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWQOS      | out |    4|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWREGION   | out |    4|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_AWUSER     | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_WVALID     | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_WREADY     |  in |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_WDATA      | out |   32|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_WSTRB      | out |    4|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_WLAST      | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_WID        | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_WUSER      | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARVALID    | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARREADY    |  in |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARADDR     | out |   32|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARID       | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARLEN      | out |    8|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARSIZE     | out |    3|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARBURST    | out |    2|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARLOCK     | out |    2|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARCACHE    | out |    4|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARPROT     | out |    3|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARQOS      | out |    4|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARREGION   | out |    4|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_ARUSER     | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_RVALID     |  in |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_RREADY     | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_RDATA      |  in |   32|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_RLAST      |  in |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_RID        |  in |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_RUSER      |  in |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_RRESP      |  in |    2|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_BVALID     |  in |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_BREADY     | out |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_BRESP      |  in |    2|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_BID        |  in |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_B_BUSER      |  in |    1|    m_axi   |    DATA_B    |    pointer   |
|m_axi_DATA_C_AWVALID    | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWREADY    |  in |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWADDR     | out |   32|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWID       | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWLEN      | out |    8|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWSIZE     | out |    3|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWBURST    | out |    2|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWLOCK     | out |    2|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWCACHE    | out |    4|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWPROT     | out |    3|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWQOS      | out |    4|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWREGION   | out |    4|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_AWUSER     | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_WVALID     | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_WREADY     |  in |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_WDATA      | out |   32|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_WSTRB      | out |    4|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_WLAST      | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_WID        | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_WUSER      | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARVALID    | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARREADY    |  in |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARADDR     | out |   32|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARID       | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARLEN      | out |    8|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARSIZE     | out |    3|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARBURST    | out |    2|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARLOCK     | out |    2|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARCACHE    | out |    4|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARPROT     | out |    3|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARQOS      | out |    4|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARREGION   | out |    4|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_ARUSER     | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_RVALID     |  in |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_RREADY     | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_RDATA      |  in |   32|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_RLAST      |  in |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_RID        |  in |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_RUSER      |  in |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_RRESP      |  in |    2|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_BVALID     |  in |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_BREADY     | out |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_BRESP      |  in |    2|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_BID        |  in |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_C_BUSER      |  in |    1|    m_axi   |    DATA_C    |    pointer   |
|m_axi_DATA_D_AWVALID    | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWREADY    |  in |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWADDR     | out |   32|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWID       | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWLEN      | out |    8|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWSIZE     | out |    3|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWBURST    | out |    2|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWLOCK     | out |    2|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWCACHE    | out |    4|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWPROT     | out |    3|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWQOS      | out |    4|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWREGION   | out |    4|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_AWUSER     | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_WVALID     | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_WREADY     |  in |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_WDATA      | out |   32|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_WSTRB      | out |    4|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_WLAST      | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_WID        | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_WUSER      | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARVALID    | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARREADY    |  in |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARADDR     | out |   32|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARID       | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARLEN      | out |    8|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARSIZE     | out |    3|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARBURST    | out |    2|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARLOCK     | out |    2|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARCACHE    | out |    4|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARPROT     | out |    3|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARQOS      | out |    4|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARREGION   | out |    4|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_ARUSER     | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_RVALID     |  in |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_RREADY     | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_RDATA      |  in |   32|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_RLAST      |  in |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_RID        |  in |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_RUSER      |  in |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_RRESP      |  in |    2|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_BVALID     |  in |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_BREADY     | out |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_BRESP      |  in |    2|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_BID        |  in |    1|    m_axi   |    DATA_D    |    pointer   |
|m_axi_DATA_D_BUSER      |  in |    1|    m_axi   |    DATA_D    |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

