Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 13 14:53:16 2024
| Host         : DESKTOP-G7899NP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
| Design       : design_2_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            5 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-----------------------------------------------------+------------------+------------------+----------------+--------------+
|                 Clock Signal                |                    Enable Signal                    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+-----------------------------------------------------+------------------+------------------+----------------+--------------+
|  design_2_i/divizor_ceas_0/inst/clk_out_led |                                                     | reset_0_IBUF     |                1 |              1 |         1.00 |
|  design_2_i/divizor_ceas_0/inst/clk_out_led | design_2_i/numarator_59_0_0/inst/counter[5]_i_1_n_0 | reset_0_IBUF     |                3 |              6 |         2.00 |
|  design_2_i/numarator_59_0_0/inst/carry_out | design_2_i/numarator_59_0_1/inst/counter[5]_i_1_n_0 | reset_0_IBUF     |                2 |              6 |         3.00 |
|  design_2_i/divizor_ceas_0/inst/clk_out_seg |                                                     |                  |                5 |             14 |         2.80 |
|  clk_in_0_IBUF                              |                                                     | reset_0_IBUF     |                7 |             27 |         3.86 |
+---------------------------------------------+-----------------------------------------------------+------------------+------------------+----------------+--------------+


