$date
	Tue Jan  7 14:53:22 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module xtop_tb $end
$var wire 8 ! Disp [7:0] $end
$var wire 4 " Disp_sel [3:0] $end
$var wire 32 # r0 [31:0] $end
$var wire 32 $ r1 [31:0] $end
$var wire 32 % r10 [31:0] $end
$var wire 32 & r11 [31:0] $end
$var wire 32 ' r12 [31:0] $end
$var wire 32 ( r13 [31:0] $end
$var wire 32 ) r14 [31:0] $end
$var wire 32 * r15 [31:0] $end
$var wire 32 + r2 [31:0] $end
$var wire 32 , r3 [31:0] $end
$var wire 32 - r4 [31:0] $end
$var wire 32 . r5 [31:0] $end
$var wire 32 / r6 [31:0] $end
$var wire 32 0 r7 [31:0] $end
$var wire 32 1 r8 [31:0] $end
$var wire 32 2 r9 [31:0] $end
$var wire 1 3 trap $end
$var reg 1 4 Btn2 $end
$var reg 1 5 Btn3 $end
$var reg 8 6 Sw [7:0] $end
$var reg 1 7 clk $end
$var reg 1 8 rst $end
$var integer 32 9 k [31:0] $end
$var integer 32 : start_time [31:0] $end
$scope module uut $end
$var wire 1 4 Btn2 $end
$var wire 1 5 Btn3 $end
$var wire 8 ; Disp [7:0] $end
$var wire 4 < Disp_sel [3:0] $end
$var wire 8 = Sw [7:0] $end
$var wire 1 7 clk $end
$var wire 1 8 rst $end
$var wire 1 3 trap $end
$var wire 4 > second_nr [3:0] $end
$var wire 8 ? result_uncoded [7:0] $end
$var wire 1 @ regf_sel $end
$var wire 32 A regf_data_to_rd [31:0] $end
$var wire 9 B pc [8:0] $end
$var wire 4 C operation [3:0] $end
$var wire 1 D mem_sel $end
$var wire 32 E mem_data_to_rd [31:0] $end
$var wire 1 F led0_sel $end
$var wire 32 G instruction [31:0] $end
$var wire 4 H first_nr [3:0] $end
$var wire 1 I display_sel $end
$var wire 1 J data_we $end
$var wire 32 K data_to_wr [31:0] $end
$var wire 32 L data_to_rd [31:0] $end
$var wire 1 M data_sel $end
$var wire 10 N data_addr [9:0] $end
$var wire 1 O cprt_sel $end
$var wire 1 P complement2_sel $end
$var wire 1 Q complement2_finish $end
$var wire 1 R alu_sel $end
$var wire 1 S alu_finish $end
$scope module addr_decoder $end
$var wire 1 4 btn2_data_to_read $end
$var wire 1 5 btn3_data_to_read $end
$var wire 8 T sw_data_to_read [7:0] $end
$var wire 1 M sel $end
$var wire 32 U regf_data_to_rd [31:0] $end
$var wire 32 V mem_data_to_rd [31:0] $end
$var wire 1 S display_data_to_read $end
$var wire 1 Q alu_data_to_read $end
$var wire 10 W addr [9:0] $end
$var reg 1 R alu_sel $end
$var reg 1 X azz $end
$var reg 1 Y btn2_sel $end
$var reg 1 Z btn3_sel $end
$var reg 1 P complement2_sel $end
$var reg 1 O cprt_sel $end
$var reg 32 [ data_to_rd [31:0] $end
$var reg 1 I display_sel $end
$var reg 1 F led0_sel $end
$var reg 1 D mem_sel $end
$var reg 1 @ regf_sel $end
$var reg 1 \ sw2_sel $end
$var reg 1 ] sw_sel $end
$var reg 1 3 trap_sel $end
$upscope $end
$scope module complement1 $end
$var wire 1 ^ ci $end
$var wire 1 7 clk $end
$var wire 1 P complement1_sel $end
$var wire 1 _ complement1_sel_aux $end
$var wire 4 ` dumb_0 [3:0] $end
$var wire 12 a nr_coded [11:0] $end
$var wire 1 8 rst $end
$var wire 4 b second_nr_aux [3:0] $end
$var wire 4 c first_nr_aux [3:0] $end
$var wire 1 d complement1_finish_nr2 $end
$var wire 1 e complement1_finish_nr1 $end
$var reg 1 Q complement1_finish $end
$var reg 4 f first_nr [3:0] $end
$var reg 4 g first_nr_reg [3:0] $end
$var reg 4 h oper_nr_reg [3:0] $end
$var reg 4 i operation [3:0] $end
$var reg 4 j second_nr [3:0] $end
$var reg 4 k second_nr_reg [3:0] $end
$scope module complement_first_nr $end
$var wire 4 l a [3:0] $end
$var wire 4 m a_xor [3:0] $end
$var wire 4 n aux_xor [3:0] $end
$var wire 4 o b [3:0] $end
$var wire 1 ^ ci $end
$var wire 1 7 clk $end
$var wire 1 p co $end
$var wire 1 P complement1_sel $end
$var wire 1 8 rst $end
$var wire 4 q sum_aux_v2 [3:0] $end
$var wire 4 r sum_aux [3:0] $end
$var wire 1 s done $end
$var wire 1 e complement1_finish $end
$var wire 1 t aux3 $end
$var wire 1 u aux2 $end
$var wire 1 v aux1 $end
$var reg 4 w counter [3:0] $end
$var reg 4 x sum [3:0] $end
$scope module adder0 $end
$var wire 1 y a $end
$var wire 1 z b $end
$var wire 1 ^ ci $end
$var wire 1 7 clk $end
$var wire 1 v co $end
$var wire 1 { out_and1 $end
$var wire 1 | out_and2 $end
$var wire 1 } out_xor $end
$var wire 1 8 rst $end
$var wire 1 ~ sum $end
$upscope $end
$scope module adder1 $end
$var wire 1 !" a $end
$var wire 1 "" b $end
$var wire 1 v ci $end
$var wire 1 7 clk $end
$var wire 1 u co $end
$var wire 1 #" out_and1 $end
$var wire 1 $" out_and2 $end
$var wire 1 %" out_xor $end
$var wire 1 8 rst $end
$var wire 1 &" sum $end
$upscope $end
$scope module adder2 $end
$var wire 1 '" a $end
$var wire 1 (" b $end
$var wire 1 u ci $end
$var wire 1 7 clk $end
$var wire 1 t co $end
$var wire 1 )" out_and1 $end
$var wire 1 *" out_and2 $end
$var wire 1 +" out_xor $end
$var wire 1 8 rst $end
$var wire 1 ," sum $end
$upscope $end
$upscope $end
$scope module complement_second_nr $end
$var wire 4 -" a [3:0] $end
$var wire 4 ." a_xor [3:0] $end
$var wire 4 /" aux_xor [3:0] $end
$var wire 4 0" b [3:0] $end
$var wire 1 ^ ci $end
$var wire 1 7 clk $end
$var wire 1 1" co $end
$var wire 1 P complement1_sel $end
$var wire 1 8 rst $end
$var wire 4 2" sum_aux_v2 [3:0] $end
$var wire 4 3" sum_aux [3:0] $end
$var wire 1 4" done $end
$var wire 1 d complement1_finish $end
$var wire 1 5" aux3 $end
$var wire 1 6" aux2 $end
$var wire 1 7" aux1 $end
$var reg 4 8" counter [3:0] $end
$var reg 4 9" sum [3:0] $end
$scope module adder0 $end
$var wire 1 :" a $end
$var wire 1 ;" b $end
$var wire 1 ^ ci $end
$var wire 1 7 clk $end
$var wire 1 7" co $end
$var wire 1 <" out_and1 $end
$var wire 1 =" out_and2 $end
$var wire 1 >" out_xor $end
$var wire 1 8 rst $end
$var wire 1 ?" sum $end
$upscope $end
$scope module adder1 $end
$var wire 1 @" a $end
$var wire 1 A" b $end
$var wire 1 7" ci $end
$var wire 1 7 clk $end
$var wire 1 6" co $end
$var wire 1 B" out_and1 $end
$var wire 1 C" out_and2 $end
$var wire 1 D" out_xor $end
$var wire 1 8 rst $end
$var wire 1 E" sum $end
$upscope $end
$scope module adder2 $end
$var wire 1 F" a $end
$var wire 1 G" b $end
$var wire 1 6" ci $end
$var wire 1 7 clk $end
$var wire 1 5" co $end
$var wire 1 H" out_and1 $end
$var wire 1 I" out_and2 $end
$var wire 1 J" out_xor $end
$var wire 1 8 rst $end
$var wire 1 K" sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module controller $end
$var wire 1 L" alu_arith_ops $end
$var wire 1 M" alu_imm_ops $end
$var wire 1 N" alu_logic_ops $end
$var wire 1 O" alu_mem_ops $end
$var wire 1 P" alu_ops $end
$var wire 32 Q" and_res [31:0] $end
$var wire 1 R" branch_ops $end
$var wire 1 7 clk $end
$var wire 1 S" imm_ops $end
$var wire 1 T" load_imm_ops $end
$var wire 1 U" load_mem_ops $end
$var wire 1 V" load_ops $end
$var wire 32 W" mem_data_from [31:0] $end
$var wire 32 X" mem_data_to [31:0] $end
$var wire 1 M mem_sel $end
$var wire 1 J mem_we $end
$var wire 1 8 rst $end
$var wire 1 Y" store_mem_ops $end
$var wire 32 Z" xor_res [31:0] $end
$var wire 4 [" opcode [3:0] $end
$var wire 32 \" instruction [31:0] $end
$var wire 32 ]" imm [31:0] $end
$var reg 32 ^" adder_res [31:0] $end
$var reg 1 _" alu_carry $end
$var reg 1 `" alu_negative $end
$var reg 1 a" alu_overflow $end
$var reg 32 b" alu_result [31:0] $end
$var reg 1 c" carry_res_n $end
$var reg 32 d" carry_res_n_1 [31:0] $end
$var reg 10 e" mem_addr [9:0] $end
$var reg 32 f" operand [31:0] $end
$var reg 9 g" pc [8:0] $end
$var reg 32 h" regA [31:0] $end
$var reg 32 i" regB [31:0] $end
$var reg 3 j" regC [2:0] $end
$upscope $end
$scope module cprint $end
$var wire 1 7 clk $end
$var wire 8 k" data_in [7:0] $end
$var wire 1 l" sel $end
$upscope $end
$scope module ram $end
$var wire 1 7 clk $end
$var wire 9 m" data_addr [8:0] $end
$var wire 9 n" data_addr_int [8:0] $end
$var wire 1 o" data_en_int $end
$var wire 32 p" data_in [31:0] $end
$var wire 32 q" data_in_int [31:0] $end
$var wire 32 r" data_out [31:0] $end
$var wire 1 D data_sel $end
$var wire 1 J data_we $end
$var wire 1 s" data_we_int $end
$var wire 1 t" instr_en $end
$var wire 9 u" pc [8:0] $end
$var reg 32 v" data_out_int [31:0] $end
$var reg 32 w" instruction [31:0] $end
$upscope $end
$scope module real_alu $end
$var wire 1 x" alu_done_aux $end
$var wire 1 R alu_sel $end
$var wire 1 7 clk $end
$var wire 4 y" first_nr [3:0] $end
$var wire 4 z" operation [3:0] $end
$var wire 8 {" result_finish_div [7:0] $end
$var wire 1 8 rst $end
$var wire 4 |" second_nr [3:0] $end
$var wire 1 J wr_enable $end
$var wire 8 }" result_finish_mult [7:0] $end
$var wire 8 ~" result_finish_adder [7:0] $end
$var wire 1 !# multiply_done $end
$var wire 1 "# done_sum $end
$var reg 1 S alu_done $end
$var reg 1 ## alu_sel_reg $end
$var reg 4 $# first_nr_reg [3:0] $end
$var reg 4 %# operation_reg [3:0] $end
$var reg 8 &# result_uncoded [7:0] $end
$var reg 4 '# second_nr_reg [3:0] $end
$scope module adder4bits $end
$var wire 4 (# a [3:0] $end
$var wire 4 )# b [3:0] $end
$var wire 1 *# ci $end
$var wire 1 7 clk $end
$var wire 1 8 rst $end
$var wire 1 R start $end
$var wire 1 "# done_sum $end
$var wire 1 +# done_aux $end
$var wire 1 ,# co $end
$var wire 4 -# aux_sum_final [3:0] $end
$var wire 1 .# aux3 $end
$var wire 1 /# aux2 $end
$var wire 1 0# aux1 $end
$var reg 4 1# counter [3:0] $end
$var reg 8 2# sum [7:0] $end
$scope module adder0 $end
$var wire 1 3# a $end
$var wire 1 4# b $end
$var wire 1 *# ci $end
$var wire 1 7 clk $end
$var wire 1 0# co $end
$var wire 1 5# out_and1 $end
$var wire 1 6# out_and2 $end
$var wire 1 7# out_xor $end
$var wire 1 8 rst $end
$var wire 1 8# sum $end
$upscope $end
$scope module adder1 $end
$var wire 1 9# a $end
$var wire 1 :# b $end
$var wire 1 0# ci $end
$var wire 1 7 clk $end
$var wire 1 /# co $end
$var wire 1 ;# out_and1 $end
$var wire 1 <# out_and2 $end
$var wire 1 =# out_xor $end
$var wire 1 8 rst $end
$var wire 1 ># sum $end
$upscope $end
$scope module adder2 $end
$var wire 1 ?# a $end
$var wire 1 @# b $end
$var wire 1 /# ci $end
$var wire 1 7 clk $end
$var wire 1 .# co $end
$var wire 1 A# out_and1 $end
$var wire 1 B# out_and2 $end
$var wire 1 C# out_xor $end
$var wire 1 8 rst $end
$var wire 1 D# sum $end
$upscope $end
$scope module adder3 $end
$var wire 1 E# a $end
$var wire 1 F# b $end
$var wire 1 .# ci $end
$var wire 1 7 clk $end
$var wire 1 ,# co $end
$var wire 1 G# out_and1 $end
$var wire 1 H# out_and2 $end
$var wire 1 I# out_xor $end
$var wire 1 8 rst $end
$var wire 1 J# sum $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 4 K# a [3:0] $end
$var wire 4 L# b [3:0] $end
$var wire 1 7 clk $end
$var wire 1 8 rst $end
$var wire 1 R start $end
$var wire 4 M# second_nr_aux [3:0] $end
$var wire 8 N# resulty [7:0] $end
$var wire 1 !# multiply_done $end
$var wire 4 O# first_nr_aux [3:0] $end
$var wire 1 P# done $end
$var reg 8 Q# aux_sumy_v2 [7:0] $end
$var reg 8 R# c [7:0] $end
$var reg 1 S# complement_result_sel $end
$var reg 4 T# counter [3:0] $end
$scope module multiply_comple2 $end
$var wire 1 U# ci $end
$var wire 1 7 clk $end
$var wire 1 V# complement1_sel $end
$var wire 4 W# dumb_0 [3:0] $end
$var wire 4 X# first_nr_reg [3:0] $end
$var wire 1 8 rst $end
$var wire 4 Y# second_nr_reg [3:0] $end
$var wire 4 Z# second_nr_aux [3:0] $end
$var wire 4 [# first_nr_aux [3:0] $end
$var wire 1 \# complement1_finish_nr2 $end
$var wire 1 ]# complement1_finish_nr1 $end
$var reg 1 ^# complement1_finish $end
$var reg 4 _# first_nr [3:0] $end
$var reg 4 `# second_nr [3:0] $end
$scope module multiply_complement_first_nr $end
$var wire 4 a# a [3:0] $end
$var wire 4 b# a_xor [3:0] $end
$var wire 4 c# aux_xor [3:0] $end
$var wire 4 d# b [3:0] $end
$var wire 1 U# ci $end
$var wire 1 7 clk $end
$var wire 1 e# co $end
$var wire 1 V# complement1_sel $end
$var wire 4 f# dumby [3:0] $end
$var wire 1 8 rst $end
$var wire 4 g# sum_aux_v2 [3:0] $end
$var wire 4 h# sum_aux [3:0] $end
$var wire 1 i# aux3 $end
$var wire 1 j# aux2 $end
$var wire 1 k# aux1 $end
$var reg 1 ]# complement1_finish $end
$var reg 4 l# sum [3:0] $end
$scope module adder0 $end
$var wire 1 m# a $end
$var wire 1 n# b $end
$var wire 1 U# ci $end
$var wire 1 7 clk $end
$var wire 1 k# co $end
$var wire 1 o# out_and1 $end
$var wire 1 p# out_and2 $end
$var wire 1 q# out_xor $end
$var wire 1 8 rst $end
$var wire 1 r# sum $end
$upscope $end
$scope module adder1 $end
$var wire 1 s# a $end
$var wire 1 t# b $end
$var wire 1 k# ci $end
$var wire 1 7 clk $end
$var wire 1 j# co $end
$var wire 1 u# out_and1 $end
$var wire 1 v# out_and2 $end
$var wire 1 w# out_xor $end
$var wire 1 8 rst $end
$var wire 1 x# sum $end
$upscope $end
$scope module adder2 $end
$var wire 1 y# a $end
$var wire 1 z# b $end
$var wire 1 j# ci $end
$var wire 1 7 clk $end
$var wire 1 i# co $end
$var wire 1 {# out_and1 $end
$var wire 1 |# out_and2 $end
$var wire 1 }# out_xor $end
$var wire 1 8 rst $end
$var wire 1 ~# sum $end
$upscope $end
$upscope $end
$scope module multiply_complement_second_nr $end
$var wire 4 !$ a [3:0] $end
$var wire 4 "$ a_xor [3:0] $end
$var wire 4 #$ aux_xor [3:0] $end
$var wire 4 $$ b [3:0] $end
$var wire 1 U# ci $end
$var wire 1 7 clk $end
$var wire 1 %$ co $end
$var wire 1 V# complement1_sel $end
$var wire 4 &$ dumby [3:0] $end
$var wire 1 8 rst $end
$var wire 4 '$ sum_aux_v2 [3:0] $end
$var wire 4 ($ sum_aux [3:0] $end
$var wire 1 )$ aux3 $end
$var wire 1 *$ aux2 $end
$var wire 1 +$ aux1 $end
$var reg 1 \# complement1_finish $end
$var reg 4 ,$ sum [3:0] $end
$scope module adder0 $end
$var wire 1 -$ a $end
$var wire 1 .$ b $end
$var wire 1 U# ci $end
$var wire 1 7 clk $end
$var wire 1 +$ co $end
$var wire 1 /$ out_and1 $end
$var wire 1 0$ out_and2 $end
$var wire 1 1$ out_xor $end
$var wire 1 8 rst $end
$var wire 1 2$ sum $end
$upscope $end
$scope module adder1 $end
$var wire 1 3$ a $end
$var wire 1 4$ b $end
$var wire 1 +$ ci $end
$var wire 1 7 clk $end
$var wire 1 *$ co $end
$var wire 1 5$ out_and1 $end
$var wire 1 6$ out_and2 $end
$var wire 1 7$ out_xor $end
$var wire 1 8 rst $end
$var wire 1 8$ sum $end
$upscope $end
$scope module adder2 $end
$var wire 1 9$ a $end
$var wire 1 :$ b $end
$var wire 1 *$ ci $end
$var wire 1 7 clk $end
$var wire 1 )$ co $end
$var wire 1 ;$ out_and1 $end
$var wire 1 <$ out_and2 $end
$var wire 1 =$ out_xor $end
$var wire 1 8 rst $end
$var wire 1 >$ sum $end
$upscope $end
$upscope $end
$upscope $end
$scope module multiply_complement_result $end
$var wire 8 ?$ a [7:0] $end
$var wire 8 @$ a_xor [7:0] $end
$var wire 8 A$ aux_xor [7:0] $end
$var wire 8 B$ b [7:0] $end
$var wire 1 C$ ci $end
$var wire 1 7 clk $end
$var wire 1 D$ co $end
$var wire 1 S# complement1_sel $end
$var wire 8 E$ dumby [7:0] $end
$var wire 1 8 rst $end
$var wire 8 F$ sum_aux [7:0] $end
$var wire 1 G$ aux8 $end
$var wire 1 H$ aux7 $end
$var wire 1 I$ aux6 $end
$var wire 1 J$ aux5 $end
$var wire 1 K$ aux4 $end
$var wire 1 L$ aux3 $end
$var wire 1 M$ aux2 $end
$var wire 1 N$ aux1 $end
$var reg 1 O$ complement1_finish $end
$var reg 8 P$ sum [7:0] $end
$scope module adder0 $end
$var wire 1 Q$ a $end
$var wire 1 R$ b $end
$var wire 1 C$ ci $end
$var wire 1 7 clk $end
$var wire 1 N$ co $end
$var wire 1 S$ out_and1 $end
$var wire 1 T$ out_and2 $end
$var wire 1 U$ out_xor $end
$var wire 1 8 rst $end
$var wire 1 V$ sum $end
$upscope $end
$scope module adder1 $end
$var wire 1 W$ a $end
$var wire 1 X$ b $end
$var wire 1 N$ ci $end
$var wire 1 7 clk $end
$var wire 1 M$ co $end
$var wire 1 Y$ out_and1 $end
$var wire 1 Z$ out_and2 $end
$var wire 1 [$ out_xor $end
$var wire 1 8 rst $end
$var wire 1 \$ sum $end
$upscope $end
$scope module adder2 $end
$var wire 1 ]$ a $end
$var wire 1 ^$ b $end
$var wire 1 M$ ci $end
$var wire 1 7 clk $end
$var wire 1 L$ co $end
$var wire 1 _$ out_and1 $end
$var wire 1 `$ out_and2 $end
$var wire 1 a$ out_xor $end
$var wire 1 8 rst $end
$var wire 1 b$ sum $end
$upscope $end
$scope module adder3 $end
$var wire 1 c$ a $end
$var wire 1 d$ b $end
$var wire 1 L$ ci $end
$var wire 1 7 clk $end
$var wire 1 K$ co $end
$var wire 1 e$ out_and1 $end
$var wire 1 f$ out_and2 $end
$var wire 1 g$ out_xor $end
$var wire 1 8 rst $end
$var wire 1 h$ sum $end
$upscope $end
$scope module adder4 $end
$var wire 1 i$ a $end
$var wire 1 j$ b $end
$var wire 1 K$ ci $end
$var wire 1 7 clk $end
$var wire 1 J$ co $end
$var wire 1 k$ out_and1 $end
$var wire 1 l$ out_and2 $end
$var wire 1 m$ out_xor $end
$var wire 1 8 rst $end
$var wire 1 n$ sum $end
$upscope $end
$scope module adder5 $end
$var wire 1 o$ a $end
$var wire 1 p$ b $end
$var wire 1 J$ ci $end
$var wire 1 7 clk $end
$var wire 1 I$ co $end
$var wire 1 q$ out_and1 $end
$var wire 1 r$ out_and2 $end
$var wire 1 s$ out_xor $end
$var wire 1 8 rst $end
$var wire 1 t$ sum $end
$upscope $end
$scope module adder6 $end
$var wire 1 u$ a $end
$var wire 1 v$ b $end
$var wire 1 I$ ci $end
$var wire 1 7 clk $end
$var wire 1 H$ co $end
$var wire 1 w$ out_and1 $end
$var wire 1 x$ out_and2 $end
$var wire 1 y$ out_xor $end
$var wire 1 8 rst $end
$var wire 1 z$ sum $end
$upscope $end
$scope module adder7 $end
$var wire 1 {$ a $end
$var wire 1 |$ b $end
$var wire 1 H$ ci $end
$var wire 1 7 clk $end
$var wire 1 G$ co $end
$var wire 1 }$ out_and1 $end
$var wire 1 ~$ out_and2 $end
$var wire 1 !% out_xor $end
$var wire 1 8 rst $end
$var wire 1 "% sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module regf $end
$var wire 4 #% addr [3:0] $end
$var wire 1 7 clk $end
$var wire 32 $% data_in [31:0] $end
$var wire 1 @ sel $end
$var wire 1 J we $end
$var wire 32 %% data_out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %%
bx $%
bx #%
x"%
x!%
0~$
x}$
0|$
x{$
xz$
xy$
0x$
xw$
0v$
xu$
xt$
xs$
0r$
xq$
0p$
xo$
xn$
xm$
0l$
xk$
0j$
xi$
xh$
xg$
0f$
xe$
0d$
xc$
xb$
xa$
0`$
x_$
0^$
x]$
x\$
x[$
0Z$
xY$
0X$
xW$
xV$
xU$
0T$
xS$
0R$
xQ$
bx P$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
bx F$
b0 E$
zD$
1C$
b0 B$
b11111111 A$
bx @$
bx ?$
x>$
x=$
0<$
x;$
0:$
x9$
x8$
x7$
06$
x5$
04$
x3$
x2$
x1$
00$
x/$
0.$
x-$
bx ,$
x+$
x*$
x)$
bzxxx ($
b0xxx '$
b0 &$
z%$
b0 $$
b1111 #$
bx "$
bx !$
x~#
x}#
0|#
x{#
0z#
xy#
xx#
xw#
0v#
xu#
0t#
xs#
xr#
xq#
0p#
xo#
0n#
xm#
bx l#
xk#
xj#
xi#
bzxxx h#
b0xxx g#
b0 f#
ze#
b0 d#
b1111 c#
bx b#
bx a#
bx `#
bx _#
x^#
x]#
x\#
bx [#
bx Z#
bx Y#
bx X#
b0 W#
1V#
1U#
bx T#
1S#
bx R#
bx Q#
xP#
bx O#
bx N#
bx M#
bx L#
bx K#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
05#
x4#
x3#
bx 2#
bx 1#
x0#
x/#
x.#
bx -#
x,#
x+#
0*#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
x##
x"#
x!#
bx ~"
bx }"
bx |"
bz {"
bx z"
bx y"
xx"
bx w"
bx v"
bx u"
1t"
xs"
bx r"
bx q"
bx p"
xo"
bx n"
bx m"
xl"
bx k"
bx j"
bx i"
bx h"
bx g"
b0 f"
bx e"
bx d"
xc"
b0 b"
0a"
0`"
0_"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
xY"
bx X"
b0 W"
xV"
xU"
xT"
xS"
xR"
b0 Q"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
0I"
xH"
0G"
xF"
xE"
xD"
0C"
xB"
0A"
x@"
x?"
x>"
0="
x<"
0;"
x:"
bx 9"
bx 8"
x7"
x6"
x5"
x4"
bzxxx 3"
bx 2"
z1"
b0 0"
b1111 /"
bx ."
bx -"
x,"
x+"
0*"
x)"
0("
x'"
x&"
x%"
0$"
x#"
0""
x!"
x~
x}
0|
x{
0z
xy
bx x
bx w
xv
xu
xt
xs
bzxxx r
bx q
zp
b0 o
b1111 n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
xe
xd
bx c
bx b
bx a
b0 `
x_
1^
x]
x\
b0 [
xZ
xY
xX
bx W
bx V
bx U
b1111111 T
xS
xR
xQ
xP
xO
bx N
xM
b0 L
bx K
xJ
xI
bx H
bx G
xF
bx E
xD
bx C
bx B
bx A
x@
bx ?
bx >
b1111111 =
bz <
bz ;
bx :
bx 9
08
17
b1111111 6
15
04
x3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bz "
bz !
$end
#5000
07
#10000
17
#11000
1)$
1i#
15"
1t
1;$
0>$
1{#
0~#
1H"
0K"
1)"
0,"
1*$
1j#
16"
1u
15$
08$
1u#
0x#
1B"
0E"
1#"
0&"
1+$
b0 '$
0D#
0J#
1k#
b0 g#
17"
1v
1/$
bz000 ($
02$
0>#
0/#
0.#
0,#
1o#
bz000 h#
0r#
1<"
bz000 3"
0?"
1{
bz000 r
0~
11$
17$
1=$
b0 -#
08#
00#
0;#
0A#
0G#
1q#
1w#
1}#
1>"
1D"
1J"
1}
1%"
1+"
1-$
13$
19$
07#
06#
0=#
0<#
0C#
0B#
0I#
0H#
1m#
1s#
1y#
1:"
1@"
1F"
1y
1!"
1'"
b0 ^"
0c"
b0 d"
b0 Z"
b0 k"
b0 a
04#
0:#
0@#
0F#
b1111 "$
03#
09#
0?#
0E#
b1111 b#
b1111 ."
b0 2"
b1111 m
b0 q
b0 B
b0 g"
b0 u"
b0 q"
b0 K
b0 X"
b0 p"
b0 $%
b0 h"
b0 i"
b0 j"
0]#
b0 [#
b0 l#
0\#
b0 Z#
b0 ,$
0O$
b0 N#
b0 P$
b0 %#
b0 '#
b0 )#
b0 L#
b0 Y#
b0 !$
b0 $#
b0 (#
b0 K#
b0 X#
b0 a#
0Q
b0 h
b0 k
b0 -"
b0 g
b0 l
18
#15000
07
#20000
1G$
1}$
0"%
1H$
1w$
0z$
1I$
1q$
0t$
1J$
1k$
0n$
1K$
1e$
0h$
b1 ^"
b1 d"
b1 Z"
1L$
b1 f"
1_$
0b$
b1 L
b1 [
b1 W"
1M$
1Y$
0\$
1M
b0 A
b0 U
b0 %%
1N$
b110 #%
b11000110 n"
b11000110 m"
03
0O
0@
0o"
0D
0I
0R
0P
0F
0\
0]
0Y
1Z
1S$
b0 F$
0V$
b1011000110 N
b1011000110 W
b1011000110 e"
0O"
0P"
0l"
1V"
0S"
1U$
1[$
1a$
1g$
1m$
1s$
1y$
1!%
b1011000110 ]"
0R"
0N"
0L"
0M"
0s"
0J
0Y"
1U"
0T"
1Q$
1W$
1]$
1c$
1i$
1o$
1u$
1{$
0x"
0_
b1000 ["
b11111111 @$
b10000000000000000000001011000110 G
b10000000000000000000001011000110 \"
b10000000000000000000001011000110 w"
b0 ~"
b0 2#
0+#
0"#
b100 1#
b0 Q#
b0 ?$
0!#
0P#
b100 T#
b0 c
b0 x
0e
0s
b100 w
b0 b
b0 9"
0d
04"
b100 8"
b0 ?
b0 &#
1\#
1]#
17
#21000
b10101 :
08
#25000
07
#30000
b1 f"
b10 ^"
b10 d"
b0 Z"
b1 Q"
b1 k"
b1 a
b1 L
b1 [
b1 W"
b101 8"
b101 w
b101 T#
b101 1#
b1 B
b1 g"
b1 u"
b1 q"
b1 K
b1 X"
b1 p"
b1 $%
b1 h"
b0 M#
b0 `#
b0 O#
b0 _#
1^#
1O$
0S
17
#35000
07
#40000
0M
b0 L
b0 [
b0 W"
b1 ^"
b1 d"
b1 Z"
b0 Q"
b0 #%
b0 n"
b0 m"
0o"
0D
0Z
1R"
b0 f"
b0 N
b0 W
b0 e"
0V"
b0 ]"
0U"
b1100 ["
b11000000000000000000000000000000 G
b11000000000000000000000000000000 \"
b11000000000000000000000000000000 w"
b110 1#
b110 T#
b110 w
b110 8"
b10 B
b10 g"
b10 u"
17
#45000
07
#50000
0R"
1P"
1L"
1S"
1M"
b0 ["
b0 ^"
b0 d"
b0 Z"
b0 k"
b0 a
b111 8"
b111 w
1P#
b111 T#
b111 1#
b0 G
b0 \"
b0 w"
b11 B
b11 g"
b11 u"
b0 q"
b0 K
b0 X"
b0 p"
b0 $%
b0 h"
17
#55000
07
#60000
b1111111 ^"
b1111111 d"
b1111111 Z"
b1111111 f"
b1111111 L
b1111111 [
b1111111 W"
1]
1M
b11000000 n"
b11000000 m"
0P"
b1011000000 N
b1011000000 W
b1011000000 e"
0O"
0L"
0S"
1V"
b1011000000 ]"
0M"
1U"
1x"
b1000 ["
b10000000000000000000001011000000 G
b10000000000000000000001011000000 \"
b10000000000000000000001011000000 w"
b1000 1#
1!#
0P#
b1000 T#
b0 }"
b0 R#
b1000 w
b1000 8"
b100 B
b100 g"
b100 u"
17
#65000
07
#70000
bx A
bx U
bx %%
b0 n"
b0 m"
1@
0]
b1000000000 N
b1000000000 W
b1000000000 e"
0V"
0x"
b1000000000 ]"
1s"
1J
1Y"
0U"
b0 f"
b1001 ["
b1111111 ^"
b1111111 d"
b1111111 Z"
b0 Q"
b1111111 k"
b1111111 a
bx L
bx [
bx W"
b1001 8"
b1001 w
0!#
b1001 T#
b1001 1#
b10010000000000000000001000000000 G
b10010000000000000000001000000000 \"
b10010000000000000000001000000000 w"
b101 B
b101 g"
b101 u"
b1111111 q"
b1111111 K
b1111111 X"
b1111111 p"
b1111111 $%
b1111111 h"
1S
17
#71000
bx L
bx [
bx W"
14
05
b10 6
b10 =
b10 T
#75000
07
#80000
b10000000 ^"
b10000000 d"
b1111110 Z"
b1 Q"
b1010 #%
b11001010 n"
b11001010 m"
1Y
0@
b1 f"
b1011001010 N
b1011001010 W
b1011001010 e"
1V"
b1011001010 ]"
0s"
0J
0Y"
1U"
b1000 ["
b0 A
b0 U
b0 %%
b1 L
b1 [
b1 W"
b10000000000000000000001011001010 G
b10000000000000000000001011001010 \"
b10000000000000000000001011001010 w"
b1111111 #
b1010 1#
b1010 T#
b1010 w
b1010 8"
0S
b110 B
b110 g"
b110 u"
17
#85000
07
#90000
0M
b0 L
b0 [
b0 W"
b0 Q"
b101 #%
b101 n"
b101 m"
0o"
0D
0Y
1R"
b0 f"
b101 N
b101 W
b101 e"
0V"
b101 ]"
0U"
b1100 ["
b1 ^"
b1 d"
b1 Z"
b1 k"
b1 a
b1011 8"
b1011 w
b1011 T#
b1011 1#
b11000000000000000000000000000101 G
b11000000000000000000000000000101 \"
b11000000000000000000000000000101 w"
b111 B
b111 g"
b111 u"
b1 q"
b1 K
b1 X"
b1 p"
b1 $%
b1 h"
17
#95000
07
#100000
b0 #%
b0 n"
b0 m"
0R"
1P"
b0 N
b0 W
b0 e"
1L"
1S"
b0 ]"
1M"
b0 ["
b0 ^"
b0 d"
b0 Z"
b0 k"
b0 a
b0 G
b0 \"
b0 w"
b0 q"
b0 K
b0 X"
b0 p"
b0 $%
b0 h"
b1000 B
b1000 g"
b1000 u"
17
#105000
07
#110000
b10 ^"
b10 d"
b10 Z"
b10 f"
b10 L
b10 [
b10 W"
1\
1M
b1110 #%
b11001110 n"
b11001110 m"
0P"
b1011001110 N
b1011001110 W
b1011001110 e"
0O"
0L"
0S"
1V"
b1011001110 ]"
0M"
1U"
b1000 ["
b10000000000000000000001011001110 G
b10000000000000000000001011001110 \"
b10000000000000000000001011001110 w"
b1001 B
b1001 g"
b1001 u"
17
#115000
07
#120000
bx A
bx U
bx %%
bx L
bx [
bx W"
b1 #%
b1 n"
b1 m"
1@
0\
b0 f"
b1000000001 N
b1000000001 W
b1000000001 e"
0V"
b1000000001 ]"
1s"
1J
1Y"
0U"
b1001 ["
b10 ^"
b10 d"
b10 Z"
b0 Q"
b10 k"
b10 a
b10010000000000000000001000000001 G
b10010000000000000000001000000001 \"
b10010000000000000000001000000001 w"
b10 q"
b10 K
b10 X"
b10 p"
b10 $%
b10 h"
b1010 B
b1010 g"
b1010 u"
17
#125000
07
#130000
b10000001 ^"
b10000001 d"
b1111101 Z"
b10 Q"
b0 #%
b0 n"
b0 m"
1@
b1111111 f"
b1000000000 N
b1000000000 W
b1000000000 e"
1V"
b1111111 L
b1111111 [
b1111111 W"
b1000000000 ]"
0s"
0J
0Y"
1U"
b1111111 A
b1111111 U
b1111111 %%
b1000 ["
b10 $
b10000000000000000000001000000000 G
b10000000000000000000001000000000 \"
b10000000000000000000001000000000 w"
b1011 B
b1011 g"
b1011 u"
17
#135000
07
#140000
1c"
0M
b0 L
b0 [
b0 W"
b0 A
b0 U
b0 %%
b1111 #%
b111111111 n"
b111111111 m"
03
0@
1P"
b11111111111111111111111111111111 f"
b1111111111 N
b1111111111 W
b1111111111 e"
1S"
0V"
b11111111111111111111111111111111 ]"
1M"
0U"
b11111110 b"
b11 ["
b1111110 ^"
b10000000000000000000000001111110 d"
b11111111111111111111111110000000 Z"
b1111111 Q"
b1111111 k"
b1111111 a
b111111111111111111111111111111 G
b111111111111111111111111111111 \"
b111111111111111111111111111111 w"
b1111111 q"
b1111111 K
b1111111 X"
b1111111 p"
b1111111 $%
b1111111 h"
b1100 B
b1100 g"
b1100 u"
17
#145000
07
#150000
b111111100 b"
b11111101 ^"
b10000000000000000000000011111101 d"
b11111111111111111111111100000001 Z"
b11111110 Q"
b11111110 k"
b11111110 a
b1101 B
b1101 g"
b1101 u"
b11111110 q"
b11111110 K
b11111110 X"
b11111110 p"
b11111110 $%
b11111110 h"
17
#155000
07
#160000
b1111111000 b"
b111111011 ^"
b10000000000000000000000111111011 d"
b11111111111111111111111000000011 Z"
b111111100 Q"
b11111100 k"
b111111100 a
b111111100 q"
b111111100 K
b111111100 X"
b111111100 p"
b111111100 $%
b111111100 h"
b1110 B
b1110 g"
b1110 u"
17
#165000
07
#170000
b11111110000 b"
b1111110111 ^"
b10000000000000000000001111110111 d"
b11111111111111111111110000000111 Z"
b1111111000 Q"
b11111000 k"
b1111111000 a
b1111 B
b1111 g"
b1111 u"
b1111111000 q"
b1111111000 K
b1111111000 X"
b1111111000 p"
b1111111000 $%
b1111111000 h"
17
#175000
07
#180000
b10 L
b10 [
b10 W"
b10 A
b10 U
b10 %%
1@
1M
0c"
b1 #%
b1 n"
b1 m"
b10 f"
b1000000001 N
b1000000001 W
b1000000001 e"
1O"
0S"
b1000000001 ]"
1N"
0M"
0`"
b101 ["
b11111110010 b"
b11111110010 ^"
b11111110010 d"
b11111110010 Z"
b0 Q"
b11110000 k"
b11111110000 a
b1010000000000000000001000000001 G
b1010000000000000000001000000001 \"
b1010000000000000000001000000001 w"
b11111110000 q"
b11111110000 K
b11111110000 X"
b11111110000 p"
b11111110000 $%
b11111110000 h"
b10000 B
b10000 g"
b10000 u"
17
#185000
07
#190000
b0 L
b0 [
b0 W"
b0 A
b0 U
b0 %%
b10 #%
b11010010 n"
b11010010 m"
1P
0@
0P"
b0 f"
b1011010010 N
b1011010010 W
b1011010010 e"
0O"
b1011010010 ]"
0N"
1s"
1J
1Y"
b1001 ["
b0 b"
b11111110010 ^"
b11111110010 d"
b11111110010 Z"
b0 Q"
b11110010 k"
b11111110010 a
b10010000000000000000001011010010 G
b10010000000000000000001011010010 \"
b10010000000000000000001011010010 w"
b10001 B
b10001 g"
b10001 u"
b11111110010 q"
b11111110010 K
b11111110010 X"
b11111110010 p"
b11111110010 $%
b11111110010 h"
17
#195000
07
#200000
1X
07"
06"
05"
0v
0u
0t
b1 q
b110 #%
b11010110 n"
b11010110 m"
1R
0P
0<"
1?"
0B"
0E"
0H"
bz001 3"
0K"
0{
1~
0#"
0&"
0)"
bz001 r
0,"
b1011010110 N
b1011010110 W
b1011010110 e"
1V"
0>"
0D"
0J"
0}
0%"
0+"
b1011010110 ]"
0s"
0J
0Y"
1U"
0:"
0@"
0F"
0y
0!"
0'"
b1000 ["
b0 ."
b1001 2"
b1000 m
b10000000000000000000001011010110 G
b10000000000000000000001011010110 \"
b10000000000000000000001011010110 w"
b0 w
b0 8"
b10 h
b1111 k
b1111 -"
b111 g
b111 l
b10010 B
b10010 g"
b10010 u"
17
#205000
07
#210000
0M
b0 L
b0 [
b0 W"
b1 #%
b10001 n"
b10001 m"
0o"
0D
0R
1R"
b10001 N
b10001 W
b10001 e"
0V"
b10001 ]"
0U"
b1100 ["
b0 ^"
b0 d"
b0 Z"
b0 k"
b0 a
14"
b1 8"
1s
b1 w
b0 T#
b0 1#
b11000000000000000000000000010001 G
b11000000000000000000000000010001 \"
b11000000000000000000000000010001 w"
b10011 B
b10011 g"
b10011 u"
b0 q"
b0 K
b0 X"
b0 p"
b0 $%
b0 h"
17
#215000
07
#220000
b0 #%
b0 n"
b0 m"
0R"
1`"
b11111111111111111111111111111111 b"
1P"
b0 N
b0 W
b0 e"
1L"
1S"
b0 ]"
1M"
1_
b0 ["
b11111111111111111111111111111111 ^"
b1111111111111111111111111111111 d"
b11111111111111111111111111111111 Z"
b11111111 k"
b111111111111 a
b0 G
b0 \"
b0 w"
b1 1#
b1 T#
1e
0s
b10 w
b111 c
b111 x
1d
04"
b10 8"
b1001 b
b1001 9"
b11111111111111111111111111111111 q"
b11111111111111111111111111111111 K
b11111111111111111111111111111111 X"
b11111111111111111111111111111111 p"
b11111111111111111111111111111111 $%
b11111111111111111111111111111111 h"
b10001 B
b10001 g"
b10001 u"
17
#225000
07
#230000
b0 ^"
1c"
b10000000000000000000000000000000 d"
b11111111111111111111111111111110 Z"
b1 Q"
b1 f"
b1 L
b1 [
b1 W"
1R
1M
b110 #%
b11010110 n"
b11010110 m"
0P"
b1011010110 N
b1011010110 W
b1011010110 e"
0O"
0L"
0S"
1V"
0_
b1011010110 ]"
0M"
1U"
0`"
b0 b"
b1000 ["
0d
b11 8"
0e
b11 w
b10 T#
1+#
b10 1#
b10000000000000000000001011010110 G
b10000000000000000000001011010110 \"
b10000000000000000000001011010110 w"
b10010 B
b10010 g"
b10010 u"
b100 j"
b10 C
b10 i
b10 z"
b1001 >
b1001 j
b1001 |"
b111 H
b111 f
b111 y"
1Q
17
#235000
07
#240000
0M
b1 #%
b10001 n"
b10001 m"
0o"
0D
0R
1R"
b10001 N
b10001 W
b10001 e"
0V"
b0 Q"
b10001 ]"
0U"
b0 f"
b1100 ["
b0 L
b0 [
b0 W"
b1 ^"
0c"
b1 d"
b1 Z"
b1 k"
b1 a
b11000000000000000000000000010001 G
b11000000000000000000000000010001 \"
b11000000000000000000000000010001 w"
0+#
b0 1#
b0 T#
b100 w
b100 8"
0Q
b1 q"
b1 K
b1 X"
b1 p"
b1 $%
b1 h"
b10011 B
b10011 g"
b10011 u"
17
#245000
07
#250000
b0 #%
b0 n"
b0 m"
0R"
1P"
b0 N
b0 W
b0 e"
1L"
1S"
b0 ]"
1M"
b0 ["
b0 ^"
b0 d"
b0 Z"
b0 k"
b0 a
b101 8"
b101 w
b1 T#
b1 1#
b0 G
b0 \"
b0 w"
b10100 B
b10100 g"
b10100 u"
b0 q"
b0 K
b0 X"
b0 p"
b0 $%
b0 h"
17
#255000
07
#260000
1R
1M
b110 #%
b11010110 n"
b11010110 m"
0P"
b1011010110 N
b1011010110 W
b1011010110 e"
0O"
0L"
0S"
b1011010110 ]"
0M"
1s"
1J
1Y"
b1001 ["
b10010000000000000000001011010110 G
b10010000000000000000001011010110 \"
b10010000000000000000001011010110 w"
1+#
b10 1#
b10 T#
b110 w
b110 8"
b0 j"
b10101 B
b10101 g"
b10101 u"
17
#265000
07
#270000
0)$
1,#
0;$
1>$
1G#
0*$
1.#
05$
18$
1A#
0+$
b111 '$
1/#
0k#
0j#
0i#
b1 g#
b1010 #%
b11011010 n"
b11011010 m"
1I
0R
0/$
bz111 ($
12$
1;#
0o#
1r#
0u#
0x#
0{#
bz001 h#
0~#
b1011011010 N
b1011011010 W
b1011011010 e"
1V"
0J#
01$
10#
0>#
b0 -#
0D#
0q#
0w#
0}#
b1011011010 ]"
0s"
0J
0Y"
1U"
1I#
0-$
16#
1=#
1C#
0m#
0s#
0y#
b1000 ["
14#
1F#
b110 "$
13#
19#
1?#
b1000 b#
b111 8"
b111 w
b0 T#
0+#
b0 1#
b10000000000000000000001011011010 G
b10000000000000000000001011011010 \"
b10000000000000000000001011011010 w"
b10110 B
b10110 g"
b10110 u"
b10 %#
b1001 '#
b1001 )#
b1001 L#
b1001 Y#
b1001 !$
b111 $#
b111 (#
b111 K#
b111 X#
b111 a#
1##
17
#275000
07
#280000
0M
b0 L
b0 [
b0 W"
b101 #%
b10101 n"
b10101 m"
0o"
0D
0I
1R"
b10101 N
b10101 W
b10101 e"
0V"
b10101 ]"
0U"
b1100 ["
b11000000000000000000000000010101 G
b11000000000000000000000000010101 \"
b11000000000000000000000000010101 w"
b1 1#
b1 T#
b1000 w
b1000 8"
b111 Z#
b111 ,$
b111 [#
b111 l#
b10111 B
b10111 g"
b10111 u"
17
#285000
07
#290000
b0 #%
b0 n"
b0 m"
0R"
1`"
b11111111111111111111111111111111 b"
1P"
b0 N
b0 W
b0 e"
1L"
1S"
b0 ]"
1M"
b0 ["
b11111111111111111111111111111111 ^"
b1111111111111111111111111111111 d"
b11111111111111111111111111111111 Z"
b11111111 k"
b111111111111 a
b1001 8"
b1001 w
b10 T#
1+#
b10 1#
b0 G
b0 \"
b0 w"
b10101 B
b10101 g"
b10101 u"
b11111111111111111111111111111111 q"
b11111111111111111111111111111111 K
b11111111111111111111111111111111 X"
b11111111111111111111111111111111 p"
b11111111111111111111111111111111 $%
b11111111111111111111111111111111 h"
b111 M#
b111 `#
b111 O#
b111 _#
17
#295000
07
#300000
0G$
0}$
1"%
1I
0H$
1M
0w$
1z$
0K$
0J$
0I$
b1010 #%
b11011010 n"
b11011010 m"
0P"
0e$
1h$
0k$
0n$
0q$
b11001000 F$
0t$
b1011011010 N
b1011011010 W
b1011011010 e"
0O"
0L"
0S"
1V"
0g$
0m$
0s$
b1011011010 ]"
0M"
1U"
0`"
b0 b"
1x"
0c$
0i$
0o$
b1000 ["
b11000111 @$
b10000000000000000000001011011010 G
b10000000000000000000001011011010 \"
b10000000000000000000001011011010 w"
0+#
1"#
b11 1#
b11110000 ~"
b11110000 2#
b11 T#
b111000 Q#
b111000 ?$
b1010 w
b1010 8"
b100 j"
b10110 B
b10110 g"
b10110 u"
17
#305000
07
#310000
0n$
0M
0L$
0K$
0_$
1b$
0e$
1h$
1t$
b10101100 F$
0z$
b101 #%
b10101 n"
b10101 m"
0o"
0D
0I
1R"
0a$
1g$
1s$
0y$
b10101 N
b10101 W
b10101 e"
0V"
0]$
1c$
1o$
0u$
0x"
b10101 ]"
0U"
b0 f"
b10101011 @$
b1100 ["
b0 ^"
b0 d"
b0 Z"
b0 k"
b0 a
b0 L
b0 [
b0 W"
b1011 8"
b1011 w
b1010100 Q#
b1010100 ?$
b100 T#
0"#
b100 1#
b11000000000000000000000000010101 G
b11000000000000000000000000010101 \"
b11000000000000000000000000010101 w"
b10111 B
b10111 g"
b10111 u"
b0 q"
b0 K
b0 X"
b0 p"
b0 $%
b0 h"
b11001000 N#
b11001000 P$
1S
17
#315000
07
#320000
0J$
0k$
0K$
0e$
1h$
0M$
0L$
b0 #%
b0 n"
b0 m"
0R"
1`"
b11111111111111111111111111111111 b"
1P"
0Y$
1\$
0_$
1b$
1n$
b10011110 F$
0t$
b0 N
b0 W
b0 e"
1L"
1S"
0[$
1a$
1m$
0s$
b0 ]"
1M"
0W$
1]$
1i$
0o$
b0 ["
b10011101 @$
b11111111111111111111111111111111 ^"
b1111111111111111111111111111111 d"
b11111111111111111111111111111111 Z"
b11111111 k"
b111111111111 a
b0 G
b0 \"
b0 w"
b101 1#
b101 T#
b1100010 Q#
b1100010 ?$
0S
b10101100 N#
b10101100 P$
b11111111111111111111111111111111 q"
b11111111111111111111111111111111 K
b11111111111111111111111111111111 X"
b11111111111111111111111111111111 p"
b11111111111111111111111111111111 $%
b11111111111111111111111111111111 h"
b10101 B
b10101 g"
b10101 u"
17
#325000
07
#330000
0K$
0e$
1h$
0L$
1I
0_$
1b$
1M
0N$
0M$
0S$
1V$
0Y$
1\$
0n$
b11001111 F$
1z$
b1010 #%
b11011010 n"
b11011010 m"
0P"
0U$
1[$
0m$
1y$
b1011011010 N
b1011011010 W
b1011011010 e"
0O"
0L"
0S"
1V"
0Q$
1W$
0i$
1u$
b1011011010 ]"
0M"
1U"
0`"
b0 b"
b11001110 @$
b1000 ["
b110001 Q#
b110001 ?$
b110 T#
b110 1#
b10000000000000000000001011011010 G
b10000000000000000000001011011010 \"
b10000000000000000000001011011010 w"
b10110 B
b10110 g"
b10110 u"
b10011110 N#
b10011110 P$
17
#335000
07
#340000
0M
b0 L
b0 [
b0 W"
b101 #%
b10101 n"
b10101 m"
0o"
0D
0I
1R"
b10101 N
b10101 W
b10101 e"
0V"
b10101 ]"
0U"
b1100 ["
b0 ^"
b0 d"
b0 Z"
b0 k"
b0 a
b11000000000000000000000000010101 G
b11000000000000000000000000010101 \"
b11000000000000000000000000010101 w"
b111 1#
1P#
b111 T#
b11001111 N#
b11001111 P$
b0 q"
b0 K
b0 X"
b0 p"
b0 $%
b0 h"
b10111 B
b10111 g"
b10111 u"
17
#345000
07
#350000
b0 #%
b0 n"
b0 m"
0R"
1`"
b11111111111111111111111111111111 b"
1P"
b0 N
b0 W
b0 e"
1L"
1S"
1x"
b0 ]"
1M"
b0 ["
b11111111111111111111111111111111 ^"
b1111111111111111111111111111111 d"
b11111111111111111111111111111111 Z"
b11111111 k"
b111111111111 a
b11001111 }"
b11001111 R#
1!#
0P#
b1000 T#
b1000 1#
b0 G
b0 \"
b0 w"
b10101 B
b10101 g"
b10101 u"
b11111111111111111111111111111111 q"
b11111111111111111111111111111111 K
b11111111111111111111111111111111 X"
b11111111111111111111111111111111 p"
b11111111111111111111111111111111 $%
b11111111111111111111111111111111 h"
17
#355000
07
#360000
b0 ^"
1c"
b10000000000000000000000000000000 d"
b11111111111111111111111111111110 Z"
b1 Q"
b1 f"
b1 L
b1 [
b1 W"
1I
1M
b1010 #%
b11011010 n"
b11011010 m"
0P"
b1011011010 N
b1011011010 W
b1011011010 e"
0O"
0L"
0S"
1V"
b1011011010 ]"
0M"
1U"
0`"
b0 b"
0x"
b1000 ["
b10000000000000000000001011011010 G
b10000000000000000000001011011010 \"
b10000000000000000000001011011010 w"
b1001 1#
0!#
b1001 T#
1S
b11001111 ?
b11001111 &#
b10110 B
b10110 g"
b10110 u"
17
#365000
07
#370000
0M
b101 #%
b10101 n"
b10101 m"
0o"
0D
0I
1R"
b10101 N
b10101 W
b10101 e"
0V"
b0 Q"
b10101 ]"
0U"
b0 f"
b1100 ["
b1 ^"
0c"
b1 d"
b1 Z"
b1 k"
b1 a
b0 L
b0 [
b0 W"
b1010 T#
b1010 1#
b11000000000000000000000000010101 G
b11000000000000000000000000010101 \"
b11000000000000000000000000010101 w"
b10111 B
b10111 g"
b10111 u"
b1 q"
b1 K
b1 X"
b1 p"
b1 $%
b1 h"
0S
17
#375000
07
#380000
b0 #%
b0 n"
b0 m"
0R"
1P"
b0 N
b0 W
b0 e"
1L"
1S"
b0 ]"
1M"
b0 ["
b0 ^"
b0 d"
b0 Z"
b0 k"
b0 a
b0 G
b0 \"
b0 w"
b1011 1#
b1011 T#
b0 q"
b0 K
b0 X"
b0 p"
b0 $%
b0 h"
b11000 B
b11000 g"
b11000 u"
17
#385000
07
#390000
1I
1M
b1010 #%
b11011010 n"
b11011010 m"
0P"
b1011011010 N
b1011011010 W
b1011011010 e"
0O"
0L"
0S"
b1011011010 ]"
0M"
1s"
1J
1Y"
b1001 ["
b10010000000000000000001011011010 G
b10010000000000000000001011011010 \"
b10010000000000000000001011011010 w"
b11001 B
b11001 g"
b11001 u"
b0 j"
17
#395000
07
#400000
0M
b0 L
b0 [
b0 W"
b1001 #%
b11001 n"
b11001 m"
0o"
0D
0I
1R"
b11001 N
b11001 W
b11001 e"
b11001 ]"
0s"
0J
0Y"
b1100 ["
b11000000000000000000000000011001 G
b11000000000000000000000000011001 \"
b11000000000000000000000000011001 w"
b11010 B
b11010 g"
b11010 u"
17
#405000
07
#410000
b0 #%
b0 n"
b0 m"
0R"
1`"
b11111111111111111111111111111111 b"
1P"
b0 N
b0 W
b0 e"
1L"
1S"
b0 ]"
1M"
b0 ["
b11111111111111111111111111111111 ^"
b1111111111111111111111111111111 d"
b11111111111111111111111111111111 Z"
b11111111 k"
b111111111111 a
b0 G
b0 \"
b0 w"
b11001 B
b11001 g"
b11001 u"
b11111111111111111111111111111111 q"
b11111111111111111111111111111111 K
b11111111111111111111111111111111 X"
b11111111111111111111111111111111 p"
b11111111111111111111111111111111 $%
b11111111111111111111111111111111 h"
17
#415000
07
#420000
b0 L
b0 [
b0 W"
0o"
0D
0M
b1001 #%
b11001 n"
b11001 m"
1R"
0P"
b11001 N
b11001 W
b11001 e"
0O"
0L"
0S"
b11001 ]"
0M"
0`"
b0 b"
b1100 ["
b11000000000000000000000000011001 G
b11000000000000000000000000011001 \"
b11000000000000000000000000011001 w"
b100 j"
b11010 B
b11010 g"
b11010 u"
17
#425000
07
#430000
b0 #%
b0 n"
b0 m"
0R"
1`"
b11111111111111111111111111111110 b"
1P"
b0 N
b0 W
b0 e"
1L"
1S"
b0 ]"
1M"
b0 ["
b11111111111111111111111111111110 ^"
b1111111111111111111111111111110 d"
b11111111111111111111111111111110 Z"
b11111110 k"
b111111111110 a
b0 G
b0 \"
b0 w"
b11011 B
b11011 g"
b11011 u"
b11111111111111111111111111111110 q"
b11111111111111111111111111111110 K
b11111111111111111111111111111110 X"
b11111111111111111111111111111110 p"
b11111111111111111111111111111110 $%
b11111111111111111111111111111110 h"
17
#435000
07
#440000
b11100 B
b11100 g"
b11100 u"
17
#445000
07
#450000
b11101 B
b11101 g"
b11101 u"
17
#455000
07
#460000
b11110 B
b11110 g"
b11110 u"
17
#465000
07
#470000
b11111 B
b11111 g"
b11111 u"
17
#475000
07
#480000
b100000 B
b100000 g"
b100000 u"
17
#485000
07
#490000
b100001 B
b100001 g"
b100001 u"
17
#495000
07
#500000
b100010 B
b100010 g"
b100010 u"
17
#505000
07
#510000
b100011 B
b100011 g"
b100011 u"
17
#515000
07
#520000
b100100 B
b100100 g"
b100100 u"
17
#525000
07
#530000
b100101 B
b100101 g"
b100101 u"
17
#535000
07
#540000
b100110 B
b100110 g"
b100110 u"
17
#545000
07
#550000
b100111 B
b100111 g"
b100111 u"
17
#555000
07
#560000
b101000 B
b101000 g"
b101000 u"
17
#565000
07
#570000
b101001 B
b101001 g"
b101001 u"
17
#571000
