LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux2 IS
	GENERIC(	N	: INTEGER := 8);
	PORT( input		: IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
			loadreg	: IN STD_LOGIC;
			output	: OUT STD_LOGIC_VECTOR (N-1 DOWNTO 0)
	);
END mux2;

ARCHITECTURE behavior OF mux2 IS
BEGIN

	PROCESS(loadreg)
	BEGIN
		IF NOT(loadreg)='0' THEN
			output <= (OTHERS => '0');
		ELSE
			output <= input;
		END IF;
	END PROCESS;

END behavior;