$date
	Thu Feb  1 23:07:56 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fifo_tb $end
$var wire 1 ! ready $end
$var wire 1 " overflow $end
$var wire 8 # data_out [7:0] $end
$var reg 1 $ clk $end
$var reg 1 % clrn $end
$var reg 8 & data_in [7:0] $end
$var reg 1 ' read $end
$var reg 1 ( write $end
$scope module fifo $end
$var wire 1 $ clk $end
$var wire 1 % clrn $end
$var wire 8 ) data_in [7:0] $end
$var wire 8 * data_out [7:0] $end
$var wire 1 ' read $end
$var wire 1 ( write $end
$var wire 1 ! ready $end
$var reg 1 " overflow $end
$var reg 3 + read_pointer [2:0] $end
$var reg 3 , write_pointer [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b0 +
bx *
bx )
0(
0'
bx &
0%
0$
bx #
0"
0!
$end
#1
1$
#2
0$
b11100000 &
b11100000 )
1(
1%
#3
1!
b1 ,
b11100000 #
b11100000 *
1$
#4
0$
b11100001 &
b11100001 )
#5
b10 ,
1$
#6
0$
b11100010 &
b11100010 )
#7
b11 ,
1$
#8
0$
b11100011 &
b11100011 )
#9
b100 ,
1$
#10
0$
b11100100 &
b11100100 )
#11
b101 ,
1$
#12
0$
1'
b11100101 &
b11100101 )
#13
b11100001 #
b11100001 *
b1 +
b110 ,
1$
#14
0$
b11100110 &
b11100110 )
#15
b11100010 #
b11100010 *
b10 +
b111 ,
1$
#16
0$
b11100111 &
b11100111 )
#17
b11100011 #
b11100011 *
b11 +
b0 ,
1$
#18
0$
0'
b11101000 &
b11101000 )
#19
b1 ,
1$
#20
0$
b11101001 &
b11101001 )
#21
b10 ,
1$
#22
0$
b11101010 &
b11101010 )
#23
1"
1$
#24
0$
b11101011 &
b11101011 )
#25
1$
#26
0$
b11101100 &
b11101100 )
#27
1$
#28
0$
b11101101 &
b11101101 )
#29
1$
#30
0$
b11101110 &
b11101110 )
#31
1$
#32
0$
b11101111 &
b11101111 )
#33
1$
#34
0$
1'
b11110000 &
b11110000 )
#35
0"
b11100100 #
b11100100 *
b100 +
1$
#36
0$
b11110001 &
b11110001 )
#37
b11100101 #
b11100101 *
b101 +
b11 ,
1$
#38
0$
0'
b11110010 &
b11110010 )
#39
b100 ,
1$
#40
0$
1'
b11110011 &
b11110011 )
#41
b11100110 #
b11100110 *
b110 +
0"
1$
#42
0$
0(
b11110100 &
b11110100 )
#43
b11100111 #
b11100111 *
b111 +
1$
#44
0$
#45
b11101000 #
b11101000 *
b0 +
1$
#46
0$
#47
b11101001 #
b11101001 *
b1 +
1$
