{"Source Block": ["hdl/library/axi_dmac/data_mover.v@91:101@HdlIdDef", "reg [BEATS_PER_BURST_WIDTH-1:0] beat_counter_minus_one = 'h0;\nreg [ID_WIDTH-1:0] id = 'h00;\nreg [ID_WIDTH-1:0] id_next = 'h00;\n\nreg pending_burst = 1'b0;\nreg active = 1'b0;\nreg last_eot = 1'b0;\nreg last_non_eot = 1'b0;\n\nreg needs_sync = 1'b0;\nwire has_sync = ~needs_sync | s_axi_sync;\n"], "Clone Blocks": [["hdl/library/axi_dmac/data_mover.v@90:100", "reg [BEATS_PER_BURST_WIDTH-1:0] beat_counter = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] beat_counter_minus_one = 'h0;\nreg [ID_WIDTH-1:0] id = 'h00;\nreg [ID_WIDTH-1:0] id_next = 'h00;\n\nreg pending_burst = 1'b0;\nreg active = 1'b0;\nreg last_eot = 1'b0;\nreg last_non_eot = 1'b0;\n\nreg needs_sync = 1'b0;\n"], ["hdl/library/axi_dmac/data_mover.v@87:97", "`include \"inc_id.vh\"\n\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_length = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] beat_counter = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] beat_counter_minus_one = 'h0;\nreg [ID_WIDTH-1:0] id = 'h00;\nreg [ID_WIDTH-1:0] id_next = 'h00;\n\nreg pending_burst = 1'b0;\nreg active = 1'b0;\nreg last_eot = 1'b0;\n"], ["hdl/library/axi_dmac/data_mover.v@93:103", "reg [ID_WIDTH-1:0] id_next = 'h00;\n\nreg pending_burst = 1'b0;\nreg active = 1'b0;\nreg last_eot = 1'b0;\nreg last_non_eot = 1'b0;\n\nreg needs_sync = 1'b0;\nwire has_sync = ~needs_sync | s_axi_sync;\n\nwire s_axi_sync_valid = has_sync & s_axi_valid;\n"], ["hdl/library/axi_dmac/data_mover.v@88:98", "\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_length = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] beat_counter = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] beat_counter_minus_one = 'h0;\nreg [ID_WIDTH-1:0] id = 'h00;\nreg [ID_WIDTH-1:0] id_next = 'h00;\n\nreg pending_burst = 1'b0;\nreg active = 1'b0;\nreg last_eot = 1'b0;\nreg last_non_eot = 1'b0;\n"], ["hdl/library/axi_dmac/data_mover.v@92:102", "reg [ID_WIDTH-1:0] id = 'h00;\nreg [ID_WIDTH-1:0] id_next = 'h00;\n\nreg pending_burst = 1'b0;\nreg active = 1'b0;\nreg last_eot = 1'b0;\nreg last_non_eot = 1'b0;\n\nreg needs_sync = 1'b0;\nwire has_sync = ~needs_sync | s_axi_sync;\n\n"]], "Diff Content": {"Delete": [[96, "reg active = 1'b0;\n"]], "Add": []}}