#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Oct  5 15:58:08 2020
# Process ID: 38632
# Current directory: /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/ip_repo/reader_1.0/hdl
# Command line: vivado
# Log file: /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/ip_repo/reader_1.0/hdl/vivado.log
# Journal file: /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/ip_repo/reader_1.0/hdl/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ro0zkhosh/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_zynq_ultra_ps_e_0_1' generated file not found '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/sim/libps8.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_zynq_ultra_ps_e_0_1' generated file not found '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/sim/libps8.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_zynq_ultra_ps_e_0_1' generated file not found '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_zynq_ultra_ps_e_0_1' generated file not found '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/sim/libremoteport.dll'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 6595.273 ; gain = 352.258 ; free physical = 1094 ; free virtual = 88333
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/ro0zkhosh/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_fetch_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L zynq_ultra_ps_e_vip_v1_0_1 -L xil_defaultlib -L xilinx_vip -prj TB_fetch_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sim_1/new/TB_fetch_unit.sv" into library xil_defaultlib
ERROR: [VRFC 10-91] fetch_unit_axi_vip_1_1_pkg is not declared [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sim_1/new/TB_fetch_unit.sv:25]
INFO: [VRFC 10-311] analyzing module TB_fetch_unit
ERROR: [VRFC 10-1040] module TB_fetch_unit ignored due to previous errors [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sim_1/new/TB_fetch_unit.sv:31]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6618.293 ; gain = 0.000 ; free physical = 1106 ; free virtual = 88341
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/ro0zkhosh/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_fetch_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L zynq_ultra_ps_e_vip_v1_0_1 -L xil_defaultlib -L xilinx_vip -prj TB_fetch_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sim_1/new/TB_fetch_unit.sv" into library xil_defaultlib
ERROR: [VRFC 10-91] fetch_unit_axi_vip_1_1_pkg is not declared [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sim_1/new/TB_fetch_unit.sv:25]
INFO: [VRFC 10-311] analyzing module TB_fetch_unit
ERROR: [VRFC 10-1040] module TB_fetch_unit ignored due to previous errors [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sim_1/new/TB_fetch_unit.sv:31]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6618.293 ; gain = 0.000 ; free physical = 1098 ; free virtual = 88334
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/ro0zkhosh/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_fetch_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L zynq_ultra_ps_e_vip_v1_0_1 -L xil_defaultlib -L xilinx_vip -prj TB_fetch_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sim_1/new/TB_fetch_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_fetch_unit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/ro0zkhosh/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto b700f324250746cfb9eb35d61782e182 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_fetch_unit_behav xil_defaultlib.TB_fetch_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-51] fetch_unit_axi_vip_1_1_slv_mem_t is an unknown type [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sim_1/new/TB_fetch_unit.sv:117]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6640.305 ; gain = 0.000 ; free physical = 1081 ; free virtual = 88317
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/ro0zkhosh/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_fetch_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L zynq_ultra_ps_e_vip_v1_0_1 -L xil_defaultlib -L xilinx_vip -prj TB_fetch_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sim_1/new/TB_fetch_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_fetch_unit
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/ro0zkhosh/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto b700f324250746cfb9eb35d61782e182 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_fetch_unit_behav xil_defaultlib.TB_fetch_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port i_r_start [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/e761/hdl/fetch_unit_v2_0.v:325]
WARNING: [VRFC 10-278] actual bit length 256 differs from formal bit length 128 for port W_DATA [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/e761/hdl/fetch_unit_v2_0.v:410]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4703 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4706 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4712 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4715 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4721 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4724 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4730 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4733 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4739 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4742 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4748 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4751 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4757 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4760 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4766 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4769 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4775 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4778 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4784 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4789 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4795 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4798 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4804 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4807 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4815 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4820 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4826 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4831 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4837 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4842 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4848 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4853 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4859 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4864 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4871 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4876 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4882 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4887 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4893 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4898 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4904 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4909 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4915 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4920 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4926 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4931 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4937 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4942 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4948 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4953 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4959 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4964 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4970 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4975 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4981 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4986 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4992 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4997 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5003 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5008 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5014 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5019 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5025 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5030 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5036 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5041 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5047 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5052 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5058 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5063 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5069 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5074 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5080 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5085 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5091 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5096 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5102 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5107 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xilinx_vip.axi_vip_if(C_AXI_WDATA_WIDTH=128...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_thre...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_axi4...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_core...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_repo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_top(...
Compiling module axi_vip_v1_1_1.axi_vip_v1_1_1_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.fetch_unit_axi_vip_0_0
Compiling module xil_defaultlib.fetch_unit_axi_vip_0_1
Compiling module xil_defaultlib.reader_v1_0_M00_AXI(C_M_TARGET_S...
Compiling module xil_defaultlib.ExtCol
Compiling module xil_defaultlib.writer_v1_0_M00_AXI(C_M_AXI_AWUS...
Compiling module xil_defaultlib.fetch_unit_v2_0(C_M00_AXI_AWUSER...
Compiling module xil_defaultlib.fetch_unit_fetch_unit_0_0
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.fetch_unit_wrapper
Compiling module xil_defaultlib.TB_fetch_unit
Compiling module xil_defaultlib.glbl
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package smartconnect_v1_0.sc_util_v1_0_2_pkg
Built simulation snapshot TB_fetch_unit_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim/xsim.dir/TB_fetch_unit_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Oct  5 16:02:43 2020...
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6653.328 ; gain = 0.000 ; free physical = 1063 ; free virtual = 88309
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_fetch_unit_behav -key {Behavioral:sim_1:Functional:TB_fetch_unit} -tclbatch {TB_fetch_unit.tcl} -view {/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/TB_read_write_master_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/TB_read_write_master_behav.wcfg
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/requestor_addr was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/INIT_AXI_TXN was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/TXN_DONE was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/ERROR was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_ACLK was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_ARESETN was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_AWID was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_AWADDR was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_AWLEN was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_AWSIZE was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_AWBURST was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_AWLOCK was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_AWCACHE was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_AWPROT was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_AWQOS was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_AWUSER was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_AWVALID was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_AWREADY was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_WDATA was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_WSTRB was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_WLAST was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_WUSER was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_WVALID was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_WREADY was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_BID was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_BRESP was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_BUSER was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_BVALID was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_BREADY was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_ARID was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_ARADDR was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_ARLEN was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_ARSIZE was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_ARBURST was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_ARLOCK was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_ARCACHE was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_ARPROT was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_ARQOS was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_ARUSER was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_ARVALID was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_ARREADY was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_RID was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_RDATA was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_RRESP was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_RLAST was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_RUSER was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_RVALID was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/M_AXI_RREADY was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/mst_exec_state was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/axi_awaddr was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/axi_awvalid was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/axi_wdata was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/axi_wlast was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/axi_wvalid was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/axi_bready was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/axi_araddr was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/axi_arvalid was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/axi_rready was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/write_index was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/read_index was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/burst_size_bytes was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/write_burst_counter was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/read_burst_counter was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/start_single_burst_write was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/start_single_burst_read was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/writes_done was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/reads_done was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/error_reg was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/compare_done was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/read_mismatch was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/burst_write_active was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/burst_read_active was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/expected_rdata was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/write_resp_error was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/read_resp_error was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/wnext was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/rnext was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/init_txn_ff was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/init_txn_ff2 was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/init_txn_edge was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/init_txn_pulse was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/C_M_TARGET_SLAVE_BASE_ADDR was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/C_M_AXI_BURST_LEN was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/C_M_AXI_ID_WIDTH was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/C_M_AXI_ADDR_WIDTH was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/C_M_AXI_DATA_WIDTH was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/C_M_AXI_AWUSER_WIDTH was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/C_M_AXI_ARUSER_WIDTH was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/C_M_AXI_WUSER_WIDTH was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/C_M_AXI_RUSER_WIDTH was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/C_M_AXI_BUSER_WIDTH was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/C_TRANSACTIONS_NUM was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/C_MASTER_LENGTH was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/C_NO_BURSTS_REQ was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/IDLE was not found in the design.
WARNING: Simulation object /fetch_unit_wrapper/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/INIT_READ was not found in the design.
source TB_fetch_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: TB_fetch_unit.DUT.fetch_unit_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: TB_fetch_unit.DUT.fetch_unit_i.axi_vip_1.inst
Life is beautiful Kako
INFO: [DRAM Slave VIP_rd_driver] (.axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block14104_1172.) 55001 : run()
INFO: [DRAM Slave VIP_wr_driver] (.axi_vip_pkg.axi_slv_wr_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block12612_1121.) 55001 : run()
INFO: [DRAM Slave VIP_monitor] (.axi_vip_pkg.axi_monitor(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block8620_1105.) 55001 : run()
INFO: [SPM Slave VIP_rd_driver] (.axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block14104_1172.) 55001 : run()
INFO: [SPM Slave VIP_wr_driver] (.axi_vip_pkg.axi_slv_wr_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block12612_1121.) 55001 : run()
INFO: [SPM Slave VIP_monitor] (.axi_vip_pkg.axi_monitor(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block8620_1105.) 55001 : run()
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive) 145000 : ARVALID >>>
XIL_AXI_READ (1) A:0x00000000beefcafe ID:0x00000000 len:0x0f XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 145000 : GNI : XIL_AXI_READ (1) A:0x00000000beefcafe ID:0x00000000 len:0x0f XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 195001 : RVALID (4294967295) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 215001 : RVALID (         0) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 225001 : RVALID (         1) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 235001 : RVALID (         2) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 245001 : RVALID (         3) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 255001 : RVALID (         4) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 265001 : RVALID (         5) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 275001 : RVALID (         6) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 285001 : RVALID (         7) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 295001 : RVALID (         8) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 305001 : RVALID (         9) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 315001 : RVALID (        10) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 325001 : RVALID (        11) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 335001 : RVALID (        12) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 345001 : RVALID (        13) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 355001 : RVALID (        14) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive) 655000 : ARVALID >>>
XIL_AXI_READ (3) A:0x00000000deadbeef ID:0x00000000 len:0x0f XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 655000 : GNI : XIL_AXI_READ (3) A:0x00000000deadbeef ID:0x00000000 len:0x0f XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 705001 : RVALID (4294967295) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 725001 : RVALID (         0) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 735001 : RVALID (         1) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 745001 : RVALID (         2) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 755001 : RVALID (         3) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 765001 : RVALID (         4) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 775001 : RVALID (         5) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 785001 : RVALID (         6) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 795001 : RVALID (         7) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 805001 : RVALID (         8) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 815001 : RVALID (         9) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 825001 : RVALID (        10) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 835001 : RVALID (        11) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 845001 : RVALID (        12) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 855001 : RVALID (        13) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 865001 : RVALID (        14) id=0x00000000, len  15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_fetch_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 6722.004 ; gain = 68.676 ; free physical = 1051 ; free virtual = 88297
remove_forces { {/TB_fetch_unit/aclk} {/TB_fetch_unit/aresetn} {/TB_fetch_unit/addr1} {/TB_fetch_unit/addr2} {/TB_fetch_unit/addr3} {/TB_fetch_unit/addr4} {/TB_fetch_unit/addr5} {/TB_fetch_unit/addr6} {/TB_fetch_unit/addr7} {/TB_fetch_unit/b_addr1} {/TB_fetch_unit/b_addr2} {/TB_fetch_unit/b_addr3} {/TB_fetch_unit/b_addr4} {/TB_fetch_unit/b_addr5} {/TB_fetch_unit/b_addr6} {/TB_fetch_unit/b_addr7} {/TB_fetch_unit/b_addr8} {/TB_fetch_unit/b_addr9} {/TB_fetch_unit/b_addr10} {/TB_fetch_unit/b_addr11} {/TB_fetch_unit/b_addr12} {/TB_fetch_unit/b_addr13} {/TB_fetch_unit/b_data_wr1} {/TB_fetch_unit/b_data_wr2} {/TB_fetch_unit/b_data_wr3} {/TB_fetch_unit/b_data_wr4} {/TB_fetch_unit/b_data_wr5} {/TB_fetch_unit/b_data_wr6} {/TB_fetch_unit/b_data_wr7} {/TB_fetch_unit/b_data_wr8} {/TB_fetch_unit/b_data_wr9} {/TB_fetch_unit/b_data_wr10} {/TB_fetch_unit/b_data_wr11} {/TB_fetch_unit/b_data_wr12} {/TB_fetch_unit/b_data_wr13} {/TB_fetch_unit/data_rd1} {/TB_fetch_unit/data_rd2} {/TB_fetch_unit/data_rd3} {/TB_fetch_unit/data_rd4} {/TB_fetch_unit/data_rd5} {/TB_fetch_unit/data_rd6} {/TB_fetch_unit/data_rd7} {/TB_fetch_unit/data_rd8} {/TB_fetch_unit/data_rd9} {/TB_fetch_unit/data_rd10} {/TB_fetch_unit/data_rd11} {/TB_fetch_unit/data_rd12} {/TB_fetch_unit/data_rd13} {/TB_fetch_unit/size} {/TB_fetch_unit/burst} {/TB_fetch_unit/lock} {/TB_fetch_unit/ruser} {/TB_fetch_unit/prot} {/TB_fetch_unit/resp} {/TB_fetch_unit/m01_axi_init_axi_txn_0} {/TB_fetch_unit/m00_axi_init_axi_txn_0} {/TB_fetch_unit/requestor_to_reader_addr_0} }
add_wave {{/TB_fetch_unit/DUT/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
XilinxAXIVIP: Found at Path: TB_fetch_unit.DUT.fetch_unit_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: TB_fetch_unit.DUT.fetch_unit_i.axi_vip_1.inst
Life is beautiful Kako
INFO: [DRAM Slave VIP_rd_driver] (.axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block14104_1172.) 55001 : run()
INFO: [DRAM Slave VIP_wr_driver] (.axi_vip_pkg.axi_slv_wr_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block12612_1121.) 55001 : run()
INFO: [DRAM Slave VIP_monitor] (.axi_vip_pkg.axi_monitor(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block8620_1105.) 55001 : run()
INFO: [SPM Slave VIP_rd_driver] (.axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block14104_1172.) 55001 : run()
INFO: [SPM Slave VIP_wr_driver] (.axi_vip_pkg.axi_slv_wr_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block12612_1121.) 55001 : run()
INFO: [SPM Slave VIP_monitor] (.axi_vip_pkg.axi_monitor(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block8620_1105.) 55001 : run()
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive) 145000 : ARVALID >>>
XIL_AXI_READ (1) A:0x00000000beefcafe ID:0x00000000 len:0x0f XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 145000 : GNI : XIL_AXI_READ (1) A:0x00000000beefcafe ID:0x00000000 len:0x0f XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 195001 : RVALID (4294967295) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 215001 : RVALID (         0) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 225001 : RVALID (         1) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 235001 : RVALID (         2) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 245001 : RVALID (         3) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 255001 : RVALID (         4) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 265001 : RVALID (         5) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 275001 : RVALID (         6) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 285001 : RVALID (         7) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 295001 : RVALID (         8) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 305001 : RVALID (         9) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 315001 : RVALID (        10) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 325001 : RVALID (        11) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 335001 : RVALID (        12) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 345001 : RVALID (        13) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 355001 : RVALID (        14) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive) 655000 : ARVALID >>>
XIL_AXI_READ (3) A:0x00000000deadbeef ID:0x00000000 len:0x0f XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 655000 : GNI : XIL_AXI_READ (3) A:0x00000000deadbeef ID:0x00000000 len:0x0f XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 705001 : RVALID (4294967295) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 725001 : RVALID (         0) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 735001 : RVALID (         1) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 745001 : RVALID (         2) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 755001 : RVALID (         3) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 765001 : RVALID (         4) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 775001 : RVALID (         5) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 785001 : RVALID (         6) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 795001 : RVALID (         7) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 805001 : RVALID (         8) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 815001 : RVALID (         9) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 825001 : RVALID (        10) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 835001 : RVALID (        11) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 845001 : RVALID (        12) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 855001 : RVALID (        13) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 865001 : RVALID (        14) id=0x00000000, len  15
$finish called at time : 70620 ns : File "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sim_1/new/TB_fetch_unit.sv" Line 173
open_bd_design {/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd}
Adding cell -- xilinx.com:ip:axi_vip:1.1 - axi_vip_0
Adding cell -- xilinx.com:ip:axi_vip:1.1 - axi_vip_1
Adding cell -- user.org:user:fetch_unit:2.0 - fetch_unit_0
Successfully read diagram <fetch_unit> from BD file </home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd>
ipx::edit_ip_in_project -upgrade true -name fetch_unit_v2_0_project -directory /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.tmp/fetch_unit_v2_0_project /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/ip_repo/fetch_unit_2.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ro0zkhosh/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 6744.953 ; gain = 10.008 ; free physical = 926 ; free virtual = 88176
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 6746.953 ; gain = 12.008 ; free physical = 922 ; free virtual = 88172
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 58 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project RatMem
open_bd_design {/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/ip_repo'.
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_1_fetch_unit_0_0 fetch_unit_fetch_unit_0_0}] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.1 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:vio:3.0 - vio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_1
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_2
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_3
Adding cell -- user.org:user:fetch_unit:2.0 - fetch_unit_0
Successfully read diagram <design_1> from BD file </home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_fetch_unit_0_0 (fetch_unit_v2.0 2.0) from revision 57 to revision 58
WARNING: [BD 41-597] NET <fetch_unit_2_r_data> has no source
WARNING: [BD 41-597] NET <fetch_unit_2_w_spm_filtered_data> has no source
WARNING: [BD 41-597] NET <fetch_unit_0_o_en_debug> has no source
Wrote  : </home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/design_1/design_1.bd> 
Upgrading '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd'
INFO: [IP_Flow 19-3422] Upgraded fetch_unit_fetch_unit_0_0 (fetch_unit_v2.0 2.0) from revision 57 to revision 58
Wrote  : </home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 6899.441 ; gain = 39.867 ; free physical = 840 ; free virtual = 88090
export_ip_user_files -of_objects [get_ips {design_1_fetch_unit_0_0 fetch_unit_fetch_unit_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
save_wave_config {/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/TB_read_write_master_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd]
Wrote  : </home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd> 
VHDL Output written to : /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/synth/fetch_unit.v
VHDL Output written to : /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/sim/fetch_unit.v
VHDL Output written to : /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/hdl/fetch_unit_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block fetch_unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_1 .
Exporting to file /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/hw_handoff/fetch_unit.hwh
Generated Block Design Tcl file /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/hw_handoff/fetch_unit_bd.tcl
Generated Hardware Definition File /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/synth/fetch_unit.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6925.996 ; gain = 0.000 ; free physical = 774 ; free virtual = 88021
export_ip_user_files -of_objects [get_files /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd] -directory /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/sim_scripts -ip_user_files_dir /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files -ipstatic_source_dir /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.cache/compile_simlib/modelsim} {questa=/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.cache/compile_simlib/questa} {ies=/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.cache/compile_simlib/ies} {vcs=/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.cache/compile_simlib/vcs} {riviera=/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/ro0zkhosh/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_fetch_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L zynq_ultra_ps_e_vip_v1_0_1 -L xil_defaultlib -L xilinx_vip -prj TB_fetch_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/src/ExtCol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtCol
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/src/reader_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reader_v1_0_M00_AXI
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/src/reader_v1_0_M00_AXI.v:753]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/src/reader_v1_0_M00_AXI.v:754]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/src/writer_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writer_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/hdl/fetch_unit_v2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit_v2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ip/fetch_unit_fetch_unit_0_0/sim/fetch_unit_fetch_unit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit_fetch_unit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/sim/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/hdl/fetch_unit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/ro0zkhosh/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto b700f324250746cfb9eb35d61782e182 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_fetch_unit_behav xil_defaultlib.TB_fetch_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port i_r_start [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/hdl/fetch_unit_v2_0.v:325]
WARNING: [VRFC 10-278] actual bit length 256 differs from formal bit length 128 for port W_DATA [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/hdl/fetch_unit_v2_0.v:410]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4703 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4706 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4712 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4715 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4721 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4724 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4730 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4733 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4739 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4742 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4748 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4751 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4757 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4760 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4766 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4769 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4775 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4778 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4784 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4789 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4795 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4798 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4804 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4807 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4815 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4820 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4826 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4831 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4837 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4842 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4848 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4853 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4859 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4864 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4871 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4876 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4882 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4887 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4893 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4898 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4904 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4909 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4915 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4920 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4926 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4931 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4937 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4942 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4948 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4953 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4959 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4964 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4970 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4975 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4981 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4986 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4992 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4997 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5003 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5008 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5014 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5019 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5025 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5030 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5036 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5041 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5047 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5052 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5058 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5063 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5069 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5074 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5080 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5085 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5091 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5096 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5102 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5107 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xilinx_vip.axi_vip_if(C_AXI_WDATA_WIDTH=128...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_thre...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_axi4...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_core...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_repo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_top(...
Compiling module axi_vip_v1_1_1.axi_vip_v1_1_1_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.fetch_unit_axi_vip_0_0
Compiling module xil_defaultlib.fetch_unit_axi_vip_0_1
Compiling module xil_defaultlib.reader_v1_0_M00_AXI(C_M_TARGET_S...
Compiling module xil_defaultlib.ExtCol
Compiling module xil_defaultlib.writer_v1_0_M00_AXI(C_M_AXI_AWUS...
Compiling module xil_defaultlib.fetch_unit_v2_0(C_M00_AXI_AWUSER...
Compiling module xil_defaultlib.fetch_unit_fetch_unit_0_0
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.fetch_unit_wrapper
Compiling module xil_defaultlib.TB_fetch_unit
Compiling module xil_defaultlib.glbl
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package smartconnect_v1_0.sc_util_v1_0_2_pkg
Built simulation snapshot TB_fetch_unit_behav
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 6926.773 ; gain = 0.000 ; free physical = 763 ; free virtual = 88010
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_fetch_unit_behav -key {Behavioral:sim_1:Functional:TB_fetch_unit} -tclbatch {TB_fetch_unit.tcl} -view {/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/TB_read_write_master_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/TB_read_write_master_behav.wcfg
source TB_fetch_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: TB_fetch_unit.DUT.fetch_unit_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: TB_fetch_unit.DUT.fetch_unit_i.axi_vip_1.inst
Life is beautiful Kako
INFO: [DRAM Slave VIP_rd_driver] (.axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block14104_1172.) 55001 : run()
INFO: [DRAM Slave VIP_wr_driver] (.axi_vip_pkg.axi_slv_wr_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block12612_1121.) 55001 : run()
INFO: [DRAM Slave VIP_monitor] (.axi_vip_pkg.axi_monitor(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block8620_1105.) 55001 : run()
INFO: [SPM Slave VIP_rd_driver] (.axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block14104_1172.) 55001 : run()
INFO: [SPM Slave VIP_wr_driver] (.axi_vip_pkg.axi_slv_wr_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block12612_1121.) 55001 : run()
INFO: [SPM Slave VIP_monitor] (.axi_vip_pkg.axi_monitor(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block8620_1105.) 55001 : run()
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive) 145000 : ARVALID >>>
XIL_AXI_READ (1) A:0x00000000beefcafe ID:0x00000000 len:0x0f XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 145000 : GNI : XIL_AXI_READ (1) A:0x00000000beefcafe ID:0x00000000 len:0x0f XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 195001 : RVALID (4294967295) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 215001 : RVALID (         0) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 225001 : RVALID (         1) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 235001 : RVALID (         2) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 245001 : RVALID (         3) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 255001 : RVALID (         4) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 265001 : RVALID (         5) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 275001 : RVALID (         6) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 285001 : RVALID (         7) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 295001 : RVALID (         8) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 305001 : RVALID (         9) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 315001 : RVALID (        10) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 325001 : RVALID (        11) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 335001 : RVALID (        12) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 345001 : RVALID (        13) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 355001 : RVALID (        14) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive) 655000 : ARVALID >>>
XIL_AXI_READ (3) A:0x00000000deadbeef ID:0x00000000 len:0x0f XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 655000 : GNI : XIL_AXI_READ (3) A:0x00000000deadbeef ID:0x00000000 len:0x0f XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 705001 : RVALID (4294967295) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 725001 : RVALID (         0) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 735001 : RVALID (         1) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 745001 : RVALID (         2) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 755001 : RVALID (         3) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 765001 : RVALID (         4) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 775001 : RVALID (         5) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 785001 : RVALID (         6) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 795001 : RVALID (         7) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 805001 : RVALID (         8) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 815001 : RVALID (         9) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 825001 : RVALID (        10) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 835001 : RVALID (        11) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 845001 : RVALID (        12) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 855001 : RVALID (        13) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 865001 : RVALID (        14) id=0x00000000, len  15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_fetch_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 6981.617 ; gain = 55.621 ; free physical = 746 ; free virtual = 87994
add_wave {{/TB_fetch_unit/DUT/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/read_data}} {{/TB_fetch_unit/DUT/fetch_unit_i/fetch_unit_0/inst/reader_v1_0_M00_AXI_inst/read_data_valid}} 
save_wave_config {/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/TB_read_write_master_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/ro0zkhosh/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_fetch_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L zynq_ultra_ps_e_vip_v1_0_1 -L xil_defaultlib -L xilinx_vip -prj TB_fetch_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/sim/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/hdl/fetch_unit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/ro0zkhosh/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto b700f324250746cfb9eb35d61782e182 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_fetch_unit_behav xil_defaultlib.TB_fetch_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port i_r_start [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/hdl/fetch_unit_v2_0.v:325]
WARNING: [VRFC 10-278] actual bit length 256 differs from formal bit length 128 for port W_DATA [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/hdl/fetch_unit_v2_0.v:410]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4703 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4706 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4712 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4715 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4721 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4724 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4730 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4733 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4739 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4742 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4748 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4751 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4757 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4760 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4766 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4769 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4775 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4778 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4784 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4789 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4795 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4798 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4804 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4807 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4815 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4820 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4826 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4831 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4837 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4842 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4848 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4853 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4859 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4864 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4871 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4876 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4882 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4887 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4893 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4898 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4904 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4909 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4915 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4920 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4926 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4931 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4937 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4942 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4948 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4953 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4959 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4964 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4970 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4975 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4981 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4986 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4992 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4997 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5003 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5008 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5014 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5019 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5025 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5030 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5036 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5041 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5047 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5052 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5058 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5063 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5069 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5074 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5080 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5085 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5091 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5096 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5102 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5107 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xilinx_vip.axi_vip_if(C_AXI_WDATA_WIDTH=128...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_thre...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_axi4...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_core...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_repo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_top(...
Compiling module axi_vip_v1_1_1.axi_vip_v1_1_1_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.fetch_unit_axi_vip_0_0
Compiling module xil_defaultlib.fetch_unit_axi_vip_0_1
Compiling module xil_defaultlib.reader_v1_0_M00_AXI(C_M_TARGET_S...
Compiling module xil_defaultlib.ExtCol
Compiling module xil_defaultlib.writer_v1_0_M00_AXI(C_M_AXI_AWUS...
Compiling module xil_defaultlib.fetch_unit_v2_0(C_M00_AXI_AWUSER...
Compiling module xil_defaultlib.fetch_unit_fetch_unit_0_0
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.fetch_unit_wrapper
Compiling module xil_defaultlib.TB_fetch_unit
Compiling module xil_defaultlib.glbl
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package smartconnect_v1_0.sc_util_v1_0_2_pkg
Built simulation snapshot TB_fetch_unit_behav
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 7000.617 ; gain = 0.000 ; free physical = 763 ; free virtual = 88011
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_fetch_unit_behav -key {Behavioral:sim_1:Functional:TB_fetch_unit} -tclbatch {TB_fetch_unit.tcl} -view {/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/TB_read_write_master_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/TB_read_write_master_behav.wcfg
source TB_fetch_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: TB_fetch_unit.DUT.fetch_unit_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: TB_fetch_unit.DUT.fetch_unit_i.axi_vip_1.inst
Life is beautiful Kako
INFO: [DRAM Slave VIP_rd_driver] (.axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block14104_1172.) 55001 : run()
INFO: [DRAM Slave VIP_wr_driver] (.axi_vip_pkg.axi_slv_wr_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block12612_1121.) 55001 : run()
INFO: [DRAM Slave VIP_monitor] (.axi_vip_pkg.axi_monitor(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block8620_1105.) 55001 : run()
INFO: [SPM Slave VIP_rd_driver] (.axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block14104_1172.) 55001 : run()
INFO: [SPM Slave VIP_wr_driver] (.axi_vip_pkg.axi_slv_wr_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block12612_1121.) 55001 : run()
INFO: [SPM Slave VIP_monitor] (.axi_vip_pkg.axi_monitor(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block8620_1105.) 55001 : run()
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive) 145000 : ARVALID >>>
XIL_AXI_READ (1) A:0x00000000beefcafe ID:0x00000000 len:0x0f XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 145000 : GNI : XIL_AXI_READ (1) A:0x00000000beefcafe ID:0x00000000 len:0x0f XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 195001 : RVALID (4294967295) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 215001 : RVALID (         0) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 225001 : RVALID (         1) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 235001 : RVALID (         2) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 245001 : RVALID (         3) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 255001 : RVALID (         4) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 265001 : RVALID (         5) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 275001 : RVALID (         6) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 285001 : RVALID (         7) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 295001 : RVALID (         8) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 305001 : RVALID (         9) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 315001 : RVALID (        10) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 325001 : RVALID (        11) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 335001 : RVALID (        12) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 345001 : RVALID (        13) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 355001 : RVALID (        14) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive) 655000 : ARVALID >>>
XIL_AXI_READ (3) A:0x00000000deadbeef ID:0x00000000 len:0x0f XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 655000 : GNI : XIL_AXI_READ (3) A:0x00000000deadbeef ID:0x00000000 len:0x0f XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 705001 : RVALID (4294967295) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 725001 : RVALID (         0) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 735001 : RVALID (         1) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 745001 : RVALID (         2) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 755001 : RVALID (         3) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 765001 : RVALID (         4) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 775001 : RVALID (         5) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 785001 : RVALID (         6) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 795001 : RVALID (         7) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 805001 : RVALID (         8) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 815001 : RVALID (         9) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 825001 : RVALID (        10) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 835001 : RVALID (        11) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 845001 : RVALID (        12) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 855001 : RVALID (        13) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 865001 : RVALID (        14) id=0x00000000, len  15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_fetch_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 7000.754 ; gain = 0.137 ; free physical = 727 ; free virtual = 87975
open_bd_design {/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd}
startgroup
set_property -dict [list CONFIG.C_M01_AXI_BURST_LEN {1}] [get_bd_cells fetch_unit_0]
endgroup
open_bd_design {/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_bd_design
Wrote  : </home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd> 
generate_target Simulation [get_files /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd]
Wrote  : </home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd> 
VHDL Output written to : /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/synth/fetch_unit.v
VHDL Output written to : /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/sim/fetch_unit.v
VHDL Output written to : /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/hdl/fetch_unit_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block fetch_unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_1 .
Exporting to file /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/hw_handoff/fetch_unit.hwh
Generated Block Design Tcl file /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/hw_handoff/fetch_unit_bd.tcl
Generated Hardware Definition File /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/synth/fetch_unit.hwdef
export_ip_user_files -of_objects [get_files /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd] -directory /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/sim_scripts -ip_user_files_dir /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files -ipstatic_source_dir /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.cache/compile_simlib/modelsim} {questa=/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.cache/compile_simlib/questa} {ies=/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.cache/compile_simlib/ies} {vcs=/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.cache/compile_simlib/vcs} {riviera=/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/ro0zkhosh/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_fetch_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L zynq_ultra_ps_e_vip_v1_0_1 -L xil_defaultlib -L xilinx_vip -prj TB_fetch_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/src/ExtCol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtCol
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/src/reader_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reader_v1_0_M00_AXI
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/src/reader_v1_0_M00_AXI.v:753]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/src/reader_v1_0_M00_AXI.v:754]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/src/writer_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writer_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/hdl/fetch_unit_v2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit_v2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ip/fetch_unit_fetch_unit_0_0/sim/fetch_unit_fetch_unit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit_fetch_unit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/sim/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/hdl/fetch_unit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/ro0zkhosh/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto b700f324250746cfb9eb35d61782e182 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_fetch_unit_behav xil_defaultlib.TB_fetch_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port i_r_start [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/hdl/fetch_unit_v2_0.v:325]
WARNING: [VRFC 10-278] actual bit length 256 differs from formal bit length 128 for port W_DATA [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/hdl/fetch_unit_v2_0.v:410]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4703 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4706 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4712 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4715 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4721 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4724 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4730 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4733 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4739 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4742 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4748 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4751 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4757 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4760 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4766 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4769 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4775 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4778 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4784 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4789 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4795 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4798 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4804 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4807 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4815 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4820 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4826 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4831 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4837 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4842 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4848 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4853 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4859 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4864 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4871 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4876 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4882 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4887 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4893 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4898 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4904 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4909 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4915 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4920 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4926 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4931 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4937 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4942 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4948 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4953 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4959 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4964 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4970 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4975 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4981 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4986 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4992 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4997 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5003 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5008 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5014 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5019 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5025 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5030 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5036 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5041 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5047 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5052 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5058 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5063 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5069 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5074 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5080 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5085 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5091 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5096 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5102 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5107 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xilinx_vip.axi_vip_if(C_AXI_WDATA_WIDTH=128...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_thre...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_axi4...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_core...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_repo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_top(...
Compiling module axi_vip_v1_1_1.axi_vip_v1_1_1_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.fetch_unit_axi_vip_0_0
Compiling module xil_defaultlib.fetch_unit_axi_vip_0_1
Compiling module xil_defaultlib.reader_v1_0_M00_AXI(C_M_TARGET_S...
Compiling module xil_defaultlib.ExtCol
Compiling module xil_defaultlib.writer_v1_0_M00_AXI(C_M_AXI_BURS...
Compiling module xil_defaultlib.fetch_unit_v2_0(C_M00_AXI_AWUSER...
Compiling module xil_defaultlib.fetch_unit_fetch_unit_0_0
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.fetch_unit_wrapper
Compiling module xil_defaultlib.TB_fetch_unit
Compiling module xil_defaultlib.glbl
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package smartconnect_v1_0.sc_util_v1_0_2_pkg
Built simulation snapshot TB_fetch_unit_behav
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 7018.500 ; gain = 0.000 ; free physical = 849 ; free virtual = 87941
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_fetch_unit_behav -key {Behavioral:sim_1:Functional:TB_fetch_unit} -tclbatch {TB_fetch_unit.tcl} -view {/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/TB_read_write_master_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/TB_read_write_master_behav.wcfg
source TB_fetch_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: TB_fetch_unit.DUT.fetch_unit_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: TB_fetch_unit.DUT.fetch_unit_i.axi_vip_1.inst
Life is beautiful Kako
INFO: [DRAM Slave VIP_rd_driver] (.axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block14104_1172.) 55001 : run()
INFO: [DRAM Slave VIP_wr_driver] (.axi_vip_pkg.axi_slv_wr_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block12612_1121.) 55001 : run()
INFO: [DRAM Slave VIP_monitor] (.axi_vip_pkg.axi_monitor(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block8620_1105.) 55001 : run()
INFO: [SPM Slave VIP_rd_driver] (.axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block14104_1172.) 55001 : run()
INFO: [SPM Slave VIP_wr_driver] (.axi_vip_pkg.axi_slv_wr_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block12612_1121.) 55001 : run()
INFO: [SPM Slave VIP_monitor] (.axi_vip_pkg.axi_monitor(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block8620_1105.) 55001 : run()
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive) 145000 : ARVALID >>>
XIL_AXI_READ (1) A:0x00000000beefcafe ID:0x00000000 len:0x0f XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 145000 : GNI : XIL_AXI_READ (1) A:0x00000000beefcafe ID:0x00000000 len:0x0f XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 195001 : RVALID (4294967295) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 215001 : RVALID (         0) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 225001 : RVALID (         1) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 235001 : RVALID (         2) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 245001 : RVALID (         3) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 255001 : RVALID (         4) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 265001 : RVALID (         5) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 275001 : RVALID (         6) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 285001 : RVALID (         7) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 295001 : RVALID (         8) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 305001 : RVALID (         9) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 315001 : RVALID (        10) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 325001 : RVALID (        11) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 335001 : RVALID (        12) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 345001 : RVALID (        13) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 355001 : RVALID (        14) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive) 655000 : ARVALID >>>
XIL_AXI_READ (3) A:0x00000000deadbeef ID:0x00000000 len:0x0f XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 655000 : GNI : XIL_AXI_READ (3) A:0x00000000deadbeef ID:0x00000000 len:0x0f XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 705001 : RVALID (4294967295) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 725001 : RVALID (         0) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 735001 : RVALID (         1) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 745001 : RVALID (         2) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 755001 : RVALID (         3) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 765001 : RVALID (         4) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 775001 : RVALID (         5) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 785001 : RVALID (         6) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 795001 : RVALID (         7) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 805001 : RVALID (         8) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 815001 : RVALID (         9) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 825001 : RVALID (        10) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 835001 : RVALID (        11) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 845001 : RVALID (        12) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 855001 : RVALID (        13) id=0x00000000, len  15
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 865001 : RVALID (        14) id=0x00000000, len  15
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_fetch_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 7054.516 ; gain = 36.016 ; free physical = 824 ; free virtual = 87917
open_bd_design {/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd}
startgroup
set_property -dict [list CONFIG.C_M00_AXI_BURST_LEN {1}] [get_bd_cells fetch_unit_0]
endgroup
save_bd_design
Wrote  : </home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd]
Wrote  : </home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd> 
VHDL Output written to : /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/synth/fetch_unit.v
VHDL Output written to : /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/sim/fetch_unit.v
VHDL Output written to : /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/hdl/fetch_unit_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block fetch_unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_1 .
Exporting to file /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/hw_handoff/fetch_unit.hwh
Generated Block Design Tcl file /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/hw_handoff/fetch_unit_bd.tcl
Generated Hardware Definition File /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/synth/fetch_unit.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7076.820 ; gain = 0.000 ; free physical = 774 ; free virtual = 87866
export_ip_user_files -of_objects [get_files /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd] -directory /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/sim_scripts -ip_user_files_dir /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files -ipstatic_source_dir /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.cache/compile_simlib/modelsim} {questa=/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.cache/compile_simlib/questa} {ies=/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.cache/compile_simlib/ies} {vcs=/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.cache/compile_simlib/vcs} {riviera=/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/ro0zkhosh/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_fetch_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L zynq_ultra_ps_e_vip_v1_0_1 -L xil_defaultlib -L xilinx_vip -prj TB_fetch_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/src/ExtCol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtCol
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/src/reader_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reader_v1_0_M00_AXI
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/src/reader_v1_0_M00_AXI.v:753]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/src/reader_v1_0_M00_AXI.v:754]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/src/writer_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writer_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/hdl/fetch_unit_v2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit_v2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ip/fetch_unit_fetch_unit_0_0/sim/fetch_unit_fetch_unit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit_fetch_unit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/sim/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/hdl/fetch_unit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/ro0zkhosh/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto b700f324250746cfb9eb35d61782e182 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_fetch_unit_behav xil_defaultlib.TB_fetch_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port i_r_start [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/hdl/fetch_unit_v2_0.v:325]
WARNING: [VRFC 10-278] actual bit length 256 differs from formal bit length 128 for port W_DATA [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/hdl/fetch_unit_v2_0.v:410]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4703 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4706 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4712 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4715 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4721 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4724 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4730 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4733 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4739 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4742 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4748 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4751 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4757 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4760 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4766 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4769 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4775 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4778 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4784 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4789 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4795 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4798 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4804 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4807 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4815 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4820 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4826 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4831 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4837 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4842 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4848 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4853 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4859 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4864 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4871 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4876 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4882 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4887 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4893 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4898 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4904 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4909 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4915 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4920 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4926 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4931 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4937 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4942 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4948 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4953 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4959 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4964 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4970 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4975 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4981 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4986 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4992 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4997 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5003 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5008 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5014 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5019 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5025 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5030 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5036 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5041 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5047 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5052 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5058 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5063 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5069 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5074 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5080 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5085 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5091 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5096 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5102 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5107 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xilinx_vip.axi_vip_if(C_AXI_WDATA_WIDTH=128...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_thre...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_axi4...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_core...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_repo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_top(...
Compiling module axi_vip_v1_1_1.axi_vip_v1_1_1_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.fetch_unit_axi_vip_0_0
Compiling module xil_defaultlib.fetch_unit_axi_vip_0_1
Compiling module xil_defaultlib.reader_v1_0_M00_AXI(C_M_TARGET_S...
Compiling module xil_defaultlib.ExtCol
Compiling module xil_defaultlib.writer_v1_0_M00_AXI(C_M_AXI_BURS...
Compiling module xil_defaultlib.fetch_unit_v2_0(C_M00_AXI_BURST_...
Compiling module xil_defaultlib.fetch_unit_fetch_unit_0_0
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.fetch_unit_wrapper
Compiling module xil_defaultlib.TB_fetch_unit
Compiling module xil_defaultlib.glbl
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package smartconnect_v1_0.sc_util_v1_0_2_pkg
Built simulation snapshot TB_fetch_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_fetch_unit_behav -key {Behavioral:sim_1:Functional:TB_fetch_unit} -tclbatch {TB_fetch_unit.tcl} -view {/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/TB_read_write_master_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/TB_read_write_master_behav.wcfg
source TB_fetch_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: TB_fetch_unit.DUT.fetch_unit_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: TB_fetch_unit.DUT.fetch_unit_i.axi_vip_1.inst
Life is beautiful Kako
INFO: [DRAM Slave VIP_rd_driver] (.axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block14104_1172.) 55001 : run()
INFO: [DRAM Slave VIP_wr_driver] (.axi_vip_pkg.axi_slv_wr_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block12612_1121.) 55001 : run()
INFO: [DRAM Slave VIP_monitor] (.axi_vip_pkg.axi_monitor(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block8620_1105.) 55001 : run()
INFO: [SPM Slave VIP_rd_driver] (.axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block14104_1172.) 55001 : run()
INFO: [SPM Slave VIP_wr_driver] (.axi_vip_pkg.axi_slv_wr_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block12612_1121.) 55001 : run()
INFO: [SPM Slave VIP_monitor] (.axi_vip_pkg.axi_monitor(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block8620_1105.) 55001 : run()
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive) 145000 : ARVALID >>>
XIL_AXI_READ (1) A:0x00000000beefcafe ID:0x00000000 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 145000 : GNI : XIL_AXI_READ (1) A:0x00000000beefcafe ID:0x00000000 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 195001 : RVALID (4294967295) id=0x00000000, len   0
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive) 655000 : ARVALID >>>
XIL_AXI_READ (3) A:0x00000000deadbeef ID:0x00000000 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 655000 : GNI : XIL_AXI_READ (3) A:0x00000000deadbeef ID:0x00000000 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 705001 : RVALID (4294967295) id=0x00000000, len   0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_fetch_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 7132.828 ; gain = 54.836 ; free physical = 761 ; free virtual = 87854
current_project fetch_unit_v2_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M00_AXI_AWUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M00_AXI_ARUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M00_AXI_WUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M00_AXI_RUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M00_AXI_BUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M01_AXI_AWUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M01_AXI_ARUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M01_AXI_WUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M01_AXI_RUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M01_AXI_BUSER_WIDTH' has its value changed from '1' to '0'.
set_property core_revision 59 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/ip_repo'
save_wave_config {/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/TB_read_write_master_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/ro0zkhosh/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_fetch_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L zynq_ultra_ps_e_vip_v1_0_1 -L xil_defaultlib -L xilinx_vip -prj TB_fetch_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/sim/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/hdl/fetch_unit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sim_1/new/TB_fetch_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_fetch_unit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/ro0zkhosh/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto b700f324250746cfb9eb35d61782e182 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_fetch_unit_behav xil_defaultlib.TB_fetch_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port i_r_start [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/hdl/fetch_unit_v2_0.v:325]
WARNING: [VRFC 10-278] actual bit length 256 differs from formal bit length 128 for port W_DATA [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/0b9c/hdl/fetch_unit_v2_0.v:410]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4703 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4706 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4712 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4715 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4721 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4724 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4730 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4733 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4739 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4742 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4748 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4751 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4757 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4760 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4766 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4769 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4775 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4778 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4784 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4789 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4795 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4798 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4804 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4807 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4815 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4820 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4826 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4831 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4837 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4842 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4848 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4853 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4859 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4864 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4871 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4876 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4882 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4887 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4893 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4898 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4904 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4909 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4915 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4920 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4926 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4931 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4937 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4942 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4948 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4953 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4959 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4964 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4970 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4975 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4981 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4986 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4992 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4997 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5003 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5008 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5014 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5019 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5025 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5030 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5036 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5041 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5047 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5052 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5058 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5063 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5069 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5074 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5080 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5085 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5091 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5096 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5102 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5107 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xilinx_vip.axi_vip_if(C_AXI_WDATA_WIDTH=128...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_thre...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_axi4...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_core...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_repo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_top(...
Compiling module axi_vip_v1_1_1.axi_vip_v1_1_1_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.fetch_unit_axi_vip_0_0
Compiling module xil_defaultlib.fetch_unit_axi_vip_0_1
Compiling module xil_defaultlib.reader_v1_0_M00_AXI(C_M_TARGET_S...
Compiling module xil_defaultlib.ExtCol
Compiling module xil_defaultlib.writer_v1_0_M00_AXI(C_M_AXI_BURS...
Compiling module xil_defaultlib.fetch_unit_v2_0(C_M00_AXI_BURST_...
Compiling module xil_defaultlib.fetch_unit_fetch_unit_0_0
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.fetch_unit_wrapper
Compiling module xil_defaultlib.TB_fetch_unit
Compiling module xil_defaultlib.glbl
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package smartconnect_v1_0.sc_util_v1_0_2_pkg
Built simulation snapshot TB_fetch_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_fetch_unit_behav -key {Behavioral:sim_1:Functional:TB_fetch_unit} -tclbatch {TB_fetch_unit.tcl} -view {/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/TB_read_write_master_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/TB_read_write_master_behav.wcfg
source TB_fetch_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: TB_fetch_unit.DUT.fetch_unit_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: TB_fetch_unit.DUT.fetch_unit_i.axi_vip_1.inst
Life is beautiful Kako
INFO: [DRAM Slave VIP_rd_driver] (.axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block14104_1172.) 55001 : run()
INFO: [DRAM Slave VIP_wr_driver] (.axi_vip_pkg.axi_slv_wr_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block12612_1121.) 55001 : run()
INFO: [DRAM Slave VIP_monitor] (.axi_vip_pkg.axi_monitor(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block8620_1105.) 55001 : run()
INFO: [SPM Slave VIP_rd_driver] (.axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block14104_1172.) 55001 : run()
INFO: [SPM Slave VIP_wr_driver] (.axi_vip_pkg.axi_slv_wr_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block12612_1121.) 55001 : run()
INFO: [SPM Slave VIP_monitor] (.axi_vip_pkg.axi_monitor(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block8620_1105.) 55001 : run()
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive) 145000 : ARVALID >>>
XIL_AXI_READ (1) A:0x00000000beefcafe ID:0x00000000 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 145000 : GNI : XIL_AXI_READ (1) A:0x00000000beefcafe ID:0x00000000 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 195001 : RVALID (4294967295) id=0x00000000, len   0
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive) 655000 : ARVALID >>>
XIL_AXI_READ (3) A:0x00000000deadbeef ID:0x00000000 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 655000 : GNI : XIL_AXI_READ (3) A:0x00000000deadbeef ID:0x00000000 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 705001 : RVALID (4294967295) id=0x00000000, len   0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_fetch_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 7182.859 ; gain = 0.000 ; free physical = 862 ; free virtual = 87802
open_bd_design {/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_fetch_unit_0_0 fetch_unit_fetch_unit_0_0}] -log ip_upgrade.log
Upgrading '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_fetch_unit_0_0 (fetch_unit_v2.0 2.0) from revision 58 to revision 59
WARNING: [BD 41-597] NET <fetch_unit_2_r_data> has no source
WARNING: [BD 41-597] NET <fetch_unit_2_w_spm_filtered_data> has no source
WARNING: [BD 41-597] NET <fetch_unit_0_o_en_debug> has no source
Wrote  : </home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/design_1/design_1.bd> 
Upgrading '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd'
INFO: [IP_Flow 19-3422] Upgraded fetch_unit_fetch_unit_0_0 (fetch_unit_v2.0 2.0) from revision 58 to revision 59
Wrote  : </home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {design_1_fetch_unit_0_0 fetch_unit_fetch_unit_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd]
Wrote  : </home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd> 
VHDL Output written to : /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/synth/fetch_unit.v
VHDL Output written to : /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/sim/fetch_unit.v
VHDL Output written to : /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/hdl/fetch_unit_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block fetch_unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_1 .
Exporting to file /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/hw_handoff/fetch_unit.hwh
Generated Block Design Tcl file /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/hw_handoff/fetch_unit_bd.tcl
Generated Hardware Definition File /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/synth/fetch_unit.hwdef
export_ip_user_files -of_objects [get_files /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/fetch_unit.bd] -directory /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/sim_scripts -ip_user_files_dir /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files -ipstatic_source_dir /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.cache/compile_simlib/modelsim} {questa=/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.cache/compile_simlib/questa} {ies=/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.cache/compile_simlib/ies} {vcs=/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.cache/compile_simlib/vcs} {riviera=/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/ro0zkhosh/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_fetch_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L zynq_ultra_ps_e_vip_v1_0_1 -L xil_defaultlib -L xilinx_vip -prj TB_fetch_unit_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/1a68/src/ExtCol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExtCol
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/1a68/src/reader_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reader_v1_0_M00_AXI
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/1a68/src/reader_v1_0_M00_AXI.v:753]
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/1a68/src/reader_v1_0_M00_AXI.v:754]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/1a68/src/writer_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writer_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/1a68/hdl/fetch_unit_v2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit_v2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ip/fetch_unit_fetch_unit_0_0/sim/fetch_unit_fetch_unit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit_fetch_unit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/sim/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sources_1/bd/fetch_unit/hdl/fetch_unit_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/ro0zkhosh/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto b700f324250746cfb9eb35d61782e182 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_fetch_unit_behav xil_defaultlib.TB_fetch_unit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port i_r_start [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/1a68/hdl/fetch_unit_v2_0.v:327]
WARNING: [VRFC 10-278] actual bit length 256 differs from formal bit length 128 for port W_DATA [/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.ip_user_files/bd/fetch_unit/ipshared/1a68/hdl/fetch_unit_v2_0.v:412]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4703 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4706 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4712 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4715 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4721 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4724 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4730 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4733 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4739 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4742 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4748 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4751 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4757 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4760 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4766 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4769 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4775 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4778 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4784 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4789 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4795 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4798 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4804 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4807 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4815 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4820 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4826 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4831 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4837 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4842 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4848 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4853 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4859 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4864 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4871 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4876 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4882 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4887 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4893 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4898 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4904 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4909 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4915 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4920 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4926 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4931 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4937 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4942 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4948 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4953 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4959 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4964 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4970 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4975 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4981 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4986 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4992 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4997 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5003 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5008 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5014 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5019 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5025 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5030 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5036 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5041 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5047 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5052 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5058 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5063 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5069 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5074 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5080 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5085 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5091 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5096 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5102 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5107 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xilinx_vip.axi_vip_if(C_AXI_WDATA_WIDTH=128...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_thre...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_axi4...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_core...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_repo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_top(...
Compiling module axi_vip_v1_1_1.axi_vip_v1_1_1_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.fetch_unit_axi_vip_0_0
Compiling module xil_defaultlib.fetch_unit_axi_vip_0_1
Compiling module xil_defaultlib.reader_v1_0_M00_AXI(C_M_TARGET_S...
Compiling module xil_defaultlib.ExtCol
Compiling module xil_defaultlib.writer_v1_0_M00_AXI(C_M_AXI_BURS...
Compiling module xil_defaultlib.fetch_unit_v2_0(C_M00_AXI_BURST_...
Compiling module xil_defaultlib.fetch_unit_fetch_unit_0_0
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.fetch_unit_wrapper
Compiling module xil_defaultlib.TB_fetch_unit
Compiling module xil_defaultlib.glbl
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package smartconnect_v1_0.sc_util_v1_0_2_pkg
Built simulation snapshot TB_fetch_unit_behav
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 7182.859 ; gain = 0.000 ; free physical = 838 ; free virtual = 87776
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_fetch_unit_behav -key {Behavioral:sim_1:Functional:TB_fetch_unit} -tclbatch {TB_fetch_unit.tcl} -view {/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/TB_read_write_master_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config /home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/TB_read_write_master_behav.wcfg
source TB_fetch_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: TB_fetch_unit.DUT.fetch_unit_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: TB_fetch_unit.DUT.fetch_unit_i.axi_vip_1.inst
Life is beautiful Kako
INFO: [DRAM Slave VIP_rd_driver] (.axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block14104_1172.) 55001 : run()
INFO: [DRAM Slave VIP_wr_driver] (.axi_vip_pkg.axi_slv_wr_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block12612_1121.) 55001 : run()
INFO: [DRAM Slave VIP_monitor] (.axi_vip_pkg.axi_monitor(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block8620_1105.) 55001 : run()
INFO: [SPM Slave VIP_rd_driver] (.axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block14104_1172.) 55001 : run()
INFO: [SPM Slave VIP_wr_driver] (.axi_vip_pkg.axi_slv_wr_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block12612_1121.) 55001 : run()
INFO: [SPM Slave VIP_monitor] (.axi_vip_pkg.axi_monitor(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block8620_1105.) 55001 : run()
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive) 145000 : ARVALID >>>
XIL_AXI_READ (1) A:0x00000000beefcafe ID:0x00000000 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 145000 : GNI : XIL_AXI_READ (1) A:0x00000000beefcafe ID:0x00000000 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 195001 : RVALID (4294967295) id=0x00000000, len   0
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive) 655000 : ARVALID >>>
XIL_AXI_READ (3) A:0x00000000deadbeef ID:0x00000000 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 655000 : GNI : XIL_AXI_READ (3) A:0x00000000deadbeef ID:0x00000000 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 705001 : RVALID (4294967295) id=0x00000000, len   0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_fetch_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 7182.859 ; gain = 0.000 ; free physical = 826 ; free virtual = 87763
add_wave {{/TB_fetch_unit/DUT/fetch_unit_i/fetch_unit_0/inst/reader_to_extcol_data}} {{/TB_fetch_unit/DUT/fetch_unit_i/fetch_unit_0/inst/reader_to_extcol_valid}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
XilinxAXIVIP: Found at Path: TB_fetch_unit.DUT.fetch_unit_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: TB_fetch_unit.DUT.fetch_unit_i.axi_vip_1.inst
Life is beautiful Kako
INFO: [DRAM Slave VIP_rd_driver] (.axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block14104_1172.) 55001 : run()
INFO: [DRAM Slave VIP_wr_driver] (.axi_vip_pkg.axi_slv_wr_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block12612_1121.) 55001 : run()
INFO: [DRAM Slave VIP_monitor] (.axi_vip_pkg.axi_monitor(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block8620_1105.) 55001 : run()
INFO: [SPM Slave VIP_rd_driver] (.axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block14104_1172.) 55001 : run()
INFO: [SPM Slave VIP_wr_driver] (.axi_vip_pkg.axi_slv_wr_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block12612_1121.) 55001 : run()
INFO: [SPM Slave VIP_monitor] (.axi_vip_pkg.axi_monitor(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::run_phase.Block8620_1105.) 55001 : run()
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive) 145000 : ARVALID >>>
XIL_AXI_READ (1) A:0x00000000beefcafe ID:0x00000000 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 145000 : GNI : XIL_AXI_READ (1) A:0x00000000beefcafe ID:0x00000000 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 195001 : RVALID (4294967295) id=0x00000000, len   0
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_rd_reactive) 655000 : ARVALID >>>
XIL_AXI_READ (3) A:0x00000000deadbeef ID:0x00000000 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000<<<
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::get_and_drive.GET_AND_DRIVE) 655000 : GNI : XIL_AXI_READ (3) A:0x00000000deadbeef ID:0x00000000 len:0x00 XIL_AXI_SIZE_16BYTE XIL_AXI_BURST_TYPE_INCR C:0b0010 L:XIL_AXI_ALOCK_NOLOCK P:0b000
INFO: [DRAM Slave VIP_rd_driver] (axi_vip_pkg.axi_slv_rd_driver(C_AXI_WDATA_WIDTH=128,C_AXI_RDATA_WIDTH=128,C_AXI_WID_WIDTH=1,C_AXI_RID_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_REGION=0)::drive_r_channel) 705001 : RVALID (4294967295) id=0x00000000, len   0
$finish called at time : 70620 ns : File "/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/RatMem.srcs/sim_1/new/TB_fetch_unit.sv" Line 175
save_wave_config {/home/ro0zkhosh/RelationalMem/RelationalMem/ZYNQ_ULTRASCARE+_bkp_sep_20/RatMem/TB_read_write_master_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  5 18:46:41 2020...
