# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab_07_shift_register.srcs/sources_1/new/shifter6.v" \
"../../../../Lab_07_shift_register.srcs/sim_3/new/test6.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
