// Seed: 1339541267
module module_0 (
    output wor id_0,
    input wand id_1,
    input supply1 id_2,
    output tri id_3,
    output tri0 id_4,
    output tri id_5
    , id_7
);
  wire id_8;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output tri1 id_2,
    output wand id_3,
    input uwire id_4,
    input wor id_5,
    output tri0 id_6,
    output tri1 id_7,
    input tri0 id_8,
    input supply1 module_1,
    input uwire id_10,
    input tri1 id_11,
    output supply1 id_12,
    input tri1 id_13,
    input supply0 id_14,
    output supply1 id_15,
    input supply0 id_16,
    input supply0 id_17,
    output wand id_18,
    output tri0 id_19,
    output tri0 id_20
);
  initial
    #0
      if (id_5 * id_9) begin : LABEL_0
        id_20 = id_5;
      end
  module_0 modCall_1 (
      id_2,
      id_1,
      id_5,
      id_3,
      id_3,
      id_2
  );
endmodule
