INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_dll_test/ddr3_dll_test.srcs/sources_1/new/clkgen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_dll_test/ddr3_dll_test.srcs/sim_1/new/ddr3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_dll_test/ddr3_dll_test.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oserdes_wrap
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/nguye/Documents/GitHub/DDR3MemoryControllerArtyA7/ddr3_dll_test/ddr3_dll_test.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
