[2025-09-17 18:10:45] START suite=cs trace=classification_phase4_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 4630569 heartbeat IPC: 2.16 cumulative IPC: 2.16 (Simulation time: 00 hr 00 min 50 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 6831936 heartbeat IPC: 4.543 cumulative IPC: 2.927 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6831936 cumulative IPC: 2.927 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6831936 cumulative IPC: 2.927 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13652010 heartbeat IPC: 1.466 cumulative IPC: 1.466 (Simulation time: 00 hr 02 min 06 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 25687888 heartbeat IPC: 0.8308 cumulative IPC: 1.061 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 38831622 heartbeat IPC: 0.7608 cumulative IPC: 0.9375 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 52801331 heartbeat IPC: 0.7158 cumulative IPC: 0.8701 (Simulation time: 00 hr 06 min 03 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 68324882 heartbeat IPC: 0.6442 cumulative IPC: 0.8131 (Simulation time: 00 hr 07 min 38 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 84216197 heartbeat IPC: 0.6293 cumulative IPC: 0.7754 (Simulation time: 00 hr 08 min 56 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 100839817 heartbeat IPC: 0.6016 cumulative IPC: 0.7446 (Simulation time: 00 hr 10 min 22 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000019 cycles: 117161322 heartbeat IPC: 0.6127 cumulative IPC: 0.7251 (Simulation time: 00 hr 11 min 48 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 133976311 heartbeat IPC: 0.5947 cumulative IPC: 0.7079 (Simulation time: 00 hr 13 min 11 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 143273146 cumulative IPC: 0.698 (Simulation time: 00 hr 14 min 42 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 143273146 cumulative IPC: 0.698 (Simulation time: 00 hr 14 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.698 instructions: 100000002 cycles: 143273146
CPU 0 Branch Prediction Accuracy: 99.9% MPKI: 0.00319 Average ROB Occupancy at Mispredict: 6.469e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0013
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.00013
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 911208
LQ_STALL: 8829
SQ_STALL: 197603


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 234.7983
REPLAY_LOAD: 97.26695
NON_REPLAY_LOAD: 8.609736

== Total ==
ADDR_TRANS: 330596
REPLAY_LOAD: 229550
NON_REPLAY_LOAD: 351062

== Counts ==
ADDR_TRANS: 1408
REPLAY_LOAD: 2360
NON_REPLAY_LOAD: 40775

cpu0->cpu0_STLB TOTAL        ACCESS:     616959 HIT:     431625 MISS:     185334 MSHR_MERGE:          1
cpu0->cpu0_STLB LOAD         ACCESS:     616959 HIT:     431625 MISS:     185334 MSHR_MERGE:          1
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 174.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1666985 HIT:     636244 MISS:    1030741 MSHR_MERGE:      28044
cpu0->cpu0_L2C LOAD         ACCESS:     739220 HIT:     224954 MISS:     514266 MSHR_MERGE:       1821
cpu0->cpu0_L2C RFO          ACCESS:      78728 HIT:      58280 MISS:      20448 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     323534 HIT:     150162 MISS:     173372 MSHR_MERGE:      26223
cpu0->cpu0_L2C WRITE        ACCESS:     120685 HIT:     120264 MISS:        421 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     404818 HIT:      82584 MISS:     322234 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     225494 ISSUED:     225494 USEFUL:      82369 USELESS:      13827
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 89.34 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5840890 HIT:    5829115 MISS:      11775 MSHR_MERGE:       4418
cpu0->cpu0_L1I LOAD         ACCESS:    5840890 HIT:    5829115 MISS:      11775 MSHR_MERGE:       4418
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 79.64 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   12595323 HIT:   10909443 MISS:    1685880 MSHR_MERGE:     372355
cpu0->cpu0_L1D LOAD         ACCESS:    9752556 HIT:    8814662 MISS:     937894 MSHR_MERGE:     206031
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     482308 HIT:     358579 MISS:     123729 MSHR_MERGE:      25686
cpu0->cpu0_L1D WRITE        ACCESS:    1927244 HIT:    1708191 MISS:     219053 MSHR_MERGE:     140252
cpu0->cpu0_L1D TRANSLATION  ACCESS:     433215 HIT:      28011 MISS:     405204 MSHR_MERGE:        386
cpu0->cpu0_L1D PREFETCH REQUESTED:     506759 ISSUED:     482300 USEFUL:      59928 USELESS:      36666
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 70.69 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4716352 HIT:    4713931 MISS:       2421 MSHR_MERGE:       1379
cpu0->cpu0_ITLB LOAD         ACCESS:    4716352 HIT:    4713931 MISS:       2421 MSHR_MERGE:       1379
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 116.2 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   11582720 HIT:   10803273 MISS:     779447 MSHR_MERGE:     163530
cpu0->cpu0_DTLB LOAD         ACCESS:   11582720 HIT:   10803273 MISS:     779447 MSHR_MERGE:     163530
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 56.39 cycles
cpu0->LLC TOTAL        ACCESS:    1042855 HIT:     239046 MISS:     803809 MSHR_MERGE:          5
cpu0->LLC LOAD         ACCESS:     512445 HIT:      85898 MISS:     426547 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      20448 HIT:        453 MISS:      19995 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     147149 HIT:      32289 MISS:     114860 MSHR_MERGE:          5
cpu0->LLC WRITE        ACCESS:      40579 HIT:      40438 MISS:        141 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     322234 HIT:      79968 MISS:     242266 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.87 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      41532
  ROW_BUFFER_MISS:     762131
  AVG DBUS CONGESTED CYCLE: 6.101
Channel 0 WQ ROW_BUFFER_HIT:       9710
  ROW_BUFFER_MISS:      25230
  FULL:          0
Channel 0 REFRESHES ISSUED:      11939

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       330058        54148        37033        83638
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1506         7122         6162        45786
  STLB miss resolved @ L2C                0         4603        21646        10555       102559
  STLB miss resolved @ LLC                0         3271        15419        10744        86794
  STLB miss resolved @ MEM                0         1869        15008        52441       233147

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                603           44          495           42          323
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            0            0            0          107
  STLB miss resolved @ L2C                1            0            0            0           11
  STLB miss resolved @ LLC                0            0            0            1           14
  STLB miss resolved @ MEM               12            3            5            7          721
[2025-09-17 18:25:28] END   suite=cs trace=classification_phase4_core3 (rc=0)
