<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GOLDi - Axis Portal: REGISTER_TABLE Entity Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="download.png"/></td>
  <td id="projectalign">
   <div id="projectname">GOLDi - Axis Portal<span id="projectnumber">&#160;V2</span>
   </div>
   <div id="projectbrief">GOLDi FPGA Source Code</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('class_r_e_g_i_s_t_e_r___t_a_b_l_e.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle"><div class="title">REGISTER_TABLE Entity Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Custom dual port data register set.  
 <a href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#details">More...</a></p>
<div class="dynheader">
Inheritance diagram for REGISTER_TABLE:</div>
<div class="dyncontent">
 <div class="center">
  <img src="class_r_e_g_i_s_t_e_r___t_a_b_l_e.png" usemap="#REGISTER_5FTABLE_map" alt=""/>
  <map id="REGISTER_5FTABLE_map" name="REGISTER_5FTABLE_map">
<area href="class_r_e_g_i_s_t_e_r___u_n_i_t.html" title="Custom dual port single data word register." alt="REGISTER_UNIT" shape="rect" coords="377,0,518,24"/>
<area href="class_e_n_c_o_d_e_r___s_m_o_d_u_l_e.html" title="Incremental encoder dsp module." alt="ENCODER_SMODULE" shape="rect" coords="0,112,141,136"/>
<area href="class_e_r_r_o_r___d_e_t_e_c_t_o_r.html" title="List of user and system errors." alt="ERROR_DETECTOR" shape="rect" coords="151,112,292,136"/>
<area href="class_g_p_i_o___s_m_o_d_u_l_e.html" title="Standard IO driver array." alt="GPIO_SMODULE" shape="rect" coords="302,112,443,136"/>
<area href="class_h_b_r_i_d_g_e___s_m_o_d_u_l_e.html" title="H-Bridge driver module to contorl a DC Motor." alt="HBRIDGE_SMODULE" shape="rect" coords="453,112,594,136"/>
<area href="class_t_m_c2660___d_r_i_v_e_r.html" title="TMC2660 Stepper motor controller interface (V3.00.00)" alt="TMC2660_DRIVER" shape="rect" coords="604,112,745,136"/>
<area href="class_t_m_c2660___s_m_o_d_u_l_e.html" title="TMC2660 Stepper motor controller interface." alt="TMC2660_SMODULE" shape="rect" coords="755,112,896,136"/>
<area href="class_t_o_p___l_e_v_e_l.html" title="Top Level of FPGA system for GOLDI Axis Portal V2." alt="TOP_LEVEL" shape="rect" coords="0,168,141,192"/>
<area href="class_t_o_p___l_e_v_e_l.html" title="Top Level of FPGA system for GOLDI Axis Portal V2." alt="TOP_LEVEL" shape="rect" coords="151,168,292,192"/>
<area href="class_t_o_p___l_e_v_e_l.html" title="Top Level of FPGA system for GOLDI Axis Portal V2." alt="TOP_LEVEL" shape="rect" coords="302,168,443,192"/>
<area href="class_t_o_p___l_e_v_e_l.html" title="Top Level of FPGA system for GOLDI Axis Portal V2." alt="TOP_LEVEL" shape="rect" coords="453,168,594,192"/>
<area href="class_t_o_p___l_e_v_e_l.html" title="Top Level of FPGA system for GOLDI Axis Portal V2." alt="TOP_LEVEL" shape="rect" coords="755,168,896,192"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e_1_1_b_h.html">BH</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Secondary architecture used to reduce multiplexing fan-in.  <a href="class_r_e_g_i_s_t_e_r___t_a_b_l_e_1_1_b_h.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e_1_1_r_t_l.html">RTL</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General architecture.  <a href="class_r_e_g_i_s_t_e_r___t_a_b_l_e_1_1_r_t_l.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Libraries" name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="memItemLeft" align="right" valign="top"><a id="ae4f03c286607f3181e16b9aa12d0c6d4" name="ae4f03c286607f3181e16b9aa12d0c6d4"></a>
<a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard library. <br /></td></tr>
<tr class="memitem:a9f49de6f5eed5b4488cba6c9cdd1c215"><td class="memItemLeft" align="right" valign="top"><a id="a9f49de6f5eed5b4488cba6c9cdd1c215" name="a9f49de6f5eed5b4488cba6c9cdd1c215"></a>
<a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#a9f49de6f5eed5b4488cba6c9cdd1c215">work</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a9f49de6f5eed5b4488cba6c9cdd1c215"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom packages. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Use_20Clauses" name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a id="acd03516902501cd1c7296a98e22c6fcb" name="acd03516902501cd1c7296a98e22c6fcb"></a>
<a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a id="a2edc34402b573437d5f25fa90ba4013e" name="a2edc34402b573437d5f25fa90ba4013e"></a>
<a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a29e6089eadd56c810ed367a26aa0bc0f"><td class="memItemLeft" align="right" valign="top"><a id="a29e6089eadd56c810ed367a26aa0bc0f" name="a29e6089eadd56c810ed367a26aa0bc0f"></a>
<a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#a29e6089eadd56c810ed367a26aa0bc0f">GOLDI_COMM_STANDARD</a>&#160;</td><td class="memItemRight" valign="bottom">   <b>Package</b><em><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html"> &lt;GOLDI_COMM_STANDARD&gt;</a></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Generics" name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:abdd428974acbf08b924bc0481b45450b"><td class="memItemLeft" align="right" valign="top"><a id="abdd428974acbf08b924bc0481b45450b" name="abdd428974acbf08b924bc0481b45450b"></a>
<a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#abdd428974acbf08b924bc0481b45450b">g_address</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:abdd428974acbf08b924bc0481b45450b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register table lowest address. <br /></td></tr>
<tr class="memitem:a8313eda8dfdbc1883fd54680f1fb76b6"><td class="memItemLeft" align="right" valign="top"><a id="a8313eda8dfdbc1883fd54680f1fb76b6" name="a8313eda8dfdbc1883fd54680f1fb76b6"></a>
<a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#a8313eda8dfdbc1883fd54680f1fb76b6">g_reg_number</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a8313eda8dfdbc1883fd54680f1fb76b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Length of register table. <br /></td></tr>
<tr class="memitem:addc1c2fe3d1a292375dfe31594566145"><td class="memItemLeft" align="right" valign="top"><a id="addc1c2fe3d1a292375dfe31594566145" name="addc1c2fe3d1a292375dfe31594566145"></a>
<a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#addc1c2fe3d1a292375dfe31594566145">g_def_values</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ad82f1d2fc53c7cd8b9206c2014b429f1">data_word_vector</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">reg_table_d_default</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:addc1c2fe3d1a292375dfe31594566145"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset default values for registers. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a id="Ports" name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a50da91b765765ac486df1b41692e962f"><td class="memItemLeft" align="right" valign="top"><a id="a50da91b765765ac486df1b41692e962f" name="a50da91b765765ac486df1b41692e962f"></a>
<a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#a50da91b765765ac486df1b41692e962f">clk</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a50da91b765765ac486df1b41692e962f"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock. <br /></td></tr>
<tr class="memitem:ae106f17a2b73445119c8eb039d3e102e"><td class="memItemLeft" align="right" valign="top"><a id="ae106f17a2b73445119c8eb039d3e102e" name="ae106f17a2b73445119c8eb039d3e102e"></a>
<a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae106f17a2b73445119c8eb039d3e102e"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Asynchronous reset. <br /></td></tr>
<tr class="memitem:a4963e5c98dbc97d69eaae7e81ab50421"><td class="memItemLeft" align="right" valign="top"><a id="a4963e5c98dbc97d69eaae7e81ab50421" name="a4963e5c98dbc97d69eaae7e81ab50421"></a>
<a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#a4963e5c98dbc97d69eaae7e81ab50421">sys_bus_i</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="vhdlchar">sbus_in</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4963e5c98dbc97d69eaae7e81ab50421"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS port input signals [stb,we,adr,dat,tag]. <br /></td></tr>
<tr class="memitem:aa8e747c848c25f68efaf90724f012c86"><td class="memItemLeft" align="right" valign="top"><a id="aa8e747c848c25f68efaf90724f012c86" name="aa8e747c848c25f68efaf90724f012c86"></a>
<a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#aa8e747c848c25f68efaf90724f012c86">sys_bus_o</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="vhdlchar">sbus_out</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa8e747c848c25f68efaf90724f012c86"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS port output signals [dat,tag,mux]. <br /></td></tr>
<tr class="memitem:a198e04c76e8daf38722443a81308ff5c"><td class="memItemLeft" align="right" valign="top"><a id="a198e04c76e8daf38722443a81308ff5c" name="a198e04c76e8daf38722443a81308ff5c"></a>
<a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#a198e04c76e8daf38722443a81308ff5c">p_data_in</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ad82f1d2fc53c7cd8b9206c2014b429f1">data_word_vector</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#a8313eda8dfdbc1883fd54680f1fb76b6">g_reg_number</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a198e04c76e8daf38722443a81308ff5c"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Data port write data vector - BUS port read data vector. <br /></td></tr>
<tr class="memitem:a5fe32d3f6bb7556aaeeab1413bd6c5af"><td class="memItemLeft" align="right" valign="top"><a id="a5fe32d3f6bb7556aaeeab1413bd6c5af" name="a5fe32d3f6bb7556aaeeab1413bd6c5af"></a>
<a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#a5fe32d3f6bb7556aaeeab1413bd6c5af">p_data_out</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><b><a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html#ad82f1d2fc53c7cd8b9206c2014b429f1">data_word_vector</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#a8313eda8dfdbc1883fd54680f1fb76b6">g_reg_number</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5fe32d3f6bb7556aaeeab1413bd6c5af"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Data port read data vector - BUS port write data vector. <br /></td></tr>
<tr class="memitem:a55f14bff9ded4baca67ac3c1293ab83c"><td class="memItemLeft" align="right" valign="top"><a id="a55f14bff9ded4baca67ac3c1293ab83c" name="a55f14bff9ded4baca67ac3c1293ab83c"></a>
<a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#a55f14bff9ded4baca67ac3c1293ab83c">p_read_stb</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#a8313eda8dfdbc1883fd54680f1fb76b6">g_reg_number</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a55f14bff9ded4baca67ac3c1293ab83c"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Read strobe signal indicates a read operation by the BUS port. <br /></td></tr>
<tr class="memitem:aa04a778eeeecd0a425842629004256b7"><td class="memItemLeft" align="right" valign="top"><a id="aa04a778eeeecd0a425842629004256b7" name="aa04a778eeeecd0a425842629004256b7"></a>
<a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#aa04a778eeeecd0a425842629004256b7">p_write_stb</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html#a8313eda8dfdbc1883fd54680f1fb76b6">g_reg_number</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa04a778eeeecd0a425842629004256b7"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Write strobe signal indicates a write operation by the BUS port. <br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Custom dual port data register set. </p>
<p >The <a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html" title="Custom dual port data register set.">REGISTER_TABLE</a> module is a dual port memory unit capable of storing multiple data words with a width defined by the SYSTEM_DATA_WIDTH parameter in the <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html">GOLDI_COMM_STANDARD</a> package.</p>
<p >The module allows the data interchange between the individual submodules in the GOLDi FPGA Models and the custom SPI master interface <a class="el" href="class_g_o_l_d_i___s_p_i___s_m_o_d_u_l_e.html" title="SPI to custom GOLDi BUS protocol.">GOLDI_SPI_SMODULE</a>. The register counts with two independent ports: the custom BUS port and the internal data port.</p>
<p >The custom BUS interface is an addressable port that can access one data word at a time and perform exclusive write or read operations. The data word accessed is defined by the address value presented in the input BUS signals. A read operation returns the data present in the "p_data_in" input port corresponding to the data word address; and a write operation overwrites the data present on the "p_data_out" output port of the address. The custom BUS structure and its corresponding signals are defined in the <a class="el" href="class_g_o_l_d_i___c_o_m_m___s_t_a_n_d_a_r_d.html">GOLDI_COMM_STANDARD</a> package.</p>
<p >The internal data port can modify multiple "registers" at any moment and can perform simultaneous read and write operations. Additionaly the "p_read_stb" and "p_write_stb" flags indicate write and read operations performed by the BUS port on the corresponding "register", allowing data flow control.</p>
<p >The base address of the register table, the table length and the default values of the registers can be configured using generic parameters.</p>
<p >Two architectures have been designed for the <a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html" title="Custom dual port data register set.">REGISTER_TABLE</a>. The <a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e_1_1_r_t_l.html" title="General architecture.">RTL</a> architecture uses a cascading principle and instantiates multiple <a class="el" href="class_r_e_g_i_s_t_e_r___u_n_i_t.html" title="Custom dual port single data word register.">REGISTER_UNIT</a> modules to generate the table. An "or" operation is used to return the data from the addressed regiseter. The <a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e_1_1_b_h.html" title="Secondary architecture used to reduce multiplexing fan-in.">BH</a> architecture uses instead data word arrays to store the data. A decoder converts the address signal into the array index and allows the data to be accessed. This reduces the timing of the output data routing.</p>
<p ><em><b>Latency: 1cyc</b></em> </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="class_r_e_g_i_s_t_e_r___t_a_b_l_e.html">REGISTER_TABLE</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
