---
title: AdcDiagc_MDD
linkTitle: AdcDiagc_MDD
weight: 3
---

<p><strong>Module Design Document</strong></p>
<p><strong>For</strong></p>
<p><strong>AdcDiagc</strong></p>
<p><strong>Mar 13, 2017</strong></p>
<p><strong>Prepared For:</strong></p>
<p><strong>Software Engineering</strong></p>
<p><strong>Nexteer Automotive,</strong></p>
<p><strong>Saginaw, MI, USA</strong></p>
<p><strong>Prepared By:</strong></p>
<p><strong>Software Group,</strong></p>
<p><strong>Nexteer Automotive,</strong></p>
<p><strong>Saginaw, MI, USA<br />
<u>Change History</u></strong></p>
<table>
<colgroup>
<col style="width: 38%" />
<col style="width: 25%" />
<col style="width: 19%" />
<col style="width: 16%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Description</strong></td>
<td><strong>Author</strong></td>
<td><strong>Version</strong></td>
<td><strong>Date</strong></td>
</tr>
<tr class="even">
<td>Initial Version</td>
<td>Rijvi Ahmed</td>
<td>1.0</td>
<td>02-Feb-2016</td>
</tr>
<tr class="odd">
<td>Updated per design rev. 1.1.0</td>
<td>Rijvi Ahmed</td>
<td>2.0</td>
<td>23-Mar-2016</td>
</tr>
<tr class="even">
<td>Updated per design rev. 1.4.0</td>
<td>Avinash James</td>
<td>3.0</td>
<td>21-Jun-2016</td>
</tr>
<tr class="odd">
<td>Updated per design rev. 1.6.0</td>
<td>Avinash James</td>
<td>4.0</td>
<td>15-Jul-2016</td>
</tr>
<tr class="even">
<td>Updated per design rev. 1.7.0</td>
<td>Avinash James</td>
<td>5.0</td>
<td>25-Aug-2016</td>
</tr>
<tr class="odd">
<td>Updated to include error injection</td>
<td>Avinash James</td>
<td>6.0</td>
<td>13-Mar-2017</td>
</tr>
</tbody>
</table>
<p><strong><br />
</strong></p>
<p><u>Table of Contents</u></p>
<p>1 Introduction 5</p>
<p>1.1 Purpose 5</p>
<p>1.2 Scope 5</p>
<p>2 AdcDiagc &amp; High-Level Description 6</p>
<p>3 Design details of software module 7</p>
<p>3.1 Graphical representation of AdcDiagc 7</p>
<p>3.2 Data Flow Diagram 7</p>
<p>3.2.1 Component level DFD 7</p>
<p>3.2.2 Function level DFD 7</p>
<p>4 Constant Data Dictionary 8</p>
<p>4.1 Program (fixed) Constants 8</p>
<p>4.1.1 Embedded Constants 8</p>
<p>5 Software Component Implementation 9</p>
<p>5.1 Sub-Module Functions 9</p>
<p>5.1.1 Init: AdcDiagcInit1 9</p>
<p>5.1.1.1 Design Rationale 9</p>
<p>5.1.1.2 Module Outputs 9</p>
<p>5.1.2 Per: AdcDiagcPer1 9</p>
<p>5.1.2.1 Design Rationale 9</p>
<p>5.1.2.2 Store Module Inputs to Local copies 9</p>
<p>5.1.2.3 (Processing of function)……… 9</p>
<p>5.1.2.4 Store Local copy of outputs into Module Outputs 9</p>
<p>5.2 Server Runables 9</p>
<p>5.3 Interrupt Functions 9</p>
<p>5.4 Module Internal (Local) Functions 9</p>
<p>5.4.1 Local Function #1 9</p>
<p>5.4.1.1 Design Rationale 10</p>
<p>5.4.1.2 Processing 10</p>
<p>5.4.2 Local Function #2 10</p>
<p>5.4.2.1 Design Rationale 10</p>
<p>5.4.2.2 Processing 10</p>
<p>5.4.3 Local Function #3 10</p>
<p>5.4.3.1 Design Rationale 11</p>
<p>5.4.3.2 Processing 11</p>
<p>5.4.4 Local Function #4 11</p>
<p>5.4.4.1 Design Rationale 11</p>
<p>5.4.4.2 Processing 11</p>
<p>5.4.5 Local Function #5 11</p>
<p>5.4.5.1 Design Rationale 11</p>
<p>5.4.5.2 Processing 11</p>
<p>5.4.6 Local Function #6 11</p>
<p>5.4.6.1 Design Rationale 12</p>
<p>5.4.6.2 Processing 12</p>
<p>5.4.7 Local Function #7 12</p>
<p>5.4.7.1 Design Rationale 12</p>
<p>5.4.7.2 Processing 12</p>
<p>5.4.8 Local Function #8 12</p>
<p>5.4.8.1 Design Rationale 12</p>
<p>5.4.8.2 Processing 12</p>
<p>5.4.9 Local Function #9 12</p>
<p>5.4.9.1 Design Rationale 12</p>
<p>5.4.9.2 Processing 12</p>
<p>5.5 GLOBAL Function/Macro Definitions 13</p>
<p>6 Known Limitations with Design 14</p>
<p>7 UNIT TEST CONSIDERATION 15</p>
<p>Appendix A Abbreviations and Acronyms 16</p>
<p>Appendix B Glossary 17</p>
<p>Appendix C References 18</p>
<h1 id="introduction">Introduction</h1>
<h2 id="purpose">Purpose</h2>
<p>MDD for AdcDiagc</p>
<h2 id="scope">Scope</h2>
<h1 id="adcdiagc-high-level-description">AdcDiagc &amp; High-Level Description</h1>
<p><em>Refer to FDD.</em></p>
<h1 id="design-details-of-software-module">Design details of software module</h1>
<h2 id="graphical-representation-of-adcdiagc">Graphical representation of AdcDiagc</h2>
<p><img src="ElectricPowerSteering_RH850_BMW_FAAR_WE_website/static/media/image2.png" style="width:6.24375in;height:5.25in" /></p>
<h2 id="data-flow-diagram">Data Flow Diagram</h2>
<p>None.</p>
<h3 id="component-level-dfd">Component level DFD</h3>
<p>Refer FDD.</p>
<h3 id="function-level-dfd">Function level DFD</h3>
<p>Refer FDD.</p>
<h1 id="constant-data-dictionary">Constant Data Dictionary</h1>
<h2 id="program-fixed-constants">Program (fixed) Constants</h2>
<h3 id="embedded-constants">Embedded Constants</h3>
<h4 id="local-constants">Local Constants</h4>
<table>
<colgroup>
<col style="width: 47%" />
<col style="width: 20%" />
<col style="width: 14%" />
<col style="width: 16%" />
</colgroup>
<thead>
<tr class="header">
<th>Constant Name</th>
<th>Resolution</th>
<th>Units</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>MAXADCDIAGCST_CNT_U08</td>
<td>1</td>
<td>CNT</td>
<td>7U</td>
</tr>
<tr class="even">
<td>Refer to the FDD</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td>MASKFLTCNTR_CNT_U08</td>
<td>1</td>
<td>CNT</td>
<td>127U</td>
</tr>
</tbody>
</table>
<h1 id="software-component-implementation">Software Component Implementation</h1>
<h2 id="sub-module-functions">Sub-Module Functions</h2>
<p>The sub-module functions are grouped based on similar functionality that needs to be executed in a given “State” of the system (refer States and Modes). For a given module, the MDD will identify the type and number of sub-modules required. The sub-module types are described below.</p>
<h3 id="init">Init: </h3>
<h2 id="design-rationale">Design Rationale</h2>
<p><em>None</em></p>
<h2 id="module-outputs">Module Outputs</h2>
<p><em>None</em></p>
<h3 class="unnumbered" id="section"></h3>
<h3 id="per">Per: </h3>
<h2 id="design-rationale-1">Design Rationale</h2>
<p><em>Refer FDD.</em></p>
<h2 id="store-module-inputs-to-local-copies">Store Module Inputs to Local copies</h2>
<p><em>Refer FDD</em></p>
<h2 id="processing-of-function">(Processing of function)………</h2>
<p><em>Refer FDD</em></p>
<h2 id="store-local-copy-of-outputs-into-module-outputs">Store Local copy of outputs into Module Outputs</h2>
<p><em>Refer FDD.</em></p>
<h2 id="server-runables">Server Runables </h2>

<h2 id="interrupt-functions">Interrupt Functions</h2>
<p><em>None</em></p>
<h2 id="module-internal-local-functions">Module Internal (Local) Functions</h2>
<h2 id="local-function-1">Local Function #1</h2>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 42%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>St2Proc</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td rowspan="5"><strong>Arguments Passed</strong></td>
<td>AdcSelfDiag0_Volt_T_f32</td>
<td>float32</td>
<td>0.0</td>
<td>5.0</td>
</tr>
<tr class="odd">
<td>AdcSelfDiag2_Volt_T_f32</td>
<td>float32</td>
<td>0.0</td>
<td>5.0</td>
</tr>
<tr class="even">
<td>AdcSelfDiag4_Volt_T_f32</td>
<td>float32</td>
<td>0.0</td>
<td>5.0</td>
</tr>
<tr class="odd">
<td>AdcDiagcSt_Uls_T_u08</td>
<td>Uint8</td>
<td>0</td>
<td>3</td>
</tr>
<tr class="even">
<td>*RollgCntr_Cnt_T_u08</td>
<td>*uint8</td>
<td>0</td>
<td>255</td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>AdcNtcStInfo_Uls_T_u08</td>
<td>Uint8</td>
<td>0</td>
<td>255</td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-2">Design Rationale</h2>
<h2 id="processing">Processing</h2>
<p>See “State 2” block in the Simulink model of the design.</p>
<h2 id="local-function-2">Local Function #2</h2>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 42%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>St4Proc</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td rowspan="5"><strong>Arguments Passed</strong></td>
<td>AdcSelfDiag0_Volt_T_f32</td>
<td>float32</td>
<td>0.0</td>
<td>5.0</td>
</tr>
<tr class="odd">
<td>AdcSelfDiag2_Volt_T_f32</td>
<td>float32</td>
<td>0.0</td>
<td>5.0</td>
</tr>
<tr class="even">
<td>AdcSelfDiag4_Volt_T_f32</td>
<td>float32</td>
<td>0.0</td>
<td>5.0</td>
</tr>
<tr class="odd">
<td>AdcDiagcSt_Uls_T_u08</td>
<td>Uint8</td>
<td>0</td>
<td>3</td>
</tr>
<tr class="even">
<td>*RollgCntr_Cnt_T_u08</td>
<td>*uint8</td>
<td>0</td>
<td>255</td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>AdcNtcStInfo_Uls_T_u08</td>
<td>Uint8</td>
<td>0</td>
<td>255</td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-3">Design Rationale</h2>
<h2 id="processing-1">Processing</h2>
<p>See “State 4” block in the Simulink model of the design.</p>
<h2 id="local-function-3">Local Function #3</h2>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 42%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>St6Proc</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td rowspan="5"><strong>Arguments Passed</strong></td>
<td>AdcSelfDiag0_Volt_T_f32</td>
<td>float32</td>
<td>0.0</td>
<td>5.0</td>
</tr>
<tr class="odd">
<td>AdcSelfDiag2_Volt_T_f32</td>
<td>float32</td>
<td>0.0</td>
<td>5.0</td>
</tr>
<tr class="even">
<td>AdcSelfDiag4_Volt_T_f32</td>
<td>float32</td>
<td>0.0</td>
<td>5.0</td>
</tr>
<tr class="odd">
<td>AdcDiagcSt_Uls_T_u08</td>
<td>Uint8</td>
<td>0</td>
<td>3</td>
</tr>
<tr class="even">
<td>*RollgCntr_Cnt_T_u08</td>
<td>*uint8</td>
<td>0</td>
<td>255</td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>AdcNtcStInfo_Uls_T_u08</td>
<td>Uint8</td>
<td>0</td>
<td>255</td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-4">Design Rationale</h2>
<h2 id="processing-2">Processing</h2>
<p>See “State 6” block in the Simulink model of the design.</p>
<h2 id="local-function-4">Local Function #4</h2>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 42%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>St0Proc</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td rowspan="4"><strong>Arguments Passed</strong></td>
<td>AdcSelfDiag0_Volt_T_f32</td>
<td>float32</td>
<td>0.0</td>
<td>5.0</td>
</tr>
<tr class="odd">
<td>AdcSelfDiag2_Volt_T_f32</td>
<td>float32</td>
<td>0.0</td>
<td>5.0</td>
</tr>
<tr class="even">
<td>AdcSelfDiag4_Volt_T_f32</td>
<td>float32</td>
<td>0.0</td>
<td>5.0</td>
</tr>
<tr class="odd">
<td>*RollgCntr_Cnt_T_u08</td>
<td>*uint8</td>
<td>00</td>
<td>3255</td>
</tr>
<tr class="even">
<td></td>
<td></td>
<td>*uint8</td>
<td>0</td>
<td>255</td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>AdcNtcStInfo_Uls_T_u08</td>
<td>Uint8</td>
<td>0</td>
<td>255</td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-5">Design Rationale</h2>
<h2 id="processing-3">Processing</h2>
<p>See “State 0” block in the Simulink model of the design.</p>
<h2 id="local-function-5">Local Function #5</h2>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 42%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>Adc0StBasdProc</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>Adc0ParFlt_Cnt_T_u08</td>
<td>uint8</td>
<td>0</td>
<td>255</td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>None</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-6">Design Rationale</h2>
<h2 id="processing-4">Processing</h2>
<p>See “Adc0 State Based Processing” block in the Simulink model of the design.</p>
<h2 id="local-function-6">Local Function #6</h2>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 42%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>Adc1StBasdProc</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>Adc1ParFlt_Cnt_T_u08</td>
<td>uint8</td>
<td>0</td>
<td>255</td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>None</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-7">Design Rationale</h2>
<h2 id="processing-5">Processing</h2>
<p>See “Adc1 State Based Processing” block in the Simulink model of the design.</p>
<h2 id="local-function-7">Local Function #7</h2>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 42%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>AdcDiagcPtrProc</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>None</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>None</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-8">Design Rationale</h2>
<h2 id="processing-6">Processing</h2>
<p>See “Adc Daigc Pointer” block in the Simulink model of the design.</p>
<h2 id="local-function-8">Local Function #8</h2>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 42%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>ScanGroupAccrcyChk</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>AdcScanGroupInpRefVltg_Volt_T_f32</td>
<td>float32</td>
<td>0.0</td>
<td>5.0</td>
</tr>
<tr class="odd">
<td></td>
<td>AdcScanGroupRefVltg_Volt_T_f32</td>
<td>float32</td>
<td>0.0</td>
<td>5.0</td>
</tr>
<tr class="even">
<td></td>
<td>AdcScanGroupInpRefPrm_Cnt_T_u08</td>
<td>Uint8</td>
<td>0</td>
<td>255</td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td>ScanGroupAccrcyChkRefPrm_Cnt_u08</td>
<td>Uint8</td>
<td>0</td>
<td>255</td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-9">Design Rationale</h2>
<h2 id="processing-7">Processing</h2>
<p>See “Scan Group Accuracy Check” block in the Simulink model of the design.</p>
<h2 id="local-function-9">Local Function #9</h2>
<table>
<colgroup>
<col style="width: 18%" />
<col style="width: 42%" />
<col style="width: 12%" />
<col style="width: 12%" />
<col style="width: 12%" />
</colgroup>
<tbody>
<tr class="odd">
<td><strong>Function Name</strong></td>
<td>SetAdcParFlt</td>
<td>Type</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr class="even">
<td><strong>Arguments Passed</strong></td>
<td>*Adc0ParFlt_Cnt_T_u08</td>
<td>Uint8</td>
<td>0</td>
<td>255</td>
</tr>
<tr class="odd">
<td></td>
<td>*Adc1ParFlt_Cnt_T_u08</td>
<td>Uint8</td>
<td>0</td>
<td>255</td>
</tr>
<tr class="even">
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="odd">
<td><strong>Return Value</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="design-rationale-10">Design Rationale</h2>
<h2 id="processing-8">Processing</h2>
<p>See “Adc Parity Fault” block in the Simulink model of the design.</p>
<h2 id="global-functionmacro-definitions">GLOBAL Function/Macro Definitions</h2>
<p>Note: The server runnable of this component are non-rte. So they are actually global functions which should belong to this section. But as they are already described under Server Runnable section so it’s omitted here.</p>
<h1 id="known-limitations-with-design">Known Limitations with Design</h1>
<p>None.</p>
<h1 id="unit-test-consideration">UNIT TEST CONSIDERATION</h1>
<p>The overflow for the following PIMs are intentional as they are used as rolling counter.</p>
<p>Rte_Pim_Adc0FltCntSt0</p>
<p>Rte_Pim_Adc0FltCntSt2</p>
<p>Rte_Pim_Adc0FltCntSt4</p>
<p>Rte_Pim_Adc0FltCntSt6</p>
<p>Rte_Pim_Adc1FltCntSt0</p>
<p>Rte_Pim_Adc1FltCntSt2</p>
<p>Rte_Pim_Adc1FltCntSt4</p>
<p>Rte_Pim_Adc1FltCntSt6</p>
<p class="heading" id="abbreviations-and-acronyms">Abbreviations and Acronyms</p>
<table>
<colgroup>
<col style="width: 32%" />
<col style="width: 67%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Abbreviation or Acronym</strong></th>
<th><strong>Description</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td></td>
<td></td>
</tr>
<tr class="even">
<td></td>
<td></td>
</tr>
</tbody>
</table>
<p class="heading" id="glossary">Glossary</p>
<p><strong>Note</strong>: Terms and definitions from the source “Nexteer Automotive” take precedence over all other definitions of the same term. Terms and definitions from the source “Nexteer Automotive” are formulated from multiple sources, including the following:</p>
<ul>
<li><p>ISO 9000</p></li>
<li><p>ISO/IEC 12207</p></li>
<li><p>ISO/IEC 15504</p></li>
<li><p>Automotive SPICE® Process Reference Model (PRM)</p></li>
<li><p>Automotive SPICE® Process Assessment Model (PAM)</p></li>
<li><p>ISO/IEC 15288</p></li>
<li><p>ISO 26262</p></li>
<li><p>IEEE Standards</p></li>
<li><p>SWEBOK</p></li>
<li><p>PMBOK</p></li>
<li><p>Existing Nexteer Automotive documentation</p></li>
</ul>
<table>
<colgroup>
<col style="width: 25%" />
<col style="width: 53%" />
<col style="width: 21%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Term</strong></th>
<th><strong>Definition</strong></th>
<th><strong>Source</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>MDD</td>
<td>Module Design Document</td>
<td></td>
</tr>
<tr class="even">
<td>DFD</td>
<td>Data Flow Diagram</td>
<td></td>
</tr>
</tbody>
</table>
<p class="heading" id="references">References</p>
<table>
<colgroup>
<col style="width: 7%" />
<col style="width: 69%" />
<col style="width: 22%" />
</colgroup>
<thead>
<tr class="header">
<th><strong>Ref. #</strong></th>
<th><strong>Title</strong></th>
<th><strong>Version</strong></th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>1</td>
<td>AUTOSAR Specification of Memory Mapping (Link:<a href="http://www.autosar.org/download/R4.0/AUTOSAR_SWS_MemoryMapping.pdf">AUTOSAR_SWS_MemoryMapping.pdf</a>)</td>
<td>v1.3.0 R4.0 Rev 2</td>
</tr>
<tr class="even">
<td>2</td>
<td>MDD Guideline</td>
<td>EA4 01.00.01</td>
</tr>
<tr class="odd">
<td>3</td>
<td><a href="http://misagweb01.nexteer.com/eRoomReq/Files/erooms8/NextGeneration/0_fc55f/Software%20Naming%20Conventions%2003x(In%20Work).doc">Software Naming Conventions.doc</a></td>
<td>1.0</td>
</tr>
<tr class="even">
<td>4</td>
<td><a href="http://eroom1.nexteer.com/eRoomReq/Files/erooms8/NextGeneration/0_1a67a9/Software%20Design%20and%20Coding%20Standards.doc">Software Design and Coding Standards.doc</a></td>
<td>2.1</td>
</tr>
<tr class="odd">
<td>5</td>
<td>FDD - CM340A_AdcDiagc_Design</td>
<td>See Synergy sub project version</td>
</tr>
</tbody>
</table>
