7:41:57 PM
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 20:10:42 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":31:7:31:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@E: CD430 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":24:0:24:6|Expecting library unit
@E: CD255 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:25:33:25|No identifier "std_logic" in scope
@E: CD255 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":46:39:46:39|No identifier "std_logic_vector" in scope
@E: CD255 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:16:49:16|No identifier "spi_sck" in scope
4 errors parsing file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:10:43 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:10:43 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 20:12:04 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":31:7:31:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@E: CD541 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":38:3:38:9|Expecting ;
@E: CD541 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":39:3:39:9|Expecting ;
@E: CD541 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":40:3:40:9|Expecting ;
@E: CD541 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":41:3:41:9|Expecting ;
4 errors parsing file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:12:04 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:12:04 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 20:12:37 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":31:7:31:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@E: CD126 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":42:2:42:2|Expecting identifier
1 error parsing file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:12:37 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:12:37 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 20:12:59 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":31:7:31:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":31:7:31:17|Synthesizing work.spi_shifter.rtl.
@E: CD395 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":46:58:46:75|Constant width 60 does not match context width 120
Synthesis failed
1 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:12:59 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:12:59 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 20:14:10 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":31:7:31:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@E: CD480 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":46:58:46:58|Expecting hex digit
@E: CD488 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":72:74:72:74|EOF in string literal
2 errors parsing file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:14:10 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:14:10 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 20:15:50 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":31:7:31:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":31:7:31:17|Synthesizing work.spi_shifter.rtl.
Post processing for work.spi_shifter.rtl
@W: CL116 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":51:2:51:3|Input data for signal shift_reg(119 downto 0) contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@A: CL282 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":51:2:51:3|Feedback mux created for signal SPI_SDO. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL116 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":51:2:51:3|Input data for signal SPI_SDO contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":51:2:51:3|Pruning register bits 118 to 0 of shift_reg(119 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":41:3:41:9|Input port bits 22 to 0 of b_count(23 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":35:3:35:9|Input SPI_SDI is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":37:3:37:9|Input X_count is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":38:3:38:9|Input Y_count is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":39:3:39:9|Input Z_count is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":40:3:40:9|Input A_count is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:15:50 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":31:7:31:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":31:7:31:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:15:50 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:15:50 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":31:7:31:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":31:7:31:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:15:52 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 20:15:52 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                   Requested      Requested     Clock        Clock                     Clock
Clock                   Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     2    
=================================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":51:2:51:3|Found inferred clock spi_shifter|SPI_SCK which controls 2 sequential elements including SPI_SDO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:15:53 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 20:15:53 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":51:2:51:3|User-specified initial value defined for instance shift_reg[119] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   2 /         2



@A: BN291 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":51:2:51:3|Boundary register shift_reg[119] (in view: work.spi_shifter(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":33:3:33:9|SB_GB_IO inserted on the port SPI_SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance  
--------------------------------------------------------------------------------------------
@K:CKID0001       SPI_SCK_ibuf_gb_io     SB_GB_IO               2          shift_reg_ne[119]
============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_shifter|SPI_SCK with period 2.99ns. Please declare a user-defined clock on object "p:SPI_SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 20:15:54 2022
#


Top view:               spi_shifter
Requested Frequency:    334.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK  spi_shifter|SPI_SCK  |  No paths    -      |  2.991       -0.528  |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_shifter|SPI_SCK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                        Arrival           
Instance              Reference               Type         Pin     Net                Time        Slack 
                      Clock                                                                             
--------------------------------------------------------------------------------------------------------
shift_reg_ne[119]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[119]     0.796       -0.528
========================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                       Required           
Instance     Reference               Type        Pin     Net                Time         Slack 
             Clock                                                                             
-----------------------------------------------------------------------------------------------
SPI_SDO      spi_shifter|SPI_SCK     SB_DFFN     D       shift_reg[119]     2.836        -0.528
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg_ne[119] / Q
    Ending point:                            SPI_SDO / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
shift_reg_ne[119]     SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[119]        Net          -        -       2.568     -           1         
SPI_SDO               SB_DFFN      D        In      -         3.364       -         
====================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_DFFN         1 use
SB_DFFNE        1 use
SB_LUT4         0 uses

I/O ports: 124
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   2 (0%)
Total load per clock:
   spi_shifter|SPI_SCK: 1

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:15:54 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 20:18:36 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":45:7:45:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@E: CD126 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:1:33:1|Expecting identifier
@E: CD255 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":47:25:47:25|No identifier "std_logic" in scope
@E: CD255 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":60:39:60:39|No identifier "std_logic_vector" in scope
@E: CD255 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:16:63:16|No identifier "spi_sck" in scope
4 errors parsing file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:18:36 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:18:36 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 20:18:52 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":45:7:45:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@E: CD255 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":47:25:47:25|No identifier "std_logic" in scope
@E: CD255 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":60:39:60:39|No identifier "std_logic_vector" in scope
@E: CD255 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:16:63:16|No identifier "spi_sck" in scope
3 errors parsing file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:18:52 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:18:52 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 20:20:04 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":45:7:45:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":45:7:45:17|Synthesizing work.spi_shifter.rtl.
Post processing for work.spi_shifter.rtl
@W: CL116 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":65:2:65:3|Input data for signal shift_reg(119 downto 0) contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@A: CL282 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":65:2:65:3|Feedback mux created for signal SPI_SDO. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL116 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":65:2:65:3|Input data for signal SPI_SDO contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":65:2:65:3|Pruning register bits 118 to 0 of shift_reg(119 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":55:3:55:9|Input port bits 22 to 0 of b_count(23 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:3:49:9|Input SPI_SDI is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":51:3:51:9|Input X_count is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":52:3:52:9|Input Y_count is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:3:53:9|Input Z_count is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:3:54:9|Input A_count is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:20:04 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":45:7:45:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":45:7:45:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:20:04 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:20:04 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":45:7:45:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":45:7:45:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:20:05 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 20:20:06 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                   Requested      Requested     Clock        Clock                     Clock
Clock                   Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     2    
=================================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":65:2:65:3|Found inferred clock spi_shifter|SPI_SCK which controls 2 sequential elements including SPI_SDO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:20:06 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 20:20:06 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":65:2:65:3|User-specified initial value defined for instance shift_reg[119] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   2 /         2



@A: BN291 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":65:2:65:3|Boundary register shift_reg[119] (in view: work.spi_shifter(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":47:3:47:9|SB_GB_IO inserted on the port SPI_SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance  
--------------------------------------------------------------------------------------------
@K:CKID0001       SPI_SCK_ibuf_gb_io     SB_GB_IO               2          shift_reg_ne[119]
============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_shifter|SPI_SCK with period 2.99ns. Please declare a user-defined clock on object "p:SPI_SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 20:20:07 2022
#


Top view:               spi_shifter
Requested Frequency:    334.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK  spi_shifter|SPI_SCK  |  No paths    -      |  2.991       -0.528  |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_shifter|SPI_SCK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                        Arrival           
Instance              Reference               Type         Pin     Net                Time        Slack 
                      Clock                                                                             
--------------------------------------------------------------------------------------------------------
shift_reg_ne[119]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[119]     0.796       -0.528
========================================================================================================


Ending Points with Worst Slack
******************************

             Starting                                                       Required           
Instance     Reference               Type        Pin     Net                Time         Slack 
             Clock                                                                             
-----------------------------------------------------------------------------------------------
SPI_SDO      spi_shifter|SPI_SCK     SB_DFFN     D       shift_reg[119]     2.836        -0.528
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg_ne[119] / Q
    Ending point:                            SPI_SDO / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
shift_reg_ne[119]     SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[119]        Net          -        -       2.568     -           1         
SPI_SDO               SB_DFFN      D        In      -         3.364       -         
====================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_DFFN         1 use
SB_DFFNE        1 use
SB_LUT4         0 uses

I/O ports: 124
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   2 (0%)
Total load per clock:
   spi_shifter|SPI_SCK: 1

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:20:07 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 20:20:54 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":45:7:45:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@E: CD255 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":47:25:47:25|No identifier "std_logic" in scope
@E: CD255 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":60:39:60:39|No identifier "std_logic_vector" in scope
@E: CD255 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:16:63:16|No identifier "spi_sck" in scope
3 errors parsing file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:20:54 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:20:54 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 20:21:25 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":67:7:67:23|Top entity is set to X_up_down_counter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@E: CD255 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:36:69:36|No identifier "std_logic_vector" in scope
@E: CD213 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":77:1:77:7|Undefined identifier
2 errors parsing file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:21:25 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:21:25 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 20:38:30 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@E: CD126 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":44:2:44:2|Expecting identifier
1 error parsing file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:38:30 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:38:30 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 20:38:46 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
Post processing for work.spi_shifter.rtl
@W: CL116 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:2:53:3|Input data for signal shift_reg(119 downto 0) contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@A: CL282 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:2:53:3|Feedback mux created for signal SPI_SDO. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL116 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:2:53:3|Input data for signal SPI_SDO contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:2:53:3|Pruning register bits 119 to 1 of shift_reg(119 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:2:53:3|Register bit shift_reg(0) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:2:53:3|Register bit SPI_SDO is always 0.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":35:3:35:9|Input SPI_SCK is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":36:3:36:8|Input SPI_SS is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":37:3:37:9|Input SPI_SDI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:38:46 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:38:46 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:38:46 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:38:47 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 20:38:47 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:38:48 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 20:38:48 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 20:38:48 2022
#


Top view:               spi_shifter
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 4
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:38:48 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_R doesn't exist in the design netlist.ignoring the set_io command on line 1 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin LED doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_R doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter...

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_shifter

EDF Parser run-time: 4 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_SCK, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_SDI, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_SS, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	1/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	1/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design spi_shifter
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_shifter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 20:47:52 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
VHDL syntax check successful!
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
Post processing for work.spi_shifter.rtl
@W: CL116 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:2:53:3|Input data for signal shift_reg(119 downto 0) contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@A: CL282 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:2:53:3|Feedback mux created for signal SPI_SDO. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL116 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:2:53:3|Input data for signal SPI_SDO contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:2:53:3|Pruning register bits 119 to 1 of shift_reg(119 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:2:53:3|Register bit shift_reg(0) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:2:53:3|Register bit SPI_SDO is always 0.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":35:3:35:9|Input SPI_SCK is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":36:3:36:8|Input SPI_SS is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":37:3:37:5|Input Y_R is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:47:52 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:47:52 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:47:52 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:47:53 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 20:47:53 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:47:54 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 20:47:54 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 20:47:54 2022
#


Top view:               spi_shifter
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 4
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:47:54 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin SPI_SDI doesn't exist in the design netlist.ignoring the set_io command on line 8 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin LED doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_R doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter...

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_shifter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_SCK, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_SS, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for Y_R, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	1/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	1/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design spi_shifter
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_shifter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 20:49:38 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
VHDL syntax check successful!
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
Post processing for work.spi_shifter.rtl
@W: CL116 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:2:53:3|Input data for signal shift_reg(119 downto 0) contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@A: CL282 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:2:53:3|Feedback mux created for signal SPI_SDO. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL116 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:2:53:3|Input data for signal SPI_SDO contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:2:53:3|Pruning register bits 119 to 1 of shift_reg(119 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:2:53:3|Register bit shift_reg(0) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:2:53:3|Register bit SPI_SDO is always 0.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":35:3:35:9|Input SPI_SCK is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":36:3:36:8|Input SPI_SS is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":37:3:37:9|Input SPI_SDI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:49:38 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:49:38 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:49:38 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:49:39 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 20:49:39 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:49:40 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 20:49:40 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 20:49:40 2022
#


Top view:               spi_shifter
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 4
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:49:40 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_R doesn't exist in the design netlist.ignoring the set_io command on line 1 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin SPI_SSs doesn't exist in the design netlist.ignoring the set_io command on line 10 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin LED doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin assignment on SPI_SCK is redefined in line 13 of file (D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf )
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter...

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_shifter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_SCK, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_SDI, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	1/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	1/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.3 sec.

W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design spi_shifter
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_shifter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 20:56:08 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:7:61:10|Top entity is set to test.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@E: CD255 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":71:16:71:16|No identifier "clk" in scope
1 error parsing file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:56:08 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:56:08 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 20:56:25 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:7:61:10|Top entity is set to test.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:7:61:10|Synthesizing work.test.rtl.
Post processing for work.test.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:56:25 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:7:61:10|Selected library: work cell: test view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:7:61:10|Selected library: work cell: test view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:56:25 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:56:25 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:7:61:10|Selected library: work cell: test view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:7:61:10|Selected library: work cell: test view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:56:26 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 20:56:26 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start            Requested     Requested     Clock        Clock                     Clock
Clock            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------
test|SPI_SCK     265.7 MHz     3.763         inferred     Autoconstr_clkgroup_0     24   
=========================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":72:8:72:9|Found inferred clock test|SPI_SCK which controls 24 sequential elements including count[23:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:56:27 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 20:56:27 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":72:8:72:9|Found counter in view:work.test(rtl) instance count[23:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.53ns		  23 /        24
   2		0h:00m:00s		    -1.53ns		  23 /        24

   3		0h:00m:00s		    -1.53ns		  23 /        24


   4		0h:00m:00s		    -1.53ns		  23 /        24
@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":63:2:63:8|SB_GB_IO inserted on the port SPI_SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       SPI_SCK_ibuf_gb_io     SB_GB_IO               24         count[0]       
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock test|SPI_SCK with period 7.58ns. Please declare a user-defined clock on object "p:SPI_SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 20:56:28 2022
#


Top view:               test
Requested Frequency:    131.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.338

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
test|SPI_SCK       131.9 MHz     112.1 MHz     7.584         8.922         -1.338     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
test|SPI_SCK  test|SPI_SCK  |  7.584       -1.338  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: test|SPI_SCK
====================================



Starting Points with Worst Slack
********************************

             Starting                                         Arrival           
Instance     Reference        Type       Pin     Net          Time        Slack 
             Clock                                                              
--------------------------------------------------------------------------------
count[0]     test|SPI_SCK     SB_DFF     Q       count[0]     0.796       -1.338
count[1]     test|SPI_SCK     SB_DFF     Q       count[1]     0.796       -1.138
count[2]     test|SPI_SCK     SB_DFF     Q       count[2]     0.796       -0.938
count[3]     test|SPI_SCK     SB_DFF     Q       count[3]     0.796       -0.738
count[4]     test|SPI_SCK     SB_DFF     Q       count[4]     0.796       -0.538
count[5]     test|SPI_SCK     SB_DFF     Q       count[5]     0.796       -0.338
count[6]     test|SPI_SCK     SB_DFF     Q       count[6]     0.796       -0.138
count[7]     test|SPI_SCK     SB_DFF     Q       count[7]     0.796       0.062 
count[8]     test|SPI_SCK     SB_DFF     Q       count[8]     0.796       0.262 
count[9]     test|SPI_SCK     SB_DFF     Q       count[9]     0.796       0.462 
================================================================================


Ending Points with Worst Slack
******************************

              Starting                                            Required           
Instance      Reference        Type       Pin     Net             Time         Slack 
              Clock                                                                  
-------------------------------------------------------------------------------------
count[23]     test|SPI_SCK     SB_DFF     D       count_s[23]     7.429        -1.338
count[22]     test|SPI_SCK     SB_DFF     D       count_s[22]     7.429        -1.138
count[21]     test|SPI_SCK     SB_DFF     D       count_s[21]     7.429        -0.938
count[20]     test|SPI_SCK     SB_DFF     D       count_s[20]     7.429        -0.738
count[19]     test|SPI_SCK     SB_DFF     D       count_s[19]     7.429        -0.538
count[18]     test|SPI_SCK     SB_DFF     D       count_s[18]     7.429        -0.338
count[17]     test|SPI_SCK     SB_DFF     D       count_s[17]     7.429        -0.138
count[16]     test|SPI_SCK     SB_DFF     D       count_s[16]     7.429        0.062 
count[15]     test|SPI_SCK     SB_DFF     D       count_s[15]     7.429        0.262 
count[14]     test|SPI_SCK     SB_DFF     D       count_s[14]     7.429        0.462 
=====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.338

    Number of logic level(s):                24
    Starting point:                          count[0] / Q
    Ending point:                            count[23] / D
    The start point is clocked by            test|SPI_SCK [rising] on pin C
    The end   point is clocked by            test|SPI_SCK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[0]            SB_DFF       Q        Out     0.796     0.796       -         
count[0]            Net          -        -       0.834     -           2         
count_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[0]        Net          -        -       0.014     -           2         
count_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[1]        Net          -        -       0.014     -           2         
count_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[20]       Net          -        -       0.014     -           2         
count_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
count_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
count_cry[21]       Net          -        -       0.014     -           2         
count_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
count_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
count_cry[22]       Net          -        -       0.386     -           1         
count_RNO[23]       SB_LUT4      I3       In      -         6.795       -         
count_RNO[23]       SB_LUT4      O        Out     0.465     7.261       -         
count_s[23]         Net          -        -       1.507     -           1         
count[23]           SB_DFF       D        In      -         8.768       -         
==================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                23
    Starting point:                          count[1] / Q
    Ending point:                            count[23] / D
    The start point is clocked by            test|SPI_SCK [rising] on pin C
    The end   point is clocked by            test|SPI_SCK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[1]            SB_DFF       Q        Out     0.796     0.796       -         
count[1]            Net          -        -       0.834     -           2         
count_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[1]        Net          -        -       0.014     -           2         
count_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[20]       Net          -        -       0.014     -           2         
count_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[21]       Net          -        -       0.014     -           2         
count_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
count_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
count_cry[22]       Net          -        -       0.386     -           1         
count_RNO[23]       SB_LUT4      I3       In      -         6.595       -         
count_RNO[23]       SB_LUT4      O        Out     0.465     7.061       -         
count_s[23]         Net          -        -       1.507     -           1         
count[23]           SB_DFF       D        In      -         8.568       -         
==================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.138

    Number of logic level(s):                23
    Starting point:                          count[0] / Q
    Ending point:                            count[22] / D
    The start point is clocked by            test|SPI_SCK [rising] on pin C
    The end   point is clocked by            test|SPI_SCK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[0]            SB_DFF       Q        Out     0.796     0.796       -         
count[0]            Net          -        -       0.834     -           2         
count_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[0]        Net          -        -       0.014     -           2         
count_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[1]        Net          -        -       0.014     -           2         
count_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[20]       Net          -        -       0.014     -           2         
count_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
count_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
count_cry[21]       Net          -        -       0.386     -           2         
count_RNO[22]       SB_LUT4      I3       In      -         6.595       -         
count_RNO[22]       SB_LUT4      O        Out     0.465     7.061       -         
count_s[22]         Net          -        -       1.507     -           1         
count[22]           SB_DFF       D        In      -         8.568       -         
==================================================================================
Total path delay (propagation time + setup) of 8.723 is 5.701(65.4%) logic and 3.021(34.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.938

    Number of logic level(s):                22
    Starting point:                          count[2] / Q
    Ending point:                            count[23] / D
    The start point is clocked by            test|SPI_SCK [rising] on pin C
    The end   point is clocked by            test|SPI_SCK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[2]            SB_DFF       Q        Out     0.796     0.796       -         
count[2]            Net          -        -       0.834     -           2         
count_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[20]       Net          -        -       0.014     -           2         
count_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[21]       Net          -        -       0.014     -           2         
count_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[22]       Net          -        -       0.386     -           1         
count_RNO[23]       SB_LUT4      I3       In      -         6.395       -         
count_RNO[23]       SB_LUT4      O        Out     0.465     6.861       -         
count_s[23]         Net          -        -       1.507     -           1         
count[23]           SB_DFF       D        In      -         8.367       -         
==================================================================================
Total path delay (propagation time + setup) of 8.523 is 5.515(64.7%) logic and 3.007(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.584
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.429

    - Propagation time:                      8.367
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.938

    Number of logic level(s):                22
    Starting point:                          count[0] / Q
    Ending point:                            count[21] / D
    The start point is clocked by            test|SPI_SCK [rising] on pin C
    The end   point is clocked by            test|SPI_SCK [rising] on pin C

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
count[0]            SB_DFF       Q        Out     0.796     0.796       -         
count[0]            Net          -        -       0.834     -           2         
count_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
count_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
count_cry[0]        Net          -        -       0.014     -           2         
count_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
count_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
count_cry[1]        Net          -        -       0.014     -           2         
count_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
count_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
count_cry[2]        Net          -        -       0.014     -           2         
count_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
count_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
count_cry[3]        Net          -        -       0.014     -           2         
count_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
count_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
count_cry[4]        Net          -        -       0.014     -           2         
count_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
count_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
count_cry[5]        Net          -        -       0.014     -           2         
count_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
count_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
count_cry[6]        Net          -        -       0.014     -           2         
count_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
count_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
count_cry[7]        Net          -        -       0.014     -           2         
count_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
count_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
count_cry[8]        Net          -        -       0.014     -           2         
count_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
count_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
count_cry[9]        Net          -        -       0.014     -           2         
count_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
count_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
count_cry[10]       Net          -        -       0.014     -           2         
count_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
count_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
count_cry[11]       Net          -        -       0.014     -           2         
count_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
count_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
count_cry[12]       Net          -        -       0.014     -           2         
count_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
count_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
count_cry[13]       Net          -        -       0.014     -           2         
count_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
count_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
count_cry[14]       Net          -        -       0.014     -           2         
count_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
count_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
count_cry[15]       Net          -        -       0.014     -           2         
count_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
count_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
count_cry[16]       Net          -        -       0.014     -           2         
count_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
count_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
count_cry[17]       Net          -        -       0.014     -           2         
count_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
count_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
count_cry[18]       Net          -        -       0.014     -           2         
count_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
count_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
count_cry[19]       Net          -        -       0.014     -           2         
count_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
count_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
count_cry[20]       Net          -        -       0.386     -           2         
count_RNO[21]       SB_LUT4      I3       In      -         6.395       -         
count_RNO[21]       SB_LUT4      O        Out     0.465     6.861       -         
count_s[21]         Net          -        -       1.507     -           1         
count[21]           SB_DFF       D        In      -         8.367       -         
==================================================================================
Total path delay (propagation time + setup) of 8.523 is 5.515(64.7%) logic and 3.007(35.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for test 

Mapping to part: ice40lp384qn32
Cell usage:
SB_CARRY        23 uses
SB_DFF          24 uses
SB_LUT4         24 uses

I/O ports: 2
I/O primitives: 2
SB_GB_IO       1 use
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   24 (6%)
Total load per clock:
   test|SPI_SCK: 1

@S |Mapping Summary:
Total  LUTs: 24 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 24 = 24 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:56:28 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_R doesn't exist in the design netlist.ignoring the set_io command on line 1 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin SPI_SDO doesn't exist in the design netlist.ignoring the set_io command on line 7 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin SPI_SDI doesn't exist in the design netlist.ignoring the set_io command on line 8 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 10 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_R doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-test...

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: test

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-test" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\test_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-test --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\test_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-test
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-test/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	24
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'SPI_SCK_ibuf_gb_io' is assigned to a non-GB pin '15'. Replacing it with SB_IO 'SPI_SCK_ibuf_gb_io' and SB_GB 'SPI_SCK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	24
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	23
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	24/384
    PLBs                        :	3/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	2/21


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	24
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	23
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	24/384
    PLBs                        :	3/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	2/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: test|SPI_SCK | Frequency: 134.98 MHz | Target: 131.93 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-test" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\test_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\test_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 19
used logic cells: 24
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-test" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\test_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\test_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 19
used logic cells: 24
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\test_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\test_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-test" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\test_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\test_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-test D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\test_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\test_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design test
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 50 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design test
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\test_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\test_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-test" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\test_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\test_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\test_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\test_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-test" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\test_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\test_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\test_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-test --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\test_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\test_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\test_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-test" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 20:59:09 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
VHDL syntax check successful!
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
Post processing for work.spi_shifter.rtl
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[0]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[1]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[2]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[3]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[4]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[5]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[6]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[7]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[8]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[9]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[10]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[11]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[12]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[13]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[14]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[15]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[16]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[17]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[18]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[19]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[20]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[21]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[22]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[23]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[24]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[25]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[26]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[27]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[28]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[29]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[30]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[31]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[32]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[33]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[34]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[35]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[36]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[37]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[38]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[39]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[40]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[41]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[42]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[43]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[44]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[45]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[46]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[47]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[48]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[49]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[50]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[51]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[52]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[53]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[54]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[55]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[56]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[57]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[58]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[59]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[60]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[61]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[62]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[63]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[64]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[65]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[66]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[67]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[68]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[69]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[70]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[71]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[72]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[73]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[74]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[75]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[76]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[77]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[78]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[79]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[80]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[81]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[82]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[83]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[84]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[85]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[86]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[87]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[88]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[89]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[90]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[91]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[92]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[93]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[94]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[95]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[96]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[97]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[98]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[99]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[100]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[101]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[102]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[103]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[104]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[105]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[106]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[107]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[108]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[109]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[110]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[111]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[112]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[113]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[114]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[115]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[116]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[117]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":61:2:61:3|Found combinational loop at shift_reg[118]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:2:53:3|Found combinational loop at shift_reg[119]
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":36:3:36:8|Input SPI_SS is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:59:09 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:59:09 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:59:09 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 20:59:10 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 20:59:10 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                   Requested     Requested     Clock        Clock                     Clock
Clock                   Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0     1    
================================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":61:2:61:3|Found inferred clock spi_shifter|SPI_SCK which controls 1 sequential elements including SPI_SDO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:59:11 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 20:59:11 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   1 /         1
@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":35:3:35:9|SB_GB_IO inserted on the port SPI_SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       SPI_SCK_ibuf_gb_io     SB_GB_IO               1          SPI_SDO        
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_shifter|SPI_SCK with period 1000.00ns. Please declare a user-defined clock on object "p:SPI_SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 20:59:11 2022
#


Top view:               spi_shifter
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                        Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack     Type         Group                
----------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1.0 MHz       NA            1000.000      NA            NA        inferred     Autoconstr_clkgroup_0
============================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_DFFN         1 use
SB_LUT4         0 uses

I/O ports: 4
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   1 (0%)
Total load per clock:
   spi_shifter|SPI_SCK: 1

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 20:59:11 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_R doesn't exist in the design netlist.ignoring the set_io command on line 1 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin LED doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_R doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter...

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_shifter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_SS, as it is not connected to any PAD
W2736: The terminal SPI_SDI_ibuf:DIN0 is not connected to any DFF
W2729: set_io_ff -in constraint specified on 'SPI_SDI' pin is infeasible. Ignoring the constraint
W2216: SB_GB_IO 'SPI_SCK_ibuf_gb_io' is assigned to a non-GB pin '15'. Replacing it with SB_IO 'SPI_SCK_ibuf_gb_io' and SB_GB 'SPI_SCK_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	3/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	3/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design spi_shifter
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 3 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_shifter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 21:01:34 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@E: CG285 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":60:17:60:32|Expecting statement
1 error parsing file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:01:35 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:01:35 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 21:01:55 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@E: CD242 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":59:2:59:5|Expecting ;
@E: CG285 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":60:17:60:32|Expecting statement
2 errors parsing file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:01:55 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:01:55 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 21:02:22 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
Post processing for work.spi_shifter.rtl
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[0]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[1]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[2]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[3]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[4]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[5]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[6]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[7]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[8]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[9]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[10]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[11]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[12]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[13]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[14]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[15]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[16]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[17]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[18]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[19]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[20]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[21]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[22]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[23]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[24]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[25]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[26]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[27]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[28]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[29]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[30]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[31]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[32]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[33]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[34]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[35]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[36]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[37]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[38]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[39]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[40]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[41]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[42]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[43]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[44]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[45]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[46]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[47]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[48]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[49]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[50]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[51]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[52]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[53]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[54]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[55]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[56]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[57]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[58]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[59]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[60]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[61]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[62]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[63]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[64]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[65]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[66]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[67]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[68]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[69]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[70]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[71]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[72]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[73]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[74]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[75]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[76]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[77]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[78]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[79]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[80]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[81]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[82]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[83]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[84]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[85]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[86]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[87]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[88]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[89]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[90]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[91]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[92]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[93]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[94]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[95]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[96]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[97]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[98]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[99]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[100]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[101]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[102]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[103]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[104]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[105]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[106]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[107]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[108]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[109]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[110]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[111]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[112]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[113]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[114]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[115]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[116]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[117]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":63:2:63:3|Found combinational loop at shift_reg[118]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":53:2:53:3|Found combinational loop at shift_reg[119]
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":36:3:36:8|Input SPI_SS is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:02:22 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:02:22 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:02:22 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:02:23 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 21:02:24 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                   Requested     Requested     Clock        Clock                     Clock
Clock                   Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0     1    
================================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":63:2:63:3|Found inferred clock spi_shifter|SPI_SCK which controls 1 sequential elements including SPI_SDO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:02:24 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 21:02:24 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   1 /         1
@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":35:3:35:9|SB_GB_IO inserted on the port SPI_SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       SPI_SCK_ibuf_gb_io     SB_GB_IO               1          SPI_SDO        
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_shifter|SPI_SCK with period 1000.00ns. Please declare a user-defined clock on object "p:SPI_SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 21:02:25 2022
#


Top view:               spi_shifter
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                        Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack     Type         Group                
----------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1.0 MHz       NA            1000.000      NA            NA        inferred     Autoconstr_clkgroup_0
============================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_DFFN         1 use
SB_LUT4         0 uses

I/O ports: 4
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   1 (0%)
Total load per clock:
   spi_shifter|SPI_SCK: 1

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:02:25 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_R doesn't exist in the design netlist.ignoring the set_io command on line 1 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin LED doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_R doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter...

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_shifter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_SS, as it is not connected to any PAD
W2736: The terminal SPI_SDI_ibuf:DIN0 is not connected to any DFF
W2729: set_io_ff -in constraint specified on 'SPI_SDI' pin is infeasible. Ignoring the constraint
W2216: SB_GB_IO 'SPI_SCK_ibuf_gb_io' is assigned to a non-GB pin '15'. Replacing it with SB_IO 'SPI_SCK_ibuf_gb_io' and SB_GB 'SPI_SCK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	3/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	3/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design spi_shifter
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 3 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_shifter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 21:03:51 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@E: CD213 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":68:1:68:3|Undefined identifier
1 error parsing file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:03:51 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:03:51 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 21:04:59 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
Post processing for work.spi_shifter.rtl
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[0]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[1]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[2]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[3]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[4]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[5]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[6]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[7]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[8]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[9]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[10]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[11]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[12]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[13]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[14]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[15]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[16]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[17]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[18]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[19]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[20]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[21]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[22]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[23]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[24]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[25]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[26]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[27]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[28]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[29]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[30]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[31]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[32]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[33]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[34]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[35]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[36]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[37]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[38]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[39]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[40]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[41]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[42]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[43]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[44]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[45]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[46]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[47]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[48]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[49]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[50]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[51]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[52]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[53]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[54]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[55]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[56]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[57]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[58]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[59]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[60]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[61]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[62]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[63]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[64]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[65]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[66]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[67]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[68]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[69]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[70]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[71]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[72]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[73]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[74]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[75]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[76]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[77]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[78]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[79]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[80]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[81]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[82]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[83]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[84]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[85]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[86]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[87]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[88]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[89]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[90]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[91]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[92]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[93]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[94]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[95]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[96]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[97]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[98]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[99]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[100]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[101]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[102]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[103]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[104]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[105]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[106]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[107]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[108]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[109]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[110]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[111]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[112]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[113]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[114]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[115]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[116]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[117]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[118]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Found combinational loop at shift_reg[119]

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:04:59 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:04:59 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:04:59 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:05:00 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 21:05:00 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                   Requested     Requested     Clock        Clock                     Clock
Clock                   Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0     1    
================================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Found inferred clock spi_shifter|SPI_SCK which controls 1 sequential elements including SPI_SDO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:05:00 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 21:05:01 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   1 /         1
@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":35:3:35:9|SB_GB_IO inserted on the port SPI_SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       SPI_SCK_ibuf_gb_io     SB_GB_IO               1          SPI_SDO        
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_shifter|SPI_SCK with period 1000.00ns. Please declare a user-defined clock on object "p:SPI_SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 21:05:01 2022
#


Top view:               spi_shifter
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                        Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack     Type         Group                
----------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1.0 MHz       NA            1000.000      NA            NA        inferred     Autoconstr_clkgroup_0
============================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_DFFN         1 use
SB_LUT4         0 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   1 (0%)
Total load per clock:
   spi_shifter|SPI_SCK: 1

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:05:01 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_R doesn't exist in the design netlist.ignoring the set_io command on line 1 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_R doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter...

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_shifter

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	1
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2736: The terminal SPI_SDI_ibuf:DIN0 is not connected to any DFF
W2729: set_io_ff -in constraint specified on 'SPI_SDI' pin is infeasible. Ignoring the constraint
W2216: SB_GB_IO 'SPI_SCK_ibuf_gb_io' is assigned to a non-GB pin '15'. Replacing it with SB_IO 'SPI_SCK_ibuf_gb_io' and SB_GB 'SPI_SCK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	5/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	5/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 16
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 16
used logic cells: 0
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design spi_shifter
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_shifter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 21:10:29 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
VHDL syntax check successful!
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
Post processing for work.spi_shifter.rtl
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[0]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[1]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[2]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[3]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[4]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[5]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[6]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[7]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[8]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[9]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[10]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[11]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[12]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[13]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[14]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[15]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[16]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[17]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[18]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[19]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[20]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[21]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[22]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[23]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[24]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[25]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[26]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[27]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[28]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[29]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[30]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[31]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[32]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[33]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[34]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[35]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[36]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[37]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[38]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[39]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[40]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[41]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[42]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[43]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[44]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[45]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[46]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[47]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[48]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[49]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[50]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[51]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[52]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[53]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[54]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[55]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[56]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[57]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[58]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[59]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[60]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[61]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[62]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[63]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[64]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[65]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[66]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[67]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[68]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[69]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[70]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[71]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[72]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[73]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[74]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[75]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[76]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[77]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[78]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[79]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[80]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[81]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[82]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[83]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[84]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[85]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[86]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[87]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[88]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[89]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[90]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[91]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[92]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[93]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[94]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[95]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[96]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[97]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[98]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[99]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[100]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[101]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[102]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[103]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[104]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[105]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[106]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[107]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[108]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[109]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[110]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[111]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[112]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[113]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[114]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[115]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[116]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[117]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Found combinational loop at shift_reg[118]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Found combinational loop at shift_reg[119]

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:10:30 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:10:30 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:10:30 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:10:31 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 21:10:31 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                   Requested     Requested     Clock        Clock                     Clock
Clock                   Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_0     1    
================================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Found inferred clock spi_shifter|SPI_SCK which controls 1 sequential elements including SPI_SDO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:10:31 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 21:10:31 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   2 /         1
@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":35:3:35:9|SB_GB_IO inserted on the port SPI_SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       SPI_SCK_ibuf_gb_io     SB_GB_IO               1          SPI_SDO        
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_shifter|SPI_SCK with period 1000.00ns. Please declare a user-defined clock on object "p:SPI_SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 21:10:32 2022
#


Top view:               spi_shifter
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                        Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack     Type         Group                
----------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1.0 MHz       NA            1000.000      NA            NA        inferred     Autoconstr_clkgroup_0
============================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_DFFN         1 use
SB_LUT4         1 use

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   1 (0%)
Total load per clock:
   spi_shifter|SPI_SCK: 1

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:10:32 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 21:10:55 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
VHDL syntax check successful!
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
Post processing for work.spi_shifter.rtl
@W: CL116 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Input data for signal shift_reg(119 downto 0) contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:10:56 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:10:56 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:10:56 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:10:57 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 21:10:57 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                   Requested      Requested     Clock        Clock                     Clock
Clock                   Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1.0 MHz        1000.000      inferred     Autoconstr_clkgroup_0     1    
spi_shifter|SPI_SS      1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_1     121  
=================================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Found inferred clock spi_shifter|SPI_SCK which controls 1 sequential elements including SPI_SDO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Found inferred clock spi_shifter|SPI_SS which controls 121 sequential elements including shift_reg[119:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:10:57 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 21:10:57 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|User-specified initial value defined for instance shift_reg[119:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		   4 /       121



@A: BN291 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Boundary register SPI_SDO (in view: work.spi_shifter(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":36:3:36:8|SB_GB_IO inserted on the port SPI_SS.
@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":35:3:35:9|SB_GB_IO inserted on the port SPI_SCK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 121 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       SPI_SS_ibuf_gb_io      SB_GB_IO               120        shift_reg[0]   
@K:CKID0002       SPI_SCK_ibuf_gb_io     SB_GB_IO               1          SPI_SDO_ne     
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_shifter|SPI_SCK with period 1.09ns. Please declare a user-defined clock on object "p:SPI_SCK"
@W: MT420 |Found inferred clock spi_shifter|SPI_SS with period 2.99ns. Please declare a user-defined clock on object "p:SPI_SS"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 21:10:58 2022
#


Top view:               spi_shifter
Requested Frequency:    334.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     921.2 MHz     NA            1.085         NA            NA         inferred     Autoconstr_clkgroup_0
spi_shifter|SPI_SS      334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_1
=============================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                   |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------
Starting            Ending               |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SS  spi_shifter|SPI_SCK  |  No paths    -      |  Diff grp    -       |  No paths    -      |  No paths    -    
spi_shifter|SPI_SS  spi_shifter|SPI_SS   |  No paths    -      |  2.991       -0.528  |  No paths    -      |  No paths    -    
================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_shifter|SPI_SS
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                    Arrival           
Instance         Reference              Type        Pin     Net              Time        Slack 
                 Clock                                                                         
-----------------------------------------------------------------------------------------------
shift_reg[0]     spi_shifter|SPI_SS     SB_DFFN     Q       shift_reg[0]     0.796       -0.528
shift_reg[1]     spi_shifter|SPI_SS     SB_DFFN     Q       shift_reg[1]     0.796       -0.528
shift_reg[2]     spi_shifter|SPI_SS     SB_DFFN     Q       shift_reg[2]     0.796       -0.528
shift_reg[3]     spi_shifter|SPI_SS     SB_DFFN     Q       shift_reg[3]     0.796       -0.528
shift_reg[4]     spi_shifter|SPI_SS     SB_DFFN     Q       shift_reg[4]     0.796       -0.528
shift_reg[5]     spi_shifter|SPI_SS     SB_DFFN     Q       shift_reg[5]     0.796       -0.528
shift_reg[6]     spi_shifter|SPI_SS     SB_DFFN     Q       shift_reg[6]     0.796       -0.528
shift_reg[7]     spi_shifter|SPI_SS     SB_DFFN     Q       shift_reg[7]     0.796       -0.528
shift_reg[8]     spi_shifter|SPI_SS     SB_DFFN     Q       shift_reg[8]     0.796       -0.528
shift_reg[9]     spi_shifter|SPI_SS     SB_DFFN     Q       shift_reg[9]     0.796       -0.528
===============================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                    Required           
Instance          Reference              Type        Pin     Net              Time         Slack 
                  Clock                                                                          
-------------------------------------------------------------------------------------------------
shift_reg[1]      spi_shifter|SPI_SS     SB_DFFN     D       shift_reg[0]     2.836        -0.528
shift_reg[2]      spi_shifter|SPI_SS     SB_DFFN     D       shift_reg[1]     2.836        -0.528
shift_reg[3]      spi_shifter|SPI_SS     SB_DFFN     D       shift_reg[2]     2.836        -0.528
shift_reg[4]      spi_shifter|SPI_SS     SB_DFFN     D       shift_reg[3]     2.836        -0.528
shift_reg[5]      spi_shifter|SPI_SS     SB_DFFN     D       shift_reg[4]     2.836        -0.528
shift_reg[6]      spi_shifter|SPI_SS     SB_DFFN     D       shift_reg[5]     2.836        -0.528
shift_reg[7]      spi_shifter|SPI_SS     SB_DFFN     D       shift_reg[6]     2.836        -0.528
shift_reg[8]      spi_shifter|SPI_SS     SB_DFFN     D       shift_reg[7]     2.836        -0.528
shift_reg[9]      spi_shifter|SPI_SS     SB_DFFN     D       shift_reg[8]     2.836        -0.528
shift_reg[10]     spi_shifter|SPI_SS     SB_DFFN     D       shift_reg[9]     2.836        -0.528
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[0] / Q
    Ending point:                            shift_reg[1] / D
    The start point is clocked by            spi_shifter|SPI_SS [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SS [falling] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
shift_reg[0]       SB_DFFN     Q        Out     0.796     0.796       -         
shift_reg[0]       Net         -        -       2.568     -           1         
shift_reg[1]       SB_DFFN     D        In      -         3.364       -         
================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[1] / Q
    Ending point:                            shift_reg[2] / D
    The start point is clocked by            spi_shifter|SPI_SS [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SS [falling] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
shift_reg[1]       SB_DFFN     Q        Out     0.796     0.796       -         
shift_reg[1]       Net         -        -       2.568     -           1         
shift_reg[2]       SB_DFFN     D        In      -         3.364       -         
================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[2] / Q
    Ending point:                            shift_reg[3] / D
    The start point is clocked by            spi_shifter|SPI_SS [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SS [falling] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
shift_reg[2]       SB_DFFN     Q        Out     0.796     0.796       -         
shift_reg[2]       Net         -        -       2.568     -           1         
shift_reg[3]       SB_DFFN     D        In      -         3.364       -         
================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[3] / Q
    Ending point:                            shift_reg[4] / D
    The start point is clocked by            spi_shifter|SPI_SS [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SS [falling] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
shift_reg[3]       SB_DFFN     Q        Out     0.796     0.796       -         
shift_reg[3]       Net         -        -       2.568     -           1         
shift_reg[4]       SB_DFFN     D        In      -         3.364       -         
================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[4] / Q
    Ending point:                            shift_reg[5] / D
    The start point is clocked by            spi_shifter|SPI_SS [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SS [falling] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
shift_reg[4]       SB_DFFN     Q        Out     0.796     0.796       -         
shift_reg[4]       Net         -        -       2.568     -           1         
shift_reg[5]       SB_DFFN     D        In      -         3.364       -         
================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_DFFN         120 uses
SB_DFFNE        1 use
SB_LUT4         1 use

I/O ports: 5
I/O primitives: 5
SB_GB_IO       2 uses
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   121 (31%)
Total load per clock:
   spi_shifter|SPI_SCK: 1
   spi_shifter|SPI_SS: 1

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:10:58 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_R doesn't exist in the design netlist.ignoring the set_io command on line 1 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_R doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter...

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_shifter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'SPI_SCK_ibuf_gb_io' is assigned to a non-GB pin '15'. Replacing it with SB_IO 'SPI_SCK_ibuf_gb_io' and SB_GB 'SPI_SCK_ibuf_gb_io_gb'
W2216: SB_GB_IO 'SPI_SS_ibuf_gb_io' is assigned to a non-GB pin '14'. Replacing it with SB_IO 'SPI_SS_ibuf_gb_io' and SB_GB 'SPI_SS_ibuf_gb_io_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	121
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	121
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	122
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	121
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	122/384
    PLBs                        :	16/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	5/21


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "SPI_SS_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.3 (sec)

Final Design Statistics
    Number of LUTs      	:	122
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	122/384
    PLBs                        :	22/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	5/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: spi_shifter|SPI_SCK | Frequency: N/A | Target: 917.43 MHz
Clock: spi_shifter|SPI_SS | Frequency: 491.86 MHz | Target: 334.45 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 54
used logic cells: 122
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 54
used logic cells: 122
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design spi_shifter
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 127 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_shifter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SPI_SS_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "LED_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 21:42:26 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@W: CD266 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:14:69:20|spi_sdo is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
@N: CD364 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:3:69:9|Removing redundant assignment.
Post processing for work.spi_shifter.rtl
@W: CL169 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning unused register shift_reg_6(119 downto 0). Make sure that there are no unused intermediate registers.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:42:26 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:42:26 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:42:26 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:42:27 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 21:42:28 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                   Requested      Requested     Clock        Clock                     Clock
Clock                   Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     121  
=================================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Found inferred clock spi_shifter|SPI_SCK which controls 121 sequential elements including SPI_SDO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:42:28 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 21:42:28 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|User-specified initial value defined for instance shift_reg[119:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   2 /       121


@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":35:3:35:9|SB_GB_IO inserted on the port SPI_SCK.
@N: FX1017 :|SB_GB inserted on the net LED_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 121 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       SPI_SCK_ibuf_gb_io     SB_GB_IO               121        shift_reg[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_shifter|SPI_SCK with period 2.99ns. Please declare a user-defined clock on object "p:SPI_SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 21:42:29 2022
#


Top view:               spi_shifter
Requested Frequency:    334.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK  spi_shifter|SPI_SCK  |  No paths    -      |  2.991       -0.528  |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_shifter|SPI_SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                      Arrival           
Instance         Reference               Type         Pin     Net              Time        Slack 
                 Clock                                                                           
-------------------------------------------------------------------------------------------------
shift_reg[0]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[0]     0.796       -0.528
shift_reg[1]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[1]     0.796       -0.528
shift_reg[2]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[2]     0.796       -0.528
shift_reg[3]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[3]     0.796       -0.528
shift_reg[4]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[4]     0.796       -0.528
shift_reg[5]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[5]     0.796       -0.528
shift_reg[6]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[6]     0.796       -0.528
shift_reg[7]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[7]     0.796       -0.528
shift_reg[8]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[8]     0.796       -0.528
shift_reg[9]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[9]     0.796       -0.528
=================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                        Required           
Instance         Reference               Type         Pin     Net                Time         Slack 
                 Clock                                                                              
----------------------------------------------------------------------------------------------------
SPI_SDO          spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[119]     2.836        -0.528
shift_reg[1]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[0]       2.836        -0.528
shift_reg[2]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[1]       2.836        -0.528
shift_reg[3]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[2]       2.836        -0.528
shift_reg[4]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[3]       2.836        -0.528
shift_reg[5]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[4]       2.836        -0.528
shift_reg[6]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[5]       2.836        -0.528
shift_reg[7]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[6]       2.836        -0.528
shift_reg[8]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[7]       2.836        -0.528
shift_reg[9]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[8]       2.836        -0.528
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[0] / Q
    Ending point:                            shift_reg[1] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[0]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[0]       Net          -        -       2.568     -           1         
shift_reg[1]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[1] / Q
    Ending point:                            shift_reg[2] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[1]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[1]       Net          -        -       2.568     -           1         
shift_reg[2]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[2] / Q
    Ending point:                            shift_reg[3] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[2]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[2]       Net          -        -       2.568     -           1         
shift_reg[3]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[3] / Q
    Ending point:                            shift_reg[4] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[3]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[3]       Net          -        -       2.568     -           1         
shift_reg[4]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[4] / Q
    Ending point:                            shift_reg[5] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[4]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[4]       Net          -        -       2.568     -           1         
shift_reg[5]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_DFFNE        121 uses
SB_GB           1 use
SB_LUT4         1 use

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   121 (31%)
Total load per clock:
   spi_shifter|SPI_SCK: 1

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:42:29 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_R doesn't exist in the design netlist.ignoring the set_io command on line 1 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_R doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter...

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_shifter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	121
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	121
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'SPI_SCK_ibuf_gb_io' is assigned to a non-GB pin '15'. Replacing it with SB_IO 'SPI_SCK_ibuf_gb_io' and SB_GB 'SPI_SCK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	122
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	121
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	122/384
    PLBs                        :	16/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	5/21


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.9 (sec)

Final Design Statistics
    Number of LUTs      	:	122
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	122/384
    PLBs                        :	18/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	5/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_shifter|SPI_SCK | Frequency: 491.86 MHz | Target: 334.45 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 50
used logic cells: 122
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 50
used logic cells: 122
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design spi_shifter
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 127 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_shifter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 21:43:45 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.

File Dependency file is up to date.  It will not be rewritten.

@W: CD266 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:14:69:20|spi_sdo is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
@N: CD364 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:3:69:9|Removing redundant assignment.
Post processing for work.spi_shifter.rtl
@W: CL169 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning unused register shift_reg_6(119 downto 0). Make sure that there are no unused intermediate registers.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:43:46 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:43:46 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:43:46 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:43:47 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 21:43:47 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                   Requested      Requested     Clock        Clock                     Clock
Clock                   Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     121  
=================================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Found inferred clock spi_shifter|SPI_SCK which controls 121 sequential elements including SPI_SDO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:43:47 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 21:43:47 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|User-specified initial value defined for instance shift_reg[119:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   2 /       121


@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":35:3:35:9|SB_GB_IO inserted on the port SPI_SCK.
@N: FX1017 :|SB_GB inserted on the net LED_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 121 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       SPI_SCK_ibuf_gb_io     SB_GB_IO               121        shift_reg[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_shifter|SPI_SCK with period 2.99ns. Please declare a user-defined clock on object "p:SPI_SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 21:43:48 2022
#


Top view:               spi_shifter
Requested Frequency:    334.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK  spi_shifter|SPI_SCK  |  No paths    -      |  2.991       -0.528  |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_shifter|SPI_SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                      Arrival           
Instance         Reference               Type         Pin     Net              Time        Slack 
                 Clock                                                                           
-------------------------------------------------------------------------------------------------
shift_reg[0]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[0]     0.796       -0.528
shift_reg[1]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[1]     0.796       -0.528
shift_reg[2]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[2]     0.796       -0.528
shift_reg[3]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[3]     0.796       -0.528
shift_reg[4]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[4]     0.796       -0.528
shift_reg[5]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[5]     0.796       -0.528
shift_reg[6]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[6]     0.796       -0.528
shift_reg[7]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[7]     0.796       -0.528
shift_reg[8]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[8]     0.796       -0.528
shift_reg[9]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[9]     0.796       -0.528
=================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                        Required           
Instance         Reference               Type         Pin     Net                Time         Slack 
                 Clock                                                                              
----------------------------------------------------------------------------------------------------
SPI_SDO          spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[119]     2.836        -0.528
shift_reg[1]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[0]       2.836        -0.528
shift_reg[2]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[1]       2.836        -0.528
shift_reg[3]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[2]       2.836        -0.528
shift_reg[4]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[3]       2.836        -0.528
shift_reg[5]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[4]       2.836        -0.528
shift_reg[6]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[5]       2.836        -0.528
shift_reg[7]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[6]       2.836        -0.528
shift_reg[8]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[7]       2.836        -0.528
shift_reg[9]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[8]       2.836        -0.528
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[0] / Q
    Ending point:                            shift_reg[1] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[0]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[0]       Net          -        -       2.568     -           1         
shift_reg[1]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[1] / Q
    Ending point:                            shift_reg[2] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[1]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[1]       Net          -        -       2.568     -           1         
shift_reg[2]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[2] / Q
    Ending point:                            shift_reg[3] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[2]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[2]       Net          -        -       2.568     -           1         
shift_reg[3]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[3] / Q
    Ending point:                            shift_reg[4] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[3]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[3]       Net          -        -       2.568     -           1         
shift_reg[4]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[4] / Q
    Ending point:                            shift_reg[5] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[4]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[4]       Net          -        -       2.568     -           1         
shift_reg[5]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_DFFNE        121 uses
SB_GB           1 use
SB_LUT4         1 use

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   121 (31%)
Total load per clock:
   spi_shifter|SPI_SCK: 1

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:43:48 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_R doesn't exist in the design netlist.ignoring the set_io command on line 1 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_R doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter...

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_shifter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	121
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	121
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2216: SB_GB_IO 'SPI_SCK_ibuf_gb_io' is assigned to a non-GB pin '15'. Replacing it with SB_IO 'SPI_SCK_ibuf_gb_io' and SB_GB 'SPI_SCK_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	122
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	121
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	122/384
    PLBs                        :	16/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	5/21


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.2 (sec)

Final Design Statistics
    Number of LUTs      	:	122
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	122/384
    PLBs                        :	18/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	5/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_shifter|SPI_SCK | Frequency: 491.86 MHz | Target: 334.45 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 50
used logic cells: 122
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 50
used logic cells: 122
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design spi_shifter
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 127 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_shifter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 21:45:05 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@E: CD242 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":74:0:74:2|Expecting ;
1 error parsing file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:45:05 2022

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:45:05 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 21:45:19 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
Post processing for work.spi_shifter.rtl
@W: CL169 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Pruning unused register shift_reg_8(119 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning unused register shift_reg_6(119 downto 0). Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":35:3:35:9|Input SPI_SCK is unused.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":37:3:37:9|Input SPI_SDI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:45:19 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:45:19 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:45:19 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:45:20 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 21:45:21 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:45:21 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 21:45:21 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 21:45:22 2022
#


Top view:               spi_shifter
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 5
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:45:22 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_R doesn't exist in the design netlist.ignoring the set_io command on line 1 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_R doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter...

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_shifter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_SCK, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_SDI, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/384
    PLBs                        :	1/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	3/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	1/384
    PLBs                        :	1/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	3/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 6
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 6
used logic cells: 1
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design spi_shifter
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 2 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_shifter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 21:53:00 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@W: CD266 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:14:69:20|spi_sdo is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
@N: CD364 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:3:69:9|Removing redundant assignment.
Post processing for work.spi_shifter.rtl
@W: CL169 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning unused register shift_reg_6(119 downto 0). Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":37:3:37:9|Input SPI_SDI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:53:00 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:53:00 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:53:01 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:53:02 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 21:53:02 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                   Requested      Requested     Clock        Clock                     Clock
Clock                   Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     121  
=================================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Found inferred clock spi_shifter|SPI_SCK which controls 121 sequential elements including SPI_SDO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:53:02 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 21:53:02 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|User-specified initial value defined for instance shift_reg[119:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   2 /       121


@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":35:3:35:9|SB_GB_IO inserted on the port SPI_SCK.
@N: FX1017 :|SB_GB inserted on the net LED_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 121 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       SPI_SCK_ibuf_gb_io     SB_GB_IO               121        shift_reg[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_shifter|SPI_SCK with period 2.99ns. Please declare a user-defined clock on object "p:SPI_SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 21:53:03 2022
#


Top view:               spi_shifter
Requested Frequency:    334.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK  spi_shifter|SPI_SCK  |  No paths    -      |  2.991       -0.528  |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_shifter|SPI_SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                      Arrival           
Instance         Reference               Type         Pin     Net              Time        Slack 
                 Clock                                                                           
-------------------------------------------------------------------------------------------------
shift_reg[0]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[0]     0.796       -0.528
shift_reg[1]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[1]     0.796       -0.528
shift_reg[2]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[2]     0.796       -0.528
shift_reg[3]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[3]     0.796       -0.528
shift_reg[4]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[4]     0.796       -0.528
shift_reg[5]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[5]     0.796       -0.528
shift_reg[6]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[6]     0.796       -0.528
shift_reg[7]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[7]     0.796       -0.528
shift_reg[8]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[8]     0.796       -0.528
shift_reg[9]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[9]     0.796       -0.528
=================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                        Required           
Instance         Reference               Type         Pin     Net                Time         Slack 
                 Clock                                                                              
----------------------------------------------------------------------------------------------------
SPI_SDO          spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[119]     2.836        -0.528
shift_reg[1]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[0]       2.836        -0.528
shift_reg[2]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[1]       2.836        -0.528
shift_reg[3]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[2]       2.836        -0.528
shift_reg[4]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[3]       2.836        -0.528
shift_reg[5]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[4]       2.836        -0.528
shift_reg[6]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[5]       2.836        -0.528
shift_reg[7]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[6]       2.836        -0.528
shift_reg[8]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[7]       2.836        -0.528
shift_reg[9]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[8]       2.836        -0.528
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[0] / Q
    Ending point:                            shift_reg[1] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[0]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[0]       Net          -        -       2.568     -           1         
shift_reg[1]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[1] / Q
    Ending point:                            shift_reg[2] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[1]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[1]       Net          -        -       2.568     -           1         
shift_reg[2]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[2] / Q
    Ending point:                            shift_reg[3] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[2]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[2]       Net          -        -       2.568     -           1         
shift_reg[3]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[3] / Q
    Ending point:                            shift_reg[4] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[3]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[3]       Net          -        -       2.568     -           1         
shift_reg[4]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[4] / Q
    Ending point:                            shift_reg[5] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[4]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[4]       Net          -        -       2.568     -           1         
shift_reg[5]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_DFFNE        121 uses
SB_GB           1 use
SB_LUT4         1 use

I/O ports: 5
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   121 (31%)
Total load per clock:
   spi_shifter|SPI_SCK: 1

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:53:03 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_R doesn't exist in the design netlist.ignoring the set_io command on line 1 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_R doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter...
Warning: The terminal shift_reg[0]:D is driven by non-default constant value VCC

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_shifter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_SDI, as it is not connected to any PAD
W2216: SB_GB_IO 'SPI_SCK_ibuf_gb_io' is assigned to a non-GB pin '15'. Replacing it with SB_IO 'SPI_SCK_ibuf_gb_io' and SB_GB 'SPI_SCK_ibuf_gb_io_gb'

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	121
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	121
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	123
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	121
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	123/384
    PLBs                        :	16/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.0 (sec)

Final Design Statistics
    Number of LUTs      	:	123
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	123/384
    PLBs                        :	20/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_shifter|SPI_SCK | Frequency: 491.86 MHz | Target: 334.45 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 47
used logic cells: 123
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 47
used logic cells: 123
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design spi_shifter
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 127 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_shifter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 21:55:38 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@W: CD266 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:14:69:20|spi_sdo is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
@N: CD364 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:3:69:9|Removing redundant assignment.
Post processing for work.spi_shifter.rtl
@W: CL169 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning unused register shift_reg_6(119 downto 0). Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":37:3:37:9|Input SPI_SDI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:55:38 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:55:38 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:55:38 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:55:39 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 21:55:39 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                   Requested      Requested     Clock        Clock                     Clock
Clock                   Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     121  
=================================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Found inferred clock spi_shifter|SPI_SCK which controls 121 sequential elements including SPI_SDO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:55:39 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 21:55:39 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|User-specified initial value defined for instance shift_reg[119:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   2 /       121


@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":35:3:35:9|SB_GB_IO inserted on the port SPI_SCK.
@N: FX1017 :|SB_GB inserted on the net LED_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 121 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       SPI_SCK_ibuf_gb_io     SB_GB_IO               121        shift_reg[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_shifter|SPI_SCK with period 2.99ns. Please declare a user-defined clock on object "p:SPI_SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 21:55:40 2022
#


Top view:               spi_shifter
Requested Frequency:    334.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK  spi_shifter|SPI_SCK  |  No paths    -      |  2.991       -0.528  |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_shifter|SPI_SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                      Arrival           
Instance         Reference               Type         Pin     Net              Time        Slack 
                 Clock                                                                           
-------------------------------------------------------------------------------------------------
shift_reg[0]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[0]     0.796       -0.528
shift_reg[1]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[1]     0.796       -0.528
shift_reg[2]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[2]     0.796       -0.528
shift_reg[3]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[3]     0.796       -0.528
shift_reg[4]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[4]     0.796       -0.528
shift_reg[5]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[5]     0.796       -0.528
shift_reg[6]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[6]     0.796       -0.528
shift_reg[7]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[7]     0.796       -0.528
shift_reg[8]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[8]     0.796       -0.528
shift_reg[9]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[9]     0.796       -0.528
=================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                        Required           
Instance         Reference               Type         Pin     Net                Time         Slack 
                 Clock                                                                              
----------------------------------------------------------------------------------------------------
SPI_SDO          spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[119]     2.836        -0.528
shift_reg[1]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[0]       2.836        -0.528
shift_reg[2]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[1]       2.836        -0.528
shift_reg[3]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[2]       2.836        -0.528
shift_reg[4]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[3]       2.836        -0.528
shift_reg[5]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[4]       2.836        -0.528
shift_reg[6]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[5]       2.836        -0.528
shift_reg[7]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[6]       2.836        -0.528
shift_reg[8]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[7]       2.836        -0.528
shift_reg[9]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[8]       2.836        -0.528
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[0] / Q
    Ending point:                            shift_reg[1] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[0]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[0]       Net          -        -       2.568     -           1         
shift_reg[1]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[1] / Q
    Ending point:                            shift_reg[2] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[1]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[1]       Net          -        -       2.568     -           1         
shift_reg[2]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[2] / Q
    Ending point:                            shift_reg[3] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[2]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[2]       Net          -        -       2.568     -           1         
shift_reg[3]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[3] / Q
    Ending point:                            shift_reg[4] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[3]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[3]       Net          -        -       2.568     -           1         
shift_reg[4]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[4] / Q
    Ending point:                            shift_reg[5] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[4]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[4]       Net          -        -       2.568     -           1         
shift_reg[5]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_DFFNE        121 uses
SB_GB           1 use
SB_LUT4         1 use

I/O ports: 5
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   121 (31%)
Total load per clock:
   spi_shifter|SPI_SCK: 1

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:55:40 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_R doesn't exist in the design netlist.ignoring the set_io command on line 1 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_R doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter...
Warning: The terminal shift_reg[0]:D is driven by non-default constant value VCC

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_shifter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	121
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	121
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_SDI, as it is not connected to any PAD
W2216: SB_GB_IO 'SPI_SCK_ibuf_gb_io' is assigned to a non-GB pin '15'. Replacing it with SB_IO 'SPI_SCK_ibuf_gb_io' and SB_GB 'SPI_SCK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	123
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	121
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	123/384
    PLBs                        :	16/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.0 (sec)

Final Design Statistics
    Number of LUTs      	:	123
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	123/384
    PLBs                        :	20/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_shifter|SPI_SCK | Frequency: 491.86 MHz | Target: 334.45 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 47
used logic cells: 123
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 47
used logic cells: 123
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design spi_shifter
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 127 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_shifter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 21:56:51 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@W: CD266 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:14:69:20|spi_sdo is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
@N: CD364 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:3:69:9|Removing redundant assignment.
Post processing for work.spi_shifter.rtl
@W: CL169 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning unused register shift_reg_6(119 downto 0). Make sure that there are no unused intermediate registers.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":37:3:37:9|Input SPI_SDI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:56:51 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:56:51 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:56:51 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:56:52 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 21:56:52 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                   Requested      Requested     Clock        Clock                     Clock
Clock                   Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     121  
=================================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Found inferred clock spi_shifter|SPI_SCK which controls 121 sequential elements including SPI_SDO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:56:52 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 21:56:53 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|User-specified initial value defined for instance shift_reg[119:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   2 /       121


@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":35:3:35:9|SB_GB_IO inserted on the port SPI_SCK.
@N: FX1017 :|SB_GB inserted on the net LED_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 121 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       SPI_SCK_ibuf_gb_io     SB_GB_IO               121        shift_reg[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_shifter|SPI_SCK with period 2.99ns. Please declare a user-defined clock on object "p:SPI_SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 21:56:53 2022
#


Top view:               spi_shifter
Requested Frequency:    334.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK  spi_shifter|SPI_SCK  |  No paths    -      |  2.991       -0.528  |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_shifter|SPI_SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                      Arrival           
Instance         Reference               Type         Pin     Net              Time        Slack 
                 Clock                                                                           
-------------------------------------------------------------------------------------------------
shift_reg[0]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[0]     0.796       -0.528
shift_reg[1]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[1]     0.796       -0.528
shift_reg[2]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[2]     0.796       -0.528
shift_reg[3]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[3]     0.796       -0.528
shift_reg[4]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[4]     0.796       -0.528
shift_reg[5]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[5]     0.796       -0.528
shift_reg[6]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[6]     0.796       -0.528
shift_reg[7]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[7]     0.796       -0.528
shift_reg[8]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[8]     0.796       -0.528
shift_reg[9]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[9]     0.796       -0.528
=================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                        Required           
Instance         Reference               Type         Pin     Net                Time         Slack 
                 Clock                                                                              
----------------------------------------------------------------------------------------------------
SPI_SDO          spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[119]     2.836        -0.528
shift_reg[1]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[0]       2.836        -0.528
shift_reg[2]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[1]       2.836        -0.528
shift_reg[3]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[2]       2.836        -0.528
shift_reg[4]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[3]       2.836        -0.528
shift_reg[5]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[4]       2.836        -0.528
shift_reg[6]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[5]       2.836        -0.528
shift_reg[7]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[6]       2.836        -0.528
shift_reg[8]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[7]       2.836        -0.528
shift_reg[9]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[8]       2.836        -0.528
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[0] / Q
    Ending point:                            shift_reg[1] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[0]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[0]       Net          -        -       2.568     -           1         
shift_reg[1]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[1] / Q
    Ending point:                            shift_reg[2] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[1]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[1]       Net          -        -       2.568     -           1         
shift_reg[2]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[2] / Q
    Ending point:                            shift_reg[3] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[2]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[2]       Net          -        -       2.568     -           1         
shift_reg[3]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[3] / Q
    Ending point:                            shift_reg[4] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[3]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[3]       Net          -        -       2.568     -           1         
shift_reg[4]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[4] / Q
    Ending point:                            shift_reg[5] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[4]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[4]       Net          -        -       2.568     -           1         
shift_reg[5]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_DFFNE        121 uses
SB_GB           1 use
SB_LUT4         1 use

I/O ports: 5
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   121 (31%)
Total load per clock:
   spi_shifter|SPI_SCK: 1

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:56:53 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_R doesn't exist in the design netlist.ignoring the set_io command on line 1 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_R doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter...
Warning: The terminal shift_reg[0]:D is driven by non-default constant value VCC

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_shifter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	121
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	121
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_SDI, as it is not connected to any PAD
W2216: SB_GB_IO 'SPI_SCK_ibuf_gb_io' is assigned to a non-GB pin '15'. Replacing it with SB_IO 'SPI_SCK_ibuf_gb_io' and SB_GB 'SPI_SCK_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	123
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	121
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	123/384
    PLBs                        :	16/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.8 (sec)

Final Design Statistics
    Number of LUTs      	:	123
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	123/384
    PLBs                        :	20/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_shifter|SPI_SCK | Frequency: 491.86 MHz | Target: 334.45 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 47
used logic cells: 123
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 47
used logic cells: 123
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design spi_shifter
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 127 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_shifter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 21:58:01 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@W: CD266 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:14:69:20|spi_sdo is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
@N: CD364 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:3:69:9|Removing redundant assignment.
Post processing for work.spi_shifter.rtl
@W: CL169 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning unused register shift_reg_6(119 downto 0). Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Register bit shift_reg(0) is always 0.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Pruning register bit 0 of shift_reg(119 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Register bit shift_reg(1) is always 0.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Pruning register bit 1 of shift_reg(119 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Register bit shift_reg(2) is always 0.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Pruning register bit 2 of shift_reg(119 downto 2). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Register bit shift_reg(3) is always 0.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Pruning register bit 3 of shift_reg(119 downto 3). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL257 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Register bit 0 always 0, optimizing ...
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Pruning register bit 4 of shift_reg(119 downto 4). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL257 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Register bit 0 always 0, optimizing ...
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Pruning register bit 5 of shift_reg(119 downto 5). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL257 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Register bit 0 always 0, optimizing ...
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Pruning register bit 6 of shift_reg(119 downto 6). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL257 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Register bit 0 always 0, optimizing ...
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Pruning register bit 7 of shift_reg(119 downto 7). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL257 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Register bit 0 always 0, optimizing ...
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Pruning register bit 8 of shift_reg(119 downto 8). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL257 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Register bit 0 always 0, optimizing ...
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Pruning register bit 9 of shift_reg(119 downto 9). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL257 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Register bit 0 always 0, optimizing ...
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Pruning register bit 10 of shift_reg(119 downto 10). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL257 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Register bit 0 always 0, optimizing ...
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":64:2:64:3|Pruning register bit 11 of shift_reg(119 downto 11). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":37:3:37:9|Input SPI_SDI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:58:01 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:58:01 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:58:01 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:58:02 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 21:58:02 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                   Requested      Requested     Clock        Clock                     Clock
Clock                   Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     109  
=================================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Found inferred clock spi_shifter|SPI_SCK which controls 109 sequential elements including SPI_SDO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:58:03 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 21:58:03 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|User-specified initial value defined for instance shift_reg[119:12] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[12] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[13] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[14] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[15] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[16] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[17] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[18] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[19] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[20] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[21] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[22] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[23] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[24] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[25] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[26] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[27] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[28] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[29] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[30] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[31] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[32] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[33] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[34] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[35] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[36] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[37] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[38] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[39] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[40] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[41] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[42] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[43] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[44] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[45] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[46] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[47] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[48] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[49] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[50] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[51] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[52] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[53] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[54] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[55] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[56] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[57] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[58] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[59] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[60] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[61] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[62] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[63] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[64] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[65] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[66] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[67] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[68] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[69] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[70] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[71] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[72] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[73] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[74] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[75] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[76] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[77] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[78] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[79] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[80] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[81] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[82] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[83] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[84] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[85] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[86] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[87] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[88] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[89] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[90] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[91] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[92] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[93] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[94] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[95] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[96] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[97] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[98] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[99] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[100] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[101] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[102] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[103] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[104] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[105] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[106] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[107] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[108] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[109] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[110] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[111] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[112] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[113] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[114] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[115] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[116] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[117] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[118] (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance SPI_SDO (in view: work.spi_shifter(rtl)) because it does not drive other instances.
@A: BN291 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Boundary register SPI_SDO (in view: work.spi_shifter(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Removing sequential instance shift_reg[119] (in view: work.spi_shifter(rtl)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock spi_shifter|SPI_SCK with period 0.69ns. Please declare a user-defined clock on object "p:SPI_SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 21:58:03 2022
#


Top view:               spi_shifter
Requested Frequency:    1459.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA

                        Requested      Estimated     Requested     Estimated               Clock        Clock                
Starting Clock          Frequency      Frequency     Period        Period        Slack     Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1459.9 MHz     NA            0.685         NA            NA        inferred     Autoconstr_clkgroup_0
=============================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 5
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:58:03 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_R doesn't exist in the design netlist.ignoring the set_io command on line 1 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_R doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter...

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_shifter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_SCK, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_SDI, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	3/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	3/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 5
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 5
used logic cells: 0
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design spi_shifter
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_shifter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 21:59:21 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@W: CD266 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:14:69:20|spi_sdo is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
@N: CD364 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:3:69:9|Removing redundant assignment.
Post processing for work.spi_shifter.rtl
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":37:3:37:9|Input SPI_SDI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:59:21 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:59:21 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:59:21 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 21:59:23 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 21:59:23 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                   Requested      Requested     Clock        Clock                     Clock
Clock                   Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     121  
=================================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Found inferred clock spi_shifter|SPI_SCK which controls 121 sequential elements including SPI_SDO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:59:23 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 21:59:23 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|User-specified initial value defined for instance shift_reg[119:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   2 /       121


@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":35:3:35:9|SB_GB_IO inserted on the port SPI_SCK.
@N: FX1017 :|SB_GB inserted on the net LED_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 121 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       SPI_SCK_ibuf_gb_io     SB_GB_IO               121        shift_reg[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_shifter|SPI_SCK with period 2.99ns. Please declare a user-defined clock on object "p:SPI_SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 21:59:24 2022
#


Top view:               spi_shifter
Requested Frequency:    334.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK  spi_shifter|SPI_SCK  |  No paths    -      |  2.991       -0.528  |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_shifter|SPI_SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                      Arrival           
Instance         Reference               Type         Pin     Net              Time        Slack 
                 Clock                                                                           
-------------------------------------------------------------------------------------------------
shift_reg[0]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[0]     0.796       -0.528
shift_reg[1]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[1]     0.796       -0.528
shift_reg[2]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[2]     0.796       -0.528
shift_reg[3]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[3]     0.796       -0.528
shift_reg[4]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[4]     0.796       -0.528
shift_reg[5]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[5]     0.796       -0.528
shift_reg[6]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[6]     0.796       -0.528
shift_reg[7]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[7]     0.796       -0.528
shift_reg[8]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[8]     0.796       -0.528
shift_reg[9]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[9]     0.796       -0.528
=================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                        Required           
Instance         Reference               Type         Pin     Net                Time         Slack 
                 Clock                                                                              
----------------------------------------------------------------------------------------------------
SPI_SDO          spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[119]     2.836        -0.528
shift_reg[1]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[0]       2.836        -0.528
shift_reg[2]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[1]       2.836        -0.528
shift_reg[3]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[2]       2.836        -0.528
shift_reg[4]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[3]       2.836        -0.528
shift_reg[5]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[4]       2.836        -0.528
shift_reg[6]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[5]       2.836        -0.528
shift_reg[7]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[6]       2.836        -0.528
shift_reg[8]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[7]       2.836        -0.528
shift_reg[9]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[8]       2.836        -0.528
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[0] / Q
    Ending point:                            shift_reg[1] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[0]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[0]       Net          -        -       2.568     -           1         
shift_reg[1]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[1] / Q
    Ending point:                            shift_reg[2] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[1]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[1]       Net          -        -       2.568     -           1         
shift_reg[2]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[2] / Q
    Ending point:                            shift_reg[3] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[2]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[2]       Net          -        -       2.568     -           1         
shift_reg[3]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[3] / Q
    Ending point:                            shift_reg[4] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[3]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[3]       Net          -        -       2.568     -           1         
shift_reg[4]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[4] / Q
    Ending point:                            shift_reg[5] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[4]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[4]       Net          -        -       2.568     -           1         
shift_reg[5]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_DFFNE        121 uses
SB_GB           1 use
SB_LUT4         1 use

I/O ports: 5
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   121 (31%)
Total load per clock:
   spi_shifter|SPI_SCK: 1

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 21:59:24 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_R doesn't exist in the design netlist.ignoring the set_io command on line 1 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_R doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter...
Warning: The terminal shift_reg[0]:D is driven by non-default constant value VCC

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_shifter

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	121
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	121
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_SDI, as it is not connected to any PAD
W2216: SB_GB_IO 'SPI_SCK_ibuf_gb_io' is assigned to a non-GB pin '15'. Replacing it with SB_IO 'SPI_SCK_ibuf_gb_io' and SB_GB 'SPI_SCK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	123
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	121
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	123/384
    PLBs                        :	16/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.9 (sec)

Final Design Statistics
    Number of LUTs      	:	123
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	123/384
    PLBs                        :	20/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	4/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_shifter|SPI_SCK | Frequency: 491.86 MHz | Target: 334.45 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 47
used logic cells: 123
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 47
used logic cells: 123
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design spi_shifter
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 127 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_shifter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 22:00:55 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@W: CD266 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:14:69:20|spi_sdo is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
@N: CD364 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:3:69:9|Removing redundant assignment.
Post processing for work.spi_shifter.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:00:55 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:00:55 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:00:55 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:00:57 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 22:00:57 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                   Requested      Requested     Clock        Clock                     Clock
Clock                   Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     121  
=================================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Found inferred clock spi_shifter|SPI_SCK which controls 121 sequential elements including SPI_SDO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 22:00:57 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 22:00:57 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|User-specified initial value defined for instance shift_reg[119:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   2 /       121


@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":35:3:35:9|SB_GB_IO inserted on the port SPI_SCK.
@N: FX1017 :|SB_GB inserted on the net LED_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 121 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       SPI_SCK_ibuf_gb_io     SB_GB_IO               121        shift_reg[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_shifter|SPI_SCK with period 2.99ns. Please declare a user-defined clock on object "p:SPI_SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 22:00:58 2022
#


Top view:               spi_shifter
Requested Frequency:    334.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK  spi_shifter|SPI_SCK  |  No paths    -      |  2.991       -0.528  |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_shifter|SPI_SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                      Arrival           
Instance         Reference               Type         Pin     Net              Time        Slack 
                 Clock                                                                           
-------------------------------------------------------------------------------------------------
shift_reg[0]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[0]     0.796       -0.528
shift_reg[1]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[1]     0.796       -0.528
shift_reg[2]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[2]     0.796       -0.528
shift_reg[3]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[3]     0.796       -0.528
shift_reg[4]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[4]     0.796       -0.528
shift_reg[5]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[5]     0.796       -0.528
shift_reg[6]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[6]     0.796       -0.528
shift_reg[7]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[7]     0.796       -0.528
shift_reg[8]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[8]     0.796       -0.528
shift_reg[9]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[9]     0.796       -0.528
=================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                        Required           
Instance         Reference               Type         Pin     Net                Time         Slack 
                 Clock                                                                              
----------------------------------------------------------------------------------------------------
SPI_SDO          spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[119]     2.836        -0.528
shift_reg[1]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[0]       2.836        -0.528
shift_reg[2]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[1]       2.836        -0.528
shift_reg[3]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[2]       2.836        -0.528
shift_reg[4]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[3]       2.836        -0.528
shift_reg[5]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[4]       2.836        -0.528
shift_reg[6]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[5]       2.836        -0.528
shift_reg[7]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[6]       2.836        -0.528
shift_reg[8]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[7]       2.836        -0.528
shift_reg[9]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[8]       2.836        -0.528
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[0] / Q
    Ending point:                            shift_reg[1] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[0]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[0]       Net          -        -       2.568     -           1         
shift_reg[1]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[1] / Q
    Ending point:                            shift_reg[2] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[1]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[1]       Net          -        -       2.568     -           1         
shift_reg[2]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[2] / Q
    Ending point:                            shift_reg[3] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[2]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[2]       Net          -        -       2.568     -           1         
shift_reg[3]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[3] / Q
    Ending point:                            shift_reg[4] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[3]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[3]       Net          -        -       2.568     -           1         
shift_reg[4]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[4] / Q
    Ending point:                            shift_reg[5] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[4]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[4]       Net          -        -       2.568     -           1         
shift_reg[5]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_DFFNE        121 uses
SB_GB           1 use
SB_LUT4         1 use

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   121 (31%)
Total load per clock:
   spi_shifter|SPI_SCK: 1

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 22:00:58 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_R doesn't exist in the design netlist.ignoring the set_io command on line 1 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_R doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter...

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_shifter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	121
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	121
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'SPI_SCK_ibuf_gb_io' is assigned to a non-GB pin '15'. Replacing it with SB_IO 'SPI_SCK_ibuf_gb_io' and SB_GB 'SPI_SCK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	122
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	121
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	122/384
    PLBs                        :	16/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	5/21


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.8 (sec)

Final Design Statistics
    Number of LUTs      	:	122
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	122/384
    PLBs                        :	18/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	5/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_shifter|SPI_SCK | Frequency: 491.86 MHz | Target: 334.45 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 50
used logic cells: 122
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 50
used logic cells: 122
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design spi_shifter
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 127 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_shifter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 22:08:10 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@W: CD266 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:14:69:20|spi_sdo is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
@N: CD364 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:3:69:9|Removing redundant assignment.
Post processing for work.spi_shifter.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:08:11 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:08:11 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:08:11 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:08:12 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 22:08:12 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                   Requested      Requested     Clock        Clock                     Clock
Clock                   Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     121  
=================================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Found inferred clock spi_shifter|SPI_SCK which controls 121 sequential elements including SPI_SDO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 22:08:12 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 22:08:12 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|User-specified initial value defined for instance shift_reg[119:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   1 /       121


@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":35:3:35:9|SB_GB_IO inserted on the port SPI_SCK.
@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":36:3:36:8|SB_GB_IO inserted on the port SPI_SS.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 121 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       SPI_SCK_ibuf_gb_io     SB_GB_IO               121        shift_reg[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_shifter|SPI_SCK with period 2.99ns. Please declare a user-defined clock on object "p:SPI_SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 22:08:13 2022
#


Top view:               spi_shifter
Requested Frequency:    334.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK  spi_shifter|SPI_SCK  |  No paths    -      |  2.991       -0.528  |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_shifter|SPI_SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                      Arrival           
Instance         Reference               Type         Pin     Net              Time        Slack 
                 Clock                                                                           
-------------------------------------------------------------------------------------------------
shift_reg[0]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[0]     0.796       -0.528
shift_reg[1]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[1]     0.796       -0.528
shift_reg[2]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[2]     0.796       -0.528
shift_reg[3]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[3]     0.796       -0.528
shift_reg[4]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[4]     0.796       -0.528
shift_reg[5]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[5]     0.796       -0.528
shift_reg[6]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[6]     0.796       -0.528
shift_reg[7]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[7]     0.796       -0.528
shift_reg[8]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[8]     0.796       -0.528
shift_reg[9]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[9]     0.796       -0.528
=================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                        Required           
Instance         Reference               Type         Pin     Net                Time         Slack 
                 Clock                                                                              
----------------------------------------------------------------------------------------------------
SPI_SDO          spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[119]     2.836        -0.528
shift_reg[1]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[0]       2.836        -0.528
shift_reg[2]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[1]       2.836        -0.528
shift_reg[3]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[2]       2.836        -0.528
shift_reg[4]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[3]       2.836        -0.528
shift_reg[5]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[4]       2.836        -0.528
shift_reg[6]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[5]       2.836        -0.528
shift_reg[7]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[6]       2.836        -0.528
shift_reg[8]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[7]       2.836        -0.528
shift_reg[9]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[8]       2.836        -0.528
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[0] / Q
    Ending point:                            shift_reg[1] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[0]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[0]       Net          -        -       2.568     -           1         
shift_reg[1]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[1] / Q
    Ending point:                            shift_reg[2] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[1]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[1]       Net          -        -       2.568     -           1         
shift_reg[2]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[2] / Q
    Ending point:                            shift_reg[3] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[2]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[2]       Net          -        -       2.568     -           1         
shift_reg[3]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[3] / Q
    Ending point:                            shift_reg[4] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[3]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[3]       Net          -        -       2.568     -           1         
shift_reg[4]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[4] / Q
    Ending point:                            shift_reg[5] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[4]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[4]       Net          -        -       2.568     -           1         
shift_reg[5]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_DFFNE        121 uses
SB_LUT4         0 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       2 uses
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   121 (31%)
Total load per clock:
   spi_shifter|SPI_SCK: 1

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 22:08:13 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_R doesn't exist in the design netlist.ignoring the set_io command on line 1 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_R doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter...

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_shifter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	121
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	122
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'SPI_SCK_ibuf_gb_io' is assigned to a non-GB pin '15'. Replacing it with SB_IO 'SPI_SCK_ibuf_gb_io' and SB_GB 'SPI_SCK_ibuf_gb_io_gb'
W2216: SB_GB_IO 'SPI_SS_ibuf_gb_io' is assigned to a non-GB pin '14'. Replacing it with SB_IO 'SPI_SS_ibuf_gb_io' and SB_GB 'SPI_SS_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	122
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	121
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	122/384
    PLBs                        :	16/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	5/21


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.8 (sec)

Final Design Statistics
    Number of LUTs      	:	122
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	122/384
    PLBs                        :	21/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	5/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_shifter|SPI_SCK | Frequency: 491.86 MHz | Target: 334.45 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 56
used logic cells: 122
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 56
used logic cells: 122
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design spi_shifter
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 127 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_shifter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 22:09:40 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@W: CD266 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:14:69:20|spi_sdo is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
@N: CD364 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":69:3:69:9|Removing redundant assignment.
Post processing for work.spi_shifter.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:09:40 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:09:41 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:09:41 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:09:42 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 22:09:42 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                   Requested      Requested     Clock        Clock                     Clock
Clock                   Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     121  
=================================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|Found inferred clock spi_shifter|SPI_SCK which controls 121 sequential elements including SPI_SDO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 22:09:42 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 22:09:42 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":64:2:64:3|User-specified initial value defined for instance shift_reg[119:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   2 /       121


@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":35:3:35:9|SB_GB_IO inserted on the port SPI_SCK.
@N: FX1017 :|SB_GB inserted on the net LED_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 121 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       SPI_SCK_ibuf_gb_io     SB_GB_IO               121        shift_reg[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_shifter|SPI_SCK with period 2.99ns. Please declare a user-defined clock on object "p:SPI_SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 22:09:43 2022
#


Top view:               spi_shifter
Requested Frequency:    334.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK  spi_shifter|SPI_SCK  |  No paths    -      |  2.991       -0.528  |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_shifter|SPI_SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                      Arrival           
Instance         Reference               Type         Pin     Net              Time        Slack 
                 Clock                                                                           
-------------------------------------------------------------------------------------------------
shift_reg[0]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[0]     0.796       -0.528
shift_reg[1]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[1]     0.796       -0.528
shift_reg[2]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[2]     0.796       -0.528
shift_reg[3]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[3]     0.796       -0.528
shift_reg[4]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[4]     0.796       -0.528
shift_reg[5]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[5]     0.796       -0.528
shift_reg[6]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[6]     0.796       -0.528
shift_reg[7]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[7]     0.796       -0.528
shift_reg[8]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[8]     0.796       -0.528
shift_reg[9]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[9]     0.796       -0.528
=================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                        Required           
Instance         Reference               Type         Pin     Net                Time         Slack 
                 Clock                                                                              
----------------------------------------------------------------------------------------------------
SPI_SDO          spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[119]     2.836        -0.528
shift_reg[1]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[0]       2.836        -0.528
shift_reg[2]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[1]       2.836        -0.528
shift_reg[3]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[2]       2.836        -0.528
shift_reg[4]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[3]       2.836        -0.528
shift_reg[5]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[4]       2.836        -0.528
shift_reg[6]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[5]       2.836        -0.528
shift_reg[7]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[6]       2.836        -0.528
shift_reg[8]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[7]       2.836        -0.528
shift_reg[9]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[8]       2.836        -0.528
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[0] / Q
    Ending point:                            shift_reg[1] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[0]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[0]       Net          -        -       2.568     -           1         
shift_reg[1]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[1] / Q
    Ending point:                            shift_reg[2] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[1]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[1]       Net          -        -       2.568     -           1         
shift_reg[2]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[2] / Q
    Ending point:                            shift_reg[3] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[2]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[2]       Net          -        -       2.568     -           1         
shift_reg[3]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[3] / Q
    Ending point:                            shift_reg[4] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[3]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[3]       Net          -        -       2.568     -           1         
shift_reg[4]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[4] / Q
    Ending point:                            shift_reg[5] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[4]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[4]       Net          -        -       2.568     -           1         
shift_reg[5]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_DFFNE        121 uses
SB_GB           1 use
SB_LUT4         1 use

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   121 (31%)
Total load per clock:
   spi_shifter|SPI_SCK: 1

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 22:09:43 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_R doesn't exist in the design netlist.ignoring the set_io command on line 1 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_R doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter...

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_shifter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	121
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	121
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'SPI_SCK_ibuf_gb_io' is assigned to a non-GB pin '15'. Replacing it with SB_IO 'SPI_SCK_ibuf_gb_io' and SB_GB 'SPI_SCK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	122
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	121
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	122/384
    PLBs                        :	16/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	5/21


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.7 (sec)

Final Design Statistics
    Number of LUTs      	:	122
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	122/384
    PLBs                        :	18/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	5/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_shifter|SPI_SCK | Frequency: 491.86 MHz | Target: 334.45 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 50
used logic cells: 122
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 50
used logic cells: 122
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design spi_shifter
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 127 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_shifter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 22:13:07 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@W: CD266 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":82:14:82:20|spi_sdo is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
@N: CD364 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":82:3:82:9|Removing redundant assignment.
Post processing for work.spi_shifter.rtl
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(0) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(6) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(9) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(12) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(14) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(16) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(21) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(25) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(28) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(32) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(44) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(48) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(49) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(50) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(51) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(52) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(53) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(60) is always 1.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(61) is always 1.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(63) is always 1.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(68) is always 1.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(69) is always 1.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(71) is always 1.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(72) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(73) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(75) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(78) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(79) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(80) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(82) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(83) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(85) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(86) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(87) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(89) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(92) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(96) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(97) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(98) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(99) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(101) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(102) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(105) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(107) is always 1.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(109) is always 1.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(112) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(113) is always 1.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(114) is always 1.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(116) is always 1.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(117) is always 0.
@N: CL189 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Register bit shift_reg(118) is always 1.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 118 to 116 of shift_reg(119 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 114 to 112 of shift_reg(119 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 109 of shift_reg(119 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 107 of shift_reg(119 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 105 of shift_reg(119 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 102 to 101 of shift_reg(119 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 99 to 96 of shift_reg(119 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 92 of shift_reg(119 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 89 of shift_reg(119 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 87 to 85 of shift_reg(119 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 83 to 82 of shift_reg(119 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 80 to 78 of shift_reg(119 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 75 of shift_reg(119 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 73 to 71 of shift_reg(119 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 69 to 68 of shift_reg(119 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 63 of shift_reg(119 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 61 to 60 of shift_reg(119 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 53 to 48 of shift_reg(119 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 44 of shift_reg(119 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 32 of shift_reg(119 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 28 of shift_reg(119 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 25 of shift_reg(119 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 21 of shift_reg(119 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 16 of shift_reg(119 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 14 of shift_reg(119 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 12 of shift_reg(119 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 9 of shift_reg(119 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 6 of shift_reg(119 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 0 of shift_reg(119 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[119]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[118]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[117]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[116]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[115]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[114]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[113]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[112]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[111]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[110]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[109]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[108]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[107]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[106]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[105]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[104]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[103]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[102]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[101]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[100]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[99]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[98]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[97]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[96]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[95]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[94]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[93]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[92]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[91]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[90]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[89]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[88]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[87]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[86]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[85]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[84]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[83]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[82]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[81]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[80]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[79]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[78]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[77]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[76]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[75]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[74]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[73]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[72]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[71]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[70]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[69]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[68]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[67]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[66]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[65]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[64]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[63]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[62]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[61]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[60]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[59]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[58]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[57]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[56]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[55]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[54]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[53]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[52]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[51]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[50]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[49]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[48]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[47]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[46]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[45]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[44]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[43]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[42]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[41]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[40]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[39]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[38]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[37]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[36]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[35]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[34]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[33]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[32]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[31]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[30]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[29]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[28]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[27]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[26]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[25]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[24]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[23]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[22]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[21]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[20]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[19]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[18]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[17]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[16]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[15]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[14]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[13]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[12]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[11]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[10]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[9]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[8]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[7]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[6]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[5]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[4]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[3]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[2]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[1]
@W: CL179 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Found combinational loop at shift_reg[0]
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 95 to 94 of shift_reg(95 downto 93). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 91 of shift_reg(91 downto 90). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 77 of shift_reg(77 downto 76). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 67 to 65 of shift_reg(67 downto 64). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 59 to 57 of shift_reg(59 downto 54). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 55 of shift_reg(59 downto 54). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 47 to 46 of shift_reg(47 downto 45). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 43 to 34 of shift_reg(43 downto 33). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 31 to 30 of shift_reg(31 downto 29). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 27 of shift_reg(27 downto 26). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 24 to 23 of shift_reg(24 downto 22). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 20 to 18 of shift_reg(20 downto 17). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 11 of shift_reg(11 downto 10). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bit 8 of shift_reg(8 downto 7). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 5 to 2 of shift_reg(5 downto 1). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@E: CL219 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Multiple non-tristate drivers for net shift_reg(103) in spi_shifter
@E: CL219 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Multiple non-tristate drivers for net shift_reg(110) in spi_shifter
@E: CL219 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Multiple non-tristate drivers for net shift_reg(119) in spi_shifter
@E: CL219 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Multiple non-tristate drivers for net shift_reg(109) in spi_shifter
@E: CL219 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Multiple non-tristate drivers for net shift_reg(102) in spi_shifter
@E: CL229 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Unresolved tristate drivers for net shift_reg(102) in spi_shifter
@E: CL229 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Unresolved tristate drivers for net shift_reg(103) in spi_shifter
@E: CL229 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Unresolved tristate drivers for net shift_reg(109) in spi_shifter
@E: CL229 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Unresolved tristate drivers for net shift_reg(110) in spi_shifter
@E: CL229 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":49:8:49:16|Unresolved tristate drivers for net shift_reg(119) in spi_shifter

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:13:07 2022

###########################################################]
@E: MF420 |Netlist read from file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\layer0.srs failed
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@E:Cannot find top netlist, aborting.Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 22:13:07 2022

###########################################################]
@E::Error while linking, aborting.
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 22:13:07 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 22:13:53 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@W: CD266 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":65:14:65:20|spi_sdo is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
@N: CD364 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":65:3:65:9|Removing redundant assignment.
Post processing for work.spi_shifter.rtl
@W: CL116 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Input data for signal shift_reg(119 downto 0) contains references to signal edges. An asynchronous reset may be missing from the sensitivity list.
@A: CL282 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Feedback mux created for signal SPI_SDO. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 119 to 57 of shift_reg(119 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Pruning register bits 55 to 0 of shift_reg(119 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL154 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":54:2:54:3|Clock on register SPI_SDO tied to a constant
@N: CL159 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":37:3:37:9|Input SPI_SDI is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:13:53 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:13:53 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:13:53 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:13:54 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 22:13:54 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

@W: MT531 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":54:2:54:3|Found signal identified as System clock which controls 1 sequential elements including shift_reg[56].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 22:13:54 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 22:13:55 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":54:2:54:3|User-specified initial value defined for instance shift_reg[56] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

@W: MO129 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":54:2:54:3|Sequential instance shift_reg[56] is reduced to a combinational gate by constant propagation.
@W: MO160 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":54:2:54:3|Register bit SPI_SDO (in view view:work.spi_shifter(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 22:13:55 2022
#


Top view:               spi_shifter
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 5
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 22:13:55 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_R doesn't exist in the design netlist.ignoring the set_io command on line 1 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_R doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter...

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_shifter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_SCK, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SPI_SDI, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	3/21


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	3/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 5
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 5
used logic cells: 0
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design spi_shifter
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_shifter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "PiDRO_syn.prj" -log "PiDRO_Implmnt/PiDRO.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of PiDRO_Implmnt/PiDRO.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: MAIN-PC

# Tue Mar 01 22:16:01 2022

#Implementation: PiDRO_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Top entity is set to spi_shifter.
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@W: CD266 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":67:14:67:20|spi_sdo is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl changed - recompiling
@N: CD630 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Synthesizing work.spi_shifter.rtl.
@N: CD364 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":67:3:67:9|Removing redundant assignment.
Post processing for work.spi_shifter.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:16:01 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:16:01 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:16:01 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_comp.srs changed - recompiling
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level
@N: NF107 :"D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO.vhdl":33:7:33:17|Selected library: work cell: spi_shifter view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 01 22:16:03 2022

###########################################################]
Pre-mapping Report

# Tue Mar 01 22:16:03 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt 
Printing clock  summary report in "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_shifter

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                   Requested      Requested     Clock        Clock                     Clock
Clock                   Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     121  
=================================================================================================

@W: MT529 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":62:2:62:3|Found inferred clock spi_shifter|SPI_SCK which controls 121 sequential elements including SPI_SDO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 22:16:03 2022

###########################################################]
Map & Optimize Report

# Tue Mar 01 22:16:03 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":62:2:62:3|User-specified initial value defined for instance shift_reg[119:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   2 /       121


@N: FX1016 :"d:\cam_offload_cache\icecube2_projects\pidro\pidro\pidro.vhdl":35:3:35:9|SB_GB_IO inserted on the port SPI_SCK.
@N: FX1017 :|SB_GB inserted on the net LED_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 121 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance
------------------------------------------------------------------------------------------
@K:CKID0001       SPI_SCK_ibuf_gb_io     SB_GB_IO               121        shift_reg[0]   
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\synwork\PiDRO_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\PiDRO.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_shifter|SPI_SCK with period 2.99ns. Please declare a user-defined clock on object "p:SPI_SCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 01 22:16:04 2022
#


Top view:               spi_shifter
Requested Frequency:    334.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK     334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
spi_shifter|SPI_SCK  spi_shifter|SPI_SCK  |  No paths    -      |  2.991       -0.528  |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_shifter|SPI_SCK
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                      Arrival           
Instance         Reference               Type         Pin     Net              Time        Slack 
                 Clock                                                                           
-------------------------------------------------------------------------------------------------
shift_reg[0]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[0]     0.796       -0.528
shift_reg[1]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[1]     0.796       -0.528
shift_reg[2]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[2]     0.796       -0.528
shift_reg[3]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[3]     0.796       -0.528
shift_reg[4]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[4]     0.796       -0.528
shift_reg[5]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[5]     0.796       -0.528
shift_reg[6]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[6]     0.796       -0.528
shift_reg[7]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[7]     0.796       -0.528
shift_reg[8]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[8]     0.796       -0.528
shift_reg[9]     spi_shifter|SPI_SCK     SB_DFFNE     Q       shift_reg[9]     0.796       -0.528
=================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                        Required           
Instance         Reference               Type         Pin     Net                Time         Slack 
                 Clock                                                                              
----------------------------------------------------------------------------------------------------
SPI_SDO          spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[119]     2.836        -0.528
shift_reg[1]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[0]       2.836        -0.528
shift_reg[2]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[1]       2.836        -0.528
shift_reg[3]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[2]       2.836        -0.528
shift_reg[4]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[3]       2.836        -0.528
shift_reg[5]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[4]       2.836        -0.528
shift_reg[6]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[5]       2.836        -0.528
shift_reg[7]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[6]       2.836        -0.528
shift_reg[8]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[7]       2.836        -0.528
shift_reg[9]     spi_shifter|SPI_SCK     SB_DFFNE     D       shift_reg[8]       2.836        -0.528
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[0] / Q
    Ending point:                            shift_reg[1] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[0]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[0]       Net          -        -       2.568     -           1         
shift_reg[1]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[1] / Q
    Ending point:                            shift_reg[2] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[1]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[1]       Net          -        -       2.568     -           1         
shift_reg[2]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[2] / Q
    Ending point:                            shift_reg[3] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[2]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[2]       Net          -        -       2.568     -           1         
shift_reg[3]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[3] / Q
    Ending point:                            shift_reg[4] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[3]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[3]       Net          -        -       2.568     -           1         
shift_reg[4]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          shift_reg[4] / Q
    Ending point:                            shift_reg[5] / D
    The start point is clocked by            spi_shifter|SPI_SCK [falling] on pin C
    The end   point is clocked by            spi_shifter|SPI_SCK [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
shift_reg[4]       SB_DFFNE     Q        Out     0.796     0.796       -         
shift_reg[4]       Net          -        -       2.568     -           1         
shift_reg[5]       SB_DFFNE     D        In      -         3.364       -         
=================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_shifter 

Mapping to part: ice40lp384qn32
Cell usage:
SB_DFFNE        121 uses
SB_GB           1 use
SB_LUT4         1 use

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   121 (31%)
Total load per clock:
   spi_shifter|SPI_SCK: 1

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 01 22:16:04 2022

###########################################################]


Synthesis exit by 0.
Current Implementation PiDRO_Implmnt its sbt path: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf " "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist" "-pQN32" "-yD:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.edf...
Parsing constraint file: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf ...
Warning: pin Y_R doesn't exist in the design netlist.ignoring the set_io command on line 1 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_B doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Y_A doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_A doesn't exist in the design netlist.ignoring the set_io command on line 4 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_B doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin X_R doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin CLK doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_R doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_B doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin B_A doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_B doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_A doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin A_R doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_R doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_A doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
Warning: pin Z_B doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf 
parse file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_pinout.pcf  error. But they are ignored
start to read sdc/scf file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
sdc_reader OK D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/PiDRO.scf
Stored edif netlist at D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter...

write Timing Constraint to D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_shifter

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --effort_level std --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc"
starting placerrunning placerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --outdir D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --effort_level std --out-sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
Package              - QN32
Design database      - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter
SDC file             - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer
Timing library       - D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter/BFPGA_DESIGN_ep
I2065: Reading device file : D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	121
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	121
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'SPI_SCK_ibuf_gb_io' is assigned to a non-GB pin '15'. Replacing it with SB_IO 'SPI_SCK_ibuf_gb_io' and SB_GB 'SPI_SCK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	122
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	121
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	122/384
    PLBs                        :	16/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	5/21


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.7 (sec)

Final Design Statistics
    Number of LUTs      	:	122
    Number of DFFs      	:	121
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	122/384
    PLBs                        :	18/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	5/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_shifter|SPI_SCK | Frequency: 491.86 MHz | Target: 334.45 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 50
used logic cells: 122
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer" --translator "D:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc" --dst_sdc_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 50
used logic cells: 122
Translating sdc file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\placer\spi_shifter_pl.sdc...
Translated sdc file is D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --outdir "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router" --sdf_file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc --outdir D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\router --sdf_file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design spi_shifter
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 127 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_shifter
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
router succeed.

"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v" --vhdl "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd" --lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --view rt --device "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --splitio  --in-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\packer\spi_shifter_pk.sdc" --out-sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.v
Writing D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt/sbt/outputs/simulation_netlist\spi_shifter_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --lib-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib" --sdc-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc" --sdf-file "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf" --report-file "D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt" --device-file "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : D:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter --lib-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP384.lib --sdc-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\netlister\spi_shifter_sbt.sdc --sdf-file D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\simulation_netlist\spi_shifter_sbt.sdf --report-file D:\cam_offload_cache\iCEcube2_projects\PiDRO\PiDRO\PiDRO_Implmnt\sbt\outputs\timer\spi_shifter_timing.rpt --device-file D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "SPI_SCK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"D:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "D:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P03.dev" --design "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\netlist\oadb-spi_shifter" --device_name iCE40LP384 --package QN32 --outdir "D:/cam_offload_cache/iCEcube2_projects/PiDRO/PiDRO/PiDRO_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
10:26:39 PM
