<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4111" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4111{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4111{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4111{left:669px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4111{left:70px;bottom:1083px;letter-spacing:0.16px;}
#t5_4111{left:360px;bottom:933px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t6_4111{left:70px;bottom:845px;letter-spacing:0.13px;}
#t7_4111{left:70px;bottom:820px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#t8_4111{left:70px;bottom:804px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#t9_4111{left:70px;bottom:787px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_4111{left:70px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_4111{left:70px;bottom:745px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tc_4111{left:70px;bottom:729px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#td_4111{left:70px;bottom:704px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#te_4111{left:70px;bottom:687px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_4111{left:70px;bottom:648px;letter-spacing:0.13px;}
#tg_4111{left:70px;bottom:617px;letter-spacing:-0.12px;word-spacing:0.01px;}
#th_4111{left:91px;bottom:599px;letter-spacing:-0.14px;}
#ti_4111{left:70px;bottom:580px;letter-spacing:-0.12px;}
#tj_4111{left:91px;bottom:562px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tk_4111{left:70px;bottom:544px;letter-spacing:-0.12px;}
#tl_4111{left:131px;bottom:543px;}
#tm_4111{left:143px;bottom:544px;}
#tn_4111{left:91px;bottom:525px;letter-spacing:-0.13px;}
#to_4111{left:91px;bottom:507px;letter-spacing:-0.11px;}
#tp_4111{left:118px;bottom:489px;letter-spacing:-0.11px;word-spacing:0.56px;}
#tq_4111{left:118px;bottom:470px;letter-spacing:-0.11px;}
#tr_4111{left:118px;bottom:452px;letter-spacing:-0.11px;}
#ts_4111{left:427px;bottom:459px;}
#tt_4111{left:146px;bottom:434px;letter-spacing:-0.12px;}
#tu_4111{left:118px;bottom:415px;letter-spacing:-0.12px;}
#tv_4111{left:146px;bottom:397px;letter-spacing:-0.13px;}
#tw_4111{left:146px;bottom:379px;letter-spacing:-0.11px;}
#tx_4111{left:173px;bottom:360px;letter-spacing:-0.12px;}
#ty_4111{left:173px;bottom:342px;letter-spacing:-0.11px;}
#tz_4111{left:173px;bottom:324px;letter-spacing:-0.12px;word-spacing:0.37px;}
#t10_4111{left:173px;bottom:305px;letter-spacing:-0.12px;}
#t11_4111{left:201px;bottom:287px;letter-spacing:-0.13px;word-spacing:0.85px;}
#t12_4111{left:173px;bottom:269px;letter-spacing:-0.07px;}
#t13_4111{left:173px;bottom:250px;letter-spacing:-0.13px;}
#t14_4111{left:118px;bottom:232px;letter-spacing:-0.07px;}
#t15_4111{left:70px;bottom:214px;letter-spacing:-0.11px;}
#t16_4111{left:70px;bottom:174px;letter-spacing:0.13px;word-spacing:0.02px;}
#t17_4111{left:70px;bottom:153px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_4111{left:76px;bottom:1050px;letter-spacing:-0.15px;}
#t19_4111{left:76px;bottom:1034px;letter-spacing:-0.12px;}
#t1a_4111{left:274px;bottom:1050px;letter-spacing:-0.15px;}
#t1b_4111{left:338px;bottom:1050px;letter-spacing:-0.13px;}
#t1c_4111{left:76px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_4111{left:76px;bottom:990px;letter-spacing:-0.15px;}
#t1e_4111{left:274px;bottom:1011px;}
#t1f_4111{left:338px;bottom:1011px;letter-spacing:-0.12px;}
#t1g_4111{left:93px;bottom:912px;letter-spacing:-0.14px;}
#t1h_4111{left:205px;bottom:912px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1i_4111{left:375px;bottom:912px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1j_4111{left:550px;bottom:912px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1k_4111{left:731px;bottom:912px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1l_4111{left:106px;bottom:888px;}
#t1m_4111{left:195px;bottom:888px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_4111{left:397px;bottom:888px;letter-spacing:-0.11px;}
#t1o_4111{left:572px;bottom:888px;letter-spacing:-0.2px;}
#t1p_4111{left:753px;bottom:888px;letter-spacing:-0.2px;}
#t1q_4111{left:70px;bottom:116px;letter-spacing:-0.16px;}
#t1r_4111{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_4111{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4111{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4111{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4111{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4111{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_4111{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_4111{font-size:15px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_4111{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_4111{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4111" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4111Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4111" style="-webkit-user-select: none;"><object width="935" height="1210" data="4111/4111.svg" type="image/svg+xml" id="pdf4111" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4111" class="t s1_4111">Vol. 3C </span><span id="t2_4111" class="t s1_4111">31-11 </span>
<span id="t3_4111" class="t s2_4111">VMX INSTRUCTION REFERENCE </span>
<span id="t4_4111" class="t s3_4111">VMCLEAR—Clear Virtual-Machine Control Structure </span>
<span id="t5_4111" class="t s4_4111">Instruction Operand Encoding </span>
<span id="t6_4111" class="t s4_4111">Description </span>
<span id="t7_4111" class="t s5_4111">This instruction applies to the VMCS whose VMCS region resides at the physical address contained in the instruction </span>
<span id="t8_4111" class="t s5_4111">operand. The instruction ensures that VMCS data for that VMCS (some of these data may be currently maintained </span>
<span id="t9_4111" class="t s5_4111">on the processor) are copied to the VMCS region in memory. It also initializes parts of the VMCS region (for </span>
<span id="ta_4111" class="t s5_4111">example, it sets the launch state of that VMCS to clear). See Chapter 25, “Virtual Machine Control Structures.” </span>
<span id="tb_4111" class="t s5_4111">The operand of this instruction is always 64 bits and is always in memory. If the operand is the current-VMCS </span>
<span id="tc_4111" class="t s5_4111">pointer, then that pointer is made invalid (set to FFFFFFFF_FFFFFFFFH). </span>
<span id="td_4111" class="t s5_4111">Note that the VMCLEAR instruction might not explicitly write any VMCS data to memory; the data may be already </span>
<span id="te_4111" class="t s5_4111">resident in memory before the VMCLEAR is executed. </span>
<span id="tf_4111" class="t s4_4111">Operation </span>
<span id="tg_4111" class="t s6_4111">IF (register operand) or (not in VMX operation) or (CR0.PE = 0) or (RFLAGS.VM = 1) or (IA32_EFER.LMA = 1 and CS.L = 0) </span>
<span id="th_4111" class="t s6_4111">THEN #UD; </span>
<span id="ti_4111" class="t s6_4111">ELSIF in VMX non-root operation </span>
<span id="tj_4111" class="t s6_4111">THEN VM exit; </span>
<span id="tk_4111" class="t s6_4111">ELSIF CPL </span><span id="tl_4111" class="t s7_4111">&gt; </span><span id="tm_4111" class="t s6_4111">0 </span>
<span id="tn_4111" class="t s6_4111">THEN #GP(0); </span>
<span id="to_4111" class="t s6_4111">ELSE </span>
<span id="tp_4111" class="t s6_4111">addr := contents of 64-bit in-memory operand; </span>
<span id="tq_4111" class="t s6_4111">IF addr is not 4KB-aligned OR </span>
<span id="tr_4111" class="t s6_4111">addr sets any bits beyond the physical-address width </span>
<span id="ts_4111" class="t s8_4111">1 </span>
<span id="tt_4111" class="t s6_4111">THEN VMfail(VMCLEAR with invalid physical address); </span>
<span id="tu_4111" class="t s6_4111">ELSIF addr = VMXON pointer </span>
<span id="tv_4111" class="t s6_4111">THEN VMfail(VMCLEAR with VMXON pointer); </span>
<span id="tw_4111" class="t s6_4111">ELSE </span>
<span id="tx_4111" class="t s6_4111">ensure that data for VMCS referenced by the operand is in memory; </span>
<span id="ty_4111" class="t s6_4111">initialize implementation-specific data in VMCS region; </span>
<span id="tz_4111" class="t s6_4111">launch state of VMCS referenced by the operand := “clear” </span>
<span id="t10_4111" class="t s6_4111">IF operand addr = current-VMCS pointer </span>
<span id="t11_4111" class="t s6_4111">THEN current-VMCS pointer := FFFFFFFF_FFFFFFFFH; </span>
<span id="t12_4111" class="t s6_4111">FI; </span>
<span id="t13_4111" class="t s6_4111">VMsucceed; </span>
<span id="t14_4111" class="t s6_4111">FI; </span>
<span id="t15_4111" class="t s6_4111">FI; </span>
<span id="t16_4111" class="t s4_4111">Flags Affected </span>
<span id="t17_4111" class="t s5_4111">See the operation section and Section 31.2. </span>
<span id="t18_4111" class="t s9_4111">Opcode/ </span>
<span id="t19_4111" class="t s9_4111">Instruction </span>
<span id="t1a_4111" class="t s9_4111">Op/En </span><span id="t1b_4111" class="t s9_4111">Description </span>
<span id="t1c_4111" class="t s6_4111">66 0F C7 /6 </span>
<span id="t1d_4111" class="t s6_4111">VMCLEAR m64 </span>
<span id="t1e_4111" class="t s6_4111">M </span><span id="t1f_4111" class="t s6_4111">Copy VMCS data to VMCS region in memory. </span>
<span id="t1g_4111" class="t s6_4111">Op/En </span><span id="t1h_4111" class="t s6_4111">Operand 1 </span><span id="t1i_4111" class="t s6_4111">Operand 2 </span><span id="t1j_4111" class="t s6_4111">Operand 3 </span><span id="t1k_4111" class="t s6_4111">Operand 4 </span>
<span id="t1l_4111" class="t s6_4111">M </span><span id="t1m_4111" class="t s6_4111">ModRM:r/m (r) </span><span id="t1n_4111" class="t s6_4111">NA </span><span id="t1o_4111" class="t s6_4111">NA </span><span id="t1p_4111" class="t s6_4111">NA </span>
<span id="t1q_4111" class="t s6_4111">1. </span><span id="t1r_4111" class="t s6_4111">If IA32_VMX_BASIC[48] is read as 1, VMfail occurs if addr sets any bits in the range 63:32; see Appendix A.1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
