<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Da Vinci Firmware: Davinci_2/Core/Src/lsm6dso32_reg.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="PRT-logo-horizontal-dark-resized.png"/></td>
  <td id="projectalign">
   <div id="projectname">Da Vinci Firmware<span id="projectnumber">&#160;1</span>
   </div>
   <div id="projectbrief">Firmware for the DaVinci-M rocket avionics board.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('lsm6dso32__reg_8c.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">lsm6dso32_reg.c File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>LSM6DSO32 driver file.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="lsm6dso32__reg_8h_source.html">lsm6dso32_reg.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="main_8h_source.html">main.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for lsm6dso32_reg.c:</div>
<div class="dyncontent">
<div class="center"><img src="lsm6dso32__reg_8c__incl.png" border="0" usemap="#a_davinci__2_2_core_2_src_2lsm6dso32__reg_8c" alt=""/></div>
<map name="a_davinci__2_2_core_2_src_2lsm6dso32__reg_8c" id="a_davinci__2_2_core_2_src_2lsm6dso32__reg_8c">
<area shape="rect" title="LSM6DSO32 driver file." alt="" coords="118,5,253,48"/>
<area shape="rect" href="lsm6dso32__reg_8h.html" title="This file contains all the functions prototypes for the lsm6dso32_reg.c driver." alt="" coords="68,96,188,123"/>
<area shape="poly" title=" " alt="" coords="173,50,148,85,144,82,169,47"/>
<area shape="rect" href="main_8h.html" title=": Header for main.c file. This file contains the common defines of the application." alt="" coords="213,96,273,123"/>
<area shape="poly" title=" " alt="" coords="202,47,227,82,223,85,198,50"/>
<area shape="rect" title=" " alt="" coords="5,171,70,197"/>
<area shape="poly" title=" " alt="" coords="114,125,66,163,63,159,111,121"/>
<area shape="rect" title=" " alt="" coords="94,171,162,197"/>
<area shape="poly" title=" " alt="" coords="131,123,131,155,126,155,126,123"/>
<area shape="rect" title=" " alt="" coords="187,171,248,197"/>
<area shape="poly" title=" " alt="" coords="145,121,192,159,189,163,142,125"/>
</map>
</div>
</div>
<p><a href="lsm6dso32__reg_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga8a1c0ffbfeac9a6bc81cb213841ff622"><td class="memItemLeft" align="right" valign="top">int32_t <a class="el" href="group___l_i_s2_m_d_l.html#ga5181eb756a197a06d1c4ed1f40a065bc">__weak</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___interfaces___functions.html#ga8a1c0ffbfeac9a6bc81cb213841ff622">lsm6dso32_read_reg</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t reg, uint8_t *data, uint16_t len)</td></tr>
<tr class="memdesc:ga8a1c0ffbfeac9a6bc81cb213841ff622"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read generic device register.  <br /></td></tr>
<tr class="separator:ga8a1c0ffbfeac9a6bc81cb213841ff622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d73a3b699323e6d046f70201e9e61a"><td class="memItemLeft" align="right" valign="top">int32_t <a class="el" href="group___l_i_s2_m_d_l.html#ga5181eb756a197a06d1c4ed1f40a065bc">__weak</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___interfaces___functions.html#ga10d73a3b699323e6d046f70201e9e61a">lsm6dso32_write_reg</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t reg, uint8_t *data, uint16_t len)</td></tr>
<tr class="memdesc:ga10d73a3b699323e6d046f70201e9e61a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write generic device register.  <br /></td></tr>
<tr class="separator:ga10d73a3b699323e6d046f70201e9e61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2d31d72ede7467a704320f04974d1d"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensitivity.html#gabc2d31d72ede7467a704320f04974d1d">lsm6dso32_from_fs4_to_mg</a> (int16_t lsb)</td></tr>
<tr class="separator:gabc2d31d72ede7467a704320f04974d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6211f78a83fd49bc4912c1adb5105618"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensitivity.html#ga6211f78a83fd49bc4912c1adb5105618">lsm6dso32_from_fs8_to_mg</a> (int16_t lsb)</td></tr>
<tr class="separator:ga6211f78a83fd49bc4912c1adb5105618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccac5dfa532bb24e56084c864848866f"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensitivity.html#gaccac5dfa532bb24e56084c864848866f">lsm6dso32_from_fs16_to_mg</a> (int16_t lsb)</td></tr>
<tr class="separator:gaccac5dfa532bb24e56084c864848866f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6fba961a799433dd780c304a497ccc7"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensitivity.html#gac6fba961a799433dd780c304a497ccc7">lsm6dso32_from_fs32_to_mg</a> (int16_t lsb)</td></tr>
<tr class="separator:gac6fba961a799433dd780c304a497ccc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548ca8fc57a366469b80400f6d955e52"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensitivity.html#ga548ca8fc57a366469b80400f6d955e52">lsm6dso32_from_fs125_to_mdps</a> (int16_t lsb)</td></tr>
<tr class="separator:ga548ca8fc57a366469b80400f6d955e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef93df5ac730704bb3360a914f49aa8"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensitivity.html#ga4ef93df5ac730704bb3360a914f49aa8">lsm6dso32_from_fs250_to_mdps</a> (int16_t lsb)</td></tr>
<tr class="separator:ga4ef93df5ac730704bb3360a914f49aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3571ef6f4ba16e4eab4c6a9278712698"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensitivity.html#ga3571ef6f4ba16e4eab4c6a9278712698">lsm6dso32_from_fs500_to_mdps</a> (int16_t lsb)</td></tr>
<tr class="separator:ga3571ef6f4ba16e4eab4c6a9278712698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fc09b51a47d6af9ee875f251a25025d"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensitivity.html#ga1fc09b51a47d6af9ee875f251a25025d">lsm6dso32_from_fs1000_to_mdps</a> (int16_t lsb)</td></tr>
<tr class="separator:ga1fc09b51a47d6af9ee875f251a25025d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae57bfb3a87aed6927df02f9243ba2e42"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensitivity.html#gae57bfb3a87aed6927df02f9243ba2e42">lsm6dso32_from_fs2000_to_mdps</a> (int16_t lsb)</td></tr>
<tr class="separator:gae57bfb3a87aed6927df02f9243ba2e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dd1144c67c9e65a08f689efd2a92d4a"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensitivity.html#ga1dd1144c67c9e65a08f689efd2a92d4a">lsm6dso32_from_lsb_to_celsius</a> (int16_t lsb)</td></tr>
<tr class="separator:ga1dd1144c67c9e65a08f689efd2a92d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4567e4d99b9e7e80a852e140ac4d8e5"><td class="memItemLeft" align="right" valign="top">float_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensitivity.html#gac4567e4d99b9e7e80a852e140ac4d8e5">lsm6dso32_from_lsb_to_nsec</a> (int16_t lsb)</td></tr>
<tr class="separator:gac4567e4d99b9e7e80a852e140ac4d8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288aee4c8f26697016c0301b2deed9a1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga288aee4c8f26697016c0301b2deed9a1">lsm6dso32_xl_full_scale_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#ade35e39478ba26b4039ec531b603c4ce">lsm6dso32_fs_xl_t</a> val)</td></tr>
<tr class="memdesc:ga288aee4c8f26697016c0301b2deed9a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer full-scale selection.[set].  <br /></td></tr>
<tr class="separator:ga288aee4c8f26697016c0301b2deed9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb318d5c99f38320add2289aa447431"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga5cb318d5c99f38320add2289aa447431">lsm6dso32_xl_full_scale_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#ade35e39478ba26b4039ec531b603c4ce">lsm6dso32_fs_xl_t</a> *val)</td></tr>
<tr class="memdesc:ga5cb318d5c99f38320add2289aa447431"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer full-scale selection.[get].  <br /></td></tr>
<tr class="separator:ga5cb318d5c99f38320add2289aa447431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a207ff3be5517a47acab40953de7863"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga4a207ff3be5517a47acab40953de7863">lsm6dso32_xl_data_rate_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a854071707d69a3860d8e2df9394c5375">lsm6dso32_odr_xl_t</a> val)</td></tr>
<tr class="memdesc:ga4a207ff3be5517a47acab40953de7863"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer UI data rate and power mode selection.[set].  <br /></td></tr>
<tr class="separator:ga4a207ff3be5517a47acab40953de7863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92969236ee0211ce4c726483d98ac33b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga92969236ee0211ce4c726483d98ac33b">lsm6dso32_xl_data_rate_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a854071707d69a3860d8e2df9394c5375">lsm6dso32_odr_xl_t</a> *val)</td></tr>
<tr class="memdesc:ga92969236ee0211ce4c726483d98ac33b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer UI data rate selection.[get].  <br /></td></tr>
<tr class="separator:ga92969236ee0211ce4c726483d98ac33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b93457fed0a7e99562effc7e3471f8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga12b93457fed0a7e99562effc7e3471f8">lsm6dso32_gy_full_scale_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#ac425892165cab74cfcc146afa93aca3d">lsm6dso32_fs_g_t</a> val)</td></tr>
<tr class="memdesc:ga12b93457fed0a7e99562effc7e3471f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope UI chain full-scale selection.[set].  <br /></td></tr>
<tr class="separator:ga12b93457fed0a7e99562effc7e3471f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67b3727da5b7592d9f1afcaa1d7c360"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaa67b3727da5b7592d9f1afcaa1d7c360">lsm6dso32_gy_full_scale_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#ac425892165cab74cfcc146afa93aca3d">lsm6dso32_fs_g_t</a> *val)</td></tr>
<tr class="memdesc:gaa67b3727da5b7592d9f1afcaa1d7c360"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope UI chain full-scale selection.[get].  <br /></td></tr>
<tr class="separator:gaa67b3727da5b7592d9f1afcaa1d7c360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75b7ca75f4735dc4c43d3e1d5f239f3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaa75b7ca75f4735dc4c43d3e1d5f239f3">lsm6dso32_gy_data_rate_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#ac44146676871b1170eb2c64e693d1df8">lsm6dso32_odr_g_t</a> val)</td></tr>
<tr class="memdesc:gaa75b7ca75f4735dc4c43d3e1d5f239f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope UI data rate selection.[set].  <br /></td></tr>
<tr class="separator:gaa75b7ca75f4735dc4c43d3e1d5f239f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ea6fe82732ca29e4256fb141684603"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaa0ea6fe82732ca29e4256fb141684603">lsm6dso32_gy_data_rate_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#ac44146676871b1170eb2c64e693d1df8">lsm6dso32_odr_g_t</a> *val)</td></tr>
<tr class="memdesc:gaa0ea6fe82732ca29e4256fb141684603"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope UI data rate selection.[get].  <br /></td></tr>
<tr class="separator:gaa0ea6fe82732ca29e4256fb141684603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30512a87983b4e5a07558e4303b2d275"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga30512a87983b4e5a07558e4303b2d275">lsm6dso32_block_data_update_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga30512a87983b4e5a07558e4303b2d275"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block data update.[set].  <br /></td></tr>
<tr class="separator:ga30512a87983b4e5a07558e4303b2d275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdbf783b21755c13b0360cc71b5e423f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gacdbf783b21755c13b0360cc71b5e423f">lsm6dso32_block_data_update_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gacdbf783b21755c13b0360cc71b5e423f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block data update.[get].  <br /></td></tr>
<tr class="separator:gacdbf783b21755c13b0360cc71b5e423f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2426edf9bb86527eb49573181a5350b7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga2426edf9bb86527eb49573181a5350b7">lsm6dso32_xl_offset_weight_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a767afb056550d11758bfbafb7b7f2745">lsm6dso32_usr_off_w_t</a> val)</td></tr>
<tr class="memdesc:ga2426edf9bb86527eb49573181a5350b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Weight of XL user offset bits of registers X_OFS_USR (73h), Y_OFS_USR (74h), Z_OFS_USR (75h).[set].  <br /></td></tr>
<tr class="separator:ga2426edf9bb86527eb49573181a5350b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70bb40faba4d679cc6f6289ac8ea2bca"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga70bb40faba4d679cc6f6289ac8ea2bca">lsm6dso32_xl_offset_weight_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a767afb056550d11758bfbafb7b7f2745">lsm6dso32_usr_off_w_t</a> *val)</td></tr>
<tr class="memdesc:ga70bb40faba4d679cc6f6289ac8ea2bca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Weight of XL user offset bits of registers X_OFS_USR (73h), Y_OFS_USR (74h), Z_OFS_USR (75h).[get].  <br /></td></tr>
<tr class="separator:ga70bb40faba4d679cc6f6289ac8ea2bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c3f8a721a7e705b71e55ca8bad0689"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga93c3f8a721a7e705b71e55ca8bad0689">lsm6dso32_all_sources_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__all__sources__t.html">lsm6dso32_all_sources_t</a> *val)</td></tr>
<tr class="memdesc:ga93c3f8a721a7e705b71e55ca8bad0689"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read all the interrupt flag of the device.[get].  <br /></td></tr>
<tr class="separator:ga93c3f8a721a7e705b71e55ca8bad0689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e34429698fde27bc100204d476e796"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaa8e34429698fde27bc100204d476e796">lsm6dso32_status_reg_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__status__reg__t.html">lsm6dso32_status_reg_t</a> *val)</td></tr>
<tr class="memdesc:gaa8e34429698fde27bc100204d476e796"><td class="mdescLeft">&#160;</td><td class="mdescRight">The STATUS_REG register is read by the primary interface.[get].  <br /></td></tr>
<tr class="separator:gaa8e34429698fde27bc100204d476e796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4405664ce229021a673a0a4382c3ee43"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga4405664ce229021a673a0a4382c3ee43">lsm6dso32_xl_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga4405664ce229021a673a0a4382c3ee43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer new data available.[get].  <br /></td></tr>
<tr class="separator:ga4405664ce229021a673a0a4382c3ee43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b77a358633297d7f4e1d009f55409fb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga7b77a358633297d7f4e1d009f55409fb">lsm6dso32_gy_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga7b77a358633297d7f4e1d009f55409fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope new data available.[get].  <br /></td></tr>
<tr class="separator:ga7b77a358633297d7f4e1d009f55409fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a41d50aa0d6fd56c063295d03e31ae8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga9a41d50aa0d6fd56c063295d03e31ae8">lsm6dso32_temp_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga9a41d50aa0d6fd56c063295d03e31ae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature new data available.[get].  <br /></td></tr>
<tr class="separator:ga9a41d50aa0d6fd56c063295d03e31ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1f2830a6ad925a54dc359493a57719"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga9a1f2830a6ad925a54dc359493a57719">lsm6dso32_xl_usr_offset_x_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga9a1f2830a6ad925a54dc359493a57719"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer X-axis user offset correction expressed in two’s complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[set].  <br /></td></tr>
<tr class="separator:ga9a1f2830a6ad925a54dc359493a57719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga096a3da79f4ca8a6b19e0942c6c3c57e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga096a3da79f4ca8a6b19e0942c6c3c57e">lsm6dso32_xl_usr_offset_x_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga096a3da79f4ca8a6b19e0942c6c3c57e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer X-axis user offset correction expressed in two’s complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[get].  <br /></td></tr>
<tr class="separator:ga096a3da79f4ca8a6b19e0942c6c3c57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec9d28299b8e97b22afab95ba08ce39"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga4ec9d28299b8e97b22afab95ba08ce39">lsm6dso32_xl_usr_offset_y_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga4ec9d28299b8e97b22afab95ba08ce39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer Y-axis user offset correction expressed in two’s complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[set].  <br /></td></tr>
<tr class="separator:ga4ec9d28299b8e97b22afab95ba08ce39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc6c4e26fde2c0c9561b455c2a46471e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gabc6c4e26fde2c0c9561b455c2a46471e">lsm6dso32_xl_usr_offset_y_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:gabc6c4e26fde2c0c9561b455c2a46471e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer Y-axis user offset correction expressed in two’s complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[get].  <br /></td></tr>
<tr class="separator:gabc6c4e26fde2c0c9561b455c2a46471e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee73f7a7372b236d2c64edc948faab2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga3ee73f7a7372b236d2c64edc948faab2">lsm6dso32_xl_usr_offset_z_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga3ee73f7a7372b236d2c64edc948faab2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer Z-axis user offset correction expressed in two’s complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[set].  <br /></td></tr>
<tr class="separator:ga3ee73f7a7372b236d2c64edc948faab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga219a33c09522202c0e5aca2337137e95"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga219a33c09522202c0e5aca2337137e95">lsm6dso32_xl_usr_offset_z_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga219a33c09522202c0e5aca2337137e95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer Z-axis user offset correction expressed in two’s complement, weight depends on USR_OFF_W in CTRL6_C (15h). The value must be in the range [-127 127].[get].  <br /></td></tr>
<tr class="separator:ga219a33c09522202c0e5aca2337137e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1cd2ce1f6f96122af733334b13b84d8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gae1cd2ce1f6f96122af733334b13b84d8">lsm6dso32_xl_usr_offset_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gae1cd2ce1f6f96122af733334b13b84d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables user offset on out.[set].  <br /></td></tr>
<tr class="separator:gae1cd2ce1f6f96122af733334b13b84d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga196e508640b9c4a5edb50d20a196b188"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga196e508640b9c4a5edb50d20a196b188">lsm6dso32_xl_usr_offset_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga196e508640b9c4a5edb50d20a196b188"><td class="mdescLeft">&#160;</td><td class="mdescRight">User offset on out flag.[get].  <br /></td></tr>
<tr class="separator:ga196e508640b9c4a5edb50d20a196b188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3b7eba12abfa4c8045633240c8811f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___timestamp.html#ga3f3b7eba12abfa4c8045633240c8811f">lsm6dso32_timestamp_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga3f3b7eba12abfa4c8045633240c8811f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables timestamp counter.[set].  <br /></td></tr>
<tr class="separator:ga3f3b7eba12abfa4c8045633240c8811f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7befb023f1e1431379c972010386e6d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___timestamp.html#gaa7befb023f1e1431379c972010386e6d">lsm6dso32_timestamp_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gaa7befb023f1e1431379c972010386e6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables timestamp counter.[get].  <br /></td></tr>
<tr class="separator:gaa7befb023f1e1431379c972010386e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ecba35e18df1b244616ac3c75d7a0e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___timestamp.html#gac2ecba35e18df1b244616ac3c75d7a0e">lsm6dso32_timestamp_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint32_t *val)</td></tr>
<tr class="memdesc:gac2ecba35e18df1b244616ac3c75d7a0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timestamp first data output register (r). The value is expressed as a 32-bit word and the bit resolution is 25 μs.[get].  <br /></td></tr>
<tr class="separator:gac2ecba35e18df1b244616ac3c75d7a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9dd15bfed2af64190ad32903a74e81"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___data__output.html#ga5c9dd15bfed2af64190ad32903a74e81">lsm6dso32_rounding_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a1be389dea58b13c11667cccdc5a35ea3">lsm6dso32_rounding_t</a> val)</td></tr>
<tr class="memdesc:ga5c9dd15bfed2af64190ad32903a74e81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Circular burst-mode (rounding) read of the output registers.[set].  <br /></td></tr>
<tr class="separator:ga5c9dd15bfed2af64190ad32903a74e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga731c69087b6932c4a7c35cafaa190ecb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___data__output.html#ga731c69087b6932c4a7c35cafaa190ecb">lsm6dso32_rounding_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a1be389dea58b13c11667cccdc5a35ea3">lsm6dso32_rounding_t</a> *val)</td></tr>
<tr class="memdesc:ga731c69087b6932c4a7c35cafaa190ecb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope UI chain full-scale selection.[get].  <br /></td></tr>
<tr class="separator:ga731c69087b6932c4a7c35cafaa190ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db53fcf887c593aca9de5cc33eb230a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___data__output.html#ga2db53fcf887c593aca9de5cc33eb230a">lsm6dso32_temperature_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, int16_t *val)</td></tr>
<tr class="memdesc:ga2db53fcf887c593aca9de5cc33eb230a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature data output register (r). L and H registers together express a 16-bit word in two’s complement.[get].  <br /></td></tr>
<tr class="separator:ga2db53fcf887c593aca9de5cc33eb230a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e215fa4bc8336ae979b86811b148ba"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___data__output.html#ga07e215fa4bc8336ae979b86811b148ba">lsm6dso32_angular_rate_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, int16_t *val)</td></tr>
<tr class="memdesc:ga07e215fa4bc8336ae979b86811b148ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Angular rate sensor. The value is expressed as a 16-bit word in two’s complement.[get].  <br /></td></tr>
<tr class="separator:ga07e215fa4bc8336ae979b86811b148ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8dc13475f3f44471dc2b3ffa5ccb4fd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___data__output.html#gae8dc13475f3f44471dc2b3ffa5ccb4fd">lsm6dso32_acceleration_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, int16_t *val)</td></tr>
<tr class="memdesc:gae8dc13475f3f44471dc2b3ffa5ccb4fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear acceleration output register. The value is expressed as a 16-bit word in two’s complement.[get].  <br /></td></tr>
<tr class="separator:gae8dc13475f3f44471dc2b3ffa5ccb4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab41f053540cce14dcd872b539a848e7d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___data__output.html#gab41f053540cce14dcd872b539a848e7d">lsm6dso32_fifo_out_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:gab41f053540cce14dcd872b539a848e7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO data output [get].  <br /></td></tr>
<tr class="separator:gab41f053540cce14dcd872b539a848e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4727597e6fdeca9fee4da9c43d1c9a9f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___data__output.html#ga4727597e6fdeca9fee4da9c43d1c9a9f">lsm6dso32_number_of_steps_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:ga4727597e6fdeca9fee4da9c43d1c9a9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Step counter output register.[get].  <br /></td></tr>
<tr class="separator:ga4727597e6fdeca9fee4da9c43d1c9a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55797d992dd342c8b9254cfbcf4e853b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___data__output.html#ga55797d992dd342c8b9254cfbcf4e853b">lsm6dso32_steps_reset</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx)</td></tr>
<tr class="memdesc:ga55797d992dd342c8b9254cfbcf4e853b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset step counter register.[get].  <br /></td></tr>
<tr class="separator:ga55797d992dd342c8b9254cfbcf4e853b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd72acbb5c4e8bb1643065f2f878150"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__common.html#ga7dd72acbb5c4e8bb1643065f2f878150">lsm6dso32_odr_cal_reg_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga7dd72acbb5c4e8bb1643065f2f878150"><td class="mdescLeft">&#160;</td><td class="mdescRight">Difference in percentage of the effective ODR(and timestamp rate) with respect to the typical. Step: 0.15%. 8-bit format, 2's complement.[set].  <br /></td></tr>
<tr class="separator:ga7dd72acbb5c4e8bb1643065f2f878150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba344d30bfc4e470d61681ad83ebefc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__common.html#ga7ba344d30bfc4e470d61681ad83ebefc">lsm6dso32_odr_cal_reg_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga7ba344d30bfc4e470d61681ad83ebefc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Difference in percentage of the effective ODR(and timestamp rate) with respect to the typical. Step: 0.15%. 8-bit format, 2's complement.[get].  <br /></td></tr>
<tr class="separator:ga7ba344d30bfc4e470d61681ad83ebefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e20a310b0f7a40c07b4dce8d758f1a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__common.html#ga42e20a310b0f7a40c07b4dce8d758f1a">lsm6dso32_mem_bank_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a3c35e30eece280acaf7ce471e01272e6">lsm6dso32_reg_access_t</a> val)</td></tr>
<tr class="memdesc:ga42e20a310b0f7a40c07b4dce8d758f1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable access to the embedded functions/sensor hub configuration registers.[set].  <br /></td></tr>
<tr class="separator:ga42e20a310b0f7a40c07b4dce8d758f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44b5a25dfd2fefd595693fa6fe67ea2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__common.html#gaf44b5a25dfd2fefd595693fa6fe67ea2">lsm6dso32_mem_bank_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a3c35e30eece280acaf7ce471e01272e6">lsm6dso32_reg_access_t</a> *val)</td></tr>
<tr class="memdesc:gaf44b5a25dfd2fefd595693fa6fe67ea2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable access to the embedded functions/sensor hub configuration registers.[get].  <br /></td></tr>
<tr class="separator:gaf44b5a25dfd2fefd595693fa6fe67ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc6e8c70957d336f735bd1387690123f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__common.html#gadc6e8c70957d336f735bd1387690123f">lsm6dso32_ln_pg_write_byte</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t address, uint8_t *val)</td></tr>
<tr class="memdesc:gadc6e8c70957d336f735bd1387690123f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a line(byte) in a page.[set].  <br /></td></tr>
<tr class="separator:gadc6e8c70957d336f735bd1387690123f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0789fd4aaf8ebfd3c8ee35db24714705"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__common.html#ga0789fd4aaf8ebfd3c8ee35db24714705">lsm6dso32_ln_pg_write</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t address, uint8_t *buf, uint8_t len)</td></tr>
<tr class="memdesc:ga0789fd4aaf8ebfd3c8ee35db24714705"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write buffer in a page.[set].  <br /></td></tr>
<tr class="separator:ga0789fd4aaf8ebfd3c8ee35db24714705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e472ef1bfee2b46a3f02adb4081cd8e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__common.html#ga1e472ef1bfee2b46a3f02adb4081cd8e">lsm6dso32_ln_pg_read_byte</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t address, uint8_t *val)</td></tr>
<tr class="memdesc:ga1e472ef1bfee2b46a3f02adb4081cd8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a line(byte) in a page.[get].  <br /></td></tr>
<tr class="separator:ga1e472ef1bfee2b46a3f02adb4081cd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c3d444715005f00353488620e7c570"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__common.html#ga76c3d444715005f00353488620e7c570">lsm6dso32_data_ready_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#aca01eda48340c66833cfed712f2c7550">lsm6dso32_dataready_pulsed_t</a> val)</td></tr>
<tr class="memdesc:ga76c3d444715005f00353488620e7c570"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data-ready pulsed / letched mode.[set].  <br /></td></tr>
<tr class="separator:ga76c3d444715005f00353488620e7c570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931fedfcf1345b729b73102d776346b9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__common.html#ga931fedfcf1345b729b73102d776346b9">lsm6dso32_data_ready_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#aca01eda48340c66833cfed712f2c7550">lsm6dso32_dataready_pulsed_t</a> *val)</td></tr>
<tr class="memdesc:ga931fedfcf1345b729b73102d776346b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data-ready pulsed / letched mode.[get].  <br /></td></tr>
<tr class="separator:ga931fedfcf1345b729b73102d776346b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e742d20c530d462bad81bab6c714e4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__common.html#gaa4e742d20c530d462bad81bab6c714e4">lsm6dso32_device_id_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:gaa4e742d20c530d462bad81bab6c714e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device "Who am I".[get].  <br /></td></tr>
<tr class="separator:gaa4e742d20c530d462bad81bab6c714e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga707b1b9bbf8f3b22de02fc3a9d4adcad"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__common.html#ga707b1b9bbf8f3b22de02fc3a9d4adcad">lsm6dso32_reset_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga707b1b9bbf8f3b22de02fc3a9d4adcad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset. Restore the default values in user registers[set].  <br /></td></tr>
<tr class="separator:ga707b1b9bbf8f3b22de02fc3a9d4adcad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aca047ea6c5a83128e6270ef03686e3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__common.html#ga2aca047ea6c5a83128e6270ef03686e3">lsm6dso32_reset_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga2aca047ea6c5a83128e6270ef03686e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset. Restore the default values in user registers.[get].  <br /></td></tr>
<tr class="separator:ga2aca047ea6c5a83128e6270ef03686e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99a50057babb888d89599d2162b5040"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__common.html#gab99a50057babb888d89599d2162b5040">lsm6dso32_auto_increment_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gab99a50057babb888d89599d2162b5040"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address automatically incremented during a multiple byte access with a serial interface.[set].  <br /></td></tr>
<tr class="separator:gab99a50057babb888d89599d2162b5040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9def5b875c5921034fcf3234f64aea91"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__common.html#ga9def5b875c5921034fcf3234f64aea91">lsm6dso32_auto_increment_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga9def5b875c5921034fcf3234f64aea91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address automatically incremented during a multiple byte access with a serial interface.[get].  <br /></td></tr>
<tr class="separator:ga9def5b875c5921034fcf3234f64aea91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1fdf93fb72c7cec70d7b20865f2fb4c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__common.html#gaa1fdf93fb72c7cec70d7b20865f2fb4c">lsm6dso32_boot_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaa1fdf93fb72c7cec70d7b20865f2fb4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reboot memory content. Reload the calibration parameters.[set].  <br /></td></tr>
<tr class="separator:gaa1fdf93fb72c7cec70d7b20865f2fb4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74b97fef86103f0a73aebe451b18c973"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__common.html#ga74b97fef86103f0a73aebe451b18c973">lsm6dso32_boot_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga74b97fef86103f0a73aebe451b18c973"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reboot memory content. Reload the calibration parameters.[get].  <br /></td></tr>
<tr class="separator:ga74b97fef86103f0a73aebe451b18c973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd69817cf56dcaa72f32b4046c891f6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__common.html#gadcd69817cf56dcaa72f32b4046c891f6">lsm6dso32_xl_self_test_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a15c11b741f147ef8023625d49bc7584c">lsm6dso32_st_xl_t</a> val)</td></tr>
<tr class="memdesc:gadcd69817cf56dcaa72f32b4046c891f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear acceleration sensor self-test enable.[set].  <br /></td></tr>
<tr class="separator:gadcd69817cf56dcaa72f32b4046c891f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2519d81127bf0a0c950f9d303c9c078"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__common.html#gaa2519d81127bf0a0c950f9d303c9c078">lsm6dso32_xl_self_test_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a15c11b741f147ef8023625d49bc7584c">lsm6dso32_st_xl_t</a> *val)</td></tr>
<tr class="memdesc:gaa2519d81127bf0a0c950f9d303c9c078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear acceleration sensor self-test enable.[get].  <br /></td></tr>
<tr class="separator:gaa2519d81127bf0a0c950f9d303c9c078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d5e8d0286f4d94faf00806f8fb1b1ff"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__common.html#ga6d5e8d0286f4d94faf00806f8fb1b1ff">lsm6dso32_gy_self_test_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a5a99ad8b9ac22ffdfe8c1e45738fa326">lsm6dso32_st_g_t</a> val)</td></tr>
<tr class="memdesc:ga6d5e8d0286f4d94faf00806f8fb1b1ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Angular rate sensor self-test enable.[set].  <br /></td></tr>
<tr class="separator:ga6d5e8d0286f4d94faf00806f8fb1b1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ce599c6d658875103bdb189ae89f5aa"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__common.html#ga7ce599c6d658875103bdb189ae89f5aa">lsm6dso32_gy_self_test_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a5a99ad8b9ac22ffdfe8c1e45738fa326">lsm6dso32_st_g_t</a> *val)</td></tr>
<tr class="memdesc:ga7ce599c6d658875103bdb189ae89f5aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Angular rate sensor self-test enable.[get].  <br /></td></tr>
<tr class="separator:ga7ce599c6d658875103bdb189ae89f5aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga523c4ca3f51f19e481feab3f14989e43"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__filters.html#ga523c4ca3f51f19e481feab3f14989e43">lsm6dso32_xl_filter_lp2_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga523c4ca3f51f19e481feab3f14989e43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer output from LPF2 filtering stage selection.[set].  <br /></td></tr>
<tr class="separator:ga523c4ca3f51f19e481feab3f14989e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6613284412a8d411cb1ebde0cc5a9479"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__filters.html#ga6613284412a8d411cb1ebde0cc5a9479">lsm6dso32_xl_filter_lp2_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga6613284412a8d411cb1ebde0cc5a9479"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer output from LPF2 filtering stage selection.[get].  <br /></td></tr>
<tr class="separator:ga6613284412a8d411cb1ebde0cc5a9479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad810126e0de93d4296f0edc4d19f4ee2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__filters.html#gad810126e0de93d4296f0edc4d19f4ee2">lsm6dso32_gy_filter_lp1_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gad810126e0de93d4296f0edc4d19f4ee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables gyroscope digital LPF1 if auxiliary SPI is disabled; the bandwidth can be selected through FTYPE [2:0] in CTRL6_C (15h).[set].  <br /></td></tr>
<tr class="separator:gad810126e0de93d4296f0edc4d19f4ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b852d3e609b19f4382561e62c40fd9b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__filters.html#ga4b852d3e609b19f4382561e62c40fd9b">lsm6dso32_gy_filter_lp1_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga4b852d3e609b19f4382561e62c40fd9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables gyroscope digital LPF1 if auxiliary SPI is disabled; the bandwidth can be selected through FTYPE [2:0] in CTRL6_C (15h).[get].  <br /></td></tr>
<tr class="separator:ga4b852d3e609b19f4382561e62c40fd9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad07b896e4636588e467989ca3920b6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__filters.html#gacad07b896e4636588e467989ca3920b6">lsm6dso32_filter_settling_mask_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gacad07b896e4636588e467989ca3920b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask DRDY on pin (both XL &amp; Gyro) until filter settling ends (XL and Gyro independently masked).[set].  <br /></td></tr>
<tr class="separator:gacad07b896e4636588e467989ca3920b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d4a4b2aacd73abb8347b349c989cf7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__filters.html#ga94d4a4b2aacd73abb8347b349c989cf7">lsm6dso32_filter_settling_mask_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga94d4a4b2aacd73abb8347b349c989cf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask DRDY on pin (both XL &amp; Gyro) until filter settling ends (XL and Gyro independently masked).[get].  <br /></td></tr>
<tr class="separator:ga94d4a4b2aacd73abb8347b349c989cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd083d2f44236fc7fbc53e06c14b4e92"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__filters.html#gacd083d2f44236fc7fbc53e06c14b4e92">lsm6dso32_gy_lp1_bandwidth_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#aac14220714d43a382a3caaeeccf210c3">lsm6dso32_ftype_t</a> val)</td></tr>
<tr class="memdesc:gacd083d2f44236fc7fbc53e06c14b4e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope lp1 bandwidth.[set].  <br /></td></tr>
<tr class="separator:gacd083d2f44236fc7fbc53e06c14b4e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ea0c17fa55bb12de456323bf784d08"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__filters.html#ga89ea0c17fa55bb12de456323bf784d08">lsm6dso32_gy_lp1_bandwidth_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#aac14220714d43a382a3caaeeccf210c3">lsm6dso32_ftype_t</a> *val)</td></tr>
<tr class="memdesc:ga89ea0c17fa55bb12de456323bf784d08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gyroscope lp1 bandwidth.[get].  <br /></td></tr>
<tr class="separator:ga89ea0c17fa55bb12de456323bf784d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce43e22755ce0b4a39f30d9fd637ed8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__filters.html#ga2ce43e22755ce0b4a39f30d9fd637ed8">lsm6dso32_xl_lp2_on_6d_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga2ce43e22755ce0b4a39f30d9fd637ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low pass filter 2 on 6D function selection.[set].  <br /></td></tr>
<tr class="separator:ga2ce43e22755ce0b4a39f30d9fd637ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b12f19e56dd61dde4b2c857bb5f1cd0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__filters.html#ga4b12f19e56dd61dde4b2c857bb5f1cd0">lsm6dso32_xl_lp2_on_6d_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga4b12f19e56dd61dde4b2c857bb5f1cd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low pass filter 2 on 6D function selection.[get].  <br /></td></tr>
<tr class="separator:ga4b12f19e56dd61dde4b2c857bb5f1cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9683b818d72fecf004b269c6ad50c2ab"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__filters.html#ga9683b818d72fecf004b269c6ad50c2ab">lsm6dso32_xl_hp_path_on_out_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a0d4a3ff38b88198ff91e9787a596f07b">lsm6dso32_hp_slope_xl_en_t</a> val)</td></tr>
<tr class="memdesc:ga9683b818d72fecf004b269c6ad50c2ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer slope filter / high-pass filter selection on output.[set].  <br /></td></tr>
<tr class="separator:ga9683b818d72fecf004b269c6ad50c2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadadf3c44aeaf858b80055836d7f50eca"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__filters.html#gadadf3c44aeaf858b80055836d7f50eca">lsm6dso32_xl_hp_path_on_out_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a0d4a3ff38b88198ff91e9787a596f07b">lsm6dso32_hp_slope_xl_en_t</a> *val)</td></tr>
<tr class="memdesc:gadadf3c44aeaf858b80055836d7f50eca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Accelerometer slope filter / high-pass filter selection on output.[get].  <br /></td></tr>
<tr class="separator:gadadf3c44aeaf858b80055836d7f50eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284425d70a75d6baff84e38a257e4270"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__filters.html#ga284425d70a75d6baff84e38a257e4270">lsm6dso32_xl_fast_settling_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga284425d70a75d6baff84e38a257e4270"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables accelerometer LPF2 and HPF fast-settling mode. The filter sets the second samples after writing this bit. Active only during device exit from power-down mode.[set].  <br /></td></tr>
<tr class="separator:ga284425d70a75d6baff84e38a257e4270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158e746b34a73997c8f449d8e6351123"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__filters.html#ga158e746b34a73997c8f449d8e6351123">lsm6dso32_xl_fast_settling_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga158e746b34a73997c8f449d8e6351123"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables accelerometer LPF2 and HPF fast-settling mode. The filter sets the second samples after writing this bit. Active only during device exit from power-down mode.[get].  <br /></td></tr>
<tr class="separator:ga158e746b34a73997c8f449d8e6351123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga689eb6a6b5df2a4153a2dacc699435f3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__filters.html#ga689eb6a6b5df2a4153a2dacc699435f3">lsm6dso32_xl_hp_path_internal_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a0799ec4f9f6652590e36580cc6b83b78">lsm6dso32_slope_fds_t</a> val)</td></tr>
<tr class="memdesc:ga689eb6a6b5df2a4153a2dacc699435f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">HPF or SLOPE filter selection on wake-up and Activity/Inactivity functions.[set].  <br /></td></tr>
<tr class="separator:ga689eb6a6b5df2a4153a2dacc699435f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7e04a6763994275287550a730a63d3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__filters.html#ga2c7e04a6763994275287550a730a63d3">lsm6dso32_xl_hp_path_internal_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a0799ec4f9f6652590e36580cc6b83b78">lsm6dso32_slope_fds_t</a> *val)</td></tr>
<tr class="memdesc:ga2c7e04a6763994275287550a730a63d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">HPF or SLOPE filter selection on wake-up and Activity/Inactivity functions.[get].  <br /></td></tr>
<tr class="separator:ga2c7e04a6763994275287550a730a63d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b02143ac9cfd29fbdb9524c76c77dc2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__filters.html#ga8b02143ac9cfd29fbdb9524c76c77dc2">lsm6dso32_gy_hp_path_internal_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#afeeab52602a6ecb4105b327db2ce90a5">lsm6dso32_hpm_g_t</a> val)</td></tr>
<tr class="memdesc:ga8b02143ac9cfd29fbdb9524c76c77dc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables gyroscope digital high-pass filter. The filter is enabled only if the gyro is in HP mode.[set].  <br /></td></tr>
<tr class="separator:ga8b02143ac9cfd29fbdb9524c76c77dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8af82bc96d7725821204d2e256a12c8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__filters.html#gaa8af82bc96d7725821204d2e256a12c8">lsm6dso32_gy_hp_path_internal_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#afeeab52602a6ecb4105b327db2ce90a5">lsm6dso32_hpm_g_t</a> *val)</td></tr>
<tr class="memdesc:gaa8af82bc96d7725821204d2e256a12c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables gyroscope digital high-pass filter. The filter is enabled only if the gyro is in HP mode.[get].  <br /></td></tr>
<tr class="separator:gaa8af82bc96d7725821204d2e256a12c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36aed2e8002607fae7320855e6b992f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaf36aed2e8002607fae7320855e6b992f">lsm6dso32_sdo_sa0_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#aa7bcea267d2d64603049d447be1247a1">lsm6dso32_sdo_pu_en_t</a> val)</td></tr>
<tr class="memdesc:gaf36aed2e8002607fae7320855e6b992f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connect/Disconnect SDO/SA0 internal pull-up.[set].  <br /></td></tr>
<tr class="separator:gaf36aed2e8002607fae7320855e6b992f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd7fb340b415a4d16a12a38f904eabb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gaecd7fb340b415a4d16a12a38f904eabb">lsm6dso32_sdo_sa0_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#aa7bcea267d2d64603049d447be1247a1">lsm6dso32_sdo_pu_en_t</a> *val)</td></tr>
<tr class="memdesc:gaecd7fb340b415a4d16a12a38f904eabb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connect/Disconnect SDO/SA0 internal pull-up.[get].  <br /></td></tr>
<tr class="separator:gaecd7fb340b415a4d16a12a38f904eabb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8fca6477623d090b15fa5d599ee8f72"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gad8fca6477623d090b15fa5d599ee8f72">lsm6dso32_spi_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a802b32ee7b9b7f433c8719512cdea021">lsm6dso32_sim_t</a> val)</td></tr>
<tr class="memdesc:gad8fca6477623d090b15fa5d599ee8f72"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Serial Interface Mode selection.[set].  <br /></td></tr>
<tr class="separator:gad8fca6477623d090b15fa5d599ee8f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7dc99aef2b6d1ba5cbcc89eae21d32c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gad7dc99aef2b6d1ba5cbcc89eae21d32c">lsm6dso32_spi_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a802b32ee7b9b7f433c8719512cdea021">lsm6dso32_sim_t</a> *val)</td></tr>
<tr class="memdesc:gad7dc99aef2b6d1ba5cbcc89eae21d32c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Serial Interface Mode selection.[get].  <br /></td></tr>
<tr class="separator:gad7dc99aef2b6d1ba5cbcc89eae21d32c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8f0e689dcaaebeb4d7e23bd45521734"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gae8f0e689dcaaebeb4d7e23bd45521734">lsm6dso32_i2c_interface_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#ab053feb23f968f3ba05c0f2d640e5ab5">lsm6dso32_i2c_disable_t</a> val)</td></tr>
<tr class="memdesc:gae8f0e689dcaaebeb4d7e23bd45521734"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable / Enable I2C interface.[set].  <br /></td></tr>
<tr class="separator:gae8f0e689dcaaebeb4d7e23bd45521734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f9deba6c72d2dd4bed9adea7c9aec4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#gab9f9deba6c72d2dd4bed9adea7c9aec4">lsm6dso32_i2c_interface_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#ab053feb23f968f3ba05c0f2d640e5ab5">lsm6dso32_i2c_disable_t</a> *val)</td></tr>
<tr class="memdesc:gab9f9deba6c72d2dd4bed9adea7c9aec4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable / Enable I2C interface.[get].  <br /></td></tr>
<tr class="separator:gab9f9deba6c72d2dd4bed9adea7c9aec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f40018910a44efdd2ff1dd152d9050"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga75f40018910a44efdd2ff1dd152d9050">lsm6dso32_i3c_disable_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a5733a9ed1831169fd17a555e5a9c77ac">lsm6dso32_i3c_disable_t</a> val)</td></tr>
<tr class="memdesc:ga75f40018910a44efdd2ff1dd152d9050"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Enable/Disable communication protocol[.set].  <br /></td></tr>
<tr class="separator:ga75f40018910a44efdd2ff1dd152d9050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6fd325813cec8d1f1ba7ecf1a43acb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32.html#ga9d6fd325813cec8d1f1ba7ecf1a43acb">lsm6dso32_i3c_disable_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a5733a9ed1831169fd17a555e5a9c77ac">lsm6dso32_i3c_disable_t</a> *val)</td></tr>
<tr class="memdesc:ga9d6fd325813cec8d1f1ba7ecf1a43acb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Enable/Disable communication protocol.[get].  <br /></td></tr>
<tr class="separator:ga9d6fd325813cec8d1f1ba7ecf1a43acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad117ff82b07530599602b3d933cbdbe4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__interrupt__pins.html#gad117ff82b07530599602b3d933cbdbe4">lsm6dso32_int1_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#ad38966ab0ce4d27d07ac0c78e1bab895">lsm6dso32_int1_pd_en_t</a> val)</td></tr>
<tr class="memdesc:gad117ff82b07530599602b3d933cbdbe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connect/Disconnect INT1 internal pull-down.[set].  <br /></td></tr>
<tr class="separator:gad117ff82b07530599602b3d933cbdbe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab541fe76838a527422fd5cc24b0be5d2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__interrupt__pins.html#gab541fe76838a527422fd5cc24b0be5d2">lsm6dso32_int1_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#ad38966ab0ce4d27d07ac0c78e1bab895">lsm6dso32_int1_pd_en_t</a> *val)</td></tr>
<tr class="memdesc:gab541fe76838a527422fd5cc24b0be5d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connect/Disconnect INT1 internal pull-down.[get].  <br /></td></tr>
<tr class="separator:gab541fe76838a527422fd5cc24b0be5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bed4fe2bf8328ed5672efc928272d4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__interrupt__pins.html#ga59bed4fe2bf8328ed5672efc928272d4">lsm6dso32_pin_int1_route_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__pin__int1__route__t.html">lsm6dso32_pin_int1_route_t</a> *val)</td></tr>
<tr class="memdesc:ga59bed4fe2bf8328ed5672efc928272d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the signal that need to route on int1 pad.[set].  <br /></td></tr>
<tr class="separator:ga59bed4fe2bf8328ed5672efc928272d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8449e4a9d70a65615b71ffb198d4fb1f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__interrupt__pins.html#ga8449e4a9d70a65615b71ffb198d4fb1f">lsm6dso32_pin_int1_route_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__pin__int1__route__t.html">lsm6dso32_pin_int1_route_t</a> *val)</td></tr>
<tr class="memdesc:ga8449e4a9d70a65615b71ffb198d4fb1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the signal that need to route on int1 pad.[get].  <br /></td></tr>
<tr class="separator:ga8449e4a9d70a65615b71ffb198d4fb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f30bfa474b2b8a69bd27174d55e8dd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__interrupt__pins.html#ga81f30bfa474b2b8a69bd27174d55e8dd">lsm6dso32_pin_int2_route_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__pin__int2__route__t.html">lsm6dso32_pin_int2_route_t</a> *val)</td></tr>
<tr class="memdesc:ga81f30bfa474b2b8a69bd27174d55e8dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the signal that need to route on int2 pad.[set].  <br /></td></tr>
<tr class="separator:ga81f30bfa474b2b8a69bd27174d55e8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339d4a6f54626d70a14c6a091d13a07e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__interrupt__pins.html#ga339d4a6f54626d70a14c6a091d13a07e">lsm6dso32_pin_int2_route_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__pin__int2__route__t.html">lsm6dso32_pin_int2_route_t</a> *val)</td></tr>
<tr class="memdesc:ga339d4a6f54626d70a14c6a091d13a07e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the signal that need to route on int2 pad.[get].  <br /></td></tr>
<tr class="separator:ga339d4a6f54626d70a14c6a091d13a07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56bf1653f40c605babfc7d9f233f402f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__interrupt__pins.html#ga56bf1653f40c605babfc7d9f233f402f">lsm6dso32_pin_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#aed195ac1196c2140d58456315b7467cd">lsm6dso32_pp_od_t</a> val)</td></tr>
<tr class="memdesc:ga56bf1653f40c605babfc7d9f233f402f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push-pull/open drain selection on interrupt pads.[set].  <br /></td></tr>
<tr class="separator:ga56bf1653f40c605babfc7d9f233f402f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aff12f8e29aab3af39740d76e4403c5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__interrupt__pins.html#ga5aff12f8e29aab3af39740d76e4403c5">lsm6dso32_pin_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#aed195ac1196c2140d58456315b7467cd">lsm6dso32_pp_od_t</a> *val)</td></tr>
<tr class="memdesc:ga5aff12f8e29aab3af39740d76e4403c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push-pull/open drain selection on interrupt pads.[get].  <br /></td></tr>
<tr class="separator:ga5aff12f8e29aab3af39740d76e4403c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab34a8b4b20193a74976c5f6b033943f3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__interrupt__pins.html#gab34a8b4b20193a74976c5f6b033943f3">lsm6dso32_pin_polarity_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a55278b400d80ba80626622278db3b247">lsm6dso32_h_lactive_t</a> val)</td></tr>
<tr class="memdesc:gab34a8b4b20193a74976c5f6b033943f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt active-high/low.[set].  <br /></td></tr>
<tr class="separator:gab34a8b4b20193a74976c5f6b033943f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990b9a11b5802e760abacf0a6a841840"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__interrupt__pins.html#ga990b9a11b5802e760abacf0a6a841840">lsm6dso32_pin_polarity_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a55278b400d80ba80626622278db3b247">lsm6dso32_h_lactive_t</a> *val)</td></tr>
<tr class="memdesc:ga990b9a11b5802e760abacf0a6a841840"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt active-high/low.[get].  <br /></td></tr>
<tr class="separator:ga990b9a11b5802e760abacf0a6a841840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc4b8c7c4f705be7baebecd61ae2ab3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__interrupt__pins.html#gaddc4b8c7c4f705be7baebecd61ae2ab3">lsm6dso32_all_on_int1_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaddc4b8c7c4f705be7baebecd61ae2ab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">All interrupt signals become available on INT1 pin.[set].  <br /></td></tr>
<tr class="separator:gaddc4b8c7c4f705be7baebecd61ae2ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc381762ad395701b45709aa4849ef6d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__interrupt__pins.html#gacc381762ad395701b45709aa4849ef6d">lsm6dso32_all_on_int1_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gacc381762ad395701b45709aa4849ef6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">All interrupt signals become available on INT1 pin.[get].  <br /></td></tr>
<tr class="separator:gacc381762ad395701b45709aa4849ef6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2fa718685b6af409f2f4408b0b4efea"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__interrupt__pins.html#gaf2fa718685b6af409f2f4408b0b4efea">lsm6dso32_int_notification_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#aaa40d3b09ee392543fde76f2f5e9ce9b">lsm6dso32_lir_t</a> val)</td></tr>
<tr class="memdesc:gaf2fa718685b6af409f2f4408b0b4efea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt notification mode.[set].  <br /></td></tr>
<tr class="separator:gaf2fa718685b6af409f2f4408b0b4efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fe9ac6712901f831feee935d10cfd7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__interrupt__pins.html#ga44fe9ac6712901f831feee935d10cfd7">lsm6dso32_int_notification_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#aaa40d3b09ee392543fde76f2f5e9ce9b">lsm6dso32_lir_t</a> *val)</td></tr>
<tr class="memdesc:ga44fe9ac6712901f831feee935d10cfd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt notification mode.[get].  <br /></td></tr>
<tr class="separator:ga44fe9ac6712901f831feee935d10cfd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0d319650c33a34a6b2a7bcb50e99bed"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___wake___up__event.html#gad0d319650c33a34a6b2a7bcb50e99bed">lsm6dso32_wkup_ths_weight_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a15e86254731ce098919a518e6709cc2a">lsm6dso32_wake_ths_w_t</a> val)</td></tr>
<tr class="memdesc:gad0d319650c33a34a6b2a7bcb50e99bed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Weight of 1 LSB of wakeup threshold.[set] 0: 1 LSB =FS_XL / 64 1: 1 LSB = FS_XL / 256.  <br /></td></tr>
<tr class="separator:gad0d319650c33a34a6b2a7bcb50e99bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3717e0dc59aaf1aa497a43d25b94bfa6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___wake___up__event.html#ga3717e0dc59aaf1aa497a43d25b94bfa6">lsm6dso32_wkup_ths_weight_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a15e86254731ce098919a518e6709cc2a">lsm6dso32_wake_ths_w_t</a> *val)</td></tr>
<tr class="memdesc:ga3717e0dc59aaf1aa497a43d25b94bfa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Weight of 1 LSB of wakeup threshold.[get] 0: 1 LSB =FS_XL / 64 1: 1 LSB = FS_XL / 256.  <br /></td></tr>
<tr class="separator:ga3717e0dc59aaf1aa497a43d25b94bfa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad718d3a5a1ce0579234df5cb7a2849ac"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___wake___up__event.html#gad718d3a5a1ce0579234df5cb7a2849ac">lsm6dso32_wkup_threshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gad718d3a5a1ce0579234df5cb7a2849ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold for wakeup: 1 LSB weight depends on WAKE_THS_W in WAKE_UP_DUR.[set].  <br /></td></tr>
<tr class="separator:gad718d3a5a1ce0579234df5cb7a2849ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51a1afce5cf6a9d49c639b3f19cc8375"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___wake___up__event.html#ga51a1afce5cf6a9d49c639b3f19cc8375">lsm6dso32_wkup_threshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga51a1afce5cf6a9d49c639b3f19cc8375"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold for wakeup: 1 LSB weight depends on WAKE_THS_W in WAKE_UP_DUR.[get].  <br /></td></tr>
<tr class="separator:ga51a1afce5cf6a9d49c639b3f19cc8375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2728f797fac64296689c9b617199694"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___wake___up__event.html#gae2728f797fac64296689c9b617199694">lsm6dso32_xl_usr_offset_on_wkup_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gae2728f797fac64296689c9b617199694"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake up duration event.[set] 1LSb = 1 / ODR.  <br /></td></tr>
<tr class="separator:gae2728f797fac64296689c9b617199694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd550d5351aced752d95fdce9eec6b7c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___wake___up__event.html#gadd550d5351aced752d95fdce9eec6b7c">lsm6dso32_xl_usr_offset_on_wkup_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gadd550d5351aced752d95fdce9eec6b7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake up duration event.[get] 1LSb = 1 / ODR.  <br /></td></tr>
<tr class="separator:gadd550d5351aced752d95fdce9eec6b7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086a442b17b0873dffed687c3455b476"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___wake___up__event.html#ga086a442b17b0873dffed687c3455b476">lsm6dso32_wkup_dur_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga086a442b17b0873dffed687c3455b476"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake up duration event.[set] 1LSb = 1 / ODR.  <br /></td></tr>
<tr class="separator:ga086a442b17b0873dffed687c3455b476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga416dec95ea4fba5973c00d17d4bf2e1d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___wake___up__event.html#ga416dec95ea4fba5973c00d17d4bf2e1d">lsm6dso32_wkup_dur_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga416dec95ea4fba5973c00d17d4bf2e1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake up duration event.[get] 1LSb = 1 / ODR.  <br /></td></tr>
<tr class="separator:ga416dec95ea4fba5973c00d17d4bf2e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec5988d673096d827e05aaf694e5e3e8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#gaec5988d673096d827e05aaf694e5e3e8">lsm6dso32_gy_sleep_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaec5988d673096d827e05aaf694e5e3e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables gyroscope Sleep mode.[set].  <br /></td></tr>
<tr class="separator:gaec5988d673096d827e05aaf694e5e3e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2934cf8366816b1158ede89228a37c2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#gae2934cf8366816b1158ede89228a37c2">lsm6dso32_gy_sleep_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gae2934cf8366816b1158ede89228a37c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables gyroscope Sleep mode.[get].  <br /></td></tr>
<tr class="separator:gae2934cf8366816b1158ede89228a37c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791b9f99a924ccc03c6bd878a7f07660"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#ga791b9f99a924ccc03c6bd878a7f07660">lsm6dso32_act_pin_notification_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a89cedfc9966e16c5420fb7f3051ce75b">lsm6dso32_sleep_status_on_int_t</a> val)</td></tr>
<tr class="memdesc:ga791b9f99a924ccc03c6bd878a7f07660"><td class="mdescLeft">&#160;</td><td class="mdescRight">Drives the sleep status instead of sleep change on INT pins (only if INT1_SLEEP_CHANGE or INT2_SLEEP_CHANGE bits are enabled).[set].  <br /></td></tr>
<tr class="separator:ga791b9f99a924ccc03c6bd878a7f07660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be5cccebf009c1abc45754c8481bce9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#ga5be5cccebf009c1abc45754c8481bce9">lsm6dso32_act_pin_notification_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a89cedfc9966e16c5420fb7f3051ce75b">lsm6dso32_sleep_status_on_int_t</a> *val)</td></tr>
<tr class="memdesc:ga5be5cccebf009c1abc45754c8481bce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Drives the sleep status instead of sleep change on INT pins (only if INT1_SLEEP_CHANGE or INT2_SLEEP_CHANGE bits are enabled).[get].  <br /></td></tr>
<tr class="separator:ga5be5cccebf009c1abc45754c8481bce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59fd3046e14f268fb8b9490769ff126f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#ga59fd3046e14f268fb8b9490769ff126f">lsm6dso32_act_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#ad94922259f3f65ce64aa7028fef14e28">lsm6dso32_inact_en_t</a> val)</td></tr>
<tr class="memdesc:ga59fd3046e14f268fb8b9490769ff126f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable inactivity function.[set].  <br /></td></tr>
<tr class="separator:ga59fd3046e14f268fb8b9490769ff126f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061e316ebcbc94e246f59094ca02ac82"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#ga061e316ebcbc94e246f59094ca02ac82">lsm6dso32_act_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#ad94922259f3f65ce64aa7028fef14e28">lsm6dso32_inact_en_t</a> *val)</td></tr>
<tr class="memdesc:ga061e316ebcbc94e246f59094ca02ac82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable inactivity function.[get].  <br /></td></tr>
<tr class="separator:ga061e316ebcbc94e246f59094ca02ac82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5238c7c095907ddea9543fd5546a8d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#gadf5238c7c095907ddea9543fd5546a8d">lsm6dso32_act_sleep_dur_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gadf5238c7c095907ddea9543fd5546a8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Duration to go in sleep mode.[set] 1 LSb = 512 / ODR.  <br /></td></tr>
<tr class="separator:gadf5238c7c095907ddea9543fd5546a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5628f67d7fe4a929adf5ff288440c0c4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#ga5628f67d7fe4a929adf5ff288440c0c4">lsm6dso32_act_sleep_dur_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga5628f67d7fe4a929adf5ff288440c0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Duration to go in sleep mode.[get] 1 LSb = 512 / ODR.  <br /></td></tr>
<tr class="separator:ga5628f67d7fe4a929adf5ff288440c0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00978993c9ee95739afd7b9de0a32986"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#ga00978993c9ee95739afd7b9de0a32986">lsm6dso32_tap_detection_on_z_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga00978993c9ee95739afd7b9de0a32986"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Z direction in tap recognition.[set].  <br /></td></tr>
<tr class="separator:ga00978993c9ee95739afd7b9de0a32986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab441634be79a73e11fb1691616015134"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#gab441634be79a73e11fb1691616015134">lsm6dso32_tap_detection_on_z_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gab441634be79a73e11fb1691616015134"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Z direction in tap recognition.[get].  <br /></td></tr>
<tr class="separator:gab441634be79a73e11fb1691616015134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8901dead2e5d9579ca10d8ec385deac0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#ga8901dead2e5d9579ca10d8ec385deac0">lsm6dso32_tap_detection_on_y_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga8901dead2e5d9579ca10d8ec385deac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Y direction in tap recognition.[set].  <br /></td></tr>
<tr class="separator:ga8901dead2e5d9579ca10d8ec385deac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93be914173329e2320e10227e5fd4958"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#ga93be914173329e2320e10227e5fd4958">lsm6dso32_tap_detection_on_y_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga93be914173329e2320e10227e5fd4958"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Y direction in tap recognition.[get].  <br /></td></tr>
<tr class="separator:ga93be914173329e2320e10227e5fd4958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc717b109910085913e9cd99d75cf84"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#ga7fc717b109910085913e9cd99d75cf84">lsm6dso32_tap_detection_on_x_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga7fc717b109910085913e9cd99d75cf84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable X direction in tap recognition.[set].  <br /></td></tr>
<tr class="separator:ga7fc717b109910085913e9cd99d75cf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3c7cb237c50d38282ef2a809e725d2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#gabd3c7cb237c50d38282ef2a809e725d2">lsm6dso32_tap_detection_on_x_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gabd3c7cb237c50d38282ef2a809e725d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable X direction in tap recognition.[get].  <br /></td></tr>
<tr class="separator:gabd3c7cb237c50d38282ef2a809e725d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652b21d9c42c15d2ce77ec15e0641d90"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#ga652b21d9c42c15d2ce77ec15e0641d90">lsm6dso32_tap_threshold_x_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga652b21d9c42c15d2ce77ec15e0641d90"><td class="mdescLeft">&#160;</td><td class="mdescRight">X-axis tap recognition threshold.[set].  <br /></td></tr>
<tr class="separator:ga652b21d9c42c15d2ce77ec15e0641d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66377a16878c0ea5b294c4474e2c24e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#gad66377a16878c0ea5b294c4474e2c24e">lsm6dso32_tap_threshold_x_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gad66377a16878c0ea5b294c4474e2c24e"><td class="mdescLeft">&#160;</td><td class="mdescRight">X-axis tap recognition threshold.[get].  <br /></td></tr>
<tr class="separator:gad66377a16878c0ea5b294c4474e2c24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea389e772a45cf5f99225d5876bea20e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#gaea389e772a45cf5f99225d5876bea20e">lsm6dso32_tap_axis_priority_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a62bf1a552053877bb2c803a098aee836">lsm6dso32_tap_priority_t</a> val)</td></tr>
<tr class="memdesc:gaea389e772a45cf5f99225d5876bea20e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selection of axis priority for TAP detection.[set].  <br /></td></tr>
<tr class="separator:gaea389e772a45cf5f99225d5876bea20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ec5f8b9db039761058a7e09989c1bf"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#gab5ec5f8b9db039761058a7e09989c1bf">lsm6dso32_tap_axis_priority_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a62bf1a552053877bb2c803a098aee836">lsm6dso32_tap_priority_t</a> *val)</td></tr>
<tr class="memdesc:gab5ec5f8b9db039761058a7e09989c1bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selection of axis priority for TAP detection.[get].  <br /></td></tr>
<tr class="separator:gab5ec5f8b9db039761058a7e09989c1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98d8c2b53605a837c3f620878db8e90"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#gae98d8c2b53605a837c3f620878db8e90">lsm6dso32_tap_threshold_y_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gae98d8c2b53605a837c3f620878db8e90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Y-axis tap recognition threshold.[set].  <br /></td></tr>
<tr class="separator:gae98d8c2b53605a837c3f620878db8e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903bcae74d4b5e1ede4b5ec60690a19d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#ga903bcae74d4b5e1ede4b5ec60690a19d">lsm6dso32_tap_threshold_y_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga903bcae74d4b5e1ede4b5ec60690a19d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Y-axis tap recognition threshold.[get].  <br /></td></tr>
<tr class="separator:ga903bcae74d4b5e1ede4b5ec60690a19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4727775b94bacbce54be702f6e4786"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#ga8e4727775b94bacbce54be702f6e4786">lsm6dso32_tap_threshold_z_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga8e4727775b94bacbce54be702f6e4786"><td class="mdescLeft">&#160;</td><td class="mdescRight">Z-axis recognition threshold.[set].  <br /></td></tr>
<tr class="separator:ga8e4727775b94bacbce54be702f6e4786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb1aee12a4a699404fc17756e3c296e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#gafbb1aee12a4a699404fc17756e3c296e">lsm6dso32_tap_threshold_z_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gafbb1aee12a4a699404fc17756e3c296e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Z-axis recognition threshold.[get].  <br /></td></tr>
<tr class="separator:gafbb1aee12a4a699404fc17756e3c296e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05845415458478c0901ec720b46d4866"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#ga05845415458478c0901ec720b46d4866">lsm6dso32_tap_shock_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga05845415458478c0901ec720b46d4866"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum duration is the maximum time of an over threshold signal detection to be recognized as a tap event. The default value of these bits is 00b which corresponds to 4*ODR_XL time. If the SHOCK[1:0] bits are set to a different value, 1LSB corresponds to 8*ODR_XL time.[set].  <br /></td></tr>
<tr class="separator:ga05845415458478c0901ec720b46d4866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64ea35087e9ec5be68b1e6a244eb2f1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#gae64ea35087e9ec5be68b1e6a244eb2f1">lsm6dso32_tap_shock_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gae64ea35087e9ec5be68b1e6a244eb2f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum duration is the maximum time of an over threshold signal detection to be recognized as a tap event. The default value of these bits is 00b which corresponds to 4*ODR_XL time. If the SHOCK[1:0] bits are set to a different value, 1LSB corresponds to 8*ODR_XL time.[get].  <br /></td></tr>
<tr class="separator:gae64ea35087e9ec5be68b1e6a244eb2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08e560ad5032a6b6bd44af135303309"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#gac08e560ad5032a6b6bd44af135303309">lsm6dso32_tap_quiet_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gac08e560ad5032a6b6bd44af135303309"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quiet time is the time after the first detected tap in which there must not be any over threshold event. The default value of these bits is 00b which corresponds to 2*ODR_XL time. If the QUIET[1:0] bits are set to a different value, 1LSB corresponds to 4*ODR_XL time.[set].  <br /></td></tr>
<tr class="separator:gac08e560ad5032a6b6bd44af135303309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66cd95b482e37adf5447dcd60519bb55"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#ga66cd95b482e37adf5447dcd60519bb55">lsm6dso32_tap_quiet_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga66cd95b482e37adf5447dcd60519bb55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quiet time is the time after the first detected tap in which there must not be any over threshold event. The default value of these bits is 00b which corresponds to 2*ODR_XL time. If the QUIET[1:0] bits are set to a different value, 1LSB corresponds to 4*ODR_XL time.[get].  <br /></td></tr>
<tr class="separator:ga66cd95b482e37adf5447dcd60519bb55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77d410e77475d8cac7e1a50cfa704b4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#gaa77d410e77475d8cac7e1a50cfa704b4">lsm6dso32_tap_dur_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaa77d410e77475d8cac7e1a50cfa704b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">When double tap recognition is enabled, this register expresses the maximum time between two consecutive detected taps to determine a double tap event. The default value of these bits is 0000b which corresponds to 16*ODR_XL time. If the DUR[3:0] bits are set to a different value, 1LSB corresponds to 32*ODR_XL time.[set].  <br /></td></tr>
<tr class="separator:gaa77d410e77475d8cac7e1a50cfa704b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaf2c766c6496a35e4b81f2d6d5d74af"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#gafaf2c766c6496a35e4b81f2d6d5d74af">lsm6dso32_tap_dur_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gafaf2c766c6496a35e4b81f2d6d5d74af"><td class="mdescLeft">&#160;</td><td class="mdescRight">When double tap recognition is enabled, this register expresses the maximum time between two consecutive detected taps to determine a double tap event. The default value of these bits is 0000b which corresponds to 16*ODR_XL time. If the DUR[3:0] bits are set to a different value, 1LSB corresponds to 32*ODR_XL time.[get].  <br /></td></tr>
<tr class="separator:gafaf2c766c6496a35e4b81f2d6d5d74af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd58bc59645c126f567a4ef11264128f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#gabd58bc59645c126f567a4ef11264128f">lsm6dso32_tap_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a7f7e298dea808e28031bddf4f24534ef">lsm6dso32_single_double_tap_t</a> val)</td></tr>
<tr class="memdesc:gabd58bc59645c126f567a4ef11264128f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single/double-tap event enable.[set].  <br /></td></tr>
<tr class="separator:gabd58bc59645c126f567a4ef11264128f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa13c0e98717428b26cef17cb5f5180d8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tap__generator.html#gaa13c0e98717428b26cef17cb5f5180d8">lsm6dso32_tap_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a7f7e298dea808e28031bddf4f24534ef">lsm6dso32_single_double_tap_t</a> *val)</td></tr>
<tr class="memdesc:gaa13c0e98717428b26cef17cb5f5180d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single/double-tap event enable.[get].  <br /></td></tr>
<tr class="separator:gaa13c0e98717428b26cef17cb5f5180d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3824345c82745dcf5dc50e8cc84a36dc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#ga3824345c82745dcf5dc50e8cc84a36dc">lsm6dso32_6d_threshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a426a50609c64dbecc4df7ce68cc3a212">lsm6dso32_sixd_ths_t</a> val)</td></tr>
<tr class="memdesc:ga3824345c82745dcf5dc50e8cc84a36dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold for 4D/6D function.[set].  <br /></td></tr>
<tr class="separator:ga3824345c82745dcf5dc50e8cc84a36dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9374a98fad202b086d46fb8d250374d3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#ga9374a98fad202b086d46fb8d250374d3">lsm6dso32_6d_threshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a426a50609c64dbecc4df7ce68cc3a212">lsm6dso32_sixd_ths_t</a> *val)</td></tr>
<tr class="memdesc:ga9374a98fad202b086d46fb8d250374d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold for 4D/6D function.[get].  <br /></td></tr>
<tr class="separator:ga9374a98fad202b086d46fb8d250374d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac75989d916d8dd8656b6141311ebfb83"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#gac75989d916d8dd8656b6141311ebfb83">lsm6dso32_4d_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gac75989d916d8dd8656b6141311ebfb83"><td class="mdescLeft">&#160;</td><td class="mdescRight">4D orientation detection enable.[set]  <br /></td></tr>
<tr class="separator:gac75989d916d8dd8656b6141311ebfb83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c5f6ea3e1e29ecb1c881a2ab3f8242"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#gad9c5f6ea3e1e29ecb1c881a2ab3f8242">lsm6dso32_4d_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gad9c5f6ea3e1e29ecb1c881a2ab3f8242"><td class="mdescLeft">&#160;</td><td class="mdescRight">4D orientation detection enable.[get]  <br /></td></tr>
<tr class="separator:gad9c5f6ea3e1e29ecb1c881a2ab3f8242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b86af4ec4dff922b3d5f626f18be400"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__free__fall.html#ga4b86af4ec4dff922b3d5f626f18be400">lsm6dso32_ff_threshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#aedba821a39d7fc55b506d9caf94cfe70">lsm6dso32_ff_ths_t</a> val)</td></tr>
<tr class="memdesc:ga4b86af4ec4dff922b3d5f626f18be400"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free fall threshold setting.[set].  <br /></td></tr>
<tr class="separator:ga4b86af4ec4dff922b3d5f626f18be400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8720c431c058cc344dc91a4b0960e6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__free__fall.html#gaae8720c431c058cc344dc91a4b0960e6">lsm6dso32_ff_threshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#aedba821a39d7fc55b506d9caf94cfe70">lsm6dso32_ff_ths_t</a> *val)</td></tr>
<tr class="memdesc:gaae8720c431c058cc344dc91a4b0960e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free fall threshold setting.[get].  <br /></td></tr>
<tr class="separator:gaae8720c431c058cc344dc91a4b0960e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45f894644e606956fb53e31a5051ede9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__free__fall.html#ga45f894644e606956fb53e31a5051ede9">lsm6dso32_ff_dur_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga45f894644e606956fb53e31a5051ede9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free-fall duration event.[set] 1LSb = 1 / ODR.  <br /></td></tr>
<tr class="separator:ga45f894644e606956fb53e31a5051ede9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2868238d0711af5471840e5ae91f53ef"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__free__fall.html#ga2868238d0711af5471840e5ae91f53ef">lsm6dso32_ff_dur_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga2868238d0711af5471840e5ae91f53ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free-fall duration event.[get] 1LSb = 1 / ODR.  <br /></td></tr>
<tr class="separator:ga2868238d0711af5471840e5ae91f53ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae57b9e4d815991403675a7c0e7dae3e2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gae57b9e4d815991403675a7c0e7dae3e2">lsm6dso32_fifo_watermark_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t val)</td></tr>
<tr class="memdesc:gae57b9e4d815991403675a7c0e7dae3e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark level selection.[set].  <br /></td></tr>
<tr class="separator:gae57b9e4d815991403675a7c0e7dae3e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80428797213c5c1d98a06748153c5669"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga80428797213c5c1d98a06748153c5669">lsm6dso32_fifo_watermark_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:ga80428797213c5c1d98a06748153c5669"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark level selection.[get].  <br /></td></tr>
<tr class="separator:ga80428797213c5c1d98a06748153c5669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2530faf8fd363a7e7d31bf83e3d415c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gad2530faf8fd363a7e7d31bf83e3d415c">lsm6dso32_compression_algo_init_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gad2530faf8fd363a7e7d31bf83e3d415c"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO compression feature initialization request [set].  <br /></td></tr>
<tr class="separator:gad2530faf8fd363a7e7d31bf83e3d415c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada106a60f09bb26ede9efbe60635fdc8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gada106a60f09bb26ede9efbe60635fdc8">lsm6dso32_compression_algo_init_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gada106a60f09bb26ede9efbe60635fdc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO compression feature initialization request [get].  <br /></td></tr>
<tr class="separator:gada106a60f09bb26ede9efbe60635fdc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22faf1643b94fde7c9e27d951a7ac80d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga22faf1643b94fde7c9e27d951a7ac80d">lsm6dso32_compression_algo_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga869cf684ca3e9cb5e3fd98e625d3ff6d">lsm6dso32_uncoptr_rate_t</a> val)</td></tr>
<tr class="memdesc:ga22faf1643b94fde7c9e27d951a7ac80d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable and configure compression algo.[set].  <br /></td></tr>
<tr class="separator:ga22faf1643b94fde7c9e27d951a7ac80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7cab541ac98eed01c548347749a2cd4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gac7cab541ac98eed01c548347749a2cd4">lsm6dso32_compression_algo_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga869cf684ca3e9cb5e3fd98e625d3ff6d">lsm6dso32_uncoptr_rate_t</a> *val)</td></tr>
<tr class="memdesc:gac7cab541ac98eed01c548347749a2cd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable and configure compression algo.[get].  <br /></td></tr>
<tr class="separator:gac7cab541ac98eed01c548347749a2cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47bd98c25c875d52e070e2f3530c0159"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga47bd98c25c875d52e070e2f3530c0159">lsm6dso32_fifo_virtual_sens_odr_chg_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga47bd98c25c875d52e070e2f3530c0159"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables ODR CHANGE virtual sensor to be batched in FIFO.[set].  <br /></td></tr>
<tr class="separator:ga47bd98c25c875d52e070e2f3530c0159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0000e08c1473ac8b721efbe88774629"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gad0000e08c1473ac8b721efbe88774629">lsm6dso32_fifo_virtual_sens_odr_chg_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gad0000e08c1473ac8b721efbe88774629"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables ODR CHANGE virtual sensor to be batched in FIFO.[get].  <br /></td></tr>
<tr class="separator:gad0000e08c1473ac8b721efbe88774629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec3271d5c15a8947d383fbb1967c2fa"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga2ec3271d5c15a8947d383fbb1967c2fa">lsm6dso32_compression_algo_real_time_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga2ec3271d5c15a8947d383fbb1967c2fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/Disables compression algorithm runtime.[set].  <br /></td></tr>
<tr class="separator:ga2ec3271d5c15a8947d383fbb1967c2fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga536ff0c4991647b047ae7875dab787dc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga536ff0c4991647b047ae7875dab787dc">lsm6dso32_compression_algo_real_time_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga536ff0c4991647b047ae7875dab787dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/Disables compression algorithm runtime.[get].  <br /></td></tr>
<tr class="separator:ga536ff0c4991647b047ae7875dab787dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae041c2b2dad2ca4479b02337991edaaf"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gae041c2b2dad2ca4479b02337991edaaf">lsm6dso32_fifo_stop_on_wtm_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gae041c2b2dad2ca4479b02337991edaaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensing chain FIFO stop values memorization at threshold level.[set].  <br /></td></tr>
<tr class="separator:gae041c2b2dad2ca4479b02337991edaaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd7e245b31ea1c6c43ea289602b2f216"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gacd7e245b31ea1c6c43ea289602b2f216">lsm6dso32_fifo_stop_on_wtm_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gacd7e245b31ea1c6c43ea289602b2f216"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensing chain FIFO stop values memorization at threshold level.[get].  <br /></td></tr>
<tr class="separator:gacd7e245b31ea1c6c43ea289602b2f216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34ed9ab2ac419da6c8226a9d91a318a5"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga34ed9ab2ac419da6c8226a9d91a318a5">lsm6dso32_fifo_xl_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gaf3143bb9101e39db3bf93dda5d6755a8">lsm6dso32_bdr_xl_t</a> val)</td></tr>
<tr class="memdesc:ga34ed9ab2ac419da6c8226a9d91a318a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for accelerometer data.[set].  <br /></td></tr>
<tr class="separator:ga34ed9ab2ac419da6c8226a9d91a318a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f06e756ece7144d4f79f4afb8c31f7a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga8f06e756ece7144d4f79f4afb8c31f7a">lsm6dso32_fifo_xl_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gaf3143bb9101e39db3bf93dda5d6755a8">lsm6dso32_bdr_xl_t</a> *val)</td></tr>
<tr class="memdesc:ga8f06e756ece7144d4f79f4afb8c31f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for accelerometer data.[get].  <br /></td></tr>
<tr class="separator:ga8f06e756ece7144d4f79f4afb8c31f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca0e3ee21b04b8f6fc2245f69bf9150"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gacca0e3ee21b04b8f6fc2245f69bf9150">lsm6dso32_fifo_gy_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga80d7c34c660d2384685c4c935f42fc63">lsm6dso32_bdr_gy_t</a> val)</td></tr>
<tr class="memdesc:gacca0e3ee21b04b8f6fc2245f69bf9150"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for gyroscope data.[set].  <br /></td></tr>
<tr class="separator:gacca0e3ee21b04b8f6fc2245f69bf9150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2520dc9e0a1718307dd2dc40f426836e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga2520dc9e0a1718307dd2dc40f426836e">lsm6dso32_fifo_gy_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga80d7c34c660d2384685c4c935f42fc63">lsm6dso32_bdr_gy_t</a> *val)</td></tr>
<tr class="memdesc:ga2520dc9e0a1718307dd2dc40f426836e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for gyroscope data.[get].  <br /></td></tr>
<tr class="separator:ga2520dc9e0a1718307dd2dc40f426836e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9badb71155858e51c48c9082b8e5e97a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga9badb71155858e51c48c9082b8e5e97a">lsm6dso32_fifo_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga19c4f74de9f7c4fb2183f2cd950ffa87">lsm6dso32_fifo_mode_t</a> val)</td></tr>
<tr class="memdesc:ga9badb71155858e51c48c9082b8e5e97a"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO mode selection.[set].  <br /></td></tr>
<tr class="separator:ga9badb71155858e51c48c9082b8e5e97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac17290ac1f6610de65df52fb91c6cbe3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gac17290ac1f6610de65df52fb91c6cbe3">lsm6dso32_fifo_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga19c4f74de9f7c4fb2183f2cd950ffa87">lsm6dso32_fifo_mode_t</a> *val)</td></tr>
<tr class="memdesc:gac17290ac1f6610de65df52fb91c6cbe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO mode selection.[get].  <br /></td></tr>
<tr class="separator:gac17290ac1f6610de65df52fb91c6cbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca001de4754a5ad7e8a8eacb2ec3f47"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga4ca001de4754a5ad7e8a8eacb2ec3f47">lsm6dso32_fifo_temp_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga3363d8679f11de7127cb1c96bf43c7e3">lsm6dso32_odr_t_batch_t</a> val)</td></tr>
<tr class="memdesc:ga4ca001de4754a5ad7e8a8eacb2ec3f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for temperature data.[set].  <br /></td></tr>
<tr class="separator:ga4ca001de4754a5ad7e8a8eacb2ec3f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4b9cce785e8e8922bc9fcde4d08d76"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gafb4b9cce785e8e8922bc9fcde4d08d76">lsm6dso32_fifo_temp_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga3363d8679f11de7127cb1c96bf43c7e3">lsm6dso32_odr_t_batch_t</a> *val)</td></tr>
<tr class="memdesc:gafb4b9cce785e8e8922bc9fcde4d08d76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects Batching Data Rate (writing frequency in FIFO) for temperature data.[get].  <br /></td></tr>
<tr class="separator:gafb4b9cce785e8e8922bc9fcde4d08d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c229474f184fa203d62977fa724f36"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gad3c229474f184fa203d62977fa724f36">lsm6dso32_fifo_timestamp_decimation_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gaf189b3365a63c2c35e5c0103205f52cd">lsm6dso32_odr_ts_batch_t</a> val)</td></tr>
<tr class="memdesc:gad3c229474f184fa203d62977fa724f36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects decimation for timestamp batching in FIFO. Writing rate will be the maximum rate between XL and GYRO BDR divided by decimation decoder.[set].  <br /></td></tr>
<tr class="separator:gad3c229474f184fa203d62977fa724f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1dd0bbd6b3238e97a52e9be5e97e9c4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gac1dd0bbd6b3238e97a52e9be5e97e9c4">lsm6dso32_fifo_timestamp_decimation_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gaf189b3365a63c2c35e5c0103205f52cd">lsm6dso32_odr_ts_batch_t</a> *val)</td></tr>
<tr class="memdesc:gac1dd0bbd6b3238e97a52e9be5e97e9c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects decimation for timestamp batching in FIFO. Writing rate will be the maximum rate between XL and GYRO BDR divided by decimation decoder.[get].  <br /></td></tr>
<tr class="separator:gac1dd0bbd6b3238e97a52e9be5e97e9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0dd66493dd7fd05ea03cbc1a7e85b26"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gae0dd66493dd7fd05ea03cbc1a7e85b26">lsm6dso32_fifo_cnt_event_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga8591a3b877399b4f56ce2e2f1805c9ed">lsm6dso32_trig_counter_bdr_t</a> val)</td></tr>
<tr class="memdesc:gae0dd66493dd7fd05ea03cbc1a7e85b26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the trigger for the internal counter of batching events between XL and gyro.[set].  <br /></td></tr>
<tr class="separator:gae0dd66493dd7fd05ea03cbc1a7e85b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd351b2573243322f8e174ffd2892659"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gacd351b2573243322f8e174ffd2892659">lsm6dso32_fifo_cnt_event_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga8591a3b877399b4f56ce2e2f1805c9ed">lsm6dso32_trig_counter_bdr_t</a> *val)</td></tr>
<tr class="memdesc:gacd351b2573243322f8e174ffd2892659"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects the trigger for the internal counter of batching events between XL and gyro.[get].  <br /></td></tr>
<tr class="separator:gacd351b2573243322f8e174ffd2892659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a288fffb407bc56cb4561288751c24"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga67a288fffb407bc56cb4561288751c24">lsm6dso32_rst_batch_counter_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga67a288fffb407bc56cb4561288751c24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the internal counter of batching vents for a single sensor. This bit is automatically reset to zero if it was set to ‘1’.[set].  <br /></td></tr>
<tr class="separator:ga67a288fffb407bc56cb4561288751c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bd32bd1f6619f352ee385f3a35cf14e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga0bd32bd1f6619f352ee385f3a35cf14e">lsm6dso32_rst_batch_counter_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga0bd32bd1f6619f352ee385f3a35cf14e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the internal counter of batching events for a single sensor. This bit is automatically reset to zero if it was set to ‘1’.[get].  <br /></td></tr>
<tr class="separator:ga0bd32bd1f6619f352ee385f3a35cf14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d49964e007073dd0718633b920f6f33"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga0d49964e007073dd0718633b920f6f33">lsm6dso32_batch_counter_threshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t val)</td></tr>
<tr class="memdesc:ga0d49964e007073dd0718633b920f6f33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Batch data rate counter.[set].  <br /></td></tr>
<tr class="separator:ga0d49964e007073dd0718633b920f6f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc392afaea26dcca450b5779c5c63fe"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga5bc392afaea26dcca450b5779c5c63fe">lsm6dso32_batch_counter_threshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:ga5bc392afaea26dcca450b5779c5c63fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Batch data rate counter.[get].  <br /></td></tr>
<tr class="separator:ga5bc392afaea26dcca450b5779c5c63fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438c9d57087e77476a0c3dccfe82d061"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga438c9d57087e77476a0c3dccfe82d061">lsm6dso32_fifo_data_level_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:ga438c9d57087e77476a0c3dccfe82d061"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of unread sensor data(TAG + 6 bytes) stored in FIFO.[get].  <br /></td></tr>
<tr class="separator:ga438c9d57087e77476a0c3dccfe82d061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3929e021512d61315c7eff37050526"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gabe3929e021512d61315c7eff37050526">lsm6dso32_fifo_status_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__fifo__status2__t.html">lsm6dso32_fifo_status2_t</a> *val)</td></tr>
<tr class="memdesc:gabe3929e021512d61315c7eff37050526"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO status.[get].  <br /></td></tr>
<tr class="separator:gabe3929e021512d61315c7eff37050526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae833f30dabdc466eda2f6de3572567fb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gae833f30dabdc466eda2f6de3572567fb">lsm6dso32_fifo_full_flag_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gae833f30dabdc466eda2f6de3572567fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smart FIFO full status.[get].  <br /></td></tr>
<tr class="separator:gae833f30dabdc466eda2f6de3572567fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fa48489f72136b6c91c5f346603909"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga41fa48489f72136b6c91c5f346603909">lsm6dso32_fifo_ovr_flag_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga41fa48489f72136b6c91c5f346603909"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO overrun status.[get].  <br /></td></tr>
<tr class="separator:ga41fa48489f72136b6c91c5f346603909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad264897b5c3653ef82b711d0fc08bed2"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gad264897b5c3653ef82b711d0fc08bed2">lsm6dso32_fifo_wtm_flag_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gad264897b5c3653ef82b711d0fc08bed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark status.[get].  <br /></td></tr>
<tr class="separator:gad264897b5c3653ef82b711d0fc08bed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ce4400710cdf6e1ba04667fb42dd6f3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga9ce4400710cdf6e1ba04667fb42dd6f3">lsm6dso32_fifo_sensor_tag_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga2954cc819116269a3a40307fc4ac578b">lsm6dso32_fifo_tag_t</a> *val)</td></tr>
<tr class="memdesc:ga9ce4400710cdf6e1ba04667fb42dd6f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identifies the sensor in FIFO_DATA_OUT.[get].  <br /></td></tr>
<tr class="separator:ga9ce4400710cdf6e1ba04667fb42dd6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cecc86e648e0832cdcf59e7f906d60"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga10cecc86e648e0832cdcf59e7f906d60">lsm6dso32_fifo_pedo_batch_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga10cecc86e648e0832cdcf59e7f906d60"><td class="mdescLeft">&#160;</td><td class="mdescRight">: Enable FIFO batching of pedometer embedded function values.[set]  <br /></td></tr>
<tr class="separator:ga10cecc86e648e0832cdcf59e7f906d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa282b25443ca8a669f173c995f851438"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gaa282b25443ca8a669f173c995f851438">lsm6dso32_fifo_pedo_batch_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gaa282b25443ca8a669f173c995f851438"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching of pedometer embedded function values.[get].  <br /></td></tr>
<tr class="separator:gaa282b25443ca8a669f173c995f851438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aa5c6a805d9b37dc70c56596bcf8199"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga5aa5c6a805d9b37dc70c56596bcf8199">lsm6dso32_sh_batch_slave_0_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga5aa5c6a805d9b37dc70c56596bcf8199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of first slave.[set].  <br /></td></tr>
<tr class="separator:ga5aa5c6a805d9b37dc70c56596bcf8199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba089d9e3e98fb3b5d27db0401efdda"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gafba089d9e3e98fb3b5d27db0401efdda">lsm6dso32_sh_batch_slave_0_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gafba089d9e3e98fb3b5d27db0401efdda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of first slave.[get].  <br /></td></tr>
<tr class="separator:gafba089d9e3e98fb3b5d27db0401efdda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8f7bfafe4d67d1bba5c4bbd1680135"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gaae8f7bfafe4d67d1bba5c4bbd1680135">lsm6dso32_sh_batch_slave_1_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaae8f7bfafe4d67d1bba5c4bbd1680135"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of second slave.[set].  <br /></td></tr>
<tr class="separator:gaae8f7bfafe4d67d1bba5c4bbd1680135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac61149ff288b535addb0dc88d032292c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gac61149ff288b535addb0dc88d032292c">lsm6dso32_sh_batch_slave_1_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gac61149ff288b535addb0dc88d032292c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of second slave.[get].  <br /></td></tr>
<tr class="separator:gac61149ff288b535addb0dc88d032292c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6911c1c1af0c9f6f1132fcc0aaddeb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga9e6911c1c1af0c9f6f1132fcc0aaddeb">lsm6dso32_sh_batch_slave_2_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga9e6911c1c1af0c9f6f1132fcc0aaddeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of third slave.[set].  <br /></td></tr>
<tr class="separator:ga9e6911c1c1af0c9f6f1132fcc0aaddeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae75bd0c36d1ec12ddd4e6ec58ffd27cb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gae75bd0c36d1ec12ddd4e6ec58ffd27cb">lsm6dso32_sh_batch_slave_2_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gae75bd0c36d1ec12ddd4e6ec58ffd27cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of third slave.[get].  <br /></td></tr>
<tr class="separator:gae75bd0c36d1ec12ddd4e6ec58ffd27cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2c8f42d6e7c2f45ec38c9ddfa51e1d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#gaeb2c8f42d6e7c2f45ec38c9ddfa51e1d">lsm6dso32_sh_batch_slave_3_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaeb2c8f42d6e7c2f45ec38c9ddfa51e1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of fourth slave.[set].  <br /></td></tr>
<tr class="separator:gaeb2c8f42d6e7c2f45ec38c9ddfa51e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407f4d725de8161d16272b37cf22bd6b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__fifo.html#ga407f4d725de8161d16272b37cf22bd6b">lsm6dso32_sh_batch_slave_3_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga407f4d725de8161d16272b37cf22bd6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO batching data of fourth slave.[get].  <br /></td></tr>
<tr class="separator:ga407f4d725de8161d16272b37cf22bd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f7857ad9ccd11e7fde9ebf089b7b71d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___d_e_n__functionality.html#ga2f7857ad9ccd11e7fde9ebf089b7b71d">lsm6dso32_den_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a57458710f2cabc99e63e89ded73a7004">lsm6dso32_den_mode_t</a> val)</td></tr>
<tr class="memdesc:ga2f7857ad9ccd11e7fde9ebf089b7b71d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN functionality marking mode.[set].  <br /></td></tr>
<tr class="separator:ga2f7857ad9ccd11e7fde9ebf089b7b71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b13182c23726b47b52fbaeaee2ccd0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___d_e_n__functionality.html#ga55b13182c23726b47b52fbaeaee2ccd0">lsm6dso32_den_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a57458710f2cabc99e63e89ded73a7004">lsm6dso32_den_mode_t</a> *val)</td></tr>
<tr class="memdesc:ga55b13182c23726b47b52fbaeaee2ccd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN functionality marking mode.[get].  <br /></td></tr>
<tr class="separator:ga55b13182c23726b47b52fbaeaee2ccd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42bcce74d4d30088b24b5a8e72aaec1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___d_e_n__functionality.html#gaf42bcce74d4d30088b24b5a8e72aaec1">lsm6dso32_den_polarity_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a07e858df4e7239e7ae25bdaa4f697503">lsm6dso32_den_lh_t</a> val)</td></tr>
<tr class="memdesc:gaf42bcce74d4d30088b24b5a8e72aaec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN active level configuration.[set].  <br /></td></tr>
<tr class="separator:gaf42bcce74d4d30088b24b5a8e72aaec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5a01856cfbc1a886060aed66aea100"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___d_e_n__functionality.html#gaeb5a01856cfbc1a886060aed66aea100">lsm6dso32_den_polarity_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a07e858df4e7239e7ae25bdaa4f697503">lsm6dso32_den_lh_t</a> *val)</td></tr>
<tr class="memdesc:gaeb5a01856cfbc1a886060aed66aea100"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN active level configuration.[get].  <br /></td></tr>
<tr class="separator:gaeb5a01856cfbc1a886060aed66aea100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed991147546c0c7f0767e467aa64a0b1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___d_e_n__functionality.html#gaed991147546c0c7f0767e467aa64a0b1">lsm6dso32_den_enable_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#adf44a7f8ab660d1edd9c0ecbfac29e28">lsm6dso32_den_xl_g_t</a> val)</td></tr>
<tr class="memdesc:gaed991147546c0c7f0767e467aa64a0b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN enable.[set].  <br /></td></tr>
<tr class="separator:gaed991147546c0c7f0767e467aa64a0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a16b91c20c3979349746551ead610b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___d_e_n__functionality.html#ga65a16b91c20c3979349746551ead610b">lsm6dso32_den_enable_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#adf44a7f8ab660d1edd9c0ecbfac29e28">lsm6dso32_den_xl_g_t</a> *val)</td></tr>
<tr class="memdesc:ga65a16b91c20c3979349746551ead610b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN enable.[get].  <br /></td></tr>
<tr class="separator:ga65a16b91c20c3979349746551ead610b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1af307ff6324ca54f619a12df7ee02c1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___d_e_n__functionality.html#ga1af307ff6324ca54f619a12df7ee02c1">lsm6dso32_den_mark_axis_x_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga1af307ff6324ca54f619a12df7ee02c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of X-axis.[set].  <br /></td></tr>
<tr class="separator:ga1af307ff6324ca54f619a12df7ee02c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadf84b58438b5aa22538dd7ea3139cf9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___d_e_n__functionality.html#gaadf84b58438b5aa22538dd7ea3139cf9">lsm6dso32_den_mark_axis_x_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gaadf84b58438b5aa22538dd7ea3139cf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of X-axis.[get].  <br /></td></tr>
<tr class="separator:gaadf84b58438b5aa22538dd7ea3139cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e997554f5ce0913b8ff67239023411a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___d_e_n__functionality.html#ga4e997554f5ce0913b8ff67239023411a">lsm6dso32_den_mark_axis_y_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga4e997554f5ce0913b8ff67239023411a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of Y-axis.[set].  <br /></td></tr>
<tr class="separator:ga4e997554f5ce0913b8ff67239023411a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac36bed04c706ce9920735c86261eaa43"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___d_e_n__functionality.html#gac36bed04c706ce9920735c86261eaa43">lsm6dso32_den_mark_axis_y_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gac36bed04c706ce9920735c86261eaa43"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of Y-axis.[get].  <br /></td></tr>
<tr class="separator:gac36bed04c706ce9920735c86261eaa43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8fcf5bca079e9aaf1eac061e2e0f9fd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___d_e_n__functionality.html#gaf8fcf5bca079e9aaf1eac061e2e0f9fd">lsm6dso32_den_mark_axis_z_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaf8fcf5bca079e9aaf1eac061e2e0f9fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of Z-axis.[set].  <br /></td></tr>
<tr class="separator:gaf8fcf5bca079e9aaf1eac061e2e0f9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f6ee3190f948d4c102ce0b437a90bc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___d_e_n__functionality.html#ga32f6ee3190f948d4c102ce0b437a90bc">lsm6dso32_den_mark_axis_z_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga32f6ee3190f948d4c102ce0b437a90bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEN value stored in LSB of Z-axis.[get].  <br /></td></tr>
<tr class="separator:ga32f6ee3190f948d4c102ce0b437a90bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a994e4fd9edee45c5adfb8501708610"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___pedometer.html#ga4a994e4fd9edee45c5adfb8501708610">lsm6dso32_pedo_sens_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a707256d94e80d9940568ae76b8ad5a27">lsm6dso32_pedo_md_t</a> val)</td></tr>
<tr class="memdesc:ga4a994e4fd9edee45c5adfb8501708610"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable pedometer algorithm.[set].  <br /></td></tr>
<tr class="separator:ga4a994e4fd9edee45c5adfb8501708610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90c34ec58c9d8543d62d0b4815045a8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___pedometer.html#gab90c34ec58c9d8543d62d0b4815045a8">lsm6dso32_pedo_sens_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a707256d94e80d9940568ae76b8ad5a27">lsm6dso32_pedo_md_t</a> *val)</td></tr>
<tr class="memdesc:gab90c34ec58c9d8543d62d0b4815045a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable pedometer algorithm.[get].  <br /></td></tr>
<tr class="separator:gab90c34ec58c9d8543d62d0b4815045a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f2db2ac7deed6f76140c7a1a90209b9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___pedometer.html#ga8f2db2ac7deed6f76140c7a1a90209b9">lsm6dso32_pedo_step_detect_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga8f2db2ac7deed6f76140c7a1a90209b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status bit for step detection.[get].  <br /></td></tr>
<tr class="separator:ga8f2db2ac7deed6f76140c7a1a90209b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada045feb52697309a1af61a650dcb8c7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___pedometer.html#gada045feb52697309a1af61a650dcb8c7">lsm6dso32_pedo_debounce_steps_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:gada045feb52697309a1af61a650dcb8c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pedometer debounce configuration register (r/w).[set].  <br /></td></tr>
<tr class="separator:gada045feb52697309a1af61a650dcb8c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b9a3995a9ce394ba2449d531fc8f70"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___pedometer.html#gae1b9a3995a9ce394ba2449d531fc8f70">lsm6dso32_pedo_debounce_steps_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:gae1b9a3995a9ce394ba2449d531fc8f70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pedometer debounce configuration register (r/w).[get].  <br /></td></tr>
<tr class="separator:gae1b9a3995a9ce394ba2449d531fc8f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfb066758b43163decabc1885bf52009"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___pedometer.html#gadfb066758b43163decabc1885bf52009">lsm6dso32_pedo_steps_period_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t val)</td></tr>
<tr class="memdesc:gadfb066758b43163decabc1885bf52009"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time period register for step detection on delta time (r/w).[set].  <br /></td></tr>
<tr class="separator:gadfb066758b43163decabc1885bf52009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga522a55c8f8d2f910cd312fdfbdf949fc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___pedometer.html#ga522a55c8f8d2f910cd312fdfbdf949fc">lsm6dso32_pedo_steps_period_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:ga522a55c8f8d2f910cd312fdfbdf949fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time period register for step detection on delta time (r/w).[get].  <br /></td></tr>
<tr class="separator:ga522a55c8f8d2f910cd312fdfbdf949fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1936c007bcf5dcef5272dd01351e2298"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___pedometer.html#ga1936c007bcf5dcef5272dd01351e2298">lsm6dso32_pedo_int_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a9676118088b39570e42f60881bead313">lsm6dso32_carry_count_en_t</a> val)</td></tr>
<tr class="memdesc:ga1936c007bcf5dcef5272dd01351e2298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set when user wants to generate interrupt on count overflow event/every step.[set].  <br /></td></tr>
<tr class="separator:ga1936c007bcf5dcef5272dd01351e2298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3976d319ff9919d8962e69fe5d62065"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___pedometer.html#gad3976d319ff9919d8962e69fe5d62065">lsm6dso32_pedo_int_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a9676118088b39570e42f60881bead313">lsm6dso32_carry_count_en_t</a> *val)</td></tr>
<tr class="memdesc:gad3976d319ff9919d8962e69fe5d62065"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set when user wants to generate interrupt on count overflow event/every step.[get].  <br /></td></tr>
<tr class="separator:gad3976d319ff9919d8962e69fe5d62065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ed38112856cecaa12bf74e304fb593"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__significant__motion.html#ga54ed38112856cecaa12bf74e304fb593">lsm6dso32_motion_sens_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga54ed38112856cecaa12bf74e304fb593"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable significant motion detection function.[set].  <br /></td></tr>
<tr class="separator:ga54ed38112856cecaa12bf74e304fb593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b32190d1e1b717287b8c304e160f79"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__significant__motion.html#ga71b32190d1e1b717287b8c304e160f79">lsm6dso32_motion_sens_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga71b32190d1e1b717287b8c304e160f79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable significant motion detection function.[get].  <br /></td></tr>
<tr class="separator:ga71b32190d1e1b717287b8c304e160f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45421b396ca63d065745c983f92c86e0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__significant__motion.html#ga45421b396ca63d065745c983f92c86e0">lsm6dso32_motion_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga45421b396ca63d065745c983f92c86e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status bit for significant motion detection.[get].  <br /></td></tr>
<tr class="separator:ga45421b396ca63d065745c983f92c86e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ece368f2fc889d53bcaeabc909f286"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tilt__detection.html#gaa9ece368f2fc889d53bcaeabc909f286">lsm6dso32_tilt_sens_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:gaa9ece368f2fc889d53bcaeabc909f286"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable tilt calculation.[set].  <br /></td></tr>
<tr class="separator:gaa9ece368f2fc889d53bcaeabc909f286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1775254e1ef81d55f26eaf0394c9403"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tilt__detection.html#gae1775254e1ef81d55f26eaf0394c9403">lsm6dso32_tilt_sens_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gae1775254e1ef81d55f26eaf0394c9403"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable tilt calculation.[get].  <br /></td></tr>
<tr class="separator:gae1775254e1ef81d55f26eaf0394c9403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb4f4d0130ee50687d0fc39aa4db4f3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__tilt__detection.html#ga8fb4f4d0130ee50687d0fc39aa4db4f3">lsm6dso32_tilt_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga8fb4f4d0130ee50687d0fc39aa4db4f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status bit for tilt detection.[get].  <br /></td></tr>
<tr class="separator:ga8fb4f4d0130ee50687d0fc39aa4db4f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a145d47611066615c475d854855847b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#ga7a145d47611066615c475d854855847b">lsm6dso32_mag_sensitivity_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t val)</td></tr>
<tr class="memdesc:ga7a145d47611066615c475d854855847b"><td class="mdescLeft">&#160;</td><td class="mdescRight">External magnetometer sensitivity value register.[set].  <br /></td></tr>
<tr class="separator:ga7a145d47611066615c475d854855847b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad95fe8316755452799c623a3297e877e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#gad95fe8316755452799c623a3297e877e">lsm6dso32_mag_sensitivity_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:gad95fe8316755452799c623a3297e877e"><td class="mdescLeft">&#160;</td><td class="mdescRight">External magnetometer sensitivity value register.[get].  <br /></td></tr>
<tr class="separator:gad95fe8316755452799c623a3297e877e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c7fa355e2d8d8c1fd6e18888e71e8f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#ga77c7fa355e2d8d8c1fd6e18888e71e8f">lsm6dso32_mag_offset_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, int16_t *val)</td></tr>
<tr class="memdesc:ga77c7fa355e2d8d8c1fd6e18888e71e8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset for hard-iron compensation register (r/w).[set].  <br /></td></tr>
<tr class="separator:ga77c7fa355e2d8d8c1fd6e18888e71e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1750fdc3bf0f6ac6be01956083342022"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#ga1750fdc3bf0f6ac6be01956083342022">lsm6dso32_mag_offset_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, int16_t *val)</td></tr>
<tr class="memdesc:ga1750fdc3bf0f6ac6be01956083342022"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset for hard-iron compensation register (r/w).[get].  <br /></td></tr>
<tr class="separator:ga1750fdc3bf0f6ac6be01956083342022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae2c63e6e52161f00fa667534b4830e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#gafae2c63e6e52161f00fa667534b4830e">lsm6dso32_mag_soft_iron_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, int16_t *val)</td></tr>
<tr class="memdesc:gafae2c63e6e52161f00fa667534b4830e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Soft-iron (3x3 symmetric) matrix correction register (r/w). The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).[set].  <br /></td></tr>
<tr class="separator:gafae2c63e6e52161f00fa667534b4830e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b7f05c12ef3bde2ad97434ba3bd14b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#gad6b7f05c12ef3bde2ad97434ba3bd14b">lsm6dso32_mag_soft_iron_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, int16_t *val)</td></tr>
<tr class="memdesc:gad6b7f05c12ef3bde2ad97434ba3bd14b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Soft-iron (3x3 symmetric) matrix correction register (r/w). The value is expressed as half-precision floating-point format: SEEEEEFFFFFFFFFF S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits.[get].  <br /></td></tr>
<tr class="separator:gad6b7f05c12ef3bde2ad97434ba3bd14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e20ac841ec2ad4fd751033bbd499af4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#ga8e20ac841ec2ad4fd751033bbd499af4">lsm6dso32_mag_z_orient_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#ab19c3a400547de38bf9ef1d0b99c9285">lsm6dso32_mag_z_axis_t</a> val)</td></tr>
<tr class="memdesc:ga8e20ac841ec2ad4fd751033bbd499af4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Magnetometer Z-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[set].  <br /></td></tr>
<tr class="separator:ga8e20ac841ec2ad4fd751033bbd499af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777641630c39342dc485739c8e3c2f82"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#ga777641630c39342dc485739c8e3c2f82">lsm6dso32_mag_z_orient_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#ab19c3a400547de38bf9ef1d0b99c9285">lsm6dso32_mag_z_axis_t</a> *val)</td></tr>
<tr class="memdesc:ga777641630c39342dc485739c8e3c2f82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Magnetometer Z-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[get].  <br /></td></tr>
<tr class="separator:ga777641630c39342dc485739c8e3c2f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf7aeb00ef3095a365c92429f5159ad"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#ga3bf7aeb00ef3095a365c92429f5159ad">lsm6dso32_mag_y_orient_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#ad848bbbbb15accc3669a8d10ec8424f1">lsm6dso32_mag_y_axis_t</a> val)</td></tr>
<tr class="memdesc:ga3bf7aeb00ef3095a365c92429f5159ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Magnetometer Y-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[set].  <br /></td></tr>
<tr class="separator:ga3bf7aeb00ef3095a365c92429f5159ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6982238082d2f76b334c7fada6d10872"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#ga6982238082d2f76b334c7fada6d10872">lsm6dso32_mag_y_orient_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#ad848bbbbb15accc3669a8d10ec8424f1">lsm6dso32_mag_y_axis_t</a> *val)</td></tr>
<tr class="memdesc:ga6982238082d2f76b334c7fada6d10872"><td class="mdescLeft">&#160;</td><td class="mdescRight">Magnetometer Y-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[get].  <br /></td></tr>
<tr class="separator:ga6982238082d2f76b334c7fada6d10872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8af2af4af5399211d4dfd5537ea61d9"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#gaf8af2af4af5399211d4dfd5537ea61d9">lsm6dso32_mag_x_orient_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a67d167751f98b46b183e2e9812016556">lsm6dso32_mag_x_axis_t</a> val)</td></tr>
<tr class="memdesc:gaf8af2af4af5399211d4dfd5537ea61d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Magnetometer X-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[set].  <br /></td></tr>
<tr class="separator:gaf8af2af4af5399211d4dfd5537ea61d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e67ccaf6bc188d73c2c699ad828ac70"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__.html#ga1e67ccaf6bc188d73c2c699ad828ac70">lsm6dso32_mag_x_orient_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a67d167751f98b46b183e2e9812016556">lsm6dso32_mag_x_axis_t</a> *val)</td></tr>
<tr class="memdesc:ga1e67ccaf6bc188d73c2c699ad828ac70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Magnetometer X-axis coordinates rotation (to be aligned to accelerometer/gyroscope axes orientation).[get].  <br /></td></tr>
<tr class="separator:ga1e67ccaf6bc188d73c2c699ad828ac70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99e264836ccf07d93fa577e3e10353f3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga99e264836ccf07d93fa577e3e10353f3">lsm6dso32_long_cnt_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga99e264836ccf07d93fa577e3e10353f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status bit for FSM long counter timeout interrupt event.[get].  <br /></td></tr>
<tr class="separator:ga99e264836ccf07d93fa577e3e10353f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b7bfa25d74ff01fb6950ab1387063b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga25b7bfa25d74ff01fb6950ab1387063b">lsm6dso32_emb_fsm_en_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga25b7bfa25d74ff01fb6950ab1387063b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Final State Machine global enable.[set].  <br /></td></tr>
<tr class="separator:ga25b7bfa25d74ff01fb6950ab1387063b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb80a1d341c4b1fbacadb26842db366b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#gadb80a1d341c4b1fbacadb26842db366b">lsm6dso32_emb_fsm_en_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:gadb80a1d341c4b1fbacadb26842db366b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Final State Machine global enable.[get].  <br /></td></tr>
<tr class="separator:gadb80a1d341c4b1fbacadb26842db366b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24cc0d8bd8735b65235ed5782b21894f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga24cc0d8bd8735b65235ed5782b21894f">lsm6dso32_fsm_enable_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__emb__fsm__enable__t.html">lsm6dso32_emb_fsm_enable_t</a> *val)</td></tr>
<tr class="memdesc:ga24cc0d8bd8735b65235ed5782b21894f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Final State Machine enable.[set].  <br /></td></tr>
<tr class="separator:ga24cc0d8bd8735b65235ed5782b21894f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48eca728d5c2352577add2239a106ec"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#gab48eca728d5c2352577add2239a106ec">lsm6dso32_fsm_enable_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__emb__fsm__enable__t.html">lsm6dso32_emb_fsm_enable_t</a> *val)</td></tr>
<tr class="memdesc:gab48eca728d5c2352577add2239a106ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Final State Machine enable.[get].  <br /></td></tr>
<tr class="separator:gab48eca728d5c2352577add2239a106ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71d17806cb520e66e49dcc8cef4dee7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#gaf71d17806cb520e66e49dcc8cef4dee7">lsm6dso32_long_cnt_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t val)</td></tr>
<tr class="memdesc:gaf71d17806cb520e66e49dcc8cef4dee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM long counter status register. Long counter value is an unsigned integer value (16-bit format).[set].  <br /></td></tr>
<tr class="separator:gaf71d17806cb520e66e49dcc8cef4dee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeacf0cf23d53ec179e7ea40c1d553de7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#gaeacf0cf23d53ec179e7ea40c1d553de7">lsm6dso32_long_cnt_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:gaeacf0cf23d53ec179e7ea40c1d553de7"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM long counter status register. Long counter value is an unsigned integer value (16-bit format).[get].  <br /></td></tr>
<tr class="separator:gaeacf0cf23d53ec179e7ea40c1d553de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11382bdb57c1ed6122e1d84b2c94fa66"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga11382bdb57c1ed6122e1d84b2c94fa66">lsm6dso32_long_clr_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga0b69ea3fda1c0f2a1fa7012209df0e28">lsm6dso32_fsm_lc_clr_t</a> val)</td></tr>
<tr class="memdesc:ga11382bdb57c1ed6122e1d84b2c94fa66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear FSM long counter value.[set].  <br /></td></tr>
<tr class="separator:ga11382bdb57c1ed6122e1d84b2c94fa66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494a818bd9de0a9f422b18568111468a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga494a818bd9de0a9f422b18568111468a">lsm6dso32_long_clr_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga0b69ea3fda1c0f2a1fa7012209df0e28">lsm6dso32_fsm_lc_clr_t</a> *val)</td></tr>
<tr class="memdesc:ga494a818bd9de0a9f422b18568111468a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear FSM long counter value.[get].  <br /></td></tr>
<tr class="separator:ga494a818bd9de0a9f422b18568111468a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac18e9d8ed55b95770fd477829524f698"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#gac18e9d8ed55b95770fd477829524f698">lsm6dso32_fsm_out_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__fsm__out__t.html">lsm6dso32_fsm_out_t</a> *val)</td></tr>
<tr class="memdesc:gac18e9d8ed55b95770fd477829524f698"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM output registers[get].  <br /></td></tr>
<tr class="separator:gac18e9d8ed55b95770fd477829524f698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05180db10499e0a6c832034897ed5ce4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga05180db10499e0a6c832034897ed5ce4">lsm6dso32_fsm_data_rate_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#gae32d29a0f9d4ab74275fbbe4c9f8b323">lsm6dso32_fsm_odr_t</a> val)</td></tr>
<tr class="memdesc:ga05180db10499e0a6c832034897ed5ce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finite State Machine ODR configuration.[set].  <br /></td></tr>
<tr class="separator:ga05180db10499e0a6c832034897ed5ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477e86c70778c41f599fc4bc99bb620e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga477e86c70778c41f599fc4bc99bb620e">lsm6dso32_fsm_data_rate_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#gae32d29a0f9d4ab74275fbbe4c9f8b323">lsm6dso32_fsm_odr_t</a> *val)</td></tr>
<tr class="memdesc:ga477e86c70778c41f599fc4bc99bb620e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finite State Machine ODR configuration.[get].  <br /></td></tr>
<tr class="separator:ga477e86c70778c41f599fc4bc99bb620e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e0a7af2d21c77b70864e0db257692c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga53e0a7af2d21c77b70864e0db257692c">lsm6dso32_fsm_init_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga53e0a7af2d21c77b70864e0db257692c"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM initialization request.[set].  <br /></td></tr>
<tr class="separator:ga53e0a7af2d21c77b70864e0db257692c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1eb2693d103c882634d2e5851ea0f7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga7a1eb2693d103c882634d2e5851ea0f7">lsm6dso32_fsm_init_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga7a1eb2693d103c882634d2e5851ea0f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM initialization request.[get].  <br /></td></tr>
<tr class="separator:ga7a1eb2693d103c882634d2e5851ea0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42ebf4917228bb6ab3b7f9fe56df145f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga42ebf4917228bb6ab3b7f9fe56df145f">lsm6dso32_long_cnt_int_value_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t val)</td></tr>
<tr class="memdesc:ga42ebf4917228bb6ab3b7f9fe56df145f"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM long counter timeout register (r/w). The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reached this value, the FSM generates an interrupt.[set].  <br /></td></tr>
<tr class="separator:ga42ebf4917228bb6ab3b7f9fe56df145f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c017e1def0f8b885b3221b9f479cd08"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga9c017e1def0f8b885b3221b9f479cd08">lsm6dso32_long_cnt_int_value_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:ga9c017e1def0f8b885b3221b9f479cd08"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM long counter timeout register (r/w). The long counter timeout value is an unsigned integer value (16-bit format). When the long counter value reached this value, the FSM generates an interrupt.[get].  <br /></td></tr>
<tr class="separator:ga9c017e1def0f8b885b3221b9f479cd08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8eb5d3b76334cd284e7d05339ce786"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga5a8eb5d3b76334cd284e7d05339ce786">lsm6dso32_fsm_number_of_programs_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga5a8eb5d3b76334cd284e7d05339ce786"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM number of programs register.[set].  <br /></td></tr>
<tr class="separator:ga5a8eb5d3b76334cd284e7d05339ce786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d10d59afcdcc14b723573c2f8ab1aeb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#ga4d10d59afcdcc14b723573c2f8ab1aeb">lsm6dso32_fsm_number_of_programs_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *buff)</td></tr>
<tr class="memdesc:ga4d10d59afcdcc14b723573c2f8ab1aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM number of programs register.[get].  <br /></td></tr>
<tr class="separator:ga4d10d59afcdcc14b723573c2f8ab1aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade2d09cde339b9b678f4c1dee766bd1c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#gade2d09cde339b9b678f4c1dee766bd1c">lsm6dso32_fsm_start_address_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t val)</td></tr>
<tr class="memdesc:gade2d09cde339b9b678f4c1dee766bd1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM start address register (r/w). First available address is 0x033C.[set].  <br /></td></tr>
<tr class="separator:gade2d09cde339b9b678f4c1dee766bd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf0236f8b6e6f520e79cd3d439c1d7d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32__finite__state__machine.html#gaddf0236f8b6e6f520e79cd3d439c1d7d">lsm6dso32_fsm_start_address_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint16_t *val)</td></tr>
<tr class="memdesc:gaddf0236f8b6e6f520e79cd3d439c1d7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FSM start address register (r/w). First available address is 0x033C.[get].  <br /></td></tr>
<tr class="separator:gaddf0236f8b6e6f520e79cd3d439c1d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d1dc66f184c65b9b4158e0928186c7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#ga98d1dc66f184c65b9b4158e0928186c7">lsm6dso32_sh_read_data_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__emb__sh__read__t.html">lsm6dso32_emb_sh_read_t</a> *val)</td></tr>
<tr class="memdesc:ga98d1dc66f184c65b9b4158e0928186c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub output registers.[get].  <br /></td></tr>
<tr class="separator:ga98d1dc66f184c65b9b4158e0928186c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636a80bf6d498caa02996b707e472b7a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#ga636a80bf6d498caa02996b707e472b7a">lsm6dso32_sh_slave_connected_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a3895c53b3051b1c5fc987554a8357875">lsm6dso32_aux_sens_on_t</a> val)</td></tr>
<tr class="memdesc:ga636a80bf6d498caa02996b707e472b7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of external sensors to be read by the sensor hub.[set].  <br /></td></tr>
<tr class="separator:ga636a80bf6d498caa02996b707e472b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga160cad226e567cb29d17c28d42bf023c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#ga160cad226e567cb29d17c28d42bf023c">lsm6dso32_sh_slave_connected_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a3895c53b3051b1c5fc987554a8357875">lsm6dso32_aux_sens_on_t</a> *val)</td></tr>
<tr class="memdesc:ga160cad226e567cb29d17c28d42bf023c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of external sensors to be read by the sensor hub.[get].  <br /></td></tr>
<tr class="separator:ga160cad226e567cb29d17c28d42bf023c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfedeb8ba46d9621a60e278844d9c3b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#ga8dfedeb8ba46d9621a60e278844d9c3b">lsm6dso32_sh_master_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga8dfedeb8ba46d9621a60e278844d9c3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub I2C master enable.[set].  <br /></td></tr>
<tr class="separator:ga8dfedeb8ba46d9621a60e278844d9c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18045bad2c6c4aa835ffcc769f913ad3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#ga18045bad2c6c4aa835ffcc769f913ad3">lsm6dso32_sh_master_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga18045bad2c6c4aa835ffcc769f913ad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub I2C master enable.[get].  <br /></td></tr>
<tr class="separator:ga18045bad2c6c4aa835ffcc769f913ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc081f9911acb20e00ceaf46458234d1"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#gadc081f9911acb20e00ceaf46458234d1">lsm6dso32_sh_pin_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a93a17a71b5675dd1619058d3ed584bea">lsm6dso32_shub_pu_en_t</a> val)</td></tr>
<tr class="memdesc:gadc081f9911acb20e00ceaf46458234d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master I2C pull-up enable.[set].  <br /></td></tr>
<tr class="separator:gadc081f9911acb20e00ceaf46458234d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d76a35165677fd6776e6d959806683"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#ga15d76a35165677fd6776e6d959806683">lsm6dso32_sh_pin_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a93a17a71b5675dd1619058d3ed584bea">lsm6dso32_shub_pu_en_t</a> *val)</td></tr>
<tr class="memdesc:ga15d76a35165677fd6776e6d959806683"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master I2C pull-up enable.[get].  <br /></td></tr>
<tr class="separator:ga15d76a35165677fd6776e6d959806683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2118c6b14d894fddb060a6e4e54bd4a7"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#ga2118c6b14d894fddb060a6e4e54bd4a7">lsm6dso32_sh_pass_through_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t val)</td></tr>
<tr class="memdesc:ga2118c6b14d894fddb060a6e4e54bd4a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C interface pass-through.[set].  <br /></td></tr>
<tr class="separator:ga2118c6b14d894fddb060a6e4e54bd4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dabea1cfb025de8f2548eeae1b8a991"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#ga6dabea1cfb025de8f2548eeae1b8a991">lsm6dso32_sh_pass_through_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga6dabea1cfb025de8f2548eeae1b8a991"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C interface pass-through.[get].  <br /></td></tr>
<tr class="separator:ga6dabea1cfb025de8f2548eeae1b8a991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b2a515925e686aef431ec93e886de0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#ga12b2a515925e686aef431ec93e886de0">lsm6dso32_sh_syncro_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a946a91cc6570f86865a2c5d3f203b2ba">lsm6dso32_start_config_t</a> val)</td></tr>
<tr class="memdesc:ga12b2a515925e686aef431ec93e886de0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub trigger signal selection.[set].  <br /></td></tr>
<tr class="separator:ga12b2a515925e686aef431ec93e886de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d24e28ac8c3911eccf782333a2330d3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#ga7d24e28ac8c3911eccf782333a2330d3">lsm6dso32_sh_syncro_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a946a91cc6570f86865a2c5d3f203b2ba">lsm6dso32_start_config_t</a> *val)</td></tr>
<tr class="memdesc:ga7d24e28ac8c3911eccf782333a2330d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub trigger signal selection.[get].  <br /></td></tr>
<tr class="separator:ga7d24e28ac8c3911eccf782333a2330d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga254cdf8d93c0261e8ca2e0d65dc67b7f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#ga254cdf8d93c0261e8ca2e0d65dc67b7f">lsm6dso32_sh_write_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a978f10c6f0c4d69e011d68a0abaa9d3b">lsm6dso32_write_once_t</a> val)</td></tr>
<tr class="memdesc:ga254cdf8d93c0261e8ca2e0d65dc67b7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave 0 write operation is performed only at the first sensor hub cycle.[set].  <br /></td></tr>
<tr class="separator:ga254cdf8d93c0261e8ca2e0d65dc67b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9061f7b9c27f94959e6251c8de10954e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#ga9061f7b9c27f94959e6251c8de10954e">lsm6dso32_sh_write_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a978f10c6f0c4d69e011d68a0abaa9d3b">lsm6dso32_write_once_t</a> *val)</td></tr>
<tr class="memdesc:ga9061f7b9c27f94959e6251c8de10954e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave 0 write operation is performed only at the first sensor hub cycle.[get].  <br /></td></tr>
<tr class="separator:ga9061f7b9c27f94959e6251c8de10954e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0f6c5bb8488c7aac10d1c2b7de17eb"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#ga9c0f6c5bb8488c7aac10d1c2b7de17eb">lsm6dso32_sh_reset_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx)</td></tr>
<tr class="memdesc:ga9c0f6c5bb8488c7aac10d1c2b7de17eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Master logic and output registers.[set].  <br /></td></tr>
<tr class="separator:ga9c0f6c5bb8488c7aac10d1c2b7de17eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99a56c0af452dccd5fddf03965d5c2d3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#ga99a56c0af452dccd5fddf03965d5c2d3">lsm6dso32_sh_reset_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, uint8_t *val)</td></tr>
<tr class="memdesc:ga99a56c0af452dccd5fddf03965d5c2d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Master logic and output registers.[get].  <br /></td></tr>
<tr class="separator:ga99a56c0af452dccd5fddf03965d5c2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b1007e60c4d7956ee18c43c655726db"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#ga0b1007e60c4d7956ee18c43c655726db">lsm6dso32_sh_data_rate_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a865146ed480c8d18d46a28cf01871dde">lsm6dso32_shub_odr_t</a> val)</td></tr>
<tr class="memdesc:ga0b1007e60c4d7956ee18c43c655726db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rate at which the master communicates.[set].  <br /></td></tr>
<tr class="separator:ga0b1007e60c4d7956ee18c43c655726db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03902c7ed6faf8694a4939a30be8e3b8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#ga03902c7ed6faf8694a4939a30be8e3b8">lsm6dso32_sh_data_rate_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="lsm6dso32__reg_8h.html#a865146ed480c8d18d46a28cf01871dde">lsm6dso32_shub_odr_t</a> *val)</td></tr>
<tr class="memdesc:ga03902c7ed6faf8694a4939a30be8e3b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rate at which the master communicates.[get].  <br /></td></tr>
<tr class="separator:ga03902c7ed6faf8694a4939a30be8e3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga437297e16e00798f01545a69cd3a4f5e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#ga437297e16e00798f01545a69cd3a4f5e">lsm6dso32_sh_cfg_write</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__sh__cfg__write__t.html">lsm6dso32_sh_cfg_write_t</a> *val)</td></tr>
<tr class="memdesc:ga437297e16e00798f01545a69cd3a4f5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure slave 0 for perform a write.[set].  <br /></td></tr>
<tr class="separator:ga437297e16e00798f01545a69cd3a4f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6786ce3212e9adb0b5970c2bd8ed1d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#gadd6786ce3212e9adb0b5970c2bd8ed1d">lsm6dso32_sh_slv0_cfg_read</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__sh__cfg__read__t.html">lsm6dso32_sh_cfg_read_t</a> *val)</td></tr>
<tr class="memdesc:gadd6786ce3212e9adb0b5970c2bd8ed1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure slave 0 for perform a read.[set].  <br /></td></tr>
<tr class="separator:gadd6786ce3212e9adb0b5970c2bd8ed1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32286e2efeb98073c70c0b437de28869"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#ga32286e2efeb98073c70c0b437de28869">lsm6dso32_sh_slv1_cfg_read</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__sh__cfg__read__t.html">lsm6dso32_sh_cfg_read_t</a> *val)</td></tr>
<tr class="memdesc:ga32286e2efeb98073c70c0b437de28869"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure slave 0 for perform a write/read.[set].  <br /></td></tr>
<tr class="separator:ga32286e2efeb98073c70c0b437de28869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e343a7932d1cff630cd9f61a34d4dc6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#ga3e343a7932d1cff630cd9f61a34d4dc6">lsm6dso32_sh_slv2_cfg_read</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__sh__cfg__read__t.html">lsm6dso32_sh_cfg_read_t</a> *val)</td></tr>
<tr class="memdesc:ga3e343a7932d1cff630cd9f61a34d4dc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure slave 0 for perform a write/read.[set].  <br /></td></tr>
<tr class="separator:ga3e343a7932d1cff630cd9f61a34d4dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30b3da44e2ffbddfd07b1f96063300d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#gaf30b3da44e2ffbddfd07b1f96063300d">lsm6dso32_sh_slv3_cfg_read</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__sh__cfg__read__t.html">lsm6dso32_sh_cfg_read_t</a> *val)</td></tr>
<tr class="memdesc:gaf30b3da44e2ffbddfd07b1f96063300d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure slave 0 for perform a write/read.[set].  <br /></td></tr>
<tr class="separator:gaf30b3da44e2ffbddfd07b1f96063300d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7548f1eff4f285452bd8a33547976850"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_s_m6_d_s_o32___sensor__hub.html#ga7548f1eff4f285452bd8a33547976850">lsm6dso32_sh_status_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlsm6dso32__status__master__t.html">lsm6dso32_status_master_t</a> *val)</td></tr>
<tr class="memdesc:ga7548f1eff4f285452bd8a33547976850"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensor hub source register.[get].  <br /></td></tr>
<tr class="separator:ga7548f1eff4f285452bd8a33547976850"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>LSM6DSO32 driver file. </p>
<dl class="section author"><dt>Author</dt><dd>Sensors Software Solution Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2021 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p class="definition">Definition in file <a class="el" href="lsm6dso32__reg_8c_source.html">lsm6dso32_reg.c</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74665e7a93125a1b96de8fab7d5a3847.html">Davinci_2</a></li><li class="navelem"><a class="el" href="dir_2270421e09f92bb67b3cc59e68204e53.html">Core</a></li><li class="navelem"><a class="el" href="dir_6b82e2a9fde87d91fd1a6e472f875448.html">Src</a></li><li class="navelem"><a class="el" href="lsm6dso32__reg_8c.html">lsm6dso32_reg.c</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
