$date
	Fri Apr 12 07:38:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_latch_tb $end
$var wire 1 ! q $end
$var reg 1 " d $end
$var reg 1 # enable $end
$scope module uut $end
$var wire 1 " d $end
$var wire 1 # enable $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#10
1!
1#
1"
#20
0!
0"
#30
0#
1"
#40
1#
0"
#50
