{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 17 00:13:39 2021 " "Info: Processing started: Sun Oct 17 00:13:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off marquee -c marquee " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off marquee -c marquee" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk1 " "Info: Detected ripple clock \"clk1\" as buffer" {  } { { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register marquee\[2\] register marquee\[7\] 65.54 MHz 15.258 ns Internal " "Info: Clock \"clk\" has Internal fmax of 65.54 MHz between source register \"marquee\[2\]\" and destination register \"marquee\[7\]\" (period= 15.258 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.549 ns + Longest register register " "Info: + Longest register to register delay is 14.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns marquee\[2\] 1 REG LC_X9_Y7_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y7_N1; Fanout = 9; REG Node = 'marquee\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { marquee[2] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.740 ns) 1.678 ns Equal4~41 2 COMB LC_X9_Y7_N6 2 " "Info: 2: + IC(0.938 ns) + CELL(0.740 ns) = 1.678 ns; Loc. = LC_X9_Y7_N6; Fanout = 2; COMB Node = 'Equal4~41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { marquee[2] Equal4~41 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.464 ns) + CELL(0.200 ns) 4.342 ns Equal2~53 3 COMB LC_X11_Y5_N8 2 " "Info: 3: + IC(2.464 ns) + CELL(0.200 ns) = 4.342 ns; Loc. = LC_X11_Y5_N8; Fanout = 2; COMB Node = 'Equal2~53'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { Equal4~41 Equal2~53 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.795 ns) + CELL(0.200 ns) 6.337 ns Equal15~21 4 COMB LC_X11_Y7_N8 9 " "Info: 4: + IC(1.795 ns) + CELL(0.200 ns) = 6.337 ns; Loc. = LC_X11_Y7_N8; Fanout = 9; COMB Node = 'Equal15~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.995 ns" { Equal2~53 Equal15~21 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.200 ns) 7.271 ns marquee\[3\]~2431 5 COMB LC_X11_Y7_N0 6 " "Info: 5: + IC(0.734 ns) + CELL(0.200 ns) = 7.271 ns; Loc. = LC_X11_Y7_N0; Fanout = 6; COMB Node = 'marquee\[3\]~2431'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { Equal15~21 marquee[3]~2431 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.941 ns) + CELL(0.511 ns) 9.723 ns marquee\[3\]~2432 6 COMB LC_X11_Y5_N5 8 " "Info: 6: + IC(1.941 ns) + CELL(0.511 ns) = 9.723 ns; Loc. = LC_X11_Y5_N5; Fanout = 8; COMB Node = 'marquee\[3\]~2432'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { marquee[3]~2431 marquee[3]~2432 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(0.200 ns) 11.685 ns marquee~2450 7 COMB LC_X11_Y6_N8 1 " "Info: 7: + IC(1.762 ns) + CELL(0.200 ns) = 11.685 ns; Loc. = LC_X11_Y6_N8; Fanout = 1; COMB Node = 'marquee~2450'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { marquee[3]~2432 marquee~2450 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.273 ns) + CELL(0.591 ns) 14.549 ns marquee\[7\] 8 REG LC_X9_Y7_N9 7 " "Info: 8: + IC(2.273 ns) + CELL(0.591 ns) = 14.549 ns; Loc. = LC_X9_Y7_N9; Fanout = 7; REG Node = 'marquee\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { marquee~2450 marquee[7] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 18.16 % ) " "Info: Total cell delay = 2.642 ns ( 18.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.907 ns ( 81.84 % ) " "Info: Total interconnect delay = 11.907 ns ( 81.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.549 ns" { marquee[2] Equal4~41 Equal2~53 Equal15~21 marquee[3]~2431 marquee[3]~2432 marquee~2450 marquee[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.549 ns" { marquee[2] {} Equal4~41 {} Equal2~53 {} Equal15~21 {} marquee[3]~2431 {} marquee[3]~2432 {} marquee~2450 {} marquee[7] {} } { 0.000ns 0.938ns 2.464ns 1.795ns 0.734ns 1.941ns 1.762ns 2.273ns } { 0.000ns 0.740ns 0.200ns 0.200ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.269 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 9.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X8_Y4_N2 16 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X8_Y4_N2; Fanout = 16; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.294 ns) + CELL(0.918 ns) 9.269 ns marquee\[7\] 3 REG LC_X9_Y7_N9 7 " "Info: 3: + IC(4.294 ns) + CELL(0.918 ns) = 9.269 ns; Loc. = LC_X9_Y7_N9; Fanout = 7; REG Node = 'marquee\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.212 ns" { clk1 marquee[7] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.41 % ) " "Info: Total cell delay = 3.375 ns ( 36.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.894 ns ( 63.59 % ) " "Info: Total interconnect delay = 5.894 ns ( 63.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.269 ns" { clk clk1 marquee[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.269 ns" { clk {} clk~combout {} clk1 {} marquee[7] {} } { 0.000ns 0.000ns 1.600ns 4.294ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.269 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X8_Y4_N2 16 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X8_Y4_N2; Fanout = 16; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.294 ns) + CELL(0.918 ns) 9.269 ns marquee\[2\] 3 REG LC_X9_Y7_N1 9 " "Info: 3: + IC(4.294 ns) + CELL(0.918 ns) = 9.269 ns; Loc. = LC_X9_Y7_N1; Fanout = 9; REG Node = 'marquee\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.212 ns" { clk1 marquee[2] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.41 % ) " "Info: Total cell delay = 3.375 ns ( 36.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.894 ns ( 63.59 % ) " "Info: Total interconnect delay = 5.894 ns ( 63.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.269 ns" { clk clk1 marquee[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.269 ns" { clk {} clk~combout {} clk1 {} marquee[2] {} } { 0.000ns 0.000ns 1.600ns 4.294ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.269 ns" { clk clk1 marquee[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.269 ns" { clk {} clk~combout {} clk1 {} marquee[7] {} } { 0.000ns 0.000ns 1.600ns 4.294ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.269 ns" { clk clk1 marquee[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.269 ns" { clk {} clk~combout {} clk1 {} marquee[2] {} } { 0.000ns 0.000ns 1.600ns 4.294ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 108 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 108 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.549 ns" { marquee[2] Equal4~41 Equal2~53 Equal15~21 marquee[3]~2431 marquee[3]~2432 marquee~2450 marquee[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.549 ns" { marquee[2] {} Equal4~41 {} Equal2~53 {} Equal15~21 {} marquee[3]~2431 {} marquee[3]~2432 {} marquee~2450 {} marquee[7] {} } { 0.000ns 0.938ns 2.464ns 1.795ns 0.734ns 1.941ns 1.762ns 2.273ns } { 0.000ns 0.740ns 0.200ns 0.200ns 0.200ns 0.511ns 0.200ns 0.591ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.269 ns" { clk clk1 marquee[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.269 ns" { clk {} clk~combout {} clk1 {} marquee[7] {} } { 0.000ns 0.000ns 1.600ns 4.294ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.269 ns" { clk clk1 marquee[2] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.269 ns" { clk {} clk~combout {} clk1 {} marquee[2] {} } { 0.000ns 0.000ns 1.600ns 4.294ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "OuO reset clk -1.385 ns register " "Info: tsu for register \"OuO\" (data pin = \"reset\", clock pin = \"clk\") is -1.385 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.551 ns + Longest pin register " "Info: + Longest pin to register delay is 7.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns reset 1 PIN PIN_89 15 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_89; Fanout = 15; PIN Node = 'reset'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.267 ns) + CELL(0.200 ns) 3.630 ns OuO~365 2 COMB LC_X9_Y6_N4 2 " "Info: 2: + IC(2.267 ns) + CELL(0.200 ns) = 3.630 ns; Loc. = LC_X9_Y6_N4; Fanout = 2; COMB Node = 'OuO~365'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { reset OuO~365 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.511 ns) 4.930 ns OuO~366 3 COMB LC_X9_Y6_N6 1 " "Info: 3: + IC(0.789 ns) + CELL(0.511 ns) = 4.930 ns; Loc. = LC_X9_Y6_N6; Fanout = 1; COMB Node = 'OuO~366'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { OuO~365 OuO~366 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.511 ns) 6.222 ns OuO~368 4 COMB LC_X9_Y6_N1 1 " "Info: 4: + IC(0.781 ns) + CELL(0.511 ns) = 6.222 ns; Loc. = LC_X9_Y6_N1; Fanout = 1; COMB Node = 'OuO~368'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { OuO~366 OuO~368 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.591 ns) 7.551 ns OuO 5 REG LC_X9_Y6_N3 7 " "Info: 5: + IC(0.738 ns) + CELL(0.591 ns) = 7.551 ns; Loc. = LC_X9_Y6_N3; Fanout = 7; REG Node = 'OuO'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { OuO~368 OuO } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.976 ns ( 39.41 % ) " "Info: Total cell delay = 2.976 ns ( 39.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.575 ns ( 60.59 % ) " "Info: Total interconnect delay = 4.575 ns ( 60.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.551 ns" { reset OuO~365 OuO~366 OuO~368 OuO } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.551 ns" { reset {} reset~combout {} OuO~365 {} OuO~366 {} OuO~368 {} OuO {} } { 0.000ns 0.000ns 2.267ns 0.789ns 0.781ns 0.738ns } { 0.000ns 1.163ns 0.200ns 0.511ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.269 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 9.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X8_Y4_N2 16 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X8_Y4_N2; Fanout = 16; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.294 ns) + CELL(0.918 ns) 9.269 ns OuO 3 REG LC_X9_Y6_N3 7 " "Info: 3: + IC(4.294 ns) + CELL(0.918 ns) = 9.269 ns; Loc. = LC_X9_Y6_N3; Fanout = 7; REG Node = 'OuO'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.212 ns" { clk1 OuO } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.41 % ) " "Info: Total cell delay = 3.375 ns ( 36.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.894 ns ( 63.59 % ) " "Info: Total interconnect delay = 5.894 ns ( 63.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.269 ns" { clk clk1 OuO } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.269 ns" { clk {} clk~combout {} clk1 {} OuO {} } { 0.000ns 0.000ns 1.600ns 4.294ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.551 ns" { reset OuO~365 OuO~366 OuO~368 OuO } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.551 ns" { reset {} reset~combout {} OuO~365 {} OuO~366 {} OuO~368 {} OuO {} } { 0.000ns 0.000ns 2.267ns 0.789ns 0.781ns 0.738ns } { 0.000ns 1.163ns 0.200ns 0.511ns 0.511ns 0.591ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.269 ns" { clk clk1 OuO } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.269 ns" { clk {} clk~combout {} clk1 {} OuO {} } { 0.000ns 0.000ns 1.600ns 4.294ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Q\[11\] marquee\[11\] 14.727 ns register " "Info: tco from clock \"clk\" to destination pin \"Q\[11\]\" through register \"marquee\[11\]\" is 14.727 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.269 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X8_Y4_N2 16 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X8_Y4_N2; Fanout = 16; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.294 ns) + CELL(0.918 ns) 9.269 ns marquee\[11\] 3 REG LC_X12_Y5_N2 9 " "Info: 3: + IC(4.294 ns) + CELL(0.918 ns) = 9.269 ns; Loc. = LC_X12_Y5_N2; Fanout = 9; REG Node = 'marquee\[11\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.212 ns" { clk1 marquee[11] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.41 % ) " "Info: Total cell delay = 3.375 ns ( 36.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.894 ns ( 63.59 % ) " "Info: Total interconnect delay = 5.894 ns ( 63.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.269 ns" { clk clk1 marquee[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.269 ns" { clk {} clk~combout {} clk1 {} marquee[11] {} } { 0.000ns 0.000ns 1.600ns 4.294ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 108 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.082 ns + Longest register pin " "Info: + Longest register to pin delay is 5.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns marquee\[11\] 1 REG LC_X12_Y5_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y5_N2; Fanout = 9; REG Node = 'marquee\[11\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { marquee[11] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.760 ns) + CELL(2.322 ns) 5.082 ns Q\[11\] 2 PIN PIN_117 0 " "Info: 2: + IC(2.760 ns) + CELL(2.322 ns) = 5.082 ns; Loc. = PIN_117; Fanout = 0; PIN Node = 'Q\[11\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.082 ns" { marquee[11] Q[11] } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 45.69 % ) " "Info: Total cell delay = 2.322 ns ( 45.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.760 ns ( 54.31 % ) " "Info: Total interconnect delay = 2.760 ns ( 54.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.082 ns" { marquee[11] Q[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.082 ns" { marquee[11] {} Q[11] {} } { 0.000ns 2.760ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.269 ns" { clk clk1 marquee[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.269 ns" { clk {} clk~combout {} clk1 {} marquee[11] {} } { 0.000ns 0.000ns 1.600ns 4.294ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.082 ns" { marquee[11] Q[11] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.082 ns" { marquee[11] {} Q[11] {} } { 0.000ns 2.760ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "OuO reset clk 4.271 ns register " "Info: th for register \"OuO\" (data pin = \"reset\", clock pin = \"clk\") is 4.271 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.269 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 28 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 28; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns clk1 2 REG LC_X8_Y4_N2 16 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X8_Y4_N2; Fanout = 16; REG Node = 'clk1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk clk1 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.294 ns) + CELL(0.918 ns) 9.269 ns OuO 3 REG LC_X9_Y6_N3 7 " "Info: 3: + IC(4.294 ns) + CELL(0.918 ns) = 9.269 ns; Loc. = LC_X9_Y6_N3; Fanout = 7; REG Node = 'OuO'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.212 ns" { clk1 OuO } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.41 % ) " "Info: Total cell delay = 3.375 ns ( 36.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.894 ns ( 63.59 % ) " "Info: Total interconnect delay = 5.894 ns ( 63.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.269 ns" { clk clk1 OuO } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.269 ns" { clk {} clk~combout {} clk1 {} OuO {} } { 0.000ns 0.000ns 1.600ns 4.294ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.219 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns reset 1 PIN PIN_89 15 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_89; Fanout = 15; PIN Node = 'reset'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.267 ns) + CELL(0.200 ns) 3.630 ns OuO~365 2 COMB LC_X9_Y6_N4 2 " "Info: 2: + IC(2.267 ns) + CELL(0.200 ns) = 3.630 ns; Loc. = LC_X9_Y6_N4; Fanout = 2; COMB Node = 'OuO~365'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { reset OuO~365 } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.804 ns) 5.219 ns OuO 3 REG LC_X9_Y6_N3 7 " "Info: 3: + IC(0.785 ns) + CELL(0.804 ns) = 5.219 ns; Loc. = LC_X9_Y6_N3; Fanout = 7; REG Node = 'OuO'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { OuO~365 OuO } "NODE_NAME" } } { "marquee.v" "" { Text "C:/Users/zombie/Desktop/NTUE_Verilog/Homework/homework1_marquee/marquee.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.167 ns ( 41.52 % ) " "Info: Total cell delay = 2.167 ns ( 41.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.052 ns ( 58.48 % ) " "Info: Total interconnect delay = 3.052 ns ( 58.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.219 ns" { reset OuO~365 OuO } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.219 ns" { reset {} reset~combout {} OuO~365 {} OuO {} } { 0.000ns 0.000ns 2.267ns 0.785ns } { 0.000ns 1.163ns 0.200ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.269 ns" { clk clk1 OuO } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.269 ns" { clk {} clk~combout {} clk1 {} OuO {} } { 0.000ns 0.000ns 1.600ns 4.294ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.219 ns" { reset OuO~365 OuO } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.219 ns" { reset {} reset~combout {} OuO~365 {} OuO {} } { 0.000ns 0.000ns 2.267ns 0.785ns } { 0.000ns 1.163ns 0.200ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 17 00:13:39 2021 " "Info: Processing ended: Sun Oct 17 00:13:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
