# Reading pref.tcl
# do DUT_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying S:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:24 on Feb 17,2021
# vcom -reportprogress 300 -93 -work work S:/EE214_Labs/Lab3/BCDpart3/Gates.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Gates
# -- Loading package Gates
# -- Compiling entity MUX
# -- Compiling architecture Struct of MUX
# -- Compiling entity EightBitMUX
# -- Compiling architecture Struct of EightBitMUX
# -- Compiling entity AND4digits
# -- Compiling architecture Struct of AND4digits
# -- Compiling entity FourBitInverter
# -- Compiling architecture Struct of FourBitInverter
# -- Compiling entity INVERTER
# -- Compiling architecture Equations of INVERTER
# -- Compiling entity AND_2
# -- Compiling architecture Equations of AND_2
# -- Compiling entity NAND_2
# -- Compiling architecture Equations of NAND_2
# -- Compiling entity OR_2
# -- Compiling architecture Equations of OR_2
# -- Compiling entity NOR_2
# -- Compiling architecture Equations of NOR_2
# -- Compiling entity XOR_2
# -- Compiling architecture Equations of XOR_2
# -- Compiling entity XNOR_2
# -- Compiling architecture Equations of XNOR_2
# -- Compiling entity HALF_ADDER
# -- Compiling architecture Equations of HALF_ADDER
# End time: 23:23:24 on Feb 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {S:/EE214_Labs/Lab3/BCDpart3/DUT.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:25 on Feb 17,2021
# vcom -reportprogress 300 -93 -work work S:/EE214_Labs/Lab3/BCDpart3/DUT.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# End time: 23:23:25 on Feb 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {S:/EE214_Labs/Lab3/BCDpart3/FourBitAdder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:25 on Feb 17,2021
# vcom -reportprogress 300 -93 -work work S:/EE214_Labs/Lab3/BCDpart3/FourBitAdder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity FourBitAdder
# -- Compiling architecture Struct of FourBitAdder
# End time: 23:23:26 on Feb 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {S:/EE214_Labs/Lab3/BCDpart3/FourBitBCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:26 on Feb 17,2021
# vcom -reportprogress 300 -93 -work work S:/EE214_Labs/Lab3/BCDpart3/FourBitBCD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity FourBitBCD
# -- Compiling architecture Struct of FourBitBCD
# End time: 23:23:26 on Feb 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {S:/EE214_Labs/Lab3/BCDpart3/BCD_ADD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:26 on Feb 17,2021
# vcom -reportprogress 300 -93 -work work S:/EE214_Labs/Lab3/BCDpart3/BCD_ADD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity BCD_ADD
# -- Compiling architecture Struct of BCD_ADD
# End time: 23:23:26 on Feb 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {S:/EE214_Labs/Lab3/BCDpart3/Full_Adder.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:26 on Feb 17,2021
# vcom -reportprogress 300 -93 -work work S:/EE214_Labs/Lab3/BCDpart3/Full_Adder.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity Full_Adder
# -- Compiling architecture Struct of Full_Adder
# End time: 23:23:26 on Feb 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {S:/EE214_Labs/Lab3/BCDpart3/BCD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:26 on Feb 17,2021
# vcom -reportprogress 300 -93 -work work S:/EE214_Labs/Lab3/BCDpart3/BCD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity BCD
# -- Compiling architecture Struct of BCD
# End time: 23:23:26 on Feb 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {S:/EE214_Labs/Lab3/BCDpart3/BCDpart3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:26 on Feb 17,2021
# vcom -reportprogress 300 -93 -work work S:/EE214_Labs/Lab3/BCDpart3/BCDpart3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity BCDpart3
# -- Compiling architecture Struct of BCDpart3
# End time: 23:23:27 on Feb 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {S:/EE214_Labs/Lab3/BCDpart3/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:27 on Feb 17,2021
# vcom -reportprogress 300 -93 -work work S:/EE214_Labs/Lab3/BCDpart3/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 23:23:27 on Feb 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 23:23:28 on Feb 17,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading work.dut(dutwrap)
# Loading work.gates
# Loading work.bcdpart3(struct)
# Loading work.bcd(struct)
# Loading work.inverter(equations)
# Loading work.and_2(equations)
# Loading work.or_2(equations)
# Loading work.and4digits(struct)
# Loading work.bcd_add(struct)
# Loading work.fourbitbcd(struct)
# Loading work.fourbitadder(struct)
# Loading work.full_adder(struct)
# Loading work.half_adder(equations)
# Loading work.xor_2(equations)
# Loading work.eightbitmux(struct)
# Loading work.mux(struct)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
#    Time: 4864 ns  Iteration: 0  Instance: /testbench
# End time: 23:23:39 on Feb 17,2021, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
