ARM GAS  /tmp/ccsChQDP.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32e10x_timer.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.timer_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	timer_deinit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	timer_deinit:
  27              	.LVL0:
  28              	.LFB116:
  29              		.file 1 "../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c"
   1:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
   2:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \file  gd32e10x_timer.c
   3:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief TIMER driver
   4:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     
   5:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \version 2017-12-26, V1.0.0, firmware for GD32E10x
   6:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
   7:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
   8:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*
   9:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     Copyright (c) 2017, GigaDevice Semiconductor Inc.
  10:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
  11:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     All rights reserved.
  12:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
  13:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     Redistribution and use in source and binary forms, with or without modification, 
  14:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** are permitted provided that the following conditions are met:
  15:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
  16:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  17:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        list of conditions and the following disclaimer.
  18:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  19:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        this list of conditions and the following disclaimer in the documentation 
  20:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        and/or other materials provided with the distribution.
  21:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  22:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        may be used to endorse or promote products derived from this software without 
  23:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        specific prior written permission.
  24:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
  25:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  26:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  27:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  28:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  29:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
ARM GAS  /tmp/ccsChQDP.s 			page 2


  30:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  31:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  32:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  33:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  34:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** OF SUCH DAMAGE.
  35:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
  36:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
  37:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** #include "gd32e10x_timer.h"
  38:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
  39:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /* TIMER init parameter mask */
  40:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** #define ALIGNEDMODE_MASK            ((uint32_t)0x00000060U)   /*!< TIMER init parameter aligne dmod
  41:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** #define COUNTERDIRECTION_MASK       ((uint32_t)0x00000010U)   /*!< TIMER init parameter counter dir
  42:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** #define CLOCKDIVISION_MASK          ((uint32_t)0x00000300U)   /*!< TIMER init parameter clock divis
  43:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
  44:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
  45:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      deinit a timer
  46:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
  47:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
  48:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
  49:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
  50:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_deinit(uint32_t timer_periph)
  51:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
  30              		.loc 1 51 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 51 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 3, -8
  38              		.cfi_offset 14, -4
  52:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     switch(timer_periph){
  39              		.loc 1 52 5 is_stmt 1 view .LVU2
  40 0002 5B4B     		ldr	r3, .L26
  41 0004 9842     		cmp	r0, r3
  42 0006 00F0A980 		beq	.L2
  43 000a 3FD8     		bhi	.L3
  44 000c A3F58053 		sub	r3, r3, #4096
  45 0010 9842     		cmp	r0, r3
  46 0012 7FD0     		beq	.L4
  47 0014 10D9     		bls	.L21
  48 0016 574B     		ldr	r3, .L26+4
  49 0018 9842     		cmp	r0, r3
  50 001a 00F08480 		beq	.L10
  51 001e 03F58063 		add	r3, r3, #1024
  52 0022 9842     		cmp	r0, r3
  53 0024 25D1     		bne	.L22
  53:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER0:
  54:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset TIMER0 */
  55:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER0RST);
  56:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
  57:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
  58:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER1:
  59:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset TIMER1 */
  60:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER1RST);
  61:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  62:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
ARM GAS  /tmp/ccsChQDP.s 			page 3


  63:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER2:
  64:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset TIMER2 */
  65:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER2RST);
  66:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  67:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
  68:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER3:
  69:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset TIMER3 */
  70:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER3RST);
  71:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
  72:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
  73:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER4:
  74:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset TIMER4 */
  75:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER4RST);
  76:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
  77:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
  78:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER5:
  79:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset TIMER5 */
  80:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER5RST);
  81:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
  82:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
  83:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER6:
  84:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset TIMER6 */
  85:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER6RST);
  86:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
  87:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
  88:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER7:
  89:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset TIMER7 */
  90:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER7RST);
  91:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
  92:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
  93:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER8:
  94:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset TIMER8 */
  95:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER8RST);
  96:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
  97:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
  98:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER9:
  99:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset TIMER9 */
 100:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER9RST);
 101:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
 102:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 103:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER10:
 104:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset TIMER10 */
 105:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER10RST);
 106:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 107:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 108:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER11:
 109:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset TIMER11 */
 110:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER11RST);
  54              		.loc 1 110 9 view .LVU3
  55 0026 40F20640 		movw	r0, #1030
  56              	.LVL1:
  57              		.loc 1 110 9 is_stmt 0 view .LVU4
  58 002a FFF7FEFF 		bl	rcu_periph_reset_enable
  59              	.LVL2:
 111:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER11RST);
  60              		.loc 1 111 9 is_stmt 1 view .LVU5
  61 002e 40F20640 		movw	r0, #1030
ARM GAS  /tmp/ccsChQDP.s 			page 4


  62 0032 FFF7FEFF 		bl	rcu_periph_reset_disable
  63              	.LVL3:
 112:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
  64              		.loc 1 112 9 view .LVU6
  65 0036 63E0     		b	.L1
  66              	.LVL4:
  67              	.L21:
  52:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER0:
  68              		.loc 1 52 5 is_stmt 0 view .LVU7
  69 0038 A3F50063 		sub	r3, r3, #2048
  70 003c 9842     		cmp	r0, r3
  71 003e 60D0     		beq	.L6
  72 0040 03F58063 		add	r3, r3, #1024
  73 0044 9842     		cmp	r0, r3
  74 0046 08D1     		bne	.L23
  70:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
  75              		.loc 1 70 9 is_stmt 1 view .LVU8
  76 0048 40F20240 		movw	r0, #1026
  77              	.LVL5:
  70:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
  78              		.loc 1 70 9 is_stmt 0 view .LVU9
  79 004c FFF7FEFF 		bl	rcu_periph_reset_enable
  80              	.LVL6:
  71:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
  81              		.loc 1 71 9 is_stmt 1 view .LVU10
  82 0050 40F20240 		movw	r0, #1026
  83 0054 FFF7FEFF 		bl	rcu_periph_reset_disable
  84              	.LVL7:
  72:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER4:
  85              		.loc 1 72 9 view .LVU11
  86 0058 52E0     		b	.L1
  87              	.LVL8:
  88              	.L23:
  52:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER0:
  89              		.loc 1 52 5 is_stmt 0 view .LVU12
  90 005a B0F1804F 		cmp	r0, #1073741824
  91 005e 4FD1     		bne	.L1
  60:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  92              		.loc 1 60 9 is_stmt 1 view .LVU13
  93 0060 4FF48060 		mov	r0, #1024
  94              	.LVL9:
  60:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  95              		.loc 1 60 9 is_stmt 0 view .LVU14
  96 0064 FFF7FEFF 		bl	rcu_periph_reset_enable
  97              	.LVL10:
  61:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
  98              		.loc 1 61 9 is_stmt 1 view .LVU15
  99 0068 4FF48060 		mov	r0, #1024
 100 006c FFF7FEFF 		bl	rcu_periph_reset_disable
 101              	.LVL11:
  62:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER2:
 102              		.loc 1 62 9 view .LVU16
 103 0070 46E0     		b	.L1
 104              	.LVL12:
 105              	.L22:
  52:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER0:
 106              		.loc 1 52 5 is_stmt 0 view .LVU17
ARM GAS  /tmp/ccsChQDP.s 			page 5


 107 0072 A3F50063 		sub	r3, r3, #2048
 108 0076 9842     		cmp	r0, r3
 109 0078 42D1     		bne	.L1
  80:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
 110              		.loc 1 80 9 is_stmt 1 view .LVU18
 111 007a 40F20440 		movw	r0, #1028
 112              	.LVL13:
  80:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
 113              		.loc 1 80 9 is_stmt 0 view .LVU19
 114 007e FFF7FEFF 		bl	rcu_periph_reset_enable
 115              	.LVL14:
  81:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 116              		.loc 1 81 9 is_stmt 1 view .LVU20
 117 0082 40F20440 		movw	r0, #1028
 118 0086 FFF7FEFF 		bl	rcu_periph_reset_disable
 119              	.LVL15:
  82:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER6:
 120              		.loc 1 82 9 view .LVU21
 121 008a 39E0     		b	.L1
 122              	.LVL16:
 123              	.L3:
  52:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER0:
 124              		.loc 1 52 5 is_stmt 0 view .LVU22
 125 008c 3A4B     		ldr	r3, .L26+8
 126 008e 9842     		cmp	r0, r3
 127 0090 52D0     		beq	.L13
 128 0092 0FD9     		bls	.L24
 129 0094 394B     		ldr	r3, .L26+12
 130 0096 9842     		cmp	r0, r3
 131 0098 57D0     		beq	.L18
 132 009a 03F58063 		add	r3, r3, #1024
 133 009e 9842     		cmp	r0, r3
 134 00a0 2ED1     		bne	.L1
 105:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 135              		.loc 1 105 9 is_stmt 1 view .LVU23
 136 00a2 40F21530 		movw	r0, #789
 137              	.LVL17:
 105:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER10RST);
 138              		.loc 1 105 9 is_stmt 0 view .LVU24
 139 00a6 FFF7FEFF 		bl	rcu_periph_reset_enable
 140              	.LVL18:
 106:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 141              		.loc 1 106 9 is_stmt 1 view .LVU25
 142 00aa 40F21530 		movw	r0, #789
 143 00ae FFF7FEFF 		bl	rcu_periph_reset_disable
 144              	.LVL19:
 107:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER11:
 145              		.loc 1 107 9 view .LVU26
 146 00b2 25E0     		b	.L1
 147              	.LVL20:
 148              	.L24:
  52:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER0:
 149              		.loc 1 52 5 is_stmt 0 view .LVU27
 150 00b4 A3F50053 		sub	r3, r3, #8192
 151 00b8 9842     		cmp	r0, r3
 152 00ba 19D0     		beq	.L15
 153 00bc 03F50063 		add	r3, r3, #2048
ARM GAS  /tmp/ccsChQDP.s 			page 6


 154 00c0 9842     		cmp	r0, r3
 155 00c2 08D1     		bne	.L25
  90:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
 156              		.loc 1 90 9 is_stmt 1 view .LVU28
 157 00c4 40F20D30 		movw	r0, #781
 158              	.LVL21:
  90:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER7RST);
 159              		.loc 1 90 9 is_stmt 0 view .LVU29
 160 00c8 FFF7FEFF 		bl	rcu_periph_reset_enable
 161              	.LVL22:
  91:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 162              		.loc 1 91 9 is_stmt 1 view .LVU30
 163 00cc 40F20D30 		movw	r0, #781
 164 00d0 FFF7FEFF 		bl	rcu_periph_reset_disable
 165              	.LVL23:
  92:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER8:
 166              		.loc 1 92 9 view .LVU31
 167 00d4 14E0     		b	.L1
 168              	.LVL24:
 169              	.L25:
  52:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER0:
 170              		.loc 1 52 5 is_stmt 0 view .LVU32
 171 00d6 A3F58A33 		sub	r3, r3, #70656
 172 00da 9842     		cmp	r0, r3
 173 00dc 10D1     		bne	.L1
 113:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER12:
 114:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset TIMER12 */
 115:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER12RST);
 116:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 117:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 118:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER13:
 119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset TIMER13 */
 120:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_enable(RCU_TIMER13RST);
 174              		.loc 1 120 9 is_stmt 1 view .LVU33
 175 00de 4FF48160 		mov	r0, #1032
 176              	.LVL25:
 177              		.loc 1 120 9 is_stmt 0 view .LVU34
 178 00e2 FFF7FEFF 		bl	rcu_periph_reset_enable
 179              	.LVL26:
 121:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER13RST);
 180              		.loc 1 121 9 is_stmt 1 view .LVU35
 181 00e6 4FF48160 		mov	r0, #1032
 182 00ea FFF7FEFF 		bl	rcu_periph_reset_disable
 183              	.LVL27:
 122:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 184              		.loc 1 122 9 view .LVU36
 123:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     default:
 124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 125:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
 126:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 185              		.loc 1 126 1 is_stmt 0 view .LVU37
 186 00ee 07E0     		b	.L1
 187              	.LVL28:
 188              	.L15:
  55:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
 189              		.loc 1 55 9 is_stmt 1 view .LVU38
 190 00f0 40F20B30 		movw	r0, #779
ARM GAS  /tmp/ccsChQDP.s 			page 7


 191              	.LVL29:
  55:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
 192              		.loc 1 55 9 is_stmt 0 view .LVU39
 193 00f4 FFF7FEFF 		bl	rcu_periph_reset_enable
 194              	.LVL30:
  56:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 195              		.loc 1 56 9 is_stmt 1 view .LVU40
 196 00f8 40F20B30 		movw	r0, #779
 197 00fc FFF7FEFF 		bl	rcu_periph_reset_disable
 198              	.LVL31:
  57:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER1:
 199              		.loc 1 57 9 view .LVU41
 200              	.L1:
 201              		.loc 1 126 1 is_stmt 0 view .LVU42
 202 0100 08BD     		pop	{r3, pc}
 203              	.LVL32:
 204              	.L6:
  65:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
 205              		.loc 1 65 9 is_stmt 1 view .LVU43
 206 0102 40F20140 		movw	r0, #1025
 207              	.LVL33:
  65:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
 208              		.loc 1 65 9 is_stmt 0 view .LVU44
 209 0106 FFF7FEFF 		bl	rcu_periph_reset_enable
 210              	.LVL34:
  66:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 211              		.loc 1 66 9 is_stmt 1 view .LVU45
 212 010a 40F20140 		movw	r0, #1025
 213 010e FFF7FEFF 		bl	rcu_periph_reset_disable
 214              	.LVL35:
  67:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER3:
 215              		.loc 1 67 9 view .LVU46
 216 0112 F5E7     		b	.L1
 217              	.LVL36:
 218              	.L4:
  75:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
 219              		.loc 1 75 9 view .LVU47
 220 0114 40F20340 		movw	r0, #1027
 221              	.LVL37:
  75:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
 222              		.loc 1 75 9 is_stmt 0 view .LVU48
 223 0118 FFF7FEFF 		bl	rcu_periph_reset_enable
 224              	.LVL38:
  76:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 225              		.loc 1 76 9 is_stmt 1 view .LVU49
 226 011c 40F20340 		movw	r0, #1027
 227 0120 FFF7FEFF 		bl	rcu_periph_reset_disable
 228              	.LVL39:
  77:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER5:
 229              		.loc 1 77 9 view .LVU50
 230 0124 ECE7     		b	.L1
 231              	.LVL40:
 232              	.L10:
  85:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 233              		.loc 1 85 9 view .LVU51
 234 0126 40F20540 		movw	r0, #1029
 235              	.LVL41:
ARM GAS  /tmp/ccsChQDP.s 			page 8


  85:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 236              		.loc 1 85 9 is_stmt 0 view .LVU52
 237 012a FFF7FEFF 		bl	rcu_periph_reset_enable
 238              	.LVL42:
  86:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 239              		.loc 1 86 9 is_stmt 1 view .LVU53
 240 012e 40F20540 		movw	r0, #1029
 241 0132 FFF7FEFF 		bl	rcu_periph_reset_disable
 242              	.LVL43:
  87:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER7:
 243              		.loc 1 87 9 view .LVU54
 244 0136 E3E7     		b	.L1
 245              	.LVL44:
 246              	.L13:
  95:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
 247              		.loc 1 95 9 view .LVU55
 248 0138 40F21330 		movw	r0, #787
 249              	.LVL45:
  95:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER8RST);
 250              		.loc 1 95 9 is_stmt 0 view .LVU56
 251 013c FFF7FEFF 		bl	rcu_periph_reset_enable
 252              	.LVL46:
  96:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 253              		.loc 1 96 9 is_stmt 1 view .LVU57
 254 0140 40F21330 		movw	r0, #787
 255 0144 FFF7FEFF 		bl	rcu_periph_reset_disable
 256              	.LVL47:
  97:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER9:
 257              		.loc 1 97 9 view .LVU58
 258 0148 DAE7     		b	.L1
 259              	.LVL48:
 260              	.L18:
 100:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
 261              		.loc 1 100 9 view .LVU59
 262 014a 4FF44570 		mov	r0, #788
 263              	.LVL49:
 100:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER9RST);
 264              		.loc 1 100 9 is_stmt 0 view .LVU60
 265 014e FFF7FEFF 		bl	rcu_periph_reset_enable
 266              	.LVL50:
 101:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 267              		.loc 1 101 9 is_stmt 1 view .LVU61
 268 0152 4FF44570 		mov	r0, #788
 269 0156 FFF7FEFF 		bl	rcu_periph_reset_disable
 270              	.LVL51:
 102:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER10:
 271              		.loc 1 102 9 view .LVU62
 272 015a D1E7     		b	.L1
 273              	.LVL52:
 274              	.L2:
 115:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 275              		.loc 1 115 9 view .LVU63
 276 015c 40F20740 		movw	r0, #1031
 277              	.LVL53:
 115:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         rcu_periph_reset_disable(RCU_TIMER12RST);
 278              		.loc 1 115 9 is_stmt 0 view .LVU64
 279 0160 FFF7FEFF 		bl	rcu_periph_reset_enable
ARM GAS  /tmp/ccsChQDP.s 			page 9


 280              	.LVL54:
 116:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 281              		.loc 1 116 9 is_stmt 1 view .LVU65
 282 0164 40F20740 		movw	r0, #1031
 283 0168 FFF7FEFF 		bl	rcu_periph_reset_disable
 284              	.LVL55:
 117:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER13:
 285              		.loc 1 117 9 view .LVU66
 286 016c C8E7     		b	.L1
 287              	.L27:
 288 016e 00BF     		.align	2
 289              	.L26:
 290 0170 001C0040 		.word	1073748992
 291 0174 00140040 		.word	1073746944
 292 0178 004C0140 		.word	1073826816
 293 017c 00500140 		.word	1073827840
 294              		.cfi_endproc
 295              	.LFE116:
 297              		.section	.text.timer_struct_para_init,"ax",%progbits
 298              		.align	1
 299              		.global	timer_struct_para_init
 300              		.syntax unified
 301              		.thumb
 302              		.thumb_func
 303              		.fpu fpv4-sp-d16
 305              	timer_struct_para_init:
 306              	.LVL56:
 307              	.LFB117:
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 128:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 129:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      initialize TIMER init parameter struct with a default value
 130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  initpara: init parameter struct
 131:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 132:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 133:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_struct_para_init(timer_parameter_struct* initpara)
 135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 308              		.loc 1 135 1 view -0
 309              		.cfi_startproc
 310              		@ args = 0, pretend = 0, frame = 0
 311              		@ frame_needed = 0, uses_anonymous_args = 0
 312              		@ link register save eliminated.
 136:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* initialize the init parameter struct member with the default value */
 137:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     initpara->prescaler         = 0U;
 313              		.loc 1 137 5 view .LVU68
 314              		.loc 1 137 33 is_stmt 0 view .LVU69
 315 0000 0023     		movs	r3, #0
 316 0002 0380     		strh	r3, [r0]	@ movhi
 138:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     initpara->alignedmode       = TIMER_COUNTER_EDGE;
 317              		.loc 1 138 5 is_stmt 1 view .LVU70
 318              		.loc 1 138 33 is_stmt 0 view .LVU71
 319 0004 4380     		strh	r3, [r0, #2]	@ movhi
 139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     initpara->counterdirection  = TIMER_COUNTER_UP;
 320              		.loc 1 139 5 is_stmt 1 view .LVU72
 321              		.loc 1 139 33 is_stmt 0 view .LVU73
 322 0006 8380     		strh	r3, [r0, #4]	@ movhi
 140:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     initpara->period            = 65535U;
ARM GAS  /tmp/ccsChQDP.s 			page 10


 323              		.loc 1 140 5 is_stmt 1 view .LVU74
 324              		.loc 1 140 33 is_stmt 0 view .LVU75
 325 0008 4FF6FF72 		movw	r2, #65535
 326 000c 8260     		str	r2, [r0, #8]
 141:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     initpara->clockdivision     = TIMER_CKDIV_DIV1;
 327              		.loc 1 141 5 is_stmt 1 view .LVU76
 328              		.loc 1 141 33 is_stmt 0 view .LVU77
 329 000e 8381     		strh	r3, [r0, #12]	@ movhi
 142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     initpara->repetitioncounter = 0U;
 330              		.loc 1 142 5 is_stmt 1 view .LVU78
 331              		.loc 1 142 33 is_stmt 0 view .LVU79
 332 0010 8373     		strb	r3, [r0, #14]
 143:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 333              		.loc 1 143 1 view .LVU80
 334 0012 7047     		bx	lr
 335              		.cfi_endproc
 336              	.LFE117:
 338              		.section	.text.timer_init,"ax",%progbits
 339              		.align	1
 340              		.global	timer_init
 341              		.syntax unified
 342              		.thumb
 343              		.thumb_func
 344              		.fpu fpv4-sp-d16
 346              	timer_init:
 347              	.LVL57:
 348              	.LFB118:
 144:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      initialize TIMER counter
 147:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 148:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  initpara: init parameter struct
 149:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   prescaler: prescaler value of the counter clock, 0~65535
 150:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   alignedmode: TIMER_COUNTER_EDGE, TIMER_COUNTER_CENTER_DOWN, TIMER_COUNTER_CENTER_
 151:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                                TIMER_COUNTER_CENTER_BOTH
 152:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   counterdirection: TIMER_COUNTER_UP, TIMER_COUNTER_DOWN
 153:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   period: counter auto reload value, 0~65535
 154:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   clockdivision: TIMER_CKDIV_DIV1, TIMER_CKDIV_DIV2, TIMER_CKDIV_DIV4
 155:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   repetitioncounter: counter repetition value, 0~255
 156:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 157:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 158:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 159:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_init(uint32_t timer_periph, timer_parameter_struct* initpara)
 160:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 349              		.loc 1 160 1 is_stmt 1 view -0
 350              		.cfi_startproc
 351              		@ args = 0, pretend = 0, frame = 0
 352              		@ frame_needed = 0, uses_anonymous_args = 0
 353              		@ link register save eliminated.
 161:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure the counter prescaler value */
 162:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_PSC(timer_periph) = (uint16_t)initpara->prescaler;
 354              		.loc 1 162 5 view .LVU82
 355              		.loc 1 162 31 is_stmt 0 view .LVU83
 356 0000 0B88     		ldrh	r3, [r1]
 357              		.loc 1 162 29 view .LVU84
 358 0002 8362     		str	r3, [r0, #40]
 163:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
ARM GAS  /tmp/ccsChQDP.s 			page 11


 164:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure the counter direction and aligned mode */
 165:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     if((TIMER0 == timer_periph) || (TIMER1 == timer_periph) || (TIMER2 == timer_periph)
 359              		.loc 1 165 5 is_stmt 1 view .LVU85
 360              		.loc 1 165 7 is_stmt 0 view .LVU86
 361 0004 1E4B     		ldr	r3, .L35
 362 0006 9842     		cmp	r0, r3
 363 0008 0AD0     		beq	.L30
 364              		.loc 1 165 33 discriminator 1 view .LVU87
 365 000a 20F48063 		bic	r3, r0, #1024
 366 000e B3F1804F 		cmp	r3, #1073741824
 367 0012 05D0     		beq	.L30
 166:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         || (TIMER3 == timer_periph) || (TIMER4 == timer_periph) || (TIMER7 == timer_periph)){
 368              		.loc 1 166 9 view .LVU88
 369 0014 1B4A     		ldr	r2, .L35+4
 370 0016 9342     		cmp	r3, r2
 371 0018 02D0     		beq	.L30
 372              		.loc 1 166 65 discriminator 2 view .LVU89
 373 001a 1B4B     		ldr	r3, .L35+8
 374 001c 9842     		cmp	r0, r3
 375 001e 0FD1     		bne	.L31
 376              	.L30:
 167:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CTL0(timer_periph) &= (~(uint32_t)(TIMER_CTL0_DIR | TIMER_CTL0_CAM));
 377              		.loc 1 167 9 is_stmt 1 view .LVU90
 378              		.loc 1 167 34 is_stmt 0 view .LVU91
 379 0020 0368     		ldr	r3, [r0]
 380 0022 23F07003 		bic	r3, r3, #112
 381 0026 0360     		str	r3, [r0]
 168:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->alignedmode & ALIGNEDMODE_MASK);
 382              		.loc 1 168 9 is_stmt 1 view .LVU92
 383              		.loc 1 168 34 is_stmt 0 view .LVU93
 384 0028 0268     		ldr	r2, [r0]
 385              		.loc 1 168 37 view .LVU94
 386 002a 4B88     		ldrh	r3, [r1, #2]
 387 002c 03F06003 		and	r3, r3, #96
 388              		.loc 1 168 34 view .LVU95
 389 0030 1343     		orrs	r3, r3, r2
 390 0032 0360     		str	r3, [r0]
 169:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 391              		.loc 1 169 9 is_stmt 1 view .LVU96
 392              		.loc 1 169 34 is_stmt 0 view .LVU97
 393 0034 0268     		ldr	r2, [r0]
 394              		.loc 1 169 37 view .LVU98
 395 0036 8B88     		ldrh	r3, [r1, #4]
 396 0038 03F01003 		and	r3, r3, #16
 397              		.loc 1 169 34 view .LVU99
 398 003c 1343     		orrs	r3, r3, r2
 399 003e 0360     		str	r3, [r0]
 400              	.L31:
 170:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
 171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     
 172:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure the autoreload value */
 173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)initpara->period;
 401              		.loc 1 173 5 is_stmt 1 view .LVU100
 402              		.loc 1 173 49 is_stmt 0 view .LVU101
 403 0040 8B68     		ldr	r3, [r1, #8]
 404              		.loc 1 173 29 view .LVU102
 405 0042 C362     		str	r3, [r0, #44]
ARM GAS  /tmp/ccsChQDP.s 			page 12


 174:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 175:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     if((TIMER5 != timer_periph) && (TIMER6 != timer_periph)){
 406              		.loc 1 175 5 is_stmt 1 view .LVU103
 407              		.loc 1 175 7 is_stmt 0 view .LVU104
 408 0044 20F48062 		bic	r2, r0, #1024
 409 0048 104B     		ldr	r3, .L35+12
 410 004a 9A42     		cmp	r2, r3
 411 004c 0ED0     		beq	.L32
 176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CKDIV bit */
 177:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CTL0(timer_periph) &= (~(uint32_t)TIMER_CTL0_CKDIV);
 412              		.loc 1 177 9 is_stmt 1 view .LVU105
 413              		.loc 1 177 34 is_stmt 0 view .LVU106
 414 004e 0368     		ldr	r3, [r0]
 415 0050 23F44073 		bic	r3, r3, #768
 416 0054 0360     		str	r3, [r0]
 178:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->clockdivision & CLOCKDIVISION_MASK);
 417              		.loc 1 178 9 is_stmt 1 view .LVU107
 418              		.loc 1 178 34 is_stmt 0 view .LVU108
 419 0056 0268     		ldr	r2, [r0]
 420              		.loc 1 178 37 view .LVU109
 421 0058 8B89     		ldrh	r3, [r1, #12]
 422 005a 03F44073 		and	r3, r3, #768
 423              		.loc 1 178 34 view .LVU110
 424 005e 1343     		orrs	r3, r3, r2
 425 0060 0360     		str	r3, [r0]
 179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
 180:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 181:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 426              		.loc 1 181 5 is_stmt 1 view .LVU111
 427              		.loc 1 181 7 is_stmt 0 view .LVU112
 428 0062 074B     		ldr	r3, .L35
 429 0064 9842     		cmp	r0, r3
 430 0066 06D1     		bne	.L34
 431              	.L33:
 182:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* configure the repetition counter value */
 183:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CREP(timer_periph) = (uint32_t)initpara->repetitioncounter;
 432              		.loc 1 183 9 is_stmt 1 view .LVU113
 433              		.loc 1 183 36 is_stmt 0 view .LVU114
 434 0068 8B7B     		ldrb	r3, [r1, #14]	@ zero_extendqisi2
 435              		.loc 1 183 34 view .LVU115
 436 006a 0363     		str	r3, [r0, #48]
 437              	.L32:
 184:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
 185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 186:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* generate an update event */
 187:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 438              		.loc 1 187 5 is_stmt 1 view .LVU116
 439              		.loc 1 187 31 is_stmt 0 view .LVU117
 440 006c 4369     		ldr	r3, [r0, #20]
 441 006e 43F00103 		orr	r3, r3, #1
 442 0072 4361     		str	r3, [r0, #20]
 188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 443              		.loc 1 188 1 view .LVU118
 444 0074 7047     		bx	lr
 445              	.L34:
 181:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* configure the repetition counter value */
 446              		.loc 1 181 33 discriminator 1 view .LVU119
ARM GAS  /tmp/ccsChQDP.s 			page 13


 447 0076 03F50063 		add	r3, r3, #2048
 448 007a 9842     		cmp	r0, r3
 449 007c F4D0     		beq	.L33
 450 007e F5E7     		b	.L32
 451              	.L36:
 452              		.align	2
 453              	.L35:
 454 0080 002C0140 		.word	1073818624
 455 0084 00080040 		.word	1073743872
 456 0088 00340140 		.word	1073820672
 457 008c 00100040 		.word	1073745920
 458              		.cfi_endproc
 459              	.LFE118:
 461              		.section	.text.timer_enable,"ax",%progbits
 462              		.align	1
 463              		.global	timer_enable
 464              		.syntax unified
 465              		.thumb
 466              		.thumb_func
 467              		.fpu fpv4-sp-d16
 469              	timer_enable:
 470              	.LVL58:
 471              	.LFB119:
 189:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 190:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 191:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      enable a timer
 192:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 193:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 194:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 196:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_enable(uint32_t timer_periph)
 197:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 472              		.loc 1 197 1 is_stmt 1 view -0
 473              		.cfi_startproc
 474              		@ args = 0, pretend = 0, frame = 0
 475              		@ frame_needed = 0, uses_anonymous_args = 0
 476              		@ link register save eliminated.
 198:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_CEN;
 477              		.loc 1 198 5 view .LVU121
 478              		.loc 1 198 30 is_stmt 0 view .LVU122
 479 0000 0368     		ldr	r3, [r0]
 480 0002 43F00103 		orr	r3, r3, #1
 481 0006 0360     		str	r3, [r0]
 199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 482              		.loc 1 199 1 view .LVU123
 483 0008 7047     		bx	lr
 484              		.cfi_endproc
 485              	.LFE119:
 487              		.section	.text.timer_disable,"ax",%progbits
 488              		.align	1
 489              		.global	timer_disable
 490              		.syntax unified
 491              		.thumb
 492              		.thumb_func
 493              		.fpu fpv4-sp-d16
 495              	timer_disable:
 496              	.LVL59:
ARM GAS  /tmp/ccsChQDP.s 			page 14


 497              	.LFB120:
 200:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 201:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      disable a timer
 203:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 204:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 205:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 206:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 207:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_disable(uint32_t timer_periph)
 208:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 498              		.loc 1 208 1 is_stmt 1 view -0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 0
 501              		@ frame_needed = 0, uses_anonymous_args = 0
 502              		@ link register save eliminated.
 209:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CEN;
 503              		.loc 1 209 5 view .LVU125
 504              		.loc 1 209 30 is_stmt 0 view .LVU126
 505 0000 0368     		ldr	r3, [r0]
 506 0002 23F00103 		bic	r3, r3, #1
 507 0006 0360     		str	r3, [r0]
 210:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 508              		.loc 1 210 1 view .LVU127
 509 0008 7047     		bx	lr
 510              		.cfi_endproc
 511              	.LFE120:
 513              		.section	.text.timer_auto_reload_shadow_enable,"ax",%progbits
 514              		.align	1
 515              		.global	timer_auto_reload_shadow_enable
 516              		.syntax unified
 517              		.thumb
 518              		.thumb_func
 519              		.fpu fpv4-sp-d16
 521              	timer_auto_reload_shadow_enable:
 522              	.LVL60:
 523              	.LFB121:
 211:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 212:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 213:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      enable the auto reload shadow function
 214:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 215:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 216:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 217:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 218:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_auto_reload_shadow_enable(uint32_t timer_periph)
 219:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 524              		.loc 1 219 1 is_stmt 1 view -0
 525              		.cfi_startproc
 526              		@ args = 0, pretend = 0, frame = 0
 527              		@ frame_needed = 0, uses_anonymous_args = 0
 528              		@ link register save eliminated.
 220:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_ARSE;
 529              		.loc 1 220 5 view .LVU129
 530              		.loc 1 220 30 is_stmt 0 view .LVU130
 531 0000 0368     		ldr	r3, [r0]
 532 0002 43F08003 		orr	r3, r3, #128
 533 0006 0360     		str	r3, [r0]
 221:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
ARM GAS  /tmp/ccsChQDP.s 			page 15


 534              		.loc 1 221 1 view .LVU131
 535 0008 7047     		bx	lr
 536              		.cfi_endproc
 537              	.LFE121:
 539              		.section	.text.timer_auto_reload_shadow_disable,"ax",%progbits
 540              		.align	1
 541              		.global	timer_auto_reload_shadow_disable
 542              		.syntax unified
 543              		.thumb
 544              		.thumb_func
 545              		.fpu fpv4-sp-d16
 547              	timer_auto_reload_shadow_disable:
 548              	.LVL61:
 549              	.LFB122:
 222:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 223:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 224:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      disable the auto reload shadow function
 225:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 226:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 227:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 229:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_auto_reload_shadow_disable(uint32_t timer_periph)
 230:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 550              		.loc 1 230 1 is_stmt 1 view -0
 551              		.cfi_startproc
 552              		@ args = 0, pretend = 0, frame = 0
 553              		@ frame_needed = 0, uses_anonymous_args = 0
 554              		@ link register save eliminated.
 231:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_ARSE;
 555              		.loc 1 231 5 view .LVU133
 556              		.loc 1 231 30 is_stmt 0 view .LVU134
 557 0000 0368     		ldr	r3, [r0]
 558 0002 23F08003 		bic	r3, r3, #128
 559 0006 0360     		str	r3, [r0]
 232:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 560              		.loc 1 232 1 view .LVU135
 561 0008 7047     		bx	lr
 562              		.cfi_endproc
 563              	.LFE122:
 565              		.section	.text.timer_update_event_enable,"ax",%progbits
 566              		.align	1
 567              		.global	timer_update_event_enable
 568              		.syntax unified
 569              		.thumb
 570              		.thumb_func
 571              		.fpu fpv4-sp-d16
 573              	timer_update_event_enable:
 574              	.LVL62:
 575              	.LFB123:
 233:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 234:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      enable the update event
 236:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 237:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 238:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 239:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 240:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_update_event_enable(uint32_t timer_periph)
ARM GAS  /tmp/ccsChQDP.s 			page 16


 241:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 576              		.loc 1 241 1 is_stmt 1 view -0
 577              		.cfi_startproc
 578              		@ args = 0, pretend = 0, frame = 0
 579              		@ frame_needed = 0, uses_anonymous_args = 0
 580              		@ link register save eliminated.
 242:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPDIS;
 581              		.loc 1 242 5 view .LVU137
 582              		.loc 1 242 30 is_stmt 0 view .LVU138
 583 0000 0368     		ldr	r3, [r0]
 584 0002 23F00203 		bic	r3, r3, #2
 585 0006 0360     		str	r3, [r0]
 243:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 586              		.loc 1 243 1 view .LVU139
 587 0008 7047     		bx	lr
 588              		.cfi_endproc
 589              	.LFE123:
 591              		.section	.text.timer_update_event_disable,"ax",%progbits
 592              		.align	1
 593              		.global	timer_update_event_disable
 594              		.syntax unified
 595              		.thumb
 596              		.thumb_func
 597              		.fpu fpv4-sp-d16
 599              	timer_update_event_disable:
 600              	.LVL63:
 601              	.LFB124:
 244:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 245:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 246:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      disable the update event
 247:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 248:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 249:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 250:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 251:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_update_event_disable(uint32_t timer_periph)
 252:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 602              		.loc 1 252 1 is_stmt 1 view -0
 603              		.cfi_startproc
 604              		@ args = 0, pretend = 0, frame = 0
 605              		@ frame_needed = 0, uses_anonymous_args = 0
 606              		@ link register save eliminated.
 253:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t) TIMER_CTL0_UPDIS;
 607              		.loc 1 253 5 view .LVU141
 608              		.loc 1 253 30 is_stmt 0 view .LVU142
 609 0000 0368     		ldr	r3, [r0]
 610 0002 43F00203 		orr	r3, r3, #2
 611 0006 0360     		str	r3, [r0]
 254:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 612              		.loc 1 254 1 view .LVU143
 613 0008 7047     		bx	lr
 614              		.cfi_endproc
 615              	.LFE124:
 617              		.section	.text.timer_counter_alignment,"ax",%progbits
 618              		.align	1
 619              		.global	timer_counter_alignment
 620              		.syntax unified
 621              		.thumb
ARM GAS  /tmp/ccsChQDP.s 			page 17


 622              		.thumb_func
 623              		.fpu fpv4-sp-d16
 625              	timer_counter_alignment:
 626              	.LVL64:
 627              	.LFB125:
 255:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 256:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 257:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      set TIMER counter alignment mode
 258:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 259:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  aligned: 
 260:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
 261:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_COUNTER_EDGE: edge-aligned mode
 262:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_COUNTER_CENTER_DOWN: center-aligned and counting down assert mode
 263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_COUNTER_CENTER_UP: center-aligned and counting up assert mode
 264:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_COUNTER_CENTER_BOTH: center-aligned and counting up/down assert mode
 265:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 266:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 267:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 268:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_counter_alignment(uint32_t timer_periph, uint16_t aligned)
 269:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 628              		.loc 1 269 1 is_stmt 1 view -0
 629              		.cfi_startproc
 630              		@ args = 0, pretend = 0, frame = 0
 631              		@ frame_needed = 0, uses_anonymous_args = 0
 632              		@ link register save eliminated.
 270:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CTL0(timer_periph) &= (uint32_t)(~TIMER_CTL0_CAM);
 633              		.loc 1 270 5 view .LVU145
 634              		.loc 1 270 30 is_stmt 0 view .LVU146
 635 0000 0368     		ldr	r3, [r0]
 636 0002 23F06003 		bic	r3, r3, #96
 637 0006 0360     		str	r3, [r0]
 271:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)aligned;
 638              		.loc 1 271 5 is_stmt 1 view .LVU147
 639              		.loc 1 271 30 is_stmt 0 view .LVU148
 640 0008 0368     		ldr	r3, [r0]
 641 000a 1943     		orrs	r1, r1, r3
 642              	.LVL65:
 643              		.loc 1 271 30 view .LVU149
 644 000c 0160     		str	r1, [r0]
 272:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 645              		.loc 1 272 1 view .LVU150
 646 000e 7047     		bx	lr
 647              		.cfi_endproc
 648              	.LFE125:
 650              		.section	.text.timer_counter_up_direction,"ax",%progbits
 651              		.align	1
 652              		.global	timer_counter_up_direction
 653              		.syntax unified
 654              		.thumb
 655              		.thumb_func
 656              		.fpu fpv4-sp-d16
 658              	timer_counter_up_direction:
 659              	.LVL66:
 660              	.LFB126:
 273:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 274:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 275:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      set TIMER counter up direction
ARM GAS  /tmp/ccsChQDP.s 			page 18


 276:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 277:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 278:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 279:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 280:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_counter_up_direction(uint32_t timer_periph)
 281:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 661              		.loc 1 281 1 is_stmt 1 view -0
 662              		.cfi_startproc
 663              		@ args = 0, pretend = 0, frame = 0
 664              		@ frame_needed = 0, uses_anonymous_args = 0
 665              		@ link register save eliminated.
 282:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_DIR;
 666              		.loc 1 282 5 view .LVU152
 667              		.loc 1 282 30 is_stmt 0 view .LVU153
 668 0000 0368     		ldr	r3, [r0]
 669 0002 23F01003 		bic	r3, r3, #16
 670 0006 0360     		str	r3, [r0]
 283:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 671              		.loc 1 283 1 view .LVU154
 672 0008 7047     		bx	lr
 673              		.cfi_endproc
 674              	.LFE126:
 676              		.section	.text.timer_counter_down_direction,"ax",%progbits
 677              		.align	1
 678              		.global	timer_counter_down_direction
 679              		.syntax unified
 680              		.thumb
 681              		.thumb_func
 682              		.fpu fpv4-sp-d16
 684              	timer_counter_down_direction:
 685              	.LVL67:
 686              	.LFB127:
 284:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 285:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 286:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      set TIMER counter down direction
 287:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 288:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 290:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 291:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_counter_down_direction(uint32_t timer_periph)
 292:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 687              		.loc 1 292 1 is_stmt 1 view -0
 688              		.cfi_startproc
 689              		@ args = 0, pretend = 0, frame = 0
 690              		@ frame_needed = 0, uses_anonymous_args = 0
 691              		@ link register save eliminated.
 293:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_DIR;
 692              		.loc 1 293 5 view .LVU156
 693              		.loc 1 293 30 is_stmt 0 view .LVU157
 694 0000 0368     		ldr	r3, [r0]
 695 0002 43F01003 		orr	r3, r3, #16
 696 0006 0360     		str	r3, [r0]
 294:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 697              		.loc 1 294 1 view .LVU158
 698 0008 7047     		bx	lr
 699              		.cfi_endproc
 700              	.LFE127:
ARM GAS  /tmp/ccsChQDP.s 			page 19


 702              		.section	.text.timer_prescaler_config,"ax",%progbits
 703              		.align	1
 704              		.global	timer_prescaler_config
 705              		.syntax unified
 706              		.thumb
 707              		.thumb_func
 708              		.fpu fpv4-sp-d16
 710              	timer_prescaler_config:
 711              	.LVL68:
 712              	.LFB128:
 295:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 296:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 297:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER prescaler
 298:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 299:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  prescaler: prescaler value
 300:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  pscreload: prescaler reload mode
 301:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
 302:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_PSC_RELOAD_NOW: the prescaler is loaded right now
 303:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_PSC_RELOAD_UPDATE: the prescaler is loaded at the next update event
 304:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 305:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 306:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 307:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_prescaler_config(uint32_t timer_periph, uint16_t prescaler, uint32_t pscreload)
 308:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 713              		.loc 1 308 1 is_stmt 1 view -0
 714              		.cfi_startproc
 715              		@ args = 0, pretend = 0, frame = 0
 716              		@ frame_needed = 0, uses_anonymous_args = 0
 717              		@ link register save eliminated.
 309:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_PSC(timer_periph) = (uint32_t)prescaler;
 718              		.loc 1 309 5 view .LVU160
 719              		.loc 1 309 29 is_stmt 0 view .LVU161
 720 0000 8162     		str	r1, [r0, #40]
 310:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     
 311:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     if(TIMER_PSC_RELOAD_NOW == pscreload){
 721              		.loc 1 311 5 is_stmt 1 view .LVU162
 722              		.loc 1 311 7 is_stmt 0 view .LVU163
 723 0002 012A     		cmp	r2, #1
 724 0004 00D0     		beq	.L48
 725              	.L46:
 312:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 313:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
 314:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 726              		.loc 1 314 1 view .LVU164
 727 0006 7047     		bx	lr
 728              	.L48:
 312:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 729              		.loc 1 312 9 is_stmt 1 view .LVU165
 312:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 730              		.loc 1 312 35 is_stmt 0 view .LVU166
 731 0008 4369     		ldr	r3, [r0, #20]
 732 000a 43F00103 		orr	r3, r3, #1
 733 000e 4361     		str	r3, [r0, #20]
 734              		.loc 1 314 1 view .LVU167
 735 0010 F9E7     		b	.L46
 736              		.cfi_endproc
 737              	.LFE128:
ARM GAS  /tmp/ccsChQDP.s 			page 20


 739              		.section	.text.timer_repetition_value_config,"ax",%progbits
 740              		.align	1
 741              		.global	timer_repetition_value_config
 742              		.syntax unified
 743              		.thumb
 744              		.thumb_func
 745              		.fpu fpv4-sp-d16
 747              	timer_repetition_value_config:
 748              	.LVL69:
 749              	.LFB129:
 315:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 316:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 317:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER repetition register value
 318:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 319:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  repetition: the counter repetition value, 0~255
 320:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 321:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 322:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 323:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_repetition_value_config(uint32_t timer_periph, uint16_t repetition)
 324:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 750              		.loc 1 324 1 is_stmt 1 view -0
 751              		.cfi_startproc
 752              		@ args = 0, pretend = 0, frame = 0
 753              		@ frame_needed = 0, uses_anonymous_args = 0
 754              		@ link register save eliminated.
 325:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CREP(timer_periph) = (uint32_t)repetition;
 755              		.loc 1 325 5 view .LVU169
 756              		.loc 1 325 30 is_stmt 0 view .LVU170
 757 0000 0163     		str	r1, [r0, #48]
 326:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** } 
 758              		.loc 1 326 1 view .LVU171
 759 0002 7047     		bx	lr
 760              		.cfi_endproc
 761              	.LFE129:
 763              		.section	.text.timer_autoreload_value_config,"ax",%progbits
 764              		.align	1
 765              		.global	timer_autoreload_value_config
 766              		.syntax unified
 767              		.thumb
 768              		.thumb_func
 769              		.fpu fpv4-sp-d16
 771              	timer_autoreload_value_config:
 772              	.LVL70:
 773              	.LFB130:
 327:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****  
 328:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 329:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER autoreload register value
 330:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 331:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  autoreload: the counter auto-reload value
 332:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 333:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 334:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */         
 335:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_autoreload_value_config(uint32_t timer_periph, uint16_t autoreload)
 336:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 774              		.loc 1 336 1 is_stmt 1 view -0
 775              		.cfi_startproc
 776              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccsChQDP.s 			page 21


 777              		@ frame_needed = 0, uses_anonymous_args = 0
 778              		@ link register save eliminated.
 337:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)autoreload;
 779              		.loc 1 337 5 view .LVU173
 780              		.loc 1 337 29 is_stmt 0 view .LVU174
 781 0000 C162     		str	r1, [r0, #44]
 338:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 782              		.loc 1 338 1 view .LVU175
 783 0002 7047     		bx	lr
 784              		.cfi_endproc
 785              	.LFE130:
 787              		.section	.text.timer_counter_value_config,"ax",%progbits
 788              		.align	1
 789              		.global	timer_counter_value_config
 790              		.syntax unified
 791              		.thumb
 792              		.thumb_func
 793              		.fpu fpv4-sp-d16
 795              	timer_counter_value_config:
 796              	.LVL71:
 797              	.LFB131:
 339:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 340:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 341:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER counter register value
 342:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 343:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  counter: the counter value
 344:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 345:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 346:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */         
 347:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_counter_value_config(uint32_t timer_periph, uint16_t counter)
 348:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 798              		.loc 1 348 1 is_stmt 1 view -0
 799              		.cfi_startproc
 800              		@ args = 0, pretend = 0, frame = 0
 801              		@ frame_needed = 0, uses_anonymous_args = 0
 802              		@ link register save eliminated.
 349:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CNT(timer_periph) = (uint32_t)counter;
 803              		.loc 1 349 5 view .LVU177
 804              		.loc 1 349 29 is_stmt 0 view .LVU178
 805 0000 4162     		str	r1, [r0, #36]
 350:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 806              		.loc 1 350 1 view .LVU179
 807 0002 7047     		bx	lr
 808              		.cfi_endproc
 809              	.LFE131:
 811              		.section	.text.timer_counter_read,"ax",%progbits
 812              		.align	1
 813              		.global	timer_counter_read
 814              		.syntax unified
 815              		.thumb
 816              		.thumb_func
 817              		.fpu fpv4-sp-d16
 819              	timer_counter_read:
 820              	.LVL72:
 821              	.LFB132:
 351:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 352:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
ARM GAS  /tmp/ccsChQDP.s 			page 22


 353:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      read TIMER counter value
 354:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 355:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 356:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     counter value
 357:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */         
 358:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** uint32_t timer_counter_read(uint32_t timer_periph)
 359:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 822              		.loc 1 359 1 is_stmt 1 view -0
 823              		.cfi_startproc
 824              		@ args = 0, pretend = 0, frame = 0
 825              		@ frame_needed = 0, uses_anonymous_args = 0
 826              		@ link register save eliminated.
 360:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     uint32_t count_value = 0U;
 827              		.loc 1 360 5 view .LVU181
 361:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     count_value = TIMER_CNT(timer_periph);
 828              		.loc 1 361 5 view .LVU182
 829              		.loc 1 361 17 is_stmt 0 view .LVU183
 830 0000 406A     		ldr	r0, [r0, #36]
 831              	.LVL73:
 362:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     return (count_value);
 832              		.loc 1 362 5 is_stmt 1 view .LVU184
 363:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 833              		.loc 1 363 1 is_stmt 0 view .LVU185
 834 0002 7047     		bx	lr
 835              		.cfi_endproc
 836              	.LFE132:
 838              		.section	.text.timer_prescaler_read,"ax",%progbits
 839              		.align	1
 840              		.global	timer_prescaler_read
 841              		.syntax unified
 842              		.thumb
 843              		.thumb_func
 844              		.fpu fpv4-sp-d16
 846              	timer_prescaler_read:
 847              	.LVL74:
 848              	.LFB133:
 364:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 365:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 366:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      read TIMER prescaler value
 367:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 368:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 369:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     prescaler register value
 370:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */         
 371:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** uint16_t timer_prescaler_read(uint32_t timer_periph)
 372:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 849              		.loc 1 372 1 is_stmt 1 view -0
 850              		.cfi_startproc
 851              		@ args = 0, pretend = 0, frame = 0
 852              		@ frame_needed = 0, uses_anonymous_args = 0
 853              		@ link register save eliminated.
 373:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     uint16_t prescaler_value = 0U;
 854              		.loc 1 373 5 view .LVU187
 374:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     prescaler_value = (uint16_t)(TIMER_PSC(timer_periph));
 855              		.loc 1 374 5 view .LVU188
 856              		.loc 1 374 34 is_stmt 0 view .LVU189
 857 0000 806A     		ldr	r0, [r0, #40]
 858              	.LVL75:
ARM GAS  /tmp/ccsChQDP.s 			page 23


 375:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     return (prescaler_value);
 859              		.loc 1 375 5 is_stmt 1 view .LVU190
 376:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 860              		.loc 1 376 1 is_stmt 0 view .LVU191
 861 0002 80B2     		uxth	r0, r0
 862              		.loc 1 376 1 view .LVU192
 863 0004 7047     		bx	lr
 864              		.cfi_endproc
 865              	.LFE133:
 867              		.section	.text.timer_single_pulse_mode_config,"ax",%progbits
 868              		.align	1
 869              		.global	timer_single_pulse_mode_config
 870              		.syntax unified
 871              		.thumb
 872              		.thumb_func
 873              		.fpu fpv4-sp-d16
 875              	timer_single_pulse_mode_config:
 876              	.LVL76:
 877              	.LFB134:
 377:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 378:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 379:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER single pulse mode
 380:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..8,11)
 381:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  spmode:
 382:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
 383:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SP_MODE_SINGLE: single pulse mode
 384:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SP_MODE_REPETITIVE: repetitive pulse mode
 385:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 386:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 387:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 388:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_single_pulse_mode_config(uint32_t timer_periph, uint32_t spmode)
 389:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 878              		.loc 1 389 1 is_stmt 1 view -0
 879              		.cfi_startproc
 880              		@ args = 0, pretend = 0, frame = 0
 881              		@ frame_needed = 0, uses_anonymous_args = 0
 882              		@ link register save eliminated.
 390:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     if(TIMER_SP_MODE_SINGLE == spmode){
 883              		.loc 1 390 5 view .LVU194
 884              		.loc 1 390 7 is_stmt 0 view .LVU195
 885 0000 0829     		cmp	r1, #8
 886 0002 05D0     		beq	.L57
 391:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_SPM;
 392:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 887              		.loc 1 392 11 is_stmt 1 view .LVU196
 888              		.loc 1 392 13 is_stmt 0 view .LVU197
 889 0004 19B9     		cbnz	r1, .L54
 393:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 890              		.loc 1 393 9 is_stmt 1 view .LVU198
 891              		.loc 1 393 34 is_stmt 0 view .LVU199
 892 0006 0368     		ldr	r3, [r0]
 893 0008 23F00803 		bic	r3, r3, #8
 894 000c 0360     		str	r3, [r0]
 394:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else{
 395:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* illegal parameters */        
 396:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
 895              		.loc 1 396 5 is_stmt 1 view .LVU200
ARM GAS  /tmp/ccsChQDP.s 			page 24


 896              	.L54:
 397:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 897              		.loc 1 397 1 is_stmt 0 view .LVU201
 898 000e 7047     		bx	lr
 899              	.L57:
 391:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 900              		.loc 1 391 9 is_stmt 1 view .LVU202
 391:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 901              		.loc 1 391 34 is_stmt 0 view .LVU203
 902 0010 0368     		ldr	r3, [r0]
 903 0012 43F00803 		orr	r3, r3, #8
 904 0016 0360     		str	r3, [r0]
 905 0018 7047     		bx	lr
 906              		.cfi_endproc
 907              	.LFE134:
 909              		.section	.text.timer_update_source_config,"ax",%progbits
 910              		.align	1
 911              		.global	timer_update_source_config
 912              		.syntax unified
 913              		.thumb
 914              		.thumb_func
 915              		.fpu fpv4-sp-d16
 917              	timer_update_source_config:
 918              	.LVL77:
 919              	.LFB135:
 398:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 399:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 400:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER update source 
 401:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 402:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  update:
 403:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
 404:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_UPDATE_SRC_GLOBAL: update generate by setting of UPG bit or the counter ove
 405:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                                            or the slave mode controller trigger
 406:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_UPDATE_SRC_REGULAR: update generate only by counter overflow/underflow
 407:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 408:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 409:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 410:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_update_source_config(uint32_t timer_periph, uint32_t update)
 411:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 920              		.loc 1 411 1 is_stmt 1 view -0
 921              		.cfi_startproc
 922              		@ args = 0, pretend = 0, frame = 0
 923              		@ frame_needed = 0, uses_anonymous_args = 0
 924              		@ link register save eliminated.
 412:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     if(TIMER_UPDATE_SRC_REGULAR == update){
 925              		.loc 1 412 5 view .LVU205
 926              		.loc 1 412 7 is_stmt 0 view .LVU206
 927 0000 0429     		cmp	r1, #4
 928 0002 05D0     		beq	.L61
 413:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_UPS;
 414:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_UPDATE_SRC_GLOBAL == update){
 929              		.loc 1 414 11 is_stmt 1 view .LVU207
 930              		.loc 1 414 13 is_stmt 0 view .LVU208
 931 0004 19B9     		cbnz	r1, .L58
 415:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 932              		.loc 1 415 9 is_stmt 1 view .LVU209
 933              		.loc 1 415 34 is_stmt 0 view .LVU210
ARM GAS  /tmp/ccsChQDP.s 			page 25


 934 0006 0368     		ldr	r3, [r0]
 935 0008 23F00403 		bic	r3, r3, #4
 936 000c 0360     		str	r3, [r0]
 416:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else{
 417:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* illegal parameters */        
 418:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
 937              		.loc 1 418 5 is_stmt 1 view .LVU211
 938              	.L58:
 419:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 939              		.loc 1 419 1 is_stmt 0 view .LVU212
 940 000e 7047     		bx	lr
 941              	.L61:
 413:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_UPDATE_SRC_GLOBAL == update){
 942              		.loc 1 413 9 is_stmt 1 view .LVU213
 413:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_UPDATE_SRC_GLOBAL == update){
 943              		.loc 1 413 34 is_stmt 0 view .LVU214
 944 0010 0368     		ldr	r3, [r0]
 945 0012 43F00403 		orr	r3, r3, #4
 946 0016 0360     		str	r3, [r0]
 947 0018 7047     		bx	lr
 948              		.cfi_endproc
 949              	.LFE135:
 951              		.section	.text.timer_dma_enable,"ax",%progbits
 952              		.align	1
 953              		.global	timer_dma_enable
 954              		.syntax unified
 955              		.thumb
 956              		.thumb_func
 957              		.fpu fpv4-sp-d16
 959              	timer_dma_enable:
 960              	.LVL78:
 961              	.LFB136:
 420:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 421:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 422:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      enable the TIMER DMA
 423:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..7)
 424:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  dma: specify which DMA to enable
 425:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 one or more parameters can be selected which are shown as below:
 426:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA enable, TIMERx(x=0..7)
 427:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA enable, TIMERx(x=0..4,7)
 428:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA enable, TIMERx(x=0..4,7)
 429:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA enable, TIMERx(x=0..4,7)
 430:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA enable, TIMERx(x=0..4,7)
 431:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_DMA_CMTD: channel commutation DMA request enable, TIMERx(x=0,7)
 432:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA enable, TIMERx(x=0..4,7)
 433:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 434:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 435:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 436:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_dma_enable(uint32_t timer_periph, uint16_t dma)
 437:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 962              		.loc 1 437 1 is_stmt 1 view -0
 963              		.cfi_startproc
 964              		@ args = 0, pretend = 0, frame = 0
 965              		@ frame_needed = 0, uses_anonymous_args = 0
 966              		@ link register save eliminated.
 438:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) dma; 
 967              		.loc 1 438 5 view .LVU216
ARM GAS  /tmp/ccsChQDP.s 			page 26


 968              		.loc 1 438 34 is_stmt 0 view .LVU217
 969 0000 C368     		ldr	r3, [r0, #12]
 970 0002 1943     		orrs	r1, r1, r3
 971              	.LVL79:
 972              		.loc 1 438 34 view .LVU218
 973 0004 C160     		str	r1, [r0, #12]
 439:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 974              		.loc 1 439 1 view .LVU219
 975 0006 7047     		bx	lr
 976              		.cfi_endproc
 977              	.LFE136:
 979              		.section	.text.timer_dma_disable,"ax",%progbits
 980              		.align	1
 981              		.global	timer_dma_disable
 982              		.syntax unified
 983              		.thumb
 984              		.thumb_func
 985              		.fpu fpv4-sp-d16
 987              	timer_dma_disable:
 988              	.LVL80:
 989              	.LFB137:
 440:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 442:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      disable the TIMER DMA
 443:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERxTIMERx(x=0..7)
 444:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  dma: specify which DMA to disbale
 445:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 one or more parameters can be selected which are shown as below:
 446:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA enable, TIMERx(x=0..7)
 447:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA enable, TIMERx(x=0..4,7)
 448:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA enable, TIMERx(x=0..4,7)
 449:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA enable, TIMERx(x=0..4,7)
 450:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA enable, TIMERx(x=0..4,7)
 451:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_DMA_CMTD: channel commutation DMA request enable, TIMERx(x=0,7)
 452:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA enable, TIMERx(x=0..4,7)
 453:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 454:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 455:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 456:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_dma_disable(uint32_t timer_periph, uint16_t dma)
 457:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 990              		.loc 1 457 1 is_stmt 1 view -0
 991              		.cfi_startproc
 992              		@ args = 0, pretend = 0, frame = 0
 993              		@ frame_needed = 0, uses_anonymous_args = 0
 994              		@ link register save eliminated.
 458:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)(dma)); 
 995              		.loc 1 458 5 view .LVU221
 996              		.loc 1 458 34 is_stmt 0 view .LVU222
 997 0000 C368     		ldr	r3, [r0, #12]
 998 0002 23EA0103 		bic	r3, r3, r1
 999 0006 C360     		str	r3, [r0, #12]
 459:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 1000              		.loc 1 459 1 view .LVU223
 1001 0008 7047     		bx	lr
 1002              		.cfi_endproc
 1003              	.LFE137:
 1005              		.section	.text.timer_channel_dma_request_source_select,"ax",%progbits
 1006              		.align	1
ARM GAS  /tmp/ccsChQDP.s 			page 27


 1007              		.global	timer_channel_dma_request_source_select
 1008              		.syntax unified
 1009              		.thumb
 1010              		.thumb_func
 1011              		.fpu fpv4-sp-d16
 1013              	timer_channel_dma_request_source_select:
 1014              	.LVL81:
 1015              	.LFB138:
 460:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 461:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 462:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      channel DMA request source selection
 463:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  dma_request: channel DMA request source selection
 465:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
 466:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMAREQUEST_CHANNELEVENT: DMA request of channel n is sent when channel n e
 467:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMAREQUEST_UPDATEEVENT: DMA request of channel n is sent when update event
 468:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 469:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 470:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 471:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_channel_dma_request_source_select(uint32_t timer_periph, uint32_t dma_request)
 472:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 1016              		.loc 1 472 1 is_stmt 1 view -0
 1017              		.cfi_startproc
 1018              		@ args = 0, pretend = 0, frame = 0
 1019              		@ frame_needed = 0, uses_anonymous_args = 0
 1020              		@ link register save eliminated.
 473:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     if(TIMER_DMAREQUEST_UPDATEEVENT == dma_request){
 1021              		.loc 1 473 5 view .LVU225
 1022              		.loc 1 473 7 is_stmt 0 view .LVU226
 1023 0000 0829     		cmp	r1, #8
 1024 0002 05D0     		beq	.L67
 474:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_DMAS;
 475:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 1025              		.loc 1 475 11 is_stmt 1 view .LVU227
 1026              		.loc 1 475 13 is_stmt 0 view .LVU228
 1027 0004 19B9     		cbnz	r1, .L64
 476:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 1028              		.loc 1 476 9 is_stmt 1 view .LVU229
 1029              		.loc 1 476 34 is_stmt 0 view .LVU230
 1030 0006 4368     		ldr	r3, [r0, #4]
 1031 0008 23F00803 		bic	r3, r3, #8
 1032 000c 4360     		str	r3, [r0, #4]
 477:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else{
 478:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* illegal parameters */        
 479:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
 1033              		.loc 1 479 5 is_stmt 1 view .LVU231
 1034              	.L64:
 480:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 1035              		.loc 1 480 1 is_stmt 0 view .LVU232
 1036 000e 7047     		bx	lr
 1037              	.L67:
 474:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 1038              		.loc 1 474 9 is_stmt 1 view .LVU233
 474:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 1039              		.loc 1 474 34 is_stmt 0 view .LVU234
 1040 0010 4368     		ldr	r3, [r0, #4]
 1041 0012 43F00803 		orr	r3, r3, #8
ARM GAS  /tmp/ccsChQDP.s 			page 28


 1042 0016 4360     		str	r3, [r0, #4]
 1043 0018 7047     		bx	lr
 1044              		.cfi_endproc
 1045              	.LFE138:
 1047              		.section	.text.timer_dma_transfer_config,"ax",%progbits
 1048              		.align	1
 1049              		.global	timer_dma_transfer_config
 1050              		.syntax unified
 1051              		.thumb
 1052              		.thumb_func
 1053              		.fpu fpv4-sp-d16
 1055              	timer_dma_transfer_config:
 1056              	.LVL82:
 1057              	.LFB139:
 481:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 482:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 483:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure the TIMER DMA transfer
 484:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 485:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  dma_baseaddr:
 486:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
 487:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL0: DMA transfer address is TIMER_CTL0, TIMERx(x=0..4,7)
 488:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL1: DMA transfer address is TIMER_CTL1, TIMERx(x=0..4,7)
 489:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_SMCFG: DMA transfer address is TIMER_SMCFG, TIMERx(x=0..4,7)
 490:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMAINTEN: DMA transfer address is TIMER_DMAINTEN, TIMERx(x=0.
 491:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_INTF: DMA transfer address is TIMER_INTF, TIMERx(x=0..4,7)
 492:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_SWEVG: DMA transfer address is TIMER_SWEVG, TIMERx(x=0..4,7)
 493:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL0: DMA transfer address is TIMER_CHCTL0, TIMERx(x=0..4,7
 494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL1: DMA transfer address is TIMER_CHCTL1, TIMERx(x=0..4,7
 495:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL2: DMA transfer address is TIMER_CHCTL2, TIMERx(x=0..4,7
 496:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CNT: DMA transfer address is TIMER_CNT, TIMERx(x=0..4,7)
 497:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_PSC: DMA transfer address is TIMER_PSC, TIMERx(x=0..4,7)
 498:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CAR: DMA transfer address is TIMER_CAR, TIMERx(x=0..4,7)
 499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CREP: DMA transfer address is TIMER_CREP, TIMERx(x=0,7)
 500:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH0CV: DMA transfer address is TIMER_CH0CV, TIMERx(x=0..4,7)
 501:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH1CV: DMA transfer address is TIMER_CH1CV, TIMERx(x=0..4,7)
 502:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH2CV: DMA transfer address is TIMER_CH2CV, TIMERx(x=0..4,7)
 503:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH3CV: DMA transfer address is TIMER_CH3CV, TIMERx(x=0..4,7)
 504:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_CCHP: DMA transfer address is TIMER_CCHP, TIMERx(x=0,7)
 505:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMACFG: DMA transfer address is TIMER_DMACFG, TIMERx(x=0..4,7
 506:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  dma_lenth:
 507:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
 508:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****        \arg        TIMER_DMACFG_DMATC_xTRANSFER(x=1..18): DMA transfer x time
 509:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 510:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 511:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 512:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_dma_transfer_config(uint32_t timer_periph, uint32_t dma_baseaddr, uint32_t dma_lenth)
 513:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 1058              		.loc 1 513 1 is_stmt 1 view -0
 1059              		.cfi_startproc
 1060              		@ args = 0, pretend = 0, frame = 0
 1061              		@ frame_needed = 0, uses_anonymous_args = 0
 1062              		@ link register save eliminated.
 514:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_DMACFG(timer_periph) &= (~(uint32_t)(TIMER_DMACFG_DMATA | TIMER_DMACFG_DMATC));
 1063              		.loc 1 514 5 view .LVU236
 1064              		.loc 1 514 32 is_stmt 0 view .LVU237
 1065 0000 836C     		ldr	r3, [r0, #72]
 1066 0002 23F4F853 		bic	r3, r3, #7936
ARM GAS  /tmp/ccsChQDP.s 			page 29


 1067 0006 23F01F03 		bic	r3, r3, #31
 1068 000a 8364     		str	r3, [r0, #72]
 515:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_DMACFG(timer_periph) |= (uint32_t)(dma_baseaddr | dma_lenth);
 1069              		.loc 1 515 5 is_stmt 1 view .LVU238
 1070              		.loc 1 515 32 is_stmt 0 view .LVU239
 1071 000c 836C     		ldr	r3, [r0, #72]
 1072              		.loc 1 515 59 view .LVU240
 1073 000e 1143     		orrs	r1, r1, r2
 1074              	.LVL83:
 1075              		.loc 1 515 32 view .LVU241
 1076 0010 1943     		orrs	r1, r1, r3
 1077 0012 8164     		str	r1, [r0, #72]
 516:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 1078              		.loc 1 516 1 view .LVU242
 1079 0014 7047     		bx	lr
 1080              		.cfi_endproc
 1081              	.LFE139:
 1083              		.section	.text.timer_event_software_generate,"ax",%progbits
 1084              		.align	1
 1085              		.global	timer_event_software_generate
 1086              		.syntax unified
 1087              		.thumb
 1088              		.thumb_func
 1089              		.fpu fpv4-sp-d16
 1091              	timer_event_software_generate:
 1092              	.LVL84:
 1093              	.LFB140:
 517:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 518:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 519:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      software generate events 
 520:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 521:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  event: the timer software event generation sources
 522:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 one or more parameters can be selected which are shown as below:
 523:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_EVENT_SRC_UPG: update event generation, TIMERx(x=0..13)
 524:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_EVENT_SRC_CH0G: channel 0 capture or compare event generation, TIMERx(x=0..
 525:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_EVENT_SRC_CH1G: channel 1 capture or compare event generation, TIMERx(x=0..
 526:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_EVENT_SRC_CH2G: channel 2 capture or compare event generation, TIMERx(x=0..
 527:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_EVENT_SRC_CH3G: channel 3 capture or compare event generation, TIMERx(x=0..
 528:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_EVENT_SRC_CMTG: channel commutation event generation, TIMERx(x=0,7) 
 529:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_EVENT_SRC_TRGG: trigger event generation, TIMERx(x=0..4,7,8,11)
 530:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_EVENT_SRC_BRKG:  break event generation, TIMERx(x=0,7)
 531:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 532:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 533:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 534:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_event_software_generate(uint32_t timer_periph, uint16_t event)
 535:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 1094              		.loc 1 535 1 is_stmt 1 view -0
 1095              		.cfi_startproc
 1096              		@ args = 0, pretend = 0, frame = 0
 1097              		@ frame_needed = 0, uses_anonymous_args = 0
 1098              		@ link register save eliminated.
 536:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)event;
 1099              		.loc 1 536 5 view .LVU244
 1100              		.loc 1 536 31 is_stmt 0 view .LVU245
 1101 0000 4369     		ldr	r3, [r0, #20]
 1102 0002 1943     		orrs	r1, r1, r3
 1103              	.LVL85:
ARM GAS  /tmp/ccsChQDP.s 			page 30


 1104              		.loc 1 536 31 view .LVU246
 1105 0004 4161     		str	r1, [r0, #20]
 537:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 1106              		.loc 1 537 1 view .LVU247
 1107 0006 7047     		bx	lr
 1108              		.cfi_endproc
 1109              	.LFE140:
 1111              		.section	.text.timer_break_struct_para_init,"ax",%progbits
 1112              		.align	1
 1113              		.global	timer_break_struct_para_init
 1114              		.syntax unified
 1115              		.thumb
 1116              		.thumb_func
 1117              		.fpu fpv4-sp-d16
 1119              	timer_break_struct_para_init:
 1120              	.LVL86:
 1121              	.LFB141:
 538:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 539:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 540:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      initialize TIMER break parameter struct with a default value
 541:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 542:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 543:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 544:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 545:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_break_struct_para_init(timer_break_parameter_struct* breakpara)
 546:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 1122              		.loc 1 546 1 is_stmt 1 view -0
 1123              		.cfi_startproc
 1124              		@ args = 0, pretend = 0, frame = 0
 1125              		@ frame_needed = 0, uses_anonymous_args = 0
 1126              		@ link register save eliminated.
 547:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* initialize the break parameter struct member with the default value */
 548:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     breakpara->runoffstate     = TIMER_ROS_STATE_DISABLE;
 1127              		.loc 1 548 5 view .LVU249
 1128              		.loc 1 548 32 is_stmt 0 view .LVU250
 1129 0000 0023     		movs	r3, #0
 1130 0002 0380     		strh	r3, [r0]	@ movhi
 549:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     breakpara->ideloffstate    = TIMER_IOS_STATE_DISABLE;
 1131              		.loc 1 549 5 is_stmt 1 view .LVU251
 1132              		.loc 1 549 32 is_stmt 0 view .LVU252
 1133 0004 4380     		strh	r3, [r0, #2]	@ movhi
 550:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     breakpara->deadtime        = 0U;
 1134              		.loc 1 550 5 is_stmt 1 view .LVU253
 1135              		.loc 1 550 32 is_stmt 0 view .LVU254
 1136 0006 8380     		strh	r3, [r0, #4]	@ movhi
 551:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     breakpara->breakpolarity   = TIMER_BREAK_POLARITY_LOW;
 1137              		.loc 1 551 5 is_stmt 1 view .LVU255
 1138              		.loc 1 551 32 is_stmt 0 view .LVU256
 1139 0008 C380     		strh	r3, [r0, #6]	@ movhi
 552:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     breakpara->outputautostate = TIMER_OUTAUTO_DISABLE;
 1140              		.loc 1 552 5 is_stmt 1 view .LVU257
 1141              		.loc 1 552 32 is_stmt 0 view .LVU258
 1142 000a 0381     		strh	r3, [r0, #8]	@ movhi
 553:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     breakpara->protectmode     = TIMER_CCHP_PROT_OFF;
 1143              		.loc 1 553 5 is_stmt 1 view .LVU259
 1144              		.loc 1 553 32 is_stmt 0 view .LVU260
 1145 000c 4381     		strh	r3, [r0, #10]	@ movhi
ARM GAS  /tmp/ccsChQDP.s 			page 31


 554:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     breakpara->breakstate      = TIMER_BREAK_DISABLE;
 1146              		.loc 1 554 5 is_stmt 1 view .LVU261
 1147              		.loc 1 554 32 is_stmt 0 view .LVU262
 1148 000e 8381     		strh	r3, [r0, #12]	@ movhi
 555:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 1149              		.loc 1 555 1 view .LVU263
 1150 0010 7047     		bx	lr
 1151              		.cfi_endproc
 1152              	.LFE141:
 1154              		.section	.text.timer_break_config,"ax",%progbits
 1155              		.align	1
 1156              		.global	timer_break_config
 1157              		.syntax unified
 1158              		.thumb
 1159              		.thumb_func
 1160              		.fpu fpv4-sp-d16
 1162              	timer_break_config:
 1163              	.LVL87:
 1164              	.LFB142:
 556:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 557:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 558:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER break function 
 559:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 560:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 561:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   runoffstate: TIMER_ROS_STATE_ENABLE, TIMER_ROS_STATE_DISABLE
 562:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   ideloffstate: TIMER_IOS_STATE_ENABLE, TIMER_IOS_STATE_DISABLE
 563:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   deadtime: 0~255
 564:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   breakpolarity: TIMER_BREAK_POLARITY_LOW, TIMER_BREAK_POLARITY_HIGH
 565:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   outputautostate: TIMER_OUTAUTO_ENABLE, TIMER_OUTAUTO_DISABLE
 566:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   protectmode: TIMER_CCHP_PROT_OFF, TIMER_CCHP_PROT_0, TIMER_CCHP_PROT_1, TIMER_CCH
 567:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   breakstate: TIMER_BREAK_ENABLE, TIMER_BREAK_DISABLE
 568:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 569:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 570:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 571:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_break_config(uint32_t timer_periph, timer_break_parameter_struct* breakpara)
 572:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 1165              		.loc 1 572 1 is_stmt 1 view -0
 1166              		.cfi_startproc
 1167              		@ args = 0, pretend = 0, frame = 0
 1168              		@ frame_needed = 0, uses_anonymous_args = 0
 1169              		@ link register save eliminated.
 573:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)(breakpara->runoffstate)) |
 1170              		.loc 1 573 5 view .LVU265
 1171              		.loc 1 573 32 is_stmt 0 view .LVU266
 1172 0000 0B88     		ldrh	r3, [r1]
 1173 0002 4A88     		ldrh	r2, [r1, #2]
 1174 0004 1343     		orrs	r3, r3, r2
 1175 0006 8A88     		ldrh	r2, [r1, #4]
 1176 0008 1343     		orrs	r3, r3, r2
 1177 000a CA88     		ldrh	r2, [r1, #6]
 1178 000c 1343     		orrs	r3, r3, r2
 1179 000e 0A89     		ldrh	r2, [r1, #8]
 1180 0010 1343     		orrs	r3, r3, r2
 1181 0012 4A89     		ldrh	r2, [r1, #10]
 1182 0014 1343     		orrs	r3, r3, r2
 1183 0016 8A89     		ldrh	r2, [r1, #12]
 1184 0018 1343     		orrs	r3, r3, r2
ARM GAS  /tmp/ccsChQDP.s 			page 32


 1185 001a 9BB2     		uxth	r3, r3
 1186              		.loc 1 573 30 view .LVU267
 1187 001c 4364     		str	r3, [r0, #68]
 574:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 575:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                                           ((uint32_t)(breakpara->deadtime)) |
 576:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                                           ((uint32_t)(breakpara->breakpolarity)) |
 577:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                                           ((uint32_t)(breakpara->outputautostate)) |
 578:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                                           ((uint32_t)(breakpara->protectmode)) |
 579:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                                           ((uint32_t)(breakpara->breakstate)));
 580:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 1188              		.loc 1 580 1 view .LVU268
 1189 001e 7047     		bx	lr
 1190              		.cfi_endproc
 1191              	.LFE142:
 1193              		.section	.text.timer_break_enable,"ax",%progbits
 1194              		.align	1
 1195              		.global	timer_break_enable
 1196              		.syntax unified
 1197              		.thumb
 1198              		.thumb_func
 1199              		.fpu fpv4-sp-d16
 1201              	timer_break_enable:
 1202              	.LVL88:
 1203              	.LFB143:
 581:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 582:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 583:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      enable TIMER break function
 584:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 585:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 586:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 587:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 588:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_break_enable(uint32_t timer_periph)
 589:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 1204              		.loc 1 589 1 is_stmt 1 view -0
 1205              		.cfi_startproc
 1206              		@ args = 0, pretend = 0, frame = 0
 1207              		@ frame_needed = 0, uses_anonymous_args = 0
 1208              		@ link register save eliminated.
 590:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_BRKEN;
 1209              		.loc 1 590 5 view .LVU270
 1210              		.loc 1 590 30 is_stmt 0 view .LVU271
 1211 0000 436C     		ldr	r3, [r0, #68]
 1212 0002 43F48053 		orr	r3, r3, #4096
 1213 0006 4364     		str	r3, [r0, #68]
 591:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 1214              		.loc 1 591 1 view .LVU272
 1215 0008 7047     		bx	lr
 1216              		.cfi_endproc
 1217              	.LFE143:
 1219              		.section	.text.timer_break_disable,"ax",%progbits
 1220              		.align	1
 1221              		.global	timer_break_disable
 1222              		.syntax unified
 1223              		.thumb
 1224              		.thumb_func
 1225              		.fpu fpv4-sp-d16
 1227              	timer_break_disable:
ARM GAS  /tmp/ccsChQDP.s 			page 33


 1228              	.LVL89:
 1229              	.LFB144:
 592:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 593:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 594:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      disable TIMER break function
 595:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 596:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 597:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 598:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 599:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_break_disable(uint32_t timer_periph)
 600:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 1230              		.loc 1 600 1 is_stmt 1 view -0
 1231              		.cfi_startproc
 1232              		@ args = 0, pretend = 0, frame = 0
 1233              		@ frame_needed = 0, uses_anonymous_args = 0
 1234              		@ link register save eliminated.
 601:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_BRKEN;
 1235              		.loc 1 601 5 view .LVU274
 1236              		.loc 1 601 30 is_stmt 0 view .LVU275
 1237 0000 436C     		ldr	r3, [r0, #68]
 1238 0002 23F48053 		bic	r3, r3, #4096
 1239 0006 4364     		str	r3, [r0, #68]
 602:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 1240              		.loc 1 602 1 view .LVU276
 1241 0008 7047     		bx	lr
 1242              		.cfi_endproc
 1243              	.LFE144:
 1245              		.section	.text.timer_automatic_output_enable,"ax",%progbits
 1246              		.align	1
 1247              		.global	timer_automatic_output_enable
 1248              		.syntax unified
 1249              		.thumb
 1250              		.thumb_func
 1251              		.fpu fpv4-sp-d16
 1253              	timer_automatic_output_enable:
 1254              	.LVL90:
 1255              	.LFB145:
 603:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 604:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 605:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      enable TIMER output automatic function
 606:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 607:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 608:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 609:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 610:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_automatic_output_enable(uint32_t timer_periph)
 611:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 1256              		.loc 1 611 1 is_stmt 1 view -0
 1257              		.cfi_startproc
 1258              		@ args = 0, pretend = 0, frame = 0
 1259              		@ frame_needed = 0, uses_anonymous_args = 0
 1260              		@ link register save eliminated.
 612:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_OAEN;
 1261              		.loc 1 612 5 view .LVU278
 1262              		.loc 1 612 30 is_stmt 0 view .LVU279
 1263 0000 436C     		ldr	r3, [r0, #68]
 1264 0002 43F48043 		orr	r3, r3, #16384
 1265 0006 4364     		str	r3, [r0, #68]
ARM GAS  /tmp/ccsChQDP.s 			page 34


 613:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 1266              		.loc 1 613 1 view .LVU280
 1267 0008 7047     		bx	lr
 1268              		.cfi_endproc
 1269              	.LFE145:
 1271              		.section	.text.timer_automatic_output_disable,"ax",%progbits
 1272              		.align	1
 1273              		.global	timer_automatic_output_disable
 1274              		.syntax unified
 1275              		.thumb
 1276              		.thumb_func
 1277              		.fpu fpv4-sp-d16
 1279              	timer_automatic_output_disable:
 1280              	.LVL91:
 1281              	.LFB146:
 614:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 615:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 616:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      disable TIMER output automatic function
 617:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 618:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 619:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 620:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 621:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_automatic_output_disable(uint32_t timer_periph)
 622:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 1282              		.loc 1 622 1 is_stmt 1 view -0
 1283              		.cfi_startproc
 1284              		@ args = 0, pretend = 0, frame = 0
 1285              		@ frame_needed = 0, uses_anonymous_args = 0
 1286              		@ link register save eliminated.
 623:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_OAEN;
 1287              		.loc 1 623 5 view .LVU282
 1288              		.loc 1 623 30 is_stmt 0 view .LVU283
 1289 0000 436C     		ldr	r3, [r0, #68]
 1290 0002 23F48043 		bic	r3, r3, #16384
 1291 0006 4364     		str	r3, [r0, #68]
 624:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 1292              		.loc 1 624 1 view .LVU284
 1293 0008 7047     		bx	lr
 1294              		.cfi_endproc
 1295              	.LFE146:
 1297              		.section	.text.timer_primary_output_config,"ax",%progbits
 1298              		.align	1
 1299              		.global	timer_primary_output_config
 1300              		.syntax unified
 1301              		.thumb
 1302              		.thumb_func
 1303              		.fpu fpv4-sp-d16
 1305              	timer_primary_output_config:
 1306              	.LVL92:
 1307              	.LFB147:
 625:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 626:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 627:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      enable or disable TIMER primary output function
 628:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 629:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
 630:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 631:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
ARM GAS  /tmp/ccsChQDP.s 			page 35


 632:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 633:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_primary_output_config(uint32_t timer_periph, ControlStatus newvalue)
 634:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 1308              		.loc 1 634 1 is_stmt 1 view -0
 1309              		.cfi_startproc
 1310              		@ args = 0, pretend = 0, frame = 0
 1311              		@ frame_needed = 0, uses_anonymous_args = 0
 1312              		@ link register save eliminated.
 635:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     if(ENABLE == newvalue){
 1313              		.loc 1 635 5 view .LVU286
 1314              		.loc 1 635 7 is_stmt 0 view .LVU287
 1315 0000 0129     		cmp	r1, #1
 636:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1316              		.loc 1 636 9 is_stmt 1 view .LVU288
 1317              		.loc 1 636 34 is_stmt 0 view .LVU289
 1318 0002 436C     		ldr	r3, [r0, #68]
 1319 0004 0CBF     		ite	eq
 1320 0006 43F40043 		orreq	r3, r3, #32768
 637:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else{
 638:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CCHP(timer_periph) &= (~(uint32_t)TIMER_CCHP_POEN);
 1321              		.loc 1 638 9 is_stmt 1 view .LVU290
 1322              		.loc 1 638 34 is_stmt 0 view .LVU291
 1323 000a 23F40043 		bicne	r3, r3, #32768
 1324 000e 4364     		str	r3, [r0, #68]
 639:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
 640:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 1325              		.loc 1 640 1 view .LVU292
 1326 0010 7047     		bx	lr
 1327              		.cfi_endproc
 1328              	.LFE147:
 1330              		.section	.text.timer_channel_control_shadow_config,"ax",%progbits
 1331              		.align	1
 1332              		.global	timer_channel_control_shadow_config
 1333              		.syntax unified
 1334              		.thumb
 1335              		.thumb_func
 1336              		.fpu fpv4-sp-d16
 1338              	timer_channel_control_shadow_config:
 1339              	.LVL93:
 1340              	.LFB148:
 641:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 642:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 643:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      enable or disable channel capture/compare control shadow register 
 644:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 645:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE 
 646:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 647:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 648:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 649:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_channel_control_shadow_config(uint32_t timer_periph, ControlStatus newvalue)
 650:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 1341              		.loc 1 650 1 is_stmt 1 view -0
 1342              		.cfi_startproc
 1343              		@ args = 0, pretend = 0, frame = 0
 1344              		@ frame_needed = 0, uses_anonymous_args = 0
 1345              		@ link register save eliminated.
 651:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****      if(ENABLE == newvalue){
 1346              		.loc 1 651 6 view .LVU294
ARM GAS  /tmp/ccsChQDP.s 			page 36


 1347              		.loc 1 651 8 is_stmt 0 view .LVU295
 1348 0000 0129     		cmp	r1, #1
 652:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1349              		.loc 1 652 9 is_stmt 1 view .LVU296
 1350              		.loc 1 652 34 is_stmt 0 view .LVU297
 1351 0002 4368     		ldr	r3, [r0, #4]
 1352 0004 0CBF     		ite	eq
 1353 0006 43F00103 		orreq	r3, r3, #1
 653:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else{
 654:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCSE);
 1354              		.loc 1 654 9 is_stmt 1 view .LVU298
 1355              		.loc 1 654 34 is_stmt 0 view .LVU299
 1356 000a 23F00103 		bicne	r3, r3, #1
 1357 000e 4360     		str	r3, [r0, #4]
 655:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
 656:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 1358              		.loc 1 656 1 view .LVU300
 1359 0010 7047     		bx	lr
 1360              		.cfi_endproc
 1361              	.LFE148:
 1363              		.section	.text.timer_channel_control_shadow_update_config,"ax",%progbits
 1364              		.align	1
 1365              		.global	timer_channel_control_shadow_update_config
 1366              		.syntax unified
 1367              		.thumb
 1368              		.thumb_func
 1369              		.fpu fpv4-sp-d16
 1371              	timer_channel_control_shadow_update_config:
 1372              	.LVL94:
 1373              	.LFB149:
 657:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 658:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 659:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER channel control shadow register update control
 660:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
 661:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  ccuctl: channel control shadow register update control
 662:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
 663:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_UPDATECTL_CCU: the shadow registers update by when CMTG bit is set
 664:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_UPDATECTL_CCUTRI: the shadow registers update by when CMTG bit is set or an
 665:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 666:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 667:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */              
 668:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_channel_control_shadow_update_config(uint32_t timer_periph, uint32_t ccuctl)
 669:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 1374              		.loc 1 669 1 is_stmt 1 view -0
 1375              		.cfi_startproc
 1376              		@ args = 0, pretend = 0, frame = 0
 1377              		@ frame_needed = 0, uses_anonymous_args = 0
 1378              		@ link register save eliminated.
 670:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     if(TIMER_UPDATECTL_CCU == ccuctl){
 1379              		.loc 1 670 5 view .LVU302
 1380              		.loc 1 670 7 is_stmt 0 view .LVU303
 1381 0000 21B9     		cbnz	r1, .L83
 671:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC);
 1382              		.loc 1 671 9 is_stmt 1 view .LVU304
 1383              		.loc 1 671 34 is_stmt 0 view .LVU305
 1384 0002 4368     		ldr	r3, [r0, #4]
 1385 0004 23F00403 		bic	r3, r3, #4
ARM GAS  /tmp/ccsChQDP.s 			page 37


 1386 0008 4360     		str	r3, [r0, #4]
 1387 000a 7047     		bx	lr
 1388              	.L83:
 672:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_UPDATECTL_CCUTRI == ccuctl){
 1389              		.loc 1 672 11 is_stmt 1 view .LVU306
 1390              		.loc 1 672 13 is_stmt 0 view .LVU307
 1391 000c 0429     		cmp	r1, #4
 1392 000e 00D0     		beq	.L85
 1393              	.L82:
 673:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 674:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else{
 675:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* illegal parameters */        
 676:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
 677:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 1394              		.loc 1 677 1 view .LVU308
 1395 0010 7047     		bx	lr
 1396              	.L85:
 673:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1397              		.loc 1 673 9 is_stmt 1 view .LVU309
 673:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1398              		.loc 1 673 34 is_stmt 0 view .LVU310
 1399 0012 4368     		ldr	r3, [r0, #4]
 1400 0014 43F00403 		orr	r3, r3, #4
 1401 0018 4360     		str	r3, [r0, #4]
 676:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 1402              		.loc 1 676 5 is_stmt 1 view .LVU311
 1403              		.loc 1 677 1 is_stmt 0 view .LVU312
 1404 001a F9E7     		b	.L82
 1405              		.cfi_endproc
 1406              	.LFE149:
 1408              		.section	.text.timer_channel_output_struct_para_init,"ax",%progbits
 1409              		.align	1
 1410              		.global	timer_channel_output_struct_para_init
 1411              		.syntax unified
 1412              		.thumb
 1413              		.thumb_func
 1414              		.fpu fpv4-sp-d16
 1416              	timer_channel_output_struct_para_init:
 1417              	.LVL95:
 1418              	.LFB150:
 678:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 679:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 680:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      initialize TIMER channel output parameter struct with a default value
 681:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  ocpara: TIMER channel n output parameter struct
 682:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 683:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 684:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 685:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_channel_output_struct_para_init(timer_oc_parameter_struct* ocpara)
 686:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 1419              		.loc 1 686 1 is_stmt 1 view -0
 1420              		.cfi_startproc
 1421              		@ args = 0, pretend = 0, frame = 0
 1422              		@ frame_needed = 0, uses_anonymous_args = 0
 1423              		@ link register save eliminated.
 687:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* initialize the channel output parameter struct member with the default value */
 688:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     ocpara->outputstate  = TIMER_CCX_DISABLE;
 1424              		.loc 1 688 5 view .LVU314
ARM GAS  /tmp/ccsChQDP.s 			page 38


 1425              		.loc 1 688 26 is_stmt 0 view .LVU315
 1426 0000 0023     		movs	r3, #0
 1427 0002 0380     		strh	r3, [r0]	@ movhi
 689:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     ocpara->outputnstate = TIMER_CCXN_DISABLE;
 1428              		.loc 1 689 5 is_stmt 1 view .LVU316
 1429              		.loc 1 689 26 is_stmt 0 view .LVU317
 1430 0004 4380     		strh	r3, [r0, #2]	@ movhi
 690:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     ocpara->ocpolarity   = TIMER_OC_POLARITY_HIGH;
 1431              		.loc 1 690 5 is_stmt 1 view .LVU318
 1432              		.loc 1 690 26 is_stmt 0 view .LVU319
 1433 0006 8380     		strh	r3, [r0, #4]	@ movhi
 691:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     ocpara->ocnpolarity  = TIMER_OCN_POLARITY_HIGH;
 1434              		.loc 1 691 5 is_stmt 1 view .LVU320
 1435              		.loc 1 691 26 is_stmt 0 view .LVU321
 1436 0008 C380     		strh	r3, [r0, #6]	@ movhi
 692:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     ocpara->ocidlestate  = TIMER_OC_IDLE_STATE_LOW;
 1437              		.loc 1 692 5 is_stmt 1 view .LVU322
 1438              		.loc 1 692 26 is_stmt 0 view .LVU323
 1439 000a 0381     		strh	r3, [r0, #8]	@ movhi
 693:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     ocpara->ocnidlestate = TIMER_OCN_IDLE_STATE_LOW;
 1440              		.loc 1 693 5 is_stmt 1 view .LVU324
 1441              		.loc 1 693 26 is_stmt 0 view .LVU325
 1442 000c 4381     		strh	r3, [r0, #10]	@ movhi
 694:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 1443              		.loc 1 694 1 view .LVU326
 1444 000e 7047     		bx	lr
 1445              		.cfi_endproc
 1446              	.LFE150:
 1448              		.section	.text.timer_channel_output_config,"ax",%progbits
 1449              		.align	1
 1450              		.global	timer_channel_output_config
 1451              		.syntax unified
 1452              		.thumb
 1453              		.thumb_func
 1454              		.fpu fpv4-sp-d16
 1456              	timer_channel_output_config:
 1457              	.LVL96:
 1458              	.LFB151:
 695:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 696:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 697:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER channel output function
 698:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
 699:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  channel:
 700:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
 701:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
 702:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
 703:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
 704:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
 705:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  ocpara: TIMER channeln output parameter struct
 706:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   outputstate: TIMER_CCX_ENABLE, TIMER_CCX_DISABLE
 707:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   outputnstate: TIMER_CCXN_ENABLE, TIMER_CCXN_DISABLE
 708:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   ocpolarity: TIMER_OC_POLARITY_HIGH, TIMER_OC_POLARITY_LOW
 709:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   ocnpolarity: TIMER_OCN_POLARITY_HIGH, TIMER_OCN_POLARITY_LOW
 710:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   ocidlestate: TIMER_OC_IDLE_STATE_LOW, TIMER_OC_IDLE_STATE_HIGH
 711:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   ocnidlestate: TIMER_OCN_IDLE_STATE_LOW, TIMER_OCN_IDLE_STATE_HIGH
 712:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 713:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
ARM GAS  /tmp/ccsChQDP.s 			page 39


 714:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 715:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_channel_output_config(uint32_t timer_periph, uint16_t channel, timer_oc_parameter_struct
 716:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 1459              		.loc 1 716 1 is_stmt 1 view -0
 1460              		.cfi_startproc
 1461              		@ args = 0, pretend = 0, frame = 0
 1462              		@ frame_needed = 0, uses_anonymous_args = 0
 1463              		@ link register save eliminated.
 717:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     switch(channel){
 1464              		.loc 1 717 5 view .LVU328
 1465 0000 0329     		cmp	r1, #3
 1466 0002 00F2EC80 		bhi	.L87
 1467 0006 DFE811F0 		tbh	[pc, r1, lsl #1]
 1468              	.L90:
 1469 000a 0400     		.2byte	(.L93-.L90)/2
 1470 000c 4000     		.2byte	(.L92-.L90)/2
 1471 000e 8200     		.2byte	(.L91-.L90)/2
 1472 0010 C400     		.2byte	(.L89-.L90)/2
 1473              		.p2align 1
 1474              	.L93:
 718:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_0 */
 719:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_0:
 720:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0EN bit */
 721:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 1475              		.loc 1 721 9 view .LVU329
 1476              		.loc 1 721 36 is_stmt 0 view .LVU330
 1477 0012 036A     		ldr	r3, [r0, #32]
 1478 0014 23F00103 		bic	r3, r3, #1
 1479 0018 0362     		str	r3, [r0, #32]
 722:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0EN bit */
 723:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputstate;
 1480              		.loc 1 723 9 is_stmt 1 view .LVU331
 1481              		.loc 1 723 36 is_stmt 0 view .LVU332
 1482 001a 016A     		ldr	r1, [r0, #32]
 1483              	.LVL97:
 1484              		.loc 1 723 39 view .LVU333
 1485 001c 1388     		ldrh	r3, [r2]
 1486              		.loc 1 723 36 view .LVU334
 1487 001e 0B43     		orrs	r3, r3, r1
 1488 0020 0362     		str	r3, [r0, #32]
 724:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0P bit */
 725:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 1489              		.loc 1 725 9 is_stmt 1 view .LVU335
 1490              		.loc 1 725 36 is_stmt 0 view .LVU336
 1491 0022 036A     		ldr	r3, [r0, #32]
 1492 0024 23F00203 		bic	r3, r3, #2
 1493 0028 0362     		str	r3, [r0, #32]
 726:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0P bit */
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocpolarity;
 1494              		.loc 1 727 9 is_stmt 1 view .LVU337
 1495              		.loc 1 727 36 is_stmt 0 view .LVU338
 1496 002a 016A     		ldr	r1, [r0, #32]
 1497              		.loc 1 727 39 view .LVU339
 1498 002c 9388     		ldrh	r3, [r2, #4]
 1499              		.loc 1 727 36 view .LVU340
 1500 002e 0B43     		orrs	r3, r3, r1
 1501 0030 0362     		str	r3, [r0, #32]
ARM GAS  /tmp/ccsChQDP.s 			page 40


 728:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 1502              		.loc 1 729 9 is_stmt 1 view .LVU341
 1503              		.loc 1 729 11 is_stmt 0 view .LVU342
 1504 0032 6B4B     		ldr	r3, .L102
 1505 0034 9842     		cmp	r0, r3
 1506 0036 03D0     		beq	.L94
 1507              		.loc 1 729 37 discriminator 1 view .LVU343
 1508 0038 03F50063 		add	r3, r3, #2048
 1509 003c 9842     		cmp	r0, r3
 1510 003e 1FD1     		bne	.L95
 1511              	.L94:
 730:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* reset the CH0NEN bit */
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
 1512              		.loc 1 731 13 is_stmt 1 view .LVU344
 1513              		.loc 1 731 40 is_stmt 0 view .LVU345
 1514 0040 036A     		ldr	r3, [r0, #32]
 1515 0042 23F00403 		bic	r3, r3, #4
 1516 0046 0362     		str	r3, [r0, #32]
 732:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* set the CH0NEN bit */
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputnstate;
 1517              		.loc 1 733 13 is_stmt 1 view .LVU346
 1518              		.loc 1 733 40 is_stmt 0 view .LVU347
 1519 0048 016A     		ldr	r1, [r0, #32]
 1520              		.loc 1 733 43 view .LVU348
 1521 004a 5388     		ldrh	r3, [r2, #2]
 1522              		.loc 1 733 40 view .LVU349
 1523 004c 0B43     		orrs	r3, r3, r1
 1524 004e 0362     		str	r3, [r0, #32]
 734:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* reset the CH0NP bit */
 735:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
 1525              		.loc 1 735 13 is_stmt 1 view .LVU350
 1526              		.loc 1 735 40 is_stmt 0 view .LVU351
 1527 0050 036A     		ldr	r3, [r0, #32]
 1528 0052 23F00803 		bic	r3, r3, #8
 1529 0056 0362     		str	r3, [r0, #32]
 736:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* set the CH0NP bit */
 737:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocnpolarity;
 1530              		.loc 1 737 13 is_stmt 1 view .LVU352
 1531              		.loc 1 737 40 is_stmt 0 view .LVU353
 1532 0058 016A     		ldr	r1, [r0, #32]
 1533              		.loc 1 737 43 view .LVU354
 1534 005a D388     		ldrh	r3, [r2, #6]
 1535              		.loc 1 737 40 view .LVU355
 1536 005c 0B43     		orrs	r3, r3, r1
 1537 005e 0362     		str	r3, [r0, #32]
 738:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* reset the ISO0 bit */
 739:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0);
 1538              		.loc 1 739 13 is_stmt 1 view .LVU356
 1539              		.loc 1 739 38 is_stmt 0 view .LVU357
 1540 0060 4368     		ldr	r3, [r0, #4]
 1541 0062 23F48073 		bic	r3, r3, #256
 1542 0066 4360     		str	r3, [r0, #4]
 740:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* set the ISO0 bit */
 741:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocidlestate;
 1543              		.loc 1 741 13 is_stmt 1 view .LVU358
 1544              		.loc 1 741 38 is_stmt 0 view .LVU359
ARM GAS  /tmp/ccsChQDP.s 			page 41


 1545 0068 4168     		ldr	r1, [r0, #4]
 1546              		.loc 1 741 41 view .LVU360
 1547 006a 1389     		ldrh	r3, [r2, #8]
 1548              		.loc 1 741 38 view .LVU361
 1549 006c 0B43     		orrs	r3, r3, r1
 1550 006e 4360     		str	r3, [r0, #4]
 742:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* reset the ISO0N bit */
 743:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0N);
 1551              		.loc 1 743 13 is_stmt 1 view .LVU362
 1552              		.loc 1 743 38 is_stmt 0 view .LVU363
 1553 0070 4368     		ldr	r3, [r0, #4]
 1554 0072 23F40073 		bic	r3, r3, #512
 1555 0076 4360     		str	r3, [r0, #4]
 744:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* set the ISO0N bit */
 745:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocnidlestate;
 1556              		.loc 1 745 13 is_stmt 1 view .LVU364
 1557              		.loc 1 745 38 is_stmt 0 view .LVU365
 1558 0078 4168     		ldr	r1, [r0, #4]
 1559              		.loc 1 745 41 view .LVU366
 1560 007a 5389     		ldrh	r3, [r2, #10]
 1561              		.loc 1 745 38 view .LVU367
 1562 007c 0B43     		orrs	r3, r3, r1
 1563 007e 4360     		str	r3, [r0, #4]
 1564              	.L95:
 746:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         }
 747:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH0MS;
 1565              		.loc 1 747 9 is_stmt 1 view .LVU368
 1566              		.loc 1 747 36 is_stmt 0 view .LVU369
 1567 0080 8369     		ldr	r3, [r0, #24]
 1568 0082 23F00303 		bic	r3, r3, #3
 1569 0086 8361     		str	r3, [r0, #24]
 748:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 1570              		.loc 1 748 9 is_stmt 1 view .LVU370
 1571 0088 7047     		bx	lr
 1572              	.LVL98:
 1573              	.L92:
 749:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_1 */
 750:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_1:
 751:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1EN bit */
 752:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 1574              		.loc 1 752 9 view .LVU371
 1575              		.loc 1 752 36 is_stmt 0 view .LVU372
 1576 008a 036A     		ldr	r3, [r0, #32]
 1577 008c 23F01003 		bic	r3, r3, #16
 1578 0090 0362     		str	r3, [r0, #32]
 753:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1EN bit */
 754:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputstate) << 4U);
 1579              		.loc 1 754 9 is_stmt 1 view .LVU373
 1580              		.loc 1 754 36 is_stmt 0 view .LVU374
 1581 0092 036A     		ldr	r3, [r0, #32]
 1582              		.loc 1 754 50 view .LVU375
 1583 0094 1188     		ldrh	r1, [r2]
 1584              	.LVL99:
 1585              		.loc 1 754 36 view .LVU376
 1586 0096 43EA0113 		orr	r3, r3, r1, lsl #4
 1587 009a 0362     		str	r3, [r0, #32]
 755:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1P bit */
ARM GAS  /tmp/ccsChQDP.s 			page 42


 756:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 1588              		.loc 1 756 9 is_stmt 1 view .LVU377
 1589              		.loc 1 756 36 is_stmt 0 view .LVU378
 1590 009c 036A     		ldr	r3, [r0, #32]
 1591 009e 23F02003 		bic	r3, r3, #32
 1592 00a2 0362     		str	r3, [r0, #32]
 757:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1P bit */
 758:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 4U);
 1593              		.loc 1 758 9 is_stmt 1 view .LVU379
 1594              		.loc 1 758 36 is_stmt 0 view .LVU380
 1595 00a4 036A     		ldr	r3, [r0, #32]
 1596              		.loc 1 758 50 view .LVU381
 1597 00a6 9188     		ldrh	r1, [r2, #4]
 1598              		.loc 1 758 36 view .LVU382
 1599 00a8 43EA0113 		orr	r3, r3, r1, lsl #4
 1600 00ac 0362     		str	r3, [r0, #32]
 759:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 760:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 1601              		.loc 1 760 9 is_stmt 1 view .LVU383
 1602              		.loc 1 760 11 is_stmt 0 view .LVU384
 1603 00ae 4C4B     		ldr	r3, .L102
 1604 00b0 9842     		cmp	r0, r3
 1605 00b2 03D0     		beq	.L96
 1606              		.loc 1 760 37 discriminator 1 view .LVU385
 1607 00b4 03F50063 		add	r3, r3, #2048
 1608 00b8 9842     		cmp	r0, r3
 1609 00ba 23D1     		bne	.L97
 1610              	.L96:
 761:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* reset the CH1NEN bit */
 762:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
 1611              		.loc 1 762 13 is_stmt 1 view .LVU386
 1612              		.loc 1 762 40 is_stmt 0 view .LVU387
 1613 00bc 036A     		ldr	r3, [r0, #32]
 1614 00be 23F04003 		bic	r3, r3, #64
 1615 00c2 0362     		str	r3, [r0, #32]
 763:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* set the CH1NEN bit */
 764:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 4U);
 1616              		.loc 1 764 13 is_stmt 1 view .LVU388
 1617              		.loc 1 764 40 is_stmt 0 view .LVU389
 1618 00c4 036A     		ldr	r3, [r0, #32]
 1619              		.loc 1 764 54 view .LVU390
 1620 00c6 5188     		ldrh	r1, [r2, #2]
 1621              		.loc 1 764 40 view .LVU391
 1622 00c8 43EA0113 		orr	r3, r3, r1, lsl #4
 1623 00cc 0362     		str	r3, [r0, #32]
 765:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* reset the CH1NP bit */
 766:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
 1624              		.loc 1 766 13 is_stmt 1 view .LVU392
 1625              		.loc 1 766 40 is_stmt 0 view .LVU393
 1626 00ce 036A     		ldr	r3, [r0, #32]
 1627 00d0 23F08003 		bic	r3, r3, #128
 1628 00d4 0362     		str	r3, [r0, #32]
 767:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* set the CH1NP bit */
 768:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 4U);
 1629              		.loc 1 768 13 is_stmt 1 view .LVU394
 1630              		.loc 1 768 40 is_stmt 0 view .LVU395
 1631 00d6 036A     		ldr	r3, [r0, #32]
ARM GAS  /tmp/ccsChQDP.s 			page 43


 1632              		.loc 1 768 54 view .LVU396
 1633 00d8 D188     		ldrh	r1, [r2, #6]
 1634              		.loc 1 768 40 view .LVU397
 1635 00da 43EA0113 		orr	r3, r3, r1, lsl #4
 1636 00de 0362     		str	r3, [r0, #32]
 769:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* reset the ISO1 bit */
 770:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1);
 1637              		.loc 1 770 13 is_stmt 1 view .LVU398
 1638              		.loc 1 770 38 is_stmt 0 view .LVU399
 1639 00e0 4368     		ldr	r3, [r0, #4]
 1640 00e2 23F48063 		bic	r3, r3, #1024
 1641 00e6 4360     		str	r3, [r0, #4]
 771:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* set the ISO1 bit */
 772:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 2U);
 1642              		.loc 1 772 13 is_stmt 1 view .LVU400
 1643              		.loc 1 772 38 is_stmt 0 view .LVU401
 1644 00e8 4368     		ldr	r3, [r0, #4]
 1645              		.loc 1 772 52 view .LVU402
 1646 00ea 1189     		ldrh	r1, [r2, #8]
 1647              		.loc 1 772 38 view .LVU403
 1648 00ec 43EA8103 		orr	r3, r3, r1, lsl #2
 1649 00f0 4360     		str	r3, [r0, #4]
 773:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* reset the ISO1N bit */
 774:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1N);
 1650              		.loc 1 774 13 is_stmt 1 view .LVU404
 1651              		.loc 1 774 38 is_stmt 0 view .LVU405
 1652 00f2 4368     		ldr	r3, [r0, #4]
 1653 00f4 23F40063 		bic	r3, r3, #2048
 1654 00f8 4360     		str	r3, [r0, #4]
 775:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* set the ISO1N bit */
 776:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 2U);
 1655              		.loc 1 776 13 is_stmt 1 view .LVU406
 1656              		.loc 1 776 38 is_stmt 0 view .LVU407
 1657 00fa 4368     		ldr	r3, [r0, #4]
 1658              		.loc 1 776 52 view .LVU408
 1659 00fc 5289     		ldrh	r2, [r2, #10]
 1660              	.LVL100:
 1661              		.loc 1 776 38 view .LVU409
 1662 00fe 43EA8203 		orr	r3, r3, r2, lsl #2
 1663 0102 4360     		str	r3, [r0, #4]
 1664              	.L97:
 777:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         }
 778:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH1MS;
 1665              		.loc 1 778 9 is_stmt 1 view .LVU410
 1666              		.loc 1 778 36 is_stmt 0 view .LVU411
 1667 0104 8369     		ldr	r3, [r0, #24]
 1668 0106 23F44073 		bic	r3, r3, #768
 1669 010a 8361     		str	r3, [r0, #24]
 779:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 1670              		.loc 1 779 9 is_stmt 1 view .LVU412
 1671 010c 7047     		bx	lr
 1672              	.LVL101:
 1673              	.L91:
 780:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_2 */
 781:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_2:
 782:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH2EN bit */
 783:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
ARM GAS  /tmp/ccsChQDP.s 			page 44


 1674              		.loc 1 783 9 view .LVU413
 1675              		.loc 1 783 36 is_stmt 0 view .LVU414
 1676 010e 036A     		ldr	r3, [r0, #32]
 1677 0110 23F48073 		bic	r3, r3, #256
 1678 0114 0362     		str	r3, [r0, #32]
 784:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH2EN bit */
 785:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputstate) << 8U);
 1679              		.loc 1 785 9 is_stmt 1 view .LVU415
 1680              		.loc 1 785 36 is_stmt 0 view .LVU416
 1681 0116 036A     		ldr	r3, [r0, #32]
 1682              		.loc 1 785 50 view .LVU417
 1683 0118 1188     		ldrh	r1, [r2]
 1684              	.LVL102:
 1685              		.loc 1 785 36 view .LVU418
 1686 011a 43EA0123 		orr	r3, r3, r1, lsl #8
 1687 011e 0362     		str	r3, [r0, #32]
 786:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH2P bit */
 787:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 1688              		.loc 1 787 9 is_stmt 1 view .LVU419
 1689              		.loc 1 787 36 is_stmt 0 view .LVU420
 1690 0120 036A     		ldr	r3, [r0, #32]
 1691 0122 23F40073 		bic	r3, r3, #512
 1692 0126 0362     		str	r3, [r0, #32]
 788:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH2P bit */
 789:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 8U);
 1693              		.loc 1 789 9 is_stmt 1 view .LVU421
 1694              		.loc 1 789 36 is_stmt 0 view .LVU422
 1695 0128 036A     		ldr	r3, [r0, #32]
 1696              		.loc 1 789 50 view .LVU423
 1697 012a 9188     		ldrh	r1, [r2, #4]
 1698              		.loc 1 789 36 view .LVU424
 1699 012c 43EA0123 		orr	r3, r3, r1, lsl #8
 1700 0130 0362     		str	r3, [r0, #32]
 790:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 791:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 1701              		.loc 1 791 9 is_stmt 1 view .LVU425
 1702              		.loc 1 791 11 is_stmt 0 view .LVU426
 1703 0132 2B4B     		ldr	r3, .L102
 1704 0134 9842     		cmp	r0, r3
 1705 0136 03D0     		beq	.L98
 1706              		.loc 1 791 37 discriminator 1 view .LVU427
 1707 0138 03F50063 		add	r3, r3, #2048
 1708 013c 9842     		cmp	r0, r3
 1709 013e 23D1     		bne	.L99
 1710              	.L98:
 792:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* reset the CH2NEN bit */
 793:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
 1711              		.loc 1 793 13 is_stmt 1 view .LVU428
 1712              		.loc 1 793 40 is_stmt 0 view .LVU429
 1713 0140 036A     		ldr	r3, [r0, #32]
 1714 0142 23F48063 		bic	r3, r3, #1024
 1715 0146 0362     		str	r3, [r0, #32]
 794:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* set the CH2NEN bit */
 795:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 8U);
 1716              		.loc 1 795 13 is_stmt 1 view .LVU430
 1717              		.loc 1 795 40 is_stmt 0 view .LVU431
 1718 0148 036A     		ldr	r3, [r0, #32]
ARM GAS  /tmp/ccsChQDP.s 			page 45


 1719              		.loc 1 795 54 view .LVU432
 1720 014a 5188     		ldrh	r1, [r2, #2]
 1721              		.loc 1 795 40 view .LVU433
 1722 014c 43EA0123 		orr	r3, r3, r1, lsl #8
 1723 0150 0362     		str	r3, [r0, #32]
 796:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* reset the CH2NP bit */
 797:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
 1724              		.loc 1 797 13 is_stmt 1 view .LVU434
 1725              		.loc 1 797 40 is_stmt 0 view .LVU435
 1726 0152 036A     		ldr	r3, [r0, #32]
 1727 0154 23F40063 		bic	r3, r3, #2048
 1728 0158 0362     		str	r3, [r0, #32]
 798:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* set the CH2NP bit */
 799:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 8U);
 1729              		.loc 1 799 13 is_stmt 1 view .LVU436
 1730              		.loc 1 799 40 is_stmt 0 view .LVU437
 1731 015a 036A     		ldr	r3, [r0, #32]
 1732              		.loc 1 799 54 view .LVU438
 1733 015c D188     		ldrh	r1, [r2, #6]
 1734              		.loc 1 799 40 view .LVU439
 1735 015e 43EA0123 		orr	r3, r3, r1, lsl #8
 1736 0162 0362     		str	r3, [r0, #32]
 800:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* reset the ISO2 bit */
 801:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2);
 1737              		.loc 1 801 13 is_stmt 1 view .LVU440
 1738              		.loc 1 801 38 is_stmt 0 view .LVU441
 1739 0164 4368     		ldr	r3, [r0, #4]
 1740 0166 23F48053 		bic	r3, r3, #4096
 1741 016a 4360     		str	r3, [r0, #4]
 802:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* set the ISO2 bit */
 803:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 4U);
 1742              		.loc 1 803 13 is_stmt 1 view .LVU442
 1743              		.loc 1 803 38 is_stmt 0 view .LVU443
 1744 016c 4368     		ldr	r3, [r0, #4]
 1745              		.loc 1 803 52 view .LVU444
 1746 016e 1189     		ldrh	r1, [r2, #8]
 1747              		.loc 1 803 38 view .LVU445
 1748 0170 43EA0113 		orr	r3, r3, r1, lsl #4
 1749 0174 4360     		str	r3, [r0, #4]
 804:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* reset the ISO2N bit */
 805:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2N);
 1750              		.loc 1 805 13 is_stmt 1 view .LVU446
 1751              		.loc 1 805 38 is_stmt 0 view .LVU447
 1752 0176 4368     		ldr	r3, [r0, #4]
 1753 0178 23F40053 		bic	r3, r3, #8192
 1754 017c 4360     		str	r3, [r0, #4]
 806:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* set the ISO2N bit */
 807:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 4U);
 1755              		.loc 1 807 13 is_stmt 1 view .LVU448
 1756              		.loc 1 807 38 is_stmt 0 view .LVU449
 1757 017e 4368     		ldr	r3, [r0, #4]
 1758              		.loc 1 807 52 view .LVU450
 1759 0180 5289     		ldrh	r2, [r2, #10]
 1760              	.LVL103:
 1761              		.loc 1 807 38 view .LVU451
 1762 0182 43EA0213 		orr	r3, r3, r2, lsl #4
 1763 0186 4360     		str	r3, [r0, #4]
ARM GAS  /tmp/ccsChQDP.s 			page 46


 1764              	.L99:
 808:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         }
 809:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 1765              		.loc 1 809 9 is_stmt 1 view .LVU452
 1766              		.loc 1 809 36 is_stmt 0 view .LVU453
 1767 0188 C369     		ldr	r3, [r0, #28]
 1768 018a 23F00303 		bic	r3, r3, #3
 1769 018e C361     		str	r3, [r0, #28]
 810:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 1770              		.loc 1 810 9 is_stmt 1 view .LVU454
 1771 0190 7047     		bx	lr
 1772              	.LVL104:
 1773              	.L89:
 811:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_3 */
 812:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_3:
 813:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH3EN bit */
 814:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &=(~(uint32_t)TIMER_CHCTL2_CH3EN);
 1774              		.loc 1 814 9 view .LVU455
 1775              		.loc 1 814 36 is_stmt 0 view .LVU456
 1776 0192 036A     		ldr	r3, [r0, #32]
 1777 0194 23F48053 		bic	r3, r3, #4096
 1778 0198 0362     		str	r3, [r0, #32]
 815:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH3EN bit */
 816:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputstate) << 12U);
 1779              		.loc 1 816 9 is_stmt 1 view .LVU457
 1780              		.loc 1 816 36 is_stmt 0 view .LVU458
 1781 019a 036A     		ldr	r3, [r0, #32]
 1782              		.loc 1 816 50 view .LVU459
 1783 019c 1188     		ldrh	r1, [r2]
 1784              	.LVL105:
 1785              		.loc 1 816 36 view .LVU460
 1786 019e 43EA0133 		orr	r3, r3, r1, lsl #12
 1787 01a2 0362     		str	r3, [r0, #32]
 817:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH3P bit */
 818:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 1788              		.loc 1 818 9 is_stmt 1 view .LVU461
 1789              		.loc 1 818 36 is_stmt 0 view .LVU462
 1790 01a4 036A     		ldr	r3, [r0, #32]
 1791 01a6 23F40053 		bic	r3, r3, #8192
 1792 01aa 0362     		str	r3, [r0, #32]
 819:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH3P bit */
 820:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 12U);
 1793              		.loc 1 820 9 is_stmt 1 view .LVU463
 1794              		.loc 1 820 36 is_stmt 0 view .LVU464
 1795 01ac 036A     		ldr	r3, [r0, #32]
 1796              		.loc 1 820 50 view .LVU465
 1797 01ae 9188     		ldrh	r1, [r2, #4]
 1798              		.loc 1 820 36 view .LVU466
 1799 01b0 43EA0133 		orr	r3, r3, r1, lsl #12
 1800 01b4 0362     		str	r3, [r0, #32]
 821:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 822:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         if((TIMER0 == timer_periph) || (TIMER7 == timer_periph)){
 1801              		.loc 1 822 9 is_stmt 1 view .LVU467
 1802              		.loc 1 822 11 is_stmt 0 view .LVU468
 1803 01b6 0A4B     		ldr	r3, .L102
 1804 01b8 9842     		cmp	r0, r3
 1805 01ba 03D0     		beq	.L100
ARM GAS  /tmp/ccsChQDP.s 			page 47


 1806              		.loc 1 822 37 discriminator 1 view .LVU469
 1807 01bc 03F50063 		add	r3, r3, #2048
 1808 01c0 9842     		cmp	r0, r3
 1809 01c2 08D1     		bne	.L101
 1810              	.L100:
 823:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* reset the ISO3 bit */
 824:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO3);
 1811              		.loc 1 824 13 is_stmt 1 view .LVU470
 1812              		.loc 1 824 38 is_stmt 0 view .LVU471
 1813 01c4 4368     		ldr	r3, [r0, #4]
 1814 01c6 23F48043 		bic	r3, r3, #16384
 1815 01ca 4360     		str	r3, [r0, #4]
 825:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             /* set the ISO3 bit */
 826:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 6U);
 1816              		.loc 1 826 13 is_stmt 1 view .LVU472
 1817              		.loc 1 826 38 is_stmt 0 view .LVU473
 1818 01cc 4368     		ldr	r3, [r0, #4]
 1819              		.loc 1 826 52 view .LVU474
 1820 01ce 1289     		ldrh	r2, [r2, #8]
 1821              	.LVL106:
 1822              		.loc 1 826 38 view .LVU475
 1823 01d0 43EA8213 		orr	r3, r3, r2, lsl #6
 1824 01d4 4360     		str	r3, [r0, #4]
 1825              	.L101:
 827:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         }
 828:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 1826              		.loc 1 828 9 is_stmt 1 view .LVU476
 1827              		.loc 1 828 36 is_stmt 0 view .LVU477
 1828 01d6 C369     		ldr	r3, [r0, #28]
 1829 01d8 23F44073 		bic	r3, r3, #768
 1830 01dc C361     		str	r3, [r0, #28]
 829:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 1831              		.loc 1 829 9 is_stmt 1 view .LVU478
 1832              	.L87:
 830:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     default:
 831:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 832:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
 833:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 1833              		.loc 1 833 1 is_stmt 0 view .LVU479
 1834 01de 7047     		bx	lr
 1835              	.L103:
 1836              		.align	2
 1837              	.L102:
 1838 01e0 002C0140 		.word	1073818624
 1839              		.cfi_endproc
 1840              	.LFE151:
 1842              		.section	.text.timer_channel_output_mode_config,"ax",%progbits
 1843              		.align	1
 1844              		.global	timer_channel_output_mode_config
 1845              		.syntax unified
 1846              		.thumb
 1847              		.thumb_func
 1848              		.fpu fpv4-sp-d16
 1850              	timer_channel_output_mode_config:
 1851              	.LVL107:
 1852              	.LFB152:
 834:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
ARM GAS  /tmp/ccsChQDP.s 			page 48


 835:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 836:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER channel output compare mode
 837:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
 838:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  channel:
 839:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
 840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
 841:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
 842:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
 843:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
 844:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  ocmode: channel output compare mode
 845:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
 846:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_OC_MODE_TIMING: timing mode
 847:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_OC_MODE_ACTIVE: active mode
 848:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_OC_MODE_INACTIVE: inactive mode
 849:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_OC_MODE_TOGGLE: toggle mode
 850:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_OC_MODE_LOW: force low mode
 851:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_OC_MODE_HIGH: force high mode
 852:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_OC_MODE_PWM0: PWM mode 0
 853:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_OC_MODE_PWM1: PWM mode 1
 854:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 855:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 856:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 857:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_channel_output_mode_config(uint32_t timer_periph, uint16_t channel, uint16_t ocmode)
 858:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 1853              		.loc 1 858 1 is_stmt 1 view -0
 1854              		.cfi_startproc
 1855              		@ args = 0, pretend = 0, frame = 0
 1856              		@ frame_needed = 0, uses_anonymous_args = 0
 1857              		@ link register save eliminated.
 859:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     switch(channel){
 1858              		.loc 1 859 5 view .LVU481
 1859 0000 0329     		cmp	r1, #3
 1860 0002 24D8     		bhi	.L104
 1861 0004 DFE801F0 		tbb	[pc, r1]
 1862              	.L107:
 1863 0008 02       		.byte	(.L110-.L107)/2
 1864 0009 0A       		.byte	(.L109-.L107)/2
 1865 000a 13       		.byte	(.L108-.L107)/2
 1866 000b 1B       		.byte	(.L106-.L107)/2
 1867              		.p2align 1
 1868              	.L110:
 860:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_0 */
 861:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_0:
 862:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCTL);
 1869              		.loc 1 862 9 view .LVU482
 1870              		.loc 1 862 36 is_stmt 0 view .LVU483
 1871 000c 8369     		ldr	r3, [r0, #24]
 1872 000e 23F07003 		bic	r3, r3, #112
 1873 0012 8361     		str	r3, [r0, #24]
 863:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 1874              		.loc 1 863 9 is_stmt 1 view .LVU484
 1875              		.loc 1 863 36 is_stmt 0 view .LVU485
 1876 0014 8369     		ldr	r3, [r0, #24]
 1877 0016 1A43     		orrs	r2, r2, r3
 1878              	.LVL108:
 1879              		.loc 1 863 36 view .LVU486
 1880 0018 8261     		str	r2, [r0, #24]
ARM GAS  /tmp/ccsChQDP.s 			page 49


 864:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 1881              		.loc 1 864 9 is_stmt 1 view .LVU487
 1882 001a 7047     		bx	lr
 1883              	.LVL109:
 1884              	.L109:
 865:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_1 */
 866:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_1:
 867:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCTL);
 1885              		.loc 1 867 9 view .LVU488
 1886              		.loc 1 867 36 is_stmt 0 view .LVU489
 1887 001c 8369     		ldr	r3, [r0, #24]
 1888 001e 23F4E043 		bic	r3, r3, #28672
 1889 0022 8361     		str	r3, [r0, #24]
 868:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1890              		.loc 1 868 9 is_stmt 1 view .LVU490
 1891              		.loc 1 868 36 is_stmt 0 view .LVU491
 1892 0024 8369     		ldr	r3, [r0, #24]
 1893 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 1894              	.LVL110:
 1895              		.loc 1 868 36 view .LVU492
 1896 002a 8261     		str	r2, [r0, #24]
 869:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 1897              		.loc 1 869 9 is_stmt 1 view .LVU493
 1898 002c 7047     		bx	lr
 1899              	.LVL111:
 1900              	.L108:
 870:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_2 */
 871:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_2:
 872:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCTL);
 1901              		.loc 1 872 9 view .LVU494
 1902              		.loc 1 872 36 is_stmt 0 view .LVU495
 1903 002e C369     		ldr	r3, [r0, #28]
 1904 0030 23F07003 		bic	r3, r3, #112
 1905 0034 C361     		str	r3, [r0, #28]
 873:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 1906              		.loc 1 873 9 is_stmt 1 view .LVU496
 1907              		.loc 1 873 36 is_stmt 0 view .LVU497
 1908 0036 C369     		ldr	r3, [r0, #28]
 1909 0038 1A43     		orrs	r2, r2, r3
 1910              	.LVL112:
 1911              		.loc 1 873 36 view .LVU498
 1912 003a C261     		str	r2, [r0, #28]
 874:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 1913              		.loc 1 874 9 is_stmt 1 view .LVU499
 1914 003c 7047     		bx	lr
 1915              	.LVL113:
 1916              	.L106:
 875:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_3 */
 876:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_3:
 877:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCTL);
 1917              		.loc 1 877 9 view .LVU500
 1918              		.loc 1 877 36 is_stmt 0 view .LVU501
 1919 003e C369     		ldr	r3, [r0, #28]
 1920 0040 23F4E043 		bic	r3, r3, #28672
 1921 0044 C361     		str	r3, [r0, #28]
 878:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1922              		.loc 1 878 9 is_stmt 1 view .LVU502
ARM GAS  /tmp/ccsChQDP.s 			page 50


 1923              		.loc 1 878 36 is_stmt 0 view .LVU503
 1924 0046 C369     		ldr	r3, [r0, #28]
 1925 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 1926              	.LVL114:
 1927              		.loc 1 878 36 view .LVU504
 1928 004c C261     		str	r2, [r0, #28]
 879:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 1929              		.loc 1 879 9 is_stmt 1 view .LVU505
 1930              	.L104:
 880:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     default:
 881:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 882:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
 883:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 1931              		.loc 1 883 1 is_stmt 0 view .LVU506
 1932 004e 7047     		bx	lr
 1933              		.cfi_endproc
 1934              	.LFE152:
 1936              		.section	.text.timer_channel_output_pulse_value_config,"ax",%progbits
 1937              		.align	1
 1938              		.global	timer_channel_output_pulse_value_config
 1939              		.syntax unified
 1940              		.thumb
 1941              		.thumb_func
 1942              		.fpu fpv4-sp-d16
 1944              	timer_channel_output_pulse_value_config:
 1945              	.LVL115:
 1946              	.LFB153:
 884:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 885:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 886:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER channel output pulse value
 887:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
 888:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  channel:
 889:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
 890:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
 891:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
 892:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
 893:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
 894:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  pulse: channel output pulse value
 895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 896:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 897:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 898:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_channel_output_pulse_value_config(uint32_t timer_periph, uint16_t channel, uint32_t puls
 899:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 1947              		.loc 1 899 1 is_stmt 1 view -0
 1948              		.cfi_startproc
 1949              		@ args = 0, pretend = 0, frame = 0
 1950              		@ frame_needed = 0, uses_anonymous_args = 0
 1951              		@ link register save eliminated.
 900:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     switch(channel){
 1952              		.loc 1 900 5 view .LVU508
 1953 0000 0329     		cmp	r1, #3
 1954 0002 0AD8     		bhi	.L111
 1955 0004 DFE801F0 		tbb	[pc, r1]
 1956              	.L114:
 1957 0008 02       		.byte	(.L117-.L114)/2
 1958 0009 04       		.byte	(.L116-.L114)/2
 1959 000a 06       		.byte	(.L115-.L114)/2
ARM GAS  /tmp/ccsChQDP.s 			page 51


 1960 000b 08       		.byte	(.L113-.L114)/2
 1961              		.p2align 1
 1962              	.L117:
 901:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_0 */
 902:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_0:
 903:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CH0CV(timer_periph) = (uint32_t)pulse;
 1963              		.loc 1 903 9 view .LVU509
 1964              		.loc 1 903 35 is_stmt 0 view .LVU510
 1965 000c 4263     		str	r2, [r0, #52]
 904:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 1966              		.loc 1 904 9 is_stmt 1 view .LVU511
 1967 000e 7047     		bx	lr
 1968              	.L116:
 905:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_1 */
 906:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_1:
 907:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CH1CV(timer_periph) = (uint32_t)pulse;
 1969              		.loc 1 907 9 view .LVU512
 1970              		.loc 1 907 35 is_stmt 0 view .LVU513
 1971 0010 8263     		str	r2, [r0, #56]
 908:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 1972              		.loc 1 908 9 is_stmt 1 view .LVU514
 1973 0012 7047     		bx	lr
 1974              	.L115:
 909:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_2 */
 910:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_2:
 911:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CH2CV(timer_periph) = (uint32_t)pulse;
 1975              		.loc 1 911 9 view .LVU515
 1976              		.loc 1 911 35 is_stmt 0 view .LVU516
 1977 0014 C263     		str	r2, [r0, #60]
 912:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 1978              		.loc 1 912 9 is_stmt 1 view .LVU517
 1979 0016 7047     		bx	lr
 1980              	.L113:
 913:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_3 */
 914:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_3:
 915:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****          TIMER_CH3CV(timer_periph) = (uint32_t)pulse;
 1981              		.loc 1 915 10 view .LVU518
 1982              		.loc 1 915 36 is_stmt 0 view .LVU519
 1983 0018 0264     		str	r2, [r0, #64]
 916:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 1984              		.loc 1 916 9 is_stmt 1 view .LVU520
 1985              	.L111:
 917:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     default:
 918:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 919:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
 920:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 1986              		.loc 1 920 1 is_stmt 0 view .LVU521
 1987 001a 7047     		bx	lr
 1988              		.cfi_endproc
 1989              	.LFE153:
 1991              		.section	.text.timer_channel_output_shadow_config,"ax",%progbits
 1992              		.align	1
 1993              		.global	timer_channel_output_shadow_config
 1994              		.syntax unified
 1995              		.thumb
 1996              		.thumb_func
 1997              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccsChQDP.s 			page 52


 1999              	timer_channel_output_shadow_config:
 2000              	.LVL116:
 2001              	.LFB154:
 921:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 922:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 923:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER channel output shadow function
 924:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
 925:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  channel:
 926:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
 927:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
 928:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
 929:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
 930:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
 931:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  ocshadow: channel output shadow state
 932:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
 933:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_OC_SHADOW_ENABLE: channel output shadow state enable
 934:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_OC_SHADOW_DISABLE: channel output shadow state disable
 935:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 936:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 937:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 938:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_channel_output_shadow_config(uint32_t timer_periph, uint16_t channel, uint16_t ocshadow)
 939:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 2002              		.loc 1 939 1 is_stmt 1 view -0
 2003              		.cfi_startproc
 2004              		@ args = 0, pretend = 0, frame = 0
 2005              		@ frame_needed = 0, uses_anonymous_args = 0
 2006              		@ link register save eliminated.
 940:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     switch(channel){
 2007              		.loc 1 940 5 view .LVU523
 2008 0000 0329     		cmp	r1, #3
 2009 0002 24D8     		bhi	.L118
 2010 0004 DFE801F0 		tbb	[pc, r1]
 2011              	.L121:
 2012 0008 02       		.byte	(.L124-.L121)/2
 2013 0009 0A       		.byte	(.L123-.L121)/2
 2014 000a 13       		.byte	(.L122-.L121)/2
 2015 000b 1B       		.byte	(.L120-.L121)/2
 2016              		.p2align 1
 2017              	.L124:
 941:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_0 */
 942:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_0:
 943:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMSEN);
 2018              		.loc 1 943 9 view .LVU524
 2019              		.loc 1 943 36 is_stmt 0 view .LVU525
 2020 000c 8369     		ldr	r3, [r0, #24]
 2021 000e 23F00803 		bic	r3, r3, #8
 2022 0012 8361     		str	r3, [r0, #24]
 944:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 2023              		.loc 1 944 9 is_stmt 1 view .LVU526
 2024              		.loc 1 944 36 is_stmt 0 view .LVU527
 2025 0014 8369     		ldr	r3, [r0, #24]
 2026 0016 1A43     		orrs	r2, r2, r3
 2027              	.LVL117:
 2028              		.loc 1 944 36 view .LVU528
 2029 0018 8261     		str	r2, [r0, #24]
 945:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2030              		.loc 1 945 9 is_stmt 1 view .LVU529
ARM GAS  /tmp/ccsChQDP.s 			page 53


 2031 001a 7047     		bx	lr
 2032              	.LVL118:
 2033              	.L123:
 946:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_1 */
 947:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_1:
 948:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMSEN);
 2034              		.loc 1 948 9 view .LVU530
 2035              		.loc 1 948 36 is_stmt 0 view .LVU531
 2036 001c 8369     		ldr	r3, [r0, #24]
 2037 001e 23F40063 		bic	r3, r3, #2048
 2038 0022 8361     		str	r3, [r0, #24]
 949:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 2039              		.loc 1 949 9 is_stmt 1 view .LVU532
 2040              		.loc 1 949 36 is_stmt 0 view .LVU533
 2041 0024 8369     		ldr	r3, [r0, #24]
 2042 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2043              	.LVL119:
 2044              		.loc 1 949 36 view .LVU534
 2045 002a 8261     		str	r2, [r0, #24]
 950:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2046              		.loc 1 950 9 is_stmt 1 view .LVU535
 2047 002c 7047     		bx	lr
 2048              	.LVL120:
 2049              	.L122:
 951:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_2 */
 952:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_2:
 953:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMSEN);
 2050              		.loc 1 953 9 view .LVU536
 2051              		.loc 1 953 36 is_stmt 0 view .LVU537
 2052 002e C369     		ldr	r3, [r0, #28]
 2053 0030 23F00803 		bic	r3, r3, #8
 2054 0034 C361     		str	r3, [r0, #28]
 954:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 2055              		.loc 1 954 9 is_stmt 1 view .LVU538
 2056              		.loc 1 954 36 is_stmt 0 view .LVU539
 2057 0036 C369     		ldr	r3, [r0, #28]
 2058 0038 1A43     		orrs	r2, r2, r3
 2059              	.LVL121:
 2060              		.loc 1 954 36 view .LVU540
 2061 003a C261     		str	r2, [r0, #28]
 955:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2062              		.loc 1 955 9 is_stmt 1 view .LVU541
 2063 003c 7047     		bx	lr
 2064              	.LVL122:
 2065              	.L120:
 956:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_3 */
 957:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_3:
 958:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMSEN);
 2066              		.loc 1 958 9 view .LVU542
 2067              		.loc 1 958 36 is_stmt 0 view .LVU543
 2068 003e C369     		ldr	r3, [r0, #28]
 2069 0040 23F40063 		bic	r3, r3, #2048
 2070 0044 C361     		str	r3, [r0, #28]
 959:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 2071              		.loc 1 959 9 is_stmt 1 view .LVU544
 2072              		.loc 1 959 36 is_stmt 0 view .LVU545
 2073 0046 C369     		ldr	r3, [r0, #28]
ARM GAS  /tmp/ccsChQDP.s 			page 54


 2074 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2075              	.LVL123:
 2076              		.loc 1 959 36 view .LVU546
 2077 004c C261     		str	r2, [r0, #28]
 960:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2078              		.loc 1 960 9 is_stmt 1 view .LVU547
 2079              	.L118:
 961:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     default:
 962:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 963:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
 964:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 2080              		.loc 1 964 1 is_stmt 0 view .LVU548
 2081 004e 7047     		bx	lr
 2082              		.cfi_endproc
 2083              	.LFE154:
 2085              		.section	.text.timer_channel_output_fast_config,"ax",%progbits
 2086              		.align	1
 2087              		.global	timer_channel_output_fast_config
 2088              		.syntax unified
 2089              		.thumb
 2090              		.thumb_func
 2091              		.fpu fpv4-sp-d16
 2093              	timer_channel_output_fast_config:
 2094              	.LVL124:
 2095              	.LFB155:
 965:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 966:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
 967:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER channel output fast function
 968:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
 969:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  channel:
 970:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
 971:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
 972:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
 973:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
 974:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
 975:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  ocfast: channel output fast function
 976:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
 977:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_OC_FAST_ENABLE: channel output fast function enable
 978:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_OC_FAST_DISABLE: channel output fast function disable
 979:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
 980:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
 981:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
 982:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_channel_output_fast_config(uint32_t timer_periph, uint16_t channel, uint16_t ocfast)
 983:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 2096              		.loc 1 983 1 is_stmt 1 view -0
 2097              		.cfi_startproc
 2098              		@ args = 0, pretend = 0, frame = 0
 2099              		@ frame_needed = 0, uses_anonymous_args = 0
 2100              		@ link register save eliminated.
 984:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     switch(channel){
 2101              		.loc 1 984 5 view .LVU550
 2102 0000 0329     		cmp	r1, #3
 2103 0002 24D8     		bhi	.L125
 2104 0004 DFE801F0 		tbb	[pc, r1]
 2105              	.L128:
 2106 0008 02       		.byte	(.L131-.L128)/2
 2107 0009 0A       		.byte	(.L130-.L128)/2
ARM GAS  /tmp/ccsChQDP.s 			page 55


 2108 000a 13       		.byte	(.L129-.L128)/2
 2109 000b 1B       		.byte	(.L127-.L128)/2
 2110              		.p2align 1
 2111              	.L131:
 985:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_0 */
 986:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_0:
 987:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMFEN);
 2112              		.loc 1 987 9 view .LVU551
 2113              		.loc 1 987 36 is_stmt 0 view .LVU552
 2114 000c 8369     		ldr	r3, [r0, #24]
 2115 000e 23F00403 		bic	r3, r3, #4
 2116 0012 8361     		str	r3, [r0, #24]
 988:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 2117              		.loc 1 988 9 is_stmt 1 view .LVU553
 2118              		.loc 1 988 36 is_stmt 0 view .LVU554
 2119 0014 8369     		ldr	r3, [r0, #24]
 2120 0016 1A43     		orrs	r2, r2, r3
 2121              	.LVL125:
 2122              		.loc 1 988 36 view .LVU555
 2123 0018 8261     		str	r2, [r0, #24]
 989:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2124              		.loc 1 989 9 is_stmt 1 view .LVU556
 2125 001a 7047     		bx	lr
 2126              	.LVL126:
 2127              	.L130:
 990:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_1 */
 991:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_1:
 992:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMFEN);
 2128              		.loc 1 992 9 view .LVU557
 2129              		.loc 1 992 36 is_stmt 0 view .LVU558
 2130 001c 8369     		ldr	r3, [r0, #24]
 2131 001e 23F48063 		bic	r3, r3, #1024
 2132 0022 8361     		str	r3, [r0, #24]
 993:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 2133              		.loc 1 993 9 is_stmt 1 view .LVU559
 2134              		.loc 1 993 36 is_stmt 0 view .LVU560
 2135 0024 8369     		ldr	r3, [r0, #24]
 2136 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2137              	.LVL127:
 2138              		.loc 1 993 36 view .LVU561
 2139 002a 8261     		str	r2, [r0, #24]
 994:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2140              		.loc 1 994 9 is_stmt 1 view .LVU562
 2141 002c 7047     		bx	lr
 2142              	.LVL128:
 2143              	.L129:
 995:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_2 */
 996:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_2:
 997:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMFEN);
 2144              		.loc 1 997 9 view .LVU563
 2145              		.loc 1 997 36 is_stmt 0 view .LVU564
 2146 002e C369     		ldr	r3, [r0, #28]
 2147 0030 23F00403 		bic	r3, r3, #4
 2148 0034 C361     		str	r3, [r0, #28]
 998:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 2149              		.loc 1 998 9 is_stmt 1 view .LVU565
 2150              		.loc 1 998 36 is_stmt 0 view .LVU566
ARM GAS  /tmp/ccsChQDP.s 			page 56


 2151 0036 C369     		ldr	r3, [r0, #28]
 2152 0038 1A43     		orrs	r2, r2, r3
 2153              	.LVL129:
 2154              		.loc 1 998 36 view .LVU567
 2155 003a C261     		str	r2, [r0, #28]
 999:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2156              		.loc 1 999 9 is_stmt 1 view .LVU568
 2157 003c 7047     		bx	lr
 2158              	.LVL130:
 2159              	.L127:
1000:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_3 */
1001:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_3:
1002:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMFEN);
 2160              		.loc 1 1002 9 view .LVU569
 2161              		.loc 1 1002 36 is_stmt 0 view .LVU570
 2162 003e C369     		ldr	r3, [r0, #28]
 2163 0040 23F48063 		bic	r3, r3, #1024
 2164 0044 C361     		str	r3, [r0, #28]
1003:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 2165              		.loc 1 1003 9 is_stmt 1 view .LVU571
 2166              		.loc 1 1003 36 is_stmt 0 view .LVU572
 2167 0046 C369     		ldr	r3, [r0, #28]
 2168 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2169              	.LVL131:
 2170              		.loc 1 1003 36 view .LVU573
 2171 004c C261     		str	r2, [r0, #28]
1004:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2172              		.loc 1 1004 9 is_stmt 1 view .LVU574
 2173              	.L125:
1005:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     default:
1006:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
1007:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
1008:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 2174              		.loc 1 1008 1 is_stmt 0 view .LVU575
 2175 004e 7047     		bx	lr
 2176              		.cfi_endproc
 2177              	.LFE155:
 2179              		.section	.text.timer_channel_output_clear_config,"ax",%progbits
 2180              		.align	1
 2181              		.global	timer_channel_output_clear_config
 2182              		.syntax unified
 2183              		.thumb
 2184              		.thumb_func
 2185              		.fpu fpv4-sp-d16
 2187              	timer_channel_output_clear_config:
 2188              	.LVL132:
 2189              	.LFB156:
1009:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1010:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1011:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER channel output clear function
1012:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
1013:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  channel:
1014:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
1015:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
1016:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
1017:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
1018:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
ARM GAS  /tmp/ccsChQDP.s 			page 57


1019:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  occlear: channel output clear function
1020:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
1021:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_OC_CLEAR_ENABLE: channel output clear function enable
1022:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_OC_CLEAR_DISABLE: channel output clear function disable
1023:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1024:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1025:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1026:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_channel_output_clear_config(uint32_t timer_periph, uint16_t channel, uint16_t occlear)
1027:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 2190              		.loc 1 1027 1 is_stmt 1 view -0
 2191              		.cfi_startproc
 2192              		@ args = 0, pretend = 0, frame = 0
 2193              		@ frame_needed = 0, uses_anonymous_args = 0
 2194              		@ link register save eliminated.
1028:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     switch(channel){
 2195              		.loc 1 1028 5 view .LVU577
 2196 0000 0329     		cmp	r1, #3
 2197 0002 24D8     		bhi	.L132
 2198 0004 DFE801F0 		tbb	[pc, r1]
 2199              	.L135:
 2200 0008 02       		.byte	(.L138-.L135)/2
 2201 0009 0A       		.byte	(.L137-.L135)/2
 2202 000a 13       		.byte	(.L136-.L135)/2
 2203 000b 1B       		.byte	(.L134-.L135)/2
 2204              		.p2align 1
 2205              	.L138:
1029:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_0 */
1030:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_0:
1031:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCEN);
 2206              		.loc 1 1031 9 view .LVU578
 2207              		.loc 1 1031 36 is_stmt 0 view .LVU579
 2208 000c 8369     		ldr	r3, [r0, #24]
 2209 000e 23F08003 		bic	r3, r3, #128
 2210 0012 8361     		str	r3, [r0, #24]
1032:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
 2211              		.loc 1 1032 9 is_stmt 1 view .LVU580
 2212              		.loc 1 1032 36 is_stmt 0 view .LVU581
 2213 0014 8369     		ldr	r3, [r0, #24]
 2214 0016 1A43     		orrs	r2, r2, r3
 2215              	.LVL133:
 2216              		.loc 1 1032 36 view .LVU582
 2217 0018 8261     		str	r2, [r0, #24]
1033:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2218              		.loc 1 1033 9 is_stmt 1 view .LVU583
 2219 001a 7047     		bx	lr
 2220              	.LVL134:
 2221              	.L137:
1034:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_1 */
1035:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_1:
1036:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCEN);
 2222              		.loc 1 1036 9 view .LVU584
 2223              		.loc 1 1036 36 is_stmt 0 view .LVU585
 2224 001c 8369     		ldr	r3, [r0, #24]
 2225 001e 23F40043 		bic	r3, r3, #32768
 2226 0022 8361     		str	r3, [r0, #24]
1037:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2227              		.loc 1 1037 9 is_stmt 1 view .LVU586
ARM GAS  /tmp/ccsChQDP.s 			page 58


 2228              		.loc 1 1037 36 is_stmt 0 view .LVU587
 2229 0024 8369     		ldr	r3, [r0, #24]
 2230 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2231              	.LVL135:
 2232              		.loc 1 1037 36 view .LVU588
 2233 002a 8261     		str	r2, [r0, #24]
1038:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2234              		.loc 1 1038 9 is_stmt 1 view .LVU589
 2235 002c 7047     		bx	lr
 2236              	.LVL136:
 2237              	.L136:
1039:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_2 */
1040:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_2:
1041:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCEN);
 2238              		.loc 1 1041 9 view .LVU590
 2239              		.loc 1 1041 36 is_stmt 0 view .LVU591
 2240 002e C369     		ldr	r3, [r0, #28]
 2241 0030 23F08003 		bic	r3, r3, #128
 2242 0034 C361     		str	r3, [r0, #28]
1042:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
 2243              		.loc 1 1042 9 is_stmt 1 view .LVU592
 2244              		.loc 1 1042 36 is_stmt 0 view .LVU593
 2245 0036 C369     		ldr	r3, [r0, #28]
 2246 0038 1A43     		orrs	r2, r2, r3
 2247              	.LVL137:
 2248              		.loc 1 1042 36 view .LVU594
 2249 003a C261     		str	r2, [r0, #28]
1043:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2250              		.loc 1 1043 9 is_stmt 1 view .LVU595
 2251 003c 7047     		bx	lr
 2252              	.LVL138:
 2253              	.L134:
1044:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_3 */
1045:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_3:
1046:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCEN);
 2254              		.loc 1 1046 9 view .LVU596
 2255              		.loc 1 1046 36 is_stmt 0 view .LVU597
 2256 003e C369     		ldr	r3, [r0, #28]
 2257 0040 23F40043 		bic	r3, r3, #32768
 2258 0044 C361     		str	r3, [r0, #28]
1047:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 2259              		.loc 1 1047 9 is_stmt 1 view .LVU598
 2260              		.loc 1 1047 36 is_stmt 0 view .LVU599
 2261 0046 C369     		ldr	r3, [r0, #28]
 2262 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2263              	.LVL139:
 2264              		.loc 1 1047 36 view .LVU600
 2265 004c C261     		str	r2, [r0, #28]
1048:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2266              		.loc 1 1048 9 is_stmt 1 view .LVU601
 2267              	.L132:
1049:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     default:
1050:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
1051:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
1052:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 2268              		.loc 1 1052 1 is_stmt 0 view .LVU602
 2269 004e 7047     		bx	lr
ARM GAS  /tmp/ccsChQDP.s 			page 59


 2270              		.cfi_endproc
 2271              	.LFE156:
 2273              		.section	.text.timer_channel_output_polarity_config,"ax",%progbits
 2274              		.align	1
 2275              		.global	timer_channel_output_polarity_config
 2276              		.syntax unified
 2277              		.thumb
 2278              		.thumb_func
 2279              		.fpu fpv4-sp-d16
 2281              	timer_channel_output_polarity_config:
 2282              	.LVL140:
 2283              	.LFB157:
1053:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1054:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1055:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER channel output polarity 
1056:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
1057:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  channel:
1058:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
1059:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
1060:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
1061:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
1062:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
1063:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  ocpolarity: channel output polarity
1064:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
1065:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_OC_POLARITY_HIGH: channel output polarity is high
1066:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_OC_POLARITY_LOW: channel output polarity is low
1067:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1068:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1069:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1070:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_channel_output_polarity_config(uint32_t timer_periph, uint16_t channel, uint16_t ocpolar
1071:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 2284              		.loc 1 1071 1 is_stmt 1 view -0
 2285              		.cfi_startproc
 2286              		@ args = 0, pretend = 0, frame = 0
 2287              		@ frame_needed = 0, uses_anonymous_args = 0
 2288              		@ link register save eliminated.
1072:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     switch(channel){
 2289              		.loc 1 1072 5 view .LVU604
 2290 0000 0329     		cmp	r1, #3
 2291 0002 25D8     		bhi	.L139
 2292 0004 DFE801F0 		tbb	[pc, r1]
 2293              	.L142:
 2294 0008 02       		.byte	(.L145-.L142)/2
 2295 0009 0A       		.byte	(.L144-.L142)/2
 2296 000a 13       		.byte	(.L143-.L142)/2
 2297 000b 1C       		.byte	(.L141-.L142)/2
 2298              		.p2align 1
 2299              	.L145:
1073:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_0 */
1074:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_0:
1075:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 2300              		.loc 1 1075 9 view .LVU605
 2301              		.loc 1 1075 36 is_stmt 0 view .LVU606
 2302 000c 036A     		ldr	r3, [r0, #32]
 2303 000e 23F00203 		bic	r3, r3, #2
 2304 0012 0362     		str	r3, [r0, #32]
1076:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
ARM GAS  /tmp/ccsChQDP.s 			page 60


 2305              		.loc 1 1076 9 is_stmt 1 view .LVU607
 2306              		.loc 1 1076 36 is_stmt 0 view .LVU608
 2307 0014 036A     		ldr	r3, [r0, #32]
 2308 0016 1A43     		orrs	r2, r2, r3
 2309              	.LVL141:
 2310              		.loc 1 1076 36 view .LVU609
 2311 0018 0262     		str	r2, [r0, #32]
1077:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2312              		.loc 1 1077 9 is_stmt 1 view .LVU610
 2313 001a 7047     		bx	lr
 2314              	.LVL142:
 2315              	.L144:
1078:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_1 */
1079:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_1:
1080:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 2316              		.loc 1 1080 9 view .LVU611
 2317              		.loc 1 1080 36 is_stmt 0 view .LVU612
 2318 001c 036A     		ldr	r3, [r0, #32]
 2319 001e 23F02003 		bic	r3, r3, #32
 2320 0022 0362     		str	r3, [r0, #32]
1081:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
 2321              		.loc 1 1081 9 is_stmt 1 view .LVU613
 2322              		.loc 1 1081 36 is_stmt 0 view .LVU614
 2323 0024 036A     		ldr	r3, [r0, #32]
 2324 0026 43EA0212 		orr	r2, r3, r2, lsl #4
 2325              	.LVL143:
 2326              		.loc 1 1081 36 view .LVU615
 2327 002a 0262     		str	r2, [r0, #32]
1082:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2328              		.loc 1 1082 9 is_stmt 1 view .LVU616
 2329 002c 7047     		bx	lr
 2330              	.LVL144:
 2331              	.L143:
1083:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_2 */
1084:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_2:
1085:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 2332              		.loc 1 1085 9 view .LVU617
 2333              		.loc 1 1085 36 is_stmt 0 view .LVU618
 2334 002e 036A     		ldr	r3, [r0, #32]
 2335 0030 23F40073 		bic	r3, r3, #512
 2336 0034 0362     		str	r3, [r0, #32]
1086:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 2337              		.loc 1 1086 9 is_stmt 1 view .LVU619
 2338              		.loc 1 1086 36 is_stmt 0 view .LVU620
 2339 0036 036A     		ldr	r3, [r0, #32]
 2340 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2341              	.LVL145:
 2342              		.loc 1 1086 36 view .LVU621
 2343 003c 0262     		str	r2, [r0, #32]
1087:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2344              		.loc 1 1087 9 is_stmt 1 view .LVU622
 2345 003e 7047     		bx	lr
 2346              	.LVL146:
 2347              	.L141:
1088:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_3 */
1089:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_3:
1090:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
ARM GAS  /tmp/ccsChQDP.s 			page 61


 2348              		.loc 1 1090 9 view .LVU623
 2349              		.loc 1 1090 36 is_stmt 0 view .LVU624
 2350 0040 036A     		ldr	r3, [r0, #32]
 2351 0042 23F40053 		bic	r3, r3, #8192
 2352 0046 0362     		str	r3, [r0, #32]
1091:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12U);
 2353              		.loc 1 1091 9 is_stmt 1 view .LVU625
 2354              		.loc 1 1091 36 is_stmt 0 view .LVU626
 2355 0048 036A     		ldr	r3, [r0, #32]
 2356 004a 43EA0232 		orr	r2, r3, r2, lsl #12
 2357              	.LVL147:
 2358              		.loc 1 1091 36 view .LVU627
 2359 004e 0262     		str	r2, [r0, #32]
1092:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2360              		.loc 1 1092 9 is_stmt 1 view .LVU628
 2361              	.L139:
1093:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     default:
1094:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
1095:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
1096:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 2362              		.loc 1 1096 1 is_stmt 0 view .LVU629
 2363 0050 7047     		bx	lr
 2364              		.cfi_endproc
 2365              	.LFE157:
 2367              		.section	.text.timer_channel_complementary_output_polarity_config,"ax",%progbits
 2368              		.align	1
 2369              		.global	timer_channel_complementary_output_polarity_config
 2370              		.syntax unified
 2371              		.thumb
 2372              		.thumb_func
 2373              		.fpu fpv4-sp-d16
 2375              	timer_channel_complementary_output_polarity_config:
 2376              	.LVL148:
 2377              	.LFB158:
1097:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1098:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1099:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER channel complementary output polarity 
1100:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
1101:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  channel:
1102:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
1103:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0,7..13))
1104:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0,7,8,11))
1105:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0,7))
1106:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  ocnpolarity: channel complementary output polarity
1107:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
1108:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_OCN_POLARITY_HIGH: channel complementary output polarity is high
1109:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_OCN_POLARITY_LOW: channel complementary output polarity is low
1110:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1111:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1112:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1113:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_channel_complementary_output_polarity_config(uint32_t timer_periph, uint16_t channel, ui
1114:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 2378              		.loc 1 1114 1 is_stmt 1 view -0
 2379              		.cfi_startproc
 2380              		@ args = 0, pretend = 0, frame = 0
 2381              		@ frame_needed = 0, uses_anonymous_args = 0
 2382              		@ link register save eliminated.
ARM GAS  /tmp/ccsChQDP.s 			page 62


1115:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     switch(channel){
 2383              		.loc 1 1115 5 view .LVU631
 2384 0000 0129     		cmp	r1, #1
 2385 0002 0BD0     		beq	.L147
 2386 0004 0229     		cmp	r1, #2
 2387 0006 12D0     		beq	.L148
 2388 0008 01B1     		cbz	r1, .L150
 2389              	.LVL149:
 2390              	.L146:
1116:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_0 */
1117:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_0:
1118:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
1119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
1120:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
1121:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_1 */
1122:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_1:
1123:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
1124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
1125:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
1126:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_2 */
1127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_2:
1128:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
1129:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
1130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
1131:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     default:
1132:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
1133:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
1134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 2391              		.loc 1 1134 1 is_stmt 0 view .LVU632
 2392 000a 7047     		bx	lr
 2393              	.LVL150:
 2394              	.L150:
1118:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2395              		.loc 1 1118 9 is_stmt 1 view .LVU633
1118:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2396              		.loc 1 1118 36 is_stmt 0 view .LVU634
 2397 000c 036A     		ldr	r3, [r0, #32]
 2398 000e 23F00803 		bic	r3, r3, #8
 2399 0012 0362     		str	r3, [r0, #32]
1119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2400              		.loc 1 1119 9 is_stmt 1 view .LVU635
1119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2401              		.loc 1 1119 36 is_stmt 0 view .LVU636
 2402 0014 036A     		ldr	r3, [r0, #32]
 2403 0016 1A43     		orrs	r2, r2, r3
 2404              	.LVL151:
1119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2405              		.loc 1 1119 36 view .LVU637
 2406 0018 0262     		str	r2, [r0, #32]
1120:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_1 */
 2407              		.loc 1 1120 9 is_stmt 1 view .LVU638
 2408 001a 7047     		bx	lr
 2409              	.LVL152:
 2410              	.L147:
1123:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2411              		.loc 1 1123 9 view .LVU639
1123:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
ARM GAS  /tmp/ccsChQDP.s 			page 63


 2412              		.loc 1 1123 36 is_stmt 0 view .LVU640
 2413 001c 036A     		ldr	r3, [r0, #32]
 2414 001e 23F08003 		bic	r3, r3, #128
 2415 0022 0362     		str	r3, [r0, #32]
1124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2416              		.loc 1 1124 9 is_stmt 1 view .LVU641
1124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2417              		.loc 1 1124 36 is_stmt 0 view .LVU642
 2418 0024 036A     		ldr	r3, [r0, #32]
 2419 0026 43EA0212 		orr	r2, r3, r2, lsl #4
 2420              	.LVL153:
1124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2421              		.loc 1 1124 36 view .LVU643
 2422 002a 0262     		str	r2, [r0, #32]
1125:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_2 */
 2423              		.loc 1 1125 9 is_stmt 1 view .LVU644
 2424 002c 7047     		bx	lr
 2425              	.LVL154:
 2426              	.L148:
1128:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2427              		.loc 1 1128 9 view .LVU645
1128:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2428              		.loc 1 1128 36 is_stmt 0 view .LVU646
 2429 002e 036A     		ldr	r3, [r0, #32]
 2430 0030 23F40063 		bic	r3, r3, #2048
 2431 0034 0362     		str	r3, [r0, #32]
1129:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2432              		.loc 1 1129 9 is_stmt 1 view .LVU647
1129:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2433              		.loc 1 1129 36 is_stmt 0 view .LVU648
 2434 0036 036A     		ldr	r3, [r0, #32]
 2435 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2436              	.LVL155:
1129:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2437              		.loc 1 1129 36 view .LVU649
 2438 003c 0262     		str	r2, [r0, #32]
1130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     default:
 2439              		.loc 1 1130 9 is_stmt 1 view .LVU650
 2440              		.loc 1 1134 1 is_stmt 0 view .LVU651
 2441 003e E4E7     		b	.L146
 2442              		.cfi_endproc
 2443              	.LFE158:
 2445              		.section	.text.timer_channel_output_state_config,"ax",%progbits
 2446              		.align	1
 2447              		.global	timer_channel_output_state_config
 2448              		.syntax unified
 2449              		.thumb
 2450              		.thumb_func
 2451              		.fpu fpv4-sp-d16
 2453              	timer_channel_output_state_config:
 2454              	.LVL156:
 2455              	.LFB159:
1135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1136:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1137:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER channel enable state
1138:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
1139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  channel:
ARM GAS  /tmp/ccsChQDP.s 			page 64


1140:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
1141:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
1142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
1143:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
1144:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
1145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  state: TIMER channel enable state
1146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
1147:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CCX_ENABLE: channel enable 
1148:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CCX_DISABLE: channel disable 
1149:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1150:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1151:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1152:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_channel_output_state_config(uint32_t timer_periph, uint16_t channel, uint32_t state)
1153:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 2456              		.loc 1 1153 1 is_stmt 1 view -0
 2457              		.cfi_startproc
 2458              		@ args = 0, pretend = 0, frame = 0
 2459              		@ frame_needed = 0, uses_anonymous_args = 0
 2460              		@ link register save eliminated.
1154:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     switch(channel){
 2461              		.loc 1 1154 5 view .LVU653
 2462 0000 0329     		cmp	r1, #3
 2463 0002 25D8     		bhi	.L151
 2464 0004 DFE801F0 		tbb	[pc, r1]
 2465              	.L154:
 2466 0008 02       		.byte	(.L157-.L154)/2
 2467 0009 0A       		.byte	(.L156-.L154)/2
 2468 000a 13       		.byte	(.L155-.L154)/2
 2469 000b 1C       		.byte	(.L153-.L154)/2
 2470              		.p2align 1
 2471              	.L157:
1155:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_0 */
1156:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_0:
1157:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 2472              		.loc 1 1157 9 view .LVU654
 2473              		.loc 1 1157 36 is_stmt 0 view .LVU655
 2474 000c 036A     		ldr	r3, [r0, #32]
 2475 000e 23F00103 		bic	r3, r3, #1
 2476 0012 0362     		str	r3, [r0, #32]
1158:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
 2477              		.loc 1 1158 9 is_stmt 1 view .LVU656
 2478              		.loc 1 1158 36 is_stmt 0 view .LVU657
 2479 0014 036A     		ldr	r3, [r0, #32]
 2480 0016 1A43     		orrs	r2, r2, r3
 2481              	.LVL157:
 2482              		.loc 1 1158 36 view .LVU658
 2483 0018 0262     		str	r2, [r0, #32]
1159:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2484              		.loc 1 1159 9 is_stmt 1 view .LVU659
 2485 001a 7047     		bx	lr
 2486              	.LVL158:
 2487              	.L156:
1160:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_1 */
1161:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_1:
1162:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 2488              		.loc 1 1162 9 view .LVU660
 2489              		.loc 1 1162 36 is_stmt 0 view .LVU661
ARM GAS  /tmp/ccsChQDP.s 			page 65


 2490 001c 036A     		ldr	r3, [r0, #32]
 2491 001e 23F01003 		bic	r3, r3, #16
 2492 0022 0362     		str	r3, [r0, #32]
1163:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
 2493              		.loc 1 1163 9 is_stmt 1 view .LVU662
 2494              		.loc 1 1163 36 is_stmt 0 view .LVU663
 2495 0024 036A     		ldr	r3, [r0, #32]
 2496 0026 43EA0212 		orr	r2, r3, r2, lsl #4
 2497              	.LVL159:
 2498              		.loc 1 1163 36 view .LVU664
 2499 002a 0262     		str	r2, [r0, #32]
1164:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2500              		.loc 1 1164 9 is_stmt 1 view .LVU665
 2501 002c 7047     		bx	lr
 2502              	.LVL160:
 2503              	.L155:
1165:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_2 */
1166:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_2:
1167:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 2504              		.loc 1 1167 9 view .LVU666
 2505              		.loc 1 1167 36 is_stmt 0 view .LVU667
 2506 002e 036A     		ldr	r3, [r0, #32]
 2507 0030 23F48073 		bic	r3, r3, #256
 2508 0034 0362     		str	r3, [r0, #32]
1168:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
 2509              		.loc 1 1168 9 is_stmt 1 view .LVU668
 2510              		.loc 1 1168 36 is_stmt 0 view .LVU669
 2511 0036 036A     		ldr	r3, [r0, #32]
 2512 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2513              	.LVL161:
 2514              		.loc 1 1168 36 view .LVU670
 2515 003c 0262     		str	r2, [r0, #32]
1169:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2516              		.loc 1 1169 9 is_stmt 1 view .LVU671
 2517 003e 7047     		bx	lr
 2518              	.LVL162:
 2519              	.L153:
1170:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_3 */
1171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_3:
1172:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 2520              		.loc 1 1172 9 view .LVU672
 2521              		.loc 1 1172 36 is_stmt 0 view .LVU673
 2522 0040 036A     		ldr	r3, [r0, #32]
 2523 0042 23F48053 		bic	r3, r3, #4096
 2524 0046 0362     		str	r3, [r0, #32]
1173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12U);
 2525              		.loc 1 1173 9 is_stmt 1 view .LVU674
 2526              		.loc 1 1173 36 is_stmt 0 view .LVU675
 2527 0048 036A     		ldr	r3, [r0, #32]
 2528 004a 43EA0232 		orr	r2, r3, r2, lsl #12
 2529              	.LVL163:
 2530              		.loc 1 1173 36 view .LVU676
 2531 004e 0262     		str	r2, [r0, #32]
1174:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2532              		.loc 1 1174 9 is_stmt 1 view .LVU677
 2533              	.L151:
1175:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     default:
ARM GAS  /tmp/ccsChQDP.s 			page 66


1176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
1177:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
1178:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 2534              		.loc 1 1178 1 is_stmt 0 view .LVU678
 2535 0050 7047     		bx	lr
 2536              		.cfi_endproc
 2537              	.LFE159:
 2539              		.section	.text.timer_channel_complementary_output_state_config,"ax",%progbits
 2540              		.align	1
 2541              		.global	timer_channel_complementary_output_state_config
 2542              		.syntax unified
 2543              		.thumb
 2544              		.thumb_func
 2545              		.fpu fpv4-sp-d16
 2547              	timer_channel_complementary_output_state_config:
 2548              	.LVL164:
 2549              	.LFB160:
1179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1180:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1181:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER channel complementary output enable state
1182:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
1183:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  channel:
1184:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0,7))
1186:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0,7))
1187:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0,7))
1188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  ocnstate: TIMER channel complementary output enable state
1189:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
1190:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CCXN_ENABLE: channel complementary enable 
1191:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CCXN_DISABLE: channel complementary disable 
1192:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1193:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1194:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_channel_complementary_output_state_config(uint32_t timer_periph, uint16_t channel, uint1
1196:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 2550              		.loc 1 1196 1 is_stmt 1 view -0
 2551              		.cfi_startproc
 2552              		@ args = 0, pretend = 0, frame = 0
 2553              		@ frame_needed = 0, uses_anonymous_args = 0
 2554              		@ link register save eliminated.
1197:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     switch(channel){
 2555              		.loc 1 1197 5 view .LVU680
 2556 0000 0129     		cmp	r1, #1
 2557 0002 0BD0     		beq	.L159
 2558 0004 0229     		cmp	r1, #2
 2559 0006 12D0     		beq	.L160
 2560 0008 01B1     		cbz	r1, .L162
 2561              	.LVL165:
 2562              	.L158:
1198:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_0 */
1199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_0:
1200:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
1201:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
1202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
1203:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_1 */
1204:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_1:
1205:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
ARM GAS  /tmp/ccsChQDP.s 			page 67


1206:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
1207:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
1208:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_2 */
1209:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_2:
1210:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
1211:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
1212:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
1213:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     default:
1214:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
1215:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
1216:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 2563              		.loc 1 1216 1 is_stmt 0 view .LVU681
 2564 000a 7047     		bx	lr
 2565              	.LVL166:
 2566              	.L162:
1200:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2567              		.loc 1 1200 9 is_stmt 1 view .LVU682
1200:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2568              		.loc 1 1200 36 is_stmt 0 view .LVU683
 2569 000c 036A     		ldr	r3, [r0, #32]
 2570 000e 23F00403 		bic	r3, r3, #4
 2571 0012 0362     		str	r3, [r0, #32]
1201:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2572              		.loc 1 1201 9 is_stmt 1 view .LVU684
1201:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2573              		.loc 1 1201 36 is_stmt 0 view .LVU685
 2574 0014 036A     		ldr	r3, [r0, #32]
 2575 0016 1A43     		orrs	r2, r2, r3
 2576              	.LVL167:
1201:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2577              		.loc 1 1201 36 view .LVU686
 2578 0018 0262     		str	r2, [r0, #32]
1202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_1 */
 2579              		.loc 1 1202 9 is_stmt 1 view .LVU687
 2580 001a 7047     		bx	lr
 2581              	.LVL168:
 2582              	.L159:
1205:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2583              		.loc 1 1205 9 view .LVU688
1205:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2584              		.loc 1 1205 36 is_stmt 0 view .LVU689
 2585 001c 036A     		ldr	r3, [r0, #32]
 2586 001e 23F04003 		bic	r3, r3, #64
 2587 0022 0362     		str	r3, [r0, #32]
1206:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2588              		.loc 1 1206 9 is_stmt 1 view .LVU690
1206:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2589              		.loc 1 1206 36 is_stmt 0 view .LVU691
 2590 0024 036A     		ldr	r3, [r0, #32]
 2591 0026 43EA0212 		orr	r2, r3, r2, lsl #4
 2592              	.LVL169:
1206:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2593              		.loc 1 1206 36 view .LVU692
 2594 002a 0262     		str	r2, [r0, #32]
1207:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_2 */
 2595              		.loc 1 1207 9 is_stmt 1 view .LVU693
 2596 002c 7047     		bx	lr
ARM GAS  /tmp/ccsChQDP.s 			page 68


 2597              	.LVL170:
 2598              	.L160:
1210:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2599              		.loc 1 1210 9 view .LVU694
1210:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2600              		.loc 1 1210 36 is_stmt 0 view .LVU695
 2601 002e 036A     		ldr	r3, [r0, #32]
 2602 0030 23F48063 		bic	r3, r3, #1024
 2603 0034 0362     		str	r3, [r0, #32]
1211:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2604              		.loc 1 1211 9 is_stmt 1 view .LVU696
1211:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2605              		.loc 1 1211 36 is_stmt 0 view .LVU697
 2606 0036 036A     		ldr	r3, [r0, #32]
 2607 0038 43EA0222 		orr	r2, r3, r2, lsl #8
 2608              	.LVL171:
1211:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2609              		.loc 1 1211 36 view .LVU698
 2610 003c 0262     		str	r2, [r0, #32]
1212:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     default:
 2611              		.loc 1 1212 9 is_stmt 1 view .LVU699
 2612              		.loc 1 1216 1 is_stmt 0 view .LVU700
 2613 003e E4E7     		b	.L158
 2614              		.cfi_endproc
 2615              	.LFE160:
 2617              		.section	.text.timer_channel_input_struct_para_init,"ax",%progbits
 2618              		.align	1
 2619              		.global	timer_channel_input_struct_para_init
 2620              		.syntax unified
 2621              		.thumb
 2622              		.thumb_func
 2623              		.fpu fpv4-sp-d16
 2625              	timer_channel_input_struct_para_init:
 2626              	.LVL172:
 2627              	.LFB161:
1217:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1218:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1219:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      initialize TIMER channel input parameter struct with a default value
1220:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  icpara: TIMER channel intput parameter struct
1221:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1222:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1223:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1224:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_channel_input_struct_para_init(timer_ic_parameter_struct* icpara)
1225:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 2628              		.loc 1 1225 1 is_stmt 1 view -0
 2629              		.cfi_startproc
 2630              		@ args = 0, pretend = 0, frame = 0
 2631              		@ frame_needed = 0, uses_anonymous_args = 0
 2632              		@ link register save eliminated.
1226:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* initialize the channel input parameter struct member with the default value */
1227:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     icpara->icpolarity  = TIMER_IC_POLARITY_RISING;
 2633              		.loc 1 1227 5 view .LVU702
 2634              		.loc 1 1227 25 is_stmt 0 view .LVU703
 2635 0000 0023     		movs	r3, #0
 2636 0002 0380     		strh	r3, [r0]	@ movhi
1228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     icpara->icselection = TIMER_IC_SELECTION_DIRECTTI;
 2637              		.loc 1 1228 5 is_stmt 1 view .LVU704
ARM GAS  /tmp/ccsChQDP.s 			page 69


 2638              		.loc 1 1228 25 is_stmt 0 view .LVU705
 2639 0004 0122     		movs	r2, #1
 2640 0006 4280     		strh	r2, [r0, #2]	@ movhi
1229:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     icpara->icprescaler = TIMER_IC_PSC_DIV1;
 2641              		.loc 1 1229 5 is_stmt 1 view .LVU706
 2642              		.loc 1 1229 25 is_stmt 0 view .LVU707
 2643 0008 8380     		strh	r3, [r0, #4]	@ movhi
1230:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     icpara->icfilter    = 0U;
 2644              		.loc 1 1230 5 is_stmt 1 view .LVU708
 2645              		.loc 1 1230 25 is_stmt 0 view .LVU709
 2646 000a C380     		strh	r3, [r0, #6]	@ movhi
1231:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 2647              		.loc 1 1231 1 view .LVU710
 2648 000c 7047     		bx	lr
 2649              		.cfi_endproc
 2650              	.LFE161:
 2652              		.section	.text.timer_channel_input_capture_prescaler_config,"ax",%progbits
 2653              		.align	1
 2654              		.global	timer_channel_input_capture_prescaler_config
 2655              		.syntax unified
 2656              		.thumb
 2657              		.thumb_func
 2658              		.fpu fpv4-sp-d16
 2660              	timer_channel_input_capture_prescaler_config:
 2661              	.LVL173:
 2662              	.LFB163:
1232:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1233:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1234:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER input capture parameter 
1235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
1236:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  channel:
1237:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1238:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
1239:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
1240:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
1241:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
1242:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  icpara: TIMER channel intput parameter struct
1243:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   icpolarity: TIMER_IC_POLARITY_RISING, TIMER_IC_POLARITY_FALLING,
1244:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                               TIMER_IC_POLARITY_BOTH_EDGE(only for TIMER8~TIMER13)
1245:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   icselection: TIMER_IC_SELECTION_DIRECTTI, TIMER_IC_SELECTION_INDIRECTTI,
1246:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                                TIMER_IC_SELECTION_ITS
1247:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   icprescaler: TIMER_IC_PSC_DIV1, TIMER_IC_PSC_DIV2, TIMER_IC_PSC_DIV4,
1248:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                                TIMER_IC_PSC_DIV8
1249:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   icfilter: 0~15
1250:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out]  none
1251:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval      none
1252:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1253:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_input_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_struct*
1254:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
1255:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     switch(channel){
1256:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_0 */
1257:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_0:
1258:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0EN bit */
1259:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1260:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1261:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0P and CH0NP bits */
1262:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
ARM GAS  /tmp/ccsChQDP.s 			page 70


1263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
1264:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0MS bit */
1265:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1266:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
1267:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0CAPFLT bit */
1268:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1269:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1270:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1271:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0EN bit */
1272:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1273:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
1274:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     
1275:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_1 */
1276:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_1:
1277:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1EN bit */
1278:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1279:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1280:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1P and CH1NP bits */
1281:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1282:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
1283:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1MS bit */
1284:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1285:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1286:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1CAPFLT bit */
1287:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1288:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1290:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1EN bit */
1291:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1292:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
1293:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_2 */
1294:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_2:
1295:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH2EN bit */
1296:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
1297:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1298:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH2P and CH2NP bits */
1299:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH2P | TIMER_CHCTL2_CH2NP));
1300:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
1301:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1302:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH2MS bit */
1303:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2MS);
1304:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
1305:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1306:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH2CAPFLT bit */
1307:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPFLT);
1308:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1309:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1310:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH2EN bit */
1311:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH2EN;
1312:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
1313:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_3 */
1314:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_3:
1315:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH3EN bit */
1316:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
1317:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1318:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH3P bits */
1319:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH3P));
ARM GAS  /tmp/ccsChQDP.s 			page 71


1320:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
1321:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1322:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH3MS bit */
1323:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3MS);
1324:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1325:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1326:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH3CAPFLT bit */
1327:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPFLT);
1328:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1329:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1330:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH3EN bit */
1331:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH3EN;
1332:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
1333:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     default:
1334:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
1335:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
1336:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER channel input capture prescaler value */
1337:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     timer_channel_input_capture_prescaler_config(timer_periph, channel, (uint16_t)(icpara->icpresca
1338:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
1339:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1340:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1341:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER channel input capture prescaler value
1342:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
1343:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  channel:
1344:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1345:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
1346:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
1347:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
1348:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
1349:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  prescaler: channel input capture prescaler value
1350:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
1351:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_IC_PSC_DIV1: no prescaler
1352:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_IC_PSC_DIV2: divided by 2
1353:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_IC_PSC_DIV4: divided by 4
1354:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_IC_PSC_DIV8: divided by 8
1355:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1356:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1357:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1358:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_channel_input_capture_prescaler_config(uint32_t timer_periph, uint16_t channel, uint16_t
1359:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 2663              		.loc 1 1359 1 is_stmt 1 view -0
 2664              		.cfi_startproc
 2665              		@ args = 0, pretend = 0, frame = 0
 2666              		@ frame_needed = 0, uses_anonymous_args = 0
 2667              		@ link register save eliminated.
1360:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     switch(channel){
 2668              		.loc 1 1360 5 view .LVU712
 2669 0000 0329     		cmp	r1, #3
 2670 0002 24D8     		bhi	.L164
 2671 0004 DFE801F0 		tbb	[pc, r1]
 2672              	.L167:
 2673 0008 02       		.byte	(.L170-.L167)/2
 2674 0009 0A       		.byte	(.L169-.L167)/2
 2675 000a 13       		.byte	(.L168-.L167)/2
 2676 000b 1B       		.byte	(.L166-.L167)/2
 2677              		.p2align 1
 2678              	.L170:
ARM GAS  /tmp/ccsChQDP.s 			page 72


1361:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_0 */
1362:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_0:
1363:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPPSC);
 2679              		.loc 1 1363 9 view .LVU713
 2680              		.loc 1 1363 36 is_stmt 0 view .LVU714
 2681 000c 8369     		ldr	r3, [r0, #24]
 2682 000e 23F00C03 		bic	r3, r3, #12
 2683 0012 8361     		str	r3, [r0, #24]
1364:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 2684              		.loc 1 1364 9 is_stmt 1 view .LVU715
 2685              		.loc 1 1364 36 is_stmt 0 view .LVU716
 2686 0014 8369     		ldr	r3, [r0, #24]
 2687 0016 1A43     		orrs	r2, r2, r3
 2688              	.LVL174:
 2689              		.loc 1 1364 36 view .LVU717
 2690 0018 8261     		str	r2, [r0, #24]
1365:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2691              		.loc 1 1365 9 is_stmt 1 view .LVU718
 2692 001a 7047     		bx	lr
 2693              	.LVL175:
 2694              	.L169:
1366:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_1 */
1367:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_1:
1368:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPPSC);
 2695              		.loc 1 1368 9 view .LVU719
 2696              		.loc 1 1368 36 is_stmt 0 view .LVU720
 2697 001c 8369     		ldr	r3, [r0, #24]
 2698 001e 23F44063 		bic	r3, r3, #3072
 2699 0022 8361     		str	r3, [r0, #24]
1369:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 2700              		.loc 1 1369 9 is_stmt 1 view .LVU721
 2701              		.loc 1 1369 36 is_stmt 0 view .LVU722
 2702 0024 8369     		ldr	r3, [r0, #24]
 2703 0026 43EA0222 		orr	r2, r3, r2, lsl #8
 2704              	.LVL176:
 2705              		.loc 1 1369 36 view .LVU723
 2706 002a 8261     		str	r2, [r0, #24]
1370:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2707              		.loc 1 1370 9 is_stmt 1 view .LVU724
 2708 002c 7047     		bx	lr
 2709              	.LVL177:
 2710              	.L168:
1371:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_2 */
1372:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_2:
1373:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPPSC);
 2711              		.loc 1 1373 9 view .LVU725
 2712              		.loc 1 1373 36 is_stmt 0 view .LVU726
 2713 002e C369     		ldr	r3, [r0, #28]
 2714 0030 23F00C03 		bic	r3, r3, #12
 2715 0034 C361     		str	r3, [r0, #28]
1374:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
 2716              		.loc 1 1374 9 is_stmt 1 view .LVU727
 2717              		.loc 1 1374 36 is_stmt 0 view .LVU728
 2718 0036 C369     		ldr	r3, [r0, #28]
 2719 0038 1A43     		orrs	r2, r2, r3
 2720              	.LVL178:
 2721              		.loc 1 1374 36 view .LVU729
ARM GAS  /tmp/ccsChQDP.s 			page 73


 2722 003a C261     		str	r2, [r0, #28]
1375:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2723              		.loc 1 1375 9 is_stmt 1 view .LVU730
 2724 003c 7047     		bx	lr
 2725              	.LVL179:
 2726              	.L166:
1376:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_3 */
1377:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_3:
1378:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPPSC);
 2727              		.loc 1 1378 9 view .LVU731
 2728              		.loc 1 1378 36 is_stmt 0 view .LVU732
 2729 003e C369     		ldr	r3, [r0, #28]
 2730 0040 23F44063 		bic	r3, r3, #3072
 2731 0044 C361     		str	r3, [r0, #28]
1379:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
 2732              		.loc 1 1379 9 is_stmt 1 view .LVU733
 2733              		.loc 1 1379 36 is_stmt 0 view .LVU734
 2734 0046 C369     		ldr	r3, [r0, #28]
 2735 0048 43EA0222 		orr	r2, r3, r2, lsl #8
 2736              	.LVL180:
 2737              		.loc 1 1379 36 view .LVU735
 2738 004c C261     		str	r2, [r0, #28]
1380:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2739              		.loc 1 1380 9 is_stmt 1 view .LVU736
 2740              	.L164:
1381:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     default:
1382:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
1383:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
1384:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 2741              		.loc 1 1384 1 is_stmt 0 view .LVU737
 2742 004e 7047     		bx	lr
 2743              		.cfi_endproc
 2744              	.LFE163:
 2746              		.section	.text.timer_input_capture_config,"ax",%progbits
 2747              		.align	1
 2748              		.global	timer_input_capture_config
 2749              		.syntax unified
 2750              		.thumb
 2751              		.thumb_func
 2752              		.fpu fpv4-sp-d16
 2754              	timer_input_capture_config:
 2755              	.LVL181:
 2756              	.LFB162:
1254:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     switch(channel){
 2757              		.loc 1 1254 1 is_stmt 1 view -0
 2758              		.cfi_startproc
 2759              		@ args = 0, pretend = 0, frame = 0
 2760              		@ frame_needed = 0, uses_anonymous_args = 0
1254:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     switch(channel){
 2761              		.loc 1 1254 1 is_stmt 0 view .LVU739
 2762 0000 10B5     		push	{r4, lr}
 2763              		.cfi_def_cfa_offset 8
 2764              		.cfi_offset 4, -8
 2765              		.cfi_offset 14, -4
1255:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_0 */
 2766              		.loc 1 1255 5 is_stmt 1 view .LVU740
 2767 0002 0329     		cmp	r1, #3
ARM GAS  /tmp/ccsChQDP.s 			page 74


 2768 0004 24D8     		bhi	.L172
 2769 0006 DFE801F0 		tbb	[pc, r1]
 2770              	.L174:
 2771 000a 02       		.byte	(.L177-.L174)/2
 2772 000b 27       		.byte	(.L176-.L174)/2
 2773 000c 4B       		.byte	(.L175-.L174)/2
 2774 000d 6F       		.byte	(.L173-.L174)/2
 2775              		.p2align 1
 2776              	.L177:
1259:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2777              		.loc 1 1259 9 view .LVU741
1259:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2778              		.loc 1 1259 36 is_stmt 0 view .LVU742
 2779 000e 036A     		ldr	r3, [r0, #32]
 2780 0010 23F00103 		bic	r3, r3, #1
 2781 0014 0362     		str	r3, [r0, #32]
1262:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2782              		.loc 1 1262 9 is_stmt 1 view .LVU743
1262:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2783              		.loc 1 1262 36 is_stmt 0 view .LVU744
 2784 0016 036A     		ldr	r3, [r0, #32]
 2785 0018 23F00A03 		bic	r3, r3, #10
 2786 001c 0362     		str	r3, [r0, #32]
1263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0MS bit */
 2787              		.loc 1 1263 9 is_stmt 1 view .LVU745
1263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0MS bit */
 2788              		.loc 1 1263 36 is_stmt 0 view .LVU746
 2789 001e 046A     		ldr	r4, [r0, #32]
1263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0MS bit */
 2790              		.loc 1 1263 39 view .LVU747
 2791 0020 1388     		ldrh	r3, [r2]
1263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0MS bit */
 2792              		.loc 1 1263 36 view .LVU748
 2793 0022 2343     		orrs	r3, r3, r4
 2794 0024 0362     		str	r3, [r0, #32]
1265:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2795              		.loc 1 1265 9 is_stmt 1 view .LVU749
1265:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2796              		.loc 1 1265 36 is_stmt 0 view .LVU750
 2797 0026 8369     		ldr	r3, [r0, #24]
 2798 0028 23F00303 		bic	r3, r3, #3
 2799 002c 8361     		str	r3, [r0, #24]
1266:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0CAPFLT bit */
 2800              		.loc 1 1266 9 is_stmt 1 view .LVU751
1266:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0CAPFLT bit */
 2801              		.loc 1 1266 36 is_stmt 0 view .LVU752
 2802 002e 8469     		ldr	r4, [r0, #24]
1266:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0CAPFLT bit */
 2803              		.loc 1 1266 39 view .LVU753
 2804 0030 5388     		ldrh	r3, [r2, #2]
1266:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0CAPFLT bit */
 2805              		.loc 1 1266 36 view .LVU754
 2806 0032 2343     		orrs	r3, r3, r4
 2807 0034 8361     		str	r3, [r0, #24]
1268:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2808              		.loc 1 1268 9 is_stmt 1 view .LVU755
1268:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
ARM GAS  /tmp/ccsChQDP.s 			page 75


 2809              		.loc 1 1268 36 is_stmt 0 view .LVU756
 2810 0036 8369     		ldr	r3, [r0, #24]
 2811 0038 23F0F003 		bic	r3, r3, #240
 2812 003c 8361     		str	r3, [r0, #24]
1269:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2813              		.loc 1 1269 9 is_stmt 1 view .LVU757
1269:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2814              		.loc 1 1269 36 is_stmt 0 view .LVU758
 2815 003e 8369     		ldr	r3, [r0, #24]
1269:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2816              		.loc 1 1269 50 view .LVU759
 2817 0040 D488     		ldrh	r4, [r2, #6]
1269:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2818              		.loc 1 1269 36 view .LVU760
 2819 0042 43EA0413 		orr	r3, r3, r4, lsl #4
 2820 0046 8361     		str	r3, [r0, #24]
1272:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2821              		.loc 1 1272 9 is_stmt 1 view .LVU761
1272:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2822              		.loc 1 1272 36 is_stmt 0 view .LVU762
 2823 0048 036A     		ldr	r3, [r0, #32]
 2824 004a 43F00103 		orr	r3, r3, #1
 2825 004e 0362     		str	r3, [r0, #32]
1273:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     
 2826              		.loc 1 1273 9 is_stmt 1 view .LVU763
 2827              	.L172:
1337:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 2828              		.loc 1 1337 5 view .LVU764
 2829 0050 9288     		ldrh	r2, [r2, #4]
 2830              	.LVL182:
1337:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 2831              		.loc 1 1337 5 is_stmt 0 view .LVU765
 2832 0052 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 2833              	.LVL183:
1338:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2834              		.loc 1 1338 1 view .LVU766
 2835 0056 10BD     		pop	{r4, pc}
 2836              	.LVL184:
 2837              	.L176:
1278:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2838              		.loc 1 1278 9 is_stmt 1 view .LVU767
1278:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2839              		.loc 1 1278 36 is_stmt 0 view .LVU768
 2840 0058 036A     		ldr	r3, [r0, #32]
 2841 005a 23F01003 		bic	r3, r3, #16
 2842 005e 0362     		str	r3, [r0, #32]
1281:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2843              		.loc 1 1281 9 is_stmt 1 view .LVU769
1281:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2844              		.loc 1 1281 36 is_stmt 0 view .LVU770
 2845 0060 036A     		ldr	r3, [r0, #32]
 2846 0062 23F0A003 		bic	r3, r3, #160
 2847 0066 0362     		str	r3, [r0, #32]
1282:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1MS bit */
 2848              		.loc 1 1282 9 is_stmt 1 view .LVU771
1282:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1MS bit */
 2849              		.loc 1 1282 36 is_stmt 0 view .LVU772
ARM GAS  /tmp/ccsChQDP.s 			page 76


 2850 0068 036A     		ldr	r3, [r0, #32]
1282:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1MS bit */
 2851              		.loc 1 1282 50 view .LVU773
 2852 006a 1488     		ldrh	r4, [r2]
1282:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1MS bit */
 2853              		.loc 1 1282 36 view .LVU774
 2854 006c 43EA0413 		orr	r3, r3, r4, lsl #4
 2855 0070 0362     		str	r3, [r0, #32]
1284:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2856              		.loc 1 1284 9 is_stmt 1 view .LVU775
1284:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2857              		.loc 1 1284 36 is_stmt 0 view .LVU776
 2858 0072 8369     		ldr	r3, [r0, #24]
 2859 0074 23F44073 		bic	r3, r3, #768
 2860 0078 8361     		str	r3, [r0, #24]
1285:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1CAPFLT bit */
 2861              		.loc 1 1285 9 is_stmt 1 view .LVU777
1285:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1CAPFLT bit */
 2862              		.loc 1 1285 36 is_stmt 0 view .LVU778
 2863 007a 8369     		ldr	r3, [r0, #24]
1285:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1CAPFLT bit */
 2864              		.loc 1 1285 50 view .LVU779
 2865 007c 5488     		ldrh	r4, [r2, #2]
1285:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1CAPFLT bit */
 2866              		.loc 1 1285 36 view .LVU780
 2867 007e 43EA0423 		orr	r3, r3, r4, lsl #8
 2868 0082 8361     		str	r3, [r0, #24]
1287:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2869              		.loc 1 1287 9 is_stmt 1 view .LVU781
1287:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2870              		.loc 1 1287 36 is_stmt 0 view .LVU782
 2871 0084 8369     		ldr	r3, [r0, #24]
 2872 0086 23F47043 		bic	r3, r3, #61440
 2873 008a 8361     		str	r3, [r0, #24]
1288:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2874              		.loc 1 1288 9 is_stmt 1 view .LVU783
1288:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2875              		.loc 1 1288 36 is_stmt 0 view .LVU784
 2876 008c 8369     		ldr	r3, [r0, #24]
1288:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2877              		.loc 1 1288 50 view .LVU785
 2878 008e D488     		ldrh	r4, [r2, #6]
1288:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2879              		.loc 1 1288 36 view .LVU786
 2880 0090 43EA0433 		orr	r3, r3, r4, lsl #12
 2881 0094 8361     		str	r3, [r0, #24]
1291:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2882              		.loc 1 1291 9 is_stmt 1 view .LVU787
1291:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2883              		.loc 1 1291 36 is_stmt 0 view .LVU788
 2884 0096 036A     		ldr	r3, [r0, #32]
 2885 0098 43F01003 		orr	r3, r3, #16
 2886 009c 0362     		str	r3, [r0, #32]
1292:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_2 */
 2887              		.loc 1 1292 9 is_stmt 1 view .LVU789
 2888 009e D7E7     		b	.L172
 2889              	.L175:
ARM GAS  /tmp/ccsChQDP.s 			page 77


1296:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2890              		.loc 1 1296 9 view .LVU790
1296:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2891              		.loc 1 1296 36 is_stmt 0 view .LVU791
 2892 00a0 036A     		ldr	r3, [r0, #32]
 2893 00a2 23F48073 		bic	r3, r3, #256
 2894 00a6 0362     		str	r3, [r0, #32]
1299:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2895              		.loc 1 1299 9 is_stmt 1 view .LVU792
1299:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2896              		.loc 1 1299 36 is_stmt 0 view .LVU793
 2897 00a8 036A     		ldr	r3, [r0, #32]
 2898 00aa 23F42063 		bic	r3, r3, #2560
 2899 00ae 0362     		str	r3, [r0, #32]
1300:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2900              		.loc 1 1300 9 is_stmt 1 view .LVU794
1300:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2901              		.loc 1 1300 36 is_stmt 0 view .LVU795
 2902 00b0 036A     		ldr	r3, [r0, #32]
1300:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2903              		.loc 1 1300 50 view .LVU796
 2904 00b2 1488     		ldrh	r4, [r2]
1300:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2905              		.loc 1 1300 36 view .LVU797
 2906 00b4 43EA0423 		orr	r3, r3, r4, lsl #8
 2907 00b8 0362     		str	r3, [r0, #32]
1303:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2908              		.loc 1 1303 9 is_stmt 1 view .LVU798
1303:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2909              		.loc 1 1303 36 is_stmt 0 view .LVU799
 2910 00ba C369     		ldr	r3, [r0, #28]
 2911 00bc 23F00303 		bic	r3, r3, #3
 2912 00c0 C361     		str	r3, [r0, #28]
1304:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2913              		.loc 1 1304 9 is_stmt 1 view .LVU800
1304:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2914              		.loc 1 1304 36 is_stmt 0 view .LVU801
 2915 00c2 C469     		ldr	r4, [r0, #28]
1304:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2916              		.loc 1 1304 39 view .LVU802
 2917 00c4 5388     		ldrh	r3, [r2, #2]
1304:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2918              		.loc 1 1304 36 view .LVU803
 2919 00c6 2343     		orrs	r3, r3, r4
 2920 00c8 C361     		str	r3, [r0, #28]
1307:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2921              		.loc 1 1307 9 is_stmt 1 view .LVU804
1307:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2922              		.loc 1 1307 36 is_stmt 0 view .LVU805
 2923 00ca C369     		ldr	r3, [r0, #28]
 2924 00cc 23F0F003 		bic	r3, r3, #240
 2925 00d0 C361     		str	r3, [r0, #28]
1308:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2926              		.loc 1 1308 9 is_stmt 1 view .LVU806
1308:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2927              		.loc 1 1308 36 is_stmt 0 view .LVU807
 2928 00d2 C369     		ldr	r3, [r0, #28]
ARM GAS  /tmp/ccsChQDP.s 			page 78


1308:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2929              		.loc 1 1308 50 view .LVU808
 2930 00d4 B2F806C0 		ldrh	ip, [r2, #6]
1308:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2931              		.loc 1 1308 36 view .LVU809
 2932 00d8 43EA0C13 		orr	r3, r3, ip, lsl #4
 2933 00dc C361     		str	r3, [r0, #28]
1311:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2934              		.loc 1 1311 9 is_stmt 1 view .LVU810
1311:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2935              		.loc 1 1311 36 is_stmt 0 view .LVU811
 2936 00de 036A     		ldr	r3, [r0, #32]
 2937 00e0 43F48073 		orr	r3, r3, #256
 2938 00e4 0362     		str	r3, [r0, #32]
1312:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER_CH_3 */
 2939              		.loc 1 1312 9 is_stmt 1 view .LVU812
 2940 00e6 B3E7     		b	.L172
 2941              	.L173:
1316:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2942              		.loc 1 1316 9 view .LVU813
1316:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2943              		.loc 1 1316 36 is_stmt 0 view .LVU814
 2944 00e8 036A     		ldr	r3, [r0, #32]
 2945 00ea 23F48053 		bic	r3, r3, #4096
 2946 00ee 0362     		str	r3, [r0, #32]
1319:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 2947              		.loc 1 1319 9 is_stmt 1 view .LVU815
1319:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 2948              		.loc 1 1319 36 is_stmt 0 view .LVU816
 2949 00f0 036A     		ldr	r3, [r0, #32]
 2950 00f2 23F40053 		bic	r3, r3, #8192
 2951 00f6 0362     		str	r3, [r0, #32]
1320:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2952              		.loc 1 1320 9 is_stmt 1 view .LVU817
1320:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2953              		.loc 1 1320 36 is_stmt 0 view .LVU818
 2954 00f8 036A     		ldr	r3, [r0, #32]
1320:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2955              		.loc 1 1320 50 view .LVU819
 2956 00fa B2F800C0 		ldrh	ip, [r2]
1320:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2957              		.loc 1 1320 36 view .LVU820
 2958 00fe 43EA0C33 		orr	r3, r3, ip, lsl #12
 2959 0102 0362     		str	r3, [r0, #32]
1323:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2960              		.loc 1 1323 9 is_stmt 1 view .LVU821
1323:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2961              		.loc 1 1323 36 is_stmt 0 view .LVU822
 2962 0104 C369     		ldr	r3, [r0, #28]
 2963 0106 23F44073 		bic	r3, r3, #768
 2964 010a C361     		str	r3, [r0, #28]
1324:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2965              		.loc 1 1324 9 is_stmt 1 view .LVU823
1324:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2966              		.loc 1 1324 36 is_stmt 0 view .LVU824
 2967 010c C369     		ldr	r3, [r0, #28]
1324:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
ARM GAS  /tmp/ccsChQDP.s 			page 79


 2968              		.loc 1 1324 50 view .LVU825
 2969 010e B2F802C0 		ldrh	ip, [r2, #2]
1324:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2970              		.loc 1 1324 36 view .LVU826
 2971 0112 43EA0C23 		orr	r3, r3, ip, lsl #8
 2972 0116 C361     		str	r3, [r0, #28]
1327:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2973              		.loc 1 1327 9 is_stmt 1 view .LVU827
1327:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2974              		.loc 1 1327 36 is_stmt 0 view .LVU828
 2975 0118 C369     		ldr	r3, [r0, #28]
 2976 011a 23F47043 		bic	r3, r3, #61440
 2977 011e C361     		str	r3, [r0, #28]
1328:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2978              		.loc 1 1328 9 is_stmt 1 view .LVU829
1328:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2979              		.loc 1 1328 36 is_stmt 0 view .LVU830
 2980 0120 C369     		ldr	r3, [r0, #28]
1328:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2981              		.loc 1 1328 50 view .LVU831
 2982 0122 B2F806C0 		ldrh	ip, [r2, #6]
1328:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 2983              		.loc 1 1328 36 view .LVU832
 2984 0126 43EA0C33 		orr	r3, r3, ip, lsl #12
 2985 012a C361     		str	r3, [r0, #28]
1331:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2986              		.loc 1 1331 9 is_stmt 1 view .LVU833
1331:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 2987              		.loc 1 1331 36 is_stmt 0 view .LVU834
 2988 012c 036A     		ldr	r3, [r0, #32]
 2989 012e 43F48053 		orr	r3, r3, #4096
 2990 0132 0362     		str	r3, [r0, #32]
1332:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     default:
 2991              		.loc 1 1332 9 is_stmt 1 view .LVU835
 2992 0134 8CE7     		b	.L172
 2993              		.cfi_endproc
 2994              	.LFE162:
 2996              		.section	.text.timer_channel_capture_value_register_read,"ax",%progbits
 2997              		.align	1
 2998              		.global	timer_channel_capture_value_register_read
 2999              		.syntax unified
 3000              		.thumb
 3001              		.thumb_func
 3002              		.fpu fpv4-sp-d16
 3004              	timer_channel_capture_value_register_read:
 3005              	.LVL185:
 3006              	.LFB164:
1385:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1386:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1387:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      read TIMER channel capture compare register value
1388:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
1389:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  channel:
1390:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1391:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4,7..13))
1392:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4,7,8,11))
1393:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4,7))
1394:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4,7))
ARM GAS  /tmp/ccsChQDP.s 			page 80


1395:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1396:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     channel capture compare register value
1397:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1398:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** uint32_t timer_channel_capture_value_register_read(uint32_t timer_periph, uint16_t channel)
1399:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 3007              		.loc 1 1399 1 view -0
 3008              		.cfi_startproc
 3009              		@ args = 0, pretend = 0, frame = 0
 3010              		@ frame_needed = 0, uses_anonymous_args = 0
 3011              		@ link register save eliminated.
1400:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     uint32_t count_value = 0U;
 3012              		.loc 1 1400 5 view .LVU837
1401:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1402:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     switch(channel){
 3013              		.loc 1 1402 5 view .LVU838
 3014 0000 0329     		cmp	r1, #3
 3015 0002 0BD8     		bhi	.L186
 3016 0004 DFE801F0 		tbb	[pc, r1]
 3017              	.L182:
 3018 0008 02       		.byte	(.L185-.L182)/2
 3019 0009 04       		.byte	(.L184-.L182)/2
 3020 000a 06       		.byte	(.L183-.L182)/2
 3021 000b 08       		.byte	(.L181-.L182)/2
 3022              		.p2align 1
 3023              	.L185:
1403:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_0:
1404:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* read TIMER channel 0 capture compare register value */
1405:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         count_value = TIMER_CH0CV(timer_periph);
 3024              		.loc 1 1405 9 view .LVU839
 3025              		.loc 1 1405 21 is_stmt 0 view .LVU840
 3026 000c 406B     		ldr	r0, [r0, #52]
 3027              	.LVL186:
1406:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 3028              		.loc 1 1406 9 is_stmt 1 view .LVU841
 3029 000e 7047     		bx	lr
 3030              	.LVL187:
 3031              	.L184:
1407:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_1:
1408:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* read TIMER channel 1 capture compare register value */
1409:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         count_value = TIMER_CH1CV(timer_periph);
 3032              		.loc 1 1409 9 view .LVU842
 3033              		.loc 1 1409 21 is_stmt 0 view .LVU843
 3034 0010 806B     		ldr	r0, [r0, #56]
 3035              	.LVL188:
1410:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 3036              		.loc 1 1410 9 is_stmt 1 view .LVU844
 3037 0012 7047     		bx	lr
 3038              	.LVL189:
 3039              	.L183:
1411:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_2:
1412:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* read TIMER channel 2 capture compare register value */
1413:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         count_value = TIMER_CH2CV(timer_periph);
 3040              		.loc 1 1413 9 view .LVU845
 3041              		.loc 1 1413 21 is_stmt 0 view .LVU846
 3042 0014 C06B     		ldr	r0, [r0, #60]
 3043              	.LVL190:
1414:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
ARM GAS  /tmp/ccsChQDP.s 			page 81


 3044              		.loc 1 1414 9 is_stmt 1 view .LVU847
 3045 0016 7047     		bx	lr
 3046              	.LVL191:
 3047              	.L181:
1415:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_3:
1416:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* read TIMER channel 3 capture compare register value */
1417:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         count_value = TIMER_CH3CV(timer_periph);
 3048              		.loc 1 1417 9 view .LVU848
 3049              		.loc 1 1417 21 is_stmt 0 view .LVU849
 3050 0018 006C     		ldr	r0, [r0, #64]
 3051              	.LVL192:
1418:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
 3052              		.loc 1 1418 9 is_stmt 1 view .LVU850
 3053 001a 7047     		bx	lr
 3054              	.LVL193:
 3055              	.L186:
1402:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     case TIMER_CH_0:
 3056              		.loc 1 1402 5 is_stmt 0 view .LVU851
 3057 001c 0020     		movs	r0, #0
 3058              	.LVL194:
1419:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     default:
1420:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         break;
1421:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
1422:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     return (count_value);
 3059              		.loc 1 1422 5 is_stmt 1 view .LVU852
1423:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 3060              		.loc 1 1423 1 is_stmt 0 view .LVU853
 3061 001e 7047     		bx	lr
 3062              		.cfi_endproc
 3063              	.LFE164:
 3065              		.section	.text.timer_input_pwm_capture_config,"ax",%progbits
 3066              		.align	1
 3067              		.global	timer_input_pwm_capture_config
 3068              		.syntax unified
 3069              		.thumb
 3070              		.thumb_func
 3071              		.fpu fpv4-sp-d16
 3073              	timer_input_pwm_capture_config:
 3074              	.LVL195:
 3075              	.LFB165:
1424:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1425:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1426:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER input pwm capture function 
1427:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1428:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  channel:
1429:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1430:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0
1431:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1
1432:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****      \param[in] icpwm: TIMER channel intput pwm parameter struct
1433:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   icpolarity: TIMER_IC_POLARITY_RISING, TIMER_IC_POLARITY_FALLING
1434:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   icselection: TIMER_IC_SELECTION_DIRECTTI, TIMER_IC_SELECTION_INDIRECTTI
1435:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   icprescaler: TIMER_IC_PSC_DIV1, TIMER_IC_PSC_DIV2, TIMER_IC_PSC_DIV4, 
1436:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                                TIMER_IC_PSC_DIV8
1437:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                   icfilter: 0~15
1438:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1439:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1440:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
ARM GAS  /tmp/ccsChQDP.s 			page 82


1441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_input_pwm_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_str
1442:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 3076              		.loc 1 1442 1 is_stmt 1 view -0
 3077              		.cfi_startproc
 3078              		@ args = 0, pretend = 0, frame = 0
 3079              		@ frame_needed = 0, uses_anonymous_args = 0
 3080              		.loc 1 1442 1 is_stmt 0 view .LVU855
 3081 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3082              		.cfi_def_cfa_offset 24
 3083              		.cfi_offset 3, -24
 3084              		.cfi_offset 4, -20
 3085              		.cfi_offset 5, -16
 3086              		.cfi_offset 6, -12
 3087              		.cfi_offset 7, -8
 3088              		.cfi_offset 14, -4
 3089 0002 0446     		mov	r4, r0
 3090 0004 1546     		mov	r5, r2
1443:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     uint16_t icpolarity  = 0x0U;
 3091              		.loc 1 1443 5 is_stmt 1 view .LVU856
 3092              	.LVL196:
1444:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     uint16_t icselection = 0x0U;
 3093              		.loc 1 1444 5 view .LVU857
1445:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1446:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* Set channel input polarity */
1447:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     if(TIMER_IC_POLARITY_RISING == icpwm->icpolarity){
 3094              		.loc 1 1447 5 view .LVU858
 3095              		.loc 1 1447 7 is_stmt 0 view .LVU859
 3096 0006 1388     		ldrh	r3, [r2]
1448:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
1449:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else{
1450:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         icpolarity = TIMER_IC_POLARITY_RISING;
 3097              		.loc 1 1450 20 view .LVU860
 3098 0008 002B     		cmp	r3, #0
 3099 000a 0CBF     		ite	eq
 3100 000c 0227     		moveq	r7, #2
 3101 000e 0027     		movne	r7, #0
 3102              	.LVL197:
1451:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
1452:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* Set channel input mode selection */
1453:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     if(TIMER_IC_SELECTION_DIRECTTI == icpwm->icselection){
 3103              		.loc 1 1453 5 is_stmt 1 view .LVU861
 3104              		.loc 1 1453 7 is_stmt 0 view .LVU862
 3105 0010 5388     		ldrh	r3, [r2, #2]
1454:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         icselection = TIMER_IC_SELECTION_INDIRECTTI;
1455:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else{
1456:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         icselection = TIMER_IC_SELECTION_DIRECTTI;
 3106              		.loc 1 1456 21 view .LVU863
 3107 0012 012B     		cmp	r3, #1
 3108 0014 0CBF     		ite	eq
 3109 0016 0226     		moveq	r6, #2
 3110 0018 0126     		movne	r6, #1
 3111              	.LVL198:
1457:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
1458:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1459:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     if(TIMER_CH_0 == channel){
 3112              		.loc 1 1459 5 is_stmt 1 view .LVU864
 3113              		.loc 1 1459 7 is_stmt 0 view .LVU865
ARM GAS  /tmp/ccsChQDP.s 			page 83


 3114 001a 0029     		cmp	r1, #0
 3115 001c 4AD1     		bne	.L190
1460:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0EN bit */
1461:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 3116              		.loc 1 1461 9 is_stmt 1 view .LVU866
 3117              		.loc 1 1461 36 is_stmt 0 view .LVU867
 3118 001e 036A     		ldr	r3, [r0, #32]
 3119 0020 23F00103 		bic	r3, r3, #1
 3120 0024 0362     		str	r3, [r0, #32]
1462:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0P and CH0NP bits */
1463:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 3121              		.loc 1 1463 9 is_stmt 1 view .LVU868
 3122              		.loc 1 1463 36 is_stmt 0 view .LVU869
 3123 0026 036A     		ldr	r3, [r0, #32]
 3124 0028 23F00A03 		bic	r3, r3, #10
 3125 002c 0362     		str	r3, [r0, #32]
1464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0P and CH0NP bits */
1465:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpwm->icpolarity);
 3126              		.loc 1 1465 9 is_stmt 1 view .LVU870
 3127              		.loc 1 1465 36 is_stmt 0 view .LVU871
 3128 002e 026A     		ldr	r2, [r0, #32]
 3129              	.LVL199:
 3130              		.loc 1 1465 39 view .LVU872
 3131 0030 2B88     		ldrh	r3, [r5]
 3132              		.loc 1 1465 36 view .LVU873
 3133 0032 1343     		orrs	r3, r3, r2
 3134 0034 0362     		str	r3, [r0, #32]
1466:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0MS bit */
1467:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 3135              		.loc 1 1467 9 is_stmt 1 view .LVU874
 3136              		.loc 1 1467 36 is_stmt 0 view .LVU875
 3137 0036 8369     		ldr	r3, [r0, #24]
 3138 0038 23F00303 		bic	r3, r3, #3
 3139 003c 8361     		str	r3, [r0, #24]
1468:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0MS bit */
1469:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpwm->icselection);
 3140              		.loc 1 1469 9 is_stmt 1 view .LVU876
 3141              		.loc 1 1469 36 is_stmt 0 view .LVU877
 3142 003e 8269     		ldr	r2, [r0, #24]
 3143              		.loc 1 1469 39 view .LVU878
 3144 0040 6B88     		ldrh	r3, [r5, #2]
 3145              		.loc 1 1469 36 view .LVU879
 3146 0042 1343     		orrs	r3, r3, r2
 3147 0044 8361     		str	r3, [r0, #24]
1470:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0CAPFLT bit */
1471:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 3148              		.loc 1 1471 9 is_stmt 1 view .LVU880
 3149              		.loc 1 1471 36 is_stmt 0 view .LVU881
 3150 0046 8369     		ldr	r3, [r0, #24]
 3151 0048 23F0F003 		bic	r3, r3, #240
 3152 004c 8361     		str	r3, [r0, #24]
1472:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0CAPFLT bit */
1473:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
 3153              		.loc 1 1473 9 is_stmt 1 view .LVU882
 3154              		.loc 1 1473 36 is_stmt 0 view .LVU883
 3155 004e 8369     		ldr	r3, [r0, #24]
 3156              		.loc 1 1473 40 view .LVU884
ARM GAS  /tmp/ccsChQDP.s 			page 84


 3157 0050 EA88     		ldrh	r2, [r5, #6]
 3158              		.loc 1 1473 36 view .LVU885
 3159 0052 43EA0213 		orr	r3, r3, r2, lsl #4
 3160 0056 8361     		str	r3, [r0, #24]
1474:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0EN bit */
1475:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 3161              		.loc 1 1475 9 is_stmt 1 view .LVU886
 3162              		.loc 1 1475 36 is_stmt 0 view .LVU887
 3163 0058 036A     		ldr	r3, [r0, #32]
 3164 005a 43F00103 		orr	r3, r3, #1
 3165 005e 0362     		str	r3, [r0, #32]
1476:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1477:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_0, (uint16_t)(icpwm->ic
 3166              		.loc 1 1477 9 is_stmt 1 view .LVU888
 3167 0060 AA88     		ldrh	r2, [r5, #4]
 3168 0062 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3169              	.LVL200:
1478:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1479:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1EN bit */
1480:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 3170              		.loc 1 1480 9 view .LVU889
 3171              		.loc 1 1480 36 is_stmt 0 view .LVU890
 3172 0066 236A     		ldr	r3, [r4, #32]
 3173 0068 23F01003 		bic	r3, r3, #16
 3174 006c 2362     		str	r3, [r4, #32]
1481:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1P and CH1NP bits */
1482:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 3175              		.loc 1 1482 9 is_stmt 1 view .LVU891
 3176              		.loc 1 1482 36 is_stmt 0 view .LVU892
 3177 006e 236A     		ldr	r3, [r4, #32]
 3178 0070 23F0A003 		bic	r3, r3, #160
 3179 0074 2362     		str	r3, [r4, #32]
1483:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1P and CH1NP bits */
1484:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpolarity<< 4U);
 3180              		.loc 1 1484 9 is_stmt 1 view .LVU893
 3181              		.loc 1 1484 36 is_stmt 0 view .LVU894
 3182 0076 236A     		ldr	r3, [r4, #32]
 3183 0078 43EA0717 		orr	r7, r3, r7, lsl #4
 3184              	.LVL201:
 3185              		.loc 1 1484 36 view .LVU895
 3186 007c 2762     		str	r7, [r4, #32]
1485:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1MS bit */
1486:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
 3187              		.loc 1 1486 9 is_stmt 1 view .LVU896
 3188              		.loc 1 1486 36 is_stmt 0 view .LVU897
 3189 007e A369     		ldr	r3, [r4, #24]
 3190 0080 23F44073 		bic	r3, r3, #768
 3191 0084 A361     		str	r3, [r4, #24]
1487:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1MS bit */
1488:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icselection << 8U);
 3192              		.loc 1 1488 9 is_stmt 1 view .LVU898
 3193              		.loc 1 1488 36 is_stmt 0 view .LVU899
 3194 0086 A369     		ldr	r3, [r4, #24]
 3195 0088 43EA0626 		orr	r6, r3, r6, lsl #8
 3196              	.LVL202:
 3197              		.loc 1 1488 36 view .LVU900
 3198 008c A661     		str	r6, [r4, #24]
ARM GAS  /tmp/ccsChQDP.s 			page 85


1489:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1CAPFLT bit */
1490:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 3199              		.loc 1 1490 9 is_stmt 1 view .LVU901
 3200              		.loc 1 1490 36 is_stmt 0 view .LVU902
 3201 008e A369     		ldr	r3, [r4, #24]
 3202 0090 23F47043 		bic	r3, r3, #61440
 3203 0094 A361     		str	r3, [r4, #24]
1491:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1CAPFLT bit */
1492:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
 3204              		.loc 1 1492 9 is_stmt 1 view .LVU903
 3205              		.loc 1 1492 36 is_stmt 0 view .LVU904
 3206 0096 A369     		ldr	r3, [r4, #24]
 3207              		.loc 1 1492 50 view .LVU905
 3208 0098 EA88     		ldrh	r2, [r5, #6]
 3209              		.loc 1 1492 36 view .LVU906
 3210 009a 43EA0233 		orr	r3, r3, r2, lsl #12
 3211 009e A361     		str	r3, [r4, #24]
1493:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1EN bit */
1494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
 3212              		.loc 1 1494 9 is_stmt 1 view .LVU907
 3213              		.loc 1 1494 36 is_stmt 0 view .LVU908
 3214 00a0 236A     		ldr	r3, [r4, #32]
 3215 00a2 43F01003 		orr	r3, r3, #16
 3216 00a6 2362     		str	r3, [r4, #32]
1495:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1496:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_1, (uint16_t)(icpwm->ic
 3217              		.loc 1 1496 9 is_stmt 1 view .LVU909
 3218 00a8 AA88     		ldrh	r2, [r5, #4]
 3219 00aa 0121     		movs	r1, #1
 3220 00ac 2046     		mov	r0, r4
 3221 00ae FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3222              	.LVL203:
 3223              	.L187:
1497:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else{
1498:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1EN bit */
1499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1500:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1P and CH1NP bits */
1501:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1502:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1P and CH1NP bits */
1503:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icpolarity) << 4U);
1504:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1MS bit */
1505:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1506:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1MS bit */
1507:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icselection) << 8U);
1508:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1CAPFLT bit */
1509:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1510:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1CAPFLT bit */
1511:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
1512:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1EN bit */
1513:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1514:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1515:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_1, (uint16_t)(icpwm->ic
1516:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1517:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0EN bit */
1518:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1519:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0P and CH0NP bits */
1520:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
ARM GAS  /tmp/ccsChQDP.s 			page 86


1521:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0P and CH0NP bits */
1522:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)icpolarity;
1523:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0MS bit */
1524:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1525:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0MS bit */
1526:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)icselection;
1527:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0CAPFLT bit */
1528:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1529:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0CAPFLT bit */
1530:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
1531:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0EN bit */
1532:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1533:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
1534:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_0, (uint16_t)(icpwm->ic
1535:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
1536:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 3224              		.loc 1 1536 1 is_stmt 0 view .LVU910
 3225 00b2 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3226              	.LVL204:
 3227              	.L190:
1499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1P and CH1NP bits */
 3228              		.loc 1 1499 9 is_stmt 1 view .LVU911
1499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1P and CH1NP bits */
 3229              		.loc 1 1499 36 is_stmt 0 view .LVU912
 3230 00b4 036A     		ldr	r3, [r0, #32]
 3231 00b6 23F01003 		bic	r3, r3, #16
 3232 00ba 0362     		str	r3, [r0, #32]
1501:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1P and CH1NP bits */
 3233              		.loc 1 1501 9 is_stmt 1 view .LVU913
1501:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1P and CH1NP bits */
 3234              		.loc 1 1501 36 is_stmt 0 view .LVU914
 3235 00bc 036A     		ldr	r3, [r0, #32]
 3236 00be 23F0A003 		bic	r3, r3, #160
 3237 00c2 0362     		str	r3, [r0, #32]
1503:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1MS bit */
 3238              		.loc 1 1503 9 is_stmt 1 view .LVU915
1503:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1MS bit */
 3239              		.loc 1 1503 36 is_stmt 0 view .LVU916
 3240 00c4 036A     		ldr	r3, [r0, #32]
1503:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1MS bit */
 3241              		.loc 1 1503 50 view .LVU917
 3242 00c6 1288     		ldrh	r2, [r2]
 3243              	.LVL205:
1503:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1MS bit */
 3244              		.loc 1 1503 36 view .LVU918
 3245 00c8 43EA0213 		orr	r3, r3, r2, lsl #4
 3246 00cc 0362     		str	r3, [r0, #32]
1505:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1MS bit */
 3247              		.loc 1 1505 9 is_stmt 1 view .LVU919
1505:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1MS bit */
 3248              		.loc 1 1505 36 is_stmt 0 view .LVU920
 3249 00ce 8369     		ldr	r3, [r0, #24]
 3250 00d0 23F44073 		bic	r3, r3, #768
 3251 00d4 8361     		str	r3, [r0, #24]
1507:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1CAPFLT bit */
 3252              		.loc 1 1507 9 is_stmt 1 view .LVU921
1507:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1CAPFLT bit */
ARM GAS  /tmp/ccsChQDP.s 			page 87


 3253              		.loc 1 1507 36 is_stmt 0 view .LVU922
 3254 00d6 8369     		ldr	r3, [r0, #24]
1507:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1CAPFLT bit */
 3255              		.loc 1 1507 50 view .LVU923
 3256 00d8 6A88     		ldrh	r2, [r5, #2]
1507:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1CAPFLT bit */
 3257              		.loc 1 1507 36 view .LVU924
 3258 00da 43EA0223 		orr	r3, r3, r2, lsl #8
 3259 00de 8361     		str	r3, [r0, #24]
1509:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1CAPFLT bit */
 3260              		.loc 1 1509 9 is_stmt 1 view .LVU925
1509:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1CAPFLT bit */
 3261              		.loc 1 1509 36 is_stmt 0 view .LVU926
 3262 00e0 8369     		ldr	r3, [r0, #24]
 3263 00e2 23F47043 		bic	r3, r3, #61440
 3264 00e6 8361     		str	r3, [r0, #24]
1511:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1EN bit */
 3265              		.loc 1 1511 9 is_stmt 1 view .LVU927
1511:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1EN bit */
 3266              		.loc 1 1511 36 is_stmt 0 view .LVU928
 3267 00e8 8369     		ldr	r3, [r0, #24]
1511:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1EN bit */
 3268              		.loc 1 1511 50 view .LVU929
 3269 00ea EA88     		ldrh	r2, [r5, #6]
1511:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1EN bit */
 3270              		.loc 1 1511 36 view .LVU930
 3271 00ec 43EA0233 		orr	r3, r3, r2, lsl #12
 3272 00f0 8361     		str	r3, [r0, #24]
1513:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3273              		.loc 1 1513 9 is_stmt 1 view .LVU931
1513:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3274              		.loc 1 1513 36 is_stmt 0 view .LVU932
 3275 00f2 036A     		ldr	r3, [r0, #32]
 3276 00f4 43F01003 		orr	r3, r3, #16
 3277 00f8 0362     		str	r3, [r0, #32]
1515:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 3278              		.loc 1 1515 9 is_stmt 1 view .LVU933
 3279 00fa AA88     		ldrh	r2, [r5, #4]
 3280 00fc 0121     		movs	r1, #1
 3281              	.LVL206:
1515:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
 3282              		.loc 1 1515 9 is_stmt 0 view .LVU934
 3283 00fe FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3284              	.LVL207:
1518:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0P and CH0NP bits */
 3285              		.loc 1 1518 9 is_stmt 1 view .LVU935
1518:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0P and CH0NP bits */
 3286              		.loc 1 1518 36 is_stmt 0 view .LVU936
 3287 0102 236A     		ldr	r3, [r4, #32]
 3288 0104 23F00103 		bic	r3, r3, #1
 3289 0108 2362     		str	r3, [r4, #32]
1520:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0P and CH0NP bits */
 3290              		.loc 1 1520 9 is_stmt 1 view .LVU937
1520:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0P and CH0NP bits */
 3291              		.loc 1 1520 36 is_stmt 0 view .LVU938
 3292 010a 236A     		ldr	r3, [r4, #32]
 3293 010c 23F00A03 		bic	r3, r3, #10
ARM GAS  /tmp/ccsChQDP.s 			page 88


 3294 0110 2362     		str	r3, [r4, #32]
1522:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0MS bit */
 3295              		.loc 1 1522 9 is_stmt 1 view .LVU939
1522:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0MS bit */
 3296              		.loc 1 1522 36 is_stmt 0 view .LVU940
 3297 0112 236A     		ldr	r3, [r4, #32]
 3298 0114 1F43     		orrs	r7, r7, r3
 3299              	.LVL208:
1522:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0MS bit */
 3300              		.loc 1 1522 36 view .LVU941
 3301 0116 2762     		str	r7, [r4, #32]
1524:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0MS bit */
 3302              		.loc 1 1524 9 is_stmt 1 view .LVU942
1524:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0MS bit */
 3303              		.loc 1 1524 36 is_stmt 0 view .LVU943
 3304 0118 A369     		ldr	r3, [r4, #24]
 3305 011a 23F00303 		bic	r3, r3, #3
 3306 011e A361     		str	r3, [r4, #24]
1526:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0CAPFLT bit */
 3307              		.loc 1 1526 9 is_stmt 1 view .LVU944
1526:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0CAPFLT bit */
 3308              		.loc 1 1526 36 is_stmt 0 view .LVU945
 3309 0120 A369     		ldr	r3, [r4, #24]
 3310 0122 1E43     		orrs	r6, r6, r3
 3311              	.LVL209:
1526:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0CAPFLT bit */
 3312              		.loc 1 1526 36 view .LVU946
 3313 0124 A661     		str	r6, [r4, #24]
1528:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0CAPFLT bit */
 3314              		.loc 1 1528 9 is_stmt 1 view .LVU947
1528:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0CAPFLT bit */
 3315              		.loc 1 1528 36 is_stmt 0 view .LVU948
 3316 0126 A369     		ldr	r3, [r4, #24]
 3317 0128 23F0F003 		bic	r3, r3, #240
 3318 012c A361     		str	r3, [r4, #24]
1530:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0EN bit */
 3319              		.loc 1 1530 9 is_stmt 1 view .LVU949
1530:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0EN bit */
 3320              		.loc 1 1530 36 is_stmt 0 view .LVU950
 3321 012e A369     		ldr	r3, [r4, #24]
1530:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0EN bit */
 3322              		.loc 1 1530 40 view .LVU951
 3323 0130 EA88     		ldrh	r2, [r5, #6]
1530:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0EN bit */
 3324              		.loc 1 1530 36 view .LVU952
 3325 0132 43EA0213 		orr	r3, r3, r2, lsl #4
 3326 0136 A361     		str	r3, [r4, #24]
1532:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3327              		.loc 1 1532 9 is_stmt 1 view .LVU953
1532:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* configure TIMER channel input capture prescaler value */
 3328              		.loc 1 1532 36 is_stmt 0 view .LVU954
 3329 0138 236A     		ldr	r3, [r4, #32]
 3330 013a 43F00103 		orr	r3, r3, #1
 3331 013e 2362     		str	r3, [r4, #32]
1534:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
 3332              		.loc 1 1534 9 is_stmt 1 view .LVU955
 3333 0140 AA88     		ldrh	r2, [r5, #4]
ARM GAS  /tmp/ccsChQDP.s 			page 89


 3334 0142 0021     		movs	r1, #0
 3335 0144 2046     		mov	r0, r4
 3336 0146 FFF7FEFF 		bl	timer_channel_input_capture_prescaler_config
 3337              	.LVL210:
 3338              		.loc 1 1536 1 is_stmt 0 view .LVU956
 3339 014a B2E7     		b	.L187
 3340              		.cfi_endproc
 3341              	.LFE165:
 3343              		.section	.text.timer_hall_mode_config,"ax",%progbits
 3344              		.align	1
 3345              		.global	timer_hall_mode_config
 3346              		.syntax unified
 3347              		.thumb
 3348              		.thumb_func
 3349              		.fpu fpv4-sp-d16
 3351              	timer_hall_mode_config:
 3352              	.LVL211:
 3353              	.LFB166:
1537:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1538:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1539:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER hall sensor mode
1540:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1541:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  hallmode:
1542:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1543:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_HALLINTERFACE_ENABLE: TIMER hall sensor mode enable
1544:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_HALLINTERFACE_DISABLE: TIMER hall sensor mode disable
1545:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1546:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1547:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1548:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_hall_mode_config(uint32_t timer_periph, uint32_t hallmode)    
1549:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 3354              		.loc 1 1549 1 is_stmt 1 view -0
 3355              		.cfi_startproc
 3356              		@ args = 0, pretend = 0, frame = 0
 3357              		@ frame_needed = 0, uses_anonymous_args = 0
 3358              		@ link register save eliminated.
1550:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     if(TIMER_HALLINTERFACE_ENABLE == hallmode){
 3359              		.loc 1 1550 5 view .LVU958
 3360              		.loc 1 1550 7 is_stmt 0 view .LVU959
 3361 0000 8029     		cmp	r1, #128
 3362 0002 05D0     		beq	.L198
1551:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_TI0S;
1552:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
 3363              		.loc 1 1552 11 is_stmt 1 view .LVU960
 3364              		.loc 1 1552 13 is_stmt 0 view .LVU961
 3365 0004 19B9     		cbnz	r1, .L195
1553:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 3366              		.loc 1 1553 9 is_stmt 1 view .LVU962
 3367              		.loc 1 1553 34 is_stmt 0 view .LVU963
 3368 0006 4368     		ldr	r3, [r0, #4]
 3369 0008 23F08003 		bic	r3, r3, #128
 3370 000c 4360     		str	r3, [r0, #4]
1554:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else{
1555:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* illegal parameters */        
1556:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
 3371              		.loc 1 1556 5 is_stmt 1 view .LVU964
 3372              	.L195:
ARM GAS  /tmp/ccsChQDP.s 			page 90


1557:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 3373              		.loc 1 1557 1 is_stmt 0 view .LVU965
 3374 000e 7047     		bx	lr
 3375              	.L198:
1551:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
 3376              		.loc 1 1551 9 is_stmt 1 view .LVU966
1551:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
 3377              		.loc 1 1551 34 is_stmt 0 view .LVU967
 3378 0010 4368     		ldr	r3, [r0, #4]
 3379 0012 43F08003 		orr	r3, r3, #128
 3380 0016 4360     		str	r3, [r0, #4]
 3381 0018 7047     		bx	lr
 3382              		.cfi_endproc
 3383              	.LFE166:
 3385              		.section	.text.timer_input_trigger_source_select,"ax",%progbits
 3386              		.align	1
 3387              		.global	timer_input_trigger_source_select
 3388              		.syntax unified
 3389              		.thumb
 3390              		.thumb_func
 3391              		.fpu fpv4-sp-d16
 3393              	timer_input_trigger_source_select:
 3394              	.LVL212:
 3395              	.LFB167:
1558:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1559:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1560:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      select TIMER input trigger source 
1561:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1562:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  intrigger:
1563:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1564:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0(TIMERx(x=0..4,7,8,11))
1565:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1(TIMERx(x=0..4,7,8,11))
1566:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2(TIMERx(x=0..4,7,8,11))
1567:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3(TIMERx(x=0..4,7,8,11))
1568:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector(TIMERx(x=0..4,7,8,11))
1569:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0(TIMERx(x=0..4,7,8,11))
1570:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1(TIMERx(x=0..4,7,8,11))
1571:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ETIFP: filtered external trigger input(TIMERx(x=0..4,7))
1572:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1573:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1574:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1575:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_input_trigger_source_select(uint32_t timer_periph, uint32_t intrigger)
1576:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 3396              		.loc 1 1576 1 is_stmt 1 view -0
 3397              		.cfi_startproc
 3398              		@ args = 0, pretend = 0, frame = 0
 3399              		@ frame_needed = 0, uses_anonymous_args = 0
 3400              		@ link register save eliminated.
1577:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_TRGS);
 3401              		.loc 1 1577 5 view .LVU969
 3402              		.loc 1 1577 31 is_stmt 0 view .LVU970
 3403 0000 8268     		ldr	r2, [r0, #8]
 3404 0002 22F07002 		bic	r2, r2, #112
 3405 0006 8260     		str	r2, [r0, #8]
1578:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3406              		.loc 1 1578 5 is_stmt 1 view .LVU971
 3407              		.loc 1 1578 31 is_stmt 0 view .LVU972
ARM GAS  /tmp/ccsChQDP.s 			page 91


 3408 0008 8368     		ldr	r3, [r0, #8]
 3409 000a 0B43     		orrs	r3, r3, r1
 3410 000c 8360     		str	r3, [r0, #8]
1579:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 3411              		.loc 1 1579 1 view .LVU973
 3412 000e 7047     		bx	lr
 3413              		.cfi_endproc
 3414              	.LFE167:
 3416              		.section	.text.timer_master_output_trigger_source_select,"ax",%progbits
 3417              		.align	1
 3418              		.global	timer_master_output_trigger_source_select
 3419              		.syntax unified
 3420              		.thumb
 3421              		.thumb_func
 3422              		.fpu fpv4-sp-d16
 3424              	timer_master_output_trigger_source_select:
 3425              	.LVL213:
 3426              	.LFB168:
1580:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1581:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1582:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      select TIMER master mode output trigger source 
1583:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..7)
1584:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  outrigger:
1585:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1586:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_RESET: the UPG bit as trigger output(TIMERx(x=0..7))
1587:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_ENABLE: the counter enable signal TIMER_CTL0_CEN as trigger out
1588:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_UPDATE: update event as trigger output(TIMERx(x=0..7))
1589:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_CH0: a capture or a compare match occurred in channel 0 as trig
1590:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O0CPRE: O0CPRE as trigger output(TIMERx(x=0..4,7))
1591:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O1CPRE: O1CPRE as trigger output(TIMERx(x=0..4,7))
1592:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O2CPRE: O2CPRE as trigger output(TIMERx(x=0..4,7))
1593:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O3CPRE: O3CPRE as trigger output(TIMERx(x=0..4,7))
1594:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1595:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1596:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1597:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_master_output_trigger_source_select(uint32_t timer_periph, uint32_t outrigger)
1598:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 3427              		.loc 1 1598 1 is_stmt 1 view -0
 3428              		.cfi_startproc
 3429              		@ args = 0, pretend = 0, frame = 0
 3430              		@ frame_needed = 0, uses_anonymous_args = 0
 3431              		@ link register save eliminated.
1599:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_MMC);
 3432              		.loc 1 1599 5 view .LVU975
 3433              		.loc 1 1599 30 is_stmt 0 view .LVU976
 3434 0000 4268     		ldr	r2, [r0, #4]
 3435 0002 22F07002 		bic	r2, r2, #112
 3436 0006 4260     		str	r2, [r0, #4]
1600:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CTL1(timer_periph) |= (uint32_t)outrigger;
 3437              		.loc 1 1600 5 is_stmt 1 view .LVU977
 3438              		.loc 1 1600 30 is_stmt 0 view .LVU978
 3439 0008 4368     		ldr	r3, [r0, #4]
 3440 000a 0B43     		orrs	r3, r3, r1
 3441 000c 4360     		str	r3, [r0, #4]
1601:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 3442              		.loc 1 1601 1 view .LVU979
 3443 000e 7047     		bx	lr
ARM GAS  /tmp/ccsChQDP.s 			page 92


 3444              		.cfi_endproc
 3445              	.LFE168:
 3447              		.section	.text.timer_slave_mode_select,"ax",%progbits
 3448              		.align	1
 3449              		.global	timer_slave_mode_select
 3450              		.syntax unified
 3451              		.thumb
 3452              		.thumb_func
 3453              		.fpu fpv4-sp-d16
 3455              	timer_slave_mode_select:
 3456              	.LVL214:
 3457              	.LFB169:
1602:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1603:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1604:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      select TIMER slave mode 
1605:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1606:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  slavemode:
1607:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1608:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SLAVE_MODE_DISABLE: slave mode disable
1609:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_ENCODER_MODE0: encoder mode 0
1610:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_ENCODER_MODE1: encoder mode 1
1611:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_ENCODER_MODE2: encoder mode 2
1612:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SLAVE_MODE_RESTART: restart mode
1613:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SLAVE_MODE_PAUSE: pause mode
1614:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SLAVE_MODE_EVENT: event mode
1615:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SLAVE_MODE_EXTERNAL0: external clock mode 0
1616:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1617:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1618:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1619:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1620:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_slave_mode_select(uint32_t timer_periph, uint32_t slavemode)
1621:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 3458              		.loc 1 1621 1 is_stmt 1 view -0
 3459              		.cfi_startproc
 3460              		@ args = 0, pretend = 0, frame = 0
 3461              		@ frame_needed = 0, uses_anonymous_args = 0
 3462              		@ link register save eliminated.
1622:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3463              		.loc 1 1622 5 view .LVU981
 3464              		.loc 1 1622 31 is_stmt 0 view .LVU982
 3465 0000 8268     		ldr	r2, [r0, #8]
 3466 0002 22F00702 		bic	r2, r2, #7
 3467 0006 8260     		str	r2, [r0, #8]
1623:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)slavemode;
 3468              		.loc 1 1623 5 is_stmt 1 view .LVU983
 3469              		.loc 1 1623 31 is_stmt 0 view .LVU984
 3470 0008 8368     		ldr	r3, [r0, #8]
 3471 000a 0B43     		orrs	r3, r3, r1
 3472 000c 8360     		str	r3, [r0, #8]
1624:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 3473              		.loc 1 1624 1 view .LVU985
 3474 000e 7047     		bx	lr
 3475              		.cfi_endproc
 3476              	.LFE169:
 3478              		.section	.text.timer_master_slave_mode_config,"ax",%progbits
 3479              		.align	1
 3480              		.global	timer_master_slave_mode_config
ARM GAS  /tmp/ccsChQDP.s 			page 93


 3481              		.syntax unified
 3482              		.thumb
 3483              		.thumb_func
 3484              		.fpu fpv4-sp-d16
 3486              	timer_master_slave_mode_config:
 3487              	.LVL215:
 3488              	.LFB170:
1625:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1626:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1627:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER master slave mode 
1628:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1629:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  masterslave:
1630:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1631:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_ENABLE: master slave mode enable
1632:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_DISABLE: master slave mode disable
1633:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1634:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1635:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */ 
1636:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_master_slave_mode_config(uint32_t timer_periph, uint32_t masterslave)
1637:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 3489              		.loc 1 1637 1 is_stmt 1 view -0
 3490              		.cfi_startproc
 3491              		@ args = 0, pretend = 0, frame = 0
 3492              		@ frame_needed = 0, uses_anonymous_args = 0
 3493              		@ link register save eliminated.
1638:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     if(TIMER_MASTER_SLAVE_MODE_ENABLE == masterslave){
 3494              		.loc 1 1638 5 view .LVU987
 3495              		.loc 1 1638 7 is_stmt 0 view .LVU988
 3496 0000 8029     		cmp	r1, #128
 3497 0002 05D0     		beq	.L205
1639:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_MSM;
1640:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
 3498              		.loc 1 1640 11 is_stmt 1 view .LVU989
 3499              		.loc 1 1640 13 is_stmt 0 view .LVU990
 3500 0004 19B9     		cbnz	r1, .L202
1641:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 3501              		.loc 1 1641 9 is_stmt 1 view .LVU991
 3502              		.loc 1 1641 35 is_stmt 0 view .LVU992
 3503 0006 8368     		ldr	r3, [r0, #8]
 3504 0008 23F08003 		bic	r3, r3, #128
 3505 000c 8360     		str	r3, [r0, #8]
1642:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else{
1643:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* illegal parameters */        
1644:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
 3506              		.loc 1 1644 5 is_stmt 1 view .LVU993
 3507              	.L202:
1645:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 3508              		.loc 1 1645 1 is_stmt 0 view .LVU994
 3509 000e 7047     		bx	lr
 3510              	.L205:
1639:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
 3511              		.loc 1 1639 9 is_stmt 1 view .LVU995
1639:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
 3512              		.loc 1 1639 35 is_stmt 0 view .LVU996
 3513 0010 8368     		ldr	r3, [r0, #8]
 3514 0012 43F08003 		orr	r3, r3, #128
 3515 0016 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/ccsChQDP.s 			page 94


 3516 0018 7047     		bx	lr
 3517              		.cfi_endproc
 3518              	.LFE170:
 3520              		.section	.text.timer_external_trigger_config,"ax",%progbits
 3521              		.align	1
 3522              		.global	timer_external_trigger_config
 3523              		.syntax unified
 3524              		.thumb
 3525              		.thumb_func
 3526              		.fpu fpv4-sp-d16
 3528              	timer_external_trigger_config:
 3529              	.LVL216:
 3530              	.LFB171:
1646:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1647:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1648:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER external trigger input
1649:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1650:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  extprescaler:
1651:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1652:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1653:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1654:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1655:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1656:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  extpolarity:
1657:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1658:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1659:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1660:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1661:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1662:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1663:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1664:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_external_trigger_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t extpolari
1665:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 3531              		.loc 1 1665 1 is_stmt 1 view -0
 3532              		.cfi_startproc
 3533              		@ args = 0, pretend = 0, frame = 0
 3534              		@ frame_needed = 0, uses_anonymous_args = 0
 3535              		@ link register save eliminated.
 3536              		.loc 1 1665 1 is_stmt 0 view .LVU998
 3537 0000 10B4     		push	{r4}
 3538              		.cfi_def_cfa_offset 4
 3539              		.cfi_offset 4, -4
1666:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_ETP | TIMER_SMCFG_ETPSC | TIMER_SMCFG_ETF
 3540              		.loc 1 1666 5 is_stmt 1 view .LVU999
 3541              		.loc 1 1666 31 is_stmt 0 view .LVU1000
 3542 0002 8468     		ldr	r4, [r0, #8]
 3543 0004 24F43F44 		bic	r4, r4, #48896
 3544 0008 8460     		str	r4, [r0, #8]
1667:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3545              		.loc 1 1667 5 is_stmt 1 view .LVU1001
 3546              		.loc 1 1667 31 is_stmt 0 view .LVU1002
 3547 000a 8468     		ldr	r4, [r0, #8]
 3548              		.loc 1 1667 58 view .LVU1003
 3549 000c 1143     		orrs	r1, r1, r2
 3550              	.LVL217:
 3551              		.loc 1 1667 31 view .LVU1004
 3552 000e 2143     		orrs	r1, r1, r4
ARM GAS  /tmp/ccsChQDP.s 			page 95


 3553 0010 8160     		str	r1, [r0, #8]
1668:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3554              		.loc 1 1668 5 is_stmt 1 view .LVU1005
 3555              		.loc 1 1668 31 is_stmt 0 view .LVU1006
 3556 0012 8268     		ldr	r2, [r0, #8]
 3557              	.LVL218:
 3558              		.loc 1 1668 31 view .LVU1007
 3559 0014 42EA0322 		orr	r2, r2, r3, lsl #8
 3560 0018 8260     		str	r2, [r0, #8]
1669:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 3561              		.loc 1 1669 1 view .LVU1008
 3562 001a 5DF8044B 		ldr	r4, [sp], #4
 3563              		.cfi_restore 4
 3564              		.cfi_def_cfa_offset 0
 3565 001e 7047     		bx	lr
 3566              		.cfi_endproc
 3567              	.LFE171:
 3569              		.section	.text.timer_quadrature_decoder_mode_config,"ax",%progbits
 3570              		.align	1
 3571              		.global	timer_quadrature_decoder_mode_config
 3572              		.syntax unified
 3573              		.thumb
 3574              		.thumb_func
 3575              		.fpu fpv4-sp-d16
 3577              	timer_quadrature_decoder_mode_config:
 3578              	.LVL219:
 3579              	.LFB172:
1670:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1671:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1672:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER quadrature decoder mode
1673:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1674:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  decomode:
1675:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1676:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_ENCODER_MODE0: counter counts on CI0FE0 edge depending on CI1FE1 level
1677:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_ENCODER_MODE1: counter counts on CI1FE1 edge depending on CI0FE0 level
1678:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_ENCODER_MODE2: counter counts on both CI0FE0 and CI1FE1 edges depending on 
1679:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  ic0polarity:
1680:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1681:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1682:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1683:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  ic1polarity:
1684:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1685:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1686:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1687:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1688:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1689:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1690:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_quadrature_decoder_mode_config(uint32_t timer_periph, uint32_t decomode, uint16_t ic0pol
1691:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 3580              		.loc 1 1691 1 is_stmt 1 view -0
 3581              		.cfi_startproc
 3582              		@ args = 0, pretend = 0, frame = 0
 3583              		@ frame_needed = 0, uses_anonymous_args = 0
 3584              		@ link register save eliminated.
 3585              		.loc 1 1691 1 is_stmt 0 view .LVU1010
 3586 0000 30B4     		push	{r4, r5}
 3587              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccsChQDP.s 			page 96


 3588              		.cfi_offset 4, -8
 3589              		.cfi_offset 5, -4
1692:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure the quadrature decoder mode */
1693:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3590              		.loc 1 1693 5 is_stmt 1 view .LVU1011
 3591              		.loc 1 1693 31 is_stmt 0 view .LVU1012
 3592 0002 8568     		ldr	r5, [r0, #8]
 3593 0004 25F00705 		bic	r5, r5, #7
 3594 0008 8560     		str	r5, [r0, #8]
1694:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 3595              		.loc 1 1694 5 is_stmt 1 view .LVU1013
 3596              		.loc 1 1694 31 is_stmt 0 view .LVU1014
 3597 000a 8468     		ldr	r4, [r0, #8]
 3598 000c 0C43     		orrs	r4, r4, r1
 3599 000e 8460     		str	r4, [r0, #8]
1695:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure input capture selection */
1696:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CHCTL0(timer_periph) &= (uint32_t)(((~(uint32_t)TIMER_CHCTL0_CH0MS)) & ((~(uint32_t)TIMER
 3600              		.loc 1 1696 5 is_stmt 1 view .LVU1015
 3601              		.loc 1 1696 32 is_stmt 0 view .LVU1016
 3602 0010 8169     		ldr	r1, [r0, #24]
 3603              	.LVL220:
 3604              		.loc 1 1696 32 view .LVU1017
 3605 0012 21F44071 		bic	r1, r1, #768
 3606 0016 21F00301 		bic	r1, r1, #3
 3607 001a 8161     		str	r1, [r0, #24]
1697:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI | ((uint32_t)TIMER_IC_SELE
 3608              		.loc 1 1697 5 is_stmt 1 view .LVU1018
 3609              		.loc 1 1697 32 is_stmt 0 view .LVU1019
 3610 001c 8169     		ldr	r1, [r0, #24]
 3611 001e 41F48071 		orr	r1, r1, #256
 3612 0022 41F00101 		orr	r1, r1, #1
 3613 0026 8161     		str	r1, [r0, #24]
1698:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure channel input capture polarity */
1699:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 3614              		.loc 1 1699 5 is_stmt 1 view .LVU1020
 3615              		.loc 1 1699 32 is_stmt 0 view .LVU1021
 3616 0028 016A     		ldr	r1, [r0, #32]
 3617 002a 21F00A01 		bic	r1, r1, #10
 3618 002e 0162     		str	r1, [r0, #32]
1700:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 3619              		.loc 1 1700 5 is_stmt 1 view .LVU1022
 3620              		.loc 1 1700 32 is_stmt 0 view .LVU1023
 3621 0030 016A     		ldr	r1, [r0, #32]
 3622 0032 21F0A001 		bic	r1, r1, #160
 3623 0036 0162     		str	r1, [r0, #32]
1701:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_CHCTL2(timer_periph) |= ((uint32_t)ic0polarity | ((uint32_t)ic1polarity << 4U));
 3624              		.loc 1 1701 5 is_stmt 1 view .LVU1024
 3625              		.loc 1 1701 32 is_stmt 0 view .LVU1025
 3626 0038 016A     		ldr	r1, [r0, #32]
 3627              		.loc 1 1701 58 view .LVU1026
 3628 003a 42EA0312 		orr	r2, r2, r3, lsl #4
 3629              	.LVL221:
 3630              		.loc 1 1701 32 view .LVU1027
 3631 003e 0A43     		orrs	r2, r2, r1
 3632 0040 0262     		str	r2, [r0, #32]
1702:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 3633              		.loc 1 1702 1 view .LVU1028
ARM GAS  /tmp/ccsChQDP.s 			page 97


 3634 0042 30BC     		pop	{r4, r5}
 3635              		.cfi_restore 5
 3636              		.cfi_restore 4
 3637              		.cfi_def_cfa_offset 0
 3638 0044 7047     		bx	lr
 3639              		.cfi_endproc
 3640              	.LFE172:
 3642              		.section	.text.timer_internal_clock_config,"ax",%progbits
 3643              		.align	1
 3644              		.global	timer_internal_clock_config
 3645              		.syntax unified
 3646              		.thumb
 3647              		.thumb_func
 3648              		.fpu fpv4-sp-d16
 3650              	timer_internal_clock_config:
 3651              	.LVL222:
 3652              	.LFB173:
1703:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1704:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1705:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER internal clock mode
1706:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1707:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1708:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1709:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1710:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_internal_clock_config(uint32_t timer_periph)
1711:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 3653              		.loc 1 1711 1 is_stmt 1 view -0
 3654              		.cfi_startproc
 3655              		@ args = 0, pretend = 0, frame = 0
 3656              		@ frame_needed = 0, uses_anonymous_args = 0
 3657              		@ link register save eliminated.
1712:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3658              		.loc 1 1712 5 view .LVU1030
 3659              		.loc 1 1712 31 is_stmt 0 view .LVU1031
 3660 0000 8368     		ldr	r3, [r0, #8]
 3661 0002 23F00703 		bic	r3, r3, #7
 3662 0006 8360     		str	r3, [r0, #8]
1713:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 3663              		.loc 1 1713 1 view .LVU1032
 3664 0008 7047     		bx	lr
 3665              		.cfi_endproc
 3666              	.LFE173:
 3668              		.section	.text.timer_internal_trigger_as_external_clock_config,"ax",%progbits
 3669              		.align	1
 3670              		.global	timer_internal_trigger_as_external_clock_config
 3671              		.syntax unified
 3672              		.thumb
 3673              		.thumb_func
 3674              		.fpu fpv4-sp-d16
 3676              	timer_internal_trigger_as_external_clock_config:
 3677              	.LVL223:
 3678              	.LFB174:
1714:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1715:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1716:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER the internal trigger as external clock input
1717:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1718:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  intrigger:
ARM GAS  /tmp/ccsChQDP.s 			page 98


1719:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1720:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0
1721:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1
1722:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2
1723:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3
1724:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1725:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1726:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_internal_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t intrigger)
1728:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 3679              		.loc 1 1728 1 is_stmt 1 view -0
 3680              		.cfi_startproc
 3681              		@ args = 0, pretend = 0, frame = 0
 3682              		@ frame_needed = 0, uses_anonymous_args = 0
 3683              		.loc 1 1728 1 is_stmt 0 view .LVU1034
 3684 0000 10B5     		push	{r4, lr}
 3685              		.cfi_def_cfa_offset 8
 3686              		.cfi_offset 4, -8
 3687              		.cfi_offset 14, -4
 3688 0002 0446     		mov	r4, r0
1729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     timer_input_trigger_source_select(timer_periph, intrigger);
 3689              		.loc 1 1729 5 is_stmt 1 view .LVU1035
 3690 0004 FFF7FEFF 		bl	timer_input_trigger_source_select
 3691              	.LVL224:
1730:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3692              		.loc 1 1730 5 view .LVU1036
 3693              		.loc 1 1730 31 is_stmt 0 view .LVU1037
 3694 0008 A368     		ldr	r3, [r4, #8]
 3695 000a 23F00703 		bic	r3, r3, #7
 3696 000e A360     		str	r3, [r4, #8]
1731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3697              		.loc 1 1731 5 is_stmt 1 view .LVU1038
 3698              		.loc 1 1731 31 is_stmt 0 view .LVU1039
 3699 0010 A368     		ldr	r3, [r4, #8]
 3700 0012 43F00703 		orr	r3, r3, #7
 3701 0016 A360     		str	r3, [r4, #8]
1732:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 3702              		.loc 1 1732 1 view .LVU1040
 3703 0018 10BD     		pop	{r4, pc}
 3704              		.loc 1 1732 1 view .LVU1041
 3705              		.cfi_endproc
 3706              	.LFE174:
 3708              		.section	.text.timer_external_trigger_as_external_clock_config,"ax",%progbits
 3709              		.align	1
 3710              		.global	timer_external_trigger_as_external_clock_config
 3711              		.syntax unified
 3712              		.thumb
 3713              		.thumb_func
 3714              		.fpu fpv4-sp-d16
 3716              	timer_external_trigger_as_external_clock_config:
 3717              	.LVL225:
 3718              	.LFB175:
1733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1734:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1735:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER the external trigger as external clock input
1736:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1737:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  extrigger:
ARM GAS  /tmp/ccsChQDP.s 			page 99


1738:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1739:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector
1740:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0
1741:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1
1742:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  extpolarity:
1743:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1744:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: active low or falling edge active
1745:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: active high or rising edge active
1746:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1747:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1748:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1749:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1750:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_external_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t extrigger, uin
1751:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 3719              		.loc 1 1751 1 is_stmt 1 view -0
 3720              		.cfi_startproc
 3721              		@ args = 0, pretend = 0, frame = 0
 3722              		@ frame_needed = 0, uses_anonymous_args = 0
 3723              		.loc 1 1751 1 is_stmt 0 view .LVU1043
 3724 0000 10B5     		push	{r4, lr}
 3725              		.cfi_def_cfa_offset 8
 3726              		.cfi_offset 4, -8
 3727              		.cfi_offset 14, -4
 3728 0002 0446     		mov	r4, r0
1752:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     if(TIMER_SMCFG_TRGSEL_CI1FE1 == extrigger){
 3729              		.loc 1 1752 5 is_stmt 1 view .LVU1044
 3730              		.loc 1 1752 7 is_stmt 0 view .LVU1045
 3731 0004 6029     		cmp	r1, #96
 3732 0006 2AD0     		beq	.L217
1753:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1EN bit */
1754:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1755:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1NP bit */
1756:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1757:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1NP bit */
1758:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)extpolarity << 4U);
1759:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1MS bit */
1760:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1761:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1MS bit */
1762:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)TIMER_IC_SELECTION_DIRECTTI << 8U);
1763:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1CAPFLT bit */
1764:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1765:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1CAPFLT bit */
1766:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 12U);
1767:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1EN bit */
1768:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1769:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else{
1770:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0EN bit */
1771:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 3733              		.loc 1 1771 9 is_stmt 1 view .LVU1046
 3734              		.loc 1 1771 36 is_stmt 0 view .LVU1047
 3735 0008 006A     		ldr	r0, [r0, #32]
 3736              	.LVL226:
 3737              		.loc 1 1771 36 view .LVU1048
 3738 000a 20F00100 		bic	r0, r0, #1
 3739 000e 2062     		str	r0, [r4, #32]
1772:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0P and CH0NP bits */
1773:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
ARM GAS  /tmp/ccsChQDP.s 			page 100


 3740              		.loc 1 1773 9 is_stmt 1 view .LVU1049
 3741              		.loc 1 1773 36 is_stmt 0 view .LVU1050
 3742 0010 206A     		ldr	r0, [r4, #32]
 3743 0012 20F00A00 		bic	r0, r0, #10
 3744 0016 2062     		str	r0, [r4, #32]
1774:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0P and CH0NP bits */
1775:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)extpolarity;
 3745              		.loc 1 1775 9 is_stmt 1 view .LVU1051
 3746              		.loc 1 1775 36 is_stmt 0 view .LVU1052
 3747 0018 206A     		ldr	r0, [r4, #32]
 3748 001a 0243     		orrs	r2, r2, r0
 3749              	.LVL227:
 3750              		.loc 1 1775 36 view .LVU1053
 3751 001c 2262     		str	r2, [r4, #32]
1776:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0MS bit */
1777:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 3752              		.loc 1 1777 9 is_stmt 1 view .LVU1054
 3753              		.loc 1 1777 36 is_stmt 0 view .LVU1055
 3754 001e A269     		ldr	r2, [r4, #24]
 3755 0020 22F00302 		bic	r2, r2, #3
 3756 0024 A261     		str	r2, [r4, #24]
1778:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0MS bit */
1779:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)TIMER_IC_SELECTION_DIRECTTI;
 3757              		.loc 1 1779 9 is_stmt 1 view .LVU1056
 3758              		.loc 1 1779 36 is_stmt 0 view .LVU1057
 3759 0026 A269     		ldr	r2, [r4, #24]
 3760 0028 42F00102 		orr	r2, r2, #1
 3761 002c A261     		str	r2, [r4, #24]
1780:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0CAPFLT bit */
1781:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 3762              		.loc 1 1781 9 is_stmt 1 view .LVU1058
 3763              		.loc 1 1781 36 is_stmt 0 view .LVU1059
 3764 002e A269     		ldr	r2, [r4, #24]
 3765 0030 22F0F002 		bic	r2, r2, #240
 3766 0034 A261     		str	r2, [r4, #24]
1782:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH0CAPFLT bit */
1783:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 4U);
 3767              		.loc 1 1783 9 is_stmt 1 view .LVU1060
 3768              		.loc 1 1783 36 is_stmt 0 view .LVU1061
 3769 0036 A269     		ldr	r2, [r4, #24]
 3770 0038 42EA0313 		orr	r3, r2, r3, lsl #4
 3771              	.LVL228:
 3772              		.loc 1 1783 36 view .LVU1062
 3773 003c A361     		str	r3, [r4, #24]
1784:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH0EN bit */
1785:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 3774              		.loc 1 1785 9 is_stmt 1 view .LVU1063
 3775              		.loc 1 1785 36 is_stmt 0 view .LVU1064
 3776 003e 236A     		ldr	r3, [r4, #32]
 3777 0040 43F00103 		orr	r3, r3, #1
 3778 0044 2362     		str	r3, [r4, #32]
 3779              	.L215:
1786:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
1787:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* select TIMER input trigger source */
1788:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     timer_input_trigger_source_select(timer_periph, extrigger);
 3780              		.loc 1 1788 5 is_stmt 1 view .LVU1065
 3781 0046 2046     		mov	r0, r4
ARM GAS  /tmp/ccsChQDP.s 			page 101


 3782 0048 FFF7FEFF 		bl	timer_input_trigger_source_select
 3783              	.LVL229:
1789:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* reset the SMC bit */
1790:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3784              		.loc 1 1790 5 view .LVU1066
 3785              		.loc 1 1790 31 is_stmt 0 view .LVU1067
 3786 004c A368     		ldr	r3, [r4, #8]
 3787 004e 23F00703 		bic	r3, r3, #7
 3788 0052 A360     		str	r3, [r4, #8]
1791:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* set the SMC bit */
1792:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3789              		.loc 1 1792 5 is_stmt 1 view .LVU1068
 3790              		.loc 1 1792 31 is_stmt 0 view .LVU1069
 3791 0054 A368     		ldr	r3, [r4, #8]
 3792 0056 43F00703 		orr	r3, r3, #7
 3793 005a A360     		str	r3, [r4, #8]
1793:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 3794              		.loc 1 1793 1 view .LVU1070
 3795 005c 10BD     		pop	{r4, pc}
 3796              	.LVL230:
 3797              	.L217:
1754:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1NP bit */
 3798              		.loc 1 1754 9 is_stmt 1 view .LVU1071
1754:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1NP bit */
 3799              		.loc 1 1754 36 is_stmt 0 view .LVU1072
 3800 005e 006A     		ldr	r0, [r0, #32]
 3801              	.LVL231:
1754:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1NP bit */
 3802              		.loc 1 1754 36 view .LVU1073
 3803 0060 20F01000 		bic	r0, r0, #16
 3804 0064 2062     		str	r0, [r4, #32]
1756:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1NP bit */
 3805              		.loc 1 1756 9 is_stmt 1 view .LVU1074
1756:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1NP bit */
 3806              		.loc 1 1756 36 is_stmt 0 view .LVU1075
 3807 0066 206A     		ldr	r0, [r4, #32]
 3808 0068 20F0A000 		bic	r0, r0, #160
 3809 006c 2062     		str	r0, [r4, #32]
1758:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1MS bit */
 3810              		.loc 1 1758 9 is_stmt 1 view .LVU1076
1758:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1MS bit */
 3811              		.loc 1 1758 36 is_stmt 0 view .LVU1077
 3812 006e 206A     		ldr	r0, [r4, #32]
 3813 0070 40EA0212 		orr	r2, r0, r2, lsl #4
 3814              	.LVL232:
1758:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1MS bit */
 3815              		.loc 1 1758 36 view .LVU1078
 3816 0074 2262     		str	r2, [r4, #32]
1760:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1MS bit */
 3817              		.loc 1 1760 9 is_stmt 1 view .LVU1079
1760:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1MS bit */
 3818              		.loc 1 1760 36 is_stmt 0 view .LVU1080
 3819 0076 A269     		ldr	r2, [r4, #24]
 3820 0078 22F44072 		bic	r2, r2, #768
 3821 007c A261     		str	r2, [r4, #24]
1762:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1CAPFLT bit */
 3822              		.loc 1 1762 9 is_stmt 1 view .LVU1081
ARM GAS  /tmp/ccsChQDP.s 			page 102


1762:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* reset the CH1CAPFLT bit */
 3823              		.loc 1 1762 36 is_stmt 0 view .LVU1082
 3824 007e A269     		ldr	r2, [r4, #24]
 3825 0080 42F48072 		orr	r2, r2, #256
 3826 0084 A261     		str	r2, [r4, #24]
1764:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1CAPFLT bit */
 3827              		.loc 1 1764 9 is_stmt 1 view .LVU1083
1764:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1CAPFLT bit */
 3828              		.loc 1 1764 36 is_stmt 0 view .LVU1084
 3829 0086 A269     		ldr	r2, [r4, #24]
 3830 0088 22F47042 		bic	r2, r2, #61440
 3831 008c A261     		str	r2, [r4, #24]
1766:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1EN bit */
 3832              		.loc 1 1766 9 is_stmt 1 view .LVU1085
1766:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1EN bit */
 3833              		.loc 1 1766 36 is_stmt 0 view .LVU1086
 3834 008e A269     		ldr	r2, [r4, #24]
 3835 0090 42EA0333 		orr	r3, r2, r3, lsl #12
 3836              	.LVL233:
1766:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* set the CH1EN bit */
 3837              		.loc 1 1766 36 view .LVU1087
 3838 0094 A361     		str	r3, [r4, #24]
1768:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else{
 3839              		.loc 1 1768 9 is_stmt 1 view .LVU1088
1768:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else{
 3840              		.loc 1 1768 36 is_stmt 0 view .LVU1089
 3841 0096 236A     		ldr	r3, [r4, #32]
 3842 0098 43F01003 		orr	r3, r3, #16
 3843 009c 2362     		str	r3, [r4, #32]
 3844 009e D2E7     		b	.L215
 3845              		.cfi_endproc
 3846              	.LFE175:
 3848              		.section	.text.timer_external_clock_mode0_config,"ax",%progbits
 3849              		.align	1
 3850              		.global	timer_external_clock_mode0_config
 3851              		.syntax unified
 3852              		.thumb
 3853              		.thumb_func
 3854              		.fpu fpv4-sp-d16
 3856              	timer_external_clock_mode0_config:
 3857              	.LVL234:
 3858              	.LFB176:
1794:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1795:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1796:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER the external clock mode0
1797:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7,8,11)
1798:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  extprescaler:
1799:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1800:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1801:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1802:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1803:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1804:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  extpolarity:
1805:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below: 
1806:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1807:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1808:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
ARM GAS  /tmp/ccsChQDP.s 			page 103


1809:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1810:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1811:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1812:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_external_clock_mode0_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t extpo
1813:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 3859              		.loc 1 1813 1 is_stmt 1 view -0
 3860              		.cfi_startproc
 3861              		@ args = 0, pretend = 0, frame = 0
 3862              		@ frame_needed = 0, uses_anonymous_args = 0
 3863              		.loc 1 1813 1 is_stmt 0 view .LVU1091
 3864 0000 10B5     		push	{r4, lr}
 3865              		.cfi_def_cfa_offset 8
 3866              		.cfi_offset 4, -8
 3867              		.cfi_offset 14, -4
 3868 0002 0446     		mov	r4, r0
1814:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER external trigger input */
1815:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 3869              		.loc 1 1815 5 is_stmt 1 view .LVU1092
 3870 0004 FFF7FEFF 		bl	timer_external_trigger_config
 3871              	.LVL235:
1816:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* reset the SMC bit,TRGS bit */
1817:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_SMC | TIMER_SMCFG_TRGS));
 3872              		.loc 1 1817 5 view .LVU1093
 3873              		.loc 1 1817 31 is_stmt 0 view .LVU1094
 3874 0008 A368     		ldr	r3, [r4, #8]
 3875 000a 23F07703 		bic	r3, r3, #119
 3876 000e A360     		str	r3, [r4, #8]
1818:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* set the SMC bit,TRGS bit */
1819:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(TIMER_SLAVE_MODE_EXTERNAL0 | TIMER_SMCFG_TRGSEL_ETIFP);
 3877              		.loc 1 1819 5 is_stmt 1 view .LVU1095
 3878              		.loc 1 1819 31 is_stmt 0 view .LVU1096
 3879 0010 A368     		ldr	r3, [r4, #8]
 3880 0012 43F07703 		orr	r3, r3, #119
 3881 0016 A360     		str	r3, [r4, #8]
1820:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 3882              		.loc 1 1820 1 view .LVU1097
 3883 0018 10BD     		pop	{r4, pc}
 3884              		.loc 1 1820 1 view .LVU1098
 3885              		.cfi_endproc
 3886              	.LFE176:
 3888              		.section	.text.timer_external_clock_mode1_config,"ax",%progbits
 3889              		.align	1
 3890              		.global	timer_external_clock_mode1_config
 3891              		.syntax unified
 3892              		.thumb
 3893              		.thumb_func
 3894              		.fpu fpv4-sp-d16
 3896              	timer_external_clock_mode1_config:
 3897              	.LVL236:
 3898              	.LFB177:
1821:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1822:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1823:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER the external clock mode1
1824:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1825:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  extprescaler:
1826:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:  
1827:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
ARM GAS  /tmp/ccsChQDP.s 			page 104


1828:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1829:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1830:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1831:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  extpolarity:
1832:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:  
1833:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1834:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1835:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1836:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1837:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1838:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1839:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_external_clock_mode1_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t extpo
1840:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 3899              		.loc 1 1840 1 is_stmt 1 view -0
 3900              		.cfi_startproc
 3901              		@ args = 0, pretend = 0, frame = 0
 3902              		@ frame_needed = 0, uses_anonymous_args = 0
 3903              		.loc 1 1840 1 is_stmt 0 view .LVU1100
 3904 0000 10B5     		push	{r4, lr}
 3905              		.cfi_def_cfa_offset 8
 3906              		.cfi_offset 4, -8
 3907              		.cfi_offset 14, -4
 3908 0002 0446     		mov	r4, r0
1841:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     /* configure TIMER external trigger input */
1842:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 3909              		.loc 1 1842 5 is_stmt 1 view .LVU1101
 3910 0004 FFF7FEFF 		bl	timer_external_trigger_config
 3911              	.LVL237:
1843:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_SMC1;
 3912              		.loc 1 1843 5 view .LVU1102
 3913              		.loc 1 1843 31 is_stmt 0 view .LVU1103
 3914 0008 A368     		ldr	r3, [r4, #8]
 3915 000a 43F48043 		orr	r3, r3, #16384
 3916 000e A360     		str	r3, [r4, #8]
1844:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 3917              		.loc 1 1844 1 view .LVU1104
 3918 0010 10BD     		pop	{r4, pc}
 3919              		.loc 1 1844 1 view .LVU1105
 3920              		.cfi_endproc
 3921              	.LFE177:
 3923              		.section	.text.timer_external_clock_mode1_disable,"ax",%progbits
 3924              		.align	1
 3925              		.global	timer_external_clock_mode1_disable
 3926              		.syntax unified
 3927              		.thumb
 3928              		.thumb_func
 3929              		.fpu fpv4-sp-d16
 3931              	timer_external_clock_mode1_disable:
 3932              	.LVL238:
 3933              	.LFB178:
1845:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1846:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1847:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      disable TIMER the external clock mode1
1848:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7)
1849:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1850:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1851:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
ARM GAS  /tmp/ccsChQDP.s 			page 105


1852:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_external_clock_mode1_disable(uint32_t timer_periph)
1853:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 3934              		.loc 1 1853 1 is_stmt 1 view -0
 3935              		.cfi_startproc
 3936              		@ args = 0, pretend = 0, frame = 0
 3937              		@ frame_needed = 0, uses_anonymous_args = 0
 3938              		@ link register save eliminated.
1854:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC1;
 3939              		.loc 1 1854 5 view .LVU1107
 3940              		.loc 1 1854 31 is_stmt 0 view .LVU1108
 3941 0000 8368     		ldr	r3, [r0, #8]
 3942 0002 23F48043 		bic	r3, r3, #16384
 3943 0006 8360     		str	r3, [r0, #8]
1855:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 3944              		.loc 1 1855 1 view .LVU1109
 3945 0008 7047     		bx	lr
 3946              		.cfi_endproc
 3947              	.LFE178:
 3949              		.section	.text.timer_write_chxval_register_config,"ax",%progbits
 3950              		.align	1
 3951              		.global	timer_write_chxval_register_config
 3952              		.syntax unified
 3953              		.thumb
 3954              		.thumb_func
 3955              		.fpu fpv4-sp-d16
 3957              	timer_write_chxval_register_config:
 3958              	.LVL239:
 3959              	.LFB179:
1856:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1857:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1858:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER write CHxVAL register selection
1859:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4,7..13)
1860:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  ccsel:
1861:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:  
1862:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CHVSEL_DISABLE: no effect
1863:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_CHVSEL_ENABLE: when write the CHxVAL register, if the write value is same a
1864:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1865:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1866:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1867:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_write_chxval_register_config(uint32_t timer_periph, uint16_t ccsel)
1868:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 3960              		.loc 1 1868 1 is_stmt 1 view -0
 3961              		.cfi_startproc
 3962              		@ args = 0, pretend = 0, frame = 0
 3963              		@ frame_needed = 0, uses_anonymous_args = 0
 3964              		@ link register save eliminated.
1869:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     if(TIMER_CHVSEL_ENABLE == ccsel){
 3965              		.loc 1 1869 5 view .LVU1111
 3966              		.loc 1 1869 7 is_stmt 0 view .LVU1112
 3967 0000 0129     		cmp	r1, #1
 3968 0002 07D0     		beq	.L226
1870:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_CHVSEL;
1871:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_CHVSEL_DISABLE == ccsel){
 3969              		.loc 1 1871 11 is_stmt 1 view .LVU1113
 3970              		.loc 1 1871 13 is_stmt 0 view .LVU1114
 3971 0004 29B9     		cbnz	r1, .L223
1872:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_CHVSEL;
ARM GAS  /tmp/ccsChQDP.s 			page 106


 3972              		.loc 1 1872 9 is_stmt 1 view .LVU1115
 3973              		.loc 1 1872 33 is_stmt 0 view .LVU1116
 3974 0006 D0F8FC30 		ldr	r3, [r0, #252]
 3975 000a 23F00203 		bic	r3, r3, #2
 3976 000e C0F8FC30 		str	r3, [r0, #252]
1873:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else{
1874:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* illegal parameters */        
1875:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
 3977              		.loc 1 1875 5 is_stmt 1 view .LVU1117
 3978              	.L223:
1876:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 3979              		.loc 1 1876 1 is_stmt 0 view .LVU1118
 3980 0012 7047     		bx	lr
 3981              	.L226:
1870:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_CHVSEL_DISABLE == ccsel){
 3982              		.loc 1 1870 9 is_stmt 1 view .LVU1119
1870:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_CHVSEL_DISABLE == ccsel){
 3983              		.loc 1 1870 33 is_stmt 0 view .LVU1120
 3984 0014 D0F8FC30 		ldr	r3, [r0, #252]
 3985 0018 43F00203 		orr	r3, r3, #2
 3986 001c C0F8FC30 		str	r3, [r0, #252]
 3987 0020 7047     		bx	lr
 3988              		.cfi_endproc
 3989              	.LFE179:
 3991              		.section	.text.timer_output_value_selection_config,"ax",%progbits
 3992              		.align	1
 3993              		.global	timer_output_value_selection_config
 3994              		.syntax unified
 3995              		.thumb
 3996              		.thumb_func
 3997              		.fpu fpv4-sp-d16
 3999              	timer_output_value_selection_config:
 4000              	.LVL240:
 4001              	.LFB180:
1877:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1878:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1879:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      configure TIMER output value selection
1880:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0,7)
1881:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  outsel:
1882:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:  
1883:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_OUTSEL_DISABLE: no effect
1884:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_OUTSEL_ENABLE: if POEN and IOS is 0, the output disabled
1885:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1886:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1887:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1888:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_output_value_selection_config(uint32_t timer_periph, uint16_t outsel)
1889:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 4002              		.loc 1 1889 1 is_stmt 1 view -0
 4003              		.cfi_startproc
 4004              		@ args = 0, pretend = 0, frame = 0
 4005              		@ frame_needed = 0, uses_anonymous_args = 0
 4006              		@ link register save eliminated.
1890:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     if(TIMER_OUTSEL_ENABLE == outsel){
 4007              		.loc 1 1890 5 view .LVU1122
 4008              		.loc 1 1890 7 is_stmt 0 view .LVU1123
 4009 0000 0129     		cmp	r1, #1
 4010 0002 07D0     		beq	.L230
ARM GAS  /tmp/ccsChQDP.s 			page 107


1891:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CFG(timer_periph) |= (uint32_t)TIMER_CFG_OUTSEL;
1892:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_OUTSEL_DISABLE == outsel){
 4011              		.loc 1 1892 11 is_stmt 1 view .LVU1124
 4012              		.loc 1 1892 13 is_stmt 0 view .LVU1125
 4013 0004 29B9     		cbnz	r1, .L227
1893:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         TIMER_CFG(timer_periph) &= ~(uint32_t)TIMER_CFG_OUTSEL;
 4014              		.loc 1 1893 9 is_stmt 1 view .LVU1126
 4015              		.loc 1 1893 33 is_stmt 0 view .LVU1127
 4016 0006 D0F8FC30 		ldr	r3, [r0, #252]
 4017 000a 23F00103 		bic	r3, r3, #1
 4018 000e C0F8FC30 		str	r3, [r0, #252]
1894:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else{
1895:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         /* illegal parameters */        
1896:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
 4019              		.loc 1 1896 5 is_stmt 1 view .LVU1128
 4020              	.L227:
1897:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 4021              		.loc 1 1897 1 is_stmt 0 view .LVU1129
 4022 0012 7047     		bx	lr
 4023              	.L230:
1891:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_OUTSEL_DISABLE == outsel){
 4024              		.loc 1 1891 9 is_stmt 1 view .LVU1130
1891:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else if(TIMER_OUTSEL_DISABLE == outsel){
 4025              		.loc 1 1891 33 is_stmt 0 view .LVU1131
 4026 0014 D0F8FC30 		ldr	r3, [r0, #252]
 4027 0018 43F00103 		orr	r3, r3, #1
 4028 001c C0F8FC30 		str	r3, [r0, #252]
 4029 0020 7047     		bx	lr
 4030              		.cfi_endproc
 4031              	.LFE180:
 4033              		.section	.text.timer_interrupt_enable,"ax",%progbits
 4034              		.align	1
 4035              		.global	timer_interrupt_enable
 4036              		.syntax unified
 4037              		.thumb
 4038              		.thumb_func
 4039              		.fpu fpv4-sp-d16
 4041              	timer_interrupt_enable:
 4042              	.LVL241:
 4043              	.LFB181:
1898:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1899:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1900:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      enable the TIMER interrupt
1901:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
1902:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  interrupt: specify which interrupt to enable
1903:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 one or more parameters can be selected which are shown as below:
1904:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..13)
1905:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..4,7..13)
1906:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..4,7,8,11)
1907:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..4,7)
1908:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable, TIMERx(x=0..4,7)
1909:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0,7)
1910:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..4,7,8,11)
1911:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0,7)
1912:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1913:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1914:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
ARM GAS  /tmp/ccsChQDP.s 			page 108


1915:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_interrupt_enable(uint32_t timer_periph, uint32_t interrupt)
1916:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 4044              		.loc 1 1916 1 is_stmt 1 view -0
 4045              		.cfi_startproc
 4046              		@ args = 0, pretend = 0, frame = 0
 4047              		@ frame_needed = 0, uses_anonymous_args = 0
 4048              		@ link register save eliminated.
1917:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) interrupt; 
 4049              		.loc 1 1917 5 view .LVU1133
 4050              		.loc 1 1917 34 is_stmt 0 view .LVU1134
 4051 0000 C368     		ldr	r3, [r0, #12]
 4052 0002 0B43     		orrs	r3, r3, r1
 4053 0004 C360     		str	r3, [r0, #12]
1918:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 4054              		.loc 1 1918 1 view .LVU1135
 4055 0006 7047     		bx	lr
 4056              		.cfi_endproc
 4057              	.LFE181:
 4059              		.section	.text.timer_interrupt_disable,"ax",%progbits
 4060              		.align	1
 4061              		.global	timer_interrupt_disable
 4062              		.syntax unified
 4063              		.thumb
 4064              		.thumb_func
 4065              		.fpu fpv4-sp-d16
 4067              	timer_interrupt_disable:
 4068              	.LVL242:
 4069              	.LFB182:
1919:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1920:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1921:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      disable the TIMER interrupt
1922:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
1923:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  interrupt: specify which interrupt to disbale
1924:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 one or more parameters can be selected which are shown as below:
1925:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..13)
1926:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..4,7..13)
1927:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..4,7,8,11)
1928:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..4,7)
1929:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable , TIMERx(x=0..4,7)
1930:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0,7)
1931:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..4,7,8,11)
1932:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0,7)
1933:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1934:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1935:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1936:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_interrupt_disable(uint32_t timer_periph, uint32_t interrupt)
1937:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 4070              		.loc 1 1937 1 is_stmt 1 view -0
 4071              		.cfi_startproc
 4072              		@ args = 0, pretend = 0, frame = 0
 4073              		@ frame_needed = 0, uses_anonymous_args = 0
 4074              		@ link register save eliminated.
1938:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)interrupt); 
 4075              		.loc 1 1938 5 view .LVU1137
 4076              		.loc 1 1938 34 is_stmt 0 view .LVU1138
 4077 0000 C368     		ldr	r3, [r0, #12]
 4078 0002 23EA0103 		bic	r3, r3, r1
ARM GAS  /tmp/ccsChQDP.s 			page 109


 4079 0006 C360     		str	r3, [r0, #12]
1939:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 4080              		.loc 1 1939 1 view .LVU1139
 4081 0008 7047     		bx	lr
 4082              		.cfi_endproc
 4083              	.LFE182:
 4085              		.section	.text.timer_interrupt_flag_get,"ax",%progbits
 4086              		.align	1
 4087              		.global	timer_interrupt_flag_get
 4088              		.syntax unified
 4089              		.thumb
 4090              		.thumb_func
 4091              		.fpu fpv4-sp-d16
 4093              	timer_interrupt_flag_get:
 4094              	.LVL243:
 4095              	.LFB183:
1940:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1941:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1942:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      get timer interrupt flag
1943:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
1944:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  interrupt: the timer interrupt bits
1945:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
1946:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag, TIMERx(x=0..13)
1947:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag, TIMERx(x=0..4,7..13)
1948:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag, TIMERx(x=0..4,7,8,11)
1949:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag, TIMERx(x=0..4,7)
1950:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag, TIMERx(x=0..4,7)
1951:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag, TIMERx(x=0,7) 
1952:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag, TIMERx(x=0,7,8,11)
1953:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_FLAG_BRK: break interrupt flag, TIMERx(x=0,7)
1954:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1955:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     FlagStatus: SET or RESET
1956:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1957:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** FlagStatus timer_interrupt_flag_get(uint32_t timer_periph, uint32_t interrupt)
1958:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 4096              		.loc 1 1958 1 is_stmt 1 view -0
 4097              		.cfi_startproc
 4098              		@ args = 0, pretend = 0, frame = 0
 4099              		@ frame_needed = 0, uses_anonymous_args = 0
 4100              		@ link register save eliminated.
1959:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     uint32_t val;
 4101              		.loc 1 1959 5 view .LVU1141
1960:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     val = (TIMER_DMAINTEN(timer_periph) & interrupt);
 4102              		.loc 1 1960 5 view .LVU1142
 4103              		.loc 1 1960 12 is_stmt 0 view .LVU1143
 4104 0000 C268     		ldr	r2, [r0, #12]
 4105              	.LVL244:
1961:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     if((RESET != (TIMER_INTF(timer_periph) & interrupt)) && (RESET != val)){
 4106              		.loc 1 1961 5 is_stmt 1 view .LVU1144
 4107              		.loc 1 1961 19 is_stmt 0 view .LVU1145
 4108 0002 0369     		ldr	r3, [r0, #16]
 4109              		.loc 1 1961 7 view .LVU1146
 4110 0004 0B42     		tst	r3, r1
 4111 0006 04D0     		beq	.L235
 4112              		.loc 1 1961 58 discriminator 1 view .LVU1147
 4113 0008 0A42     		tst	r2, r1
1962:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         return SET;
ARM GAS  /tmp/ccsChQDP.s 			page 110


1963:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else{
1964:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         return RESET;
 4114              		.loc 1 1964 16 discriminator 1 view .LVU1148
 4115 000a 14BF     		ite	ne
 4116 000c 0120     		movne	r0, #1
 4117              	.LVL245:
 4118              		.loc 1 1964 16 discriminator 1 view .LVU1149
 4119 000e 0020     		moveq	r0, #0
 4120 0010 7047     		bx	lr
 4121              	.LVL246:
 4122              	.L235:
 4123              		.loc 1 1964 16 view .LVU1150
 4124 0012 0020     		movs	r0, #0
 4125              	.LVL247:
1965:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
1966:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 4126              		.loc 1 1966 1 view .LVU1151
 4127 0014 7047     		bx	lr
 4128              		.cfi_endproc
 4129              	.LFE183:
 4131              		.section	.text.timer_interrupt_flag_clear,"ax",%progbits
 4132              		.align	1
 4133              		.global	timer_interrupt_flag_clear
 4134              		.syntax unified
 4135              		.thumb
 4136              		.thumb_func
 4137              		.fpu fpv4-sp-d16
 4139              	timer_interrupt_flag_clear:
 4140              	.LVL248:
 4141              	.LFB184:
1967:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1968:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1969:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      clear TIMER interrupt flag
1970:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
1971:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  interrupt: the timer interrupt bits
1972:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 one or more parameters can be selected which are shown as below:
1973:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag, TIMERx(x=0..13)
1974:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag, TIMERx(x=0..4,7..13)
1975:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag, TIMERx(x=0..4,7,8,11)
1976:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag, TIMERx(x=0..4,7)
1977:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag, TIMERx(x=0..4,7)
1978:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag, TIMERx(x=0,7) 
1979:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag, TIMERx(x=0,7,8,11)
1980:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_INT_FLAG_BRK: break interrupt flag, TIMERx(x=0,7)
1981:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
1982:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
1983:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
1984:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_interrupt_flag_clear(uint32_t timer_periph, uint32_t interrupt)
1985:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 4142              		.loc 1 1985 1 is_stmt 1 view -0
 4143              		.cfi_startproc
 4144              		@ args = 0, pretend = 0, frame = 0
 4145              		@ frame_needed = 0, uses_anonymous_args = 0
 4146              		@ link register save eliminated.
1986:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)interrupt);
 4147              		.loc 1 1986 5 view .LVU1153
 4148              		.loc 1 1986 33 is_stmt 0 view .LVU1154
ARM GAS  /tmp/ccsChQDP.s 			page 111


 4149 0000 C943     		mvns	r1, r1
 4150              	.LVL249:
 4151              		.loc 1 1986 30 view .LVU1155
 4152 0002 0161     		str	r1, [r0, #16]
1987:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 4153              		.loc 1 1987 1 view .LVU1156
 4154 0004 7047     		bx	lr
 4155              		.cfi_endproc
 4156              	.LFE184:
 4158              		.section	.text.timer_flag_get,"ax",%progbits
 4159              		.align	1
 4160              		.global	timer_flag_get
 4161              		.syntax unified
 4162              		.thumb
 4163              		.thumb_func
 4164              		.fpu fpv4-sp-d16
 4166              	timer_flag_get:
 4167              	.LVL250:
 4168              	.LFB185:
1988:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
1989:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
1990:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      get TIMER flags
1991:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
1992:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  flag: the timer interrupt flags
1993:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 only one parameter can be selected which is shown as below:
1994:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_UP: update flag, TIMERx(x=0..13)
1995:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag, TIMERx(x=0..4,7..13)
1996:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag, TIMERx(x=0..4,7,8,11)
1997:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag, TIMERx(x=0..4,7)
1998:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag, TIMERx(x=0..4,7)
1999:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_CMT: channel commutation flag, TIMERx(x=0,7)
2000:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag, TIMERx(x=0,7,8,11) 
2001:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_BRK: break flag, TIMERx(x=0,7)
2002:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag, TIMERx(x=0..4,7..11)
2003:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag, TIMERx(x=0..4,7,8,11)
2004:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag, TIMERx(x=0..4,7)
2005:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag, TIMERx(x=0..4,7)
2006:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
2007:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     FlagStatus: SET or RESET
2008:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
2009:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** FlagStatus timer_flag_get(uint32_t timer_periph, uint32_t flag)
2010:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 4169              		.loc 1 2010 1 is_stmt 1 view -0
 4170              		.cfi_startproc
 4171              		@ args = 0, pretend = 0, frame = 0
 4172              		@ frame_needed = 0, uses_anonymous_args = 0
 4173              		@ link register save eliminated.
2011:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     if(RESET != (TIMER_INTF(timer_periph) & flag)){
 4174              		.loc 1 2011 5 view .LVU1158
 4175              		.loc 1 2011 18 is_stmt 0 view .LVU1159
 4176 0000 0369     		ldr	r3, [r0, #16]
 4177              		.loc 1 2011 7 view .LVU1160
 4178 0002 0B42     		tst	r3, r1
2012:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         return SET;
2013:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }else{
2014:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****         return RESET;
2015:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     }
ARM GAS  /tmp/ccsChQDP.s 			page 112


2016:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 4179              		.loc 1 2016 1 view .LVU1161
 4180 0004 14BF     		ite	ne
 4181 0006 0120     		movne	r0, #1
 4182              	.LVL251:
 4183              		.loc 1 2016 1 view .LVU1162
 4184 0008 0020     		moveq	r0, #0
 4185 000a 7047     		bx	lr
 4186              		.cfi_endproc
 4187              	.LFE185:
 4189              		.section	.text.timer_flag_clear,"ax",%progbits
 4190              		.align	1
 4191              		.global	timer_flag_clear
 4192              		.syntax unified
 4193              		.thumb
 4194              		.thumb_func
 4195              		.fpu fpv4-sp-d16
 4197              	timer_flag_clear:
 4198              	.LVL252:
 4199              	.LFB186:
2017:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** 
2018:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** /*!
2019:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \brief      clear TIMER flags
2020:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
2021:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[in]  flag: the timer interrupt flags
2022:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****                 one or more parameters can be selected which are shown as below:
2023:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_UP: update flag, TIMERx(x=0..13)
2024:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag, TIMERx(x=0..4,7..13)
2025:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag, TIMERx(x=0..4,7,8,11)
2026:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag, TIMERx(x=0..4,7)
2027:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag, TIMERx(x=0..4,7)
2028:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_CMT: channel commutation flag, TIMERx(x=0,7) 
2029:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag, TIMERx(x=0,7,8,11) 
2030:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_BRK: break flag, TIMERx(x=0,7)
2031:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag, TIMERx(x=0..4,7..11)
2032:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag, TIMERx(x=0..4,7,8,11)
2033:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag, TIMERx(x=0..4,7)
2034:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag, TIMERx(x=0..4,7)
2035:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \param[out] none
2036:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     \retval     none
2037:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** */
2038:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** void timer_flag_clear(uint32_t timer_periph, uint32_t flag)
2039:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** {
 4200              		.loc 1 2039 1 is_stmt 1 view -0
 4201              		.cfi_startproc
 4202              		@ args = 0, pretend = 0, frame = 0
 4203              		@ frame_needed = 0, uses_anonymous_args = 0
 4204              		@ link register save eliminated.
2040:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)flag);
 4205              		.loc 1 2040 5 view .LVU1164
 4206              		.loc 1 2040 33 is_stmt 0 view .LVU1165
 4207 0000 C943     		mvns	r1, r1
 4208              	.LVL253:
 4209              		.loc 1 2040 30 view .LVU1166
 4210 0002 0161     		str	r1, [r0, #16]
2041:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_timer.c **** }
 4211              		.loc 1 2041 1 view .LVU1167
ARM GAS  /tmp/ccsChQDP.s 			page 113


 4212 0004 7047     		bx	lr
 4213              		.cfi_endproc
 4214              	.LFE186:
 4216              		.text
 4217              	.Letext0:
 4218              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 4219              		.file 3 "../../../../Firmware/CMSIS/GD/GD32E10x/Include/gd32e10x.h"
 4220              		.file 4 "../../../../Firmware/GD32E10x_standard_peripheral/Include/gd32e10x_rcu.h"
 4221              		.file 5 "../../../../Firmware/GD32E10x_standard_peripheral/Include/gd32e10x_timer.h"
ARM GAS  /tmp/ccsChQDP.s 			page 114


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32e10x_timer.c
     /tmp/ccsChQDP.s:18     .text.timer_deinit:0000000000000000 $t
     /tmp/ccsChQDP.s:26     .text.timer_deinit:0000000000000000 timer_deinit
     /tmp/ccsChQDP.s:290    .text.timer_deinit:0000000000000170 $d
     /tmp/ccsChQDP.s:298    .text.timer_struct_para_init:0000000000000000 $t
     /tmp/ccsChQDP.s:305    .text.timer_struct_para_init:0000000000000000 timer_struct_para_init
     /tmp/ccsChQDP.s:339    .text.timer_init:0000000000000000 $t
     /tmp/ccsChQDP.s:346    .text.timer_init:0000000000000000 timer_init
     /tmp/ccsChQDP.s:454    .text.timer_init:0000000000000080 $d
     /tmp/ccsChQDP.s:462    .text.timer_enable:0000000000000000 $t
     /tmp/ccsChQDP.s:469    .text.timer_enable:0000000000000000 timer_enable
     /tmp/ccsChQDP.s:488    .text.timer_disable:0000000000000000 $t
     /tmp/ccsChQDP.s:495    .text.timer_disable:0000000000000000 timer_disable
     /tmp/ccsChQDP.s:514    .text.timer_auto_reload_shadow_enable:0000000000000000 $t
     /tmp/ccsChQDP.s:521    .text.timer_auto_reload_shadow_enable:0000000000000000 timer_auto_reload_shadow_enable
     /tmp/ccsChQDP.s:540    .text.timer_auto_reload_shadow_disable:0000000000000000 $t
     /tmp/ccsChQDP.s:547    .text.timer_auto_reload_shadow_disable:0000000000000000 timer_auto_reload_shadow_disable
     /tmp/ccsChQDP.s:566    .text.timer_update_event_enable:0000000000000000 $t
     /tmp/ccsChQDP.s:573    .text.timer_update_event_enable:0000000000000000 timer_update_event_enable
     /tmp/ccsChQDP.s:592    .text.timer_update_event_disable:0000000000000000 $t
     /tmp/ccsChQDP.s:599    .text.timer_update_event_disable:0000000000000000 timer_update_event_disable
     /tmp/ccsChQDP.s:618    .text.timer_counter_alignment:0000000000000000 $t
     /tmp/ccsChQDP.s:625    .text.timer_counter_alignment:0000000000000000 timer_counter_alignment
     /tmp/ccsChQDP.s:651    .text.timer_counter_up_direction:0000000000000000 $t
     /tmp/ccsChQDP.s:658    .text.timer_counter_up_direction:0000000000000000 timer_counter_up_direction
     /tmp/ccsChQDP.s:677    .text.timer_counter_down_direction:0000000000000000 $t
     /tmp/ccsChQDP.s:684    .text.timer_counter_down_direction:0000000000000000 timer_counter_down_direction
     /tmp/ccsChQDP.s:703    .text.timer_prescaler_config:0000000000000000 $t
     /tmp/ccsChQDP.s:710    .text.timer_prescaler_config:0000000000000000 timer_prescaler_config
     /tmp/ccsChQDP.s:740    .text.timer_repetition_value_config:0000000000000000 $t
     /tmp/ccsChQDP.s:747    .text.timer_repetition_value_config:0000000000000000 timer_repetition_value_config
     /tmp/ccsChQDP.s:764    .text.timer_autoreload_value_config:0000000000000000 $t
     /tmp/ccsChQDP.s:771    .text.timer_autoreload_value_config:0000000000000000 timer_autoreload_value_config
     /tmp/ccsChQDP.s:788    .text.timer_counter_value_config:0000000000000000 $t
     /tmp/ccsChQDP.s:795    .text.timer_counter_value_config:0000000000000000 timer_counter_value_config
     /tmp/ccsChQDP.s:812    .text.timer_counter_read:0000000000000000 $t
     /tmp/ccsChQDP.s:819    .text.timer_counter_read:0000000000000000 timer_counter_read
     /tmp/ccsChQDP.s:839    .text.timer_prescaler_read:0000000000000000 $t
     /tmp/ccsChQDP.s:846    .text.timer_prescaler_read:0000000000000000 timer_prescaler_read
     /tmp/ccsChQDP.s:868    .text.timer_single_pulse_mode_config:0000000000000000 $t
     /tmp/ccsChQDP.s:875    .text.timer_single_pulse_mode_config:0000000000000000 timer_single_pulse_mode_config
     /tmp/ccsChQDP.s:910    .text.timer_update_source_config:0000000000000000 $t
     /tmp/ccsChQDP.s:917    .text.timer_update_source_config:0000000000000000 timer_update_source_config
     /tmp/ccsChQDP.s:952    .text.timer_dma_enable:0000000000000000 $t
     /tmp/ccsChQDP.s:959    .text.timer_dma_enable:0000000000000000 timer_dma_enable
     /tmp/ccsChQDP.s:980    .text.timer_dma_disable:0000000000000000 $t
     /tmp/ccsChQDP.s:987    .text.timer_dma_disable:0000000000000000 timer_dma_disable
     /tmp/ccsChQDP.s:1006   .text.timer_channel_dma_request_source_select:0000000000000000 $t
     /tmp/ccsChQDP.s:1013   .text.timer_channel_dma_request_source_select:0000000000000000 timer_channel_dma_request_source_select
     /tmp/ccsChQDP.s:1048   .text.timer_dma_transfer_config:0000000000000000 $t
     /tmp/ccsChQDP.s:1055   .text.timer_dma_transfer_config:0000000000000000 timer_dma_transfer_config
     /tmp/ccsChQDP.s:1084   .text.timer_event_software_generate:0000000000000000 $t
     /tmp/ccsChQDP.s:1091   .text.timer_event_software_generate:0000000000000000 timer_event_software_generate
     /tmp/ccsChQDP.s:1112   .text.timer_break_struct_para_init:0000000000000000 $t
     /tmp/ccsChQDP.s:1119   .text.timer_break_struct_para_init:0000000000000000 timer_break_struct_para_init
     /tmp/ccsChQDP.s:1155   .text.timer_break_config:0000000000000000 $t
ARM GAS  /tmp/ccsChQDP.s 			page 115


     /tmp/ccsChQDP.s:1162   .text.timer_break_config:0000000000000000 timer_break_config
     /tmp/ccsChQDP.s:1194   .text.timer_break_enable:0000000000000000 $t
     /tmp/ccsChQDP.s:1201   .text.timer_break_enable:0000000000000000 timer_break_enable
     /tmp/ccsChQDP.s:1220   .text.timer_break_disable:0000000000000000 $t
     /tmp/ccsChQDP.s:1227   .text.timer_break_disable:0000000000000000 timer_break_disable
     /tmp/ccsChQDP.s:1246   .text.timer_automatic_output_enable:0000000000000000 $t
     /tmp/ccsChQDP.s:1253   .text.timer_automatic_output_enable:0000000000000000 timer_automatic_output_enable
     /tmp/ccsChQDP.s:1272   .text.timer_automatic_output_disable:0000000000000000 $t
     /tmp/ccsChQDP.s:1279   .text.timer_automatic_output_disable:0000000000000000 timer_automatic_output_disable
     /tmp/ccsChQDP.s:1298   .text.timer_primary_output_config:0000000000000000 $t
     /tmp/ccsChQDP.s:1305   .text.timer_primary_output_config:0000000000000000 timer_primary_output_config
     /tmp/ccsChQDP.s:1331   .text.timer_channel_control_shadow_config:0000000000000000 $t
     /tmp/ccsChQDP.s:1338   .text.timer_channel_control_shadow_config:0000000000000000 timer_channel_control_shadow_config
     /tmp/ccsChQDP.s:1364   .text.timer_channel_control_shadow_update_config:0000000000000000 $t
     /tmp/ccsChQDP.s:1371   .text.timer_channel_control_shadow_update_config:0000000000000000 timer_channel_control_shadow_update_config
     /tmp/ccsChQDP.s:1409   .text.timer_channel_output_struct_para_init:0000000000000000 $t
     /tmp/ccsChQDP.s:1416   .text.timer_channel_output_struct_para_init:0000000000000000 timer_channel_output_struct_para_init
     /tmp/ccsChQDP.s:1449   .text.timer_channel_output_config:0000000000000000 $t
     /tmp/ccsChQDP.s:1456   .text.timer_channel_output_config:0000000000000000 timer_channel_output_config
     /tmp/ccsChQDP.s:1469   .text.timer_channel_output_config:000000000000000a $d
     /tmp/ccsChQDP.s:1473   .text.timer_channel_output_config:0000000000000012 $t
     /tmp/ccsChQDP.s:1838   .text.timer_channel_output_config:00000000000001e0 $d
     /tmp/ccsChQDP.s:1843   .text.timer_channel_output_mode_config:0000000000000000 $t
     /tmp/ccsChQDP.s:1850   .text.timer_channel_output_mode_config:0000000000000000 timer_channel_output_mode_config
     /tmp/ccsChQDP.s:1863   .text.timer_channel_output_mode_config:0000000000000008 $d
     /tmp/ccsChQDP.s:1867   .text.timer_channel_output_mode_config:000000000000000c $t
     /tmp/ccsChQDP.s:1937   .text.timer_channel_output_pulse_value_config:0000000000000000 $t
     /tmp/ccsChQDP.s:1944   .text.timer_channel_output_pulse_value_config:0000000000000000 timer_channel_output_pulse_value_config
     /tmp/ccsChQDP.s:1957   .text.timer_channel_output_pulse_value_config:0000000000000008 $d
     /tmp/ccsChQDP.s:1961   .text.timer_channel_output_pulse_value_config:000000000000000c $t
     /tmp/ccsChQDP.s:1992   .text.timer_channel_output_shadow_config:0000000000000000 $t
     /tmp/ccsChQDP.s:1999   .text.timer_channel_output_shadow_config:0000000000000000 timer_channel_output_shadow_config
     /tmp/ccsChQDP.s:2012   .text.timer_channel_output_shadow_config:0000000000000008 $d
     /tmp/ccsChQDP.s:2016   .text.timer_channel_output_shadow_config:000000000000000c $t
     /tmp/ccsChQDP.s:2086   .text.timer_channel_output_fast_config:0000000000000000 $t
     /tmp/ccsChQDP.s:2093   .text.timer_channel_output_fast_config:0000000000000000 timer_channel_output_fast_config
     /tmp/ccsChQDP.s:2106   .text.timer_channel_output_fast_config:0000000000000008 $d
     /tmp/ccsChQDP.s:2110   .text.timer_channel_output_fast_config:000000000000000c $t
     /tmp/ccsChQDP.s:2180   .text.timer_channel_output_clear_config:0000000000000000 $t
     /tmp/ccsChQDP.s:2187   .text.timer_channel_output_clear_config:0000000000000000 timer_channel_output_clear_config
     /tmp/ccsChQDP.s:2200   .text.timer_channel_output_clear_config:0000000000000008 $d
     /tmp/ccsChQDP.s:2204   .text.timer_channel_output_clear_config:000000000000000c $t
     /tmp/ccsChQDP.s:2274   .text.timer_channel_output_polarity_config:0000000000000000 $t
     /tmp/ccsChQDP.s:2281   .text.timer_channel_output_polarity_config:0000000000000000 timer_channel_output_polarity_config
     /tmp/ccsChQDP.s:2294   .text.timer_channel_output_polarity_config:0000000000000008 $d
     /tmp/ccsChQDP.s:2298   .text.timer_channel_output_polarity_config:000000000000000c $t
     /tmp/ccsChQDP.s:2368   .text.timer_channel_complementary_output_polarity_config:0000000000000000 $t
     /tmp/ccsChQDP.s:2375   .text.timer_channel_complementary_output_polarity_config:0000000000000000 timer_channel_complementary_output_polarity_config
     /tmp/ccsChQDP.s:2446   .text.timer_channel_output_state_config:0000000000000000 $t
     /tmp/ccsChQDP.s:2453   .text.timer_channel_output_state_config:0000000000000000 timer_channel_output_state_config
     /tmp/ccsChQDP.s:2466   .text.timer_channel_output_state_config:0000000000000008 $d
     /tmp/ccsChQDP.s:2470   .text.timer_channel_output_state_config:000000000000000c $t
     /tmp/ccsChQDP.s:2540   .text.timer_channel_complementary_output_state_config:0000000000000000 $t
     /tmp/ccsChQDP.s:2547   .text.timer_channel_complementary_output_state_config:0000000000000000 timer_channel_complementary_output_state_config
     /tmp/ccsChQDP.s:2618   .text.timer_channel_input_struct_para_init:0000000000000000 $t
     /tmp/ccsChQDP.s:2625   .text.timer_channel_input_struct_para_init:0000000000000000 timer_channel_input_struct_para_init
     /tmp/ccsChQDP.s:2653   .text.timer_channel_input_capture_prescaler_config:0000000000000000 $t
ARM GAS  /tmp/ccsChQDP.s 			page 116


     /tmp/ccsChQDP.s:2660   .text.timer_channel_input_capture_prescaler_config:0000000000000000 timer_channel_input_capture_prescaler_config
     /tmp/ccsChQDP.s:2673   .text.timer_channel_input_capture_prescaler_config:0000000000000008 $d
     /tmp/ccsChQDP.s:2677   .text.timer_channel_input_capture_prescaler_config:000000000000000c $t
     /tmp/ccsChQDP.s:2747   .text.timer_input_capture_config:0000000000000000 $t
     /tmp/ccsChQDP.s:2754   .text.timer_input_capture_config:0000000000000000 timer_input_capture_config
     /tmp/ccsChQDP.s:2771   .text.timer_input_capture_config:000000000000000a $d
     /tmp/ccsChQDP.s:2775   .text.timer_input_capture_config:000000000000000e $t
     /tmp/ccsChQDP.s:2997   .text.timer_channel_capture_value_register_read:0000000000000000 $t
     /tmp/ccsChQDP.s:3004   .text.timer_channel_capture_value_register_read:0000000000000000 timer_channel_capture_value_register_read
     /tmp/ccsChQDP.s:3018   .text.timer_channel_capture_value_register_read:0000000000000008 $d
     /tmp/ccsChQDP.s:3022   .text.timer_channel_capture_value_register_read:000000000000000c $t
     /tmp/ccsChQDP.s:3066   .text.timer_input_pwm_capture_config:0000000000000000 $t
     /tmp/ccsChQDP.s:3073   .text.timer_input_pwm_capture_config:0000000000000000 timer_input_pwm_capture_config
     /tmp/ccsChQDP.s:3344   .text.timer_hall_mode_config:0000000000000000 $t
     /tmp/ccsChQDP.s:3351   .text.timer_hall_mode_config:0000000000000000 timer_hall_mode_config
     /tmp/ccsChQDP.s:3386   .text.timer_input_trigger_source_select:0000000000000000 $t
     /tmp/ccsChQDP.s:3393   .text.timer_input_trigger_source_select:0000000000000000 timer_input_trigger_source_select
     /tmp/ccsChQDP.s:3417   .text.timer_master_output_trigger_source_select:0000000000000000 $t
     /tmp/ccsChQDP.s:3424   .text.timer_master_output_trigger_source_select:0000000000000000 timer_master_output_trigger_source_select
     /tmp/ccsChQDP.s:3448   .text.timer_slave_mode_select:0000000000000000 $t
     /tmp/ccsChQDP.s:3455   .text.timer_slave_mode_select:0000000000000000 timer_slave_mode_select
     /tmp/ccsChQDP.s:3479   .text.timer_master_slave_mode_config:0000000000000000 $t
     /tmp/ccsChQDP.s:3486   .text.timer_master_slave_mode_config:0000000000000000 timer_master_slave_mode_config
     /tmp/ccsChQDP.s:3521   .text.timer_external_trigger_config:0000000000000000 $t
     /tmp/ccsChQDP.s:3528   .text.timer_external_trigger_config:0000000000000000 timer_external_trigger_config
     /tmp/ccsChQDP.s:3570   .text.timer_quadrature_decoder_mode_config:0000000000000000 $t
     /tmp/ccsChQDP.s:3577   .text.timer_quadrature_decoder_mode_config:0000000000000000 timer_quadrature_decoder_mode_config
     /tmp/ccsChQDP.s:3643   .text.timer_internal_clock_config:0000000000000000 $t
     /tmp/ccsChQDP.s:3650   .text.timer_internal_clock_config:0000000000000000 timer_internal_clock_config
     /tmp/ccsChQDP.s:3669   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 $t
     /tmp/ccsChQDP.s:3676   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 timer_internal_trigger_as_external_clock_config
     /tmp/ccsChQDP.s:3709   .text.timer_external_trigger_as_external_clock_config:0000000000000000 $t
     /tmp/ccsChQDP.s:3716   .text.timer_external_trigger_as_external_clock_config:0000000000000000 timer_external_trigger_as_external_clock_config
     /tmp/ccsChQDP.s:3849   .text.timer_external_clock_mode0_config:0000000000000000 $t
     /tmp/ccsChQDP.s:3856   .text.timer_external_clock_mode0_config:0000000000000000 timer_external_clock_mode0_config
     /tmp/ccsChQDP.s:3889   .text.timer_external_clock_mode1_config:0000000000000000 $t
     /tmp/ccsChQDP.s:3896   .text.timer_external_clock_mode1_config:0000000000000000 timer_external_clock_mode1_config
     /tmp/ccsChQDP.s:3924   .text.timer_external_clock_mode1_disable:0000000000000000 $t
     /tmp/ccsChQDP.s:3931   .text.timer_external_clock_mode1_disable:0000000000000000 timer_external_clock_mode1_disable
     /tmp/ccsChQDP.s:3950   .text.timer_write_chxval_register_config:0000000000000000 $t
     /tmp/ccsChQDP.s:3957   .text.timer_write_chxval_register_config:0000000000000000 timer_write_chxval_register_config
     /tmp/ccsChQDP.s:3992   .text.timer_output_value_selection_config:0000000000000000 $t
     /tmp/ccsChQDP.s:3999   .text.timer_output_value_selection_config:0000000000000000 timer_output_value_selection_config
     /tmp/ccsChQDP.s:4034   .text.timer_interrupt_enable:0000000000000000 $t
     /tmp/ccsChQDP.s:4041   .text.timer_interrupt_enable:0000000000000000 timer_interrupt_enable
     /tmp/ccsChQDP.s:4060   .text.timer_interrupt_disable:0000000000000000 $t
     /tmp/ccsChQDP.s:4067   .text.timer_interrupt_disable:0000000000000000 timer_interrupt_disable
     /tmp/ccsChQDP.s:4086   .text.timer_interrupt_flag_get:0000000000000000 $t
     /tmp/ccsChQDP.s:4093   .text.timer_interrupt_flag_get:0000000000000000 timer_interrupt_flag_get
     /tmp/ccsChQDP.s:4132   .text.timer_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccsChQDP.s:4139   .text.timer_interrupt_flag_clear:0000000000000000 timer_interrupt_flag_clear
     /tmp/ccsChQDP.s:4159   .text.timer_flag_get:0000000000000000 $t
     /tmp/ccsChQDP.s:4166   .text.timer_flag_get:0000000000000000 timer_flag_get
     /tmp/ccsChQDP.s:4190   .text.timer_flag_clear:0000000000000000 $t
     /tmp/ccsChQDP.s:4197   .text.timer_flag_clear:0000000000000000 timer_flag_clear

UNDEFINED SYMBOLS
ARM GAS  /tmp/ccsChQDP.s 			page 117


rcu_periph_reset_enable
rcu_periph_reset_disable
