INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alx30/Documents/CPUProject/CPUProject/CPUProject.srcs/sources_1/new/counter4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alx30/Documents/CPUProject/CPUProject/CPUProject.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
