{
  "module_name": "hw.c",
  "hash_id": "fdd94555f1ee3a2f8ea158efe17f8ffa3f0f0960dc26763f7893277054eaab93",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtlwifi/rtl8192ee/hw.c",
  "human_readable_source": "\n \n\n#include \"../wifi.h\"\n#include \"../efuse.h\"\n#include \"../base.h\"\n#include \"../regd.h\"\n#include \"../cam.h\"\n#include \"../ps.h\"\n#include \"../pci.h\"\n#include \"reg.h\"\n#include \"def.h\"\n#include \"phy.h\"\n#include \"dm.h\"\n#include \"fw.h\"\n#include \"led.h\"\n#include \"hw.h\"\n#include \"../pwrseqcmd.h\"\n#include \"pwrseq.h\"\n\n#define LLT_CONFIG\t5\n\nstatic void _rtl92ee_set_bcn_ctrl_reg(struct ieee80211_hw *hw,\n\t\t\t\t      u8 set_bits, u8 clear_bits)\n{\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\trtlpci->reg_bcn_ctrl_val |= set_bits;\n\trtlpci->reg_bcn_ctrl_val &= ~clear_bits;\n\n\trtl_write_byte(rtlpriv, REG_BCN_CTRL, (u8)rtlpci->reg_bcn_ctrl_val);\n}\n\nstatic void _rtl92ee_stop_tx_beacon(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu8 tmp;\n\n\ttmp = rtl_read_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2);\n\trtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2, tmp & (~BIT(6)));\n\trtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0x64);\n\ttmp = rtl_read_byte(rtlpriv, REG_TBTT_PROHIBIT + 2);\n\ttmp &= ~(BIT(0));\n\trtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 2, tmp);\n}\n\nstatic void _rtl92ee_resume_tx_beacon(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu8 tmp;\n\n\ttmp = rtl_read_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2);\n\trtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2, tmp | BIT(6));\n\trtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0xff);\n\ttmp = rtl_read_byte(rtlpriv, REG_TBTT_PROHIBIT + 2);\n\ttmp |= BIT(0);\n\trtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 2, tmp);\n}\n\nstatic void _rtl92ee_enable_bcn_sub_func(struct ieee80211_hw *hw)\n{\n\t_rtl92ee_set_bcn_ctrl_reg(hw, 0, BIT(1));\n}\n\nstatic void _rtl92ee_disable_bcn_sub_func(struct ieee80211_hw *hw)\n{\n\t_rtl92ee_set_bcn_ctrl_reg(hw, BIT(1), 0);\n}\n\nstatic void _rtl92ee_set_fw_clock_on(struct ieee80211_hw *hw,\n\t\t\t\t     u8 rpwm_val, bool b_need_turn_off_ckk)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tbool b_support_remote_wake_up;\n\tu32 count = 0, isr_regaddr, content;\n\tbool b_schedule_timer = b_need_turn_off_ckk;\n\n\trtlpriv->cfg->ops->get_hw_reg(hw, HAL_DEF_WOWLAN,\n\t\t\t\t      (u8 *)(&b_support_remote_wake_up));\n\n\tif (!rtlhal->fw_ready)\n\t\treturn;\n\tif (!rtlpriv->psc.fw_current_inpsmode)\n\t\treturn;\n\n\twhile (1) {\n\t\tspin_lock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\tif (rtlhal->fw_clk_change_in_progress) {\n\t\t\twhile (rtlhal->fw_clk_change_in_progress) {\n\t\t\t\tspin_unlock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\t\t\tcount++;\n\t\t\t\tudelay(100);\n\t\t\t\tif (count > 1000)\n\t\t\t\t\treturn;\n\t\t\t\tspin_lock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\t\t}\n\t\t\tspin_unlock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\t} else {\n\t\t\trtlhal->fw_clk_change_in_progress = false;\n\t\t\tspin_unlock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\t\tbreak;\n\t\t}\n\t}\n\n\tif (IS_IN_LOW_POWER_STATE_92E(rtlhal->fw_ps_state)) {\n\t\trtlpriv->cfg->ops->get_hw_reg(hw, HW_VAR_SET_RPWM,\n\t\t\t\t\t      (u8 *)(&rpwm_val));\n\t\tif (FW_PS_IS_ACK(rpwm_val)) {\n\t\t\tisr_regaddr = REG_HISR;\n\t\t\tcontent = rtl_read_dword(rtlpriv, isr_regaddr);\n\t\t\twhile (!(content & IMR_CPWM) && (count < 500)) {\n\t\t\t\tudelay(50);\n\t\t\t\tcount++;\n\t\t\t\tcontent = rtl_read_dword(rtlpriv, isr_regaddr);\n\t\t\t}\n\n\t\t\tif (content & IMR_CPWM) {\n\t\t\t\trtl_write_word(rtlpriv, isr_regaddr, 0x0100);\n\t\t\t\trtlhal->fw_ps_state = FW_PS_STATE_RF_ON_92E;\n\t\t\t\trtl_dbg(rtlpriv, COMP_POWER, DBG_LOUD,\n\t\t\t\t\t\"Receive CPWM INT!!! PSState = %X\\n\",\n\t\t\t\t\trtlhal->fw_ps_state);\n\t\t\t}\n\t\t}\n\n\t\tspin_lock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\trtlhal->fw_clk_change_in_progress = false;\n\t\tspin_unlock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\tif (b_schedule_timer) {\n\t\t\tmod_timer(&rtlpriv->works.fw_clockoff_timer,\n\t\t\t\t  jiffies + MSECS(10));\n\t\t}\n\t} else  {\n\t\tspin_lock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\trtlhal->fw_clk_change_in_progress = false;\n\t\tspin_unlock_bh(&rtlpriv->locks.fw_ps_lock);\n\t}\n}\n\nstatic void _rtl92ee_set_fw_clock_off(struct ieee80211_hw *hw, u8 rpwm_val)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tstruct rtl8192_tx_ring *ring;\n\tenum rf_pwrstate rtstate;\n\tbool b_schedule_timer = false;\n\tu8 queue;\n\n\tif (!rtlhal->fw_ready)\n\t\treturn;\n\tif (!rtlpriv->psc.fw_current_inpsmode)\n\t\treturn;\n\tif (!rtlhal->allow_sw_to_change_hwclc)\n\t\treturn;\n\n\trtlpriv->cfg->ops->get_hw_reg(hw, HW_VAR_RF_STATE, (u8 *)(&rtstate));\n\tif (rtstate == ERFOFF || rtlpriv->psc.inactive_pwrstate == ERFOFF)\n\t\treturn;\n\n\tfor (queue = 0; queue < RTL_PCI_MAX_TX_QUEUE_COUNT; queue++) {\n\t\tring = &rtlpci->tx_ring[queue];\n\t\tif (skb_queue_len(&ring->queue)) {\n\t\t\tb_schedule_timer = true;\n\t\t\tbreak;\n\t\t}\n\t}\n\n\tif (b_schedule_timer) {\n\t\tmod_timer(&rtlpriv->works.fw_clockoff_timer,\n\t\t\t  jiffies + MSECS(10));\n\t\treturn;\n\t}\n\n\tif (FW_PS_STATE(rtlhal->fw_ps_state) != FW_PS_STATE_RF_OFF_LOW_PWR) {\n\t\tspin_lock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\tif (!rtlhal->fw_clk_change_in_progress) {\n\t\t\trtlhal->fw_clk_change_in_progress = true;\n\t\t\tspin_unlock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\t\trtlhal->fw_ps_state = FW_PS_STATE(rpwm_val);\n\t\t\trtl_write_word(rtlpriv, REG_HISR, 0x0100);\n\t\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_SET_RPWM,\n\t\t\t\t\t\t      (u8 *)(&rpwm_val));\n\t\t\tspin_lock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\t\trtlhal->fw_clk_change_in_progress = false;\n\t\t\tspin_unlock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\t} else {\n\t\t\tspin_unlock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\t\tmod_timer(&rtlpriv->works.fw_clockoff_timer,\n\t\t\t\t  jiffies + MSECS(10));\n\t\t}\n\t}\n}\n\nstatic void _rtl92ee_set_fw_ps_rf_on(struct ieee80211_hw *hw)\n{\n\tu8 rpwm_val = 0;\n\n\trpwm_val |= (FW_PS_STATE_RF_OFF_92E | FW_PS_ACK);\n\t_rtl92ee_set_fw_clock_on(hw, rpwm_val, true);\n}\n\nstatic void _rtl92ee_set_fw_ps_rf_off_low_power(struct ieee80211_hw *hw)\n{\n\tu8 rpwm_val = 0;\n\n\trpwm_val |= FW_PS_STATE_RF_OFF_LOW_PWR;\n\t_rtl92ee_set_fw_clock_off(hw, rpwm_val);\n}\n\nvoid rtl92ee_fw_clk_off_timer_callback(unsigned long data)\n{\n\tstruct ieee80211_hw *hw = (struct ieee80211_hw *)data;\n\n\t_rtl92ee_set_fw_ps_rf_off_low_power(hw);\n}\n\nstatic void _rtl92ee_fwlps_leave(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tbool fw_current_inps = false;\n\tu8 rpwm_val = 0, fw_pwrmode = FW_PS_ACTIVE_MODE;\n\n\tif (ppsc->low_power_enable) {\n\t\trpwm_val = (FW_PS_STATE_ALL_ON_92E | FW_PS_ACK); \n\t\t_rtl92ee_set_fw_clock_on(hw, rpwm_val, false);\n\t\trtlhal->allow_sw_to_change_hwclc = false;\n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_H2C_FW_PWRMODE,\n\t\t\t\t\t      (u8 *)(&fw_pwrmode));\n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_FW_PSMODE_STATUS,\n\t\t\t\t\t      (u8 *)(&fw_current_inps));\n\t} else {\n\t\trpwm_val = FW_PS_STATE_ALL_ON_92E;\t \n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_SET_RPWM,\n\t\t\t\t\t      (u8 *)(&rpwm_val));\n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_H2C_FW_PWRMODE,\n\t\t\t\t\t      (u8 *)(&fw_pwrmode));\n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_FW_PSMODE_STATUS,\n\t\t\t\t\t      (u8 *)(&fw_current_inps));\n\t}\n}\n\nstatic void _rtl92ee_fwlps_enter(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tbool fw_current_inps = true;\n\tu8 rpwm_val;\n\n\tif (ppsc->low_power_enable) {\n\t\trpwm_val = FW_PS_STATE_RF_OFF_LOW_PWR;\t \n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_FW_PSMODE_STATUS,\n\t\t\t\t\t      (u8 *)(&fw_current_inps));\n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_H2C_FW_PWRMODE,\n\t\t\t\t\t      (u8 *)(&ppsc->fwctrl_psmode));\n\t\trtlhal->allow_sw_to_change_hwclc = true;\n\t\t_rtl92ee_set_fw_clock_off(hw, rpwm_val);\n\t} else {\n\t\trpwm_val = FW_PS_STATE_RF_OFF_92E;\t \n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_FW_PSMODE_STATUS,\n\t\t\t\t\t      (u8 *)(&fw_current_inps));\n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_H2C_FW_PWRMODE,\n\t\t\t\t\t      (u8 *)(&ppsc->fwctrl_psmode));\n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_SET_RPWM,\n\t\t\t\t\t      (u8 *)(&rpwm_val));\n\t}\n}\n\nvoid rtl92ee_get_hw_reg(struct ieee80211_hw *hw, u8 variable, u8 *val)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\n\tswitch (variable) {\n\tcase HW_VAR_RCR:\n\t\t*((u32 *)(val)) = rtlpci->receive_config;\n\t\tbreak;\n\tcase HW_VAR_RF_STATE:\n\t\t*((enum rf_pwrstate *)(val)) = ppsc->rfpwr_state;\n\t\tbreak;\n\tcase HW_VAR_FWLPS_RF_ON:{\n\t\t\tenum rf_pwrstate rfstate;\n\t\t\tu32 val_rcr;\n\n\t\t\trtlpriv->cfg->ops->get_hw_reg(hw, HW_VAR_RF_STATE,\n\t\t\t\t\t\t      (u8 *)(&rfstate));\n\t\t\tif (rfstate == ERFOFF) {\n\t\t\t\t*((bool *)(val)) = true;\n\t\t\t} else {\n\t\t\t\tval_rcr = rtl_read_dword(rtlpriv, REG_RCR);\n\t\t\t\tval_rcr &= 0x00070000;\n\t\t\t\tif (val_rcr)\n\t\t\t\t\t*((bool *)(val)) = false;\n\t\t\t\telse\n\t\t\t\t\t*((bool *)(val)) = true;\n\t\t\t}\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_FW_PSMODE_STATUS:\n\t\t*((bool *)(val)) = ppsc->fw_current_inpsmode;\n\t\tbreak;\n\tcase HW_VAR_CORRECT_TSF:{\n\t\tu64 tsf;\n\t\tu32 *ptsf_low = (u32 *)&tsf;\n\t\tu32 *ptsf_high = ((u32 *)&tsf) + 1;\n\n\t\t*ptsf_high = rtl_read_dword(rtlpriv, (REG_TSFTR + 4));\n\t\t*ptsf_low = rtl_read_dword(rtlpriv, REG_TSFTR);\n\n\t\t*((u64 *)(val)) = tsf;\n\t\t}\n\t\tbreak;\n\tcase HAL_DEF_WOWLAN:\n\t\tbreak;\n\tdefault:\n\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_DMESG,\n\t\t\t\"switch case %#x not processed\\n\", variable);\n\t\tbreak;\n\t}\n}\n\nstatic void _rtl92ee_download_rsvd_page(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu8 tmp_regcr, tmp_reg422;\n\tu8 bcnvalid_reg, txbc_reg;\n\tu8 count = 0, dlbcn_count = 0;\n\tbool b_recover = false;\n\n\t \n\ttmp_regcr = rtl_read_byte(rtlpriv, REG_CR + 1);\n\trtl_write_byte(rtlpriv, REG_CR + 1, tmp_regcr | BIT(0));\n\n\t \n\t_rtl92ee_set_bcn_ctrl_reg(hw, 0, BIT(3));\n\t_rtl92ee_set_bcn_ctrl_reg(hw, BIT(4), 0);\n\n\t \n\ttmp_reg422 = rtl_read_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2);\n\trtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2, tmp_reg422 & (~BIT(6)));\n\n\tif (tmp_reg422 & BIT(6))\n\t\tb_recover = true;\n\n\tdo {\n\t\t \n\t\tbcnvalid_reg = rtl_read_byte(rtlpriv, REG_DWBCN0_CTRL + 2);\n\t\trtl_write_byte(rtlpriv, REG_DWBCN0_CTRL + 2,\n\t\t\t       bcnvalid_reg | BIT(0));\n\n\t\t \n\t\trtl92ee_set_fw_rsvdpagepkt(hw, false);\n\n\t\ttxbc_reg = rtl_read_byte(rtlpriv, REG_MGQ_TXBD_NUM + 3);\n\t\tcount = 0;\n\t\twhile ((txbc_reg & BIT(4)) && count < 20) {\n\t\t\tcount++;\n\t\t\tudelay(10);\n\t\t\ttxbc_reg = rtl_read_byte(rtlpriv, REG_MGQ_TXBD_NUM + 3);\n\t\t}\n\t\trtl_write_byte(rtlpriv, REG_MGQ_TXBD_NUM + 3,\n\t\t\t       txbc_reg | BIT(4));\n\n\t\t \n\t\tbcnvalid_reg = rtl_read_byte(rtlpriv, REG_DWBCN0_CTRL + 2);\n\t\tcount = 0;\n\t\twhile (!(bcnvalid_reg & BIT(0)) && count < 20) {\n\t\t\tcount++;\n\t\t\tudelay(50);\n\t\t\tbcnvalid_reg = rtl_read_byte(rtlpriv,\n\t\t\t\t\t\t     REG_DWBCN0_CTRL + 2);\n\t\t}\n\n\t\tif (bcnvalid_reg & BIT(0))\n\t\t\trtl_write_byte(rtlpriv, REG_DWBCN0_CTRL + 2, BIT(0));\n\n\t\tdlbcn_count++;\n\t} while (!(bcnvalid_reg & BIT(0)) && dlbcn_count < 5);\n\n\tif (!(bcnvalid_reg & BIT(0)))\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\t\"Download RSVD page failed!\\n\");\n\n\t \n\t_rtl92ee_set_bcn_ctrl_reg(hw, BIT(3), 0);\n\t_rtl92ee_set_bcn_ctrl_reg(hw, 0, BIT(4));\n\n\tif (b_recover)\n\t\trtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2, tmp_reg422);\n\n\ttmp_regcr = rtl_read_byte(rtlpriv, REG_CR + 1);\n\trtl_write_byte(rtlpriv, REG_CR + 1, tmp_regcr & (~BIT(0)));\n}\n\nvoid rtl92ee_set_hw_reg(struct ieee80211_hw *hw, u8 variable, u8 *val)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tstruct rtl_efuse *efuse = rtl_efuse(rtl_priv(hw));\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tu8 idx;\n\n\tswitch (variable) {\n\tcase HW_VAR_ETHER_ADDR:\n\t\tfor (idx = 0; idx < ETH_ALEN; idx++)\n\t\t\trtl_write_byte(rtlpriv, (REG_MACID + idx), val[idx]);\n\t\tbreak;\n\tcase HW_VAR_BASIC_RATE:{\n\t\tu16 b_rate_cfg = ((u16 *)val)[0];\n\n\t\tb_rate_cfg = b_rate_cfg & 0x15f;\n\t\tb_rate_cfg |= 0x01;\n\t\tb_rate_cfg = (b_rate_cfg | 0xd) & (~BIT(1));\n\t\trtl_write_byte(rtlpriv, REG_RRSR, b_rate_cfg & 0xff);\n\t\trtl_write_byte(rtlpriv, REG_RRSR + 1, (b_rate_cfg >> 8) & 0xff);\n\t\tbreak; }\n\tcase HW_VAR_BSSID:\n\t\tfor (idx = 0; idx < ETH_ALEN; idx++)\n\t\t\trtl_write_byte(rtlpriv, (REG_BSSID + idx), val[idx]);\n\t\tbreak;\n\tcase HW_VAR_SIFS:\n\t\trtl_write_byte(rtlpriv, REG_SIFS_CTX + 1, val[0]);\n\t\trtl_write_byte(rtlpriv, REG_SIFS_TRX + 1, val[1]);\n\n\t\trtl_write_byte(rtlpriv, REG_SPEC_SIFS + 1, val[0]);\n\t\trtl_write_byte(rtlpriv, REG_MAC_SPEC_SIFS + 1, val[0]);\n\n\t\tif (!mac->ht_enable)\n\t\t\trtl_write_word(rtlpriv, REG_RESP_SIFS_OFDM, 0x0e0e);\n\t\telse\n\t\t\trtl_write_word(rtlpriv, REG_RESP_SIFS_OFDM,\n\t\t\t\t       *((u16 *)val));\n\t\tbreak;\n\tcase HW_VAR_SLOT_TIME:{\n\t\tu8 e_aci;\n\n\t\trtl_dbg(rtlpriv, COMP_MLME, DBG_TRACE,\n\t\t\t\"HW_VAR_SLOT_TIME %x\\n\", val[0]);\n\n\t\trtl_write_byte(rtlpriv, REG_SLOT, val[0]);\n\n\t\tfor (e_aci = 0; e_aci < AC_MAX; e_aci++) {\n\t\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_AC_PARAM,\n\t\t\t\t\t\t      (u8 *)(&e_aci));\n\t\t}\n\t\tbreak; }\n\tcase HW_VAR_ACK_PREAMBLE:{\n\t\tu8 reg_tmp;\n\t\tu8 short_preamble = (bool)(*(u8 *)val);\n\n\t\treg_tmp = (rtlpriv->mac80211.cur_40_prime_sc) << 5;\n\t\tif (short_preamble)\n\t\t\treg_tmp |= 0x80;\n\t\trtl_write_byte(rtlpriv, REG_RRSR + 2, reg_tmp);\n\t\trtlpriv->mac80211.short_preamble = short_preamble;\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_WPA_CONFIG:\n\t\trtl_write_byte(rtlpriv, REG_SECCFG, *((u8 *)val));\n\t\tbreak;\n\tcase HW_VAR_AMPDU_FACTOR:{\n\t\tu8 regtoset_normal[4] = { 0x41, 0xa8, 0x72, 0xb9 };\n\t\tu8 fac;\n\t\tu8 *reg = NULL;\n\t\tu8 i = 0;\n\n\t\treg = regtoset_normal;\n\n\t\tfac = *((u8 *)val);\n\t\tif (fac <= 3) {\n\t\t\tfac = (1 << (fac + 2));\n\t\t\tif (fac > 0xf)\n\t\t\t\tfac = 0xf;\n\t\t\tfor (i = 0; i < 4; i++) {\n\t\t\t\tif ((reg[i] & 0xf0) > (fac << 4))\n\t\t\t\t\treg[i] = (reg[i] & 0x0f) |\n\t\t\t\t\t\t(fac << 4);\n\t\t\t\tif ((reg[i] & 0x0f) > fac)\n\t\t\t\t\treg[i] = (reg[i] & 0xf0) | fac;\n\t\t\t\trtl_write_byte(rtlpriv,\n\t\t\t\t\t       (REG_AGGLEN_LMT + i),\n\t\t\t\t\t       reg[i]);\n\t\t\t}\n\t\t\trtl_dbg(rtlpriv, COMP_MLME, DBG_LOUD,\n\t\t\t\t\"Set HW_VAR_AMPDU_FACTOR:%#x\\n\", fac);\n\t\t}\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_AC_PARAM:{\n\t\tu8 e_aci = *((u8 *)val);\n\n\t\tif (rtlpci->acm_method != EACMWAY2_SW)\n\t\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_ACM_CTRL,\n\t\t\t\t\t\t      (u8 *)(&e_aci));\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_ACM_CTRL:{\n\t\tu8 e_aci = *((u8 *)val);\n\t\tunion aci_aifsn *aifs = (union aci_aifsn *)(&mac->ac[0].aifs);\n\n\t\tu8 acm = aifs->f.acm;\n\t\tu8 acm_ctrl = rtl_read_byte(rtlpriv, REG_ACMHWCTRL);\n\n\t\tacm_ctrl = acm_ctrl | ((rtlpci->acm_method == 2) ? 0x0 : 0x1);\n\n\t\tif (acm) {\n\t\t\tswitch (e_aci) {\n\t\t\tcase AC0_BE:\n\t\t\t\tacm_ctrl |= ACMHW_BEQEN;\n\t\t\t\tbreak;\n\t\t\tcase AC2_VI:\n\t\t\t\tacm_ctrl |= ACMHW_VIQEN;\n\t\t\t\tbreak;\n\t\t\tcase AC3_VO:\n\t\t\t\tacm_ctrl |= ACMHW_VOQEN;\n\t\t\t\tbreak;\n\t\t\tdefault:\n\t\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_WARNING,\n\t\t\t\t\t\"HW_VAR_ACM_CTRL acm set failed: eACI is %d\\n\",\n\t\t\t\t\tacm);\n\t\t\t\tbreak;\n\t\t\t}\n\t\t} else {\n\t\t\tswitch (e_aci) {\n\t\t\tcase AC0_BE:\n\t\t\t\tacm_ctrl &= (~ACMHW_BEQEN);\n\t\t\t\tbreak;\n\t\t\tcase AC2_VI:\n\t\t\t\tacm_ctrl &= (~ACMHW_VIQEN);\n\t\t\t\tbreak;\n\t\t\tcase AC3_VO:\n\t\t\t\tacm_ctrl &= (~ACMHW_VOQEN);\n\t\t\t\tbreak;\n\t\t\tdefault:\n\t\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_DMESG,\n\t\t\t\t\t\"switch case %#x not processed\\n\",\n\t\t\t\t\te_aci);\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\n\t\trtl_dbg(rtlpriv, COMP_QOS, DBG_TRACE,\n\t\t\t\"SetHwReg8190pci(): [HW_VAR_ACM_CTRL] Write 0x%X\\n\",\n\t\t\tacm_ctrl);\n\t\trtl_write_byte(rtlpriv, REG_ACMHWCTRL, acm_ctrl);\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_RCR:{\n\t\trtl_write_dword(rtlpriv, REG_RCR, ((u32 *)(val))[0]);\n\t\trtlpci->receive_config = ((u32 *)(val))[0];\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_RETRY_LIMIT:{\n\t\tu8 retry_limit = ((u8 *)(val))[0];\n\n\t\trtl_write_word(rtlpriv, REG_RETRY_LIMIT,\n\t\t\t       retry_limit << RETRY_LIMIT_SHORT_SHIFT |\n\t\t\t       retry_limit << RETRY_LIMIT_LONG_SHIFT);\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_DUAL_TSF_RST:\n\t\trtl_write_byte(rtlpriv, REG_DUAL_TSF_RST, (BIT(0) | BIT(1)));\n\t\tbreak;\n\tcase HW_VAR_EFUSE_BYTES:\n\t\tefuse->efuse_usedbytes = *((u16 *)val);\n\t\tbreak;\n\tcase HW_VAR_EFUSE_USAGE:\n\t\tefuse->efuse_usedpercentage = *((u8 *)val);\n\t\tbreak;\n\tcase HW_VAR_IO_CMD:\n\t\trtl92ee_phy_set_io_cmd(hw, (*(enum io_type *)val));\n\t\tbreak;\n\tcase HW_VAR_SET_RPWM:{\n\t\tu8 rpwm_val;\n\n\t\trpwm_val = rtl_read_byte(rtlpriv, REG_PCIE_HRPWM);\n\t\tudelay(1);\n\n\t\tif (rpwm_val & BIT(7)) {\n\t\t\trtl_write_byte(rtlpriv, REG_PCIE_HRPWM, (*(u8 *)val));\n\t\t} else {\n\t\t\trtl_write_byte(rtlpriv, REG_PCIE_HRPWM,\n\t\t\t\t       ((*(u8 *)val) | BIT(7)));\n\t\t}\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_H2C_FW_PWRMODE:\n\t\trtl92ee_set_fw_pwrmode_cmd(hw, (*(u8 *)val));\n\t\tbreak;\n\tcase HW_VAR_FW_PSMODE_STATUS:\n\t\tppsc->fw_current_inpsmode = *((bool *)val);\n\t\tbreak;\n\tcase HW_VAR_RESUME_CLK_ON:\n\t\t_rtl92ee_set_fw_ps_rf_on(hw);\n\t\tbreak;\n\tcase HW_VAR_FW_LPS_ACTION:{\n\t\tbool b_enter_fwlps = *((bool *)val);\n\n\t\tif (b_enter_fwlps)\n\t\t\t_rtl92ee_fwlps_enter(hw);\n\t\telse\n\t\t\t_rtl92ee_fwlps_leave(hw);\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_H2C_FW_JOINBSSRPT:{\n\t\tu8 mstatus = (*(u8 *)val);\n\n\t\tif (mstatus == RT_MEDIA_CONNECT) {\n\t\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_AID, NULL);\n\t\t\t_rtl92ee_download_rsvd_page(hw);\n\t\t}\n\t\trtl92ee_set_fw_media_status_rpt_cmd(hw, mstatus);\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_H2C_FW_P2P_PS_OFFLOAD:\n\t\trtl92ee_set_p2p_ps_offload_cmd(hw, (*(u8 *)val));\n\t\tbreak;\n\tcase HW_VAR_AID:{\n\t\tu16 u2btmp;\n\n\t\tu2btmp = rtl_read_word(rtlpriv, REG_BCN_PSR_RPT);\n\t\tu2btmp &= 0xC000;\n\t\trtl_write_word(rtlpriv, REG_BCN_PSR_RPT,\n\t\t\t       (u2btmp | mac->assoc_id));\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_CORRECT_TSF:{\n\t\tu8 btype_ibss = ((u8 *)(val))[0];\n\n\t\tif (btype_ibss)\n\t\t\t_rtl92ee_stop_tx_beacon(hw);\n\n\t\t_rtl92ee_set_bcn_ctrl_reg(hw, 0, BIT(3));\n\n\t\trtl_write_dword(rtlpriv, REG_TSFTR,\n\t\t\t\t(u32)(mac->tsf & 0xffffffff));\n\t\trtl_write_dword(rtlpriv, REG_TSFTR + 4,\n\t\t\t\t(u32)((mac->tsf >> 32) & 0xffffffff));\n\n\t\t_rtl92ee_set_bcn_ctrl_reg(hw, BIT(3), 0);\n\n\t\tif (btype_ibss)\n\t\t\t_rtl92ee_resume_tx_beacon(hw);\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_KEEP_ALIVE: {\n\t\tu8 array[2];\n\n\t\tarray[0] = 0xff;\n\t\tarray[1] = *((u8 *)val);\n\t\trtl92ee_fill_h2c_cmd(hw, H2C_92E_KEEP_ALIVE_CTRL, 2, array);\n\t\t}\n\t\tbreak;\n\tdefault:\n\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_DMESG,\n\t\t\t\"switch case %#x not processed\\n\", variable);\n\t\tbreak;\n\t}\n}\n\nstatic bool _rtl92ee_llt_table_init(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu8 txpktbuf_bndy;\n\tu8 u8tmp, testcnt = 0;\n\n\ttxpktbuf_bndy = 0xF7;\n\n\trtl_write_dword(rtlpriv, REG_RQPN, 0x80E60808);\n\n\trtl_write_byte(rtlpriv, REG_TRXFF_BNDY, txpktbuf_bndy);\n\trtl_write_word(rtlpriv, REG_TRXFF_BNDY + 2, 0x3d00 - 1);\n\n\trtl_write_byte(rtlpriv, REG_DWBCN0_CTRL + 1, txpktbuf_bndy);\n\trtl_write_byte(rtlpriv, REG_DWBCN1_CTRL + 1, txpktbuf_bndy);\n\n\trtl_write_byte(rtlpriv, REG_BCNQ_BDNY, txpktbuf_bndy);\n\trtl_write_byte(rtlpriv, REG_BCNQ1_BDNY, txpktbuf_bndy);\n\n\trtl_write_byte(rtlpriv, REG_MGQ_BDNY, txpktbuf_bndy);\n\trtl_write_byte(rtlpriv, 0x45D, txpktbuf_bndy);\n\n\trtl_write_byte(rtlpriv, REG_PBP, 0x31);\n\trtl_write_byte(rtlpriv, REG_RX_DRVINFO_SZ, 0x4);\n\n\tu8tmp = rtl_read_byte(rtlpriv, REG_AUTO_LLT + 2);\n\trtl_write_byte(rtlpriv, REG_AUTO_LLT + 2, u8tmp | BIT(0));\n\n\twhile (u8tmp & BIT(0)) {\n\t\tu8tmp = rtl_read_byte(rtlpriv, REG_AUTO_LLT + 2);\n\t\tudelay(10);\n\t\ttestcnt++;\n\t\tif (testcnt > 10)\n\t\t\tbreak;\n\t}\n\n\treturn true;\n}\n\nstatic void _rtl92ee_gen_refresh_led_state(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tenum rtl_led_pin pin0 = rtlpriv->ledctl.sw_led0;\n\n\tif (rtlpriv->rtlhal.up_first_time)\n\t\treturn;\n\n\tif (ppsc->rfoff_reason == RF_CHANGE_BY_IPS)\n\t\trtl92ee_sw_led_on(hw, pin0);\n\telse if (ppsc->rfoff_reason == RF_CHANGE_BY_INIT)\n\t\trtl92ee_sw_led_on(hw, pin0);\n\telse\n\t\trtl92ee_sw_led_off(hw, pin0);\n}\n\nstatic bool _rtl92ee_init_mac(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\n\tu8 bytetmp;\n\tu16 wordtmp;\n\tu32 dwordtmp;\n\n\trtl_write_byte(rtlpriv, REG_RSV_CTRL, 0x0);\n\n\tdwordtmp = rtl_read_dword(rtlpriv, REG_SYS_CFG1);\n\tif (dwordtmp & BIT(24)) {\n\t\trtl_write_byte(rtlpriv, 0x7c, 0xc3);\n\t} else {\n\t\tbytetmp = rtl_read_byte(rtlpriv, 0x16);\n\t\trtl_write_byte(rtlpriv, 0x16, bytetmp | BIT(4) | BIT(6));\n\t\trtl_write_byte(rtlpriv, 0x7c, 0x83);\n\t}\n\t \n\tbytetmp = rtl_read_byte(rtlpriv, REG_AFE_CTRL2);\n\tbytetmp &= 0xfb;\n\trtl_write_byte(rtlpriv, REG_AFE_CTRL2, bytetmp);\n\n\tdwordtmp = rtl_read_dword(rtlpriv, REG_AFE_CTRL4);\n\tdwordtmp &= 0xfffffc7f;\n\trtl_write_dword(rtlpriv, REG_AFE_CTRL4, dwordtmp);\n\n\t \n\tbytetmp = rtl_read_byte(rtlpriv, REG_AFE_CTRL2);\n\tbytetmp &= 0xbf;\n\trtl_write_byte(rtlpriv, REG_AFE_CTRL2, bytetmp);\n\n\tdwordtmp = rtl_read_dword(rtlpriv, REG_AFE_CTRL4);\n\tdwordtmp &= 0xffdfffff;\n\trtl_write_dword(rtlpriv, REG_AFE_CTRL4, dwordtmp);\n\n\t \n\tif (!rtl_hal_pwrseqcmdparsing(rtlpriv, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK,\n\t\t\t\t      PWR_INTF_PCI_MSK,\n\t\t\t\t      RTL8192E_NIC_ENABLE_FLOW)) {\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\t\"init MAC Fail as rtl_hal_pwrseqcmdparsing\\n\");\n\t\treturn false;\n\t}\n\n\t \n\tbytetmp = rtl_read_byte(rtlpriv, REG_CR);\n\tbytetmp = 0xff;\n\trtl_write_byte(rtlpriv, REG_CR, bytetmp);\n\tmdelay(2);\n\tbytetmp = 0x7f;\n\trtl_write_byte(rtlpriv, REG_HWSEQ_CTRL, bytetmp);\n\tmdelay(2);\n\n\t \n\tbytetmp = rtl_read_byte(rtlpriv, REG_SYS_CLKR);\n\trtl_write_byte(rtlpriv, REG_SYS_CLKR, bytetmp | BIT(3));\n\tbytetmp = rtl_read_byte(rtlpriv, REG_GPIO_MUXCFG + 1);\n\trtl_write_byte(rtlpriv, REG_GPIO_MUXCFG + 1, bytetmp & (~BIT(4)));\n\t \n\trtl_write_word(rtlpriv, REG_CR, 0x2ff);\n\n\tif (!rtlhal->mac_func_enable) {\n\t\tif (!_rtl92ee_llt_table_init(hw)) {\n\t\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\t\t\"LLT table init fail\\n\");\n\t\t\treturn false;\n\t\t}\n\t}\n\n\trtl_write_dword(rtlpriv, REG_HISR, 0xffffffff);\n\trtl_write_dword(rtlpriv, REG_HISRE, 0xffffffff);\n\n\twordtmp = rtl_read_word(rtlpriv, REG_TRXDMA_CTRL);\n\twordtmp &= 0xf;\n\twordtmp |= 0xF5B1;\n\trtl_write_word(rtlpriv, REG_TRXDMA_CTRL, wordtmp);\n\t \n\trtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 1, 0x1F);\n\n\t \n\trtl_write_dword(rtlpriv, REG_RCR, rtlpci->receive_config);\n\trtl_write_word(rtlpriv, REG_RXFLTMAP2, 0xffff);\n\n\t \n\trtl_write_dword(rtlpriv, REG_TCR, rtlpci->transmit_config);\n\n\t \n\tif (!rtlpriv->cfg->mod_params->dma64)\n\t\tgoto dma64_end;\n\n\trtl_write_dword(rtlpriv, REG_BCNQ_DESA + 4,\n\t\t\t((u64)rtlpci->tx_ring[BEACON_QUEUE].buffer_desc_dma) >>\n\t\t\t\t32);\n\trtl_write_dword(rtlpriv, REG_MGQ_DESA + 4,\n\t\t\t(u64)rtlpci->tx_ring[MGNT_QUEUE].buffer_desc_dma >> 32);\n\trtl_write_dword(rtlpriv, REG_VOQ_DESA + 4,\n\t\t\t(u64)rtlpci->tx_ring[VO_QUEUE].buffer_desc_dma >> 32);\n\trtl_write_dword(rtlpriv, REG_VIQ_DESA + 4,\n\t\t\t(u64)rtlpci->tx_ring[VI_QUEUE].buffer_desc_dma >> 32);\n\trtl_write_dword(rtlpriv, REG_BEQ_DESA + 4,\n\t\t\t(u64)rtlpci->tx_ring[BE_QUEUE].buffer_desc_dma >> 32);\n\trtl_write_dword(rtlpriv, REG_BKQ_DESA + 4,\n\t\t\t(u64)rtlpci->tx_ring[BK_QUEUE].buffer_desc_dma >> 32);\n\trtl_write_dword(rtlpriv, REG_HQ0_DESA + 4,\n\t\t\t(u64)rtlpci->tx_ring[HIGH_QUEUE].buffer_desc_dma >> 32);\n\n\trtl_write_dword(rtlpriv, REG_RX_DESA + 4,\n\t\t\t(u64)rtlpci->rx_ring[RX_MPDU_QUEUE].dma >> 32);\n\ndma64_end:\n\n\t \n\trtl_write_dword(rtlpriv, REG_BCNQ_DESA,\n\t\t\t((u64)rtlpci->tx_ring[BEACON_QUEUE].buffer_desc_dma) &\n\t\t\tDMA_BIT_MASK(32));\n\trtl_write_dword(rtlpriv, REG_MGQ_DESA,\n\t\t\t(u64)rtlpci->tx_ring[MGNT_QUEUE].buffer_desc_dma &\n\t\t\tDMA_BIT_MASK(32));\n\trtl_write_dword(rtlpriv, REG_VOQ_DESA,\n\t\t\t(u64)rtlpci->tx_ring[VO_QUEUE].buffer_desc_dma &\n\t\t\tDMA_BIT_MASK(32));\n\trtl_write_dword(rtlpriv, REG_VIQ_DESA,\n\t\t\t(u64)rtlpci->tx_ring[VI_QUEUE].buffer_desc_dma &\n\t\t\tDMA_BIT_MASK(32));\n\n\trtl_write_dword(rtlpriv, REG_BEQ_DESA,\n\t\t\t(u64)rtlpci->tx_ring[BE_QUEUE].buffer_desc_dma &\n\t\t\tDMA_BIT_MASK(32));\n\n\tdwordtmp = rtl_read_dword(rtlpriv, REG_BEQ_DESA);\n\n\trtl_write_dword(rtlpriv, REG_BKQ_DESA,\n\t\t\t(u64)rtlpci->tx_ring[BK_QUEUE].buffer_desc_dma &\n\t\t\tDMA_BIT_MASK(32));\n\trtl_write_dword(rtlpriv, REG_HQ0_DESA,\n\t\t\t(u64)rtlpci->tx_ring[HIGH_QUEUE].buffer_desc_dma &\n\t\t\tDMA_BIT_MASK(32));\n\n\trtl_write_dword(rtlpriv, REG_RX_DESA,\n\t\t\t(u64)rtlpci->rx_ring[RX_MPDU_QUEUE].dma &\n\t\t\tDMA_BIT_MASK(32));\n\n\t \n\n\trtl_write_dword(rtlpriv, REG_TSFTIMER_HCI, 0x3fffffff);\n\n\tbytetmp = rtl_read_byte(rtlpriv, REG_PCIE_CTRL_REG + 3);\n\trtl_write_byte(rtlpriv, REG_PCIE_CTRL_REG + 3, bytetmp | 0xF7);\n\n\trtl_write_dword(rtlpriv, REG_INT_MIG, 0);\n\n\trtl_write_dword(rtlpriv, REG_MCUTST_1, 0x0);\n\n\trtl_write_word(rtlpriv, REG_MGQ_TXBD_NUM,\n\t\t       TX_DESC_NUM_92E | ((RTL8192EE_SEG_NUM << 12) & 0x3000));\n\trtl_write_word(rtlpriv, REG_VOQ_TXBD_NUM,\n\t\t       TX_DESC_NUM_92E | ((RTL8192EE_SEG_NUM << 12) & 0x3000));\n\trtl_write_word(rtlpriv, REG_VIQ_TXBD_NUM,\n\t\t       TX_DESC_NUM_92E | ((RTL8192EE_SEG_NUM << 12) & 0x3000));\n\trtl_write_word(rtlpriv, REG_BEQ_TXBD_NUM,\n\t\t       TX_DESC_NUM_92E | ((RTL8192EE_SEG_NUM << 12) & 0x3000));\n\trtl_write_word(rtlpriv, REG_VOQ_TXBD_NUM,\n\t\t       TX_DESC_NUM_92E | ((RTL8192EE_SEG_NUM << 12) & 0x3000));\n\trtl_write_word(rtlpriv, REG_BKQ_TXBD_NUM,\n\t\t       TX_DESC_NUM_92E | ((RTL8192EE_SEG_NUM << 12) & 0x3000));\n\trtl_write_word(rtlpriv, REG_HI0Q_TXBD_NUM,\n\t\t       TX_DESC_NUM_92E | ((RTL8192EE_SEG_NUM << 12) & 0x3000));\n\trtl_write_word(rtlpriv, REG_HI1Q_TXBD_NUM,\n\t\t       TX_DESC_NUM_92E | ((RTL8192EE_SEG_NUM << 12) & 0x3000));\n\trtl_write_word(rtlpriv, REG_HI2Q_TXBD_NUM,\n\t\t       TX_DESC_NUM_92E | ((RTL8192EE_SEG_NUM << 12) & 0x3000));\n\trtl_write_word(rtlpriv, REG_HI3Q_TXBD_NUM,\n\t\t       TX_DESC_NUM_92E | ((RTL8192EE_SEG_NUM << 12) & 0x3000));\n\trtl_write_word(rtlpriv, REG_HI4Q_TXBD_NUM,\n\t\t       TX_DESC_NUM_92E | ((RTL8192EE_SEG_NUM << 12) & 0x3000));\n\trtl_write_word(rtlpriv, REG_HI5Q_TXBD_NUM,\n\t\t       TX_DESC_NUM_92E | ((RTL8192EE_SEG_NUM << 12) & 0x3000));\n\trtl_write_word(rtlpriv, REG_HI6Q_TXBD_NUM,\n\t\t       TX_DESC_NUM_92E | ((RTL8192EE_SEG_NUM << 12) & 0x3000));\n\trtl_write_word(rtlpriv, REG_HI7Q_TXBD_NUM,\n\t\t       TX_DESC_NUM_92E | ((RTL8192EE_SEG_NUM << 12) & 0x3000));\n\t \n\trtl_write_word(rtlpriv, REG_RX_RXBD_NUM,\n\t\t       RX_DESC_NUM_92E |\n\t\t       ((RTL8192EE_SEG_NUM << 13) & 0x6000) | 0x8000);\n\n\trtl_write_dword(rtlpriv, REG_TSFTIMER_HCI, 0XFFFFFFFF);\n\n\t_rtl92ee_gen_refresh_led_state(hw);\n\treturn true;\n}\n\nstatic void _rtl92ee_hw_configure(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tu32 reg_rrsr;\n\n\treg_rrsr = RATE_ALL_CCK | RATE_ALL_OFDM_AG;\n\t \n\trtl_write_dword(rtlpriv, REG_RRSR, reg_rrsr);\n\n\t \n\trtl_write_dword(rtlpriv, REG_ARFR0, 0x00000010);\n\trtl_write_dword(rtlpriv, REG_ARFR0 + 4, 0x3e0ff000);\n\n\t \n\trtl_write_dword(rtlpriv, REG_ARFR1, 0x00000010);\n\trtl_write_dword(rtlpriv, REG_ARFR1 + 4, 0x000ff000);\n\n\t \n\trtl_write_byte(rtlpriv, REG_SLOT, 0x09);\n\n\t \n\trtl_write_word(rtlpriv, REG_FWHW_TXQ_CTRL, 0x1F80);\n\n\t \n\trtl_write_word(rtlpriv, REG_RETRY_LIMIT, 0x0707);\n\n\t \n\trtl_write_dword(rtlpriv, REG_BAR_MODE_CTRL, 0x0201ffff);\n\n\t \n\trtl_write_dword(rtlpriv, REG_DARFRC, 0x01000000);\n\trtl_write_dword(rtlpriv, REG_DARFRC + 4, 0x07060504);\n\trtl_write_dword(rtlpriv, REG_RARFRC, 0x01000000);\n\trtl_write_dword(rtlpriv, REG_RARFRC + 4, 0x07060504);\n\n\t \n\trtl_write_byte(rtlpriv, REG_ATIMWND, 0x2);\n\trtl_write_byte(rtlpriv, REG_BCN_MAX_ERR, 0xff);\n\n\trtlpci->reg_bcn_ctrl_val = 0x1d;\n\trtl_write_byte(rtlpriv, REG_BCN_CTRL, rtlpci->reg_bcn_ctrl_val);\n\n\t \n\trtl_write_byte(rtlpriv, REG_BCN_CTRL_1, 0);\n\n\t \n\trtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0xff);  \n\n\trtl_write_byte(rtlpriv, REG_PIFS, 0);\n\trtl_write_byte(rtlpriv, REG_AGGR_BREAK_TIME, 0x16);\n\n\trtl_write_word(rtlpriv, REG_NAV_PROT_LEN, 0x0040);\n\trtl_write_word(rtlpriv, REG_PROT_MODE_CTRL, 0x08ff);\n\n\t \n\trtl_write_dword(rtlpriv, REG_FAST_EDCA_CTRL, 0x03086666);\n\n\t \n\trtl_write_byte(rtlpriv, REG_ACKTO, 0x40);\n\n\t \n\trtl_write_word(rtlpriv, REG_SPEC_SIFS, 0x100a);\n\trtl_write_word(rtlpriv, REG_MAC_SPEC_SIFS, 0x100a);\n\n\t \n\trtl_write_word(rtlpriv, REG_SIFS_CTX, 0x100a);\n\n\t \n\trtl_write_word(rtlpriv, REG_SIFS_TRX, 0x100a);\n\n\t \n\trtl_write_byte(rtlpriv, 0x4C7, 0x80);\n\n\trtl_write_byte(rtlpriv, REG_RX_PKT_LIMIT, 0x20);\n\n\trtl_write_word(rtlpriv, REG_MAX_AGGR_NUM, 0x1717);\n\n\t \n\trtl_write_dword(rtlpriv, REG_MAR, 0xffffffff);\n\trtl_write_dword(rtlpriv, REG_MAR + 4, 0xffffffff);\n}\n\nstatic void _rtl92ee_enable_aspm_back_door(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tu32 tmp32 = 0, count = 0;\n\tu8 tmp8 = 0;\n\n\trtl_write_word(rtlpriv, REG_BACKDOOR_DBI_DATA, 0x78);\n\trtl_write_byte(rtlpriv, REG_BACKDOOR_DBI_DATA + 2, 0x2);\n\ttmp8 = rtl_read_byte(rtlpriv, REG_BACKDOOR_DBI_DATA + 2);\n\tcount = 0;\n\twhile (tmp8 && count < 20) {\n\t\tudelay(10);\n\t\ttmp8 = rtl_read_byte(rtlpriv, REG_BACKDOOR_DBI_DATA + 2);\n\t\tcount++;\n\t}\n\n\tif (0 == tmp8) {\n\t\ttmp32 = rtl_read_dword(rtlpriv, REG_BACKDOOR_DBI_RDATA);\n\t\tif ((tmp32 & 0xff00) != 0x2000) {\n\t\t\ttmp32 &= 0xffff00ff;\n\t\t\trtl_write_dword(rtlpriv, REG_BACKDOOR_DBI_WDATA,\n\t\t\t\t\ttmp32 | BIT(13));\n\t\t\trtl_write_word(rtlpriv, REG_BACKDOOR_DBI_DATA, 0xf078);\n\t\t\trtl_write_byte(rtlpriv, REG_BACKDOOR_DBI_DATA + 2, 0x1);\n\n\t\t\ttmp8 = rtl_read_byte(rtlpriv,\n\t\t\t\t\t     REG_BACKDOOR_DBI_DATA + 2);\n\t\t\tcount = 0;\n\t\t\twhile (tmp8 && count < 20) {\n\t\t\t\tudelay(10);\n\t\t\t\ttmp8 = rtl_read_byte(rtlpriv,\n\t\t\t\t\t\t     REG_BACKDOOR_DBI_DATA + 2);\n\t\t\t\tcount++;\n\t\t\t}\n\t\t}\n\t}\n\n\trtl_write_word(rtlpriv, REG_BACKDOOR_DBI_DATA, 0x70c);\n\trtl_write_byte(rtlpriv, REG_BACKDOOR_DBI_DATA + 2, 0x2);\n\ttmp8 = rtl_read_byte(rtlpriv, REG_BACKDOOR_DBI_DATA + 2);\n\tcount = 0;\n\twhile (tmp8 && count < 20) {\n\t\tudelay(10);\n\t\ttmp8 = rtl_read_byte(rtlpriv, REG_BACKDOOR_DBI_DATA + 2);\n\t\tcount++;\n\t}\n\tif (0 == tmp8) {\n\t\ttmp32 = rtl_read_dword(rtlpriv, REG_BACKDOOR_DBI_RDATA);\n\t\trtl_write_dword(rtlpriv, REG_BACKDOOR_DBI_WDATA,\n\t\t\t\ttmp32 | BIT(31));\n\t\trtl_write_word(rtlpriv, REG_BACKDOOR_DBI_DATA, 0xf70c);\n\t\trtl_write_byte(rtlpriv, REG_BACKDOOR_DBI_DATA + 2, 0x1);\n\t}\n\n\ttmp8 = rtl_read_byte(rtlpriv, REG_BACKDOOR_DBI_DATA + 2);\n\tcount = 0;\n\twhile (tmp8 && count < 20) {\n\t\tudelay(10);\n\t\ttmp8 = rtl_read_byte(rtlpriv, REG_BACKDOOR_DBI_DATA + 2);\n\t\tcount++;\n\t}\n\n\trtl_write_word(rtlpriv, REG_BACKDOOR_DBI_DATA, 0x718);\n\trtl_write_byte(rtlpriv, REG_BACKDOOR_DBI_DATA + 2, 0x2);\n\ttmp8 = rtl_read_byte(rtlpriv, REG_BACKDOOR_DBI_DATA + 2);\n\tcount = 0;\n\twhile (tmp8 && count < 20) {\n\t\tudelay(10);\n\t\ttmp8 = rtl_read_byte(rtlpriv, REG_BACKDOOR_DBI_DATA + 2);\n\t\tcount++;\n\t}\n\tif (ppsc->support_backdoor || (0 == tmp8)) {\n\t\ttmp32 = rtl_read_dword(rtlpriv, REG_BACKDOOR_DBI_RDATA);\n\t\trtl_write_dword(rtlpriv, REG_BACKDOOR_DBI_WDATA,\n\t\t\t\ttmp32 | BIT(11) | BIT(12));\n\t\trtl_write_word(rtlpriv, REG_BACKDOOR_DBI_DATA, 0xf718);\n\t\trtl_write_byte(rtlpriv, REG_BACKDOOR_DBI_DATA + 2, 0x1);\n\t}\n\ttmp8 = rtl_read_byte(rtlpriv, REG_BACKDOOR_DBI_DATA + 2);\n\tcount = 0;\n\twhile (tmp8 && count < 20) {\n\t\tudelay(10);\n\t\ttmp8 = rtl_read_byte(rtlpriv, REG_BACKDOOR_DBI_DATA + 2);\n\t\tcount++;\n\t}\n}\n\nvoid rtl92ee_enable_hw_security_config(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu8 sec_reg_value;\n\tu8 tmp;\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_DMESG,\n\t\t\"PairwiseEncAlgorithm = %d GroupEncAlgorithm = %d\\n\",\n\t\trtlpriv->sec.pairwise_enc_algorithm,\n\t\trtlpriv->sec.group_enc_algorithm);\n\n\tif (rtlpriv->cfg->mod_params->sw_crypto || rtlpriv->sec.use_sw_sec) {\n\t\trtl_dbg(rtlpriv, COMP_SEC, DBG_DMESG,\n\t\t\t\"not open hw encryption\\n\");\n\t\treturn;\n\t}\n\n\tsec_reg_value = SCR_TXENCENABLE | SCR_RXDECENABLE;\n\n\tif (rtlpriv->sec.use_defaultkey) {\n\t\tsec_reg_value |= SCR_TXUSEDK;\n\t\tsec_reg_value |= SCR_RXUSEDK;\n\t}\n\n\tsec_reg_value |= (SCR_RXBCUSEDK | SCR_TXBCUSEDK);\n\n\ttmp = rtl_read_byte(rtlpriv, REG_CR + 1);\n\trtl_write_byte(rtlpriv, REG_CR + 1, tmp | BIT(1));\n\n\trtl_dbg(rtlpriv, COMP_SEC, DBG_DMESG,\n\t\t\"The SECR-value %x\\n\", sec_reg_value);\n\n\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_WPA_CONFIG, &sec_reg_value);\n}\n\nstatic bool _rtl8192ee_check_pcie_dma_hang(struct rtl_priv *rtlpriv)\n{\n\tu8 tmp;\n\n\t \n\ttmp = rtl_read_byte(rtlpriv, REG_BACKDOOR_DBI_DATA + 3);\n\tif (!(tmp & BIT(2))) {\n\t\trtl_write_byte(rtlpriv, REG_BACKDOOR_DBI_DATA + 3,\n\t\t\t       tmp | BIT(2));\n\t\tmdelay(100);  \n\t}\n\n\t \n\ttmp = rtl_read_byte(rtlpriv, REG_BACKDOOR_DBI_DATA + 3);\n\tif ((tmp & BIT(0)) || (tmp & BIT(1))) {\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\t\"CheckPcieDMAHang8192EE(): true!!\\n\");\n\t\treturn true;\n\t}\n\treturn false;\n}\n\nstatic void _rtl8192ee_reset_pcie_interface_dma(struct rtl_priv *rtlpriv,\n\t\t\t\t\t\tbool mac_power_on)\n{\n\tu8 tmp;\n\tbool release_mac_rx_pause;\n\tu8 backup_pcie_dma_pause;\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\"ResetPcieInterfaceDMA8192EE()\\n\");\n\n\t \n\n\t \n\ttmp = rtl_read_byte(rtlpriv, REG_RSV_CTRL);\n\ttmp &= ~(BIT(1) | BIT(0));\n\trtl_write_byte(rtlpriv, REG_RSV_CTRL, tmp);\n\ttmp = rtl_read_byte(rtlpriv, REG_PMC_DBG_CTRL2);\n\ttmp |= BIT(2);\n\trtl_write_byte(rtlpriv, REG_PMC_DBG_CTRL2, tmp);\n\n\t \n\ttmp = rtl_read_byte(rtlpriv, REG_RXDMA_CONTROL);\n\tif (tmp & BIT(2)) {\n\t\t \n\t\trelease_mac_rx_pause = false;\n\t} else {\n\t\trtl_write_byte(rtlpriv, REG_RXDMA_CONTROL, (tmp | BIT(2)));\n\t\trelease_mac_rx_pause = true;\n\t}\n\n\tbackup_pcie_dma_pause = rtl_read_byte(rtlpriv, REG_PCIE_CTRL_REG + 1);\n\tif (backup_pcie_dma_pause != 0xFF)\n\t\trtl_write_byte(rtlpriv, REG_PCIE_CTRL_REG + 1, 0xFF);\n\n\tif (mac_power_on) {\n\t\t \n\t\trtl_write_byte(rtlpriv, REG_CR, 0);\n\t}\n\n\t \n\ttmp = rtl_read_byte(rtlpriv, REG_SYS_FUNC_EN + 1);\n\ttmp &= ~(BIT(0));\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN + 1, tmp);\n\n\t \n\ttmp = rtl_read_byte(rtlpriv, REG_SYS_FUNC_EN + 1);\n\ttmp |= BIT(0);\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN + 1, tmp);\n\n\tif (mac_power_on) {\n\t\t \n\t\trtl_write_byte(rtlpriv, REG_CR, 0xFF);\n\n\t\t \n\t}\n\n\t \n\ttmp = rtl_read_byte(rtlpriv, REG_MAC_PHY_CTRL_NORMAL + 2);\n\ttmp |= BIT(1);\n\trtl_write_byte(rtlpriv, REG_MAC_PHY_CTRL_NORMAL + 2, tmp);\n\n\t \n\tif (!mac_power_on) {\n\t\t \n\t\tif (release_mac_rx_pause) {\n\t\t\ttmp = rtl_read_byte(rtlpriv, REG_RXDMA_CONTROL);\n\t\t\trtl_write_byte(rtlpriv, REG_RXDMA_CONTROL,\n\t\t\t\t       (tmp & (~BIT(2))));\n\t\t}\n\t\trtl_write_byte(rtlpriv, REG_PCIE_CTRL_REG + 1,\n\t\t\t       backup_pcie_dma_pause);\n\t}\n\n\t \n\ttmp = rtl_read_byte(rtlpriv, REG_PMC_DBG_CTRL2);\n\ttmp &= ~(BIT(2));\n\trtl_write_byte(rtlpriv, REG_PMC_DBG_CTRL2, tmp);\n}\n\nint rtl92ee_hw_init(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tbool rtstatus = true;\n\tint err = 0;\n\tu8 tmp_u1b, u1byte;\n\tu32 tmp_u4b;\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD, \" Rtl8192EE hw init\\n\");\n\trtlpriv->rtlhal.being_init_adapter = true;\n\trtlpriv->intf_ops->disable_aspm(hw);\n\n\ttmp_u1b = rtl_read_byte(rtlpriv, REG_SYS_CLKR+1);\n\tu1byte = rtl_read_byte(rtlpriv, REG_CR);\n\tif ((tmp_u1b & BIT(3)) && (u1byte != 0 && u1byte != 0xEA)) {\n\t\trtlhal->mac_func_enable = true;\n\t} else {\n\t\trtlhal->mac_func_enable = false;\n\t\trtlhal->fw_ps_state = FW_PS_STATE_ALL_ON_92E;\n\t}\n\n\tif (_rtl8192ee_check_pcie_dma_hang(rtlpriv)) {\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_DMESG, \"92ee dma hang!\\n\");\n\t\t_rtl8192ee_reset_pcie_interface_dma(rtlpriv,\n\t\t\t\t\t\t    rtlhal->mac_func_enable);\n\t\trtlhal->mac_func_enable = false;\n\t}\n\n\trtstatus = _rtl92ee_init_mac(hw);\n\n\trtl_write_byte(rtlpriv, 0x577, 0x03);\n\n\t \n\trtl_write_byte(rtlpriv, REG_AFE_CTRL4, 0x2A);\n\trtl_write_byte(rtlpriv, REG_AFE_CTRL4 + 1, 0x00);\n\trtl_write_byte(rtlpriv, REG_AFE_CTRL2, 0x83);\n\n\t \n\tif (rtlpriv->btcoexist.btc_info.btcoexist == 1) {\n\t\trtl_write_byte(rtlpriv, 0x64, 0);\n\t\trtl_write_byte(rtlpriv, 0x65, 1);\n\t}\n\tif (!rtstatus) {\n\t\tpr_err(\"Init MAC failed\\n\");\n\t\terr = 1;\n\t\treturn err;\n\t}\n\trtlhal->rx_tag = 0;\n\trtl_write_word(rtlpriv, REG_PCIE_CTRL_REG, 0x8000);\n\terr = rtl92ee_download_fw(hw, false);\n\tif (err) {\n\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_WARNING,\n\t\t\t\"Failed to download FW. Init HW without FW now..\\n\");\n\t\terr = 1;\n\t\trtlhal->fw_ready = false;\n\t\treturn err;\n\t}\n\trtlhal->fw_ready = true;\n\t \n\tppsc->fw_current_inpsmode = false;\n\trtlhal->fw_ps_state = FW_PS_STATE_ALL_ON_92E;\n\trtlhal->fw_clk_change_in_progress = false;\n\trtlhal->allow_sw_to_change_hwclc = false;\n\trtlhal->last_hmeboxnum = 0;\n\n\trtl92ee_phy_mac_config(hw);\n\n\trtl92ee_phy_bb_config(hw);\n\n\trtl92ee_phy_rf_config(hw);\n\n\trtlphy->rfreg_chnlval[0] = rtl_get_rfreg(hw, RF90_PATH_A,\n\t\t\t\t\t\t RF_CHNLBW, RFREG_OFFSET_MASK);\n\trtlphy->rfreg_chnlval[1] = rtl_get_rfreg(hw, RF90_PATH_B,\n\t\t\t\t\t\t RF_CHNLBW, RFREG_OFFSET_MASK);\n\trtlphy->backup_rf_0x1a = (u32)rtl_get_rfreg(hw, RF90_PATH_A, RF_RX_G1,\n\t\t\t\t\t\t    RFREG_OFFSET_MASK);\n\trtlphy->rfreg_chnlval[0] = (rtlphy->rfreg_chnlval[0] & 0xfffff3ff) |\n\t\t\t\t   BIT(10) | BIT(11);\n\n\trtl_set_rfreg(hw, RF90_PATH_A, RF_CHNLBW, RFREG_OFFSET_MASK,\n\t\t      rtlphy->rfreg_chnlval[0]);\n\trtl_set_rfreg(hw, RF90_PATH_B, RF_CHNLBW, RFREG_OFFSET_MASK,\n\t\t      rtlphy->rfreg_chnlval[0]);\n\n\t \n\trtl_set_bbreg(hw, RFPGA0_RFMOD, BCCKEN, 0x1);\n\trtl_set_bbreg(hw, RFPGA0_RFMOD, BOFDMEN, 0x1);\n\n\t \n\trtl_set_rfreg(hw, RF90_PATH_A, 0xB1, RFREG_OFFSET_MASK, 0x54418);\n\n\t \n\t_rtl92ee_hw_configure(hw);\n\n\trtlhal->mac_func_enable = true;\n\n\trtl_cam_reset_all_entry(hw);\n\trtl92ee_enable_hw_security_config(hw);\n\n\tppsc->rfpwr_state = ERFON;\n\n\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_ETHER_ADDR, mac->mac_addr);\n\t_rtl92ee_enable_aspm_back_door(hw);\n\trtlpriv->intf_ops->enable_aspm(hw);\n\n\trtl92ee_bt_hw_init(hw);\n\n\trtlpriv->rtlhal.being_init_adapter = false;\n\n\tif (ppsc->rfpwr_state == ERFON) {\n\t\tif (rtlphy->iqk_initialized) {\n\t\t\trtl92ee_phy_iq_calibrate(hw, true);\n\t\t} else {\n\t\t\trtl92ee_phy_iq_calibrate(hw, false);\n\t\t\trtlphy->iqk_initialized = true;\n\t\t}\n\t}\n\n\trtlphy->rfpath_rx_enable[0] = true;\n\tif (rtlphy->rf_type == RF_2T2R)\n\t\trtlphy->rfpath_rx_enable[1] = true;\n\n\tefuse_one_byte_read(hw, 0x1FA, &tmp_u1b);\n\tif (!(tmp_u1b & BIT(0))) {\n\t\trtl_set_rfreg(hw, RF90_PATH_A, 0x15, 0x0F, 0x05);\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD, \"PA BIAS path A\\n\");\n\t}\n\n\tif ((!(tmp_u1b & BIT(1))) && (rtlphy->rf_type == RF_2T2R)) {\n\t\trtl_set_rfreg(hw, RF90_PATH_B, 0x15, 0x0F, 0x05);\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD, \"PA BIAS path B\\n\");\n\t}\n\n\trtl_write_byte(rtlpriv, REG_NAV_UPPER, ((30000 + 127) / 128));\n\n\t \n\ttmp_u4b = rtl_read_dword(rtlpriv, REG_SYS_SWR_CTRL1);\n\trtl_write_byte(rtlpriv, REG_SYS_SWR_CTRL2, 0x75);\n\ttmp_u4b =  (tmp_u4b & 0xfff00fff) | (0x7E << 12);\n\trtl_write_dword(rtlpriv, REG_SYS_SWR_CTRL1, tmp_u4b);\n\n\trtl92ee_dm_init(hw);\n\n\trtl_write_dword(rtlpriv, 0x4fc, 0);\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\"end of Rtl8192EE hw init %x\\n\", err);\n\treturn 0;\n}\n\nstatic enum version_8192e _rtl92ee_read_chip_version(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tenum version_8192e version;\n\tu32 value32;\n\n\trtlphy->rf_type = RF_2T2R;\n\n\tvalue32 = rtl_read_dword(rtlpriv, REG_SYS_CFG1);\n\tif (value32 & TRP_VAUX_EN)\n\t\tversion = (enum version_8192e)VERSION_TEST_CHIP_2T2R_8192E;\n\telse\n\t\tversion = (enum version_8192e)VERSION_NORMAL_CHIP_2T2R_8192E;\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\"Chip RF Type: %s\\n\", (rtlphy->rf_type == RF_2T2R) ?\n\t\t\"RF_2T2R\" : \"RF_1T1R\");\n\n\treturn version;\n}\n\nstatic int _rtl92ee_set_media_status(struct ieee80211_hw *hw,\n\t\t\t\t     enum nl80211_iftype type)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu8 bt_msr = rtl_read_byte(rtlpriv, MSR) & 0xfc;\n\tenum led_ctl_mode ledaction = LED_CTL_NO_LINK;\n\tu8 mode = MSR_NOLINK;\n\n\tswitch (type) {\n\tcase NL80211_IFTYPE_UNSPECIFIED:\n\t\tmode = MSR_NOLINK;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"Set Network type to NO LINK!\\n\");\n\t\tbreak;\n\tcase NL80211_IFTYPE_ADHOC:\n\tcase NL80211_IFTYPE_MESH_POINT:\n\t\tmode = MSR_ADHOC;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"Set Network type to Ad Hoc!\\n\");\n\t\tbreak;\n\tcase NL80211_IFTYPE_STATION:\n\t\tmode = MSR_INFRA;\n\t\tledaction = LED_CTL_LINK;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"Set Network type to STA!\\n\");\n\t\tbreak;\n\tcase NL80211_IFTYPE_AP:\n\t\tmode = MSR_AP;\n\t\tledaction = LED_CTL_LINK;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"Set Network type to AP!\\n\");\n\t\tbreak;\n\tdefault:\n\t\tpr_err(\"Network type %d not support!\\n\", type);\n\t\treturn 1;\n\t}\n\n\t \n\tif (mode != MSR_AP && rtlpriv->mac80211.link_state < MAC80211_LINKED) {\n\t\tmode = MSR_NOLINK;\n\t\tledaction = LED_CTL_NO_LINK;\n\t}\n\n\tif (mode == MSR_NOLINK || mode == MSR_INFRA) {\n\t\t_rtl92ee_stop_tx_beacon(hw);\n\t\t_rtl92ee_enable_bcn_sub_func(hw);\n\t} else if (mode == MSR_ADHOC || mode == MSR_AP) {\n\t\t_rtl92ee_resume_tx_beacon(hw);\n\t\t_rtl92ee_disable_bcn_sub_func(hw);\n\t} else {\n\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_WARNING,\n\t\t\t\"Set HW_VAR_MEDIA_STATUS: No such media status(%x).\\n\",\n\t\t\tmode);\n\t}\n\n\trtl_write_byte(rtlpriv, MSR, bt_msr | mode);\n\trtlpriv->cfg->ops->led_control(hw, ledaction);\n\tif (mode == MSR_AP)\n\t\trtl_write_byte(rtlpriv, REG_BCNTCFG + 1, 0x00);\n\telse\n\t\trtl_write_byte(rtlpriv, REG_BCNTCFG + 1, 0x66);\n\treturn 0;\n}\n\nvoid rtl92ee_set_check_bssid(struct ieee80211_hw *hw, bool check_bssid)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tu32 reg_rcr = rtlpci->receive_config;\n\n\tif (rtlpriv->psc.rfpwr_state != ERFON)\n\t\treturn;\n\n\tif (check_bssid) {\n\t\treg_rcr |= (RCR_CBSSID_DATA | RCR_CBSSID_BCN);\n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_RCR,\n\t\t\t\t\t      (u8 *)(&reg_rcr));\n\t\t_rtl92ee_set_bcn_ctrl_reg(hw, 0, BIT(4));\n\t} else {\n\t\treg_rcr &= (~(RCR_CBSSID_DATA | RCR_CBSSID_BCN));\n\t\t_rtl92ee_set_bcn_ctrl_reg(hw, BIT(4), 0);\n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_RCR,\n\t\t\t\t\t      (u8 *)(&reg_rcr));\n\t}\n}\n\nint rtl92ee_set_network_type(struct ieee80211_hw *hw, enum nl80211_iftype type)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\tif (_rtl92ee_set_media_status(hw, type))\n\t\treturn -EOPNOTSUPP;\n\n\tif (rtlpriv->mac80211.link_state == MAC80211_LINKED) {\n\t\tif (type != NL80211_IFTYPE_AP &&\n\t\t    type != NL80211_IFTYPE_MESH_POINT)\n\t\t\trtl92ee_set_check_bssid(hw, true);\n\t} else {\n\t\trtl92ee_set_check_bssid(hw, false);\n\t}\n\n\treturn 0;\n}\n\n \nvoid rtl92ee_set_qos(struct ieee80211_hw *hw, int aci)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\trtl92ee_dm_init_edca_turbo(hw);\n\tswitch (aci) {\n\tcase AC1_BK:\n\t\trtl_write_dword(rtlpriv, REG_EDCA_BK_PARAM, 0xa44f);\n\t\tbreak;\n\tcase AC0_BE:\n\t\t \n\t\tbreak;\n\tcase AC2_VI:\n\t\trtl_write_dword(rtlpriv, REG_EDCA_VI_PARAM, 0x5e4322);\n\t\tbreak;\n\tcase AC3_VO:\n\t\trtl_write_dword(rtlpriv, REG_EDCA_VO_PARAM, 0x2f3222);\n\t\tbreak;\n\tdefault:\n\t\tWARN_ONCE(true, \"rtl8192ee: invalid aci: %d !\\n\", aci);\n\t\tbreak;\n\t}\n}\n\nvoid rtl92ee_enable_interrupt(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\n\trtl_write_dword(rtlpriv, REG_HIMR, rtlpci->irq_mask[0] & 0xFFFFFFFF);\n\trtl_write_dword(rtlpriv, REG_HIMRE, rtlpci->irq_mask[1] & 0xFFFFFFFF);\n\trtlpci->irq_enabled = true;\n}\n\nvoid rtl92ee_disable_interrupt(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\n\trtl_write_dword(rtlpriv, REG_HIMR, IMR_DISABLED);\n\trtl_write_dword(rtlpriv, REG_HIMRE, IMR_DISABLED);\n\trtlpci->irq_enabled = false;\n\t \n}\n\nstatic void _rtl92ee_poweroff_adapter(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tu8 u1b_tmp;\n\n\trtlhal->mac_func_enable = false;\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD, \"POWER OFF adapter\\n\");\n\n\t \n\trtl_hal_pwrseqcmdparsing(rtlpriv, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK,\n\t\t\t\t PWR_INTF_PCI_MSK, RTL8192E_NIC_LPS_ENTER_FLOW);\n\t \n\trtl_write_byte(rtlpriv, REG_RF_CTRL, 0x00);\n\n\t \n\tif ((rtl_read_byte(rtlpriv, REG_MCUFWDL) & BIT(7)) && rtlhal->fw_ready)\n\t\trtl92ee_firmware_selfreset(hw);\n\n\t \n\tu1b_tmp = rtl_read_byte(rtlpriv, REG_SYS_FUNC_EN + 1);\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN + 1, (u1b_tmp & (~BIT(2))));\n\n\t \n\trtl_write_byte(rtlpriv, REG_MCUFWDL, 0x00);\n\n\t \n\trtl_hal_pwrseqcmdparsing(rtlpriv, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK,\n\t\t\t\t PWR_INTF_PCI_MSK, RTL8192E_NIC_DISABLE_FLOW);\n\n\t \n\tu1b_tmp = rtl_read_byte(rtlpriv, REG_RSV_CTRL + 1);\n\trtl_write_byte(rtlpriv, REG_RSV_CTRL + 1, (u1b_tmp & (~BIT(0))));\n\tu1b_tmp = rtl_read_byte(rtlpriv, REG_RSV_CTRL + 1);\n\trtl_write_byte(rtlpriv, REG_RSV_CTRL + 1, (u1b_tmp | BIT(0)));\n\n\t \n\trtl_write_byte(rtlpriv, REG_RSV_CTRL, 0x0E);\n}\n\nvoid rtl92ee_card_disable(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tenum nl80211_iftype opmode;\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD, \"RTL8192ee card disable\\n\");\n\n\tRT_SET_PS_LEVEL(ppsc, RT_RF_OFF_LEVL_HALT_NIC);\n\n\tmac->link_state = MAC80211_NOLINK;\n\topmode = NL80211_IFTYPE_UNSPECIFIED;\n\n\t_rtl92ee_set_media_status(hw, opmode);\n\n\tif (rtlpriv->rtlhal.driver_is_goingto_unload ||\n\t    ppsc->rfoff_reason > RF_CHANGE_BY_PS)\n\t\trtlpriv->cfg->ops->led_control(hw, LED_CTL_POWER_OFF);\n\n\t_rtl92ee_poweroff_adapter(hw);\n\n\t \n\tif (!rtlpriv->cfg->ops->get_btc_status())\n\t\trtlpriv->phy.iqk_initialized = false;\n}\n\nvoid rtl92ee_interrupt_recognized(struct ieee80211_hw *hw,\n\t\t\t\t  struct rtl_int *intvec)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\n\tintvec->inta = rtl_read_dword(rtlpriv, ISR) & rtlpci->irq_mask[0];\n\trtl_write_dword(rtlpriv, ISR, intvec->inta);\n\n\tintvec->intb = rtl_read_dword(rtlpriv, REG_HISRE) & rtlpci->irq_mask[1];\n\trtl_write_dword(rtlpriv, REG_HISRE, intvec->intb);\n}\n\nvoid rtl92ee_set_beacon_related_registers(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tu16 bcn_interval, atim_window;\n\n\tbcn_interval = mac->beacon_interval;\n\tatim_window = 2;\t \n\trtl92ee_disable_interrupt(hw);\n\trtl_write_word(rtlpriv, REG_ATIMWND, atim_window);\n\trtl_write_word(rtlpriv, REG_BCN_INTERVAL, bcn_interval);\n\trtl_write_word(rtlpriv, REG_BCNTCFG, 0x660f);\n\trtl_write_byte(rtlpriv, REG_RXTSF_OFFSET_CCK, 0x18);\n\trtl_write_byte(rtlpriv, REG_RXTSF_OFFSET_OFDM, 0x18);\n\trtl_write_byte(rtlpriv, 0x606, 0x30);\n\trtlpci->reg_bcn_ctrl_val |= BIT(3);\n\trtl_write_byte(rtlpriv, REG_BCN_CTRL, (u8)rtlpci->reg_bcn_ctrl_val);\n}\n\nvoid rtl92ee_set_beacon_interval(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tu16 bcn_interval = mac->beacon_interval;\n\n\trtl_dbg(rtlpriv, COMP_BEACON, DBG_DMESG,\n\t\t\"beacon_interval:%d\\n\", bcn_interval);\n\trtl_write_word(rtlpriv, REG_BCN_INTERVAL, bcn_interval);\n}\n\nvoid rtl92ee_update_interrupt_mask(struct ieee80211_hw *hw,\n\t\t\t\t   u32 add_msr, u32 rm_msr)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\n\trtl_dbg(rtlpriv, COMP_INTR, DBG_LOUD,\n\t\t\"add_msr:%x, rm_msr:%x\\n\", add_msr, rm_msr);\n\n\tif (add_msr)\n\t\trtlpci->irq_mask[0] |= add_msr;\n\tif (rm_msr)\n\t\trtlpci->irq_mask[0] &= (~rm_msr);\n\trtl92ee_disable_interrupt(hw);\n\trtl92ee_enable_interrupt(hw);\n}\n\nstatic u8 _rtl92ee_get_chnl_group(u8 chnl)\n{\n\tu8 group = 0;\n\n\tif (chnl <= 14) {\n\t\tif (1 <= chnl && chnl <= 2)\n\t\t\tgroup = 0;\n\t\telse if (3 <= chnl && chnl <= 5)\n\t\t\tgroup = 1;\n\t\telse if (6 <= chnl && chnl <= 8)\n\t\t\tgroup = 2;\n\t\telse if (9 <= chnl && chnl <= 11)\n\t\t\tgroup = 3;\n\t\telse if (12 <= chnl && chnl <= 14)\n\t\t\tgroup = 4;\n\t} else {\n\t\tif (36 <= chnl && chnl <= 42)\n\t\t\tgroup = 0;\n\t\telse if (44 <= chnl && chnl <= 48)\n\t\t\tgroup = 1;\n\t\telse if (50 <= chnl && chnl <= 58)\n\t\t\tgroup = 2;\n\t\telse if (60 <= chnl && chnl <= 64)\n\t\t\tgroup = 3;\n\t\telse if (100 <= chnl && chnl <= 106)\n\t\t\tgroup = 4;\n\t\telse if (108 <= chnl && chnl <= 114)\n\t\t\tgroup = 5;\n\t\telse if (116 <= chnl && chnl <= 122)\n\t\t\tgroup = 6;\n\t\telse if (124 <= chnl && chnl <= 130)\n\t\t\tgroup = 7;\n\t\telse if (132 <= chnl && chnl <= 138)\n\t\t\tgroup = 8;\n\t\telse if (140 <= chnl && chnl <= 144)\n\t\t\tgroup = 9;\n\t\telse if (149 <= chnl && chnl <= 155)\n\t\t\tgroup = 10;\n\t\telse if (157 <= chnl && chnl <= 161)\n\t\t\tgroup = 11;\n\t\telse if (165 <= chnl && chnl <= 171)\n\t\t\tgroup = 12;\n\t\telse if (173 <= chnl && chnl <= 177)\n\t\t\tgroup = 13;\n\t}\n\treturn group;\n}\n\nstatic void _rtl8192ee_read_power_value_fromprom(struct ieee80211_hw *hw,\n\t\t\t\t\t\t struct txpower_info_2g *pwr2g,\n\t\t\t\t\t\t struct txpower_info_5g *pwr5g,\n\t\t\t\t\t\t bool autoload_fail, u8 *hwinfo)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 rf, addr = EEPROM_TX_PWR_INX, group, i = 0;\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\"hal_ReadPowerValueFromPROM92E(): PROMContent[0x%x]=0x%x\\n\",\n\t\t(addr + 1), hwinfo[addr + 1]);\n\tif (0xFF == hwinfo[addr+1])   \n\t\tautoload_fail = true;\n\n\tif (autoload_fail) {\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\t\"auto load fail : Use Default value!\\n\");\n\t\tfor (rf = 0 ; rf < MAX_RF_PATH ; rf++) {\n\t\t\t \n\t\t\tfor (group = 0 ; group < MAX_CHNL_GROUP_24G; group++) {\n\t\t\t\tpwr2g->index_cck_base[rf][group] = 0x2D;\n\t\t\t\tpwr2g->index_bw40_base[rf][group] = 0x2D;\n\t\t\t}\n\t\t\tfor (i = 0; i < MAX_TX_COUNT; i++) {\n\t\t\t\tif (i == 0) {\n\t\t\t\t\tpwr2g->bw20_diff[rf][0] = 0x02;\n\t\t\t\t\tpwr2g->ofdm_diff[rf][0] = 0x04;\n\t\t\t\t} else {\n\t\t\t\t\tpwr2g->bw20_diff[rf][i] = 0xFE;\n\t\t\t\t\tpwr2g->bw40_diff[rf][i] = 0xFE;\n\t\t\t\t\tpwr2g->cck_diff[rf][i] = 0xFE;\n\t\t\t\t\tpwr2g->ofdm_diff[rf][i] = 0xFE;\n\t\t\t\t}\n\t\t\t}\n\n\t\t\t \n\t\t\tfor (group = 0 ; group < MAX_CHNL_GROUP_5G; group++)\n\t\t\t\tpwr5g->index_bw40_base[rf][group] = 0x2A;\n\n\t\t\tfor (i = 0; i < MAX_TX_COUNT; i++) {\n\t\t\t\tif (i == 0) {\n\t\t\t\t\tpwr5g->ofdm_diff[rf][0] = 0x04;\n\t\t\t\t\tpwr5g->bw20_diff[rf][0] = 0x00;\n\t\t\t\t\tpwr5g->bw80_diff[rf][0] = 0xFE;\n\t\t\t\t\tpwr5g->bw160_diff[rf][0] = 0xFE;\n\t\t\t\t} else {\n\t\t\t\t\tpwr5g->ofdm_diff[rf][0] = 0xFE;\n\t\t\t\t\tpwr5g->bw20_diff[rf][0] = 0xFE;\n\t\t\t\t\tpwr5g->bw40_diff[rf][0] = 0xFE;\n\t\t\t\t\tpwr5g->bw80_diff[rf][0] = 0xFE;\n\t\t\t\t\tpwr5g->bw160_diff[rf][0] = 0xFE;\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\t\treturn;\n\t}\n\n\trtl_priv(hw)->efuse.txpwr_fromeprom = true;\n\n\tfor (rf = 0 ; rf < MAX_RF_PATH ; rf++) {\n\t\t \n\t\tfor (group = 0 ; group < MAX_CHNL_GROUP_24G; group++) {\n\t\t\tpwr2g->index_cck_base[rf][group] = hwinfo[addr++];\n\t\t\tif (pwr2g->index_cck_base[rf][group] == 0xFF)\n\t\t\t\tpwr2g->index_cck_base[rf][group] = 0x2D;\n\t\t}\n\t\tfor (group = 0 ; group < MAX_CHNL_GROUP_24G - 1; group++) {\n\t\t\tpwr2g->index_bw40_base[rf][group] = hwinfo[addr++];\n\t\t\tif (pwr2g->index_bw40_base[rf][group] == 0xFF)\n\t\t\t\tpwr2g->index_bw40_base[rf][group] = 0x2D;\n\t\t}\n\t\tfor (i = 0; i < MAX_TX_COUNT; i++) {\n\t\t\tif (i == 0) {\n\t\t\t\tpwr2g->bw40_diff[rf][i] = 0;\n\t\t\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\t\t\tpwr2g->bw20_diff[rf][i] = 0x02;\n\t\t\t\t} else {\n\t\t\t\t\tpwr2g->bw20_diff[rf][i] = (hwinfo[addr]\n\t\t\t\t\t\t\t\t   & 0xf0) >> 4;\n\t\t\t\t\tif (pwr2g->bw20_diff[rf][i] & BIT(3))\n\t\t\t\t\t\tpwr2g->bw20_diff[rf][i] |= 0xF0;\n\t\t\t\t}\n\n\t\t\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\t\t\tpwr2g->ofdm_diff[rf][i] = 0x04;\n\t\t\t\t} else {\n\t\t\t\t\tpwr2g->ofdm_diff[rf][i] = (hwinfo[addr]\n\t\t\t\t\t\t\t\t   & 0x0f);\n\t\t\t\t\tif (pwr2g->ofdm_diff[rf][i] & BIT(3))\n\t\t\t\t\t\tpwr2g->ofdm_diff[rf][i] |= 0xF0;\n\t\t\t\t}\n\t\t\t\tpwr2g->cck_diff[rf][i] = 0;\n\t\t\t\taddr++;\n\t\t\t} else {\n\t\t\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\t\t\tpwr2g->bw40_diff[rf][i] = 0xFE;\n\t\t\t\t} else {\n\t\t\t\t\tpwr2g->bw40_diff[rf][i] = (hwinfo[addr]\n\t\t\t\t\t\t\t\t   & 0xf0) >> 4;\n\t\t\t\t\tif (pwr2g->bw40_diff[rf][i] & BIT(3))\n\t\t\t\t\t\tpwr2g->bw40_diff[rf][i] |= 0xF0;\n\t\t\t\t}\n\n\t\t\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\t\t\tpwr2g->bw20_diff[rf][i] = 0xFE;\n\t\t\t\t} else {\n\t\t\t\t\tpwr2g->bw20_diff[rf][i] = (hwinfo[addr]\n\t\t\t\t\t\t\t\t   & 0x0f);\n\t\t\t\t\tif (pwr2g->bw20_diff[rf][i] & BIT(3))\n\t\t\t\t\t\tpwr2g->bw20_diff[rf][i] |= 0xF0;\n\t\t\t\t}\n\t\t\t\taddr++;\n\n\t\t\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\t\t\tpwr2g->ofdm_diff[rf][i] = 0xFE;\n\t\t\t\t} else {\n\t\t\t\t\tpwr2g->ofdm_diff[rf][i] = (hwinfo[addr]\n\t\t\t\t\t\t\t\t   & 0xf0) >> 4;\n\t\t\t\t\tif (pwr2g->ofdm_diff[rf][i] & BIT(3))\n\t\t\t\t\t\tpwr2g->ofdm_diff[rf][i] |= 0xF0;\n\t\t\t\t}\n\n\t\t\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\t\t\tpwr2g->cck_diff[rf][i] = 0xFE;\n\t\t\t\t} else {\n\t\t\t\t\tpwr2g->cck_diff[rf][i] = (hwinfo[addr]\n\t\t\t\t\t\t\t\t  & 0x0f);\n\t\t\t\t\tif (pwr2g->cck_diff[rf][i] & BIT(3))\n\t\t\t\t\t\tpwr2g->cck_diff[rf][i] |= 0xF0;\n\t\t\t\t}\n\t\t\t\taddr++;\n\t\t\t}\n\t\t}\n\n\t\t \n\t\tfor (group = 0 ; group < MAX_CHNL_GROUP_5G; group++) {\n\t\t\tpwr5g->index_bw40_base[rf][group] = hwinfo[addr++];\n\t\t\tif (pwr5g->index_bw40_base[rf][group] == 0xFF)\n\t\t\t\tpwr5g->index_bw40_base[rf][group] = 0xFE;\n\t\t}\n\n\t\tfor (i = 0; i < MAX_TX_COUNT; i++) {\n\t\t\tif (i == 0) {\n\t\t\t\tpwr5g->bw40_diff[rf][i] = 0;\n\n\t\t\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\t\t\tpwr5g->bw20_diff[rf][i] = 0;\n\t\t\t\t} else {\n\t\t\t\t\tpwr5g->bw20_diff[rf][0] = (hwinfo[addr]\n\t\t\t\t\t\t\t\t   & 0xf0) >> 4;\n\t\t\t\t\tif (pwr5g->bw20_diff[rf][i] & BIT(3))\n\t\t\t\t\t\tpwr5g->bw20_diff[rf][i] |= 0xF0;\n\t\t\t\t}\n\n\t\t\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\t\t\tpwr5g->ofdm_diff[rf][i] = 0x04;\n\t\t\t\t} else {\n\t\t\t\t\tpwr5g->ofdm_diff[rf][0] = (hwinfo[addr]\n\t\t\t\t\t\t\t\t   & 0x0f);\n\t\t\t\t\tif (pwr5g->ofdm_diff[rf][i] & BIT(3))\n\t\t\t\t\t\tpwr5g->ofdm_diff[rf][i] |= 0xF0;\n\t\t\t\t}\n\t\t\t\taddr++;\n\t\t\t} else {\n\t\t\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\t\t\tpwr5g->bw40_diff[rf][i] = 0xFE;\n\t\t\t\t} else {\n\t\t\t\t\tpwr5g->bw40_diff[rf][i] = (hwinfo[addr]\n\t\t\t\t\t\t\t\t  & 0xf0) >> 4;\n\t\t\t\t\tif (pwr5g->bw40_diff[rf][i] & BIT(3))\n\t\t\t\t\t\tpwr5g->bw40_diff[rf][i] |= 0xF0;\n\t\t\t\t}\n\n\t\t\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\t\t\tpwr5g->bw20_diff[rf][i] = 0xFE;\n\t\t\t\t} else {\n\t\t\t\t\tpwr5g->bw20_diff[rf][i] = (hwinfo[addr]\n\t\t\t\t\t\t\t\t   & 0x0f);\n\t\t\t\t\tif (pwr5g->bw20_diff[rf][i] & BIT(3))\n\t\t\t\t\t\tpwr5g->bw20_diff[rf][i] |= 0xF0;\n\t\t\t\t}\n\t\t\t\taddr++;\n\t\t\t}\n\t\t}\n\n\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\tpwr5g->ofdm_diff[rf][1] = 0xFE;\n\t\t\tpwr5g->ofdm_diff[rf][2] = 0xFE;\n\t\t} else {\n\t\t\tpwr5g->ofdm_diff[rf][1] = (hwinfo[addr] & 0xf0) >> 4;\n\t\t\tpwr5g->ofdm_diff[rf][2] = (hwinfo[addr] & 0x0f);\n\t\t}\n\t\taddr++;\n\n\t\tif (hwinfo[addr] == 0xFF)\n\t\t\tpwr5g->ofdm_diff[rf][3] = 0xFE;\n\t\telse\n\t\t\tpwr5g->ofdm_diff[rf][3] = (hwinfo[addr] & 0x0f);\n\t\taddr++;\n\n\t\tfor (i = 1; i < MAX_TX_COUNT; i++) {\n\t\t\tif (pwr5g->ofdm_diff[rf][i] == 0xFF)\n\t\t\t\tpwr5g->ofdm_diff[rf][i] = 0xFE;\n\t\t\telse if (pwr5g->ofdm_diff[rf][i] & BIT(3))\n\t\t\t\tpwr5g->ofdm_diff[rf][i] |= 0xF0;\n\t\t}\n\n\t\tfor (i = 0; i < MAX_TX_COUNT; i++) {\n\t\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\t\tpwr5g->bw80_diff[rf][i] = 0xFE;\n\t\t\t} else {\n\t\t\t\tpwr5g->bw80_diff[rf][i] = (hwinfo[addr] & 0xf0)\n\t\t\t\t\t\t\t  >> 4;\n\t\t\t\tif (pwr5g->bw80_diff[rf][i] & BIT(3))\n\t\t\t\t\tpwr5g->bw80_diff[rf][i] |= 0xF0;\n\t\t\t}\n\n\t\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\t\tpwr5g->bw160_diff[rf][i] = 0xFE;\n\t\t\t} else {\n\t\t\t\tpwr5g->bw160_diff[rf][i] =\n\t\t\t\t  (hwinfo[addr] & 0x0f);\n\t\t\t\tif (pwr5g->bw160_diff[rf][i] & BIT(3))\n\t\t\t\t\tpwr5g->bw160_diff[rf][i] |= 0xF0;\n\t\t\t}\n\t\t\taddr++;\n\t\t}\n\t}\n}\n\nstatic void _rtl92ee_read_txpower_info_from_hwpg(struct ieee80211_hw *hw,\n\t\t\t\t\t\t bool autoload_fail, u8 *hwinfo)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_efuse *efu = rtl_efuse(rtl_priv(hw));\n\tstruct txpower_info_2g pwr2g;\n\tstruct txpower_info_5g pwr5g;\n\tu8 rf, idx;\n\tu8 i;\n\n\t_rtl8192ee_read_power_value_fromprom(hw, &pwr2g, &pwr5g,\n\t\t\t\t\t     autoload_fail, hwinfo);\n\n\tfor (rf = 0; rf < MAX_RF_PATH; rf++) {\n\t\tfor (i = 0; i < 14; i++) {\n\t\t\tidx = _rtl92ee_get_chnl_group(i + 1);\n\n\t\t\tif (i == CHANNEL_MAX_NUMBER_2G - 1) {\n\t\t\t\tefu->txpwrlevel_cck[rf][i] =\n\t\t\t\t\t\tpwr2g.index_cck_base[rf][5];\n\t\t\t\tefu->txpwrlevel_ht40_1s[rf][i] =\n\t\t\t\t\t\tpwr2g.index_bw40_base[rf][idx];\n\t\t\t} else {\n\t\t\t\tefu->txpwrlevel_cck[rf][i] =\n\t\t\t\t\t\tpwr2g.index_cck_base[rf][idx];\n\t\t\t\tefu->txpwrlevel_ht40_1s[rf][i] =\n\t\t\t\t\t\tpwr2g.index_bw40_base[rf][idx];\n\t\t\t}\n\t\t}\n\t\tfor (i = 0; i < CHANNEL_MAX_NUMBER_5G; i++) {\n\t\t\tidx = _rtl92ee_get_chnl_group(channel5g[i]);\n\t\t\tefu->txpwr_5g_bw40base[rf][i] =\n\t\t\t\t\tpwr5g.index_bw40_base[rf][idx];\n\t\t}\n\t\tfor (i = 0; i < CHANNEL_MAX_NUMBER_5G_80M; i++) {\n\t\t\tu8 upper, lower;\n\n\t\t\tidx = _rtl92ee_get_chnl_group(channel5g_80m[i]);\n\t\t\tupper = pwr5g.index_bw40_base[rf][idx];\n\t\t\tlower = pwr5g.index_bw40_base[rf][idx + 1];\n\n\t\t\tefu->txpwr_5g_bw80base[rf][i] = (upper + lower) / 2;\n\t\t}\n\t\tfor (i = 0; i < MAX_TX_COUNT; i++) {\n\t\t\tefu->txpwr_cckdiff[rf][i] = pwr2g.cck_diff[rf][i];\n\t\t\tefu->txpwr_legacyhtdiff[rf][i] = pwr2g.ofdm_diff[rf][i];\n\t\t\tefu->txpwr_ht20diff[rf][i] = pwr2g.bw20_diff[rf][i];\n\t\t\tefu->txpwr_ht40diff[rf][i] = pwr2g.bw40_diff[rf][i];\n\n\t\t\tefu->txpwr_5g_ofdmdiff[rf][i] = pwr5g.ofdm_diff[rf][i];\n\t\t\tefu->txpwr_5g_bw20diff[rf][i] = pwr5g.bw20_diff[rf][i];\n\t\t\tefu->txpwr_5g_bw40diff[rf][i] = pwr5g.bw40_diff[rf][i];\n\t\t\tefu->txpwr_5g_bw80diff[rf][i] = pwr5g.bw80_diff[rf][i];\n\t\t}\n\t}\n\n\tif (!autoload_fail)\n\t\tefu->eeprom_thermalmeter = hwinfo[EEPROM_THERMAL_METER_92E];\n\telse\n\t\tefu->eeprom_thermalmeter = EEPROM_DEFAULT_THERMALMETER;\n\n\tif (efu->eeprom_thermalmeter == 0xff || autoload_fail) {\n\t\tefu->apk_thermalmeterignore = true;\n\t\tefu->eeprom_thermalmeter = EEPROM_DEFAULT_THERMALMETER;\n\t}\n\n\tefu->thermalmeter[0] = efu->eeprom_thermalmeter;\n\tRTPRINT(rtlpriv, FINIT, INIT_TXPOWER,\n\t\t\"thermalmeter = 0x%x\\n\", efu->eeprom_thermalmeter);\n\n\tif (!autoload_fail) {\n\t\tefu->eeprom_regulatory = hwinfo[EEPROM_RF_BOARD_OPTION_92E]\n\t\t\t\t\t & 0x07;\n\t\tif (hwinfo[EEPROM_RF_BOARD_OPTION_92E] == 0xFF)\n\t\t\tefu->eeprom_regulatory = 0;\n\t} else {\n\t\tefu->eeprom_regulatory = 0;\n\t}\n\tRTPRINT(rtlpriv, FINIT, INIT_TXPOWER,\n\t\t\"eeprom_regulatory = 0x%x\\n\", efu->eeprom_regulatory);\n}\n\nstatic void _rtl92ee_read_adapter_info(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tint params[] = {RTL8192E_EEPROM_ID, EEPROM_VID, EEPROM_DID,\n\t\t\tEEPROM_SVID, EEPROM_SMID, EEPROM_MAC_ADDR,\n\t\t\tEEPROM_CHANNELPLAN, EEPROM_VERSION, EEPROM_CUSTOMER_ID,\n\t\t\tCOUNTRY_CODE_WORLD_WIDE_13};\n\tu8 *hwinfo;\n\n\thwinfo = kzalloc(HWSET_MAX_SIZE, GFP_KERNEL);\n\tif (!hwinfo)\n\t\treturn;\n\n\tif (rtl_get_hwinfo(hw, rtlpriv, HWSET_MAX_SIZE, hwinfo, params))\n\t\tgoto exit;\n\n\tif (rtlefuse->eeprom_oemid == 0xFF)\n\t\trtlefuse->eeprom_oemid = 0;\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\"EEPROM Customer ID: 0x%2x\\n\", rtlefuse->eeprom_oemid);\n\t \n\trtlefuse->channel_plan = rtlefuse->eeprom_channelplan;\n\t \n\t_rtl92ee_read_txpower_info_from_hwpg(hw, rtlefuse->autoload_failflag,\n\t\t\t\t\t     hwinfo);\n\n\trtl92ee_read_bt_coexist_info_from_hwpg(hw, rtlefuse->autoload_failflag,\n\t\t\t\t\t       hwinfo);\n\n\t \n\trtlefuse->board_type = (((*(u8 *)&hwinfo[EEPROM_RF_BOARD_OPTION_92E])\n\t\t\t\t& 0xE0) >> 5);\n\tif ((*(u8 *)&hwinfo[EEPROM_RF_BOARD_OPTION_92E]) == 0xFF)\n\t\trtlefuse->board_type = 0;\n\n\tif (rtlpriv->btcoexist.btc_info.btcoexist == 1)\n\t\trtlefuse->board_type |= BIT(2);  \n\n\trtlhal->board_type = rtlefuse->board_type;\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\"board_type = 0x%x\\n\", rtlefuse->board_type);\n\t \n\trtlefuse->crystalcap = hwinfo[EEPROM_XTAL_92E];\n\tif (hwinfo[EEPROM_XTAL_92E] == 0xFF)\n\t\trtlefuse->crystalcap = 0x20;\n\n\t \n\trtlefuse->antenna_div_type = NO_ANTDIV;\n\trtlefuse->antenna_div_cfg = 0;\n\n\tif (rtlhal->oem_id == RT_CID_DEFAULT) {\n\t\tswitch (rtlefuse->eeprom_oemid) {\n\t\tcase EEPROM_CID_DEFAULT:\n\t\t\tif (rtlefuse->eeprom_did == 0x818B) {\n\t\t\t\tif ((rtlefuse->eeprom_svid == 0x10EC) &&\n\t\t\t\t    (rtlefuse->eeprom_smid == 0x001B))\n\t\t\t\t\trtlhal->oem_id = RT_CID_819X_LENOVO;\n\t\t\t} else {\n\t\t\t\trtlhal->oem_id = RT_CID_DEFAULT;\n\t\t\t}\n\t\t\tbreak;\n\t\tdefault:\n\t\t\trtlhal->oem_id = RT_CID_DEFAULT;\n\t\t\tbreak;\n\t\t}\n\t}\nexit:\n\tkfree(hwinfo);\n}\n\nstatic void _rtl92ee_hal_customized_behavior(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\n\trtlpriv->ledctl.led_opendrain = true;\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_DMESG,\n\t\t\"RT Customized ID: 0x%02X\\n\", rtlhal->oem_id);\n}\n\nvoid rtl92ee_read_eeprom_info(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tu8 tmp_u1b;\n\n\trtlhal->version = _rtl92ee_read_chip_version(hw);\n\tif (get_rf_type(rtlphy) == RF_1T1R) {\n\t\trtlpriv->dm.rfpath_rxenable[0] = true;\n\t} else {\n\t\trtlpriv->dm.rfpath_rxenable[0] = true;\n\t\trtlpriv->dm.rfpath_rxenable[1] = true;\n\t}\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD, \"VersionID = 0x%4x\\n\",\n\t\trtlhal->version);\n\ttmp_u1b = rtl_read_byte(rtlpriv, REG_9346CR);\n\tif (tmp_u1b & BIT(4)) {\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_DMESG, \"Boot from EEPROM\\n\");\n\t\trtlefuse->epromtype = EEPROM_93C46;\n\t} else {\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_DMESG, \"Boot from EFUSE\\n\");\n\t\trtlefuse->epromtype = EEPROM_BOOT_EFUSE;\n\t}\n\tif (tmp_u1b & BIT(5)) {\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD, \"Autoload OK\\n\");\n\t\trtlefuse->autoload_failflag = false;\n\t\t_rtl92ee_read_adapter_info(hw);\n\t} else {\n\t\tpr_err(\"Autoload ERR!!\\n\");\n\t}\n\t_rtl92ee_hal_customized_behavior(hw);\n\n\trtlphy->rfpath_rx_enable[0] = true;\n\tif (rtlphy->rf_type == RF_2T2R)\n\t\trtlphy->rfpath_rx_enable[1] = true;\n}\n\nstatic u8 _rtl92ee_mrate_idx_to_arfr_id(struct ieee80211_hw *hw, u8 rate_index)\n{\n\tu8 ret = 0;\n\n\tswitch (rate_index) {\n\tcase RATR_INX_WIRELESS_NGB:\n\t\tret = 0;\n\t\tbreak;\n\tcase RATR_INX_WIRELESS_N:\n\tcase RATR_INX_WIRELESS_NG:\n\t\tret = 4;\n\t\tbreak;\n\tcase RATR_INX_WIRELESS_NB:\n\t\tret = 2;\n\t\tbreak;\n\tcase RATR_INX_WIRELESS_GB:\n\t\tret = 6;\n\t\tbreak;\n\tcase RATR_INX_WIRELESS_G:\n\t\tret = 7;\n\t\tbreak;\n\tcase RATR_INX_WIRELESS_B:\n\t\tret = 8;\n\t\tbreak;\n\tdefault:\n\t\tret = 0;\n\t\tbreak;\n\t}\n\treturn ret;\n}\n\nstatic void rtl92ee_update_hal_rate_mask(struct ieee80211_hw *hw,\n\t\t\t\t\t struct ieee80211_sta *sta,\n\t\t\t\t\t u8 rssi_level, bool update_bw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tstruct rtl_sta_info *sta_entry = NULL;\n\tu32 ratr_bitmap;\n\tu8 ratr_index;\n\tu8 curtxbw_40mhz = (sta->deflink.ht_cap.cap & IEEE80211_HT_CAP_SUP_WIDTH_20_40)\n\t\t\t     ? 1 : 0;\n\tu8 b_curshortgi_40mhz = (sta->deflink.ht_cap.cap & IEEE80211_HT_CAP_SGI_40) ?\n\t\t\t\t1 : 0;\n\tu8 b_curshortgi_20mhz = (sta->deflink.ht_cap.cap & IEEE80211_HT_CAP_SGI_20) ?\n\t\t\t\t1 : 0;\n\tenum wireless_mode wirelessmode = 0;\n\tbool b_shortgi = false;\n\tu8 rate_mask[7] = {0};\n\tu8 macid = 0;\n\t \n\tsta_entry = (struct rtl_sta_info *)sta->drv_priv;\n\twirelessmode = sta_entry->wireless_mode;\n\tif (mac->opmode == NL80211_IFTYPE_STATION ||\n\t    mac->opmode == NL80211_IFTYPE_MESH_POINT)\n\t\tcurtxbw_40mhz = mac->bw_40;\n\telse if (mac->opmode == NL80211_IFTYPE_AP ||\n\t\t mac->opmode == NL80211_IFTYPE_ADHOC)\n\t\tmacid = sta->aid + 1;\n\n\tratr_bitmap = sta->deflink.supp_rates[0];\n\tif (mac->opmode == NL80211_IFTYPE_ADHOC)\n\t\tratr_bitmap = 0xfff;\n\n\tratr_bitmap |= (sta->deflink.ht_cap.mcs.rx_mask[1] << 20 |\n\t\t\tsta->deflink.ht_cap.mcs.rx_mask[0] << 12);\n\n\tswitch (wirelessmode) {\n\tcase WIRELESS_MODE_B:\n\t\tratr_index = RATR_INX_WIRELESS_B;\n\t\tif (ratr_bitmap & 0x0000000c)\n\t\t\tratr_bitmap &= 0x0000000d;\n\t\telse\n\t\t\tratr_bitmap &= 0x0000000f;\n\t\tbreak;\n\tcase WIRELESS_MODE_G:\n\t\tratr_index = RATR_INX_WIRELESS_GB;\n\n\t\tif (rssi_level == 1)\n\t\t\tratr_bitmap &= 0x00000f00;\n\t\telse if (rssi_level == 2)\n\t\t\tratr_bitmap &= 0x00000ff0;\n\t\telse\n\t\t\tratr_bitmap &= 0x00000ff5;\n\t\tbreak;\n\tcase WIRELESS_MODE_N_24G:\n\t\tif (curtxbw_40mhz)\n\t\t\tratr_index = RATR_INX_WIRELESS_NGB;\n\t\telse\n\t\t\tratr_index = RATR_INX_WIRELESS_NB;\n\n\t\tif (rtlphy->rf_type == RF_1T1R) {\n\t\t\tif (curtxbw_40mhz) {\n\t\t\t\tif (rssi_level == 1)\n\t\t\t\t\tratr_bitmap &= 0x000f0000;\n\t\t\t\telse if (rssi_level == 2)\n\t\t\t\t\tratr_bitmap &= 0x000ff000;\n\t\t\t\telse\n\t\t\t\t\tratr_bitmap &= 0x000ff015;\n\t\t\t} else {\n\t\t\t\tif (rssi_level == 1)\n\t\t\t\t\tratr_bitmap &= 0x000f0000;\n\t\t\t\telse if (rssi_level == 2)\n\t\t\t\t\tratr_bitmap &= 0x000ff000;\n\t\t\t\telse\n\t\t\t\t\tratr_bitmap &= 0x000ff005;\n\t\t\t}\n\t\t} else {\n\t\t\tif (curtxbw_40mhz) {\n\t\t\t\tif (rssi_level == 1)\n\t\t\t\t\tratr_bitmap &= 0x0f8f0000;\n\t\t\t\telse if (rssi_level == 2)\n\t\t\t\t\tratr_bitmap &= 0x0ffff000;\n\t\t\t\telse\n\t\t\t\t\tratr_bitmap &= 0x0ffff015;\n\t\t\t} else {\n\t\t\t\tif (rssi_level == 1)\n\t\t\t\t\tratr_bitmap &= 0x0f8f0000;\n\t\t\t\telse if (rssi_level == 2)\n\t\t\t\t\tratr_bitmap &= 0x0ffff000;\n\t\t\t\telse\n\t\t\t\t\tratr_bitmap &= 0x0ffff005;\n\t\t\t}\n\t\t}\n\n\t\tif ((curtxbw_40mhz && b_curshortgi_40mhz) ||\n\t\t    (!curtxbw_40mhz && b_curshortgi_20mhz)) {\n\t\t\tif (macid == 0)\n\t\t\t\tb_shortgi = true;\n\t\t\telse if (macid == 1)\n\t\t\t\tb_shortgi = false;\n\t\t}\n\t\tbreak;\n\tdefault:\n\t\tratr_index = RATR_INX_WIRELESS_NGB;\n\n\t\tif (rtlphy->rf_type == RF_1T1R)\n\t\t\tratr_bitmap &= 0x000ff0ff;\n\t\telse\n\t\t\tratr_bitmap &= 0x0f8ff0ff;\n\t\tbreak;\n\t}\n\tratr_index = _rtl92ee_mrate_idx_to_arfr_id(hw, ratr_index);\n\tsta_entry->ratr_index = ratr_index;\n\n\trtl_dbg(rtlpriv, COMP_RATR, DBG_DMESG,\n\t\t\"ratr_bitmap :%x\\n\", ratr_bitmap);\n\t*(u32 *)&rate_mask = (ratr_bitmap & 0x0fffffff) |\n\t\t\t\t       (ratr_index << 28);\n\trate_mask[0] = macid;\n\trate_mask[1] = ratr_index | (b_shortgi ? 0x80 : 0x00);\n\trate_mask[2] = curtxbw_40mhz | ((!update_bw) << 3);\n\trate_mask[3] = (u8)(ratr_bitmap & 0x000000ff);\n\trate_mask[4] = (u8)((ratr_bitmap & 0x0000ff00) >> 8);\n\trate_mask[5] = (u8)((ratr_bitmap & 0x00ff0000) >> 16);\n\trate_mask[6] = (u8)((ratr_bitmap & 0xff000000) >> 24);\n\trtl_dbg(rtlpriv, COMP_RATR, DBG_DMESG,\n\t\t\"Rate_index:%x, ratr_val:%x, %x:%x:%x:%x:%x:%x:%x\\n\",\n\t\tratr_index, ratr_bitmap, rate_mask[0], rate_mask[1],\n\t\trate_mask[2], rate_mask[3], rate_mask[4],\n\t\trate_mask[5], rate_mask[6]);\n\trtl92ee_fill_h2c_cmd(hw, H2C_92E_RA_MASK, 7, rate_mask);\n\t_rtl92ee_set_bcn_ctrl_reg(hw, BIT(3), 0);\n}\n\nvoid rtl92ee_update_hal_rate_tbl(struct ieee80211_hw *hw,\n\t\t\t\t struct ieee80211_sta *sta, u8 rssi_level,\n\t\t\t\t bool update_bw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\tif (rtlpriv->dm.useramask)\n\t\trtl92ee_update_hal_rate_mask(hw, sta, rssi_level, update_bw);\n}\n\nvoid rtl92ee_update_channel_access_setting(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tu16 sifs_timer;\n\n\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_SLOT_TIME,\n\t\t\t\t      (u8 *)&mac->slot_time);\n\tif (!mac->ht_enable)\n\t\tsifs_timer = 0x0a0a;\n\telse\n\t\tsifs_timer = 0x0e0e;\n\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_SIFS, (u8 *)&sifs_timer);\n}\n\nbool rtl92ee_gpio_radio_on_off_checking(struct ieee80211_hw *hw, u8 *valid)\n{\n\t*valid = 1;\n\treturn true;\n}\n\nvoid rtl92ee_set_key(struct ieee80211_hw *hw, u32 key_index,\n\t\t     u8 *p_macaddr, bool is_group, u8 enc_algo,\n\t\t     bool is_wepkey, bool clear_all)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tu8 *macaddr = p_macaddr;\n\tu32 entry_id = 0;\n\tbool is_pairwise = false;\n\n\tstatic u8 cam_const_addr[4][6] = {\n\t\t{0x00, 0x00, 0x00, 0x00, 0x00, 0x00},\n\t\t{0x00, 0x00, 0x00, 0x00, 0x00, 0x01},\n\t\t{0x00, 0x00, 0x00, 0x00, 0x00, 0x02},\n\t\t{0x00, 0x00, 0x00, 0x00, 0x00, 0x03}\n\t};\n\tstatic u8 cam_const_broad[] = {\n\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff\n\t};\n\n\tif (clear_all) {\n\t\tu8 idx = 0;\n\t\tu8 cam_offset = 0;\n\t\tu8 clear_number = 5;\n\n\t\trtl_dbg(rtlpriv, COMP_SEC, DBG_DMESG, \"clear_all\\n\");\n\n\t\tfor (idx = 0; idx < clear_number; idx++) {\n\t\t\trtl_cam_mark_invalid(hw, cam_offset + idx);\n\t\t\trtl_cam_empty_entry(hw, cam_offset + idx);\n\n\t\t\tif (idx < 5) {\n\t\t\t\tmemset(rtlpriv->sec.key_buf[idx], 0,\n\t\t\t\t       MAX_KEY_LEN);\n\t\t\t\trtlpriv->sec.key_len[idx] = 0;\n\t\t\t}\n\t\t}\n\n\t} else {\n\t\tswitch (enc_algo) {\n\t\tcase WEP40_ENCRYPTION:\n\t\t\tenc_algo = CAM_WEP40;\n\t\t\tbreak;\n\t\tcase WEP104_ENCRYPTION:\n\t\t\tenc_algo = CAM_WEP104;\n\t\t\tbreak;\n\t\tcase TKIP_ENCRYPTION:\n\t\t\tenc_algo = CAM_TKIP;\n\t\t\tbreak;\n\t\tcase AESCCMP_ENCRYPTION:\n\t\t\tenc_algo = CAM_AES;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_DMESG,\n\t\t\t\t\"switch case %#x not processed\\n\", enc_algo);\n\t\t\tenc_algo = CAM_TKIP;\n\t\t\tbreak;\n\t\t}\n\n\t\tif (is_wepkey || rtlpriv->sec.use_defaultkey) {\n\t\t\tmacaddr = cam_const_addr[key_index];\n\t\t\tentry_id = key_index;\n\t\t} else {\n\t\t\tif (is_group) {\n\t\t\t\tmacaddr = cam_const_broad;\n\t\t\t\tentry_id = key_index;\n\t\t\t} else {\n\t\t\t\tif (mac->opmode == NL80211_IFTYPE_AP ||\n\t\t\t\t    mac->opmode == NL80211_IFTYPE_MESH_POINT) {\n\t\t\t\t\tentry_id = rtl_cam_get_free_entry(hw,\n\t\t\t\t\t\t\t\t     p_macaddr);\n\t\t\t\t\tif (entry_id >=  TOTAL_CAM_ENTRY) {\n\t\t\t\t\t\tpr_err(\"Can not find free hw security cam entry\\n\");\n\t\t\t\t\t\treturn;\n\t\t\t\t\t}\n\t\t\t\t} else {\n\t\t\t\t\tentry_id = CAM_PAIRWISE_KEY_POSITION;\n\t\t\t\t}\n\n\t\t\t\tkey_index = PAIRWISE_KEYIDX;\n\t\t\t\tis_pairwise = true;\n\t\t\t}\n\t\t}\n\n\t\tif (rtlpriv->sec.key_len[key_index] == 0) {\n\t\t\trtl_dbg(rtlpriv, COMP_SEC, DBG_DMESG,\n\t\t\t\t\"delete one entry, entry_id is %d\\n\",\n\t\t\t\tentry_id);\n\t\t\tif (mac->opmode == NL80211_IFTYPE_AP ||\n\t\t\t    mac->opmode == NL80211_IFTYPE_MESH_POINT)\n\t\t\t\trtl_cam_del_entry(hw, p_macaddr);\n\t\t\trtl_cam_delete_one_entry(hw, p_macaddr, entry_id);\n\t\t} else {\n\t\t\trtl_dbg(rtlpriv, COMP_SEC, DBG_DMESG,\n\t\t\t\t\"add one entry\\n\");\n\t\t\tif (is_pairwise) {\n\t\t\t\trtl_dbg(rtlpriv, COMP_SEC, DBG_DMESG,\n\t\t\t\t\t\"set Pairwise key\\n\");\n\n\t\t\t\trtl_cam_add_one_entry(hw, macaddr, key_index,\n\t\t\t\t\t       entry_id, enc_algo,\n\t\t\t\t\t       CAM_CONFIG_NO_USEDK,\n\t\t\t\t\t       rtlpriv->sec.key_buf[key_index]);\n\t\t\t} else {\n\t\t\t\trtl_dbg(rtlpriv, COMP_SEC, DBG_DMESG,\n\t\t\t\t\t\"set group key\\n\");\n\n\t\t\t\tif (mac->opmode == NL80211_IFTYPE_ADHOC) {\n\t\t\t\t\trtl_cam_add_one_entry(hw,\n\t\t\t\t\t\trtlefuse->dev_addr,\n\t\t\t\t\t\tPAIRWISE_KEYIDX,\n\t\t\t\t\t\tCAM_PAIRWISE_KEY_POSITION,\n\t\t\t\t\t\tenc_algo, CAM_CONFIG_NO_USEDK,\n\t\t\t\t\t\trtlpriv->sec.key_buf[entry_id]);\n\t\t\t\t}\n\n\t\t\t\trtl_cam_add_one_entry(hw, macaddr, key_index,\n\t\t\t\t\t\tentry_id, enc_algo,\n\t\t\t\t\t\tCAM_CONFIG_NO_USEDK,\n\t\t\t\t\t\trtlpriv->sec.key_buf[entry_id]);\n\t\t\t}\n\t\t}\n\t}\n}\n\nvoid rtl92ee_read_bt_coexist_info_from_hwpg(struct ieee80211_hw *hw,\n\t\t\t\t\t    bool auto_load_fail, u8 *hwinfo)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu8 value;\n\n\tif (!auto_load_fail) {\n\t\tvalue = hwinfo[EEPROM_RF_BOARD_OPTION_92E];\n\t\tif (((value & 0xe0) >> 5) == 0x1)\n\t\t\trtlpriv->btcoexist.btc_info.btcoexist = 1;\n\t\telse\n\t\t\trtlpriv->btcoexist.btc_info.btcoexist = 0;\n\n\t\trtlpriv->btcoexist.btc_info.bt_type = BT_RTL8192E;\n\t\trtlpriv->btcoexist.btc_info.ant_num = ANT_X2;\n\t} else {\n\t\trtlpriv->btcoexist.btc_info.btcoexist = 1;\n\t\trtlpriv->btcoexist.btc_info.bt_type = BT_RTL8192E;\n\t\trtlpriv->btcoexist.btc_info.ant_num = ANT_X1;\n\t}\n}\n\nvoid rtl92ee_bt_reg_init(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\t \n\trtlpriv->btcoexist.reg_bt_iso = 2;\n\t \n\trtlpriv->btcoexist.reg_bt_sco = 3;\n\t \n\trtlpriv->btcoexist.reg_bt_sco = 0;\n}\n\nvoid rtl92ee_bt_hw_init(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\tif (rtlpriv->cfg->ops->get_btc_status())\n\t\trtlpriv->btcoexist.btc_ops->btc_init_hw_config(rtlpriv);\n}\n\nvoid rtl92ee_suspend(struct ieee80211_hw *hw)\n{\n}\n\nvoid rtl92ee_resume(struct ieee80211_hw *hw)\n{\n}\n\n \nvoid rtl92ee_allow_all_destaddr(struct ieee80211_hw *hw,\n\t\t\t\tbool allow_all_da, bool write_into_reg)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\n\tif (allow_all_da)\t \n\t\trtlpci->receive_config |= RCR_AAP;\n\telse\t\t\t \n\t\trtlpci->receive_config &= ~RCR_AAP;\n\n\tif (write_into_reg)\n\t\trtl_write_dword(rtlpriv, REG_RCR, rtlpci->receive_config);\n\n\trtl_dbg(rtlpriv, COMP_TURBO | COMP_INIT, DBG_LOUD,\n\t\t\"receive_config=0x%08X, write_into_reg=%d\\n\",\n\t\trtlpci->receive_config, write_into_reg);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}