$date
	Fri Aug  6 22:55:29 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_dff $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 3 $ delay [2:0] $end
$var reg 1 % rstn $end
$var integer 32 & i [31:0] $end
$scope module dff0 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 % rstn $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
0%
bx $
0#
0"
0!
$end
#10
1"
#15
1#
#20
0"
#25
1%
b100 $
b0 &
#29
b1 $
b1 &
#30
1!
b10 &
1"
#31
b11 $
b11 &
#34
b101 $
b100 &
#39
b101 &
#40
0"
#50
1"
#60
0"
#70
1"
#79
