{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,11,26]],"date-time":"2019-11-26T14:04:01Z","timestamp":1574777041409},"publisher-location":"New York, New York, USA","reference-count":15,"publisher":"ACM Press","isbn-type":[{"value":"9781450351317","type":"print"}],"license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2017,11,12]],"date-time":"2017-11-12T00:00:00Z","timestamp":1510444800000},"delay-in-days":315,"content-version":"vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1145\/3145617.3158214","type":"proceedings-article","created":{"date-parts":[[2017,12,27]],"date-time":"2017-12-27T13:21:42Z","timestamp":1514380902000},"source":"Crossref","is-referenced-by-count":0,"title":["Evaluating GPGPU Memory Performance Through the C-AMAT Model"],"prefix":"10.1145","author":[{"given":"Ning","family":"Zhang","sequence":"first","affiliation":[{"name":"Illinois Institute of Technology, Chicago, IL, USA"}]},{"given":"Chuntao","family":"Jiang","sequence":"additional","affiliation":[{"name":"Foshan University, Foshan, Guangdong, China"}]},{"given":"Xian-He","family":"Sun","sequence":"additional","affiliation":[{"name":"Illinois Institute of Technology, Chicago, IL, USA"}]},{"given":"Shuaiwen Leon","family":"Song","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Lab, Richland, WA, USA"}]}],"member":"320","reference":[{"key":"key-10.1145\/3145617.3158214-1","unstructured":"X.-H. Sun and D. Wang, \"Concurrent Average Memory Access Time,\" Computer, vol. 47, no. 5, pp. 74--80, 2014.","DOI":"10.1109\/MC.2013.227","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158214-2","unstructured":"A. Jog, O. Kayiran, N.C. Nachiappan, and et al. \"OWL: Cooperative Thread Array Aware Scheduling Techniques for Improving GPGPU Performance,\" SIGPLAN Vol.48, pp. 395--406, 2013.","DOI":"10.1145\/2499368.2451158","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158214-3","unstructured":"M. Lee et al., \"Improving GPGPU Resource Utilization through Alternative Thread Block Scheduling,\" IEEE 20th International Symposium on High Performance Computer Architecture (HPCA), Orlando, FL, pp. 260--271, 2014.","DOI":"10.1109\/HPCA.2014.6835937","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158214-4","unstructured":"P. Xiang, Y. Yang, and H. Zhou, \"Warp-level divergence in gpus: Characterization, impact, and mitigation,\" in Proceedings of 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA-20), 2014.","DOI":"10.1109\/HPCA.2014.6835939","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158214-5","unstructured":"O. Kayiran, A. Jog, M. T. Kandemir, and C. R. Das, \"Neither more nor less: Optimizing thread-level parallelism for gpgpus,\" in Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques (PACT'13), 2013."},{"key":"key-10.1145\/3145617.3158214-6","unstructured":"M. Lee, S. Song, J. Moon, J. Kim, W. Seo, Y. Cho, and S. Ryu, \"Improving gpgpu resource utilization through alternative thread block scheduling,\" in Proceedings of 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA-20), 2014.","DOI":"10.1109\/HPCA.2014.6835937","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158214-7","unstructured":"S.-Y. Lee, A. Arunkumar, and C.-J. Wu, \"Cawa: coordinated warp scheduling and cache prioritization for critical warp acceleration of gpgpu workloads,\" in Proceedings of the 42nd Annual International Symposium on Computer Architecture (ISCA-42), 2015.","DOI":"10.1145\/2749469.2750418","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158214-8","unstructured":"J. Wang and S. Yalamanchili, \"Characterization and analysis of dynamic parallelism in unstructured gpu applications,\" in Proceedings of 2014 IEEE International Symposium on Workload Characterization (IISWC'14), 2014.","DOI":"10.1109\/IISWC.2014.6983039","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158214-9","unstructured":"J. Wang, N. Rubin, A. Sidelnik, and S. Yalamanchili, \"Dynamic thread block launch: A lightweight execution mechanism to support irregular applications on gpus,\" in Proceedings of the 42nd Annual International Symposium on Computer Architecuture (ISCA-42), 2015.","DOI":"10.1145\/2749469.2750393","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158214-10","unstructured":"G. Chen and X. Shen, \"Free launch: Optimizing gpu dynamic kernel launches through thread reuse,\" in Proceedings of the 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-48), 2015.","DOI":"10.1145\/2830772.2830818","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158214-11","unstructured":"Wulf, W. A. and Mckee, S. A. 1995. Hitting the Memory Wall: Implications of the Obvious. ACM SIGARCH computer architecture news 23, 1, 20--24.","DOI":"10.1145\/216585.216588","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158214-12","unstructured":"X.-H. Sun, \"Concurrent-AMAT: A Mathematical Model for Big Data access,\" HPC Magazine, 2014."},{"key":"key-10.1145\/3145617.3158214-13","unstructured":"N. K. Govindaraju, S. Larsen, J. Gray, and D. Manocha. A memory model for scientific algorithms on graphics processors. In SC, 2006","DOI":"10.1145\/1188455.1188549","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3145617.3158214-14","unstructured":"S. B. Weiguo Liu, Muller-Wittig. Performance predictions for general-purpose computation on gpus. 2007."},{"key":"key-10.1145\/3145617.3158214-15","unstructured":"J. Kessenich, D. Baldwin, and R. Rost. The OpenGL shading language. http:\/\/www.opengl.org\/documentation."}],"event":{"name":"the Workshop","location":"Denver, CO, USA","sponsor":["SIGHPC, ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","IEEE CS"],"acronym":"MCHPC'17","start":{"date-parts":[[2017,11,12]]},"end":{"date-parts":[[2017,11,17]]}},"container-title":["Proceedings of the Workshop on Memory Centric Programming for HPC  - MCHPC'17"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=3158214&ftid=1936269&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,27]],"date-time":"2017-12-27T13:26:35Z","timestamp":1514381195000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9781450351317"],"references-count":15,"URL":"http:\/\/dx.doi.org\/10.1145\/3145617.3158214","relation":{"cites":[]}}}