
---------- Begin Simulation Statistics ----------
final_tick                               1167584844000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101140                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739556                       # Number of bytes of host memory used
host_op_rate                                   101435                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14247.27                       # Real time elapsed on the host
host_tick_rate                               81951480                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440966366                       # Number of instructions simulated
sim_ops                                    1445171374                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.167585                       # Number of seconds simulated
sim_ticks                                1167584844000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.957048                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              167525206                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           190462516                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14814950                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        258511439                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20664079                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21297085                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          633006                       # Number of indirect misses.
system.cpu0.branchPred.lookups              327261014                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2150283                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050479                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9066748                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313653758                       # Number of branches committed
system.cpu0.commit.bw_lim_events             30705562                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160682                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44302242                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250506715                       # Number of instructions committed
system.cpu0.commit.committedOps            1251560481                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2172067635                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.576207                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.300404                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1548377459     71.29%     71.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    369730348     17.02%     88.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     97339879      4.48%     92.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     89493246      4.12%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22270580      1.03%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5636054      0.26%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3837998      0.18%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4676509      0.22%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     30705562      1.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2172067635                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112931                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209806736                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697264                       # Number of loads committed
system.cpu0.commit.membars                    2104089                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104095      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699521773     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831886      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747735     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255107     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251560481                       # Class of committed instruction
system.cpu0.commit.refs                     536002870                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250506715                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251560481                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.860857                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.860857                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            274690541                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5773908                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           167068401                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1318668328                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               972688257                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                923572058                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9079011                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12861583                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3650260                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  327261014                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                242520005                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1222463878                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4817624                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1339476560                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          377                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29654542                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140636                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         946388436                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         188189285                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.575620                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2183680127                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.613886                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.887774                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1231528669     56.40%     56.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               714322966     32.71%     89.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               121908178      5.58%     94.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                96762275      4.43%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12162619      0.56%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2730885      0.13%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   56203      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4204087      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4245      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2183680127                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      143334477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9130785                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               318949828                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.551619                       # Inst execution rate
system.cpu0.iew.exec_refs                   555254524                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 149151811                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              220332131                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408640161                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056853                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5103440                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           149821682                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1295835615                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            406102713                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7239918                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1283626418                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1014547                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6132351                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9079011                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8375634                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       161591                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19823233                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        17484                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11055                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4526167                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19942897                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2516076                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11055                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       410949                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8719836                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                536207462                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1275041279                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.899020                       # average fanout of values written-back
system.cpu0.iew.wb_producers                482061160                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.547930                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1275104790                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1574215962                       # number of integer regfile reads
system.cpu0.int_regfile_writes              817118891                       # number of integer regfile writes
system.cpu0.ipc                              0.537387                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.537387                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106215      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            715146366     55.40%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833410      0.92%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100413      0.16%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           411200749     31.85%     88.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          148479133     11.50%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1290866337                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1722577                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001334                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 294259     17.08%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1182820     68.67%     85.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               245496     14.25%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1290482646                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4767254861                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1275041228                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1340121465                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1292674449                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1290866337                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161166                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44275130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           119588                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           484                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22222546                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2183680127                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.591143                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797666                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1230817201     56.36%     56.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          684423668     31.34%     87.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          214271814      9.81%     97.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43562145      1.99%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8010324      0.37%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1112592      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             918825      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             413064      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             150494      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2183680127                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.554731                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         13228526                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1303197                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408640161                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          149821682                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2081                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2327014604                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8157675                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              237647602                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800534681                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8035161                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               985584945                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10904667                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10136                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1602654995                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1308526149                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          845801021                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                913642381                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              18687536                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9079011                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             37558898                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45266335                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               47                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1602654948                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        167290                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6306                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16793145                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6257                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3437198367                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2603356979                       # The number of ROB writes
system.cpu0.timesIdled                       31169079                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2048                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.679999                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14929147                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            17840759                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3565036                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         23994000                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            661733                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         751563                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           89830                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27389077                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41875                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050213                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2230417                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16230551                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2299745                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151362                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       31912550                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67688682                       # Number of instructions committed
system.cpu1.commit.committedOps              68739099                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    304057580                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.226073                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.952414                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    275674859     90.67%     90.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14104804      4.64%     95.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5342132      1.76%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4079837      1.34%     98.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       892800      0.29%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       456756      0.15%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       988949      0.33%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       217698      0.07%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2299745      0.76%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    304057580                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1075059                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65723518                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16753514                       # Number of loads committed
system.cpu1.commit.membars                    2100502                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100502      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43608088     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17803727     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5226638      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68739099                       # Class of committed instruction
system.cpu1.commit.refs                      23030377                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67688682                       # Number of Instructions Simulated
system.cpu1.committedOps                     68739099                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.584778                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.584778                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            226810293                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1369190                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13722460                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             109542742                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                24514186                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53300485                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2231813                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2448452                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2796425                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27389077                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20383412                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    283487221                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               885024                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     124659588                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                7132864                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.088256                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22599522                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15590880                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.401690                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         309653202                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.413187                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.884312                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               232779181     75.17%     75.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                46415831     14.99%     90.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17730779      5.73%     95.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8337547      2.69%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1360588      0.44%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2568350      0.83%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  457576      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1719      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1631      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           309653202                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         684355                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2300781                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19970720                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.258317                       # Inst execution rate
system.cpu1.iew.exec_refs                    25806160                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6585643                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              192839067                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26263829                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2288178                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1401222                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9259408                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          100625358                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19220517                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1350916                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             80165556                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1087005                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4674146                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2231813                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6808459                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        73526                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          695006                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        16968                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2010                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10119                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      9510315                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2982545                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2010                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       502085                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1798696                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 44347356                       # num instructions consuming a value
system.cpu1.iew.wb_count                     79155185                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.827125                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36680807                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.255062                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      79203124                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               102711800                       # number of integer regfile reads
system.cpu1.int_regfile_writes               52217204                       # number of integer regfile writes
system.cpu1.ipc                              0.218113                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.218113                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100720      2.58%      2.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             53196693     65.26%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  56      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20625342     25.30%     93.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5593559      6.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              81516472                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1529359                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018761                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 344576     22.53%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                944040     61.73%     84.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               240741     15.74%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              80945097                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         474364842                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     79155173                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        132512990                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  93767561                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 81516472                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6857797                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       31886258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           149363                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3706435                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21389902                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    309653202                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.263251                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.735935                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          258997501     83.64%     83.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           32532163     10.51%     94.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11209802      3.62%     97.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3642238      1.18%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2011156      0.65%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             418830      0.14%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             501532      0.16%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             229815      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             110165      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      309653202                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.262670                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13701703                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1891026                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26263829                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9259408                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu1.numCycles                       310337557                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2024825540                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              206522292                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45694171                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5818596                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                27834252                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3298339                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                25246                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            132220336                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             105235457                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           70173897                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 51543175                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11958398                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2231813                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21494200                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                24479726                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       132220324                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27470                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               854                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13173650                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           850                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   402408340                       # The number of ROB reads
system.cpu1.rob.rob_writes                  206905987                       # The number of ROB writes
system.cpu1.timesIdled                          20245                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.206882                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11466614                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13148749                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1642776                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16920374                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            613675                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         626766                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           13091                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19672193                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31026                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050229                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1207959                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15107037                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2154161                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151400                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10658614                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64209790                       # Number of instructions committed
system.cpu2.commit.committedOps              65260216                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    290044339                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.225001                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.953273                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    263394643     90.81%     90.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13059644      4.50%     95.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5048711      1.74%     97.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3847885      1.33%     98.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       841505      0.29%     98.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       432304      0.15%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1059735      0.37%     99.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       205751      0.07%     99.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2154161      0.74%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    290044339                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1014268                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62359118                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15864629                       # Number of loads committed
system.cpu2.commit.membars                    2100507                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100507      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41211329     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16914858     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5033378      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65260216                       # Class of committed instruction
system.cpu2.commit.refs                      21948248                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64209790                       # Number of Instructions Simulated
system.cpu2.committedOps                     65260216                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.555710                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.555710                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            235731760                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               462901                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10908823                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              80016386                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15592902                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 36947169                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1209344                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1132901                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2697390                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19672193                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13174283                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    276094850                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               138483                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      83311841                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3288322                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.067250                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          14439553                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12080289                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.284806                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         292178565                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.288739                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.717798                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               238628360     81.67%     81.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                34089672     11.67%     93.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                10568336      3.62%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7021310      2.40%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1332975      0.46%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  487571      0.17%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   49323      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     882      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     136      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           292178565                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         342627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1273664                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16672560                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.248056                       # Inst execution rate
system.cpu2.iew.exec_refs                    24574788                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6374602                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              198526677                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18649115                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051122                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1052040                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6651179                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           75896094                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18200186                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1222189                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72561535                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                780223                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              4523635                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1209344                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6566235                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        74228                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          614116                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        17247                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1983                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        11780                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2784486                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       567560                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1983                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       362956                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        910708                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 40370986                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71611131                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.840859                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 33946299                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.244807                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71656742                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                92399208                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48153460                       # number of integer regfile writes
system.cpu2.ipc                              0.219505                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.219505                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100747      2.85%      2.85% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46735355     63.34%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.19% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19562384     26.51%     92.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5385089      7.30%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              73783724                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1495568                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020270                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 337878     22.59%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                923341     61.74%     84.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               234347     15.67%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73178531                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         441377346                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71611119                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         86533318                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  72744355                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 73783724                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151739                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10635877                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           135791                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           339                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4567902                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    292178565                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.252530                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.731764                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          247311077     84.64%     84.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           27940852      9.56%     94.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10509882      3.60%     97.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3251180      1.11%     98.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1997528      0.68%     99.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             354749      0.12%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             488435      0.17%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             223795      0.08%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             101067      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      292178565                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.252234                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          6998482                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          704203                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18649115                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6651179                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    240                       # number of misc regfile reads
system.cpu2.numCycles                       292521192                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2042643772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              213881563                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43506374                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7325283                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17625674                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3217661                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                21739                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             99921699                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              78340022                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           52650028                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 36820706                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              11847758                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1209344                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             22614923                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 9143654                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        99921687                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         26355                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               863                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 15097643                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           858                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   363807695                       # The number of ROB reads
system.cpu2.rob.rob_writes                  153977543                       # The number of ROB writes
system.cpu2.timesIdled                          15710                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.658922                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10106651                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12226933                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1317810                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15018770                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            513897                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         524802                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           10905                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17267231                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18934                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050186                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           937091                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13572270                       # Number of branches committed
system.cpu3.commit.bw_lim_events              2083639                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151303                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8601272                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58561179                       # Number of instructions committed
system.cpu3.commit.committedOps              59611578                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    258281516                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.230801                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.979127                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    234500684     90.79%     90.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11613911      4.50%     95.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4362603      1.69%     96.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3341281      1.29%     98.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       752946      0.29%     98.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       382538      0.15%     98.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1052366      0.41%     99.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       191548      0.07%     99.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2083639      0.81%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    258281516                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865947                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56860002                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14734604                       # Number of loads committed
system.cpu3.commit.membars                    2100481                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100481      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37259869     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15784790     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4466294      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59611578                       # Class of committed instruction
system.cpu3.commit.refs                      20251096                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58561179                       # Number of Instructions Simulated
system.cpu3.committedOps                     59611578                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.443859                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.443859                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            211726637                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               402839                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9629365                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71385669                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13106991                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31548227                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                938171                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1004882                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2661446                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17267231                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11349572                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    246367822                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                89530                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      74036481                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2637780                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.066352                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12294697                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10620548                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.284496                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         259981472                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.288819                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.721454                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               212547131     81.75%     81.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30098271     11.58%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9385381      3.61%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6174678      2.38%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1216045      0.47%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  529982      0.20%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   29506      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     333      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     145      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           259981472                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         256163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              989830                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14859435                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.252005                       # Inst execution rate
system.cpu3.iew.exec_refs                    22436670                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5704903                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              174752780                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17017773                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051012                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           815410                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5886156                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           68193226                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16731767                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           952248                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65581176                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                896380                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4578031                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                938171                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6685554                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        70260                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          518771                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14450                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1355                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10269                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2283169                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       369664                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1355                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       255725                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        734105                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 37031201                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64784714                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.848040                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31403939                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.248944                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64822702                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83251605                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43710789                       # number of integer regfile writes
system.cpu3.ipc                              0.225030                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.225030                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100686      3.16%      3.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41723979     62.71%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.87% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18016700     27.08%     92.95% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4691910      7.05%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66533424                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1473419                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.022146                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 327700     22.24%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                912937     61.96%     84.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               232780     15.80%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65906143                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         394644606                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64784702                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         76775835                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  65041617                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66533424                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151609                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8581647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           122893                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           306                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3589593                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    259981472                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.255916                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.742100                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          219741647     84.52%     84.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           25182049      9.69%     94.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            9173470      3.53%     97.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2823188      1.09%     98.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1946935      0.75%     99.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             335392      0.13%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             470704      0.18%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             218749      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              89338      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      259981472                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.255664                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6739259                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          651380                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17017773                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5886156                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    205                       # number of misc regfile reads
system.cpu3.numCycles                       260237635                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2074926371                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              190198535                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39891545                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7143960                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14829396                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               3112764                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                21275                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89086847                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70093832                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47293741                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31840469                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              11637494                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                938171                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             22146147                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7402196                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89086835                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         28754                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               793                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14461351                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           795                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   324409570                       # The number of ROB reads
system.cpu3.rob.rob_writes                  138129565                       # The number of ROB writes
system.cpu3.timesIdled                          10113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          9860273                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               233583                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10398658                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                240850                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13546757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      27028211                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       859902                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       114105                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69176428                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5759203                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139169117                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5873308                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10528155                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3795025                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9686331                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1050                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            608                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3016459                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3016428                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10528155                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           554                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     40572765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               40572765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1109734912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1109734912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1399                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13546826                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13546826    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13546826                       # Request fanout histogram
system.membus.respLayer1.occupancy        69840502996                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         45238246265                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                277                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          139                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7345311931.654676                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   48352852131.900536                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          135     97.12%     97.12% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     97.84% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     98.56% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 501093549000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            139                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   146586485500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1020998358500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13144148                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13144148                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13144148                       # number of overall hits
system.cpu2.icache.overall_hits::total       13144148                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        30135                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         30135                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        30135                       # number of overall misses
system.cpu2.icache.overall_misses::total        30135                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    602511500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    602511500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    602511500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    602511500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13174283                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13174283                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13174283                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13174283                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002287                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002287                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002287                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002287                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 19993.744815                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19993.744815                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 19993.744815                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19993.744815                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          288                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        26800                       # number of writebacks
system.cpu2.icache.writebacks::total            26800                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         3303                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3303                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         3303                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3303                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        26832                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        26832                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        26832                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        26832                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    533641000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    533641000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    533641000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    533641000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002037                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002037                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002037                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002037                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 19888.230471                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 19888.230471                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 19888.230471                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 19888.230471                       # average overall mshr miss latency
system.cpu2.icache.replacements                 26800                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13144148                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13144148                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        30135                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        30135                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    602511500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    602511500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13174283                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13174283                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002287                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002287                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 19993.744815                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19993.744815                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         3303                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3303                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        26832                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        26832                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    533641000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    533641000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002037                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002037                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 19888.230471                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 19888.230471                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.990884                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12783647                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            26800                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           477.001754                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        325973000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.990884                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999715                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999715                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         26375398                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        26375398                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17650426                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17650426                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17650426                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17650426                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4657220                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4657220                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4657220                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4657220                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 501695896986                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 501695896986                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 501695896986                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 501695896986                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22307646                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22307646                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22307646                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22307646                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.208772                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.208772                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.208772                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.208772                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 107724.328459                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107724.328459                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 107724.328459                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107724.328459                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      6305851                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       287358                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            80509                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3073                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.324796                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    93.510576                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1463998                       # number of writebacks
system.cpu2.dcache.writebacks::total          1463998                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3606790                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3606790                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3606790                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3606790                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1050430                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1050430                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1050430                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1050430                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 103416473588                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 103416473588                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 103416473588                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 103416473588                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.047088                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.047088                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.047088                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.047088                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 98451.561349                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98451.561349                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 98451.561349                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98451.561349                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1463998                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14542163                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14542163                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2732517                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2732517                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 256357966500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 256357966500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17274680                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17274680                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.158180                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.158180                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 93817.519342                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 93817.519342                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2143133                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2143133                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       589384                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       589384                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  49194447500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  49194447500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.034118                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.034118                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 83467.565289                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83467.565289                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      3108263                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3108263                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1924703                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1924703                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 245337930486                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 245337930486                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5032966                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5032966                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.382419                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.382419                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 127467.942060                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 127467.942060                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1463657                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1463657                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       461046                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       461046                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  54222026088                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  54222026088                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091605                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091605                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 117606.542705                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 117606.542705                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          347                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          347                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          209                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5323500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5323500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.375899                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.375899                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25471.291866                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25471.291866                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          111                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           98                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           98                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3244000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3244000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.176259                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.176259                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 33102.040816                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33102.040816                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          173                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          173                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1151000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1151000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.448187                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.448187                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6653.179191                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6653.179191                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          167                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1015000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1015000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.432642                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.432642                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6077.844311                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6077.844311                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       549000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       549000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       518000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       518000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634841                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634841                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415388                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415388                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  49290350500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  49290350500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050229                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050229                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395521                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395521                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 118660.988040                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 118660.988040                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415388                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415388                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  48874962500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  48874962500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395521                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395521                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 117660.988040                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 117660.988040                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.513358                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19750635                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1465653                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.475656                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        325984500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.513358                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.891042                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.891042                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48183319                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48183319                       # Number of data accesses
system.cpu3.numPwrStateTransitions                231                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          116                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8940814487.068966                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   52843107576.499153                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          112     96.55%     96.55% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.86%     97.41% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.86%     98.28% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.86%     99.14% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            1      0.86%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 501093672500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            116                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   130450363500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1037134480500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11331529                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11331529                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11331529                       # number of overall hits
system.cpu3.icache.overall_hits::total       11331529                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18043                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18043                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18043                       # number of overall misses
system.cpu3.icache.overall_misses::total        18043                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    397213499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    397213499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    397213499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    397213499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11349572                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11349572                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11349572                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11349572                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001590                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001590                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001590                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001590                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 22014.825639                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 22014.825639                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 22014.825639                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 22014.825639                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          820                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    37.272727                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16348                       # number of writebacks
system.cpu3.icache.writebacks::total            16348                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1663                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1663                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1663                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1663                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16380                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16380                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16380                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16380                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    355094999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    355094999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    355094999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    355094999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001443                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001443                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001443                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001443                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21678.571368                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21678.571368                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21678.571368                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21678.571368                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16348                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11331529                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11331529                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18043                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18043                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    397213499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    397213499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11349572                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11349572                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001590                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001590                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 22014.825639                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 22014.825639                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1663                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1663                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16380                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16380                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    355094999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    355094999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001443                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001443                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21678.571368                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21678.571368                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.990839                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11020932                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16348                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           674.145584                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        331681500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.990839                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999714                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999714                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22715524                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22715524                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15907395                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15907395                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15907395                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15907395                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4474648                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4474648                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4474648                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4474648                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 488009912567                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 488009912567                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 488009912567                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 488009912567                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20382043                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20382043                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20382043                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20382043                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.219539                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.219539                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.219539                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.219539                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 109061.073087                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 109061.073087                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 109061.073087                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 109061.073087                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      6245616                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       272826                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            76533                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2984                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    81.606836                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    91.429625                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1332082                       # number of writebacks
system.cpu3.dcache.writebacks::total          1332082                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3499742                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3499742                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3499742                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3499742                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       974906                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       974906                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       974906                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       974906                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  96655528488                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  96655528488                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  96655528488                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  96655528488                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.047832                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047832                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.047832                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047832                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 99143.433816                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 99143.433816                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 99143.433816                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 99143.433816                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1332082                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13275768                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13275768                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2640400                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2640400                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 253560106000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 253560106000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15916168                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15916168                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.165894                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.165894                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 96030.944554                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 96030.944554                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2083671                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2083671                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       556729                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       556729                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  47548019500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  47548019500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.034979                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.034979                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85406.040461                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85406.040461                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2631627                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2631627                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1834248                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1834248                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 234449806567                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 234449806567                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4465875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4465875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.410725                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.410725                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 127817.943139                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 127817.943139                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1416071                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1416071                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       418177                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       418177                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  49107508988                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  49107508988                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093638                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093638                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 117432.352779                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 117432.352779                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          333                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          333                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          209                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6941000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6941000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.385609                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.385609                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 33210.526316                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 33210.526316                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          109                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          109                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          100                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          100                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3956000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3956000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.184502                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.184502                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data        39560                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total        39560                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          223                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          223                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          175                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1682500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1682500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          398                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          398                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.439698                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.439698                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9614.285714                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9614.285714                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          169                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1536500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1536500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.424623                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.424623                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  9091.715976                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9091.715976                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       369500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       369500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       346500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       346500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691393                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691393                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358793                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358793                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  41124263000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  41124263000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050186                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050186                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341647                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341647                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 114618.353758                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 114618.353758                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358793                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358793                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  40765470000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  40765470000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341647                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341647                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 113618.353758                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 113618.353758                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.709902                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17931135                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1333534                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.446328                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        331693000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.709902                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.834684                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.834684                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44199896                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44199896                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    254927843.750000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   462891535.634599                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        63000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1435410000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1163505998500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4078845500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    205791498                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       205791498                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    205791498                       # number of overall hits
system.cpu0.icache.overall_hits::total      205791498                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36728507                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36728507                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36728507                       # number of overall misses
system.cpu0.icache.overall_misses::total     36728507                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 478052912996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 478052912996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 478052912996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 478052912996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    242520005                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    242520005                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    242520005                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    242520005                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151445                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151445                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151445                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151445                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13015.854769                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13015.854769                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13015.854769                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13015.854769                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1738                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    29.457627                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34634004                       # number of writebacks
system.cpu0.icache.writebacks::total         34634004                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2094469                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2094469                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2094469                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2094469                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34634038                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34634038                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34634038                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34634038                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 423890631499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 423890631499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 423890631499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 423890631499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.142809                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.142809                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.142809                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.142809                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12239.133984                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12239.133984                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12239.133984                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12239.133984                       # average overall mshr miss latency
system.cpu0.icache.replacements              34634004                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    205791498                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      205791498                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36728507                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36728507                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 478052912996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 478052912996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    242520005                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    242520005                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151445                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151445                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13015.854769                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13015.854769                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2094469                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2094469                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34634038                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34634038                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 423890631499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 423890631499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.142809                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.142809                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12239.133984                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12239.133984                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999963                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          240425279                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34634004                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.941885                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999963                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        519674046                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       519674046                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    481463013                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       481463013                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    481463013                       # number of overall hits
system.cpu0.dcache.overall_hits::total      481463013                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     45960791                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      45960791                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     45960791                       # number of overall misses
system.cpu0.dcache.overall_misses::total     45960791                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1243034419479                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1243034419479                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1243034419479                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1243034419479                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    527423804                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    527423804                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    527423804                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    527423804                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.087142                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.087142                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.087142                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.087142                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27045.540175                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27045.540175                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27045.540175                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27045.540175                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11893955                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       252749                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           185688                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2736                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.053439                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.379020                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     30523746                       # number of writebacks
system.cpu0.dcache.writebacks::total         30523746                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15901949                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15901949                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15901949                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15901949                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30058842                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30058842                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30058842                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30058842                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 514561957128                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 514561957128                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 514561957128                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 514561957128                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056992                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056992                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056992                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056992                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17118.489033                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17118.489033                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17118.489033                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17118.489033                       # average overall mshr miss latency
system.cpu0.dcache.replacements              30523746                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    344016527                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      344016527                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     37156210                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     37156210                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 819477406000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 819477406000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    381172737                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    381172737                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.097479                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.097479                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22054.924493                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22054.924493                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10340726                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10340726                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26815484                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26815484                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 404432084000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 404432084000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070350                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070350                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15082.035588                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15082.035588                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137446486                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137446486                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8804581                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8804581                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 423557013479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 423557013479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251067                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251067                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.060202                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.060202                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48106.436124                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48106.436124                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5561223                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5561223                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3243358                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3243358                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 110129873128                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 110129873128                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022177                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022177                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33955.509422                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33955.509422                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2366                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2366                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1817                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1817                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11907500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11907500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.434377                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.434377                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6553.384700                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6553.384700                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1785                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1785                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1487500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1487500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007650                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007650                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 46484.375000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46484.375000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3853                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3853                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          206                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          206                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1610000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1610000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4059                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4059                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050751                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050751                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7815.533981                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7815.533981                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          203                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          203                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1408000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1408000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.050012                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.050012                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6935.960591                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6935.960591                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584149                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584149                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466330                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466330                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  55492407500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  55492407500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050479                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050479                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443921                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443921                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 118998.150451                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 118998.150451                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466330                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466330                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  55026077500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  55026077500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443921                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443921                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 117998.150451                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 117998.150451                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996882                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          512577895                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         30524887                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.792131                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996882                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999903                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999903                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1087489969                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1087489969                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34578494                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28656846                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               26983                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              328340                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               24755                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              315349                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               14756                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              305775                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64251298                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34578494                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28656846                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              26983                       # number of overall hits
system.l2.overall_hits::.cpu1.data             328340                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              24755                       # number of overall hits
system.l2.overall_hits::.cpu2.data             315349                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              14756                       # number of overall hits
system.l2.overall_hits::.cpu3.data             305775                       # number of overall hits
system.l2.overall_hits::total                64251298                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             55543                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1865944                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4074                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1215975                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2077                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1148416                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1624                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1026101                       # number of demand (read+write) misses
system.l2.demand_misses::total                5319754                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            55543                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1865944                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4074                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1215975                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2077                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1148416                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1624                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1026101                       # number of overall misses
system.l2.overall_misses::total               5319754                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5027384993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 204566860894                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    453477989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 153462804443                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    213181497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 145560198732                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    162326999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 131055107480                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     640501343027                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5027384993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 204566860894                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    453477989                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 153462804443                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    213181497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 145560198732                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    162326999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 131055107480                       # number of overall miss cycles
system.l2.overall_miss_latency::total    640501343027                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34634037                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        30522790                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           31057                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1544315                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           26832                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1463765                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16380                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1331876                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69571052                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34634037                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       30522790                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          31057                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1544315                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          26832                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1463765                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16380                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1331876                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69571052                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001604                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.061133                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.131178                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.787388                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.077408                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.784563                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.099145                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.770418                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076465                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001604                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.061133                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.131178                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.787388                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.077408                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.784563                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.099145                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.770418                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076465                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90513.385899                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109631.832946                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 111310.257486                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 126205.558867                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 102639.141550                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 126748.668368                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 99955.048645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 127721.449916                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 120400.556685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90513.385899                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109631.832946                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 111310.257486                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 126205.558867                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 102639.141550                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 126748.668368                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 99955.048645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 127721.449916                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 120400.556685                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1278225                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     32572                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.243062                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8155803                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3795025                       # number of writebacks
system.l2.writebacks::total                   3795025                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             83                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         328029                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            322                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         143184                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            321                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         143437                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            237                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         140197                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              755810                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            83                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        328029                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           322                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        143184                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           321                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        143437                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           237                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        140197                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             755810                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        55460                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1537915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1072791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1756                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1004979                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       885904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4563944                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        55460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1537915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1072791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1756                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1004979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       885904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9087264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13651208                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4467163495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 160355371281                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    391163989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 125460312280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    170304997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 118311080087                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    130059500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 105366767366                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 514652222995                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4467163495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 160355371281                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    391163989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 125460312280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    170304997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 118311080087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    130059500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 105366767366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 913688640661                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1428340863656                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001601                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.050386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.120810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.694671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.065444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.686571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.084676                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.665155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065601                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.050386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.120810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.694671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.065444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.686571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.084676                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.665155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.196220                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80547.484583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 104268.032551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 104254.794510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 116947.580917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 96984.622437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 117724.927672                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93770.367700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 118937.003745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112764.797946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80547.484583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 104268.032551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 104254.794510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 116947.580917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 96984.622437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 117724.927672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93770.367700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 118937.003745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 100546.065423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104631.096651                       # average overall mshr miss latency
system.l2.replacements                       19210117                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8102958                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8102958                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8102958                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8102958                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61026976                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61026976                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61026976                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61026976                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9087264                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9087264                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 913688640661                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 913688640661                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 100546.065423                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 100546.065423                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   49                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            59                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                183                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       121000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       181500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              232                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.880597                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.773585                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.687500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.781250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.788793                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2050.847458                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   731.707317                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data          610                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   991.803279                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           59                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           182                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1190500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       826499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       668000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      1004000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3688999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.880597                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.754717                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.687500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.781250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.784483                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20177.966102                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20662.475000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20242.424242                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20080                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20269.225275                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              105                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            128                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.964286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.774194                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.760000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.795455                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.820312                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3105.263158                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   561.904762                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          104                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       546500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       480500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       380000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       701500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2108500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.964286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.774194                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.720000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.795455                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.812500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20240.740741                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20020.833333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21111.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20042.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20274.038462                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2575530                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            98443                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            99129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           105516                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2878618                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1135633                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         831438                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         775917                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         670357                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3413345                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 131100560625                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 106556981196                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 100100318454                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  86990038703                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  424747898978                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3711163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       929881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       875046                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       775873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6291963                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.306005                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.894134                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.886716                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.864004                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.542493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115442.718400                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 128159.864230                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 129009.054389                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 129766.734297                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124437.435705                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       193784                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        76897                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        76730                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        75346                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           422757                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       941849                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       754541                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       699187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       595011                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2990588                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 103620091490                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  89324637009                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  83461040786                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  71685401549                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 348091170834                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.253788                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.811438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.799029                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.766892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.475303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 110017.732662                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 118382.747934                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 119368.696480                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 120477.439155                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116395.561954                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34578494                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         26983                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         24755                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         14756                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34644988                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        55543                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4074                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2077                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1624                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            63318                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5027384993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    453477989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    213181497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    162326999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5856371478                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34634037                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        31057                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        26832                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16380                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34708306                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001604                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.131178                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.077408                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.099145                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001824                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90513.385899                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 111310.257486                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 102639.141550                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 99955.048645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92491.415995                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           83                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          322                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          321                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          237                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           963                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        55460                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3752                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1756                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1387                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        62355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4467163495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    391163989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    170304997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    130059500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5158691981                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001601                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.120810                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.065444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.084676                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001797                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80547.484583                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 104254.794510                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 96984.622437                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93770.367700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82731.007634                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26081316                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       229897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       216220                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       200259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26727692                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       730311                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       384537                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       372499                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       355744                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1843091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  73466300269                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  46905823247                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  45459880278                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  44065068777                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 209897072571                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26811627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       614434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       588719                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       556003                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28570783                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.027239                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.625839                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.632728                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.639824                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.064510                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100595.910878                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121979.999966                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122040.274680                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123867.356237                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113883.184591                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       134245                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        66287                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        66707                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        64851                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       332090                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       596066                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       318250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       305792                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       290893                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1511001                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  56735279791                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  36135675271                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  34850039301                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  33681365817                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 161402360180                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022232                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.517956                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.519419                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.523186                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.052886                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95182.882082                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113544.934080                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113966.484738                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 115786.099415                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106818.169002                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          151                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           31                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           28                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               230                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          471                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          212                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          176                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          172                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1031                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12771446                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      9715448                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      8612947                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     11243937                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     42343778                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          622                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          243                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          204                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          192                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1261                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.757235                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.872428                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.862745                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.895833                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.817605                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 27115.596603                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 45827.584906                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 48937.198864                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 65371.726744                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 41070.589719                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          164                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          107                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          102                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          108                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          481                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          307                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          105                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           74                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           64                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          550                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6138983                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2144983                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1502988                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1304491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11091445                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.493569                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.432099                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.362745                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.333333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.436162                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19996.687296                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20428.409524                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20310.648649                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20382.671875                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20166.263636                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999950                       # Cycle average of tags in use
system.l2.tags.total_refs                   146920809                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19210824                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.647814                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.000803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.831478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.228951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.027176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.489682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.023079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.452744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.391323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.550893                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.453138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.075492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.144202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.007074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.006114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.305483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1128831768                       # Number of tag accesses
system.l2.tags.data_accesses               1128831768                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3549504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      98938368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        240128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      69100736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        112384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      64755200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         88768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      57132992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    572935232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          866853312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3549504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       240128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       112384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        88768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3990784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    242881600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       242881600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          55461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1545912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1079699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1011800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         892703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8952113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13544583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3795025                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3795025                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3040039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         84737626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           205662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         59182625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            96253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         55460809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            76027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         48932626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    490701155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             742432823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3040039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       205662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        96253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        76027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3417982                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      208020515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            208020515                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      208020515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3040039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        84737626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          205662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        59182625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           96253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        55460809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           76027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        48932626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    490701155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            950453338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3745536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     55461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1492691.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1071898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1002186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    881358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8947826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002420014250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231741                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231741                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21258279                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3535993                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13544583                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3795025                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13544583                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3795025                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  86268                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 49489                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            797292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            801457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            812081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            853845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1089874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            977978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            835467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            816114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            800642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            920787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           807720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           805351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           785019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           784100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           775888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           794700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            235076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            238354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            234918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            235962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            248100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           235735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           227973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           227368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           231676                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 701143207756                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                67291575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            953486614006                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52097.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70847.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        29                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9771262                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1639511                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13544583                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3795025                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1139415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1259642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1485957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1402434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1442276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1418007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1178699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1006115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  791433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  541882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 482382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 488614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 324991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 206450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 123285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  69905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  46338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  33314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  11954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  73882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 125019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 174074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 209382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 230355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 239823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 242819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 244419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 248424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 241591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 239715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 235552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 228676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 222999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 224943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  33797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  14479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  17911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  21802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  25727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  28868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  31258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  33043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  33337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  33947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  34496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  36411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  40924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  27149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     40                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5793032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.062920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.425111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   178.971634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1965270     33.92%     33.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2949889     50.92%     84.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       402212      6.94%     91.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       194998      3.37%     95.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        53546      0.92%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28146      0.49%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23535      0.41%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18256      0.32%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       157180      2.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5793032                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231741                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.073690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.860653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    310.369142                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       231736    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231741                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.162462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.151099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.639034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           215737     93.09%     93.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1027      0.44%     93.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10518      4.54%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2922      1.26%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1110      0.48%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              269      0.12%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               94      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               43      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231741                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              861332160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5521152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239712320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               866853312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            242881600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       737.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       205.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    742.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    208.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1167584749500                       # Total gap between requests
system.mem_ctrls.avgGap                      67336.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3549504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     95532224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       240128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     68601472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       112384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     64139904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        88768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     56406912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    572660864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239712320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3040039.461149428505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 81820370.049270689487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 205662.142013895471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 58755020.975589156151                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 96253.390558742118                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 54933827.147211581469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 76027.023180509859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 48310760.703913345933                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 490466167.784548580647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 205306125.059636354446                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        55461                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1545912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1079699                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1756                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1011800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1387                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       892703                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8952113                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3795025                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2161840255                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  96493550802                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    232233716                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  80389633703                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     95896168                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  76097427660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     71404868                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  68170244295                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 629774382539                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28204072383475                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38979.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     62418.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     61895.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74455.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     54610.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     75209.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51481.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     76363.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     70349.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7431854.17                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20130116160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10699383915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         46225837980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9740927160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     92167726560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     177970771110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     298482457440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       655417220325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.344406                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 773846417601                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  38988040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 354750386399                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21232239420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11285172525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         49866531120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9810608940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     92167726560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     308283464880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     188745452160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       681391195605                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.590305                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 487093893665                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  38988040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 641502910335                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7785356573.076923                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   49975327427.768913                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          126     96.92%     96.92% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     97.69% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 501093547000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   155488489500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1012096354500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20347854                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20347854                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20347854                       # number of overall hits
system.cpu1.icache.overall_hits::total       20347854                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        35558                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         35558                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        35558                       # number of overall misses
system.cpu1.icache.overall_misses::total        35558                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    905713499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    905713499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    905713499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    905713499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20383412                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20383412                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20383412                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20383412                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001744                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001744                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001744                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001744                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25471.440998                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25471.440998                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25471.440998                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25471.440998                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          409                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    40.900000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        31025                       # number of writebacks
system.cpu1.icache.writebacks::total            31025                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4501                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4501                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4501                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4501                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        31057                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31057                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        31057                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31057                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    805605499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    805605499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    805605499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    805605499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001524                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001524                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001524                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001524                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25939.578807                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25939.578807                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25939.578807                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25939.578807                       # average overall mshr miss latency
system.cpu1.icache.replacements                 31025                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20347854                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20347854                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        35558                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        35558                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    905713499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    905713499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20383412                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20383412                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001744                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001744                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25471.440998                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25471.440998                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4501                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4501                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        31057                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31057                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    805605499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    805605499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001524                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001524                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25939.578807                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25939.578807                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.978301                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19452290                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31025                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           626.987591                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        319857500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.978301                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999322                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999322                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         40797881                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        40797881                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18634832                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18634832                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18634832                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18634832                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4805958                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4805958                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4805958                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4805958                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 513408350237                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 513408350237                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 513408350237                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 513408350237                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23440790                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23440790                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23440790                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23440790                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.205025                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.205025                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.205025                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.205025                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 106827.473365                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 106827.473365                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 106827.473365                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 106827.473365                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6370983                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       255476                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            80761                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2912                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    78.886876                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    87.732143                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1544491                       # number of writebacks
system.cpu1.dcache.writebacks::total          1544491                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3706163                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3706163                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3706163                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3706163                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1099795                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1099795                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1099795                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1099795                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 107627235383                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 107627235383                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 107627235383                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 107627235383                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046918                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046918                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046918                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046918                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97861.179022                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97861.179022                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97861.179022                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97861.179022                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1544491                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15404777                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15404777                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2809792                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2809792                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 261870378000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 261870378000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18214569                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18214569                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.154261                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.154261                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 93199.204069                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93199.204069                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2194827                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2194827                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       614965                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       614965                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  50857107000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  50857107000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033762                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033762                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 82699.189385                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82699.189385                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3230055                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3230055                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1996166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1996166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 251537972237                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 251537972237                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5226221                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5226221                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.381952                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.381952                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 126010.548340                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 126010.548340                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1511336                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1511336                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       484830                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       484830                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  56770128383                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  56770128383                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092769                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092769                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 117092.853955                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 117092.853955                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          346                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          346                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          209                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6583500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6583500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.376577                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.376577                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        31500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        31500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          104                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          104                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3984500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3984500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.187387                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.187387                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 38312.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38312.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          213                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          186                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          186                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1352000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1352000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          399                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          399                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.466165                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.466165                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7268.817204                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7268.817204                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          177                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          177                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1205000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1205000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.443609                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.443609                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6807.909605                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6807.909605                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       378000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       378000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       348000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       348000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603708                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603708                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446505                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446505                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  53298570500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  53298570500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050213                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050213                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425157                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425157                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 119368.362056                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 119368.362056                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446505                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446505                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  52852065500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  52852065500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425157                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425157                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 118368.362056                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 118368.362056                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.127545                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20784755                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1546165                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.442779                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        319869000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.127545                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.972736                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972736                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50530106                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50530106                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1167584844000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63281994                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11897983                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61469536                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15415093                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14494540                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1097                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           631                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1728                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           85                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           85                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6295319                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6295319                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34708306                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28573689                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1261                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1261                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103902077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     91572660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        93139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4635731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        80464                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4394140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        49108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3998239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             208725558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4433154560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3906978304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3973248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    197683584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3432448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    187377088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2094592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    170493312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8905187136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        33712377                       # Total snoops (count)
system.tol2bus.snoopTraffic                 243288064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        103291723                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.071766                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.317186                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               96964292     93.87%     93.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5801319      5.62%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  77429      0.07%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 338483      0.33%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 109834      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    366      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          103291723                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139164894511                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2200996527                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40439551                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2002737678                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24705177                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45793433096                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51952874349                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2321821798                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          46788021                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1848811256500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 120878                       # Simulator instruction rate (inst/s)
host_mem_usage                                 783588                       # Number of bytes of host memory used
host_op_rate                                   121583                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20377.13                       # Real time elapsed on the host
host_tick_rate                               33430922                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463137717                       # Number of instructions simulated
sim_ops                                    2477508859                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.681226                       # Number of seconds simulated
sim_ticks                                681226412500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            89.989990                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               91806915                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           102019030                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10830725                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        126280918                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9212277                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9424351                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          212074                       # Number of indirect misses.
system.cpu0.branchPred.lookups              171332996                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       143953                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24252                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10283520                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67478573                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9480063                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5842348                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      275184133                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           275426559                       # Number of instructions committed
system.cpu0.commit.committedOps             278323391                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1307233686                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.212910                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.908420                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1186095565     90.73%     90.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     63544007      4.86%     95.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23702265      1.81%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14468508      1.11%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4728942      0.36%     98.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3149040      0.24%     99.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       989214      0.08%     99.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1076082      0.08%     99.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9480063      0.73%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1307233686                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7536174                       # Number of function calls committed.
system.cpu0.commit.int_insts                264232824                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63943608                       # Number of loads committed
system.cpu0.commit.membars                    4351201                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4352036      1.56%      1.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       204012720     73.30%     74.86% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63967388     22.98%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5884999      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        278323391                       # Class of committed instruction
system.cpu0.commit.refs                      69852925                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  275426559                       # Number of Instructions Simulated
system.cpu0.committedOps                    278323391                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.930532                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.930532                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            929858189                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               554997                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76630870                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             598527740                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                99620147                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                302238523                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10285238                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               446428                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9187166                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  171332996                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                103332696                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1222822268                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1648684                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          140                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     699576291                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                3200                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        19797                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21671204                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.126166                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         117508256                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         101019192                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.515152                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1351189263                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.525916                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.936764                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               904338371     66.93%     66.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               264712856     19.59%     86.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               144375349     10.69%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17386730      1.29%     98.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5251998      0.39%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10061074      0.74%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1788581      0.13%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3251500      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22804      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1351189263                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2189                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1398                       # number of floating regfile writes
system.cpu0.idleCycles                        6810290                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10898432                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               108482510                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.344428                       # Inst execution rate
system.cpu0.iew.exec_refs                   117499521                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7048882                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              166236893                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            126114651                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3014730                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6943567                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9488771                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          552599517                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            110450639                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9620525                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            467733026                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1118718                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             54238130                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10285238                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             55920873                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1028474                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          197895                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          719                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1408                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11348                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62171043                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3579454                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1408                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4898638                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5999794                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                341783399                       # num instructions consuming a value
system.cpu0.iew.wb_count                    453525884                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.755065                       # average fanout of values written-back
system.cpu0.iew.wb_producers                258068776                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.333966                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     454774649                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               607657562                       # number of integer regfile reads
system.cpu0.int_regfile_writes              343663947                       # number of integer regfile writes
system.cpu0.ipc                              0.202818                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.202818                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4356021      0.91%      0.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            351991780     73.74%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32707      0.01%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                83185      0.02%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 81      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                870      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                48      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           113823333     23.84%     98.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7064149      1.48%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            611      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            86      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             477353550                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2475                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4850                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2296                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2717                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1466767                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003073                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 656981     44.79%     44.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    116      0.01%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     44.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                785872     53.58%     98.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                23634      1.61%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               84      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             474461821                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2308189632                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    453523588                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        826874134                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 542227083                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                477353550                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10372434                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      274276129                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           831351                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4530086                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    128947523                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1351189263                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.353284                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.847594                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1075059051     79.56%     79.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          149496332     11.06%     90.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           85406622      6.32%     96.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22529921      1.67%     98.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9287505      0.69%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5659997      0.42%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2646615      0.20%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             701244      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             401976      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1351189263                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.351512                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6237166                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          970550                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           126114651                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9488771                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3394                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1357999553                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4453341                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              300506853                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205853817                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5753985                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               108007630                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              58721095                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1289227                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            764023984                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             576155480                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          433234744                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                300066496                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4807320                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10285238                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             72679217                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               227380932                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2379                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       764021605                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     559643829                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3189716                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30501725                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3189975                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1851252840                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1151268951                       # The number of ROB writes
system.cpu0.timesIdled                         336968                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  710                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.291554                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               91141036                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           102071284                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         11348853                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        116702764                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           9739266                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       10288746                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          549480                       # Number of indirect misses.
system.cpu1.branchPred.lookups              161244119                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       129864                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1684                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         10081723                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64227339                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9079459                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5797663                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      235383943                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           259543290                       # Number of instructions committed
system.cpu1.commit.committedOps             262440867                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1179795794                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.222446                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.920924                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1062733295     90.08%     90.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     63226486      5.36%     95.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22789205      1.93%     97.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13486297      1.14%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4334893      0.37%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2638118      0.22%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       545041      0.05%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       963000      0.08%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9079459      0.77%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1179795794                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7131001                       # Number of function calls committed.
system.cpu1.commit.int_insts                248447822                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60609350                       # Number of loads committed
system.cpu1.commit.membars                    4346673                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4346673      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       193023603     73.55%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             58      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60611034     23.10%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4459403      1.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        262440867                       # Class of committed instruction
system.cpu1.commit.refs                      65070437                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  259543290                       # Number of Instructions Simulated
system.cpu1.committedOps                    262440867                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.695525                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.695525                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            817543095                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1271775                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            75505106                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             551266407                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                90890624                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                292581361                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              10082293                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               425927                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6979138                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  161244119                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 98851207                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1101072867                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1696591                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     651000259                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               22698846                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.132309                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         105654221                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         100880302                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.534179                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1218076511                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.544555                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.943430                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               797620987     65.48%     65.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               250019038     20.53%     86.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               138569972     11.38%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14436235      1.19%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3166392      0.26%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 8629486      0.71%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2419795      0.20%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 3206860      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    7746      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1218076511                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         615494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            10590941                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               101336207                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.354376                       # Inst execution rate
system.cpu1.iew.exec_refs                   107207934                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5257639                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              111503752                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            114178355                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2663690                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12780216                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7254078                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          496908109                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            101950295                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          8990551                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            431875170                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                777735                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             56847086                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              10082293                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             57896023                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       979741                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           11764                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          183                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     53569005                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2792991                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           183                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4275275                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       6315666                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                309024798                       # num instructions consuming a value
system.cpu1.iew.wb_count                    418150489                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.767236                       # average fanout of values written-back
system.cpu1.iew.wb_producers                237095031                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.343114                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     419164794                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               560430045                       # number of integer regfile reads
system.cpu1.int_regfile_writes              316256140                       # number of integer regfile writes
system.cpu1.ipc                              0.212969                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.212969                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4347189      0.99%      0.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            326349156     74.02%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  91      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           104900186     23.79%     98.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5269003      1.20%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             440865721                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1464183                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003321                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 712182     48.64%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     48.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                751971     51.36%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   30      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             437982715                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2102169753                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    418150489                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        731375416                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 487300059                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                440865721                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9608050                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      234467242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           897617                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3810387                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     99412198                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1218076511                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.361936                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.843892                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          959389000     78.76%     78.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          140485210     11.53%     90.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           82477541      6.77%     97.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           19904846      1.63%     98.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7791749      0.64%     99.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5072689      0.42%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1899087      0.16%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             665184      0.05%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             391205      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1218076511                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.361753                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5776526                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          841819                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           114178355                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7254078                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    516                       # number of misc regfile reads
system.cpu1.numCycles                      1218692005                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   143548835                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              246492039                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            194422217                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3677651                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                99721211                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              55398328                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1035530                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            691211513                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             524321861                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          392589864                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                288426794                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4506953                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              10082293                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             66792190                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               198167647                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       691211513                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     506561984                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           2914423                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26320726                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       2916033                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1668537986                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1034063073                       # The number of ROB writes
system.cpu1.timesIdled                           5454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            89.917397                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               86767326                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            96496706                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         10226099                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        107284062                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           8853214                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        9377046                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          523832                       # Number of indirect misses.
system.cpu2.branchPred.lookups              149846018                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       128999                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1701                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          9147092                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61314356                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9542342                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4956682                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      220865620                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           248743472                       # Number of instructions committed
system.cpu2.commit.committedOps             251220607                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   1022859443                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.245606                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.984569                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    914072535     89.36%     89.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     58084107      5.68%     95.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20787797      2.03%     97.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12442326      1.22%     98.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4209050      0.41%     98.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2246815      0.22%     98.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       496380      0.05%     98.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       978091      0.10%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9542342      0.93%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   1022859443                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6523201                       # Number of function calls committed.
system.cpu2.commit.int_insts                237864981                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58108238                       # Number of loads committed
system.cpu2.commit.membars                    3716038                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3716038      1.48%      1.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185147662     73.70%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             54      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58109939     23.13%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4246818      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251220607                       # Class of committed instruction
system.cpu2.commit.refs                      62356757                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  248743472                       # Number of Instructions Simulated
system.cpu2.committedOps                    251220607                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.258548                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.258548                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            679352183                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1083072                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72529481                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             519808795                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                84534588                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                279031741                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               9147598                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               514828                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6557011                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  149846018                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 93011608                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    949309243                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1548904                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     606459570                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles               20453210                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.141459                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          99087261                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          95620540                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.572517                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        1058623121                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.582298                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.939083                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               662009172     62.53%     62.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               235751579     22.27%     84.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               134075894     12.67%     97.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                12601961      1.19%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2905740      0.27%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 6963018      0.66%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1932096      0.18%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2375132      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    8529      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          1058623121                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         662795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9645230                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                97002908                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.391196                       # Inst execution rate
system.cpu2.iew.exec_refs                   102946045                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5063733                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               89586711                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            108382492                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2176195                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         11241478                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6766350                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          471177589                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             97882312                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8373077                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            414388477                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                708867                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             59043937                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               9147598                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             59949236                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       968231                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           11570                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     50274254                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2517831                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           156                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3817101                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5828129                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                294237330                       # num instructions consuming a value
system.cpu2.iew.wb_count                    401165525                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.773243                       # average fanout of values written-back
system.cpu2.iew.wb_producers                227517022                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.378713                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     402163861                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               537794165                       # number of integer regfile reads
system.cpu2.int_regfile_writes              303568289                       # number of integer regfile writes
system.cpu2.ipc                              0.234822                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.234822                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3716484      0.88%      0.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            313306979     74.11%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  94      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     74.99% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           100661311     23.81%     98.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5076590      1.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             422761554                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1632861                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.003862                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 876726     53.69%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     53.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                756100     46.31%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   35      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             420677931                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1906727785                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    401165525                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        691134651                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 463309562                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                422761554                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7868027                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      219956982                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           948695                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2911345                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     88468747                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   1058623121                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.399350                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.885185                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          812595766     76.76%     76.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          132377122     12.50%     89.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           79140571      7.48%     96.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18860582      1.78%     98.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7335075      0.69%     99.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5162725      0.49%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2079949      0.20%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             682723      0.06%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             388608      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     1058623121                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.399101                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5156686                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          798967                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           108382492                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6766350                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    446                       # number of misc regfile reads
system.cpu2.numCycles                      1059285916                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   302952413                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              231959182                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186443957                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2977526                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                92592423                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              54132239                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               985035                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            653621449                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             496071963                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          372138975                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                275364068                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4596398                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               9147598                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             64739415                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               185695018                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       653621449                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     384820435                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2375337                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 23732916                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2377464                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1485401378                       # The number of ROB reads
system.cpu2.rob.rob_writes                  980057665                       # The number of ROB writes
system.cpu2.timesIdled                           5554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.992867                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               75902748                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            82509384                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          7627612                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         96040913                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           6553202                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        6565149                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           11947                       # Number of indirect misses.
system.cpu3.branchPred.lookups              133006971                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       132115                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1659                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7430945                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58330902                       # Number of branches committed
system.cpu3.commit.bw_lim_events             10998625                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3791687                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      212074962                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           238458030                       # Number of instructions committed
system.cpu3.commit.committedOps             240352620                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    873066644                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.275297                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.093097                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    778487936     89.17%     89.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     47704480      5.46%     94.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17203323      1.97%     96.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11089171      1.27%     97.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      3784714      0.43%     98.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2053476      0.24%     98.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       635688      0.07%     98.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1109231      0.13%     98.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     10998625      1.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    873066644                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5772398                       # Number of function calls committed.
system.cpu3.commit.int_insts                227868789                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55606496                       # Number of loads committed
system.cpu3.commit.membars                    2842219                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2842219      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       177933144     74.03%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             64      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55608155     23.14%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3968942      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        240352620                       # Class of committed instruction
system.cpu3.commit.refs                      59577097                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  238458030                       # Number of Instructions Simulated
system.cpu3.committedOps                    240352620                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.803955                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.803955                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            568618456                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               198575                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            66104166                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             484620756                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                71575306                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                251544367                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7431512                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               179836                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7319079                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  133006971                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 80018276                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    814861273                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1344027                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     549340731                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               15256358                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.146631                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          83999268                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          82455950                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.605612                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         906488720                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.613242                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.940759                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               547895848     60.44%     60.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               209894835     23.15%     83.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               126539263     13.96%     97.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                10160331      1.12%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2563169      0.28%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6237386      0.69%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1383425      0.15%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1813464      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     999      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           906488720                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         594961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7946860                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                91966774                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.437449                       # Inst execution rate
system.cpu3.iew.exec_refs                    98582238                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4780712                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               89983684                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            103699040                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1753261                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          4389292                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6382346                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          451626890                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             93801526                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7513624                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            396802830                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                824645                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             57477825                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7431512                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             58539141                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       941487                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           11777                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     48092544                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2411745                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           133                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3351423                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4595437                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                285342605                       # num instructions consuming a value
system.cpu3.iew.wb_count                    384395856                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.771886                       # average fanout of values written-back
system.cpu3.iew.wb_producers                220251962                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.423771                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     385569764                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               515865587                       # number of integer regfile reads
system.cpu3.int_regfile_writes              292181425                       # number of integer regfile writes
system.cpu3.ipc                              0.262884                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.262884                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2842723      0.70%      0.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            300151972     74.24%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 102      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     74.94% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            96528358     23.87%     98.81% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4793203      1.19%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             404316454                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1929612                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004773                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1175381     60.91%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     60.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                754206     39.09%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   25      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             403403343                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1718012971                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    384395856                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        662901244                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 445491245                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                404316454                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6135645                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      211274270                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           961731                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2343958                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     86969074                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    906488720                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.446025                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.952325                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          678388499     74.84%     74.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          119754267     13.21%     88.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           72688580      8.02%     96.07% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18563828      2.05%     98.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7689525      0.85%     98.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5234004      0.58%     99.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            3012416      0.33%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             769881      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             387720      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      906488720                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.445732                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4810334                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          847565                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           103699040                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6382346                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    504                       # number of misc regfile reads
system.cpu3.numCycles                       907083681                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   455156249                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              236348151                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179044536                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3104329                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                77928983                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              53713303                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               960273                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            620282330                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             468904526                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          354728184                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                250171133                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4685423                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7431512                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             64475342                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               175683648                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       620282330                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     270133599                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1888304                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23203093                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1890356                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1314492637                       # The number of ROB reads
system.cpu3.rob.rob_writes                  938484869                       # The number of ROB writes
system.cpu3.timesIdled                           5333                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         49171605                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               228559                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            52755919                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            3165031                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1282799                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     73629326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     146658825                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2408207                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       715078                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31075049                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     26922161                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     64415900                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       27637239                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           73496066                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5178955                       # Transaction distribution
system.membus.trans_dist::WritebackClean          208                       # Transaction distribution
system.membus.trans_dist::CleanEvict         67863860                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            21318                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5866                       # Transaction distribution
system.membus.trans_dist::ReadExReq             92332                       # Transaction distribution
system.membus.trans_dist::ReadExResp            92246                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      73496068                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            83                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    220247002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              220247002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5041118400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5041118400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4441                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          73615667                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                73615667    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            73615667                       # Request fanout histogram
system.membus.respLayer1.occupancy       378749530538                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             55.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        187509682262                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              27.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                602                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          302                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    501932468.543046                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1416132032.512414                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          302    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value       166500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6259240000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            302                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   529642807000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 151583605500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     93005214                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        93005214                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     93005214                       # number of overall hits
system.cpu2.icache.overall_hits::total       93005214                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6394                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6394                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6394                       # number of overall misses
system.cpu2.icache.overall_misses::total         6394                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    580069499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    580069499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    580069499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    580069499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     93011608                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     93011608                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     93011608                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     93011608                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000069                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000069                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 90720.910072                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 90720.910072                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 90720.910072                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 90720.910072                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          462                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5932                       # number of writebacks
system.cpu2.icache.writebacks::total             5932                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          462                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          462                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          462                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          462                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5932                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5932                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5932                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5932                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    543134999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    543134999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    543134999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    543134999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 91560.181895                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 91560.181895                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 91560.181895                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 91560.181895                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5932                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     93005214                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       93005214                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6394                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6394                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    580069499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    580069499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     93011608                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     93011608                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 90720.910072                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 90720.910072                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          462                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          462                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5932                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5932                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    543134999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    543134999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 91560.181895                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 91560.181895                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           93398479                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5964                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15660.375419                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        186029148                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       186029148                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     78351408                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        78351408                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     78351408                       # number of overall hits
system.cpu2.dcache.overall_hits::total       78351408                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     16583909                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      16583909                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     16583909                       # number of overall misses
system.cpu2.dcache.overall_misses::total     16583909                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1632959291445                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1632959291445                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1632959291445                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1632959291445                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     94935317                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     94935317                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     94935317                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     94935317                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.174686                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.174686                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.174686                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.174686                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 98466.488899                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98466.488899                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 98466.488899                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98466.488899                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     97901815                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       440442                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1095819                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5248                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    89.341228                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    83.925686                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6913859                       # number of writebacks
system.cpu2.dcache.writebacks::total          6913859                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      9661244                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      9661244                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      9661244                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      9661244                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6922665                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6922665                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6922665                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6922665                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 818260736073                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 818260736073                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 818260736073                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 818260736073                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.072920                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.072920                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.072920                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.072920                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 118200.250348                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 118200.250348                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 118200.250348                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 118200.250348                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6913859                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     76554119                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       76554119                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     15372877                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     15372877                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1530765892500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1530765892500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     91926996                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     91926996                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.167229                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.167229                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 99575.758819                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99575.758819                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8564486                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8564486                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6808391                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6808391                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 808584726500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 808584726500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.074063                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.074063                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 118762.968593                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 118762.968593                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1797289                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1797289                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1211032                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1211032                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 102193398945                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 102193398945                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3008321                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3008321                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.402561                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.402561                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 84385.382835                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 84385.382835                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1096758                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1096758                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       114274                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       114274                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   9676009573                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   9676009573                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.037986                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.037986                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 84673.762824                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 84673.762824                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1235080                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1235080                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3818                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3818                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    134952500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    134952500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1238898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1238898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003082                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003082                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 35346.385542                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 35346.385542                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          309                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          309                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3509                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3509                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    123781500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    123781500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002832                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002832                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 35275.434597                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35275.434597                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1236718                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1236718                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1716                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1716                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     34465500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     34465500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1238434                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1238434                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001386                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001386                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 20084.790210                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 20084.790210                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1699                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1699                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     32824500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     32824500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001372                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001372                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 19319.894055                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 19319.894055                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1229000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1229000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1171000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1171000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          367                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            367                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1334                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1334                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     53752499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     53752499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1701                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1701                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.784245                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.784245                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 40294.227136                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 40294.227136                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1334                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1334                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     52418499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     52418499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.784245                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.784245                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 39294.227136                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 39294.227136                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.474542                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           87770875                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6922626                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.678841                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.474542                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.983579                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.983579                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        201751294                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       201751294                       # Number of data accesses
system.cpu3.numPwrStateTransitions                564                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          283                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    804539621.908127                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2146481714.469389                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          283    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   8384347000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            283                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   453541699500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 227684713000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     80011967                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        80011967                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     80011967                       # number of overall hits
system.cpu3.icache.overall_hits::total       80011967                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6309                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6309                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6309                       # number of overall misses
system.cpu3.icache.overall_misses::total         6309                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    521946500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    521946500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    521946500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    521946500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     80018276                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     80018276                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     80018276                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     80018276                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000079                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000079                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 82730.464416                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 82730.464416                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 82730.464416                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 82730.464416                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          841                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    76.454545                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5767                       # number of writebacks
system.cpu3.icache.writebacks::total             5767                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          542                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          542                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          542                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          542                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5767                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5767                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5767                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5767                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    482728000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    482728000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    482728000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    482728000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 83705.219351                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 83705.219351                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 83705.219351                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 83705.219351                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5767                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     80011967                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       80011967                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6309                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6309                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    521946500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    521946500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     80018276                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     80018276                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 82730.464416                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 82730.464416                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          542                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          542                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5767                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5767                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    482728000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    482728000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 83705.219351                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 83705.219351                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           80344711                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5799                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         13854.925160                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        160042319                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       160042319                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     74897721                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        74897721                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     74897721                       # number of overall hits
system.cpu3.dcache.overall_hits::total       74897721                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     16311347                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      16311347                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     16311347                       # number of overall misses
system.cpu3.dcache.overall_misses::total     16311347                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1590571985500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1590571985500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1590571985500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1590571985500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     91209068                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     91209068                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     91209068                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     91209068                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.178835                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.178835                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.178835                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.178835                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 97513.221042                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97513.221042                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 97513.221042                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97513.221042                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     94404376                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       446186                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1061057                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5379                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    88.972012                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    82.949619                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6196224                       # number of writebacks
system.cpu3.dcache.writebacks::total          6196224                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     10106452                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     10106452                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     10106452                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     10106452                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6204895                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6204895                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6204895                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6204895                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 736107981630                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 736107981630                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 736107981630                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 736107981630                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.068029                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.068029                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.068029                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.068029                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 118633.430804                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 118633.430804                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 118633.430804                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 118633.430804                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6196223                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     73083235                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       73083235                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     15104196                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     15104196                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1486621634000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1486621634000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     88187431                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     88187431                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.171274                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.171274                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 98424.413587                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98424.413587                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      9013565                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      9013565                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6090631                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6090631                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 726283092000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 726283092000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.069065                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.069065                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 119245.952020                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 119245.952020                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1814486                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1814486                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1207151                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1207151                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 103950351500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 103950351500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3021637                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3021637                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.399502                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.399502                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 86112.136344                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86112.136344                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1092887                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1092887                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       114264                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       114264                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   9824889630                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   9824889630                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037815                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037815                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 85984.121246                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 85984.121246                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       943984                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       943984                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3698                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3698                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    130968000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    130968000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       947682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       947682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003902                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003902                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 35415.900487                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35415.900487                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          296                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          296                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3402                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3402                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    118202500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    118202500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003590                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003590                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 34745.002939                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34745.002939                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       945778                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       945778                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1500                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1500                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     29414500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     29414500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       947278                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       947278                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001583                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001583                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 19609.666667                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 19609.666667                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1476                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1476                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     27995500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     27995500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001558                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001558                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 18967.140921                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 18967.140921                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1126000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1126000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1069000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1069000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          356                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            356                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1303                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1303                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     50558496                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     50558496                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1659                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1659                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.785413                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.785413                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 38801.608596                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 38801.608596                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1303                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1303                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     49255496                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     49255496                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.785413                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.785413                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 37801.608596                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 37801.608596                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.465316                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           83016437                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6204809                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.379370                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.465316                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.983291                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.983291                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        192416159                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       192416159                       # Number of data accesses
system.cpu0.numPwrStateTransitions                146                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           73                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    30502835.616438                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   22496972.195204                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           73    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       184000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    153520500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             73                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   678999705500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2226707000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    102880419                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       102880419                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    102880419                       # number of overall hits
system.cpu0.icache.overall_hits::total      102880419                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       452276                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        452276                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       452276                       # number of overall misses
system.cpu0.icache.overall_misses::total       452276                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9610530492                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9610530492                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9610530492                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9610530492                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    103332695                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    103332695                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    103332695                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    103332695                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004377                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004377                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004377                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004377                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21249.260390                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21249.260390                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21249.260390                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21249.260390                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4230                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              108                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.166667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       409182                       # number of writebacks
system.cpu0.icache.writebacks::total           409182                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        43032                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        43032                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        43032                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        43032                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       409244                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       409244                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       409244                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       409244                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8518599994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8518599994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8518599994                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8518599994                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003960                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003960                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003960                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003960                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 20815.454824                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20815.454824                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 20815.454824                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20815.454824                       # average overall mshr miss latency
system.cpu0.icache.replacements                409182                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    102880419                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      102880419                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       452276                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       452276                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9610530492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9610530492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    103332695                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    103332695                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004377                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004377                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21249.260390                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21249.260390                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        43032                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        43032                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       409244                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       409244                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8518599994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8518599994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003960                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003960                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 20815.454824                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20815.454824                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999823                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          103289919                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           409277                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           252.371668                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999823                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999994                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        207074635                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       207074635                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     89495452                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89495452                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     89495452                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89495452                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19004309                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19004309                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19004309                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19004309                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1807925852520                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1807925852520                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1807925852520                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1807925852520                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    108499761                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    108499761                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    108499761                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    108499761                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175155                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175155                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175155                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175155                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 95132.417207                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95132.417207                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 95132.417207                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95132.417207                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    105545902                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       365728                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1259566                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4507                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    83.795452                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.146661                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9563774                       # number of writebacks
system.cpu0.dcache.writebacks::total          9563774                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9433939                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9433939                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9433939                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9433939                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9570370                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9570370                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9570370                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9570370                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1041496811951                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1041496811951                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1041496811951                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1041496811951                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088206                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 108825.135491                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 108825.135491                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 108825.135491                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 108825.135491                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9563772                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     86441317                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       86441317                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17638729                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17638729                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1697889744000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1697889744000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    104080046                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    104080046                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.169473                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.169473                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 96259.188743                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96259.188743                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8235052                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8235052                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9403677                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9403677                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1029783227500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1029783227500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090350                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090350                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 109508.570690                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109508.570690                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3054135                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3054135                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1365580                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1365580                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 110036108520                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 110036108520                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4419715                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4419715                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.308975                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.308975                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80578.295318                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80578.295318                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1198887                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1198887                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       166693                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       166693                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11713584451                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11713584451                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037716                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037716                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70270.403982                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70270.403982                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1474741                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1474741                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         8940                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         8940                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    187055500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    187055500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1483681                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1483681                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.006026                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006026                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 20923.434004                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20923.434004                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5400                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5400                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3540                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3540                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    121988000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    121988000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002386                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002386                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 34459.887006                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34459.887006                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1463848                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1463848                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1494                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1494                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     32170500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     32170500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1465342                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1465342                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001020                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001020                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 21533.132530                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21533.132530                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1476                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1476                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     30698500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     30698500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001007                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001007                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 20798.441734                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 20798.441734                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       141500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       141500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       137500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       137500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21232                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21232                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3020                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3020                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     80562490                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     80562490                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24252                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24252                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.124526                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.124526                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 26676.321192                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 26676.321192                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3018                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3018                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     77539990                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     77539990                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.124443                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.124443                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 25692.508284                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 25692.508284                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.985946                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          102053178                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9571331                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.662381                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.985946                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999561                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999561                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        232517371                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       232517371                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              372964                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1316106                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1139                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              870515                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1091                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              735299                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1186                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              707920                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4006220                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             372964                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1316106                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1139                       # number of overall hits
system.l2.overall_hits::.cpu1.data             870515                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1091                       # number of overall hits
system.l2.overall_hits::.cpu2.data             735299                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1186                       # number of overall hits
system.l2.overall_hits::.cpu3.data             707920                       # number of overall hits
system.l2.overall_hits::total                 4006220                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             36232                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8243109                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4783                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7066618                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4841                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6174484                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4581                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5484466                       # number of demand (read+write) misses
system.l2.demand_misses::total               27019114                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            36232                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8243109                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4783                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7066618                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4841                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6174484                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4581                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5484466                       # number of overall misses
system.l2.overall_misses::total              27019114                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3418953356                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1001224233150                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    492404973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 885188816928                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    518601450                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 789074246920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    459358474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 708773923310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3389150538561                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3418953356                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1001224233150                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    492404973                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 885188816928                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    518601450                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 789074246920                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    459358474                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 708773923310                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3389150538561                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          409196                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9559215                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5922                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7937133                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5932                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6909783                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5767                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6192386                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31025334                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         409196                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9559215                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5922                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7937133                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5932                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6909783                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5767                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6192386                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31025334                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.088544                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.862321                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.807666                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.890324                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.816082                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.893586                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.794347                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.885679                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.870873                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.088544                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.862321                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.807666                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.890324                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.816082                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.893586                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.794347                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.885679                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.870873                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 94362.810665                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 121461.966978                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 102948.980347                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 125263.431096                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 107126.926255                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 127795.982129                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 100274.716001                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 129232.987005                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125435.295123                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 94362.810665                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 121461.966978                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 102948.980347                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 125263.431096                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 107126.926255                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 127795.982129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 100274.716001                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 129232.987005                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125435.295123                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           58274606                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   4192608                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      13.899369                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  46171723                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5178918                       # number of writebacks
system.l2.writebacks::total                   5178918                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            302                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         156684                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            706                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         148530                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            757                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         136606                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            647                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         133857                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              578089                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           302                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        156684                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           706                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        148530                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           757                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        136606                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           647                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        133857                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             578089                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        35930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8086425                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4077                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6918088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4084                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6037878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3934                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5350609                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26441025                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        35930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8086425                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4077                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6918088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4084                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6037878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3934                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5350609                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     47714836                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         74155861                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3040355360                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 908109375898                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    397371479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 804389604100                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    417696953                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 717969385762                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    371735984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 644550753181                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3079246278717                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3040355360                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 908109375898                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    397371479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 804389604100                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    417696953                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 717969385762                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    371735984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 644550753181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 4869498961845                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7948745240562                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.087806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.845930                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.688450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.871610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.688469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.873816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.682157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.864063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.852240                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.087806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.845930                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.688450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.871610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.688469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.873816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.682157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.864063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.390171                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84618.852213                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 112300.475908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 97466.636988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 116273.398676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 102276.433154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 118910.879909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 94493.132689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 120463.063771                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116457.144862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84618.852213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 112300.475908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 97466.636988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 116273.398676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 102276.433154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 118910.879909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 94493.132689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 120463.063771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 102054.190480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107189.710070                       # average overall mshr miss latency
system.l2.replacements                       99648819                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5475279                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5475279                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           37                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             37                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5475316                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5475316                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000007                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000007                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           37                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           37                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000007                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000007                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24190419                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24190419                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          208                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            208                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24190627                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24190627                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000009                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000009                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          208                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          208                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000009                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000009                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     47714836                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       47714836                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 4869498961845                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 4869498961845                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 102054.190480                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 102054.190480                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             695                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             855                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             483                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             442                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2475                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4433                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          6847                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          4171                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3998                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              19449                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     21312985                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     29999945                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     18855480                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     19750965                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     89919375                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5128                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7702                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4654                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4440                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21924                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.864470                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.888990                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.896218                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.900450                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.887110                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4807.801714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4381.472908                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  4520.613762                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4940.211356                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4623.341817                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          141                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          253                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          148                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          184                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             726                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4292                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6594                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         4023                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3814                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         18723                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     95226950                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    149851874                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     91661948                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     88528424                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    425269196                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.836973                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.856141                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.864418                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.859009                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.853996                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22187.080615                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22725.488929                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 22784.476261                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 23211.437861                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22713.731560                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            82                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           109                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            99                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           101                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                391                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          836                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          961                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          867                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          754                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3418                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3264496                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      5307498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3773999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      3230000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     15575993                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          918                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1070                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          966                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          855                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3809                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.910675                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.898131                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.897516                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.881871                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.897348                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3904.899522                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5522.890739                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4352.940023                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4283.819629                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4557.048859                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           24                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           35                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           32                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           22                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           113                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          812                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          926                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          835                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          732                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3305                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     17469499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     21018497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     18307999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     16015999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     72811994                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.884532                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.865421                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.864389                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.856140                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.867682                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21514.161330                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 22698.160907                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21925.747305                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21879.780055                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22030.860514                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            60021                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            24131                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            24620                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            25368                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                134140                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         104119                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          86761                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          86519                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          85705                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              363104                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  10625581423                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   9064013939                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   9132821403                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   9274151916                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   38096568681                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       164140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       111139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       111073                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            497244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.634330                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.782392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.778476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.771610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.730233                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102052.280784                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104471.063485                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 105558.564050                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 108210.161788                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104919.165531                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        70770                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        67933                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        66471                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        66251                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           271425                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        33349                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        18828                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        20048                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19454                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          91679                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3845851924                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2801751442                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2993218907                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2898143423                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12538965696                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.203174                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.169787                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.180387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.175146                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.184374                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 115321.356682                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 148807.703527                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 149302.619064                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 148974.165878                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 136770.314859                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        372964                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1139                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1091                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             376380                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        36232                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4783                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4841                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4581                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            50437                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3418953356                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    492404973                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    518601450                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    459358474                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4889318253                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       409196                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         426817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.088544                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.807666                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.816082                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.794347                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.118170                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 94362.810665                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 102948.980347                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 107126.926255                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 100274.716001                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96939.117176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          302                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          706                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          757                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          647                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2412                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        35930                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4077                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4084                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3934                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        48025                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3040355360                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    397371479                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    417696953                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    371735984                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4227159776                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.087806                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.688450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.688469                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.682157                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.112519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84618.852213                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 97466.636988                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 102276.433154                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 94493.132689                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88019.984925                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1256085                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       846384                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       710679                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       682552                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3495700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8138990                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6979857                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      6087965                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5398761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26605573                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 990598651727                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 876124802989                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 779941425517                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 699499771394                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3346164651627                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9395075                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7826241                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6798644                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6081313                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30101273                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.866304                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.891853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.895468                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.887762                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.883869                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 121710.267702                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 125521.884329                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 128112.008777                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 129566.723067                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 125769.313505                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        85914                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        80597                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        70135                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        67606                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       304252                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8053076                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6899260                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      6017830                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5331155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26301321                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 904263523974                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 801587852658                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 714976166855                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 641652609758                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3062480153245                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.857159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.881555                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.885152                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.876645                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.873761                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 112287.965986                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 116184.612938                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 118809.631853                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 120359.023468                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 116438.263814                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          124                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               124                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          200                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             207                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5221500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       155249                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       285499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       291500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5953748                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          324                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           331                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.617284                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.625378                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26107.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 77624.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 95166.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data       145750                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 28762.067633                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          122                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          125                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           78                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           82                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1517999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        22000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        45000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        20499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1605498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.240741                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.247734                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19461.525641                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        22000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        22500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        20499                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19579.243902                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999976                       # Cycle average of tags in use
system.l2.tags.total_refs                   107269688                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  99649131                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.076474                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.878085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.126110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.547069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.789060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        3.030330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.589189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    29.027923                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.310595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.086673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.059204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.047349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.040456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.453561                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 585389547                       # Number of tag accesses
system.l2.tags.data_accesses                585389547                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2299648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     517597888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        260992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     442805056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        261504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     386459968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        251776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     342475712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3017239424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4709651968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2299648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       260992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       261504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       251776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3073920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    331453120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       331453120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          35932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8087467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6918829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6038437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5351183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     47144366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            73588312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5178955                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5178955                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3375747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        759803024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           383121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        650011579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           383872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        567300329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           369592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        502734048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4429128655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6913489967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3375747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       383121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       383872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       369592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4512332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      486553536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            486553536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      486553536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3375747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       759803024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          383121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       650011579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          383872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       567300329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          369592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       502734048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4429128655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7400043503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5157478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     35928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8024302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6889392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6006233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5321247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  47005079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000430051500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       320809                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       320809                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            87368087                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4877131                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    73588314                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5179163                       # Number of write requests accepted
system.mem_ctrls.readBursts                  73588314                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5179163                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 294035                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 21685                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4443803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4412185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4325156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4211877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4333980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5075838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5190009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5024524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5026842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5105808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5059485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4824576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4109018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4110798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3995254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4045126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            318112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            322383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            321099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            320616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            327277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            335003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            339269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            334422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            330854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            337677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           353733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           340345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           294960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           292828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           294100                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3979468962985                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               366471395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5353736694235                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     54294.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                73044.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       135                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 48200753                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3247717                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              73588314                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5179163                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2192232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2632022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3333866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3333672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3627360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3677545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3266785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3251879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3105802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2966668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                4942085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               12255224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               15662935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                4073309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2351955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1323325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 718769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 357954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 138594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  82298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  94367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 174692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 226306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 251487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 261422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 266261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 268594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 270281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 271967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 275095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 271480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 270884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 269611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 268800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 268329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 270477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  60500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  36252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  26040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  20871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  18028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  16741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  30863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  44571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  51772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  55448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  57961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  59752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  61675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  62434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  63332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  65049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  66505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  66850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  67534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  67531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  64842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  62087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  21731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    280                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     27003298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    185.936994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.531105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   141.814973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6654124     24.64%     24.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     16513438     61.15%     85.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1329849      4.92%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1498575      5.55%     96.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       427260      1.58%     97.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       129883      0.48%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       125227      0.46%     98.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        71208      0.26%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       253734      0.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     27003298                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       320809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     228.467649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    139.735746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    262.419303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        171440     53.44%     53.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        47742     14.88%     68.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        49485     15.43%     83.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        22059      6.88%     90.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        10786      3.36%     93.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         6177      1.93%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         3690      1.15%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         2400      0.75%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151         1787      0.56%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         1437      0.45%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407         1051      0.33%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          741      0.23%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          528      0.16%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          392      0.12%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919          310      0.10%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047          178      0.06%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          192      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303          121      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           94      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           84      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           48      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           32      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           22      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        320809                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       320809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.076503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.071152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.438826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           309120     96.36%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3510      1.09%     97.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4970      1.55%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2156      0.67%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              753      0.23%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              215      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               63      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        320809                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4690833856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                18818240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               330079168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4709652096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            331466432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6885.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       484.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6913.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    486.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        57.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    53.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  681226503000                       # Total gap between requests
system.mem_ctrls.avgGap                       8648.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2299392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    513555328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       260992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    440921088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       261504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    384398912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       251776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    340559808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3008325056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    330079168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3375371.180282884277                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 753868785.144909501076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 383120.788053707452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 647246025.564224481583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 383872.373709526379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 564274821.038299083710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 369592.246248966432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 499921614.533699512482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4416042890.879542350769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 484536656.159085690975                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        35932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8087467                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4078                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6918829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4086                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6038437                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3934                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5351183                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     47144368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5179163                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1548027890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 571330756139                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    224864235                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 515752251956                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    244666760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 465945342654                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    205535471                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 421096527881                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3377388721249                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 19290888103826                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     43082.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     70643.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     55140.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74543.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     59879.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     77163.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52245.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     78692.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71639.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3724711.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          95688123720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          50859451500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        259017115980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13255177320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     53775468240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     308803858920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1545587520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       782944783200                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1149.316540                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1520795789                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22747660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 656957956711                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          97115409720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          51618064410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        264304028940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13666904820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     53775468240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     307697275170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2477447520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       790654598820                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1160.634092                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3956371048                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22747660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 654522381452                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                552                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          277                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    259496563.176895                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   676896704.000542                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          277    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        36500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2903641000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            277                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   609345864500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  71880548000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     98844720                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        98844720                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     98844720                       # number of overall hits
system.cpu1.icache.overall_hits::total       98844720                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6487                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6487                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6487                       # number of overall misses
system.cpu1.icache.overall_misses::total         6487                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    558480500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    558480500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    558480500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    558480500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     98851207                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     98851207                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     98851207                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     98851207                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000066                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000066                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 86092.261446                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 86092.261446                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 86092.261446                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 86092.261446                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1051                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    65.687500                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5922                       # number of writebacks
system.cpu1.icache.writebacks::total             5922                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          565                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          565                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          565                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          565                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5922                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5922                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5922                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5922                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    516178500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    516178500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    516178500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    516178500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000060                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000060                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000060                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000060                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 87162.867275                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 87162.867275                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 87162.867275                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 87162.867275                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5922                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     98844720                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       98844720                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6487                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6487                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    558480500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    558480500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     98851207                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     98851207                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 86092.261446                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 86092.261446                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          565                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          565                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5922                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5922                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    516178500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    516178500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 87162.867275                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 87162.867275                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           99777263                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5954                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         16758.022002                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        197708336                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       197708336                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     81548627                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        81548627                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     81548627                       # number of overall hits
system.cpu1.dcache.overall_hits::total       81548627                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17246373                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17246373                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17246373                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17246373                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1691155396507                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1691155396507                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1691155396507                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1691155396507                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     98795000                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     98795000                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     98795000                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     98795000                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.174567                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.174567                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.174567                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.174567                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 98058.611889                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98058.611889                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 98058.611889                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98058.611889                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     99754734                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       356469                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1130740                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4350                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    88.220753                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.946897                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7940210                       # number of writebacks
system.cpu1.dcache.writebacks::total          7940210                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9297324                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9297324                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9297324                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9297324                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7949049                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7949049                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7949049                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7949049                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 917686305140                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 917686305140                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 917686305140                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 917686305140                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.080460                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.080460                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.080460                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.080460                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 115446.049602                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 115446.049602                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 115446.049602                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 115446.049602                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7940209                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     79759139                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       79759139                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     16025248                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     16025248                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1589695121500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1589695121500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     95784387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     95784387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.167305                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.167305                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 99199.408427                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99199.408427                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8193485                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8193485                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7831763                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7831763                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 907982957000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 907982957000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.081765                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.081765                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 115935.959375                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 115935.959375                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1789488                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1789488                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1221125                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1221125                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 101460275007                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 101460275007                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3010613                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3010613                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.405607                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.405607                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83087.542231                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83087.542231                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1103839                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1103839                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       117286                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       117286                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   9703348140                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   9703348140                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038958                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038958                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82732.364818                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82732.364818                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1445435                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1445435                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3758                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3758                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    131283000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    131283000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1449193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1449193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002593                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002593                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34934.273550                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34934.273550                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          306                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          306                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3452                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3452                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    118236500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    118236500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002382                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002382                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 34251.593279                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34251.593279                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1446928                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1446928                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1805                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1805                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     38554500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     38554500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1448733                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1448733                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001246                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001246                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 21359.833795                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 21359.833795                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1793                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1793                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     36812500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     36812500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001238                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001238                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 20531.232571                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 20531.232571                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1307500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1307500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1256500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1256500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          347                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            347                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1337                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1337                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     51667999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     51667999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1684                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1684                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.793943                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.793943                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 38644.726253                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 38644.726253                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1337                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1337                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     50330999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     50330999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.793943                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.793943                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 37644.726253                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 37644.726253                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.963154                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           92424650                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7945878                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.631773                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.963154                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998849                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998849                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        211335071                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       211335071                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 681226412500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30572328                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10654234                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25565527                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        94470003                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         74694666                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              25                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23814                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6274                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          30088                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          170                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          170                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           498569                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          498569                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        426866                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30145463                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          331                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          331                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1227623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28707809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23841822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        17796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20758564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18605072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93193753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     52376192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1223871296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       758016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1016150016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       759296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    884712768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       738176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    792871168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3972236928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       174393701                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334379328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        206826867                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.155942                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.422448                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              177662033     85.90%     85.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1               27513453     13.30%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 533420      0.26%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 799170      0.39%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 318791      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          206826867                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        64338184427                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10398048330                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9257640                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9320264132                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8961257                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14372187979                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         614027166                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11935468836                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9231137                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            37525                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
