###############################################################
#  Generated by:      Cadence Innovus 17.12-s095_1
#  OS:                Linux x86_64(Host ID nc-asu6-l02.apporto.com)
#  Generated on:      Sat May  3 09:54:50 2025
#  Design:            GCN
#  Command:           report_ccopt_clock_trees -filename ./cts/clock_trees.rpt
###############################################################

Clock DAG stats:
================

-------------------------------------------------------------
Cell type                     Count    Area       Capacitance
-------------------------------------------------------------
Buffers                        15       45.956      14.923
Inverters                       0        0.000       0.000
Integrated Clock Gates         31      134.836      51.622
Non-Integrated Clock Gates      0        0.000       0.000
Clock Logic                     0        0.000       0.000
All                            46      180.792      66.544
-------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk     1179.721
Leaf      8234.872
Total     9414.592
--------------------


Clock DAG capacitances:
=======================

--------------------------------------
Type     Gate       Wire       Total
--------------------------------------
Top        0.000      0.000      0.000
Trunk     66.544     30.367     96.910
Leaf     326.880    212.328    539.208
Total    393.424    242.694    636.118
--------------------------------------


Clock DAG sink capacitances:
============================

----------------------------------------------------------
Count    Total      Average    Std. Dev.    Min      Max
----------------------------------------------------------
 994     326.880     0.329       0.000      0.329    0.331
----------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min    Max     Distribution                                                           Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       100.0      12       24.5        12.0       9.7    49.0    {4 <= 20.0ps, 7 <= 40.0ps, 1 <= 60.0ps}                                     -
Leaf        100.0      35       55.4        23.6       7.2    99.6    {3 <= 20.0ps, 4 <= 40.0ps, 20 <= 60.0ps, 2 <= 80.0ps, 6 <= 100.0ps}         -
--------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

----------------------------------------------------
Name                   Type      Inst     Inst Area 
                                 Count    (um^2)
----------------------------------------------------
BUFx16f_ASAP7_75t_R    buffer      2        10.264
BUFx12f_ASAP7_75t_R    buffer      4        16.796
BUFx10_ASAP7_75t_R     buffer      2         6.532
BUFx6f_ASAP7_75t_R     buffer      1         2.333
BUFx5_ASAP7_75t_R      buffer      3         5.599
BUFx4_ASAP7_75t_R      buffer      1         1.633
BUFx3_ASAP7_75t_R      buffer      2         2.799
ICGx3_ASAP7_75t_R      icg         2         9.331
ICGx2_ASAP7_75t_R      icg        16        70.917
ICGx1_ASAP7_75t_R      icg        13        54.588
----------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max      Max          Standard   Wire     Gate     Clock Tree Root
Name        Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length   Source-sink  cell area  cap      cap      
                                  Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)     Resistance   (um^2)     (fF)     (fF)     
                                                                                                                                                   (Ohms)                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk            979        15        0       0           0           0       31       15      0        0         0          14       90    164.136    24034.4     180.792   242.694  393.424  clk
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees :
================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max      Max          Standard   Wire     Gate
Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap      cap
                      Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)     (fF)
                                                                                                                                                          (Ohms)                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   979        15        0       0           0           0       31       15      0        0         0          14     3.83333     90     28.4    164.136   2403.438     180.792   242.694  393.424
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees
=======================================

-------------------------------------------------------------------------
Metric                               Minimum  Average   Maximum   Std.dev
-------------------------------------------------------------------------
Source-sink routed net length (um)    2.232     84.322   164.136   37.303
Source-sink manhattan distance (um)   2.808     78.880   141.480   33.726
Source-sink resistance (Ohm)         77.845   1094.075  2403.438  528.422
-------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: clk
==========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   :  31
Minimum clock gating depth :   1
Maximum clock gating depth :   1
Clock gate area (um^2)     : 134.836

Clock Tree Buffering Structure (Logical):

# Buffers             : 15
# Inverters           :  0
  Total               : 15
Minimum depth         :  2
Maximum depth         :  4
Buffering area (um^2) : 45.956

Clock Tree Level Structure (Logical):

---------------------------------------------------------------------------
Level  # Full  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other
       Cycle   Flops      Flops      Clock  Latch     Latch         Sinks
                                     Pins   Sinks     Sinks         
---------------------------------------------------------------------------
root     31       201        15        0       0           0           0
  1       0       778         0        0       0           0           0
---------------------------------------------------------------------------
Total    31       979        15        0       0           0           0
---------------------------------------------------------------------------

Target and measured clock slews (in ps):

---------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                 Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                              Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------------
delayCorner_fast:hold.early       89.7          69.1           38.2          32.5       ignored          -      ignored          -
delayCorner_fast:hold.late        99.6          78.9           49.0          40.4       ignored          -      ignored          -
delayCorner_slow:setup.early      89.7          69.1           38.2          32.5       ignored          -      ignored          -
delayCorner_slow:setup.late       99.6          78.9           49.0          40.4       explicit      100.0     explicit      100.0
---------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

